Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23831_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.06    2.18 ^ _23161_/ZN (AND3_X1)
   0.05    2.24 ^ _23166_/ZN (AND2_X1)
   0.06    2.29 ^ _23173_/ZN (AND3_X1)
   0.05    2.34 ^ _23178_/ZN (AND2_X1)
   0.02    2.36 v _23186_/ZN (NAND2_X1)
   0.06    2.42 v _23187_/Z (XOR2_X1)
   0.03    2.45 ^ _23188_/ZN (OAI21_X1)
   0.04    2.48 ^ _23189_/Z (MUX2_X1)
   0.00    2.48 ^ _23831_/D (DFF_X1)
           2.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23831_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.48   data arrival time
---------------------------------------------------------
           1.48   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23830_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.06    2.18 ^ _23161_/ZN (AND3_X1)
   0.05    2.24 ^ _23166_/ZN (AND2_X1)
   0.06    2.29 ^ _23173_/ZN (AND3_X1)
   0.05    2.34 ^ _23178_/ZN (AND2_X1)
   0.04    2.38 ^ _23182_/ZN (AND2_X1)
   0.02    2.40 v _23184_/ZN (OAI22_X1)
   0.06    2.46 v _23185_/Z (MUX2_X1)
   0.00    2.46 v _23830_/D (DFF_X1)
           2.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23830_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.46   data arrival time
---------------------------------------------------------
           1.50   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23829_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.06    2.18 ^ _23161_/ZN (AND3_X1)
   0.05    2.24 ^ _23166_/ZN (AND2_X1)
   0.06    2.29 ^ _23173_/ZN (AND3_X1)
   0.05    2.34 ^ _23178_/ZN (AND2_X1)
   0.02    2.36 v _23180_/ZN (OAI21_X1)
   0.06    2.42 v _23181_/Z (MUX2_X1)
   0.00    2.42 v _23829_/D (DFF_X1)
           2.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23829_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.42   data arrival time
---------------------------------------------------------
           1.54   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23828_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.06    2.18 ^ _23161_/ZN (AND3_X1)
   0.05    2.24 ^ _23166_/ZN (AND2_X1)
   0.06    2.29 ^ _23173_/ZN (AND3_X1)
   0.01    2.31 v _23175_/ZN (NOR3_X1)
   0.05    2.35 v _23176_/ZN (OR2_X1)
   0.06    2.41 v _23177_/Z (MUX2_X1)
   0.00    2.41 v _23828_/D (DFF_X1)
           2.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23828_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.41   data arrival time
---------------------------------------------------------
           1.55   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23827_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.06    2.18 ^ _23161_/ZN (AND3_X1)
   0.05    2.24 ^ _23166_/ZN (AND2_X1)
   0.04    2.28 ^ _23170_/ZN (XNOR2_X1)
   0.02    2.29 v _23171_/ZN (OAI21_X1)
   0.06    2.35 v _23172_/Z (MUX2_X1)
   0.00    2.35 v _23827_/D (DFF_X1)
           2.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23827_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.35   data arrival time
---------------------------------------------------------
           1.61   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23826_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.06    2.18 ^ _23161_/ZN (AND3_X1)
   0.05    2.24 ^ _23166_/ZN (AND2_X1)
   0.02    2.25 v _23168_/ZN (OAI21_X1)
   0.06    2.31 v _23169_/Z (MUX2_X1)
   0.00    2.31 v _23826_/D (DFF_X1)
           2.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23826_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.31   data arrival time
---------------------------------------------------------
           1.65   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23825_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.02    2.15 v _23162_/ZN (AOI21_X1)
   0.08    2.23 v _23163_/ZN (OR3_X1)
   0.04    2.27 ^ _23165_/ZN (AOI22_X1)
   0.00    2.27 ^ _23825_/D (DFF_X1)
           2.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23825_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.27   data arrival time
---------------------------------------------------------
           1.69   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23824_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.04    2.17 ^ _23157_/ZN (XNOR2_X1)
   0.02    2.19 v _23158_/ZN (OAI21_X1)
   0.06    2.25 v _23159_/Z (MUX2_X1)
   0.00    2.25 v _23824_/D (DFF_X1)
           2.25   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23824_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.25   data arrival time
---------------------------------------------------------
           1.71   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23823_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.05    2.13 ^ _23153_/ZN (AND2_X1)
   0.02    2.15 v _23155_/ZN (OAI21_X1)
   0.06    2.20 v _23156_/Z (MUX2_X1)
   0.00    2.20 v _23823_/D (DFF_X1)
           2.20   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23823_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.20   data arrival time
---------------------------------------------------------
           1.76   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23822_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.06    2.08 ^ _23148_/ZN (AND3_X1)
   0.02    2.09 v _23151_/ZN (OAI21_X1)
   0.06    2.15 v _23152_/Z (MUX2_X1)
   0.00    2.15 v _23822_/D (DFF_X1)
           2.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23822_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.15   data arrival time
---------------------------------------------------------
           1.81   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23821_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.04    2.06 ^ _23145_/ZN (XNOR2_X1)
   0.02    2.08 v _23146_/ZN (OAI21_X1)
   0.06    2.14 v _23147_/Z (MUX2_X1)
   0.00    2.14 v _23821_/D (DFF_X1)
           2.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23821_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.14   data arrival time
---------------------------------------------------------
           1.82   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23820_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.05    2.02 ^ _23141_/ZN (AND2_X1)
   0.02    2.04 v _23143_/ZN (OAI21_X1)
   0.06    2.09 v _23144_/Z (MUX2_X1)
   0.00    2.09 v _23820_/D (DFF_X1)
           2.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23820_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.09   data arrival time
---------------------------------------------------------
           1.87   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23819_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.06    1.97 ^ _23135_/ZN (AND3_X1)
   0.02    1.98 v _23138_/ZN (OAI21_X1)
   0.06    2.04 v _23140_/Z (MUX2_X1)
   0.00    2.04 v _23819_/D (DFF_X1)
           2.04   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23819_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.04   data arrival time
---------------------------------------------------------
           1.92   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23818_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.04    1.95 ^ _23132_/ZN (XNOR2_X1)
   0.02    1.97 v _23133_/ZN (OAI21_X1)
   0.06    2.03 v _23134_/Z (MUX2_X1)
   0.00    2.03 v _23818_/D (DFF_X1)
           2.03   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23818_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.03   data arrival time
---------------------------------------------------------
           1.93   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23768_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.03    1.76 v _21033_/ZN (NAND3_X1)
   0.05    1.81 ^ _21035_/ZN (NOR2_X1)
   0.04    1.85 ^ _21037_/ZN (AND2_X1)
   0.02    1.87 v _21039_/ZN (NAND2_X1)
   0.06    1.93 ^ _21041_/ZN (NOR2_X1)
   0.03    1.96 v _21045_/ZN (NAND3_X1)
   0.04    2.00 v _21046_/ZN (XNOR2_X1)
   0.00    2.00 v _23768_/D (DFF_X1)
           2.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23768_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.00   data arrival time
---------------------------------------------------------
           1.96   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23767_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.03    1.76 v _21033_/ZN (NAND3_X1)
   0.05    1.81 ^ _21035_/ZN (NOR2_X1)
   0.04    1.85 ^ _21037_/ZN (AND2_X1)
   0.02    1.87 v _21039_/ZN (NAND2_X1)
   0.06    1.93 ^ _21041_/ZN (NOR2_X1)
   0.02    1.95 v _21043_/ZN (NAND2_X1)
   0.04    1.99 v _21044_/ZN (XNOR2_X1)
   0.00    1.99 v _23767_/D (DFF_X1)
           1.99   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23767_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.99   data arrival time
---------------------------------------------------------
           1.96   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23817_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.05    1.91 ^ _23128_/ZN (AND2_X1)
   0.02    1.93 v _23130_/ZN (OAI21_X1)
   0.06    1.98 v _23131_/Z (MUX2_X1)
   0.00    1.98 v _23817_/D (DFF_X1)
           1.98   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23817_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.98   data arrival time
---------------------------------------------------------
           1.97   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23766_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.03    1.76 v _21033_/ZN (NAND3_X1)
   0.05    1.81 ^ _21035_/ZN (NOR2_X1)
   0.04    1.85 ^ _21037_/ZN (AND2_X1)
   0.02    1.87 v _21039_/ZN (NAND2_X1)
   0.06    1.93 ^ _21041_/ZN (NOR2_X1)
   0.05    1.98 ^ _21042_/Z (XOR2_X1)
   0.00    1.98 ^ _23766_/D (DFF_X1)
           1.98   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23766_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.98   data arrival time
---------------------------------------------------------
           1.98   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23765_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.03    1.76 v _21033_/ZN (NAND3_X1)
   0.05    1.81 ^ _21035_/ZN (NOR2_X1)
   0.04    1.85 ^ _21037_/ZN (AND2_X1)
   0.02    1.87 v _21039_/ZN (NAND2_X1)
   0.06    1.93 v _21040_/Z (XOR2_X1)
   0.00    1.93 v _23765_/D (DFF_X1)
           1.93   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23765_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.93   data arrival time
---------------------------------------------------------
           2.03   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23816_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.04    1.86 ^ _23124_/ZN (AND2_X1)
   0.01    1.88 v _23126_/ZN (OAI21_X1)
   0.06    1.93 v _23127_/Z (MUX2_X1)
   0.00    1.93 v _23816_/D (DFF_X1)
           1.93   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23816_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.93   data arrival time
---------------------------------------------------------
           2.03   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24159_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.05    1.81 v _21113_/Z (BUF_X1)
   0.09    1.90 ^ _21117_/ZN (AOI211_X1)
   0.02    1.92 v _21121_/ZN (AOI21_X2)
   0.00    1.92 v _24159_/D (DFFR_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24159_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.04   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23769_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23196_/Z (MUX2_X1)
   0.00    1.91 v _23769_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23769_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23770_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23197_/Z (MUX2_X1)
   0.00    1.91 v _23770_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23770_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23198_/Z (MUX2_X1)
   0.00    1.91 v _23771_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23771_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23772_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23199_/Z (MUX2_X1)
   0.00    1.91 v _23772_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23772_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23773_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23200_/Z (MUX2_X1)
   0.00    1.91 v _23773_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23773_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23774_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23201_/Z (MUX2_X1)
   0.00    1.91 v _23774_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23774_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23775_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23202_/Z (MUX2_X1)
   0.00    1.91 v _23775_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23775_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23776_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23203_/Z (MUX2_X1)
   0.00    1.91 v _23776_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23776_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23777_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23204_/Z (MUX2_X1)
   0.00    1.91 v _23777_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23777_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23778_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23195_/Z (BUF_X4)
   0.06    1.91 v _23205_/Z (MUX2_X1)
   0.00    1.91 v _23778_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23778_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23779_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23207_/Z (MUX2_X1)
   0.00    1.91 v _23779_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23779_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23780_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23208_/Z (MUX2_X1)
   0.00    1.91 v _23780_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23780_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23781_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23209_/Z (MUX2_X1)
   0.00    1.91 v _23781_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23781_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23782_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23210_/Z (MUX2_X1)
   0.00    1.91 v _23782_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23782_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23783_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23211_/Z (MUX2_X1)
   0.00    1.91 v _23783_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23783_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23784_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23212_/Z (MUX2_X1)
   0.00    1.91 v _23784_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23784_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23785_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23214_/Z (MUX2_X1)
   0.00    1.91 v _23785_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23785_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23786_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23216_/Z (MUX2_X1)
   0.00    1.91 v _23786_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23786_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23787_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23218_/Z (MUX2_X1)
   0.00    1.91 v _23787_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23787_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23788_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23206_/Z (BUF_X4)
   0.06    1.91 v _23220_/Z (MUX2_X1)
   0.00    1.91 v _23788_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23788_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23789_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23223_/Z (MUX2_X1)
   0.00    1.91 v _23789_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23789_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23790_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23225_/Z (MUX2_X1)
   0.00    1.91 v _23790_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23790_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23791_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23227_/Z (MUX2_X1)
   0.00    1.91 v _23791_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23791_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23792_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23229_/Z (MUX2_X1)
   0.00    1.91 v _23792_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23792_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23793_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23231_/Z (MUX2_X1)
   0.00    1.91 v _23793_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23793_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23794_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23233_/Z (MUX2_X1)
   0.00    1.91 v _23794_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23794_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23795_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23235_/Z (MUX2_X1)
   0.00    1.91 v _23795_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23795_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23796_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23237_/Z (MUX2_X1)
   0.00    1.91 v _23796_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23796_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23797_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23239_/Z (MUX2_X1)
   0.00    1.91 v _23797_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23797_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23798_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.04    1.86 ^ _23222_/Z (BUF_X4)
   0.06    1.91 v _23241_/Z (MUX2_X1)
   0.00    1.91 v _23798_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23798_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23834_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23254_/Z (MUX2_X1)
   0.00    1.91 v _23834_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23834_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23835_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23256_/Z (MUX2_X1)
   0.00    1.91 v _23835_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23835_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23836_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23258_/Z (MUX2_X1)
   0.00    1.91 v _23836_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23836_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23837_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23260_/Z (MUX2_X1)
   0.00    1.91 v _23837_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23837_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23838_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23262_/Z (MUX2_X1)
   0.00    1.91 v _23838_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23838_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23839_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23264_/Z (MUX2_X1)
   0.00    1.91 v _23839_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23839_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23840_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23266_/Z (MUX2_X1)
   0.00    1.91 v _23840_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23840_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23841_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23268_/Z (MUX2_X1)
   0.00    1.91 v _23841_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23841_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23842_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23271_/Z (MUX2_X1)
   0.00    1.91 v _23842_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23842_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23843_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23253_/Z (BUF_X4)
   0.06    1.91 v _23273_/Z (MUX2_X1)
   0.00    1.91 v _23843_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23843_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23844_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23276_/Z (MUX2_X1)
   0.00    1.91 v _23844_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23844_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23845_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23278_/Z (MUX2_X1)
   0.00    1.91 v _23845_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23845_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23846_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23280_/Z (MUX2_X1)
   0.00    1.91 v _23846_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23846_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23847_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23282_/Z (MUX2_X1)
   0.00    1.91 v _23847_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23847_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23848_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23284_/Z (MUX2_X1)
   0.00    1.91 v _23848_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23848_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23849_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23286_/Z (MUX2_X1)
   0.00    1.91 v _23849_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23849_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23850_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23288_/Z (MUX2_X1)
   0.00    1.91 v _23850_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23850_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23851_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23290_/Z (MUX2_X1)
   0.00    1.91 v _23851_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23851_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23852_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23293_/Z (MUX2_X1)
   0.00    1.91 v _23852_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23852_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23853_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23275_/Z (BUF_X4)
   0.06    1.91 v _23295_/Z (MUX2_X1)
   0.00    1.91 v _23853_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23853_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23854_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23298_/Z (MUX2_X1)
   0.00    1.91 v _23854_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23854_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23855_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23300_/Z (MUX2_X1)
   0.00    1.91 v _23855_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23855_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23856_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23302_/Z (MUX2_X1)
   0.00    1.91 v _23856_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23856_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23857_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23304_/Z (MUX2_X1)
   0.00    1.91 v _23857_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23857_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23858_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23306_/Z (MUX2_X1)
   0.00    1.91 v _23858_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23858_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23859_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23308_/Z (MUX2_X1)
   0.00    1.91 v _23859_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23859_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23860_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23310_/Z (MUX2_X1)
   0.00    1.91 v _23860_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23860_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23861_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23312_/Z (MUX2_X1)
   0.00    1.91 v _23861_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23861_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23862_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23314_/Z (MUX2_X1)
   0.00    1.91 v _23862_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23862_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23863_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.04    1.86 ^ _23297_/Z (BUF_X4)
   0.06    1.91 v _23316_/Z (MUX2_X1)
   0.00    1.91 v _23863_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23863_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24215_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.05    1.89 ^ _21530_/ZN (AOI211_X1)
   0.02    1.91 v _21533_/ZN (AOI21_X1)
   0.00    1.91 v _24215_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24215_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24161_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 ^ _21086_/ZN (AOI21_X1)
   0.08    1.81 ^ _21087_/Z (BUF_X1)
   0.03    1.84 v _21131_/ZN (OAI21_X1)
   0.05    1.89 ^ _21135_/ZN (AOI21_X1)
   0.02    1.91 v _21139_/ZN (AOI21_X2)
   0.00    1.91 v _24161_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24161_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24201_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.05    1.88 ^ _21460_/ZN (AOI22_X1)
   0.02    1.90 v _21461_/ZN (OAI21_X1)
   0.00    1.90 v _24201_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24201_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24196_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.05    1.88 ^ _21433_/ZN (AOI22_X1)
   0.02    1.90 v _21434_/ZN (OAI21_X1)
   0.00    1.90 v _24196_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24196_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24223_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.04    1.89 ^ _21585_/ZN (OAI22_X1)
   0.02    1.90 v _21587_/ZN (AOI21_X2)
   0.00    1.90 v _24223_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24223_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24253_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.04    1.89 ^ _21725_/ZN (OAI22_X1)
   0.02    1.90 v _21730_/ZN (AOI21_X2)
   0.00    1.90 v _24253_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24253_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23679_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.03    1.88 v _18786_/ZN (NAND2_X1)
   0.02    1.91 ^ _18787_/ZN (OAI21_X1)
   0.00    1.91 ^ _23679_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23679_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23682_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.03    1.88 v _18832_/ZN (NAND2_X1)
   0.02    1.91 ^ _18833_/ZN (OAI21_X1)
   0.00    1.91 ^ _23682_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23682_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23662_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.03    1.88 v _18786_/ZN (NAND2_X1)
   0.02    1.91 ^ _19152_/ZN (OAI21_X1)
   0.00    1.91 ^ _23662_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23662_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23665_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.03    1.88 v _18832_/ZN (NAND2_X1)
   0.02    1.91 ^ _19156_/ZN (OAI21_X1)
   0.00    1.91 ^ _23665_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23665_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24172_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.04    1.82 v _21245_/ZN (AND2_X1)
   0.06    1.88 ^ _21246_/ZN (AOI211_X1)
   0.02    1.90 v _21249_/ZN (AOI21_X1)
   0.00    1.90 v _24172_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24172_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24170_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.04    1.82 v _21208_/ZN (AND2_X1)
   0.06    1.88 ^ _21209_/ZN (AOI211_X1)
   0.02    1.90 v _21213_/ZN (AOI21_X1)
   0.00    1.90 v _24170_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24170_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24174_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.04    1.82 v _21263_/ZN (AND2_X1)
   0.06    1.88 ^ _21264_/ZN (AOI211_X1)
   0.02    1.90 v _21266_/ZN (AOI21_X1)
   0.00    1.90 v _24174_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24174_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24178_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.04    1.82 v _21290_/ZN (AND2_X1)
   0.06    1.88 ^ _21291_/ZN (AOI211_X1)
   0.02    1.90 v _21294_/ZN (AOI21_X1)
   0.00    1.90 v _24178_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24178_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24243_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.02    1.79 v _21683_/ZN (NOR3_X1)
   0.06    1.84 v _21684_/Z (XOR2_X1)
   0.06    1.90 v _21685_/Z (MUX2_X1)
   0.00    1.90 v _24243_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24243_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24248_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.02    1.78 v _21706_/ZN (NOR4_X1)
   0.06    1.84 v _21707_/Z (XOR2_X1)
   0.06    1.90 v _21708_/Z (MUX2_X1)
   0.00    1.90 v _24248_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24248_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24556_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22799_/Z (MUX2_X1)
   0.00    1.90 v _24556_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24556_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24558_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22801_/Z (MUX2_X1)
   0.00    1.90 v _24558_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24558_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24557_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22800_/Z (MUX2_X1)
   0.00    1.90 v _24557_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24557_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24559_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22802_/Z (MUX2_X1)
   0.00    1.90 v _24559_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24559_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24560_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22803_/Z (MUX2_X1)
   0.00    1.90 v _24560_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24560_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24561_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22804_/Z (MUX2_X1)
   0.00    1.90 v _24561_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24561_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24562_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22805_/Z (MUX2_X1)
   0.00    1.90 v _24562_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24562_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24563_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22806_/Z (MUX2_X1)
   0.00    1.90 v _24563_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24563_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24564_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.06    1.90 v _22807_/Z (MUX2_X1)
   0.00    1.90 v _24564_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24564_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24157_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.04    1.88 ^ _21091_/ZN (OAI211_X1)
   0.02    1.90 v _21103_/ZN (OAI21_X1)
   0.00    1.90 v _24157_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24157_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24226_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.02    1.78 v _21601_/ZN (NOR3_X1)
   0.06    1.84 v _21602_/Z (XOR2_X1)
   0.06    1.90 v _21604_/Z (MUX2_X1)
   0.00    1.90 v _24226_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24226_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24242_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.02    1.78 v _21679_/ZN (NOR3_X1)
   0.06    1.84 v _21680_/Z (XOR2_X1)
   0.06    1.90 v _21681_/Z (MUX2_X1)
   0.00    1.90 v _24242_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24242_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24246_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.02    1.78 v _21698_/ZN (NOR3_X1)
   0.06    1.84 v _21699_/Z (XOR2_X1)
   0.06    1.90 v _21700_/Z (MUX2_X1)
   0.00    1.90 v _24246_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24246_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24198_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.10    1.68 ^ _21417_/ZN (NOR4_X2)
   0.06    1.74 ^ _21423_/ZN (AND2_X1)
   0.04    1.78 ^ _21430_/ZN (AND2_X2)
   0.03    1.81 v _21439_/ZN (NAND3_X1)
   0.06    1.87 v _21440_/Z (XOR2_X1)
   0.03    1.90 ^ _21443_/ZN (AOI22_X2)
   0.00    1.90 ^ _24198_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24198_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23670_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19163_/ZN (AOI21_X1)
   0.02    1.91 ^ _19164_/ZN (INV_X1)
   0.00    1.91 ^ _23670_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23670_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23672_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19167_/ZN (AOI21_X1)
   0.02    1.91 ^ _19168_/ZN (INV_X1)
   0.00    1.91 ^ _23672_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23672_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23674_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19171_/ZN (AOI21_X1)
   0.02    1.91 ^ _19172_/ZN (INV_X1)
   0.00    1.91 ^ _23674_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23674_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23702_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19074_/ZN (AOI21_X1)
   0.02    1.91 ^ _19075_/ZN (INV_X1)
   0.00    1.91 ^ _23702_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23702_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23704_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19103_/ZN (AOI21_X1)
   0.02    1.91 ^ _19104_/ZN (INV_X1)
   0.00    1.91 ^ _23704_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23704_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23706_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19128_/ZN (AOI21_X1)
   0.02    1.91 ^ _19129_/ZN (INV_X1)
   0.00    1.91 ^ _23706_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23706_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24222_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.04    1.88 ^ _21577_/ZN (OAI22_X1)
   0.02    1.89 v _21584_/ZN (AOI21_X1)
   0.00    1.89 v _24222_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24222_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24257_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.04    1.88 ^ _21754_/ZN (OAI22_X1)
   0.02    1.89 v _21757_/ZN (AOI21_X1)
   0.00    1.89 v _24257_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24257_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24255_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.04    1.88 ^ _21736_/ZN (OAI22_X1)
   0.02    1.89 v _21743_/ZN (AOI21_X1)
   0.00    1.89 v _24255_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24255_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24190_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.03    1.87 ^ _21403_/ZN (AOI21_X1)
   0.02    1.89 v _21404_/ZN (AOI22_X1)
   0.00    1.89 v _24190_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24190_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24191_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.03    1.87 ^ _21410_/ZN (AOI21_X1)
   0.02    1.89 v _21411_/ZN (AOI22_X1)
   0.00    1.89 v _24191_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24191_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24189_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.03    1.87 ^ _21398_/ZN (AOI21_X1)
   0.02    1.89 v _21399_/ZN (AOI22_X1)
   0.00    1.89 v _24189_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24189_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24158_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.04    1.82 v _21108_/ZN (AND2_X1)
   0.06    1.88 ^ _21111_/ZN (AOI211_X1)
   0.01    1.89 v _21112_/ZN (NOR2_X1)
   0.00    1.89 v _24158_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24158_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24199_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.05    1.81 v _21113_/Z (BUF_X1)
   0.06    1.87 ^ _21448_/ZN (AOI21_X1)
   0.02    1.89 v _21449_/ZN (AOI22_X2)
   0.00    1.89 v _24199_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24199_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24241_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.01    1.78 v _21676_/ZN (NOR2_X1)
   0.06    1.83 v _21677_/Z (XOR2_X1)
   0.06    1.89 v _21678_/Z (MUX2_X1)
   0.00    1.89 v _24241_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24241_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24258_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21761_/ZN (OAI22_X1)
   0.04    1.90 ^ _21764_/ZN (AOI21_X2)
   0.00    1.90 ^ _24258_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24258_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24166_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21182_/ZN (AND2_X1)
   0.06    1.87 ^ _21183_/ZN (AOI211_X1)
   0.02    1.89 v _21185_/ZN (AOI21_X1)
   0.00    1.89 v _24166_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24166_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24212_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.07    1.65 ^ _21095_/ZN (NOR2_X2)
   0.07    1.72 ^ _21485_/ZN (AND4_X2)
   0.05    1.77 ^ _21486_/Z (BUF_X2)
   0.03    1.79 v _21513_/ZN (NAND3_X1)
   0.04    1.83 v _21514_/ZN (XNOR2_X1)
   0.06    1.89 v _21517_/Z (MUX2_X1)
   0.00    1.89 v _24212_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24212_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24175_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21269_/ZN (AND2_X1)
   0.06    1.87 ^ _21270_/ZN (AOI211_X1)
   0.02    1.89 v _21273_/ZN (AOI21_X1)
   0.00    1.89 v _24175_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24175_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24176_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21276_/ZN (AND2_X1)
   0.06    1.87 ^ _21277_/ZN (AOI211_X1)
   0.02    1.89 v _21281_/ZN (AOI21_X1)
   0.00    1.89 v _24176_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24176_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24182_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21328_/ZN (AND2_X1)
   0.06    1.87 ^ _21329_/ZN (AOI211_X1)
   0.02    1.89 v _21331_/ZN (AOI21_X1)
   0.00    1.89 v _24182_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24182_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24177_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21285_/ZN (AND2_X1)
   0.06    1.87 ^ _21286_/ZN (AOI211_X1)
   0.02    1.89 v _21289_/ZN (AOI21_X1)
   0.00    1.89 v _24177_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24177_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24180_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21312_/ZN (AND2_X1)
   0.06    1.87 ^ _21313_/ZN (AOI211_X1)
   0.02    1.89 v _21315_/ZN (AOI21_X1)
   0.00    1.89 v _24180_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24180_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24181_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21320_/ZN (AND2_X1)
   0.06    1.87 ^ _21321_/ZN (AOI211_X1)
   0.02    1.89 v _21325_/ZN (AOI21_X1)
   0.00    1.89 v _24181_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24181_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24187_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.77 v _21114_/Z (BUF_X1)
   0.03    1.81 v _21377_/ZN (AND2_X1)
   0.06    1.87 ^ _21378_/ZN (AOI211_X1)
   0.02    1.89 v _21386_/ZN (AOI21_X1)
   0.00    1.89 v _24187_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24187_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19179_/Z (MUX2_X1)
   0.00    1.89 v _23647_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23647_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23648_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19180_/Z (MUX2_X1)
   0.00    1.89 v _23648_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23648_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23645_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19177_/Z (MUX2_X1)
   0.00    1.89 v _23645_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23645_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23627_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19245_/Z (MUX2_X1)
   0.00    1.89 v _23627_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23627_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23628_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19246_/Z (MUX2_X1)
   0.00    1.89 v _23628_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23628_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23629_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19247_/Z (MUX2_X1)
   0.00    1.89 v _23629_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23629_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23630_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19248_/Z (MUX2_X1)
   0.00    1.89 v _23630_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23630_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23631_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19249_/Z (MUX2_X1)
   0.00    1.89 v _23631_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23631_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23632_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19250_/Z (MUX2_X1)
   0.00    1.89 v _23632_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23632_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23633_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19251_/Z (MUX2_X1)
   0.00    1.89 v _23633_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23633_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23634_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19252_/Z (MUX2_X1)
   0.00    1.89 v _23634_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23634_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23635_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19253_/Z (MUX2_X1)
   0.00    1.89 v _23635_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23635_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23636_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19244_/Z (BUF_X1)
   0.06    1.89 v _19254_/Z (MUX2_X1)
   0.00    1.89 v _23636_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23636_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23646_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19178_/Z (MUX2_X1)
   0.00    1.89 v _23646_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23646_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23649_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19182_/Z (MUX2_X1)
   0.00    1.89 v _23649_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23649_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23650_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19183_/Z (MUX2_X1)
   0.00    1.89 v _23650_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23650_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23651_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19184_/Z (MUX2_X1)
   0.00    1.89 v _23651_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23651_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23652_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19185_/Z (MUX2_X1)
   0.00    1.89 v _23652_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23652_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23653_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19186_/Z (MUX2_X1)
   0.00    1.89 v _23653_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23653_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19187_/Z (MUX2_X1)
   0.00    1.89 v _23654_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23654_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23655_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19188_/Z (MUX2_X1)
   0.00    1.89 v _23655_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23655_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23656_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19189_/Z (MUX2_X1)
   0.00    1.89 v _23656_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23656_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23657_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19190_/Z (MUX2_X1)
   0.00    1.89 v _23657_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23657_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23658_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _19181_/Z (BUF_X1)
   0.06    1.89 v _19191_/Z (MUX2_X1)
   0.00    1.89 v _23658_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23658_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23660_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19148_/Z (MUX2_X1)
   0.00    1.89 v _23660_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23660_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23694_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _18981_/Z (MUX2_X1)
   0.00    1.89 v _23694_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23694_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23696_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _18999_/Z (MUX2_X1)
   0.00    1.89 v _23696_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23696_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23698_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19029_/Z (MUX2_X1)
   0.00    1.89 v _23698_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23698_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23699_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19040_/Z (MUX2_X1)
   0.00    1.89 v _23699_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23699_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23700_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18980_/Z (BUF_X1)
   0.06    1.89 v _19052_/Z (MUX2_X1)
   0.00    1.89 v _23700_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23700_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24184_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.04    1.87 ^ _21353_/ZN (AOI21_X1)
   0.02    1.89 v _21355_/ZN (AOI21_X1)
   0.00    1.89 v _24184_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24184_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24262_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21784_/ZN (OAI22_X1)
   0.04    1.90 ^ _21785_/ZN (AOI21_X2)
   0.00    1.90 ^ _24262_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24262_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24247_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.01    1.78 v _21702_/ZN (NOR3_X1)
   0.06    1.84 v _21703_/Z (XOR2_X1)
   0.04    1.88 ^ _21704_/ZN (NOR2_X1)
   0.01    1.89 v _21705_/ZN (AOI21_X2)
   0.00    1.89 v _24247_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24247_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24263_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21788_/ZN (OAI22_X1)
   0.04    1.90 ^ _21790_/ZN (AOI21_X2)
   0.00    1.90 ^ _24263_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24263_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24261_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21778_/ZN (OAI22_X1)
   0.04    1.90 ^ _21780_/ZN (AOI21_X2)
   0.00    1.90 ^ _24261_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24261_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23685_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _18872_/ZN (AOI21_X1)
   0.00    1.89 v _23685_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23685_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23695_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _18990_/ZN (AOI21_X1)
   0.00    1.89 v _23695_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23695_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23697_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19014_/ZN (AOI21_X1)
   0.00    1.89 v _23697_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23697_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23701_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.07    1.87 ^ _18870_/Z (BUF_X1)
   0.02    1.89 v _19063_/ZN (AOI21_X1)
   0.00    1.89 v _23701_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23701_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24260_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21774_/ZN (OAI22_X1)
   0.04    1.90 ^ _21775_/ZN (AOI21_X2)
   0.00    1.90 ^ _24260_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24260_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24250_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.05    1.89 v _21716_/Z (MUX2_X1)
   0.00    1.89 v _24250_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24250_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24252_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.05    1.89 v _21723_/Z (MUX2_X1)
   0.00    1.89 v _24252_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24252_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24251_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 v _21574_/Z (BUF_X2)
   0.05    1.89 v _21720_/Z (MUX2_X1)
   0.00    1.89 v _24251_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24251_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24259_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21742_/Z (BUF_X4)
   0.02    1.85 ^ _21768_/ZN (OAI21_X1)
   0.03    1.88 v _21769_/ZN (OAI221_X1)
   0.02    1.90 ^ _21770_/ZN (INV_X1)
   0.00    1.90 ^ _24259_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24259_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23764_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.03    1.76 v _21033_/ZN (NAND3_X1)
   0.05    1.81 ^ _21035_/ZN (NOR2_X1)
   0.04    1.85 ^ _21037_/ZN (AND2_X1)
   0.04    1.90 ^ _21038_/Z (XOR2_X1)
   0.00    1.90 ^ _23764_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23764_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24225_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21597_/ZN (OAI22_X1)
   0.04    1.89 ^ _21600_/ZN (AOI21_X2)
   0.00    1.89 ^ _24225_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24225_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24228_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21612_/ZN (OAI22_X1)
   0.04    1.89 ^ _21613_/ZN (AOI21_X2)
   0.00    1.89 ^ _24228_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24228_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24235_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21648_/ZN (OAI22_X1)
   0.04    1.89 ^ _21649_/ZN (AOI21_X2)
   0.00    1.89 ^ _24235_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24235_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23684_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.06    1.89 v _18859_/Z (MUX2_X1)
   0.00    1.89 v _23684_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23684_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23677_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.06    1.89 v _18707_/Z (MUX2_X1)
   0.00    1.89 v _23677_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23677_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23686_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.06    1.89 v _18890_/Z (MUX2_X1)
   0.00    1.89 v _23686_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23686_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23687_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.06    1.89 v _18898_/Z (MUX2_X1)
   0.00    1.89 v _23687_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23687_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23692_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.06    1.89 v _18950_/Z (MUX2_X1)
   0.00    1.89 v _23692_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23692_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23693_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.06    1.89 v _18968_/Z (MUX2_X1)
   0.00    1.89 v _23693_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23693_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24231_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21627_/ZN (OAI22_X1)
   0.04    1.89 ^ _21629_/ZN (AOI21_X2)
   0.00    1.89 ^ _24231_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24231_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24229_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21617_/ZN (OAI22_X1)
   0.04    1.89 ^ _21619_/ZN (AOI21_X2)
   0.00    1.89 ^ _24229_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24229_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24227_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21607_/ZN (OAI22_X1)
   0.04    1.89 ^ _21609_/ZN (AOI21_X2)
   0.00    1.89 ^ _24227_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24227_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24232_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21632_/ZN (OAI22_X1)
   0.04    1.89 ^ _21634_/ZN (AOI21_X2)
   0.00    1.89 ^ _24232_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24232_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24254_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21733_/ZN (OAI22_X1)
   0.04    1.89 ^ _21735_/ZN (AOI21_X2)
   0.00    1.89 ^ _24254_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24254_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24256_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.02    1.83 ^ _21593_/Z (BUF_X8)
   0.02    1.86 v _21752_/ZN (OAI22_X1)
   0.04    1.89 ^ _21753_/ZN (AOI21_X2)
   0.00    1.89 ^ _24256_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24256_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24186_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.09    1.67 ^ _21211_/ZN (NOR4_X4)
   0.06    1.74 v _21343_/ZN (NAND4_X1)
   0.05    1.79 ^ _21356_/ZN (NOR2_X1)
   0.04    1.83 ^ _21364_/ZN (AND2_X1)
   0.04    1.87 ^ _21365_/ZN (XNOR2_X1)
   0.02    1.89 v _21372_/ZN (AOI22_X2)
   0.00    1.89 v _24186_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24186_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24179_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.09    1.67 ^ _21211_/ZN (NOR4_X4)
   0.08    1.76 ^ _21287_/ZN (AND4_X1)
   0.04    1.80 ^ _21292_/ZN (AND2_X1)
   0.01    1.81 v _21295_/ZN (AOI21_X1)
   0.05    1.86 v _21299_/ZN (OR2_X1)
   0.03    1.89 ^ _21307_/ZN (AOI22_X1)
   0.00    1.89 ^ _24179_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24179_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24272_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21837_/ZN (OAI22_X1)
   0.04    1.89 ^ _21838_/ZN (AOI21_X2)
   0.00    1.89 ^ _24272_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24272_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24264_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21794_/ZN (OAI22_X1)
   0.04    1.89 ^ _21795_/ZN (AOI21_X2)
   0.00    1.89 ^ _24264_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24264_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24265_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21802_/ZN (OAI22_X1)
   0.04    1.89 ^ _21803_/ZN (AOI21_X2)
   0.00    1.89 ^ _24265_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24265_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24268_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21816_/ZN (OAI22_X1)
   0.04    1.89 ^ _21817_/ZN (AOI21_X2)
   0.00    1.89 ^ _24268_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24268_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24269_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21821_/ZN (OAI22_X1)
   0.04    1.89 ^ _21823_/ZN (AOI21_X2)
   0.00    1.89 ^ _24269_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24269_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24270_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.04    1.83 ^ _21771_/Z (BUF_X2)
   0.03    1.86 v _21827_/ZN (OAI22_X1)
   0.04    1.89 ^ _21828_/ZN (AOI21_X2)
   0.00    1.89 ^ _24270_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24270_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24192_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.09    1.87 ^ _21412_/ZN (AOI221_X1)
   0.02    1.88 v _21414_/ZN (AOI21_X2)
   0.00    1.88 v _24192_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24192_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24200_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.09    1.87 ^ _21450_/ZN (AOI221_X1)
   0.02    1.88 v _21453_/ZN (AOI21_X2)
   0.00    1.88 v _24200_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24200_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24210_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.09    1.87 ^ _21504_/ZN (AOI221_X1)
   0.02    1.88 v _21507_/ZN (AOI21_X2)
   0.00    1.88 v _24210_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24210_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24492_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22454_/Z (MUX2_X1)
   0.00    1.89 v _24492_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24492_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24493_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22463_/Z (MUX2_X1)
   0.00    1.89 v _24493_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24493_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24496_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22500_/Z (MUX2_X1)
   0.00    1.89 v _24496_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24496_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24497_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22509_/Z (MUX2_X1)
   0.00    1.89 v _24497_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24497_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24498_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22518_/Z (MUX2_X1)
   0.00    1.89 v _24498_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24498_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24499_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22526_/Z (MUX2_X1)
   0.00    1.89 v _24499_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24499_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24500_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22535_/Z (MUX2_X1)
   0.00    1.89 v _24500_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24500_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24501_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22543_/Z (MUX2_X1)
   0.00    1.89 v _24501_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24501_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24502_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22554_/Z (MUX2_X1)
   0.00    1.89 v _24502_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24502_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24503_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22453_/Z (BUF_X2)
   0.06    1.89 v _22563_/Z (MUX2_X1)
   0.00    1.89 v _24503_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24503_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24505_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22588_/Z (MUX2_X1)
   0.00    1.89 v _24505_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24505_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24506_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22599_/Z (MUX2_X1)
   0.00    1.89 v _24506_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24506_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24508_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22618_/Z (MUX2_X1)
   0.00    1.89 v _24508_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24508_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24511_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22651_/Z (MUX2_X1)
   0.00    1.89 v _24511_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24511_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24512_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22660_/Z (MUX2_X1)
   0.00    1.89 v _24512_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24512_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24514_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22682_/Z (MUX2_X1)
   0.00    1.89 v _24514_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24514_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24515_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22690_/Z (MUX2_X1)
   0.00    1.89 v _24515_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24515_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24516_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22699_/Z (MUX2_X1)
   0.00    1.89 v _24516_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24516_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24517_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22707_/Z (MUX2_X1)
   0.00    1.89 v _24517_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24517_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24518_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 ^ _22587_/Z (BUF_X2)
   0.06    1.89 v _22715_/Z (MUX2_X1)
   0.00    1.89 v _24518_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24518_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24220_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.03    1.87 ^ _21553_/ZN (AOI21_X1)
   0.02    1.89 v _21557_/ZN (AOI21_X1)
   0.00    1.89 v _24220_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24220_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24214_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.05    1.69 ^ _21080_/ZN (NOR2_X1)
   0.08    1.77 ^ _21109_/Z (BUF_X1)
   0.06    1.83 v _21527_/Z (MUX2_X1)
   0.06    1.88 v _21528_/Z (MUX2_X1)
   0.00    1.88 v _24214_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24214_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24219_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.05    1.69 ^ _21080_/ZN (NOR2_X1)
   0.08    1.77 ^ _21109_/Z (BUF_X1)
   0.06    1.83 v _21550_/Z (MUX2_X1)
   0.06    1.88 v _21551_/Z (MUX2_X1)
   0.00    1.88 v _24219_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24219_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24279_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.02    1.78 ^ _21560_/ZN (NAND2_X4)
   0.03    1.81 ^ _21561_/Z (BUF_X8)
   0.01    1.82 v _21873_/ZN (NOR2_X1)
   0.06    1.88 ^ _21875_/ZN (AOI221_X2)
   0.00    1.88 ^ _24279_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24279_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24195_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.05    1.81 v _21113_/Z (BUF_X1)
   0.05    1.86 ^ _21428_/ZN (AOI21_X1)
   0.02    1.88 v _21429_/ZN (AOI22_X1)
   0.00    1.88 v _24195_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24195_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24160_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.02    1.86 ^ _21127_/ZN (NAND2_X1)
   0.02    1.88 v _21128_/ZN (AOI22_X1)
   0.00    1.88 v _24160_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24160_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24204_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.05    1.81 v _21113_/Z (BUF_X1)
   0.05    1.86 ^ _21473_/ZN (AOI21_X1)
   0.02    1.88 v _21474_/ZN (AOI22_X1)
   0.00    1.88 v _24204_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24204_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24207_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.05    1.81 v _21113_/Z (BUF_X1)
   0.05    1.86 ^ _21490_/ZN (AOI21_X1)
   0.02    1.88 v _21491_/ZN (AOI22_X1)
   0.00    1.88 v _24207_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24207_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24208_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.05    1.81 v _21113_/Z (BUF_X1)
   0.05    1.86 ^ _21496_/ZN (AOI21_X1)
   0.02    1.88 v _21497_/ZN (AOI22_X1)
   0.00    1.88 v _24208_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24208_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24209_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.05    1.81 v _21113_/Z (BUF_X1)
   0.05    1.86 ^ _21502_/ZN (AOI21_X1)
   0.02    1.88 v _21503_/ZN (AOI22_X1)
   0.00    1.88 v _24209_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24209_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24169_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.02    1.86 ^ _21204_/ZN (NAND2_X1)
   0.02    1.88 v _21206_/ZN (AOI22_X1)
   0.00    1.88 v _24169_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24169_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24213_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.07    1.65 ^ _21095_/ZN (NOR2_X2)
   0.07    1.72 ^ _21485_/ZN (AND4_X2)
   0.05    1.77 ^ _21486_/Z (BUF_X2)
   0.04    1.80 v _21520_/ZN (NAND4_X1)
   0.06    1.87 v _21521_/Z (XOR2_X1)
   0.02    1.89 ^ _21522_/ZN (AOI21_X2)
   0.00    1.89 ^ _24213_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24213_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24234_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.02    1.78 v _21643_/ZN (NOR3_X1)
   0.04    1.82 v _21644_/ZN (XNOR2_X1)
   0.06    1.88 v _21645_/Z (MUX2_X1)
   0.00    1.88 v _24234_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24234_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24244_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.05    1.69 ^ _21568_/ZN (NOR2_X1)
   0.08    1.76 ^ _21569_/Z (BUF_X1)
   0.02    1.79 v _21683_/ZN (NOR3_X1)
   0.02    1.81 ^ _21687_/ZN (NAND2_X1)
   0.02    1.82 v _21688_/ZN (XNOR2_X1)
   0.06    1.88 v _21689_/Z (MUX2_X1)
   0.00    1.88 v _24244_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24244_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24165_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.02    1.86 ^ _21178_/ZN (NAND2_X1)
   0.02    1.88 v _21179_/ZN (AOI22_X1)
   0.00    1.88 v _24165_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24165_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24173_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.02    1.86 ^ _21261_/ZN (NAND2_X1)
   0.02    1.88 v _21262_/ZN (AOI22_X1)
   0.00    1.88 v _24173_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24173_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24237_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.03    1.83 v _21603_/Z (BUF_X4)
   0.05    1.88 v _21659_/Z (MUX2_X1)
   0.00    1.88 v _24237_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24237_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24239_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.03    1.83 v _21603_/Z (BUF_X4)
   0.05    1.88 v _21670_/Z (MUX2_X1)
   0.00    1.88 v _24239_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24239_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24240_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.03    1.83 v _21603_/Z (BUF_X4)
   0.05    1.88 v _21673_/Z (MUX2_X1)
   0.00    1.88 v _24240_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24240_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24185_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21126_/Z (BUF_X1)
   0.02    1.86 ^ _21362_/ZN (NAND2_X1)
   0.02    1.88 v _21363_/ZN (AOI22_X1)
   0.00    1.88 v _24185_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24185_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24197_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.10    1.68 ^ _21417_/ZN (NOR4_X2)
   0.06    1.74 ^ _21423_/ZN (AND2_X1)
   0.04    1.78 ^ _21430_/ZN (AND2_X2)
   0.02    1.80 v _21436_/ZN (NAND2_X1)
   0.06    1.86 v _21437_/Z (XOR2_X1)
   0.03    1.88 ^ _21438_/ZN (AOI21_X1)
   0.00    1.88 ^ _24197_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24197_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23661_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19150_/ZN (OAI21_X1)
   0.00    1.88 v _23661_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23661_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23663_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19154_/ZN (OAI21_X1)
   0.00    1.88 v _23663_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23663_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23664_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19155_/ZN (OAI21_X1)
   0.00    1.88 v _23664_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23664_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23666_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19158_/ZN (OAI21_X1)
   0.00    1.88 v _23666_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23666_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23703_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19091_/ZN (OAI21_X1)
   0.00    1.88 v _23703_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23703_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23705_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19117_/ZN (OAI21_X1)
   0.00    1.88 v _23705_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23705_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23707_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19140_/ZN (OAI21_X1)
   0.00    1.88 v _23707_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23707_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23708_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _19090_/Z (BUF_X1)
   0.02    1.88 v _19147_/ZN (OAI21_X1)
   0.00    1.88 v _23708_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23708_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23678_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.02    1.88 v _18732_/ZN (OAI21_X1)
   0.00    1.88 v _23678_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23678_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23680_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.02    1.88 v _18799_/ZN (OAI21_X1)
   0.00    1.88 v _23680_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23680_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23681_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.02    1.88 v _18820_/ZN (OAI21_X1)
   0.00    1.88 v _23681_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23681_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23683_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.02    1.88 v _18840_/ZN (OAI21_X1)
   0.00    1.88 v _23683_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23683_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23689_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.02    1.88 v _18918_/ZN (OAI21_X1)
   0.00    1.88 v _23689_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23689_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23690_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.02    1.88 v _18926_/ZN (OAI21_X1)
   0.00    1.88 v _23690_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23690_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23691_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.02    1.88 v _18933_/ZN (OAI21_X1)
   0.00    1.88 v _23691_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23691_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23642_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19215_/ZN (OAI21_X1)
   0.00    1.88 v _23642_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23642_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23667_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19159_/ZN (OAI21_X1)
   0.00    1.88 v _23667_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23667_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23668_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19160_/ZN (OAI21_X1)
   0.00    1.88 v _23668_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23668_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23669_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19162_/ZN (OAI21_X1)
   0.00    1.88 v _23669_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23669_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23671_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19166_/ZN (OAI21_X1)
   0.00    1.88 v _23671_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23671_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23673_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19170_/ZN (OAI21_X1)
   0.00    1.88 v _23673_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23673_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23675_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19173_/ZN (OAI21_X1)
   0.00    1.88 v _23675_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23675_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23676_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18733_/Z (BUF_X1)
   0.02    1.88 v _19174_/ZN (OAI21_X1)
   0.00    1.88 v _23676_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23676_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23799_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.06    1.88 v _23243_/Z (MUX2_X1)
   0.00    1.88 v _23799_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23799_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23800_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.06    1.88 v _23245_/Z (MUX2_X1)
   0.00    1.88 v _23800_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23800_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23832_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23194_/Z (MUX2_X1)
   0.06    1.88 v _23246_/Z (MUX2_X1)
   0.00    1.88 v _23832_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23832_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23833_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.06    1.88 v _23323_/Z (MUX2_X1)
   0.00    1.88 v _23833_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23833_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23864_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.06    1.88 v _23318_/Z (MUX2_X1)
   0.00    1.88 v _23864_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23864_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23865_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.09    1.82 ^ _23252_/Z (MUX2_X1)
   0.06    1.88 v _23320_/Z (MUX2_X1)
   0.00    1.88 v _23865_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23865_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24523_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22757_/ZN (OAI211_X1)
   0.03    1.88 ^ _22759_/ZN (OAI21_X1)
   0.00    1.88 ^ _24523_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24523_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24304_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _21995_/Z (MUX2_X1)
   0.00    1.88 v _24304_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24304_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24305_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22000_/Z (MUX2_X1)
   0.00    1.88 v _24305_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24305_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24306_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22005_/Z (MUX2_X1)
   0.00    1.88 v _24306_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24306_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24307_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22011_/Z (MUX2_X1)
   0.00    1.88 v _24307_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24307_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24308_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22016_/Z (MUX2_X1)
   0.00    1.88 v _24308_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24308_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24309_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22021_/Z (MUX2_X1)
   0.00    1.88 v _24309_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24309_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24310_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22026_/Z (MUX2_X1)
   0.00    1.88 v _24310_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24310_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24311_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22032_/Z (MUX2_X1)
   0.00    1.88 v _24311_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24311_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24312_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22037_/Z (MUX2_X1)
   0.00    1.88 v _24312_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24312_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24314_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21994_/Z (BUF_X2)
   0.06    1.88 v _22047_/Z (MUX2_X1)
   0.00    1.88 v _24314_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24314_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24316_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22058_/Z (MUX2_X1)
   0.00    1.88 v _24316_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24316_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24317_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22063_/Z (MUX2_X1)
   0.00    1.88 v _24317_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24317_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24318_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22068_/Z (MUX2_X1)
   0.00    1.88 v _24318_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24318_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24319_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22073_/Z (MUX2_X1)
   0.00    1.88 v _24319_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24319_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24320_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22078_/Z (MUX2_X1)
   0.00    1.88 v _24320_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24320_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24321_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22083_/Z (MUX2_X1)
   0.00    1.88 v _24321_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24321_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24322_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22088_/Z (MUX2_X1)
   0.00    1.88 v _24322_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24322_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24323_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22093_/Z (MUX2_X1)
   0.00    1.88 v _24323_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24323_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24324_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22098_/Z (MUX2_X1)
   0.00    1.88 v _24324_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24324_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24325_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _22057_/Z (BUF_X2)
   0.06    1.88 v _22103_/Z (MUX2_X1)
   0.00    1.88 v _24325_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24325_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24123_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.72 v _20545_/ZN (OR2_X2)
   0.04    1.76 v _20546_/Z (BUF_X2)
   0.07    1.83 ^ _20573_/ZN (NOR4_X1)
   0.02    1.85 v _20585_/ZN (AOI211_X1)
   0.03    1.88 ^ _20586_/ZN (OAI21_X1)
   0.00    1.88 ^ _24123_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24123_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24297_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.06    1.88 v _21955_/Z (MUX2_X1)
   0.00    1.88 v _24297_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24297_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24298_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.06    1.88 v _21961_/Z (MUX2_X1)
   0.00    1.88 v _24298_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24298_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24299_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.06    1.88 v _21966_/Z (MUX2_X1)
   0.00    1.88 v _24299_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24299_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24300_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.06    1.88 v _21971_/Z (MUX2_X1)
   0.00    1.88 v _24300_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24300_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24301_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.06    1.88 v _21976_/Z (MUX2_X1)
   0.00    1.88 v _24301_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24301_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24302_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.06    1.88 v _21984_/Z (MUX2_X1)
   0.00    1.88 v _24302_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24302_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24303_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.06    1.88 v _21989_/Z (MUX2_X1)
   0.00    1.88 v _24303_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24303_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24194_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.08    1.86 ^ _21420_/ZN (AOI221_X1)
   0.02    1.87 v _21425_/ZN (AOI21_X1)
   0.00    1.87 v _24194_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24194_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24202_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.08    1.86 ^ _21462_/ZN (AOI221_X1)
   0.02    1.87 v _21464_/ZN (AOI21_X1)
   0.00    1.87 v _24202_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24202_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24206_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21207_/Z (BUF_X1)
   0.08    1.86 ^ _21479_/ZN (AOI221_X1)
   0.02    1.87 v _21482_/ZN (AOI21_X1)
   0.00    1.87 v _24206_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24206_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23815_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.06    1.82 ^ _23119_/ZN (AND3_X1)
   0.01    1.83 v _23121_/ZN (NOR3_X1)
   0.03    1.86 ^ _23122_/ZN (NOR2_X1)
   0.02    1.88 v _23123_/ZN (OAI21_X1)
   0.00    1.88 v _23815_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23815_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23801_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.05    1.77 ^ _23052_/Z (BUF_X2)
   0.05    1.82 ^ _23053_/Z (BUF_X2)
   0.06    1.88 v _23054_/Z (MUX2_X1)
   0.00    1.88 v _23801_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23801_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24122_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.72 v _20545_/ZN (OR2_X2)
   0.04    1.76 v _20546_/Z (BUF_X2)
   0.07    1.83 ^ _20573_/ZN (NOR4_X1)
   0.02    1.85 v _20578_/ZN (AOI211_X1)
   0.03    1.88 ^ _20582_/ZN (OAI21_X1)
   0.00    1.88 ^ _24122_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24122_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24171_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.05    1.69 ^ _21080_/ZN (NOR2_X1)
   0.08    1.77 ^ _21109_/Z (BUF_X1)
   0.05    1.82 ^ _21116_/Z (BUF_X2)
   0.02    1.84 v _21218_/ZN (AOI211_X1)
   0.04    1.88 ^ _21244_/ZN (AOI21_X1)
   0.00    1.88 ^ _24171_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24171_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24164_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.05    1.69 ^ _21080_/ZN (NOR2_X1)
   0.08    1.77 ^ _21109_/Z (BUF_X1)
   0.05    1.82 ^ _21116_/Z (BUF_X2)
   0.02    1.84 v _21163_/ZN (AOI211_X1)
   0.04    1.88 ^ _21169_/ZN (AOI21_X1)
   0.00    1.88 ^ _24164_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24164_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24168_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.02    1.86 ^ _21200_/ZN (NAND2_X1)
   0.01    1.87 v _21202_/ZN (AOI21_X1)
   0.00    1.87 v _24168_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24168_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24494_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22477_/ZN (OAI211_X1)
   0.03    1.88 ^ _22480_/ZN (OAI21_X1)
   0.00    1.88 ^ _24494_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24494_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24504_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22572_/ZN (OAI211_X1)
   0.03    1.88 ^ _22574_/ZN (OAI21_X1)
   0.00    1.88 ^ _24504_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24504_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24507_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22608_/ZN (OAI211_X1)
   0.03    1.88 ^ _22610_/ZN (OAI21_X1)
   0.00    1.88 ^ _24507_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24507_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24509_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22625_/ZN (OAI211_X1)
   0.03    1.88 ^ _22627_/ZN (OAI21_X1)
   0.00    1.88 ^ _24509_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24509_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24513_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22668_/ZN (OAI211_X1)
   0.03    1.88 ^ _22670_/ZN (OAI21_X1)
   0.00    1.88 ^ _24513_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24513_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24495_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22489_/ZN (OAI211_X1)
   0.02    1.88 ^ _22491_/ZN (OAI21_X1)
   0.00    1.88 ^ _24495_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24495_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24510_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22642_/ZN (OAI211_X1)
   0.02    1.88 ^ _22644_/ZN (OAI21_X1)
   0.00    1.88 ^ _24510_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24510_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24522_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.03    1.85 v _22747_/ZN (OAI211_X1)
   0.02    1.88 ^ _22749_/ZN (OAI21_X1)
   0.00    1.88 ^ _24522_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24522_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24091_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20446_/ZN (NOR2_X1)
   0.00    1.87 v _24091_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24091_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24092_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20449_/ZN (NOR2_X1)
   0.00    1.87 v _24092_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24092_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24093_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20452_/ZN (NOR2_X1)
   0.00    1.87 v _24093_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24093_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24097_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20466_/ZN (NOR2_X1)
   0.00    1.87 v _24097_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24097_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24098_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20469_/ZN (NOR2_X1)
   0.00    1.87 v _24098_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24098_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24099_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20472_/ZN (NOR2_X1)
   0.00    1.87 v _24099_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24099_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24102_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20486_/ZN (NOR2_X1)
   0.00    1.87 v _24102_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24102_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24104_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20493_/ZN (NOR2_X1)
   0.00    1.87 v _24104_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24104_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24105_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20496_/ZN (NOR2_X1)
   0.00    1.87 v _24105_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24105_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24106_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20440_/Z (BUF_X1)
   0.01    1.87 v _20500_/ZN (NOR2_X1)
   0.00    1.87 v _24106_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24106_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24107_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20505_/ZN (NOR2_X1)
   0.00    1.87 v _24107_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24107_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24108_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20508_/ZN (NOR2_X1)
   0.00    1.87 v _24108_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24108_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24109_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20511_/ZN (NOR2_X1)
   0.00    1.87 v _24109_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24109_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24110_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20514_/ZN (NOR2_X1)
   0.00    1.87 v _24110_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24110_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24111_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20517_/ZN (NOR2_X1)
   0.00    1.87 v _24111_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24111_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24112_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20520_/ZN (NOR2_X1)
   0.00    1.87 v _24112_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24112_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24113_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20523_/ZN (NOR2_X1)
   0.00    1.87 v _24113_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24113_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24114_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20526_/ZN (NOR2_X1)
   0.00    1.87 v _24114_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24114_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24115_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20529_/ZN (NOR2_X1)
   0.00    1.87 v _24115_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24115_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24116_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.08    1.86 ^ _20501_/Z (BUF_X1)
   0.01    1.87 v _20533_/ZN (NOR2_X1)
   0.00    1.87 v _24116_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24116_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24218_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.07    1.65 ^ _21095_/ZN (NOR2_X2)
   0.07    1.72 ^ _21485_/ZN (AND4_X2)
   0.05    1.77 ^ _21486_/Z (BUF_X2)
   0.03    1.79 v _21544_/ZN (NAND3_X1)
   0.06    1.85 v _21545_/Z (XOR2_X1)
   0.03    1.88 ^ _21546_/ZN (AOI21_X1)
   0.00    1.88 ^ _24218_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24218_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24167_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.02    1.86 ^ _21191_/ZN (NAND2_X1)
   0.02    1.87 v _21193_/ZN (AOI21_X1)
   0.00    1.87 v _24167_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24167_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23609_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _14403_/ZN (NAND3_X1)
   0.12    1.78 ^ _18708_/ZN (NOR2_X1)
   0.08    1.86 ^ _18730_/Z (BUF_X1)
   0.01    1.87 v _19225_/ZN (NOR2_X1)
   0.00    1.87 v _23609_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23609_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24163_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.06    1.84 v _21090_/Z (BUF_X1)
   0.02    1.86 ^ _21158_/ZN (NAND2_X1)
   0.01    1.87 v _21160_/ZN (AOI21_X1)
   0.00    1.87 v _24163_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24163_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _23814_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _18648_/ZN (INV_X1)
   0.03    1.24 ^ _18649_/ZN (OAI21_X1)
   0.02    1.26 v _18651_/ZN (AOI21_X1)
   0.07    1.33 ^ _23047_/ZN (OAI21_X1)
   0.04    1.37 v _23065_/ZN (NAND3_X1)
   0.08    1.45 ^ _23077_/ZN (NOR3_X1)
   0.05    1.49 ^ _23082_/ZN (AND2_X1)
   0.04    1.54 ^ _23086_/ZN (AND2_X1)
   0.02    1.56 v _23091_/ZN (NAND2_X1)
   0.04    1.60 ^ _23095_/ZN (NOR2_X1)
   0.05    1.65 ^ _23096_/ZN (AND2_X1)
   0.05    1.69 ^ _23105_/ZN (AND2_X1)
   0.07    1.76 ^ _23109_/ZN (AND3_X1)
   0.02    1.78 v _23114_/ZN (AOI21_X1)
   0.02    1.80 ^ _23115_/ZN (OAI21_X1)
   0.01    1.82 v _23116_/ZN (NAND2_X1)
   0.06    1.87 v _23117_/Z (MUX2_X1)
   0.00    1.87 v _23814_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23814_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24519_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.08    1.85 ^ _22478_/Z (BUF_X1)
   0.02    1.87 v _22724_/ZN (AOI21_X1)
   0.00    1.87 v _24519_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24519_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24273_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _21575_/ZN (NAND2_X1)
   0.09    1.80 v _21576_/Z (CLKBUF_X1)
   0.06    1.85 ^ _21843_/ZN (OAI22_X1)
   0.02    1.87 v _21845_/ZN (AOI21_X2)
   0.00    1.87 v _24273_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24273_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24274_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _21575_/ZN (NAND2_X1)
   0.09    1.80 v _21576_/Z (CLKBUF_X1)
   0.06    1.85 ^ _21849_/ZN (OAI22_X1)
   0.02    1.87 v _21850_/ZN (AOI21_X2)
   0.00    1.87 v _24274_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24274_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24276_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _21575_/ZN (NAND2_X1)
   0.09    1.80 v _21576_/Z (CLKBUF_X1)
   0.06    1.85 ^ _21858_/ZN (OAI22_X1)
   0.02    1.87 v _21860_/ZN (AOI21_X2)
   0.00    1.87 v _24276_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24276_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24277_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _21575_/ZN (NAND2_X1)
   0.09    1.80 v _21576_/Z (CLKBUF_X1)
   0.06    1.85 ^ _21863_/ZN (OAI22_X1)
   0.02    1.87 v _21865_/ZN (AOI21_X2)
   0.00    1.87 v _24277_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24277_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24280_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _21575_/ZN (NAND2_X1)
   0.09    1.80 v _21576_/Z (CLKBUF_X1)
   0.06    1.85 ^ _21879_/ZN (OAI22_X1)
   0.02    1.87 v _21880_/ZN (AOI21_X2)
   0.00    1.87 v _24280_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24280_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24281_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _21575_/ZN (NAND2_X1)
   0.09    1.80 v _21576_/Z (CLKBUF_X1)
   0.06    1.85 ^ _21883_/ZN (OAI22_X1)
   0.02    1.87 v _21885_/ZN (AOI21_X2)
   0.00    1.87 v _24281_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24281_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24282_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _21575_/ZN (NAND2_X1)
   0.09    1.80 v _21576_/Z (CLKBUF_X1)
   0.06    1.85 ^ _21889_/ZN (OAI22_X1)
   0.02    1.87 v _21890_/ZN (AOI21_X2)
   0.00    1.87 v _24282_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24282_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24188_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.04    1.80 v _21100_/Z (BUF_X2)
   0.04    1.84 v _21120_/Z (BUF_X2)
   0.03    1.87 ^ _21395_/ZN (AOI21_X1)
   0.00    1.87 ^ _24188_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24188_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24125_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.72 v _20545_/ZN (OR2_X2)
   0.04    1.76 v _20546_/Z (BUF_X2)
   0.04    1.80 ^ _20603_/ZN (AOI22_X1)
   0.02    1.82 v _20607_/ZN (OAI21_X1)
   0.02    1.84 ^ _20608_/ZN (OAI21_X1)
   0.04    1.88 ^ _20609_/Z (MUX2_X1)
   0.00    1.88 ^ _24125_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24125_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24437_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22277_/ZN (OAI211_X1)
   0.00    1.87 ^ _24437_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24437_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24433_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22260_/ZN (OAI211_X1)
   0.00    1.87 ^ _24433_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24433_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24430_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22248_/ZN (OAI211_X1)
   0.00    1.87 ^ _24430_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24430_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24431_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22252_/ZN (OAI211_X1)
   0.00    1.87 ^ _24431_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24431_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24432_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22256_/ZN (OAI211_X1)
   0.00    1.87 ^ _24432_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24432_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24434_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22264_/ZN (OAI211_X1)
   0.00    1.87 ^ _24434_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24434_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24435_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22269_/ZN (OAI211_X1)
   0.00    1.87 ^ _24435_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24435_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24436_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22273_/ZN (OAI211_X1)
   0.00    1.87 ^ _24436_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24436_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24438_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22282_/ZN (OAI211_X1)
   0.00    1.87 ^ _24438_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24438_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24439_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.05    1.84 v _22247_/Z (BUF_X2)
   0.03    1.87 ^ _22287_/ZN (OAI211_X1)
   0.00    1.87 ^ _24439_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24439_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24216_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.03    1.70 ^ _21097_/ZN (NOR2_X1)
   0.01    1.72 v _21098_/ZN (NOR2_X1)
   0.04    1.76 v _21099_/Z (BUF_X2)
   0.04    1.80 v _21100_/Z (BUF_X2)
   0.04    1.84 v _21122_/Z (BUF_X2)
   0.03    1.87 ^ _21537_/ZN (AOI21_X2)
   0.00    1.87 ^ _24216_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24216_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24183_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.05    1.69 ^ _21080_/ZN (NOR2_X1)
   0.08    1.77 ^ _21109_/Z (BUF_X1)
   0.01    1.78 v _21335_/ZN (NOR2_X1)
   0.07    1.84 ^ _21336_/ZN (AOI211_X1)
   0.02    1.86 v _21347_/ZN (AOI21_X1)
   0.00    1.86 v _24183_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24183_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24211_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.07    1.65 ^ _21095_/ZN (NOR2_X2)
   0.07    1.72 ^ _21485_/ZN (AND4_X2)
   0.05    1.77 ^ _21486_/Z (BUF_X2)
   0.02    1.79 v _21510_/ZN (NAND2_X1)
   0.06    1.84 v _21511_/Z (XOR2_X1)
   0.03    1.87 ^ _21512_/ZN (AOI21_X1)
   0.00    1.87 ^ _24211_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24211_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24217_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.58 v _21092_/ZN (NAND3_X2)
   0.07    1.65 ^ _21095_/ZN (NOR2_X2)
   0.07    1.72 ^ _21485_/ZN (AND4_X2)
   0.05    1.77 ^ _21486_/Z (BUF_X2)
   0.02    1.79 v _21540_/ZN (NAND2_X1)
   0.06    1.84 v _21541_/Z (XOR2_X1)
   0.03    1.87 ^ _21542_/ZN (AOI21_X1)
   0.00    1.87 ^ _24217_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24217_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24221_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21566_/ZN (NOR4_X2)
   0.07    1.83 ^ _21567_/Z (BUF_X2)
   0.02    1.85 v _21570_/ZN (AOI22_X1)
   0.02    1.87 ^ _21571_/ZN (NAND2_X1)
   0.00    1.87 ^ _24221_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24221_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23802_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.08    1.80 ^ _23059_/Z (BUF_X1)
   0.06    1.86 v _23060_/Z (MUX2_X1)
   0.00    1.86 v _23802_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23802_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23803_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.08    1.80 ^ _23059_/Z (BUF_X1)
   0.06    1.86 v _23064_/Z (MUX2_X1)
   0.00    1.86 v _23803_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23803_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23808_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.08    1.80 ^ _23059_/Z (BUF_X1)
   0.06    1.86 v _23089_/Z (MUX2_X1)
   0.00    1.86 v _23808_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23808_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23809_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.08    1.80 ^ _23059_/Z (BUF_X1)
   0.06    1.86 v _23094_/Z (MUX2_X1)
   0.00    1.86 v _23809_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23809_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23810_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.08    1.80 ^ _23059_/Z (BUF_X1)
   0.06    1.86 v _23099_/Z (MUX2_X1)
   0.00    1.86 v _23810_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23810_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23813_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.08    1.80 ^ _23059_/Z (BUF_X1)
   0.06    1.86 v _23113_/Z (MUX2_X1)
   0.00    1.86 v _23813_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23813_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23643_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19196_/Z (MUX2_X1)
   0.00    1.86 v _23643_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23643_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23610_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19226_/Z (MUX2_X1)
   0.00    1.86 v _23610_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23610_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23611_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19227_/Z (MUX2_X1)
   0.00    1.86 v _23611_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23611_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23612_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19228_/Z (MUX2_X1)
   0.00    1.86 v _23612_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23612_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23621_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19238_/Z (MUX2_X1)
   0.00    1.86 v _23621_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23621_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23608_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19207_/Z (MUX2_X1)
   0.00    1.86 v _23608_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23608_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23613_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19229_/Z (MUX2_X1)
   0.00    1.86 v _23613_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23613_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23614_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19230_/Z (MUX2_X1)
   0.00    1.86 v _23614_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23614_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23615_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19231_/Z (MUX2_X1)
   0.00    1.86 v _23615_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23615_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23616_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19232_/Z (MUX2_X1)
   0.00    1.86 v _23616_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23616_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23617_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19234_/Z (MUX2_X1)
   0.00    1.86 v _23617_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23617_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23618_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19235_/Z (MUX2_X1)
   0.00    1.86 v _23618_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23618_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23619_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19236_/Z (MUX2_X1)
   0.00    1.86 v _23619_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23619_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23620_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19237_/Z (MUX2_X1)
   0.00    1.86 v _23620_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23620_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23622_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19239_/Z (MUX2_X1)
   0.00    1.86 v _23622_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23622_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23623_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19240_/Z (MUX2_X1)
   0.00    1.86 v _23623_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23623_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23624_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19241_/Z (MUX2_X1)
   0.00    1.86 v _23624_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23624_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23625_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19242_/Z (MUX2_X1)
   0.00    1.86 v _23625_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23625_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23626_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19233_/Z (BUF_X2)
   0.06    1.86 v _19243_/Z (MUX2_X1)
   0.00    1.86 v _23626_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23626_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23659_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _19192_/Z (BUF_X2)
   0.06    1.86 v _19193_/Z (MUX2_X1)
   0.00    1.86 v _23659_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23659_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24162_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.05    1.69 ^ _21080_/ZN (NOR2_X1)
   0.08    1.77 ^ _21109_/Z (BUF_X1)
   0.05    1.82 ^ _21147_/Z (BUF_X2)
   0.02    1.84 v _21148_/ZN (OAI21_X1)
   0.03    1.86 ^ _21152_/ZN (OAI21_X1)
   0.00    1.86 ^ _24162_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24162_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24566_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.08    1.84 ^ _22798_/Z (BUF_X1)
   0.02    1.86 v _22810_/ZN (AOI21_X1)
   0.00    1.86 v _24566_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24566_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24224_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21583_/Z (BUF_X4)
   0.03    1.86 ^ _21591_/ZN (AOI21_X1)
   0.00    1.86 ^ _24224_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24224_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23637_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.06    1.86 v _19255_/Z (MUX2_X1)
   0.00    1.86 v _23637_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23637_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23638_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.06    1.86 v _19256_/Z (MUX2_X1)
   0.00    1.86 v _23638_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23638_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23639_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.06    1.86 v _19257_/Z (MUX2_X1)
   0.00    1.86 v _23639_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23639_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23640_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.05    1.80 ^ _18834_/Z (BUF_X2)
   0.06    1.86 v _19258_/Z (MUX2_X1)
   0.00    1.86 v _23640_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23640_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23688_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.02    1.85 v _18905_/ZN (AOI211_X1)
   0.01    1.86 ^ _18906_/ZN (INV_X1)
   0.00    1.86 ^ _23688_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23688_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23933_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.02    1.85 v _23546_/ZN (OAI22_X1)
   0.00    1.85 v _23933_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23933_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24088_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.03    1.81 v _20435_/ZN (AOI21_X1)
   0.05    1.86 ^ _20436_/ZN (AOI22_X1)
   0.00    1.86 ^ _24088_/D (DFFS_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24088_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24267_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 ^ _21809_/ZN (OAI22_X1)
   0.02    1.85 v _21812_/ZN (AOI21_X1)
   0.00    1.85 v _24267_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24267_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24271_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 ^ _21829_/ZN (OAI22_X1)
   0.02    1.85 v _21833_/ZN (AOI21_X1)
   0.00    1.85 v _24271_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24271_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24284_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 ^ _21895_/ZN (OAI22_X1)
   0.02    1.85 v _21898_/ZN (AOI21_X1)
   0.00    1.85 v _24284_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24284_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24266_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 ^ _21804_/ZN (OAI22_X1)
   0.02    1.85 v _21808_/ZN (AOI21_X1)
   0.00    1.85 v _24266_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24266_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24275_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 ^ _21851_/ZN (OAI22_X1)
   0.02    1.85 v _21854_/ZN (AOI21_X1)
   0.00    1.85 v _24275_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24275_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24278_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 ^ _21866_/ZN (OAI22_X1)
   0.02    1.85 v _21869_/ZN (AOI21_X1)
   0.00    1.85 v _24278_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24278_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24283_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 v _21572_/ZN (OR4_X1)
   0.04    1.80 v _21573_/Z (BUF_X2)
   0.04    1.84 ^ _21891_/ZN (OAI22_X1)
   0.02    1.85 v _21894_/ZN (AOI21_X1)
   0.00    1.85 v _24283_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24283_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24230_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21583_/Z (BUF_X4)
   0.03    1.86 ^ _21623_/ZN (AOI21_X2)
   0.00    1.86 ^ _24230_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24230_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24233_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21583_/Z (BUF_X4)
   0.03    1.86 ^ _21641_/ZN (AOI21_X2)
   0.00    1.86 ^ _24233_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24233_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24236_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21583_/Z (BUF_X4)
   0.03    1.86 ^ _21653_/ZN (AOI21_X2)
   0.00    1.86 ^ _24236_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24236_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24238_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21583_/Z (BUF_X4)
   0.03    1.86 ^ _21666_/ZN (AOI21_X2)
   0.00    1.86 ^ _24238_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24238_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24245_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21583_/Z (BUF_X4)
   0.03    1.86 ^ _21695_/ZN (AOI21_X2)
   0.00    1.86 ^ _24245_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24245_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24249_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.13    1.76 v _21559_/ZN (OR4_X4)
   0.04    1.80 v _21582_/ZN (AND2_X2)
   0.03    1.83 v _21583_/Z (BUF_X4)
   0.03    1.86 ^ _21713_/ZN (AOI21_X2)
   0.00    1.86 ^ _24249_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24249_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24193_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.05    1.83 ^ _21415_/ZN (AOI221_X1)
   0.02    1.85 v _21419_/ZN (AOI21_X1)
   0.00    1.85 v _24193_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24193_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24203_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.05    1.83 ^ _21465_/ZN (AOI221_X1)
   0.02    1.85 v _21470_/ZN (AOI21_X1)
   0.00    1.85 v _24203_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24203_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24205_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 v _21088_/ZN (OR2_X2)
   0.05    1.78 v _21089_/Z (BUF_X1)
   0.05    1.83 ^ _21475_/ZN (AOI221_X1)
   0.02    1.85 v _21478_/ZN (AOI21_X1)
   0.00    1.85 v _24205_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24205_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23641_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.02    1.85 v _19224_/ZN (AOI22_X1)
   0.00    1.85 v _23641_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23641_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24089_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.03    1.81 v _20435_/ZN (AOI21_X1)
   0.04    1.86 ^ _20438_/ZN (AOI22_X1)
   0.00    1.86 ^ _24089_/D (DFFS_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24089_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23763_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.03    1.76 v _21033_/ZN (NAND3_X1)
   0.05    1.81 ^ _21035_/ZN (NOR2_X1)
   0.05    1.85 ^ _21036_/Z (XOR2_X1)
   0.00    1.85 ^ _23763_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23763_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23644_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.07    1.75 ^ _18705_/Z (BUF_X1)
   0.08    1.83 ^ _18706_/Z (BUF_X1)
   0.02    1.85 v _19176_/ZN (AOI21_X1)
   0.00    1.85 v _23644_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23644_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24100_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.06    1.85 v _20478_/Z (MUX2_X1)
   0.00    1.85 v _24100_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24100_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24090_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.06    1.85 v _20439_/Z (MUX2_X1)
   0.00    1.85 v _24090_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24090_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24101_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.06    1.85 v _20484_/Z (MUX2_X1)
   0.00    1.85 v _24101_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24101_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24103_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.06    1.85 v _20490_/Z (MUX2_X1)
   0.00    1.85 v _24103_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24103_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24521_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.05    1.82 ^ _22464_/Z (BUF_X2)
   0.02    1.84 v _22740_/ZN (AOI21_X1)
   0.00    1.84 v _24521_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24521_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24313_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.02    1.83 v _22042_/ZN (AOI21_X1)
   0.00    1.83 v _24313_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24313_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24315_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.02    1.83 v _22052_/ZN (AOI21_X1)
   0.00    1.83 v _24315_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24315_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24326_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 ^ _21954_/Z (BUF_X2)
   0.02    1.83 v _22108_/ZN (AOI21_X1)
   0.00    1.83 v _24326_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24326_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23804_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.05    1.77 ^ _23052_/Z (BUF_X2)
   0.05    1.82 ^ _23053_/Z (BUF_X2)
   0.02    1.83 v _23070_/ZN (AOI21_X1)
   0.00    1.83 v _23804_/D (DFF_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23804_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23805_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.05    1.77 ^ _23052_/Z (BUF_X2)
   0.05    1.82 ^ _23053_/Z (BUF_X2)
   0.02    1.83 v _23075_/ZN (AOI21_X1)
   0.00    1.83 v _23805_/D (DFF_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23805_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23806_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.05    1.77 ^ _23052_/Z (BUF_X2)
   0.05    1.82 ^ _23053_/Z (BUF_X2)
   0.02    1.83 v _23080_/ZN (AOI21_X1)
   0.00    1.83 v _23806_/D (DFF_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23806_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23807_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.05    1.77 ^ _23052_/Z (BUF_X2)
   0.05    1.82 ^ _23053_/Z (BUF_X2)
   0.02    1.83 v _23085_/ZN (AOI21_X1)
   0.00    1.83 v _23807_/D (DFF_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23807_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23811_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.05    1.77 ^ _23052_/Z (BUF_X2)
   0.05    1.82 ^ _23053_/Z (BUF_X2)
   0.02    1.83 v _23103_/ZN (AOI21_X1)
   0.00    1.83 v _23811_/D (DFF_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23811_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23812_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23051_/ZN (AND2_X1)
   0.05    1.77 ^ _23052_/Z (BUF_X2)
   0.05    1.82 ^ _23053_/Z (BUF_X2)
   0.02    1.83 v _23108_/ZN (AOI21_X1)
   0.00    1.83 v _23812_/D (DFF_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23812_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24520_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.09    1.77 ^ _22452_/ZN (OAI21_X1)
   0.06    1.83 v _22732_/Z (MUX2_X1)
   0.00    1.83 v _24520_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24520_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24450_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22332_/ZN (NAND2_X1)
   0.03    1.82 v _22335_/ZN (OAI211_X1)
   0.00    1.82 v _24450_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24450_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24451_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22336_/ZN (NAND2_X1)
   0.03    1.82 v _22339_/ZN (OAI211_X1)
   0.00    1.82 v _24451_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24451_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24452_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22340_/ZN (NAND2_X1)
   0.03    1.82 v _22343_/ZN (OAI211_X1)
   0.00    1.82 v _24452_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24452_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24453_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22344_/ZN (NAND2_X1)
   0.03    1.82 v _22347_/ZN (OAI211_X1)
   0.00    1.82 v _24453_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24453_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24455_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22352_/ZN (NAND2_X1)
   0.03    1.82 v _22355_/ZN (OAI211_X1)
   0.00    1.82 v _24455_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24455_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24456_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22356_/ZN (NAND2_X1)
   0.03    1.82 v _22359_/ZN (OAI211_X1)
   0.00    1.82 v _24456_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24456_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24457_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22360_/ZN (NAND2_X1)
   0.03    1.82 v _22363_/ZN (OAI211_X1)
   0.00    1.82 v _24457_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24457_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24458_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22364_/ZN (NAND2_X1)
   0.03    1.82 v _22367_/ZN (OAI211_X1)
   0.00    1.82 v _24458_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24458_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24440_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22288_/ZN (NAND2_X1)
   0.03    1.82 v _22292_/ZN (OAI211_X1)
   0.00    1.82 v _24440_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24440_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24441_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22293_/ZN (NAND2_X1)
   0.03    1.82 v _22296_/ZN (OAI211_X1)
   0.00    1.82 v _24441_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24441_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24442_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22297_/ZN (NAND2_X1)
   0.03    1.82 v _22300_/ZN (OAI211_X1)
   0.00    1.82 v _24442_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24442_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24443_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22301_/ZN (NAND2_X1)
   0.03    1.82 v _22304_/ZN (OAI211_X1)
   0.00    1.82 v _24443_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24443_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24444_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22305_/ZN (NAND2_X1)
   0.03    1.82 v _22308_/ZN (OAI211_X1)
   0.00    1.82 v _24444_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24444_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24445_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22309_/ZN (NAND2_X1)
   0.03    1.82 v _22313_/ZN (OAI211_X1)
   0.00    1.82 v _24445_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24445_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24446_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22314_/ZN (NAND2_X1)
   0.03    1.82 v _22317_/ZN (OAI211_X1)
   0.00    1.82 v _24446_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24446_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24447_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22278_/Z (BUF_X1)
   0.02    1.80 ^ _22318_/ZN (NAND2_X1)
   0.03    1.82 v _22321_/ZN (OAI211_X1)
   0.00    1.82 v _24447_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24447_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24448_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22323_/ZN (NAND2_X1)
   0.03    1.82 v _22326_/ZN (OAI211_X1)
   0.00    1.82 v _24448_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24448_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24449_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22322_/Z (BUF_X1)
   0.02    1.80 ^ _22327_/ZN (NAND2_X1)
   0.03    1.82 v _22331_/ZN (OAI211_X1)
   0.00    1.82 v _24449_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24449_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24124_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.72 v _20545_/ZN (OR2_X2)
   0.04    1.76 v _20546_/Z (BUF_X2)
   0.04    1.79 ^ _20594_/ZN (NOR3_X1)
   0.02    1.81 v _20597_/ZN (AOI21_X1)
   0.02    1.83 ^ _20601_/ZN (OAI21_X1)
   0.00    1.83 ^ _24124_/D (DFFS_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24124_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24459_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.06    1.79 v _22246_/Z (BUF_X1)
   0.04    1.83 ^ _22371_/ZN (OAI211_X1)
   0.00    1.83 ^ _24459_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24459_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24327_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 v _22113_/Z (MUX2_X1)
   0.00    1.82 v _24327_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24327_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24328_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.12    1.76 ^ _21953_/ZN (OAI211_X1)
   0.06    1.82 v _22118_/Z (MUX2_X1)
   0.00    1.82 v _24328_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24328_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.03    1.76 v _21033_/ZN (NAND3_X1)
   0.06    1.82 v _21034_/Z (XOR2_X1)
   0.00    1.82 v _23762_/D (DFF_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23762_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24454_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22234_/Z (BUF_X1)
   0.03    1.81 ^ _22350_/ZN (AOI21_X1)
   0.02    1.82 v _22351_/ZN (NAND2_X1)
   0.00    1.82 v _24454_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24454_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24428_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.04    1.71 v _22233_/ZN (AOI21_X1)
   0.06    1.77 v _22234_/Z (BUF_X1)
   0.02    1.80 ^ _22235_/ZN (NAND2_X1)
   0.02    1.81 v _22236_/ZN (OAI21_X1)
   0.00    1.81 v _24428_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24428_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24573_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22817_/Z (MUX2_X1)
   0.00    1.81 v _24573_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24573_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24569_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22813_/Z (MUX2_X1)
   0.00    1.81 v _24569_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24569_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24572_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22816_/Z (MUX2_X1)
   0.00    1.81 v _24572_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24572_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24565_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22808_/Z (MUX2_X1)
   0.00    1.81 v _24565_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24565_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24567_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22811_/Z (MUX2_X1)
   0.00    1.81 v _24567_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24567_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24568_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22812_/Z (MUX2_X1)
   0.00    1.81 v _24568_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24568_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24570_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22814_/Z (MUX2_X1)
   0.00    1.81 v _24570_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24570_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24571_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.08    1.75 ^ _22797_/ZN (NOR2_X2)
   0.06    1.81 v _22815_/Z (MUX2_X1)
   0.00    1.81 v _24571_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24571_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24118_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.03    1.82 ^ _20537_/ZN (OR2_X1)
   0.00    1.82 ^ _24118_/D (DFFS_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24118_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24429_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _22239_/ZN (OR2_X1)
   0.05    1.79 ^ _22240_/ZN (NOR3_X1)
   0.02    1.81 v _22242_/ZN (AOI211_X1)
   0.00    1.81 v _24429_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24429_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24120_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.72 v _20545_/ZN (OR2_X2)
   0.04    1.76 v _20546_/Z (BUF_X2)
   0.05    1.80 v _20547_/Z (MUX2_X1)
   0.00    1.80 v _24120_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24120_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24121_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.72 v _20545_/ZN (OR2_X2)
   0.04    1.76 v _20546_/Z (BUF_X2)
   0.05    1.80 v _20552_/Z (MUX2_X1)
   0.00    1.80 v _24121_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24121_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24285_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.10    1.74 ^ _21905_/ZN (OAI211_X1)
   0.06    1.80 v _21906_/Z (MUX2_X1)
   0.00    1.80 v _24285_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24285_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24286_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.10    1.74 ^ _21905_/ZN (OAI211_X1)
   0.06    1.80 v _21914_/Z (MUX2_X1)
   0.00    1.80 v _24286_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24286_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24287_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.10    1.74 ^ _21905_/ZN (OAI211_X1)
   0.06    1.80 v _21920_/Z (MUX2_X1)
   0.00    1.80 v _24287_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24287_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24288_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.10    1.74 ^ _21905_/ZN (OAI211_X1)
   0.06    1.80 v _21926_/Z (MUX2_X1)
   0.00    1.80 v _24288_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24288_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24289_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.10    1.74 ^ _21905_/ZN (OAI211_X1)
   0.06    1.80 v _21932_/Z (MUX2_X1)
   0.00    1.80 v _24289_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24289_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24290_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.07    1.64 v _21565_/ZN (OR2_X2)
   0.10    1.74 ^ _21905_/ZN (OAI211_X1)
   0.06    1.80 v _21937_/Z (MUX2_X1)
   0.00    1.80 v _24290_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24290_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24117_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.01    1.79 v _20536_/ZN (NOR2_X1)
   0.00    1.79 v _24117_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24117_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24119_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.04    1.71 ^ _20428_/ZN (NOR2_X1)
   0.07    1.78 ^ _20431_/Z (BUF_X1)
   0.01    1.79 v _20539_/ZN (NOR2_X1)
   0.00    1.79 v _24119_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24119_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24019_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 ^ _20328_/ZN (NOR2_X1)
   0.06    1.79 v _20338_/Z (MUX2_X1)
   0.00    1.79 v _24019_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24019_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24017_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 ^ _20328_/ZN (NOR2_X1)
   0.06    1.79 v _20329_/Z (MUX2_X1)
   0.00    1.79 v _24017_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24017_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23761_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.02    1.75 v _21031_/ZN (NAND2_X1)
   0.04    1.79 v _21032_/ZN (XNOR2_X1)
   0.00    1.79 v _23761_/D (DFF_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23761_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23193_/ZN (OR2_X2)
   0.02    1.74 v _23605_/ZN (OAI21_X1)
   0.04    1.77 ^ _23606_/ZN (AOI21_X1)
   0.00    1.77 ^ _24644_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24644_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24645_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _18704_/ZN (NAND4_X4)
   0.04    1.72 ^ _23193_/ZN (OR2_X2)
   0.02    1.74 v _23603_/ZN (OAI21_X1)
   0.04    1.77 ^ _23604_/ZN (AOI21_X1)
   0.00    1.77 ^ _24645_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24645_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23760_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.05    1.78 ^ _21030_/Z (XOR2_X1)
   0.00    1.78 ^ _23760_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23760_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24151_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _21069_/ZN (OR2_X1)
   0.03    1.76 v _21070_/ZN (AND2_X1)
   0.00    1.76 v _24151_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24151_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24153_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _21069_/ZN (OR2_X1)
   0.03    1.76 v _21072_/ZN (AND2_X1)
   0.00    1.76 v _24153_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24153_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24154_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _21069_/ZN (OR2_X1)
   0.03    1.76 v _21073_/ZN (AND2_X1)
   0.00    1.76 v _24154_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24154_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24156_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.06    1.73 v _21069_/ZN (OR2_X1)
   0.03    1.76 v _21075_/ZN (AND2_X1)
   0.00    1.76 v _24156_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24156_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24646_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.02    1.59 v _14394_/ZN (INV_X1)
   0.05    1.63 ^ _14395_/ZN (AOI21_X4)
   0.03    1.66 v _18704_/ZN (NAND4_X4)
   0.06    1.72 v _23193_/ZN (OR2_X2)
   0.03    1.76 v _23607_/ZN (AND3_X1)
   0.00    1.76 v _24646_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24646_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24470_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22395_/Z (MUX2_X1)
   0.00    1.76 v _24470_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24470_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24471_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22397_/Z (MUX2_X1)
   0.00    1.76 v _24471_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24471_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24472_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22399_/Z (MUX2_X1)
   0.00    1.76 v _24472_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24472_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24473_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22401_/Z (MUX2_X1)
   0.00    1.76 v _24473_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24473_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24474_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22403_/Z (MUX2_X1)
   0.00    1.76 v _24474_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24474_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24475_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22405_/Z (MUX2_X1)
   0.00    1.76 v _24475_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24475_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24476_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22407_/Z (MUX2_X1)
   0.00    1.76 v _24476_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24476_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24477_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22409_/Z (MUX2_X1)
   0.00    1.76 v _24477_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24477_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24478_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22412_/Z (MUX2_X1)
   0.00    1.76 v _24478_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24478_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24479_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22394_/Z (BUF_X1)
   0.06    1.76 v _22414_/Z (MUX2_X1)
   0.00    1.76 v _24479_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24479_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24480_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22417_/Z (MUX2_X1)
   0.00    1.76 v _24480_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24480_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24481_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22419_/Z (MUX2_X1)
   0.00    1.76 v _24481_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24481_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24482_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22421_/Z (MUX2_X1)
   0.00    1.76 v _24482_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24482_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24483_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22423_/Z (MUX2_X1)
   0.00    1.76 v _24483_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24483_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24484_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22425_/Z (MUX2_X1)
   0.00    1.76 v _24484_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24484_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24485_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22427_/Z (MUX2_X1)
   0.00    1.76 v _24485_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24485_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24486_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22430_/Z (MUX2_X1)
   0.00    1.76 v _24486_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24486_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24487_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22432_/Z (MUX2_X1)
   0.00    1.76 v _24487_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24487_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24488_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22434_/Z (MUX2_X1)
   0.00    1.76 v _24488_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24488_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24489_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22416_/Z (BUF_X1)
   0.06    1.76 v _22436_/Z (MUX2_X1)
   0.00    1.76 v _24489_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24489_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24010_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.65 v _14420_/ZN (AOI211_X1)
   0.07    1.72 ^ _14425_/ZN (AOI211_X1)
   0.02    1.75 v _14426_/ZN (NAND3_X1)
   0.00    1.75 v _24010_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24010_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24468_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.06    1.75 v _22390_/Z (MUX2_X1)
   0.00    1.75 v _24468_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24468_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24469_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.06    1.75 v _22392_/Z (MUX2_X1)
   0.00    1.75 v _24469_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24469_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23934_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.06    1.71 v _23545_/ZN (OR2_X1)
   0.04    1.75 ^ _23548_/ZN (AOI21_X1)
   0.00    1.75 ^ _23934_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23934_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24374_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22171_/Z (MUX2_X1)
   0.00    1.75 v _24374_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24374_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24406_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22209_/Z (MUX2_X1)
   0.00    1.75 v _24406_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24406_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24378_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22175_/Z (MUX2_X1)
   0.00    1.75 v _24378_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24378_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24410_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22213_/Z (MUX2_X1)
   0.00    1.75 v _24410_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24410_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24373_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22170_/Z (MUX2_X1)
   0.00    1.75 v _24373_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24373_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24405_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22208_/Z (MUX2_X1)
   0.00    1.75 v _24405_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24405_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24376_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22173_/Z (MUX2_X1)
   0.00    1.75 v _24376_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24376_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24408_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22211_/Z (MUX2_X1)
   0.00    1.75 v _24408_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24408_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24372_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22169_/Z (MUX2_X1)
   0.00    1.75 v _24372_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24372_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24380_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22177_/Z (MUX2_X1)
   0.00    1.75 v _24380_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24380_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24382_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22180_/Z (MUX2_X1)
   0.00    1.75 v _24382_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24382_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24404_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22207_/Z (MUX2_X1)
   0.00    1.75 v _24404_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24404_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24412_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22215_/Z (MUX2_X1)
   0.00    1.75 v _24412_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24412_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24414_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22218_/Z (MUX2_X1)
   0.00    1.75 v _24414_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24414_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24375_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22172_/Z (MUX2_X1)
   0.00    1.75 v _24375_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24375_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24377_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22174_/Z (MUX2_X1)
   0.00    1.75 v _24377_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24377_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24379_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22176_/Z (MUX2_X1)
   0.00    1.75 v _24379_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24379_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24381_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22168_/Z (BUF_X1)
   0.05    1.75 v _22178_/Z (MUX2_X1)
   0.00    1.75 v _24381_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24381_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24383_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22181_/Z (MUX2_X1)
   0.00    1.75 v _24383_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24383_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24384_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22182_/Z (MUX2_X1)
   0.00    1.75 v _24384_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24384_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24385_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22183_/Z (MUX2_X1)
   0.00    1.75 v _24385_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24385_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24386_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22184_/Z (MUX2_X1)
   0.00    1.75 v _24386_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24386_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24387_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22185_/Z (MUX2_X1)
   0.00    1.75 v _24387_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24387_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24388_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22186_/Z (MUX2_X1)
   0.00    1.75 v _24388_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24388_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24389_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22187_/Z (MUX2_X1)
   0.00    1.75 v _24389_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24389_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24391_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22190_/Z (MUX2_X1)
   0.00    1.75 v _24391_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24391_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24392_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22179_/Z (BUF_X1)
   0.05    1.75 v _22191_/Z (MUX2_X1)
   0.00    1.75 v _24392_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24392_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24407_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22210_/Z (MUX2_X1)
   0.00    1.75 v _24407_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24407_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24409_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22212_/Z (MUX2_X1)
   0.00    1.75 v _24409_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24409_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24411_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22214_/Z (MUX2_X1)
   0.00    1.75 v _24411_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24411_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24413_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22206_/Z (BUF_X1)
   0.05    1.75 v _22216_/Z (MUX2_X1)
   0.00    1.75 v _24413_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24413_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24415_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22219_/Z (MUX2_X1)
   0.00    1.75 v _24415_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24415_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24416_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22220_/Z (MUX2_X1)
   0.00    1.75 v _24416_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24416_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24417_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22221_/Z (MUX2_X1)
   0.00    1.75 v _24417_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24417_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24418_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22222_/Z (MUX2_X1)
   0.00    1.75 v _24418_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24418_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24419_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22223_/Z (MUX2_X1)
   0.00    1.75 v _24419_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24419_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24420_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22224_/Z (MUX2_X1)
   0.00    1.75 v _24420_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24420_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24421_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22225_/Z (MUX2_X1)
   0.00    1.75 v _24421_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24421_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24423_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22228_/Z (MUX2_X1)
   0.00    1.75 v _24423_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24423_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24424_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22217_/Z (BUF_X1)
   0.05    1.75 v _22229_/Z (MUX2_X1)
   0.00    1.75 v _24424_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24424_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24369_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22165_/Z (MUX2_X1)
   0.00    1.74 v _24369_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24369_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24401_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22203_/Z (MUX2_X1)
   0.00    1.74 v _24401_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24401_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24367_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22163_/Z (MUX2_X1)
   0.00    1.74 v _24367_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24367_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24399_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22201_/Z (MUX2_X1)
   0.00    1.74 v _24399_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24399_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24366_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22162_/Z (MUX2_X1)
   0.00    1.74 v _24366_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24366_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24368_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22164_/Z (MUX2_X1)
   0.00    1.74 v _24368_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24368_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24370_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22166_/Z (MUX2_X1)
   0.00    1.74 v _24370_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24370_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24371_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22167_/Z (MUX2_X1)
   0.00    1.74 v _24371_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24371_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24398_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22200_/Z (MUX2_X1)
   0.00    1.74 v _24398_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24398_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24400_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22202_/Z (MUX2_X1)
   0.00    1.74 v _24400_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24400_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24402_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22204_/Z (MUX2_X1)
   0.00    1.74 v _24402_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24402_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24403_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22205_/Z (MUX2_X1)
   0.00    1.74 v _24403_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24403_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24364_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22160_/Z (MUX2_X1)
   0.00    1.74 v _24364_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24364_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24365_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.05    1.74 v _22161_/Z (MUX2_X1)
   0.00    1.74 v _24365_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24365_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24396_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22198_/Z (MUX2_X1)
   0.00    1.74 v _24396_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24396_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24397_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.05    1.74 v _22199_/Z (MUX2_X1)
   0.00    1.74 v _24397_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24397_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24018_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.08    1.60 ^ _20325_/ZN (AND4_X2)
   0.04    1.63 v _20326_/ZN (NAND4_X4)
   0.04    1.68 v _20327_/Z (BUF_X4)
   0.05    1.73 ^ _20328_/ZN (NOR2_X1)
   0.01    1.74 v _20330_/ZN (NOR2_X1)
   0.00    1.74 v _24018_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24018_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24390_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.06    1.69 v _22159_/Z (BUF_X1)
   0.03    1.72 ^ _22188_/ZN (NAND2_X1)
   0.02    1.73 v _22189_/ZN (OAI21_X1)
   0.00    1.73 v _24390_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24390_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24422_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.06    1.69 v _22197_/Z (BUF_X1)
   0.03    1.72 ^ _22226_/ZN (NAND2_X1)
   0.02    1.73 v _22227_/ZN (OAI21_X1)
   0.00    1.73 v _24422_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24422_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23759_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.07    1.73 ^ _21027_/ZN (AND3_X1)
   0.01    1.74 v _21029_/ZN (NOR2_X1)
   0.00    1.74 v _23759_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23759_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24534_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22773_/Z (MUX2_X1)
   0.00    1.72 v _24534_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24534_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24538_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22777_/Z (MUX2_X1)
   0.00    1.72 v _24538_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24538_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24533_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22772_/Z (MUX2_X1)
   0.00    1.72 v _24533_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24533_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24536_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22775_/Z (MUX2_X1)
   0.00    1.72 v _24536_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24536_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24532_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22771_/Z (MUX2_X1)
   0.00    1.72 v _24532_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24532_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24540_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22779_/Z (MUX2_X1)
   0.00    1.72 v _24540_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24540_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24542_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22782_/Z (MUX2_X1)
   0.00    1.72 v _24542_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24542_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24535_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22774_/Z (MUX2_X1)
   0.00    1.72 v _24535_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24535_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22776_/Z (MUX2_X1)
   0.00    1.72 v _24537_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24537_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22778_/Z (MUX2_X1)
   0.00    1.72 v _24539_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24539_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24541_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22770_/Z (BUF_X1)
   0.05    1.71 v _22780_/Z (MUX2_X1)
   0.00    1.72 v _24541_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24541_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24543_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22783_/Z (MUX2_X1)
   0.00    1.72 v _24543_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24543_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24544_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22784_/Z (MUX2_X1)
   0.00    1.72 v _24544_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24544_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24545_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22785_/Z (MUX2_X1)
   0.00    1.72 v _24545_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24545_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24546_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22786_/Z (MUX2_X1)
   0.00    1.72 v _24546_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24546_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24547_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22787_/Z (MUX2_X1)
   0.00    1.72 v _24547_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24547_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24548_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22788_/Z (MUX2_X1)
   0.00    1.72 v _24548_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24548_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24549_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22789_/Z (MUX2_X1)
   0.00    1.72 v _24549_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24549_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24551_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22792_/Z (MUX2_X1)
   0.00    1.72 v _24551_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24551_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24552_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22781_/Z (BUF_X1)
   0.05    1.71 v _22793_/Z (MUX2_X1)
   0.00    1.72 v _24552_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24552_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24529_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22767_/Z (MUX2_X1)
   0.00    1.71 v _24529_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24529_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22765_/Z (MUX2_X1)
   0.00    1.71 v _24527_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24527_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24526_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22764_/Z (MUX2_X1)
   0.00    1.71 v _24526_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24526_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24528_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22766_/Z (MUX2_X1)
   0.00    1.71 v _24528_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24528_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24530_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22768_/Z (MUX2_X1)
   0.00    1.71 v _24530_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24530_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24531_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22769_/Z (MUX2_X1)
   0.00    1.71 v _24531_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24531_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24524_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22762_/Z (MUX2_X1)
   0.00    1.71 v _24524_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24524_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24525_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.05    1.71 v _22763_/Z (MUX2_X1)
   0.00    1.71 v _24525_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24525_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24005_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.02    1.66 v _14395_/ZN (AOI21_X4)
   0.02    1.68 ^ _14403_/ZN (NAND3_X1)
   0.02    1.70 v _14405_/ZN (NAND2_X1)
   0.02    1.72 ^ _14409_/ZN (OAI211_X1)
   0.00    1.72 ^ _24005_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24005_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24460_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.03    1.72 ^ _22376_/ZN (OR2_X1)
   0.00    1.72 ^ _24460_/D (DFFS_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24460_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24550_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.06    1.66 v _22761_/Z (BUF_X1)
   0.03    1.69 ^ _22790_/ZN (NAND2_X1)
   0.02    1.70 v _22791_/ZN (OAI21_X1)
   0.00    1.70 v _24550_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24550_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23758_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.06    1.66 ^ _21025_/ZN (AND3_X1)
   0.05    1.71 ^ _21026_/Z (XOR2_X1)
   0.00    1.71 ^ _23758_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23758_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24461_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.01    1.70 v _22378_/ZN (NOR2_X1)
   0.00    1.70 v _24461_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24461_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24462_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.01    1.70 v _22380_/ZN (NOR2_X1)
   0.00    1.70 v _24462_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24462_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24463_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.01    1.70 v _22382_/ZN (NOR2_X1)
   0.00    1.70 v _24463_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24463_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24464_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.01    1.70 v _22383_/ZN (NOR2_X1)
   0.00    1.70 v _24464_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24464_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24465_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.01    1.70 v _22384_/ZN (NOR2_X1)
   0.00    1.70 v _24465_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24465_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24466_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.01    1.70 v _22385_/ZN (NOR2_X1)
   0.00    1.70 v _24466_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24466_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24467_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.08    1.69 ^ _22375_/Z (BUF_X1)
   0.01    1.70 v _22387_/ZN (NOR2_X1)
   0.00    1.70 v _24467_/D (DFFR_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24467_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24152_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.02    1.69 v _21071_/ZN (AOI21_X1)
   0.00    1.69 v _24152_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24152_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24155_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.10    1.67 ^ _20580_/ZN (NOR2_X1)
   0.02    1.69 v _21074_/ZN (AOI21_X1)
   0.00    1.69 v _24155_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24155_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24393_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.05    1.68 v _22192_/Z (MUX2_X1)
   0.00    1.68 v _24393_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24393_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24395_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.05    1.68 v _22194_/Z (MUX2_X1)
   0.00    1.68 v _24395_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24395_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24425_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.05    1.68 v _22230_/Z (MUX2_X1)
   0.00    1.68 v _24425_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24425_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24427_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.05    1.68 v _22232_/Z (MUX2_X1)
   0.00    1.68 v _24427_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24427_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24394_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22157_/ZN (OR2_X1)
   0.04    1.63 v _22158_/Z (BUF_X1)
   0.05    1.68 v _22193_/Z (MUX2_X1)
   0.00    1.68 v _24394_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24394_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24426_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.05    1.59 v _22195_/ZN (OR2_X1)
   0.04    1.63 v _22196_/Z (BUF_X1)
   0.05    1.68 v _22231_/Z (MUX2_X1)
   0.00    1.68 v _24426_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24426_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24490_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.06    1.67 v _22438_/Z (MUX2_X1)
   0.00    1.67 v _24490_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24490_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24491_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.07    1.61 ^ _22374_/ZN (OAI21_X1)
   0.06    1.67 v _22440_/Z (MUX2_X1)
   0.00    1.67 v _24491_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24491_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24039_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20409_/Z (MUX2_X1)
   0.00    1.67 v _24039_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24039_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24040_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20410_/Z (MUX2_X1)
   0.00    1.67 v _24040_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24040_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24041_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20411_/Z (MUX2_X1)
   0.00    1.67 v _24041_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24041_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24042_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20412_/Z (MUX2_X1)
   0.00    1.67 v _24042_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24042_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24043_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20413_/Z (MUX2_X1)
   0.00    1.67 v _24043_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24043_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24044_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20414_/Z (MUX2_X1)
   0.00    1.67 v _24044_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24044_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24045_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20415_/Z (MUX2_X1)
   0.00    1.67 v _24045_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24045_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24046_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20416_/Z (MUX2_X1)
   0.00    1.67 v _24046_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24046_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24048_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20419_/Z (MUX2_X1)
   0.00    1.67 v _24048_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24048_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24049_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.09    1.60 v _20408_/Z (CLKBUF_X1)
   0.07    1.67 v _20420_/Z (MUX2_X1)
   0.00    1.67 v _24049_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24049_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24004_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.04    1.61 ^ _14311_/ZN (AND2_X1)
   0.02    1.63 v _14312_/ZN (AOI21_X1)
   0.04    1.67 ^ _14313_/ZN (OAI22_X1)
   0.00    1.67 ^ _24004_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24004_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23757_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.02    1.62 v _21023_/ZN (NAND2_X1)
   0.04    1.66 v _21024_/ZN (XNOR2_X1)
   0.00    1.66 v _23757_/D (DFF_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23757_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24007_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.06    1.57 v _14333_/ZN (NAND4_X2)
   0.06    1.63 ^ _14334_/ZN (OAI21_X2)
   0.04    1.67 ^ _14335_/ZN (AND2_X1)
   0.00    1.67 ^ _24007_/D (DFFR_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24007_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24012_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.15    1.51 ^ _14257_/ZN (AOI211_X1)
   0.05    1.57 ^ _14306_/ZN (AND2_X1)
   0.04    1.61 ^ _14311_/ZN (AND2_X1)
   0.02    1.63 v _14375_/ZN (AOI21_X1)
   0.03    1.66 ^ _14376_/ZN (OAI21_X1)
   0.00    1.66 ^ _24012_/D (DFFR_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24012_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24553_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.05    1.65 v _22794_/Z (MUX2_X1)
   0.00    1.65 v _24553_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24553_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24555_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.05    1.65 v _22796_/Z (MUX2_X1)
   0.00    1.65 v _24555_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24555_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24554_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.36 v _14251_/ZN (AOI22_X1)
   0.03    1.39 ^ _14339_/ZN (NOR2_X1)
   0.03    1.42 v _14340_/ZN (NAND4_X1)
   0.08    1.51 ^ _14341_/ZN (AOI211_X1)
   0.03    1.54 v _21240_/ZN (NAND2_X1)
   0.02    1.56 ^ _21241_/ZN (INV_X1)
   0.03    1.60 v _22760_/ZN (NAND2_X1)
   0.05    1.65 v _22795_/Z (MUX2_X1)
   0.00    1.65 v _24554_/D (DFFR_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24554_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.31   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23756_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.05    1.60 ^ _21021_/ZN (AND2_X1)
   0.05    1.65 ^ _21022_/Z (XOR2_X1)
   0.00    1.65 ^ _23756_/D (DFF_X1)
           1.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23756_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.65   data arrival time
---------------------------------------------------------
           2.32   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24028_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20396_/Z (MUX2_X1)
   0.00    1.62 v _24028_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24028_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24029_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20397_/Z (MUX2_X1)
   0.00    1.62 v _24029_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24029_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24030_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20398_/Z (MUX2_X1)
   0.00    1.62 v _24030_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24030_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24032_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20401_/Z (MUX2_X1)
   0.00    1.62 v _24032_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24032_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24033_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20402_/Z (MUX2_X1)
   0.00    1.62 v _24033_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24033_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24034_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20403_/Z (MUX2_X1)
   0.00    1.62 v _24034_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24034_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24035_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20404_/Z (MUX2_X1)
   0.00    1.62 v _24035_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24035_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24036_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20405_/Z (MUX2_X1)
   0.00    1.62 v _24036_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24036_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24037_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20406_/Z (MUX2_X1)
   0.00    1.62 v _24037_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24037_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24038_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20395_/Z (BUF_X1)
   0.05    1.62 v _20407_/Z (MUX2_X1)
   0.00    1.62 v _24038_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24038_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24025_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20392_/Z (MUX2_X1)
   0.00    1.62 v _24025_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24025_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24027_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20394_/Z (MUX2_X1)
   0.00    1.62 v _24027_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24027_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24026_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20393_/Z (MUX2_X1)
   0.00    1.62 v _24026_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24026_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24022_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20389_/Z (MUX2_X1)
   0.00    1.62 v _24022_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24022_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24020_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20387_/Z (MUX2_X1)
   0.00    1.62 v _24020_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24020_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24021_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20388_/Z (MUX2_X1)
   0.00    1.62 v _24021_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24021_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24023_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20390_/Z (MUX2_X1)
   0.00    1.62 v _24023_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24023_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24024_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.05    1.62 v _20391_/Z (MUX2_X1)
   0.00    1.62 v _24024_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24024_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23925_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.03    1.56 v _17703_/ZN (OAI21_X1)
   0.04    1.60 ^ _17704_/ZN (AOI21_X1)
   0.02    1.62 v _17823_/ZN (OAI21_X1)
   0.00    1.62 v _23925_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23925_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23931_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.03    1.56 v _18399_/ZN (OAI21_X1)
   0.04    1.60 ^ _18400_/ZN (AOI21_X1)
   0.02    1.62 v _18498_/ZN (OAI21_X1)
   0.00    1.62 v _23931_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23931_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23927_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.03    1.56 v _17950_/ZN (OAI21_X1)
   0.04    1.60 ^ _17951_/ZN (AOI21_X1)
   0.02    1.62 v _18062_/ZN (OAI21_X1)
   0.00    1.62 v _23927_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23927_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23920_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.03    1.57 v _17045_/ZN (OAI211_X1)
   0.02    1.60 ^ _17173_/ZN (NAND3_X1)
   0.02    1.61 v _17175_/ZN (OAI21_X1)
   0.00    1.61 v _23920_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23920_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23917_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.05    1.37 v _14480_/ZN (NAND4_X1)
   0.06    1.44 v _14481_/Z (BUF_X1)
   0.06    1.49 ^ _14927_/ZN (NAND2_X1)
   0.08    1.57 ^ _15597_/Z (BUF_X1)
   0.03    1.60 v _16748_/ZN (NAND3_X1)
   0.02    1.62 ^ _16750_/ZN (OAI21_X1)
   0.00    1.62 ^ _23917_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23917_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23918_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.05    1.37 v _14480_/ZN (NAND4_X1)
   0.06    1.44 v _14481_/Z (BUF_X1)
   0.06    1.49 ^ _14927_/ZN (NAND2_X1)
   0.08    1.57 ^ _15597_/Z (BUF_X1)
   0.03    1.60 v _16896_/ZN (NAND3_X1)
   0.02    1.62 ^ _16898_/ZN (OAI21_X1)
   0.00    1.62 ^ _23918_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23918_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23926_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.03    1.57 v _17942_/ZN (NAND3_X1)
   0.03    1.59 ^ _17943_/ZN (NAND3_X1)
   0.02    1.61 v _17945_/ZN (OAI21_X1)
   0.00    1.61 v _23926_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23926_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23928_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.03    1.57 v _18174_/ZN (NAND3_X1)
   0.03    1.59 ^ _18175_/ZN (NAND3_X1)
   0.02    1.61 v _18177_/ZN (OAI21_X1)
   0.00    1.61 v _23928_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23928_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23921_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.03    1.57 v _17180_/ZN (NAND3_X1)
   0.02    1.59 ^ _17310_/ZN (NAND3_X1)
   0.02    1.61 v _17312_/ZN (OAI21_X1)
   0.00    1.61 v _23921_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23921_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23932_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.10    1.54 ^ _16597_/Z (CLKBUF_X1)
   0.02    1.56 v _18503_/ZN (AOI21_X1)
   0.03    1.59 ^ _18504_/ZN (NOR2_X1)
   0.02    1.61 v _18646_/ZN (OAI21_X1)
   0.00    1.61 v _23932_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23932_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23905_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.04    1.60 ^ _15286_/ZN (AOI22_X1)
   0.01    1.61 v _15287_/ZN (INV_X1)
   0.00    1.61 v _23905_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23905_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23906_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.04    1.60 ^ _15382_/ZN (AOI22_X1)
   0.01    1.61 v _15383_/ZN (INV_X1)
   0.00    1.61 v _23906_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23906_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23910_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.04    1.60 ^ _15814_/ZN (AOI22_X1)
   0.01    1.61 v _15815_/ZN (INV_X1)
   0.00    1.61 v _23910_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23910_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23912_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.04    1.60 ^ _16058_/ZN (AOI22_X1)
   0.01    1.61 v _16059_/ZN (INV_X1)
   0.00    1.61 v _23912_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23912_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23901_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _14476_/Z (BUF_X1)
   0.04    1.60 ^ _14797_/ZN (AOI22_X1)
   0.01    1.61 v _14798_/ZN (INV_X1)
   0.00    1.61 v _23901_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23901_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23909_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.05    1.37 v _14480_/ZN (NAND4_X1)
   0.06    1.44 v _14481_/Z (BUF_X1)
   0.06    1.49 ^ _14927_/ZN (NAND2_X1)
   0.08    1.57 ^ _15597_/Z (BUF_X1)
   0.03    1.60 v _15705_/ZN (OAI22_X1)
   0.00    1.60 v _23909_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23909_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23876_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23336_/Z (MUX2_X1)
   0.00    1.60 v _23876_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23876_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23877_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23337_/Z (MUX2_X1)
   0.00    1.60 v _23877_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23877_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23878_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23338_/Z (MUX2_X1)
   0.00    1.60 v _23878_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23878_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23879_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23339_/Z (MUX2_X1)
   0.00    1.60 v _23879_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23879_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23880_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23340_/Z (MUX2_X1)
   0.00    1.60 v _23880_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23880_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23881_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23341_/Z (MUX2_X1)
   0.00    1.60 v _23881_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23881_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23882_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23342_/Z (MUX2_X1)
   0.00    1.60 v _23882_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23882_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23883_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23343_/Z (MUX2_X1)
   0.00    1.60 v _23883_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23883_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23884_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23344_/Z (MUX2_X1)
   0.00    1.60 v _23884_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23884_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23885_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23335_/Z (BUF_X1)
   0.06    1.60 v _23345_/Z (MUX2_X1)
   0.00    1.60 v _23885_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23885_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23886_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23347_/Z (MUX2_X1)
   0.00    1.60 v _23886_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23886_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23887_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23348_/Z (MUX2_X1)
   0.00    1.60 v _23887_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23887_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23888_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23349_/Z (MUX2_X1)
   0.00    1.60 v _23888_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23888_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23889_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23350_/Z (MUX2_X1)
   0.00    1.60 v _23889_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23889_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23890_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23351_/Z (MUX2_X1)
   0.00    1.60 v _23890_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23890_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23891_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23352_/Z (MUX2_X1)
   0.00    1.60 v _23891_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23891_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23892_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23353_/Z (MUX2_X1)
   0.00    1.60 v _23892_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23892_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23893_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23354_/Z (MUX2_X1)
   0.00    1.60 v _23893_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23893_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23894_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23355_/Z (MUX2_X1)
   0.00    1.60 v _23894_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23894_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23895_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23346_/Z (BUF_X1)
   0.06    1.60 v _23356_/Z (MUX2_X1)
   0.00    1.60 v _23895_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23895_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23911_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.02    1.58 ^ _15816_/ZN (NAND2_X1)
   0.02    1.60 v _15940_/ZN (OAI21_X1)
   0.00    1.60 v _23911_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23911_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23913_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.02    1.58 ^ _16060_/ZN (NAND2_X1)
   0.02    1.60 v _16189_/ZN (OAI21_X1)
   0.00    1.60 v _23913_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23913_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23914_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.02    1.58 ^ _16190_/ZN (NAND2_X1)
   0.02    1.60 v _16319_/ZN (OAI21_X1)
   0.00    1.60 v _23914_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23914_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23915_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.02    1.58 ^ _16320_/ZN (NAND2_X1)
   0.02    1.60 v _16447_/ZN (OAI21_X1)
   0.00    1.60 v _23915_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23915_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23867_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23326_/Z (MUX2_X1)
   0.00    1.60 v _23867_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23867_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23868_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23327_/Z (MUX2_X1)
   0.00    1.60 v _23868_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23868_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23869_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23328_/Z (MUX2_X1)
   0.00    1.60 v _23869_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23869_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23870_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23329_/Z (MUX2_X1)
   0.00    1.60 v _23870_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23870_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23871_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23330_/Z (MUX2_X1)
   0.00    1.60 v _23871_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23871_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23872_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23331_/Z (MUX2_X1)
   0.00    1.60 v _23872_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23872_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23873_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23332_/Z (MUX2_X1)
   0.00    1.60 v _23873_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23873_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23874_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23333_/Z (MUX2_X1)
   0.00    1.60 v _23874_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23874_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23875_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.06    1.60 v _23334_/Z (MUX2_X1)
   0.00    1.60 v _23875_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23875_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23922_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.02    1.58 ^ _17313_/ZN (NAND2_X1)
   0.02    1.60 v _17446_/ZN (OAI21_X1)
   0.00    1.60 v _23922_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23922_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23923_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15130_/Z (BUF_X1)
   0.02    1.58 ^ _17447_/ZN (NAND2_X1)
   0.02    1.60 v _17571_/ZN (OAI21_X1)
   0.00    1.60 v _23923_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23923_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23907_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15477_/Z (BUF_X1)
   0.03    1.59 ^ _15478_/ZN (AOI21_X1)
   0.01    1.60 v _15479_/ZN (INV_X1)
   0.00    1.60 v _23907_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23907_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23908_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15477_/Z (BUF_X1)
   0.03    1.59 ^ _15594_/ZN (AOI21_X1)
   0.01    1.60 v _15595_/ZN (INV_X1)
   0.00    1.60 v _23908_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23908_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23919_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.06    1.56 v _15477_/Z (BUF_X1)
   0.03    1.59 ^ _17040_/ZN (AOI21_X1)
   0.01    1.60 v _17041_/ZN (INV_X1)
   0.00    1.60 v _23919_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23919_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24047_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.03    1.60 ^ _20418_/ZN (AOI21_X1)
   0.00    1.60 ^ _24047_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24047_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24031_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.06    1.57 v _20386_/Z (BUF_X1)
   0.03    1.60 ^ _20400_/ZN (AOI21_X1)
   0.00    1.60 ^ _24031_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24031_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23755_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.06    1.56 ^ _21019_/ZN (AND3_X1)
   0.04    1.60 ^ _21020_/ZN (XNOR2_X1)
   0.00    1.60 ^ _23755_/D (DFF_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23755_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23916_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.05    1.37 v _14480_/ZN (NAND4_X1)
   0.06    1.44 v _14481_/Z (BUF_X1)
   0.06    1.49 ^ _14927_/ZN (NAND2_X1)
   0.08    1.57 ^ _15597_/Z (BUF_X1)
   0.02    1.59 v _16594_/ZN (OAI21_X1)
   0.00    1.59 v _23916_/D (DFFR_X1)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23916_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.59   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23754_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.02    1.52 v _21016_/ZN (NAND2_X1)
   0.04    1.56 v _21017_/ZN (XNOR2_X1)
   0.00    1.56 v _23754_/D (DFF_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23754_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23924_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.02    1.23 ^ _16584_/ZN (NAND2_X1)
   0.01    1.24 v _16585_/ZN (NOR2_X1)
   0.05    1.30 ^ _16586_/ZN (AOI21_X1)
   0.02    1.32 v _16588_/ZN (NAND2_X1)
   0.04    1.36 v _16595_/ZN (AND3_X1)
   0.09    1.44 ^ _16596_/ZN (OAI21_X1)
   0.05    1.49 ^ _17695_/ZN (AND2_X1)
   0.01    1.50 v _17696_/ZN (AOI21_X1)
   0.06    1.56 v _17697_/Z (MUX2_X1)
   0.00    1.56 v _23924_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23924_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23904_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.05    1.55 ^ _15128_/ZN (AOI221_X1)
   0.01    1.56 v _15129_/ZN (INV_X1)
   0.00    1.56 v _23904_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23904_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23866_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.09    1.54 ^ _23325_/Z (BUF_X1)
   0.02    1.56 v _23361_/ZN (AOI21_X1)
   0.00    1.56 v _23866_/D (DFF_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23866_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24050_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.05    1.56 v _20421_/Z (MUX2_X1)
   0.00    1.56 v _24050_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24050_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24051_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20379_/ZN (AOI21_X1)
   0.05    1.48 ^ _20384_/ZN (AOI21_X1)
   0.03    1.51 v _20385_/ZN (NOR2_X1)
   0.05    1.56 v _20422_/Z (MUX2_X1)
   0.00    1.56 v _24051_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24051_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23902_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.05    1.37 v _14480_/ZN (NAND4_X1)
   0.06    1.44 v _14481_/Z (BUF_X1)
   0.06    1.49 ^ _14927_/ZN (NAND2_X1)
   0.06    1.55 v _14928_/Z (MUX2_X1)
   0.00    1.55 v _23902_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23902_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23753_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.50 ^ _21014_/ZN (NOR2_X1)
   0.05    1.55 ^ _21015_/Z (XOR2_X1)
   0.00    1.55 ^ _23753_/D (DFF_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23753_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24054_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20345_/Z (MUX2_X1)
   0.00    1.55 v _24054_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24054_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24055_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20346_/Z (MUX2_X1)
   0.00    1.55 v _24055_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24055_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24056_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20347_/Z (MUX2_X1)
   0.00    1.55 v _24056_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24056_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24057_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20348_/Z (MUX2_X1)
   0.00    1.55 v _24057_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24057_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24058_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20349_/Z (MUX2_X1)
   0.00    1.55 v _24058_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24058_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24059_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20350_/Z (MUX2_X1)
   0.00    1.55 v _24059_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24059_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24060_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20351_/Z (MUX2_X1)
   0.00    1.55 v _24060_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24060_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24061_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20352_/Z (MUX2_X1)
   0.00    1.55 v _24061_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24061_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24062_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20353_/Z (MUX2_X1)
   0.00    1.55 v _24062_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24062_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24063_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20344_/Z (BUF_X1)
   0.06    1.55 v _20354_/Z (MUX2_X1)
   0.00    1.55 v _24063_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24063_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24064_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20356_/Z (MUX2_X1)
   0.00    1.55 v _24064_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24064_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24065_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20357_/Z (MUX2_X1)
   0.00    1.55 v _24065_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24065_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24066_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20358_/Z (MUX2_X1)
   0.00    1.55 v _24066_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24066_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24067_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20359_/Z (MUX2_X1)
   0.00    1.55 v _24067_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24067_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24068_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20360_/Z (MUX2_X1)
   0.00    1.55 v _24068_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24068_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24069_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20361_/Z (MUX2_X1)
   0.00    1.55 v _24069_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24069_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24070_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20362_/Z (MUX2_X1)
   0.00    1.55 v _24070_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24070_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24071_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20363_/Z (MUX2_X1)
   0.00    1.55 v _24071_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24071_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24072_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20364_/Z (MUX2_X1)
   0.00    1.55 v _24072_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24072_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24073_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.09    1.48 ^ _20355_/Z (BUF_X1)
   0.06    1.55 v _20365_/Z (MUX2_X1)
   0.00    1.55 v _24073_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24073_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23929_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.02    1.52 ^ _18178_/ZN (NAND2_X1)
   0.02    1.54 v _18274_/ZN (OAI21_X1)
   0.00    1.54 v _23929_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23929_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23930_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.11    1.43 ^ _14473_/ZN (AND4_X1)
   0.02    1.45 v _14474_/ZN (NOR2_X1)
   0.05    1.50 v _14475_/Z (BUF_X1)
   0.02    1.52 ^ _18275_/ZN (NAND2_X1)
   0.02    1.54 v _18394_/ZN (OAI21_X1)
   0.00    1.54 v _23930_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23930_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23903_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.05    1.37 v _14480_/ZN (NAND4_X1)
   0.06    1.44 v _14481_/Z (BUF_X1)
   0.05    1.48 ^ _15018_/ZN (AOI21_X1)
   0.02    1.51 v _15019_/ZN (AOI22_X1)
   0.03    1.54 ^ _15020_/ZN (AOI21_X1)
   0.00    1.54 ^ _23903_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23903_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23896_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.06    1.51 v _23357_/Z (MUX2_X1)
   0.00    1.51 v _23896_/D (DFF_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23896_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23897_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.06    1.51 v _23358_/Z (MUX2_X1)
   0.00    1.51 v _23897_/D (DFF_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23897_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _23898_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.03    1.24 v _18692_/ZN (OAI21_X1)
   0.21    1.45 ^ _23324_/ZN (NOR4_X1)
   0.06    1.51 v _23359_/Z (MUX2_X1)
   0.00    1.51 v _23898_/D (DFF_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23898_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23752_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.04    1.45 v _21012_/ZN (NAND3_X1)
   0.06    1.51 v _21013_/Z (XOR2_X1)
   0.00    1.51 v _23752_/D (DFF_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23752_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24149_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.06    1.47 v _14378_/Z (MUX2_X1)
   0.01    1.49 ^ _14379_/ZN (INV_X1)
   0.00    1.49 ^ _24149_/D (DFFR_X1)
           1.49   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24149_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.49   data arrival time
---------------------------------------------------------
           2.48   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23751_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.02    1.43 v _21010_/ZN (NAND2_X1)
   0.04    1.47 v _21011_/ZN (XNOR2_X1)
   0.00    1.47 v _23751_/D (DFF_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23751_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24078_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.06    1.47 v _20376_/Z (MUX2_X1)
   0.00    1.47 v _24078_/D (DFFR_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24078_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24080_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.06    1.47 v _20370_/Z (MUX2_X1)
   0.00    1.47 v _24080_/D (DFFR_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24080_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24081_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.06    1.47 v _20371_/Z (MUX2_X1)
   0.00    1.47 v _24081_/D (DFFR_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24081_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24074_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.06    1.46 v _20366_/Z (MUX2_X1)
   0.00    1.46 v _24074_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24074_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24075_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.06    1.46 v _20367_/Z (MUX2_X1)
   0.00    1.46 v _24075_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24075_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24076_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.06    1.46 v _20368_/Z (MUX2_X1)
   0.00    1.46 v _24076_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24076_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24077_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.16    1.39 ^ _20343_/ZN (OAI33_X1)
   0.06    1.46 v _20369_/Z (MUX2_X1)
   0.00    1.46 v _24077_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24077_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23750_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.10    1.41 ^ _21008_/ZN (NOR3_X1)
   0.05    1.46 ^ _21009_/Z (XOR2_X1)
   0.00    1.46 ^ _23750_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23750_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24079_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _20372_/ZN (NAND2_X1)
   0.02    1.46 ^ _20374_/ZN (OAI21_X1)
   0.00    1.46 ^ _24079_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24079_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.51   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24150_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.27 v _12186_/ZN (INV_X1)
   0.13    1.41 ^ _12301_/ZN (AOI21_X1)
   0.02    1.43 v _12302_/ZN (NAND2_X1)
   0.02    1.46 ^ _12305_/ZN (OAI21_X1)
   0.00    1.46 ^ _24150_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24150_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.51   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23719_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20801_/Z (MUX2_X1)
   0.00    1.43 v _23719_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23719_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23720_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20813_/Z (MUX2_X1)
   0.00    1.43 v _23720_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23720_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23721_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20822_/Z (MUX2_X1)
   0.00    1.43 v _23721_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23721_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23722_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20831_/Z (MUX2_X1)
   0.00    1.43 v _23722_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23722_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23723_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20842_/Z (MUX2_X1)
   0.00    1.43 v _23723_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23723_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23724_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20851_/Z (MUX2_X1)
   0.00    1.43 v _23724_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23724_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23725_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20861_/Z (MUX2_X1)
   0.00    1.43 v _23725_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23725_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23726_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20871_/Z (MUX2_X1)
   0.00    1.43 v _23726_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23726_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23727_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20881_/Z (MUX2_X1)
   0.00    1.43 v _23727_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23727_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23728_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20800_/Z (CLKBUF_X1)
   0.06    1.43 v _20890_/Z (MUX2_X1)
   0.00    1.43 v _23728_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23728_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23729_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20901_/Z (MUX2_X1)
   0.00    1.43 v _23729_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23729_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23730_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20911_/Z (MUX2_X1)
   0.00    1.43 v _23730_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23730_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23731_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20920_/Z (MUX2_X1)
   0.00    1.43 v _23731_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23731_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23732_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20930_/Z (MUX2_X1)
   0.00    1.43 v _23732_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23732_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23733_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20938_/Z (MUX2_X1)
   0.00    1.43 v _23733_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23733_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23734_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20948_/Z (MUX2_X1)
   0.00    1.43 v _23734_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23734_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23735_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20959_/Z (MUX2_X1)
   0.00    1.43 v _23735_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23735_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23736_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20968_/Z (MUX2_X1)
   0.00    1.43 v _23736_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23736_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23737_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20975_/Z (MUX2_X1)
   0.00    1.43 v _23737_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23737_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23738_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.10    1.36 ^ _20900_/Z (CLKBUF_X1)
   0.06    1.43 v _20984_/Z (MUX2_X1)
   0.00    1.43 v _23738_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23738_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23709_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20682_/Z (MUX2_X1)
   0.00    1.41 v _23709_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23709_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23712_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20731_/Z (MUX2_X1)
   0.00    1.41 v _23712_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23712_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23713_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20742_/Z (MUX2_X1)
   0.00    1.41 v _23713_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23713_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23714_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20750_/Z (MUX2_X1)
   0.00    1.41 v _23714_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23714_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23718_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20791_/Z (MUX2_X1)
   0.00    1.41 v _23718_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23718_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23710_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20701_/Z (MUX2_X1)
   0.00    1.41 v _23710_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23710_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23711_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20716_/Z (MUX2_X1)
   0.00    1.41 v _23711_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23711_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23715_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20760_/Z (MUX2_X1)
   0.00    1.41 v _23715_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23715_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23716_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20772_/Z (MUX2_X1)
   0.00    1.41 v _23716_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23716_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _23717_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _20680_/ZN (NOR3_X1)
   0.08    1.35 ^ _20681_/Z (BUF_X1)
   0.06    1.41 v _20779_/Z (MUX2_X1)
   0.00    1.41 v _23717_/D (DFF_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23717_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24083_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _12185_/ZN (OAI211_X1)
   0.01    1.28 v _23519_/ZN (NOR2_X1)
   0.07    1.35 ^ _23520_/ZN (AOI211_X1)
   0.03    1.38 v _23523_/ZN (OAI211_X1)
   0.03    1.41 v _23524_/ZN (AND2_X1)
   0.00    1.41 v _24083_/D (DFFR_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24083_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24087_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.09    1.30 ^ _23496_/ZN (NOR3_X1)
   0.03    1.32 v _23497_/ZN (OAI21_X1)
   0.03    1.35 ^ _23498_/ZN (OAI211_X1)
   0.02    1.37 v _23499_/ZN (AOI211_X1)
   0.04    1.41 ^ _23503_/ZN (AOI22_X1)
   0.00    1.41 ^ _24087_/D (DFFR_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24087_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23935_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _14222_/ZN (NOR2_X1)
   0.05    1.28 ^ _14227_/ZN (NOR2_X1)
   0.02    1.30 v _14238_/ZN (NAND2_X1)
   0.03    1.34 ^ _14241_/ZN (OAI211_X1)
   0.02    1.35 v _19262_/ZN (NAND2_X1)
   0.05    1.40 ^ _19263_/ZN (OAI22_X1)
   0.01    1.41 v _19264_/ZN (INV_X1)
   0.00    1.41 v _23935_/D (DFFR_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23935_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23749_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.04    1.35 ^ _21006_/ZN (NOR2_X1)
   0.04    1.39 ^ _21007_/ZN (XNOR2_X1)
   0.00    1.39 ^ _23749_/D (DFF_X1)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23749_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.39   data arrival time
---------------------------------------------------------
           2.57   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23748_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.04    1.31 v _21004_/ZN (NAND3_X1)
   0.06    1.37 v _21005_/Z (XOR2_X1)
   0.00    1.37 v _23748_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23748_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24145_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.08    1.06 ^ _20733_/Z (BUF_X1)
   0.07    1.13 ^ _20788_/Z (BUF_X1)
   0.07    1.20 ^ _20950_/Z (BUF_X1)
   0.08    1.28 ^ _21055_/Z (BUF_X1)
   0.02    1.30 v _21056_/ZN (OAI21_X1)
   0.05    1.35 ^ _21057_/ZN (NOR3_X1)
   0.02    1.37 v _21061_/ZN (AOI21_X1)
   0.00    1.37 v _24145_/D (DFFR_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24145_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24084_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.05    1.26 ^ _14222_/ZN (NOR2_X1)
   0.02    1.28 v _14223_/ZN (INV_X1)
   0.03    1.31 ^ _23525_/ZN (NOR2_X1)
   0.02    1.33 v _23526_/ZN (OAI21_X1)
   0.03    1.36 ^ _23528_/ZN (AOI21_X1)
   0.00    1.36 ^ _24084_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24084_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24082_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.09    1.30 ^ _23496_/ZN (NOR3_X1)
   0.02    1.32 v _23517_/ZN (AOI21_X1)
   0.03    1.35 ^ _23518_/ZN (AOI21_X1)
   0.00    1.35 ^ _24082_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24082_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24143_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rvalid_i (in)
   0.07    1.28 ^ _18692_/ZN (OAI21_X1)
   0.06    1.34 v _21047_/Z (MUX2_X1)
   0.00    1.34 v _24143_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24143_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23747_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.02    1.29 v _21002_/ZN (NAND2_X1)
   0.04    1.33 v _21003_/ZN (XNOR2_X1)
   0.00    1.33 v _23747_/D (DFF_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23747_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24146_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.02    1.23 ^ _21054_/ZN (NAND2_X1)
   0.01    1.24 v _21058_/ZN (NOR2_X1)
   0.08    1.32 ^ _21060_/ZN (AOI211_X1)
   0.01    1.33 v _21062_/ZN (NOR2_X1)
   0.00    1.33 v _24146_/D (DFFR_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24146_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.63   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24137_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.01    1.33 v _14229_/ZN (NOR2_X1)
   0.00    1.33 v _24137_/D (DFFR_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24137_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.63   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24138_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.12    1.32 ^ _14221_/ZN (NOR3_X1)
   0.01    1.33 v _14225_/ZN (NOR2_X1)
   0.00    1.33 v _24138_/D (DFFR_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24138_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.63   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24085_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _20342_/ZN (INV_X1)
   0.03    1.26 ^ _20380_/ZN (NOR2_X1)
   0.02    1.28 v _23511_/ZN (AOI21_X1)
   0.03    1.31 ^ _23513_/ZN (AOI21_X1)
   0.02    1.33 v _23515_/ZN (AOI21_X1)
   0.00    1.33 v _24085_/D (DFFR_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24085_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.63   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24141_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.01    1.21 v _21050_/ZN (NOR2_X1)
   0.07    1.29 ^ _21051_/ZN (NOR2_X1)
   0.03    1.32 v _21067_/ZN (AOI22_X1)
   0.00    1.32 v _24141_/D (DFFR_X1)
           1.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24141_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.32   data arrival time
---------------------------------------------------------
           2.64   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23746_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _21000_/ZN (AND2_X1)
   0.05    1.32 ^ _21001_/Z (XOR2_X1)
   0.00    1.32 ^ _23746_/D (DFF_X1)
           1.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23746_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.32   data arrival time
---------------------------------------------------------
           2.65   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24144_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rvalid_i (in)
   0.07    1.28 ^ _18692_/ZN (OAI21_X1)
   0.04    1.32 ^ _21048_/ZN (AND2_X1)
   0.00    1.32 ^ _24144_/D (DFFR_X1)
           1.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24144_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.32   data arrival time
---------------------------------------------------------
           2.65   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24142_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rvalid_i (in)
   0.01    1.21 v _21050_/ZN (NOR2_X1)
   0.07    1.29 ^ _21051_/ZN (NOR2_X1)
   0.01    1.30 v _21068_/ZN (NOR2_X1)
   0.00    1.30 v _24142_/D (DFFR_X1)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24142_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.30   data arrival time
---------------------------------------------------------
           2.66   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24086_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.03    1.24 ^ _23504_/ZN (NOR2_X1)
   0.02    1.26 v _23505_/ZN (AOI21_X1)
   0.03    1.29 ^ _23506_/ZN (NOR2_X1)
   0.00    1.29 ^ _24086_/D (DFFR_X1)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24086_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.29   data arrival time
---------------------------------------------------------
           2.68   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23745_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.05    1.03 ^ _20702_/ZN (AND2_X1)
   0.03    1.06 ^ _20714_/ZN (OR2_X1)
   0.01    1.07 v _20991_/ZN (INV_X1)
   0.08    1.15 v _20994_/ZN (OR3_X1)
   0.07    1.22 ^ _20998_/ZN (NOR3_X1)
   0.05    1.27 ^ _20999_/Z (XOR2_X1)
   0.00    1.27 ^ _23745_/D (DFF_X1)
           1.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23745_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.27   data arrival time
---------------------------------------------------------
           2.69   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24148_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.04    1.24 ^ _23602_/ZN (AOI21_X1)
   0.00    1.24 ^ _24148_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24148_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23744_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.04    1.02 v _20677_/ZN (OAI211_X1)
   0.06    1.08 ^ _20679_/ZN (OAI211_X1)
   0.02    1.10 v _20987_/ZN (NOR2_X1)
   0.03    1.13 ^ _20989_/ZN (NAND2_X1)
   0.04    1.18 ^ _20994_/ZN (OR3_X1)
   0.01    1.19 v _20996_/ZN (NOR2_X1)
   0.04    1.23 v _20997_/ZN (XNOR2_X1)
   0.00    1.23 v _23744_/D (DFF_X1)
           1.23   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23744_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.23   data arrival time
---------------------------------------------------------
           2.73   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24291_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _21939_/Z (MUX2_X1)
   0.00    1.22 v _24291_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24291_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24292_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _21940_/Z (MUX2_X1)
   0.00    1.22 v _24292_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24292_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24293_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _21941_/Z (MUX2_X1)
   0.00    1.22 v _24293_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24293_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24294_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _21942_/Z (MUX2_X1)
   0.00    1.22 v _24294_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24294_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24295_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _21943_/Z (MUX2_X1)
   0.00    1.22 v _24295_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24295_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24296_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _21944_/Z (MUX2_X1)
   0.00    1.22 v _24296_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24296_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24329_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _22119_/Z (MUX2_X1)
   0.00    1.22 v _24329_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24329_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24330_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _22120_/Z (MUX2_X1)
   0.00    1.22 v _24330_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24330_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24331_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _22121_/Z (MUX2_X1)
   0.00    1.22 v _24331_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24331_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24332_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _21938_/Z (BUF_X1)
   0.06    1.22 v _22122_/Z (MUX2_X1)
   0.00    1.22 v _24332_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24332_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24333_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22124_/Z (MUX2_X1)
   0.00    1.22 v _24333_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24333_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24334_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22125_/Z (MUX2_X1)
   0.00    1.22 v _24334_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24334_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24335_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22126_/Z (MUX2_X1)
   0.00    1.22 v _24335_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24335_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24336_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22127_/Z (MUX2_X1)
   0.00    1.22 v _24336_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24336_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24337_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22128_/Z (MUX2_X1)
   0.00    1.22 v _24337_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24337_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24338_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22129_/Z (MUX2_X1)
   0.00    1.22 v _24338_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24338_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24339_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22130_/Z (MUX2_X1)
   0.00    1.22 v _24339_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24339_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24340_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22131_/Z (MUX2_X1)
   0.00    1.22 v _24340_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24340_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24341_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22132_/Z (MUX2_X1)
   0.00    1.22 v _24341_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24341_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24342_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22123_/Z (BUF_X1)
   0.06    1.22 v _22133_/Z (MUX2_X1)
   0.00    1.22 v _24342_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24342_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24343_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22135_/Z (MUX2_X1)
   0.00    1.22 v _24343_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24343_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24344_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22136_/Z (MUX2_X1)
   0.00    1.22 v _24344_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24344_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24345_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22137_/Z (MUX2_X1)
   0.00    1.22 v _24345_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24345_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24346_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22138_/Z (MUX2_X1)
   0.00    1.22 v _24346_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24346_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24347_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22139_/Z (MUX2_X1)
   0.00    1.22 v _24347_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24347_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24348_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22140_/Z (MUX2_X1)
   0.00    1.22 v _24348_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24348_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24349_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22141_/Z (MUX2_X1)
   0.00    1.22 v _24349_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24349_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24350_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22142_/Z (MUX2_X1)
   0.00    1.22 v _24350_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24350_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24351_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22143_/Z (MUX2_X1)
   0.00    1.22 v _24351_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24351_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24352_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22134_/Z (BUF_X1)
   0.06    1.22 v _22144_/Z (MUX2_X1)
   0.00    1.22 v _24352_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24352_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24353_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22146_/Z (MUX2_X1)
   0.00    1.22 v _24353_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24353_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24354_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22147_/Z (MUX2_X1)
   0.00    1.22 v _24354_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24354_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24355_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22148_/Z (MUX2_X1)
   0.00    1.22 v _24355_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24355_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24356_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22149_/Z (MUX2_X1)
   0.00    1.22 v _24356_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24356_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24357_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22150_/Z (MUX2_X1)
   0.00    1.22 v _24357_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24357_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24358_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22151_/Z (MUX2_X1)
   0.00    1.22 v _24358_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24358_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24359_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22152_/Z (MUX2_X1)
   0.00    1.22 v _24359_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24359_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24360_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22153_/Z (MUX2_X1)
   0.00    1.22 v _24360_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24360_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24361_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22154_/Z (MUX2_X1)
   0.00    1.22 v _24361_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24361_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24362_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.08    1.16 ^ _22145_/Z (BUF_X1)
   0.06    1.22 v _22155_/Z (MUX2_X1)
   0.00    1.22 v _24362_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24362_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23743_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.04    1.02 v _20677_/ZN (OAI211_X1)
   0.06    1.08 ^ _20679_/ZN (OAI211_X1)
   0.02    1.10 v _20987_/ZN (NOR2_X1)
   0.03    1.13 ^ _20989_/ZN (NAND2_X1)
   0.04    1.18 ^ _20994_/ZN (OR3_X1)
   0.05    1.22 ^ _20995_/Z (XOR2_X1)
   0.00    1.22 ^ _23743_/D (DFF_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23743_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23742_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.04    1.02 v _20677_/ZN (OAI211_X1)
   0.06    1.08 ^ _20679_/ZN (OAI211_X1)
   0.02    1.10 v _20987_/ZN (NOR2_X1)
   0.03    1.13 ^ _20989_/ZN (NAND2_X1)
   0.01    1.15 v _20992_/ZN (NOR2_X1)
   0.04    1.19 v _20993_/ZN (XNOR2_X1)
   0.00    1.19 v _23742_/D (DFF_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23742_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23741_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.04    1.02 v _20677_/ZN (OAI211_X1)
   0.06    1.08 ^ _20679_/ZN (OAI211_X1)
   0.02    1.10 v _20987_/ZN (NOR2_X1)
   0.03    1.13 ^ _20989_/ZN (NAND2_X1)
   0.04    1.17 ^ _20990_/ZN (XNOR2_X1)
   0.00    1.17 ^ _23741_/D (DFF_X1)
           1.17   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23741_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.17   data arrival time
---------------------------------------------------------
           2.79   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23740_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.04    1.02 v _20677_/ZN (OAI211_X1)
   0.06    1.08 ^ _20679_/ZN (OAI211_X1)
   0.02    1.10 v _20987_/ZN (NOR2_X1)
   0.06    1.16 v _20988_/Z (XOR2_X1)
   0.00    1.16 v _23740_/D (DFF_X1)
           1.16   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23740_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.16   data arrival time
---------------------------------------------------------
           2.80   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23739_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.04    1.02 v _20677_/ZN (OAI211_X1)
   0.06    1.08 ^ _20679_/ZN (OAI211_X1)
   0.02    1.09 v _20985_/ZN (NOR2_X1)
   0.06    1.15 v _20986_/Z (XOR2_X1)
   0.00    1.15 v _23739_/D (DFF_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23739_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24363_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.07    0.92 ^ _20457_/ZN (OAI33_X1)
   0.08    1.00 ^ _20458_/Z (BUF_X1)
   0.02    1.02 v _20555_/ZN (NOR2_X1)
   0.06    1.07 ^ _20556_/ZN (NAND2_X1)
   0.06    1.13 v _22156_/Z (MUX2_X1)
   0.00    1.13 v _24363_/D (DFFS_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24363_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.83   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24095_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.05    0.89 ^ _20233_/ZN (NOR3_X1)
   0.03    0.92 v _20236_/ZN (AOI21_X1)
   0.06    0.98 v _20237_/Z (BUF_X1)
   0.05    1.03 ^ _20441_/ZN (NAND2_X1)
   0.08    1.10 ^ _20444_/Z (BUF_X1)
   0.02    1.13 v _20460_/ZN (AOI22_X1)
   0.01    1.14 ^ _20461_/ZN (INV_X1)
   0.00    1.14 ^ _24095_/D (DFFR_X1)
           1.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24095_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.14   data arrival time
---------------------------------------------------------
           2.83   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24147_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.04    0.86 ^ _20618_/ZN (NOR3_X1)
   0.04    0.90 v _20620_/ZN (AOI21_X1)
   0.06    0.96 v _20768_/Z (BUF_X1)
   0.06    1.02 v _20857_/Z (BUF_X1)
   0.06    1.07 v _20907_/Z (BUF_X1)
   0.04    1.11 ^ _21052_/ZN (OAI21_X1)
   0.01    1.13 v _21053_/ZN (INV_X1)
   0.00    1.13 v _24147_/D (DFFR_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24147_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.83   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24094_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.05    0.89 ^ _20233_/ZN (NOR3_X1)
   0.03    0.92 v _20236_/ZN (AOI21_X1)
   0.05    0.97 v _20424_/ZN (AND2_X1)
   0.05    1.02 v _20425_/Z (BUF_X1)
   0.06    1.07 v _20426_/Z (BUF_X1)
   0.03    1.11 ^ _20454_/ZN (OAI21_X1)
   0.01    1.12 v _20455_/ZN (INV_X1)
   0.00    1.12 v _24094_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24094_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23899_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.03    0.80 ^ _14396_/ZN (INV_X1)
   0.02    0.82 v _20611_/ZN (NOR2_X1)
   0.16    0.98 ^ _20675_/ZN (OAI33_X1)
   0.04    1.02 v _20677_/ZN (OAI211_X1)
   0.06    1.08 ^ _20679_/ZN (OAI211_X1)
   0.03    1.11 v _23544_/ZN (NAND3_X1)
   0.00    1.11 v _23899_/D (DFFR_X1)
           1.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23899_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.11   data arrival time
---------------------------------------------------------
           2.85   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24096_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.05    0.89 ^ _20233_/ZN (NOR3_X1)
   0.03    0.92 v _20236_/ZN (AOI21_X1)
   0.05    0.97 v _20424_/ZN (AND2_X1)
   0.05    1.02 v _20425_/Z (BUF_X1)
   0.06    1.07 v _20426_/Z (BUF_X1)
   0.03    1.11 ^ _20463_/ZN (OAI21_X1)
   0.00    1.11 ^ _24096_/D (DFFR_X1)
           1.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24096_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.11   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24052_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.05    0.89 ^ _20233_/ZN (NOR3_X1)
   0.03    0.92 v _20236_/ZN (AOI21_X1)
   0.06    0.98 v _20237_/Z (BUF_X1)
   0.05    1.03 v _20243_/ZN (OR2_X1)
   0.00    1.03 v _24052_/D (DFFS_X1)
           1.03   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24052_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.03   data arrival time
---------------------------------------------------------
           2.93   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24053_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.04    0.77 v _14366_/ZN (OAI22_X1)
   0.05    0.82 ^ _20229_/ZN (NAND2_X1)
   0.02    0.85 v _20230_/ZN (NAND2_X1)
   0.05    0.89 ^ _20233_/ZN (NOR3_X1)
   0.03    0.92 v _20236_/ZN (AOI21_X1)
   0.06    0.98 v _20237_/Z (BUF_X1)
   0.05    1.03 v _20246_/ZN (OR2_X1)
   0.00    1.03 v _24053_/D (DFFS_X1)
           1.03   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24053_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.03   data arrival time
---------------------------------------------------------
           2.93   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24011_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _14344_/ZN (AOI22_X1)
   0.01    0.46 v _14345_/ZN (INV_X1)
   0.08    0.54 ^ _14346_/ZN (AOI221_X1)
   0.08    0.62 ^ _14350_/ZN (AND4_X1)
   0.02    0.64 v _14360_/ZN (NAND2_X1)
   0.09    0.73 ^ _14364_/ZN (AOI211_X1)
   0.03    0.76 v _14407_/ZN (NAND2_X1)
   0.07    0.83 ^ _14408_/ZN (NOR3_X1)
   0.02    0.84 v _14427_/ZN (INV_X1)
   0.03    0.88 ^ _14428_/ZN (OAI21_X1)
   0.00    0.88 ^ _24011_/D (DFFR_X1)
           0.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24011_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.88   data arrival time
---------------------------------------------------------
           3.09   slack (MET)


Startpoint: irq_nm_i (input port clocked by clk_i)
Endpoint: _24140_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_nm_i (in)
   0.03    0.43 ^ _23366_/ZN (AOI21_X1)
   0.02    0.45 v _23367_/ZN (OAI21_X1)
   0.04    0.49 ^ _23369_/ZN (AOI21_X1)
   0.02    0.51 v _23370_/ZN (AOI21_X1)
   0.00    0.51 v _24140_/D (DFFR_X1)
           0.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24140_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.51   data arrival time
---------------------------------------------------------
           3.45   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _24134_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v debug_req_i (in)
   0.06    0.47 ^ _12335_/ZN (OAI21_X1)
   0.01    0.48 v _12336_/ZN (INV_X1)
   0.00    0.48 v _24134_/D (DFFR_X1)
           0.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24134_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.48   data arrival time
---------------------------------------------------------
           3.48   slack (MET)


Startpoint: fetch_enable_i (input port clocked by clk_i)
Endpoint: _23900_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v fetch_enable_i (in)
   0.05    0.05 v _23540_/ZN (OR2_X1)
   0.00    0.05 v _23900_/D (DFFR_X1)
           0.05   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23900_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.05   data arrival time
---------------------------------------------------------
           3.91   slack (MET)


