#include "can.h"
#include "stm32f4xx.h"

CAN_TypeDef *CAN = CAN1;

void CAN_config(){
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;

	GPIO_TypeDef *PB = GPIOB;
	//application des masques
	PB->MODER 	&= ~(GPIO_MODER_MODER8_Msk 		| GPIO_MODER_MODER9_Msk);
	PB->OTYPER 	&= ~(GPIO_OTYPER_OT8_Msk 		| GPIO_OTYPER_OT9_Msk);
	PB->PUPDR 	&= ~(GPIO_PUPDR_PUPD8_Msk 		| GPIO_PUPDR_PUPD9_Msk);
	PB->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED8_Msk 	| GPIO_OSPEEDR_OSPEED9_Msk);
	PB->AFR[1] 	&= ~(GPIO_AFRH_AFSEL8_Msk 		| GPIO_AFRH_AFSEL9_Msk);

	//modification des constantes
	PB->MODER 	|= (0b10U << GPIO_MODER_MODER8_Pos 	| 0b10U << GPIO_MODER_MODER9_Pos); //mode sortie
	PB->OTYPER 	|= (0U << GPIO_OTYPER_OT8_Pos 		| 0U << GPIO_OTYPER_OT9_Pos); //mode push-pull
	PB->PUPDR 	|= (0U << GPIO_PUPDR_PUPD8_Pos 		| 0U << GPIO_PUPDR_PUPD9_Pos); //pas de resistance pull up/down
	PB->OSPEEDR |= (0b11U << GPIO_OSPEEDR_OSPEED8_Pos 	| 0b11U << GPIO_OSPEEDR_OSPEED9_Pos); //mode high speed
	PB->AFR[1]  |= (0b1001U << GPIO_AFRH_AFSEL8_Pos | 0b1001U << GPIO_AFRH_AFSEL9_Pos);

	//Enable CAN clock
	RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;

	//Clear sleep bit to wakeup
	CAN->MCR &= ~CAN_MCR_SLEEP; //!CAN_MCR_SLEEP;

	//Wait for CAN to wakeup
	while(!(CAN->MSR & CAN_MSR_SLAK)); //0x2

	//Enter initialization mode
	CAN->MCR |= CAN_MCR_INRQ; //0x00000001;
	//Wait for initialization mode
	while(!(CAN->MSR & CAN_MSR_INAK)); //0x1

	//Set config
	CAN->MCR &= CAN_MCR_INRQ; //0x00000001;

	//Set bit Timing
	CAN->BTR = (0b0U << CAN_BTR_LBKM_Pos |
			0b01U << CAN_BTR_SJW_Pos |
			0b010U << CAN_BTR_TS2_Pos|
			0b101U << CAN_BTR_TS1_Pos |
			0x10 << CAN_BTR_BRP_Pos);

	//Release Mailbox
	CAN->RF0R |= CAN_RF0R_RFOM0;

	/*Interrupts*/
	//Set Interrupt RX FIFO0 (FMPIE0) and TX box empty
	CAN->IER |= CAN_IER_FMPIE0;

	//Activate Interrupt on NVIC
	uint32_t prioritygroup = 0x00U;
	prioritygroup = NVIC_GetPriorityGrouping();
	NVIC_SetPriority(CAN1_RX0_IRQn, NVIC_EncodePriority(prioritygroup, 0, 1));

	/* Enable interrupt */
	NVIC_EnableIRQ(CAN1_RX0_IRQn);

	//Go to normal mode
	CAN->MCR &= ~CAN_MCR_INRQ; //!CAN_MCR_INRQ;
	//Wait for normal mode
	while(!(CAN->MSR & CAN_MSR_INAK)); //0x1

	//set a filter that let all pass
	//Filtre sur les messages envoyes par la maquette
	CAN_set_filter(0, CAN_FILTER_SCALE_32BIT, CAN_FILTER_MODE_MASK, CAN_FILTER_FIFO0_, 0x10FF50FF, 0xFF00FF00);
	//Filtre sur les rÃ©ponses qui nous sont envoyees
	CAN_set_filter(1, CAN_FILTER_SCALE_32BIT, CAN_FILTER_MODE_MASK, CAN_FILTER_FIFO0_, 0x1001FFFF, 0xFFFF0000);
}



int CAN_set_filter(int index, int scale_mode, int filter_mode, int FIFO_ID, uint32_t filter_ID, uint32_t filter_Msk) {
	//deactivate filter
	CAN1->FA1R &= ~(0b1UL << index);

	//enter filter init mode
	CAN1->FMR |= 0b1UL << CAN_FMR_FINIT_Pos;

	//scale mode (16 or 32 bits)
	CAN1->FS1R &= ~(0b1UL << index);
	CAN1->FS1R |= scale_mode << index;

	//filter mode (list or mask
	CAN1->FM1R &= ~(0b1UL << index);
	CAN1->FM1R |= filter_mode << index;

	//FIFO index
	CAN1->FFA1R &= ~(0b1UL << index);
	CAN1->FFA1R |= FIFO_ID << index;

	//configure filter bank
	CAN1->sFilterRegister[index].FR1 = (filter_ID<<3);
	CAN1->sFilterRegister[index].FR2 = (filter_Msk<<3);

	//reactivate filter
	int is_active = CAN_FILTER_ACTIVE;
	CAN1->FA1R |= is_active << index;

	//leave filter init mode
	CAN1->FMR &= ~CAN_FMR_FINIT_Msk;

	return 1;
}

int CAN_send_msg(CAN_MSG msg) {
	if (CAN1->TSR & CAN_TSR_TME0_Msk) {
		if (msg.mode == CAN_MODE_STANDARD) {
			CAN1->sTxMailBox[0].TIR = (msg.ID << CAN_TI0R_STID_Pos) | (msg.RTR << CAN_TI0R_RTR_Pos);
		} else {
			CAN1->sTxMailBox[0].TIR = (msg.ID << CAN_TI0R_EXID_Pos) | (msg.RTR << CAN_TI0R_RTR_Pos) | (0b1UL << CAN_TI0R_IDE_Pos);
		}

		CAN1->sTxMailBox[0].TDTR = msg.DLC;

		CAN1->sTxMailBox[0].TDLR =
				msg.data[3] << 24 |
				msg.data[2] << 16 |
				msg.data[1] << 8 |
				msg.data[0] << 0;

		CAN1->sTxMailBox[0].TDHR =
				msg.data[7] << 24 |
				msg.data[6] << 16 |
				msg.data[5] << 8 |
				msg.data[4] << 0;

		//request send message
		CAN1->sTxMailBox[0].TIR |= 0b1UL << CAN_TI0R_TXRQ_Pos;

		return 1;
	} else {
		return 0;
	}
}

CAN_MSG incoming_msg;
void CAN1_RX0_IRQHandler(void) {
	extern int activate;
	incoming_msg.mode = (CAN1->sFIFOMailBox[0].RIR & CAN_TI0R_IDE_Msk) >> CAN_TI0R_IDE_Pos;
	if (incoming_msg.mode == CAN_MODE_STANDARD) {
		incoming_msg.ID = (CAN1->sFIFOMailBox[0].RIR & CAN_TI0R_STID_Msk) >> CAN_TI0R_STID_Pos;
	} else {
		incoming_msg.ID = (CAN1->sFIFOMailBox[0].RIR & CAN_TI0R_EXID_Msk) >> CAN_TI0R_EXID_Pos;
	}
	incoming_msg.RTR = (CAN1->sFIFOMailBox[0].RIR & CAN_TI0R_RTR_Msk) >> CAN_TI0R_RTR_Pos;
	incoming_msg.DLC = CAN1->sFIFOMailBox[0].RDTR & CAN_RDT0R_DLC_Msk;
	for (int i = 0, shift = 0; i<8; i++, shift += 8) {
		incoming_msg.data[i] = (CAN1->sFIFOMailBox[0].RDLR >> shift) & 0xFF;
	}
	CAN1->RF0R |= 0b1UL << CAN_RF0R_RFOM0_Pos;

	if((incoming_msg.ID & 0x00110000) == 0x010000){
		//Gestion des reponses a nos requetes de donnees
		switch(incoming_msg.data[0]){
		case 0x0E:
		case 0x0D:
			//Activer le clignotement
			activate = 1;
			break;
		case 0x1E:
		case 0x1D:
			//Desactiver le clignotement
			activate = 0;
			break;
		}
	}else{
		//Gestion des requetes envoyees sur le CAN
		switch(incoming_msg.data[0]){
			case 0x88:
				allumerClignotant(0x10530112, 0x04);
				break;
			case 0x5D:
			case 0x5E:
				eteindreClignotant(0x10530112);
				break;
		}
	}
}


void allumerClignotant(uint32_t id, uint8_t value){
	CAN_MSG msg;
	msg.mode = CAN_MODE_EXTENDED;
	msg.ID = id;
	msg.RTR = 0;
	msg.DLC = 1;

	uint8_t data[1] = {value};
	for (int i = 0; i<1; i++) {
		msg.data[i] = data[i];
	}
	CAN_send_msg(msg);
}



void eteindreClignotant(uint32_t id){
	CAN_MSG msg;
	msg.mode = CAN_MODE_EXTENDED;
	msg.ID = id;
	msg.RTR = 0;
	msg.DLC = 1;

	uint8_t data2[1] = {0x00};
	msg.data[0] = data2[0];

	CAN_send_msg(msg);
}
