###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 10:22:17 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Setup Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.103
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.252
- Arrival Time                  0.256
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.046
     = Beginpoint Arrival Time            0.056
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T0[0] ^ |                            | 0.097 |       |   0.056 |    0.052 | 
     | sb_1b                    | in_1_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.074 |    0.071 | 
     | sb_1b/U50                |                    | AOI22D0BWP40               | 0.099 | 0.018 |   0.074 |    0.071 | 
     | sb_1b/U50                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.093 | 0.078 |   0.152 |    0.148 | 
     | sb_1b/U11                |                    | AOI22D2BWP40               | 0.093 | 0.000 |   0.152 |    0.149 | 
     | sb_1b/U11                | A2 v -> ZN ^       | AOI22D2BWP40               | 0.120 | 0.103 |   0.256 |    0.252 | 
     | sb_1b/out_2_0_id1_reg_0_ |                    | EDFQD2BWP40                | 0.120 | 0.000 |   0.256 |    0.252 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.132 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.129 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.089 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.085 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.033 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD2BWP40 | 0.064 | 0.001 |  -0.035 |   -0.031 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   gout                      (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.300
+ CPPR Adjustment               0.000
= Required Time                 4.300
- Arrival Time                  4.303
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |   -0.128 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |   -0.126 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |   -0.061 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |   -0.056 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    0.028 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    0.029 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    0.195 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    0.195 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    0.275 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    0.278 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    0.365 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    0.365 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    0.550 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    0.550 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    0.777 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    0.778 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    0.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    0.940 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    1.095 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    1.095 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    1.233 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    1.234 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    1.284 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    1.284 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    1.337 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    1.337 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    1.414 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    1.414 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    1.482 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    1.482 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    1.563 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    1.563 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    1.606 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    1.606 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    1.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    1.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    1.728 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    1.783 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    1.783 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    1.850 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    1.850 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    1.909 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    1.909 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    1.970 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    1.970 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    2.017 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    2.017 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    2.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    2.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    2.126 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    2.126 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    2.199 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    2.199 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    2.254 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    2.254 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    2.322 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    2.323 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    2.374 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    2.374 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    2.438 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    2.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    2.490 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    2.490 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    2.593 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    2.593 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    2.659 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    2.659 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    2.732 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    2.732 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    2.780 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D0BWP40                    | 0.050 | 0.000 |   2.784 |    2.781 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D0BWP40                    | 0.075 | 0.059 |   2.843 |    2.840 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.075 | 0.000 |   2.843 |    2.840 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD1BWP40                      | 0.030 | 0.031 |   2.874 |    2.871 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.030 | 0.000 |   2.874 |    2.871 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.051 | 0.104 |   2.979 |    2.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.051 | 0.000 |   2.979 |    2.976 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.050 | 0.111 |   3.090 |    3.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.050 | 0.000 |   3.090 |    3.087 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.047 | 0.108 |   3.197 |    3.194 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.047 | 0.000 |   3.197 |    3.194 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> S ^  | FA1D0BWP40                      | 0.068 | 0.163 |   3.360 |    3.357 | 
     | test_pe/test_pe_comp/FE_OFC69_mult_res_30          |              | INVD1BWP40                      | 0.068 | 0.000 |   3.360 |    3.357 | 
     | test_pe/test_pe_comp/FE_OFC69_mult_res_30          | I ^ -> ZN v  | INVD1BWP40                      | 0.032 | 0.034 |   3.394 |    3.391 | 
     | test_pe/test_pe_comp/U187                          |              | OAI211D1BWP40                   | 0.032 | 0.000 |   3.394 |    3.391 | 
     | test_pe/test_pe_comp/U187                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.095 | 0.056 |   3.451 |    3.448 | 
     | test_pe/FE_OFC81_comp_res_14                       |              | INVD1BWP40                      | 0.095 | 0.000 |   3.451 |    3.448 | 
     | test_pe/FE_OFC81_comp_res_14                       | I ^ -> ZN v  | INVD1BWP40                      | 0.035 | 0.035 |   3.486 |    3.483 | 
     | test_pe/U59                                        |              | MAOI22D0BWP40                   | 0.035 | 0.000 |   3.486 |    3.483 | 
     | test_pe/U59                                        | A1 v -> ZN ^ | MAOI22D0BWP40                   | 0.194 | 0.116 |   3.602 |    3.599 | 
     | test_pe/FE_OFC59_pe_out_res_14                     |              | BUFFD3BWP40                     | 0.194 | 0.000 |   3.602 |    3.599 | 
     | test_pe/FE_OFC59_pe_out_res_14                     | I ^ -> Z ^   | BUFFD3BWP40                     | 0.175 | 0.155 |   3.757 |    3.754 | 
     | test_pe/test_debug_data/U13                        |              | OAI221D0BWP40                   | 0.175 | 0.001 |   3.758 |    3.755 | 
     | test_pe/test_debug_data/U13                        | A2 ^ -> ZN v | OAI221D0BWP40                   | 0.090 | 0.091 |   3.849 |    3.846 | 
     | test_pe/test_debug_data/U18                        |              | NR4D1BWP40                      | 0.090 | 0.000 |   3.849 |    3.846 | 
     | test_pe/test_debug_data/U18                        | A3 v -> ZN ^ | NR4D1BWP40                      | 0.135 | 0.124 |   3.973 |    3.970 | 
     | test_pe/test_debug_data/U36                        |              | ND2D0BWP40                      | 0.135 | 0.000 |   3.973 |    3.970 | 
     | test_pe/test_debug_data/U36                        | A1 ^ -> ZN v | ND2D0BWP40                      | 0.105 | 0.110 |   4.082 |    4.079 | 
     | test_pe/U72                                        |              | AO22D0BWP40                     | 0.105 | 0.000 |   4.082 |    4.079 | 
     | test_pe/U72                                        | B2 v -> Z v  | AO22D0BWP40                     | 0.045 | 0.125 |   4.208 |    4.205 | 
     | test_pe                                            | irq v        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.208 |    4.205 | 
     | U323                                               |              | AN2D3BWP40                      | 0.045 | 0.000 |   4.208 |    4.205 | 
     | U323                                               | A2 v -> Z v  | AN2D3BWP40                      | 0.070 | 0.086 |   4.294 |    4.291 | 
     |                                                    |              | pe_tile_new_unq1                | 0.072 | 0.009 |   4.303 |    4.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.350
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.125 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.123 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.058 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.055 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.025 | 
     | sb_1b/out_2_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.026 | 
     | sb_1b/out_2_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.163 |   0.189 |    0.189 | 
     | sb_1b/U52                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.189 |    0.189 | 
     | sb_1b/U52                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.155 | 0.150 |   0.339 |    0.339 | 
     | sb_1b                    | out_2_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.350 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.155 | 0.011 |   0.350 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.094
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.260
- Arrival Time                  0.260
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T0[0] ^ |                            | 0.132 |       |   0.068 |    0.067 | 
     | sb_1b                    | in_2_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.107 |    0.107 | 
     | sb_1b/U75                |                    | AOI22D1BWP40               | 0.134 | 0.040 |   0.107 |    0.107 | 
     | sb_1b/U75                | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.075 | 0.070 |   0.177 |    0.177 | 
     | sb_1b/U6                 |                    | AOI22D3BWP40               | 0.075 | 0.000 |   0.177 |    0.177 | 
     | sb_1b/U6                 | A2 v -> ZN ^       | AOI22D3BWP40               | 0.087 | 0.083 |   0.260 |    0.260 | 
     | sb_1b/out_1_0_id1_reg_0_ |                    | EDFQD1BWP40                | 0.087 | 0.000 |   0.260 |    0.260 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.136 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.133 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.092 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.089 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.036 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.036 |   -0.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.112
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.242
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.051
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T1[0] ^ |                            | 0.087 |       |   0.051 |    0.051 | 
     | sb_1b                    | in_1_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.059 |    0.060 | 
     | sb_1b/U45                |                    | AOI22D0BWP40               | 0.088 | 0.009 |   0.059 |    0.060 | 
     | sb_1b/U45                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.076 | 0.061 |   0.120 |    0.121 | 
     | sb_1b/U44                |                    | AOI22D1BWP40               | 0.076 | 0.000 |   0.120 |    0.121 | 
     | sb_1b/U44                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.145 | 0.122 |   0.242 |    0.243 | 
     | sb_1b/out_2_1_id1_reg_0_ |                    | EDFQD1BWP40                | 0.145 | 0.000 |   0.242 |    0.243 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.136 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.134 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.093 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.090 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.037 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.100
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.253
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.055
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T4[0] ^ |                            | 0.123 |       |   0.065 |    0.066 | 
     | sb_1b                    | in_2_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.098 |    0.099 | 
     | sb_1b/U55                |                    | AOI22D1BWP40               | 0.124 | 0.033 |   0.098 |    0.099 | 
     | sb_1b/U55                | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.072 | 0.064 |   0.162 |    0.163 | 
     | sb_1b/U32                |                    | AOI22D2BWP40               | 0.072 | 0.000 |   0.163 |    0.163 | 
     | sb_1b/U32                | A2 v -> ZN ^       | AOI22D2BWP40               | 0.108 | 0.091 |   0.253 |    0.254 | 
     | sb_1b/out_1_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.108 | 0.000 |   0.253 |    0.254 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.136 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.134 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.093 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.090 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.037 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.123 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.120 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.056 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.028 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.029 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.032 | 0.170 |   0.196 |    0.199 | 
     | sb_1b/FE_RC_2_0          |              | AOI22D3BWP40               | 0.032 | 0.000 |   0.196 |    0.199 | 
     | sb_1b/FE_RC_2_0          | A2 v -> ZN ^ | AOI22D3BWP40               | 0.094 | 0.082 |   0.278 |    0.281 | 
     | sb_1b/FE_RC_14_0         |              | INVD2BWP40                 | 0.094 | 0.001 |   0.279 |    0.282 | 
     | sb_1b/FE_RC_14_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.066 | 0.067 |   0.346 |    0.349 | 
     | sb_1b                    | out_0_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.066 | 0.001 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.122 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.120 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.055 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.028 | 
     | sb_1b/out_2_0_id1_reg_0_ |              | EDFQD2BWP40                | 0.094 | 0.001 |   0.026 |    0.029 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD2BWP40                | 0.030 | 0.160 |   0.186 |    0.189 | 
     | sb_1b/U12                |              | MUX2D4BWP40                | 0.030 | 0.000 |   0.187 |    0.189 | 
     | sb_1b/U12                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.138 | 0.144 |   0.331 |    0.334 | 
     | sb_1b                    | out_2_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.140 | 0.016 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.089
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.266
- Arrival Time                  0.262
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.061
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T2[0] ^ |                            | 0.113 |       |   0.061 |    0.064 | 
     | sb_1b                    | in_2_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.084 |    0.087 | 
     | sb_1b/U145               |                    | INR2D1BWP40                | 0.113 | 0.023 |   0.084 |    0.087 | 
     | sb_1b/U145               | A1 ^ -> ZN ^       | INR2D1BWP40                | 0.051 | 0.079 |   0.162 |    0.166 | 
     | sb_1b/U143               |                    | AOI21D1BWP40               | 0.051 | 0.000 |   0.162 |    0.166 | 
     | sb_1b/U143               | B ^ -> ZN v        | AOI21D1BWP40               | 0.072 | 0.028 |   0.191 |    0.194 | 
     | sb_1b/FE_RC_5_0          |                    | OAI21D2BWP40               | 0.072 | 0.000 |   0.191 |    0.194 | 
     | sb_1b/FE_RC_5_0          | A2 v -> ZN ^       | OAI21D2BWP40               | 0.070 | 0.071 |   0.262 |    0.265 | 
     | sb_1b/out_3_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.070 | 0.000 |   0.262 |    0.266 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.139 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.136 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.096 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.092 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.040 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.039 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.090
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.265
- Arrival Time                  0.262
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T0[0] ^ |                            | 0.132 |       |   0.068 |    0.071 | 
     | sb_1b                    | in_2_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.106 |    0.109 | 
     | sb_1b/U77                |                    | MUX4D1BWP40                | 0.134 | 0.038 |   0.106 |    0.109 | 
     | sb_1b/U77                | I2 ^ -> Z ^        | MUX4D1BWP40                | 0.072 | 0.155 |   0.261 |    0.265 | 
     | sb_1b/out_3_0_id1_reg_0_ |                    | EDFQD1BWP40                | 0.072 | 0.000 |   0.262 |    0.265 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.139 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.136 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.096 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.092 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.040 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.039 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.121 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.054 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.051 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.029 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.030 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.165 |   0.191 |    0.195 | 
     | sb_1b/U39                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.191 |    0.195 | 
     | sb_1b/U39                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.155 | 0.140 |   0.332 |    0.336 | 
     | sb_1b                    | out_2_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.157 | 0.014 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.097
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.254
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.055
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T4[0] ^ |                            | 0.123 |       |   0.065 |    0.069 | 
     | sb_1b                    | in_2_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.098 |    0.103 | 
     | sb_1b/U79                |                    | MUX4D0BWP40                | 0.124 | 0.034 |   0.098 |    0.103 | 
     | sb_1b/U79                | I1 ^ -> Z ^        | MUX4D0BWP40                | 0.094 | 0.155 |   0.254 |    0.258 | 
     | sb_1b/out_0_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.094 | 0.000 |   0.254 |    0.258 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.140 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.137 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.097 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.093 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.041 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.039 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.100
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.250
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T3[0] ^ |                            | 0.117 |       |   0.062 |    0.067 | 
     | sb_1b                    | in_2_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.094 |    0.099 | 
     | sb_1b/U60                |                    | AOI22D1BWP40               | 0.118 | 0.032 |   0.094 |    0.099 | 
     | sb_1b/U60                | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.071 | 0.062 |   0.157 |    0.161 | 
     | sb_1b/U26                |                    | AOI22D1BWP40               | 0.071 | 0.000 |   0.157 |    0.161 | 
     | sb_1b/U26                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.107 | 0.093 |   0.249 |    0.254 | 
     | sb_1b/out_1_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.107 | 0.000 |   0.250 |    0.254 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.140 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.137 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.097 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.093 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.041 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.036 |   -0.040 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.343
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.116 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.051 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.048 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.032 | 
     | sb_1b/out_2_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.033 | 
     | sb_1b/out_2_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.054 | 0.169 |   0.195 |    0.202 | 
     | sb_1b/U58                |              | MUX2D6BWP40                | 0.054 | 0.000 |   0.195 |    0.202 | 
     | sb_1b/U58                | I1 ^ -> Z ^  | MUX2D6BWP40                | 0.124 | 0.133 |   0.328 |    0.335 | 
     | sb_1b                    | out_2_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.343 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.127 | 0.015 |   0.343 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.106
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.242
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.061
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T2[0] ^ |                            | 0.113 |       |   0.061 |    0.068 | 
     | sb_1b                    | in_2_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.084 |    0.091 | 
     | sb_1b/U81                |                    | MUX4D1BWP40                | 0.113 | 0.023 |   0.084 |    0.091 | 
     | sb_1b/U81                | I1 ^ -> Z ^        | MUX4D1BWP40                | 0.126 | 0.157 |   0.241 |    0.248 | 
     | sb_1b/out_0_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.126 | 0.001 |   0.242 |    0.249 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.143 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.141 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.100 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.096 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.044 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.043 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.092
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.254
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T0[0] ^ |                            | 0.132 |       |   0.067 |    0.076 | 
     | sb_1b                    | in_2_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.106 |    0.115 | 
     | sb_1b/U91                |                    | MUX4D0BWP40                | 0.134 | 0.039 |   0.106 |    0.115 | 
     | sb_1b/U91                | I1 ^ -> Z ^        | MUX4D0BWP40                | 0.081 | 0.147 |   0.254 |    0.262 | 
     | sb_1b/out_0_0_id1_reg_0_ |                    | EDFQD1BWP40                | 0.081 | 0.000 |   0.254 |    0.262 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.144 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.142 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.101 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.097 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.045 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.044 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.093
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.250
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T1[0] ^ |                            | 0.120 |       |   0.064 |    0.075 | 
     | sb_1b                    | in_2_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.089 |    0.100 | 
     | sb_1b/U83                |                    | MUX4D1BWP40                | 0.122 | 0.025 |   0.089 |    0.100 | 
     | sb_1b/U83                | I2 ^ -> Z ^        | MUX4D1BWP40                | 0.082 | 0.162 |   0.250 |    0.261 | 
     | sb_1b/out_3_1_id1_reg_0_ |                    | EDFQD1BWP40                | 0.082 | 0.000 |   0.250 |    0.262 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.147 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.144 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.104 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.100 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.048 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.047 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.096
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.246
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T1[0] ^ |                            | 0.120 |       |   0.064 |    0.075 | 
     | sb_1b                    | in_2_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.088 |    0.100 | 
     | sb_1b/U70                |                    | AOI22D1BWP40               | 0.122 | 0.025 |   0.088 |    0.100 | 
     | sb_1b/U70                | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.076 | 0.071 |   0.159 |    0.171 | 
     | sb_1b/U21                |                    | AOI22D2BWP40               | 0.076 | 0.000 |   0.159 |    0.171 | 
     | sb_1b/U21                | A2 v -> ZN ^       | AOI22D2BWP40               | 0.093 | 0.087 |   0.246 |    0.258 | 
     | sb_1b/out_1_1_id1_reg_0_ |                    | EDFQD1BWP40                | 0.093 | 0.000 |   0.246 |    0.258 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.147 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.145 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.104 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.100 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.048 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.036 |   -0.047 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.096
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.246
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.061
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T2[0] ^ |                            | 0.113 |       |   0.061 |    0.073 | 
     | sb_1b                    | in_2_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.084 |    0.096 | 
     | sb_1b/U65                |                    | AOI22D0BWP40               | 0.113 | 0.023 |   0.084 |    0.096 | 
     | sb_1b/U65                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.083 | 0.078 |   0.162 |    0.174 | 
     | sb_1b/U16                |                    | AOI22D1BWP40               | 0.083 | 0.000 |   0.162 |    0.174 | 
     | sb_1b/U16                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.092 | 0.084 |   0.246 |    0.258 | 
     | sb_1b/out_1_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.092 | 0.000 |   0.246 |    0.258 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.148 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.145 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.105 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.101 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.049 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.036 |   -0.048 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.093
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.261
- Arrival Time                  0.249
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T3[0] ^ |                            | 0.117 |       |   0.062 |    0.075 | 
     | sb_1b                    | in_2_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.094 |    0.107 | 
     | sb_1b/U85                |                    | MUX4D0BWP40                | 0.118 | 0.032 |   0.094 |    0.107 | 
     | sb_1b/U85                | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.083 | 0.154 |   0.248 |    0.261 | 
     | sb_1b/out_3_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.083 | 0.000 |   0.249 |    0.261 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.148 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.146 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.105 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.101 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.049 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.048 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.090
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.264
- Arrival Time                  0.250
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.055
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T4[0] ^ |                            | 0.123 |       |   0.065 |    0.079 | 
     | sb_1b                    | in_2_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.098 |    0.112 | 
     | sb_1b/U74                |                    | MUX4D0BWP40                | 0.125 | 0.033 |   0.098 |    0.112 | 
     | sb_1b/U74                | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.074 | 0.152 |   0.250 |    0.264 | 
     | sb_1b/out_3_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.074 | 0.000 |   0.250 |    0.264 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.150 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.147 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.107 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.103 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.050 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.049 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.336
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.044 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.040 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.039 | 
     | sb_1b/out_3_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.040 | 
     | sb_1b/out_3_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.067 | 0.180 |   0.206 |    0.220 | 
     | sb_1b/FE_RC_3_0          |              | AOI22D3BWP40               | 0.067 | 0.000 |   0.206 |    0.220 | 
     | sb_1b/FE_RC_3_0          | A2 ^ -> ZN v | AOI22D3BWP40               | 0.041 | 0.042 |   0.248 |    0.262 | 
     | sb_1b/FE_RC_23_0         |              | INVD2BWP40                 | 0.041 | 0.000 |   0.248 |    0.262 | 
     | sb_1b/FE_RC_23_0         | I v -> ZN ^  | INVD2BWP40                 | 0.119 | 0.086 |   0.334 |    0.348 | 
     | sb_1b                    | out_3_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.336 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.119 | 0.002 |   0.336 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.043 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.039 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.040 | 
     | sb_1b/out_0_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.041 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.027 | 0.165 |   0.191 |    0.206 | 
     | sb_1b/FE_RC_19_0         |              | AOI22D3BWP40               | 0.027 | 0.000 |   0.191 |    0.207 | 
     | sb_1b/FE_RC_19_0         | A2 v -> ZN ^ | AOI22D3BWP40               | 0.106 | 0.082 |   0.273 |    0.288 | 
     | sb_1b/FE_RC_20_0         |              | INVD3BWP40                 | 0.106 | 0.001 |   0.274 |    0.290 | 
     | sb_1b/FE_RC_20_0         | I ^ -> ZN v  | INVD3BWP40                 | 0.056 | 0.059 |   0.334 |    0.349 | 
     | sb_1b                    | out_0_1[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.335 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.056 | 0.001 |   0.335 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |              |                            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                           | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013       |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.107 | 
     | CTS_ccl_a_buf_00013       | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.043 | 
     | CTS_ccl_a_buf_00006       |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.039 | 
     | CTS_ccl_a_buf_00006       | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.041 | 
     | sb_1b/out_1_0_id1_reg_0_  |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.041 | 
     | sb_1b/out_1_0_id1_reg_0_  | CP ^ -> Q ^  | EDFQD1BWP40                | 0.030 | 0.155 |   0.181 |    0.197 | 
     | sb_1b/U7                  |              | MUX2D1BWP40                | 0.030 | 0.000 |   0.181 |    0.197 | 
     | sb_1b/U7                  | I1 ^ -> Z ^  | MUX2D1BWP40                | 0.063 | 0.072 |   0.253 |    0.269 | 
     | sb_1b                     | out_1_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.254 |    0.269 | 
     | FE_OFC80_out_BUS1_S1_T0_0 |              | CKBD4BWP40                 | 0.063 | 0.000 |   0.254 |    0.269 | 
     | FE_OFC80_out_BUS1_S1_T0_0 | I ^ -> Z ^   | CKBD4BWP40                 | 0.088 | 0.076 |   0.330 |    0.345 | 
     |                           |              | pe_tile_new_unq1           | 0.088 | 0.005 |   0.335 |    0.350 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.098
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.240
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T3[0] ^ |                            | 0.117 |       |   0.062 |    0.079 | 
     | sb_1b                    | in_2_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.094 |    0.111 | 
     | sb_1b/U89                |                    | MUX4D1BWP40                | 0.118 | 0.032 |   0.094 |    0.111 | 
     | sb_1b/U89                | I1 ^ -> Z ^        | MUX4D1BWP40                | 0.098 | 0.145 |   0.239 |    0.256 | 
     | sb_1b/out_0_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.098 | 0.001 |   0.240 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.152 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.150 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.109 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.106 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.053 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.036 |   -0.053 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.105 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.040 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.037 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.043 | 
     | sb_1b/out_3_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.044 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.035 | 0.171 |   0.197 |    0.215 | 
     | sb_1b/FE_RC_1_0          |              | AOI22D1BWP40               | 0.035 | 0.000 |   0.197 |    0.215 | 
     | sb_1b/FE_RC_1_0          | A1 v -> ZN ^ | AOI22D1BWP40               | 0.093 | 0.065 |   0.262 |    0.280 | 
     | sb_1b/FE_RC_11_0         |              | INVD2BWP40                 | 0.093 | 0.000 |   0.262 |    0.280 | 
     | sb_1b/FE_RC_11_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.067 | 0.069 |   0.331 |    0.349 | 
     | sb_1b                    | out_3_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.332 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.067 | 0.001 |   0.332 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.039 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.036 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.044 | 
     | sb_1b/out_1_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.044 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.053 | 0.170 |   0.196 |    0.215 | 
     | sb_1b/U17                |              | MUX2D3BWP40                | 0.053 | 0.000 |   0.196 |    0.215 | 
     | sb_1b/U17                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.136 | 0.127 |   0.323 |    0.342 | 
     | sb_1b                    | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.331 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.137 | 0.008 |   0.331 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.103 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.101 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.036 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.032 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.047 | 
     | sb_1b/out_3_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.048 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.071 | 0.184 |   0.210 |    0.232 | 
     | sb_1b/U76                |              | MUX2D2BWP40                | 0.071 | 0.000 |   0.211 |    0.233 | 
     | sb_1b/U76                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.110 | 0.116 |   0.327 |    0.349 | 
     | sb_1b                    | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.328 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.110 | 0.001 |   0.328 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.325
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.101 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.098 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.034 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.030 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.050 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.050 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.054 | 0.171 |   0.196 |    0.221 | 
     | sb_1b/U90                |              | MUX2D2BWP40                | 0.054 | 0.000 |   0.196 |    0.221 | 
     | sb_1b/U90                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.141 | 0.125 |   0.322 |    0.346 | 
     | sb_1b                    | out_0_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.325 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.141 | 0.004 |   0.325 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.323
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.096 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.031 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.028 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.052 | 
     | sb_1b/out_3_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.053 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.066 | 0.177 |   0.203 |    0.230 | 
     | sb_1b/FE_RC_7_0          |              | AOI22D3BWP40               | 0.066 | 0.000 |   0.204 |    0.231 | 
     | sb_1b/FE_RC_7_0          | A2 ^ -> ZN v | AOI22D3BWP40               | 0.038 | 0.038 |   0.242 |    0.269 | 
     | sb_1b/FE_RC_8_0          |              | INVD2BWP40                 | 0.038 | 0.000 |   0.242 |    0.269 | 
     | sb_1b/FE_RC_8_0          | I v -> ZN ^  | INVD2BWP40                 | 0.115 | 0.079 |   0.322 |    0.348 | 
     | sb_1b                    | out_3_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.323 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.115 | 0.002 |   0.323 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.323
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.095 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.031 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.027 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.052 | 
     | sb_1b/out_2_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.054 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.045 | 0.165 |   0.192 |    0.219 | 
     | sb_1b/U46                |              | MUX2D4BWP40                | 0.045 | 0.000 |   0.192 |    0.219 | 
     | sb_1b/U46                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.127 | 0.117 |   0.309 |    0.336 | 
     | sb_1b                    | out_2_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.323 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.130 | 0.014 |   0.323 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.323
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.098 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.095 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.031 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.027 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.053 | 
     | sb_1b/out_3_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.054 | 
     | sb_1b/out_3_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.034 | 0.170 |   0.196 |    0.224 | 
     | sb_1b/FE_RC_0_0          |              | AOI22D2BWP40               | 0.034 | 0.000 |   0.197 |    0.224 | 
     | sb_1b/FE_RC_0_0          | A1 v -> ZN ^ | AOI22D2BWP40               | 0.077 | 0.063 |   0.259 |    0.287 | 
     | sb_1b/FE_RC_17_0         |              | INVD2BWP40                 | 0.077 | 0.000 |   0.259 |    0.287 | 
     | sb_1b/FE_RC_17_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.064 | 0.062 |   0.322 |    0.349 | 
     | sb_1b                    | out_3_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.323 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.064 | 0.001 |   0.323 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.320
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.095 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.093 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.028 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.024 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.055 | 
     | sb_1b/out_1_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.056 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.042 | 0.164 |   0.190 |    0.220 | 
     | sb_1b/U33                |              | MUX2D3BWP40                | 0.042 | 0.000 |   0.190 |    0.220 | 
     | sb_1b/U33                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.133 | 0.122 |   0.312 |    0.342 | 
     | sb_1b                    | out_1_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.320 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.134 | 0.008 |   0.320 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.094
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.261
- Arrival Time                  0.226
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T4[0] ^ |                            | 0.108 |       |   0.060 |    0.095 | 
     | sb_1b                    | in_1_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.075 |    0.110 | 
     | sb_1b/U30                |                    | AOI22D0BWP40               | 0.108 | 0.015 |   0.075 |    0.110 | 
     | sb_1b/U30                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.082 | 0.071 |   0.146 |    0.181 | 
     | sb_1b/U57                |                    | AOI22D2BWP40               | 0.082 | 0.000 |   0.146 |    0.181 | 
     | sb_1b/U57                | A2 v -> ZN ^       | AOI22D2BWP40               | 0.085 | 0.080 |   0.226 |    0.261 | 
     | sb_1b/out_2_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.085 | 0.000 |   0.226 |    0.261 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.171 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.168 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.127 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.124 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.071 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.070 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.315
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.090 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.088 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.023 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.020 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.060 | 
     | sb_1b/out_1_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.061 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.035 | 0.158 |   0.184 |    0.219 | 
     | sb_1b/U27                |              | MUX2D3BWP40                | 0.035 | 0.000 |   0.184 |    0.219 | 
     | sb_1b/U27                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.134 | 0.124 |   0.307 |    0.342 | 
     | sb_1b                    | out_1_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.315 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.135 | 0.008 |   0.315 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.095
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.259
- Arrival Time                  0.223
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T1[0] ^ |                            | 0.120 |       |   0.064 |    0.100 | 
     | sb_1b                    | in_2_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.088 |    0.124 | 
     | sb_1b/U87                |                    | MUX4D1BWP40                | 0.122 | 0.024 |   0.088 |    0.124 | 
     | sb_1b/U87                | I1 ^ -> Z ^        | MUX4D1BWP40                | 0.090 | 0.135 |   0.223 |    0.259 | 
     | sb_1b/out_0_1_id1_reg_0_ |                    | EDFQD1BWP40                | 0.090 | 0.000 |   0.223 |    0.259 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.172 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.169 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.129 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.125 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.072 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.036 |   -0.072 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.314
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.089 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.087 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.022 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.018 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.061 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.062 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.038 | 0.163 |   0.189 |    0.225 | 
     | sb_1b/U80                |              | CKMUX2D2BWP40              | 0.038 | 0.000 |   0.189 |    0.225 | 
     | sb_1b/U80                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.126 | 0.123 |   0.311 |    0.347 | 
     | sb_1b                    | out_0_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.314 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.127 | 0.002 |   0.314 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.314
= Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.089 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.086 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.022 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.018 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.061 | 
     | sb_1b/out_1_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.062 | 
     | sb_1b/out_1_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.052 | 0.169 |   0.195 |    0.231 | 
     | sb_1b/U22                |              | MUX2D4BWP40                | 0.052 | 0.000 |   0.195 |    0.231 | 
     | sb_1b/U22                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.108 | 0.109 |   0.304 |    0.340 | 
     | sb_1b                    | out_1_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.314 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.110 | 0.010 |   0.314 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.310
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.070 |       |  -0.125 |   -0.085 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |   -0.082 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.065 |  -0.058 |   -0.018 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.004 |  -0.054 |   -0.014 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.094 | 0.080 |   0.025 |    0.066 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.094 | 0.001 |   0.026 |    0.067 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.034 | 0.158 |   0.184 |    0.224 | 
     | sb_1b/U92                |              | CKMUX2D2BWP40              | 0.034 | 0.000 |   0.184 |    0.224 | 
     | sb_1b/U92                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.126 | 0.123 |   0.307 |    0.348 | 
     | sb_1b                    | out_0_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.310 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.126 | 0.002 |   0.310 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.092
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.263
- Arrival Time                  0.219
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.045
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T2[0] ^ |                            | 0.073 |       |   0.045 |    0.089 | 
     | sb_1b                    | in_1_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.050 |    0.094 | 
     | sb_1b/U40                |                    | AOI22D1BWP40               | 0.074 | 0.006 |   0.050 |    0.094 | 
     | sb_1b/U40                | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.066 | 0.047 |   0.097 |    0.141 | 
     | sb_1b/FE_RC_4_0          |                    | MUX2ND1BWP40               | 0.066 | 0.000 |   0.097 |    0.141 | 
     | sb_1b/FE_RC_4_0          | I1 v -> ZN ^       | MUX2ND1BWP40               | 0.079 | 0.121 |   0.218 |    0.262 | 
     | sb_1b/out_2_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.079 | 0.000 |   0.219 |    0.263 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.180 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.177 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.136 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.133 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.080 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.079 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.095
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.259
- Arrival Time                  0.199
= Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T3[0] ^ |                            | 0.078 |       |   0.047 |    0.107 | 
     | sb_1b                    | in_1_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.055 |    0.115 | 
     | sb_1b/U35                |                    | AOI22D0BWP40               | 0.078 | 0.008 |   0.055 |    0.115 | 
     | sb_1b/U35                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.079 | 0.061 |   0.116 |    0.176 | 
     | sb_1b/U51                |                    | AOI22D2BWP40               | 0.079 | 0.000 |   0.116 |    0.176 | 
     | sb_1b/U51                | A2 v -> ZN ^       | AOI22D2BWP40               | 0.091 | 0.083 |   0.199 |    0.259 | 
     | sb_1b/out_2_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.091 | 0.000 |   0.199 |    0.259 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.136 |   -0.196 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.048 | 0.002 |  -0.133 |   -0.193 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.034 | 0.041 |  -0.092 |   -0.152 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.035 | 0.004 |  -0.089 |   -0.149 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.064 | 0.052 |  -0.036 |   -0.096 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.064 | 0.001 |  -0.035 |   -0.095 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                          (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.027
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.273
- Arrival Time                  3.772
= Slack Time                    0.501
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    0.376 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.377 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.443 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.448 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    0.448 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    0.532 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    0.533 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    0.699 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    0.699 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    0.779 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    0.782 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    0.869 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    0.869 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.053 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.054 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.282 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    1.443 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    1.444 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    1.599 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    1.599 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    1.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    1.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    1.787 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    1.787 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    1.841 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    1.841 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    1.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    1.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    1.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    1.985 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.066 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.066 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.110 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.110 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.152 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.152 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.232 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.232 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.287 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.353 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.353 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    2.412 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    2.412 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    2.473 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    2.473 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    2.521 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    2.521 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    2.579 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    2.579 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    2.630 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    2.630 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    2.703 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    2.703 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    2.757 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    2.757 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    2.826 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    2.826 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    2.877 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    2.877 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    2.941 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    2.941 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    2.994 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    2.994 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.097 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.097 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.163 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    3.163 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    3.235 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    3.235 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    3.284 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D0BWP40                    | 0.050 | 0.000 |   2.784 |    3.284 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D0BWP40                    | 0.075 | 0.059 |   2.843 |    3.344 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.075 | 0.000 |   2.843 |    3.344 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD1BWP40                      | 0.030 | 0.031 |   2.874 |    3.375 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.030 | 0.000 |   2.874 |    3.375 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.051 | 0.104 |   2.979 |    3.479 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.051 | 0.000 |   2.979 |    3.479 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.050 | 0.111 |   3.090 |    3.590 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.050 | 0.000 |   3.090 |    3.590 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.047 | 0.108 |   3.197 |    3.698 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.047 | 0.000 |   3.197 |    3.698 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> CO v | FA1D0BWP40                      | 0.050 | 0.112 |   3.309 |    3.810 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  |              | XOR2D0BWP40                     | 0.050 | 0.000 |   3.309 |    3.810 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  | A1 v -> Z v  | XOR2D0BWP40                     | 0.058 | 0.089 |   3.398 |    3.899 | 
     | test_pe/test_pe_comp/U69                           |              | AOI211D1BWP40                   | 0.058 | 0.000 |   3.398 |    3.899 | 
     | test_pe/test_pe_comp/U69                           | A1 v -> ZN ^ | AOI211D1BWP40                   | 0.085 | 0.063 |   3.461 |    3.962 | 
     | test_pe/test_pe_comp/U70                           |              | OAI211D1BWP40                   | 0.085 | 0.000 |   3.461 |    3.962 | 
     | test_pe/test_pe_comp/U70                           | C ^ -> ZN v  | OAI211D1BWP40                   | 0.173 | 0.113 |   3.574 |    4.075 | 
     | test_pe/U56                                        |              | CKND1BWP40                      | 0.173 | 0.000 |   3.574 |    4.075 | 
     | test_pe/U56                                        | I v -> ZN ^  | CKND1BWP40                      | 0.064 | 0.062 |   3.636 |    4.137 | 
     | test_pe/U201                                       |              | OAI22D0BWP40                    | 0.064 | 0.000 |   3.636 |    4.137 | 
     | test_pe/U201                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.080 | 0.040 |   3.676 |    4.177 | 
     | test_pe/test_opt_reg_file/U19                      |              | AO22D0BWP40                     | 0.080 | 0.000 |   3.676 |    4.177 | 
     | test_pe/test_opt_reg_file/U19                      | A2 v -> Z v  | AO22D0BWP40                     | 0.038 | 0.096 |   3.772 |    4.273 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |              | DFCNQD1BWP40                    | 0.038 | 0.000 |   3.772 |    4.273 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -0.636 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.635 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.593 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.589 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -0.589 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -0.536 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.035 |   -0.535 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (^) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                          (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.037
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.263
- Arrival Time                  3.650
= Slack Time                    0.613
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    0.488 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.490 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.555 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.560 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    0.560 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    0.644 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    0.645 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    0.811 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    0.811 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    0.891 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    0.894 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    0.981 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    0.981 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.166 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.166 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.393 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.394 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    1.555 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    1.556 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    1.711 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    1.711 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    1.849 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    1.849 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    1.899 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    1.899 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    1.953 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    1.953 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    2.030 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    2.030 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    2.097 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    2.098 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.178 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.178 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.222 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.222 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.264 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.264 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.344 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.344 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.399 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.465 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.466 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    2.525 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    2.525 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    2.586 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    2.586 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    2.633 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    2.633 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    2.691 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    2.691 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    2.742 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    2.742 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    2.815 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    2.815 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    2.869 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    2.869 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    2.938 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    2.938 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    2.989 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    2.989 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    3.053 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    3.054 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    3.106 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    3.106 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.209 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.209 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.275 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    3.275 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    3.348 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    3.348 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    3.396 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D0BWP40                    | 0.050 | 0.000 |   2.784 |    3.396 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D0BWP40                    | 0.075 | 0.059 |   2.843 |    3.456 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.075 | 0.000 |   2.843 |    3.456 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD1BWP40                      | 0.030 | 0.031 |   2.874 |    3.487 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.030 | 0.000 |   2.874 |    3.487 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.051 | 0.104 |   2.979 |    3.591 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.051 | 0.000 |   2.979 |    3.592 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.050 | 0.111 |   3.090 |    3.702 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.050 | 0.000 |   3.090 |    3.703 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.047 | 0.108 |   3.197 |    3.810 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.047 | 0.000 |   3.197 |    3.810 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> S ^  | FA1D0BWP40                      | 0.068 | 0.163 |   3.360 |    3.973 | 
     | test_pe/test_pe_comp/FE_OFC69_mult_res_30          |              | INVD1BWP40                      | 0.068 | 0.000 |   3.360 |    3.973 | 
     | test_pe/test_pe_comp/FE_OFC69_mult_res_30          | I ^ -> ZN v  | INVD1BWP40                      | 0.032 | 0.034 |   3.394 |    4.007 | 
     | test_pe/test_pe_comp/U187                          |              | OAI211D1BWP40                   | 0.032 | 0.000 |   3.394 |    4.007 | 
     | test_pe/test_pe_comp/U187                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.095 | 0.056 |   3.451 |    4.064 | 
     | test_pe/FE_OFC81_comp_res_14                       |              | INVD1BWP40                      | 0.095 | 0.000 |   3.451 |    4.064 | 
     | test_pe/FE_OFC81_comp_res_14                       | I ^ -> ZN v  | INVD1BWP40                      | 0.035 | 0.035 |   3.486 |    4.098 | 
     | test_pe/U191                                       |              | OAI22D0BWP40                    | 0.035 | 0.000 |   3.486 |    4.098 | 
     | test_pe/U191                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.129 | 0.071 |   3.557 |    4.170 | 
     | test_pe/test_opt_reg_file/U14                      |              | AO22D0BWP40                     | 0.129 | 0.000 |   3.557 |    4.170 | 
     | test_pe/test_opt_reg_file/U14                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.049 | 0.093 |   3.650 |    4.263 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.049 | 0.000 |   3.650 |    4.263 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -0.748 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.747 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.705 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.701 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -0.701 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -0.648 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.035 |   -0.647 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (^) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                          (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.035
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.265
- Arrival Time                  3.537
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    0.603 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.605 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.671 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.675 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    0.675 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    0.759 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    0.760 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    0.926 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    0.926 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    1.006 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    1.009 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    1.096 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    1.096 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.282 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.508 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.509 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    1.671 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    1.671 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    1.827 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    1.827 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    1.965 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    1.965 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    2.015 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    2.015 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    2.068 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    2.068 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    2.145 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    2.145 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    2.213 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    2.213 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.294 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.294 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.338 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.338 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.380 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.380 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.459 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.459 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.514 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.515 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.581 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.581 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    2.640 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    2.640 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    2.701 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    2.701 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    2.749 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    2.749 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    2.807 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    2.807 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    2.858 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    2.858 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    2.930 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    2.930 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    2.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    2.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    3.054 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    3.054 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    3.105 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    3.105 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    3.169 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    3.169 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    3.221 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    3.221 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.325 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.325 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.390 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    3.390 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    3.463 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    3.463 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    3.512 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D0BWP40                    | 0.050 | 0.000 |   2.784 |    3.512 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D0BWP40                    | 0.075 | 0.059 |   2.843 |    3.571 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.075 | 0.000 |   2.843 |    3.571 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD1BWP40                      | 0.030 | 0.031 |   2.874 |    3.602 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.030 | 0.000 |   2.874 |    3.602 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.051 | 0.104 |   2.979 |    3.707 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.051 | 0.000 |   2.979 |    3.707 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.050 | 0.111 |   3.090 |    3.818 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.050 | 0.000 |   3.090 |    3.818 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> S ^  | FA1D0BWP40                      | 0.080 | 0.176 |   3.265 |    3.994 | 
     | test_pe/test_pe_comp/FE_OFC545_mult_res_29         |              | INVD1BWP40                      | 0.080 | 0.000 |   3.266 |    3.994 | 
     | test_pe/test_pe_comp/FE_OFC545_mult_res_29         | I ^ -> ZN v  | INVD1BWP40                      | 0.029 | 0.030 |   3.296 |    4.024 | 
     | test_pe/test_pe_comp/U167                          |              | OAI211D1BWP40                   | 0.029 | 0.000 |   3.296 |    4.024 | 
     | test_pe/test_pe_comp/U167                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.080 | 0.045 |   3.341 |    4.069 | 
     | test_pe/FE_OFC43_comp_res_13                       |              | INVD1BWP40                      | 0.080 | 0.000 |   3.341 |    4.069 | 
     | test_pe/FE_OFC43_comp_res_13                       | I ^ -> ZN v  | INVD1BWP40                      | 0.041 | 0.046 |   3.387 |    4.115 | 
     | test_pe/U199                                       |              | OAI22D0BWP40                    | 0.041 | 0.000 |   3.387 |    4.115 | 
     | test_pe/U199                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.119 | 0.065 |   3.452 |    4.180 | 
     | test_pe/test_opt_reg_file/U18                      |              | AO22D0BWP40                     | 0.119 | 0.000 |   3.452 |    4.180 | 
     | test_pe/test_opt_reg_file/U18                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.043 | 0.085 |   3.537 |    4.265 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.043 | 0.000 |   3.537 |    4.265 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -0.864 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.862 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.821 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.817 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -0.817 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -0.764 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.035 |   -0.763 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (^) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                          (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.036
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.264
- Arrival Time                  3.469
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    0.670 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.672 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.738 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.742 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    0.742 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    0.826 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    0.827 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    0.994 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    0.994 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    1.073 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    1.076 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    1.163 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    1.164 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.348 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.575 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.576 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    1.738 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    1.738 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    1.894 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    1.894 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    2.032 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    2.032 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    2.082 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    2.082 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    2.135 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    2.135 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    2.212 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    2.212 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    2.280 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    2.280 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.361 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.361 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.405 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.405 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.447 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.447 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.526 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.526 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.582 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.582 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.648 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.648 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    2.707 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    2.707 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    2.768 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    2.768 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    2.816 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    2.816 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    2.874 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    2.874 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    2.925 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    2.925 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    2.997 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    2.997 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    3.052 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    3.052 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    3.121 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    3.121 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    3.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    3.172 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    3.236 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    3.236 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    3.288 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    3.288 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.392 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.392 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.457 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    3.457 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    3.530 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    3.530 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    3.579 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D0BWP40                    | 0.050 | 0.000 |   2.784 |    3.579 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D0BWP40                    | 0.075 | 0.059 |   2.843 |    3.638 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.075 | 0.000 |   2.843 |    3.638 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD1BWP40                      | 0.030 | 0.031 |   2.874 |    3.670 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.030 | 0.000 |   2.874 |    3.670 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.051 | 0.104 |   2.979 |    3.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.051 | 0.000 |   2.979 |    3.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> S ^  | FA1D0BWP40                      | 0.104 | 0.193 |   3.171 |    3.967 | 
     | test_pe/test_pe_comp/U168                          |              | CKND1BWP40                      | 0.104 | 0.000 |   3.171 |    3.967 | 
     | test_pe/test_pe_comp/U168                          | I ^ -> ZN v  | CKND1BWP40                      | 0.034 | 0.033 |   3.205 |    4.000 | 
     | test_pe/test_pe_comp/U177                          |              | OAI211D1BWP40                   | 0.034 | 0.000 |   3.205 |    4.000 | 
     | test_pe/test_pe_comp/U177                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.101 | 0.061 |   3.266 |    4.061 | 
     | test_pe/FE_OFC49_comp_res_12                       |              | INVD1BWP40                      | 0.101 | 0.000 |   3.266 |    4.061 | 
     | test_pe/FE_OFC49_comp_res_12                       | I ^ -> ZN v  | INVD1BWP40                      | 0.043 | 0.047 |   3.313 |    4.108 | 
     | test_pe/U195                                       |              | OAI22D0BWP40                    | 0.043 | 0.000 |   3.313 |    4.109 | 
     | test_pe/U195                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.120 | 0.067 |   3.381 |    4.176 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40                     | 0.120 | 0.000 |   3.381 |    4.176 | 
     | test_pe/test_opt_reg_file/U16                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.046 | 0.088 |   3.469 |    4.264 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40                    | 0.046 | 0.000 |   3.469 |    4.264 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -0.931 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.929 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.888 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.884 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -0.884 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -0.831 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.035 |   -0.830 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (^) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                          (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.036
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.264
- Arrival Time                  3.401
= Slack Time                    0.862
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    0.737 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.739 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.805 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.809 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    0.809 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    0.893 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    0.894 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    1.061 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    1.061 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    1.140 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    1.143 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    1.230 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    1.231 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.415 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.416 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.642 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.643 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    1.805 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    1.805 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    1.961 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    1.961 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    2.099 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    2.099 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    2.149 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    2.149 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    2.202 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    2.202 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    2.279 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    2.279 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    2.347 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    2.347 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.428 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.428 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.472 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.472 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.514 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.514 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.593 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.593 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.715 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.715 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    2.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    2.774 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    2.835 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    2.835 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    2.883 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    2.883 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    2.941 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    2.941 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    2.992 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    2.992 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    3.064 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    3.064 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    3.119 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    3.119 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    3.188 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    3.188 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    3.239 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    3.239 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    3.303 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    3.303 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    3.355 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    3.355 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.459 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.459 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.524 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    3.524 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    3.597 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    3.597 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    3.646 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D0BWP40                    | 0.050 | 0.000 |   2.784 |    3.646 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D0BWP40                    | 0.075 | 0.059 |   2.843 |    3.705 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD1BWP40                      | 0.075 | 0.000 |   2.843 |    3.705 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD1BWP40                      | 0.030 | 0.031 |   2.874 |    3.737 | 
     | 40_n1611                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.030 | 0.000 |   2.874 |    3.737 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> S ^  | FA1D0BWP40                      | 0.119 | 0.197 |   3.071 |    3.933 | 
     | test_pe/test_pe_comp/U208                          |              | CKND1BWP40                      | 0.119 | 0.000 |   3.071 |    3.934 | 
     | test_pe/test_pe_comp/U208                          | I ^ -> ZN v  | CKND1BWP40                      | 0.043 | 0.044 |   3.115 |    3.978 | 
     | test_pe/test_pe_comp/U217                          |              | OAI211D1BWP40                   | 0.043 | 0.000 |   3.115 |    3.978 | 
     | test_pe/test_pe_comp/U217                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.112 | 0.076 |   3.191 |    4.053 | 
     | test_pe/U64                                        |              | CKND1BWP40                      | 0.112 | 0.000 |   3.191 |    4.053 | 
     | test_pe/U64                                        | I ^ -> ZN v  | CKND1BWP40                      | 0.047 | 0.050 |   3.241 |    4.104 | 
     | test_pe/U187                                       |              | OAI22D0BWP40                    | 0.047 | 0.000 |   3.241 |    4.104 | 
     | test_pe/U187                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.122 | 0.070 |   3.311 |    4.173 | 
     | test_pe/test_opt_reg_file/U12                      |              | AO22D0BWP40                     | 0.122 | 0.000 |   3.311 |    4.173 | 
     | test_pe/test_opt_reg_file/U12                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.047 | 0.090 |   3.401 |    4.264 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |              | DFCNQD1BWP40                    | 0.047 | 0.000 |   3.401 |    4.264 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -0.998 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.996 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.955 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.951 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -0.951 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -0.898 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.035 |   -0.897 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (^) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                          (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.036
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.265
- Arrival Time                  3.245
= Slack Time                    1.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    0.895 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.896 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.962 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.967 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    0.967 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    1.051 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    1.052 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    1.218 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    1.218 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    1.298 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    1.301 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    1.388 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    1.388 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.572 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.573 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.800 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.801 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    1.962 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    1.963 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    2.118 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    2.118 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    2.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    2.256 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    2.306 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    2.306 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    2.360 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    2.360 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    2.437 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    2.437 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    2.504 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    2.504 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.585 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.585 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.629 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.629 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.671 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.671 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.751 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.751 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.806 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.806 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.872 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.872 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    2.931 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    2.931 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    2.992 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    2.992 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    3.040 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    3.040 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    3.098 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    3.098 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    3.149 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    3.149 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    3.222 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    3.222 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    3.276 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    3.276 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    3.345 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    3.345 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    3.396 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    3.396 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    3.460 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    3.460 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    3.513 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    3.513 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.616 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.616 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.682 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    3.682 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    3.754 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  |              | OAI21D1BWP40                    | 0.090 | 0.000 |   2.735 |    3.755 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1355  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.049 |   2.783 |    3.803 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1373  |              | XNR2D0BWP40                     | 0.050 | 0.000 |   2.784 |    3.803 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1373  | A1 v -> ZN ^ | XNR2D0BWP40                     | 0.116 | 0.141 |   2.925 |    3.945 | 
     | test_pe/test_pe_comp/U218                          |              | CKND1BWP40                      | 0.116 | 0.000 |   2.925 |    3.945 | 
     | test_pe/test_pe_comp/U218                          | I ^ -> ZN v  | CKND1BWP40                      | 0.041 | 0.044 |   2.969 |    3.989 | 
     | test_pe/test_pe_comp/U227                          |              | OAI211D1BWP40                   | 0.041 | 0.000 |   2.969 |    3.989 | 
     | test_pe/test_pe_comp/U227                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.101 | 0.064 |   3.034 |    4.053 | 
     | test_pe/U66                                        |              | CKND1BWP40                      | 0.101 | 0.000 |   3.034 |    4.053 | 
     | test_pe/U66                                        | I ^ -> ZN v  | CKND1BWP40                      | 0.042 | 0.047 |   3.081 |    4.101 | 
     | test_pe/U197                                       |              | OAI22D0BWP40                    | 0.042 | 0.000 |   3.081 |    4.101 | 
     | test_pe/U197                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.130 | 0.074 |   3.155 |    4.175 | 
     | test_pe/test_opt_reg_file/U17                      |              | AO22D0BWP40                     | 0.130 | 0.000 |   3.155 |    4.175 | 
     | test_pe/test_opt_reg_file/U17                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.045 | 0.090 |   3.245 |    4.265 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |              | DFCNQD1BWP40                    | 0.045 | 0.000 |   3.245 |    4.265 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -1.155 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -1.154 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -1.112 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -1.108 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -1.108 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -1.055 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.034 |   -1.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
9_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                         (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.036
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.265
- Arrival Time                  3.167
= Slack Time                    1.098
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    0.973 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.975 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.040 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.045 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.045 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    1.129 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    1.130 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    1.296 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    1.296 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    1.376 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    1.379 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    1.466 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    1.466 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.651 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.651 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.878 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.879 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    2.040 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    2.041 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    2.196 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    2.196 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    2.334 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    2.334 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    2.384 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    2.384 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    2.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    2.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    2.515 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    2.515 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    2.582 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    2.583 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.663 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.663 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.707 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.707 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.749 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.749 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.829 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.829 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.884 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.884 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.950 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.951 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    3.010 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    3.010 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    3.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    3.071 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    3.118 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    3.118 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    3.176 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    3.176 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    3.227 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    3.227 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    3.300 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    3.300 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    3.354 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    3.354 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    3.423 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    3.423 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    3.474 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    3.474 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    3.538 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    3.539 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    3.591 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    3.591 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.694 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.694 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.760 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.068 | 0.000 |   2.662 |    3.760 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.090 | 0.073 |   2.735 |    3.833 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1354  |              | XOR2D0BWP40                     | 0.090 | 0.000 |   2.735 |    3.833 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1354  | A1 ^ -> Z ^  | XOR2D0BWP40                     | 0.093 | 0.115 |   2.850 |    3.948 | 
     | test_pe/test_pe_comp/U188                          |              | CKND1BWP40                      | 0.093 | 0.000 |   2.850 |    3.948 | 
     | test_pe/test_pe_comp/U188                          | I ^ -> ZN v  | CKND1BWP40                      | 0.039 | 0.044 |   2.894 |    3.992 | 
     | test_pe/test_pe_comp/U197                          |              | OAI211D1BWP40                   | 0.039 | 0.000 |   2.894 |    3.992 | 
     | test_pe/test_pe_comp/U197                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.094 | 0.058 |   2.952 |    4.050 | 
     | test_pe/U60                                        |              | CKND1BWP40                      | 0.094 | 0.000 |   2.952 |    4.050 | 
     | test_pe/U60                                        | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.044 |   2.996 |    4.094 | 
     | test_pe/U193                                       |              | OAI22D0BWP40                    | 0.040 | 0.000 |   2.996 |    4.094 | 
     | test_pe/U193                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.135 | 0.080 |   3.076 |    4.174 | 
     | test_pe/test_opt_reg_file/U15                      |              | AO22D0BWP40                     | 0.135 | 0.000 |   3.076 |    4.174 | 
     | test_pe/test_opt_reg_file/U15                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.045 | 0.091 |   3.167 |    4.265 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |              | DFCNQD1BWP40                    | 0.045 | 0.000 |   3.167 |    4.265 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -1.234 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -1.232 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -1.190 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -1.186 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -1.186 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -1.133 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.034 |   -1.132 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
8_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_0_/Q                         (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.035
+ Phase Shift                   4.300
+ CPPR Adjustment               0.035
= Required Time                 4.266
- Arrival Time                  3.128
= Slack Time                    1.138
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.070 |       |  -0.125 |    1.013 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    1.014 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    1.080 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    1.085 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD10BWP40                   | 0.053 | 0.004 |  -0.053 |    1.085 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.058 | 0.084 |   0.031 |    1.169 | 
     | test_pe/inp_code_reg_0_                            |              | DFCNQD1BWP40                    | 0.058 | 0.001 |   0.032 |    1.170 | 
     | test_pe/inp_code_reg_0_                            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.166 |   0.198 |    1.336 | 
     | test_pe/test_opt_reg_a/U2                          |              | IND2D4BWP40                     | 0.040 | 0.000 |   0.198 |    1.336 | 
     | test_pe/test_opt_reg_a/U2                          | A1 v -> ZN v | IND2D4BWP40                     | 0.080 | 0.080 |   0.278 |    1.416 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 |              | CKND2BWP40                      | 0.080 | 0.003 |   0.281 |    1.419 | 
     | test_pe/test_opt_reg_a/FE_OFC68_n1                 | I v -> ZN ^  | CKND2BWP40                      | 0.103 | 0.087 |   0.368 |    1.506 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D0BWP40                     | 0.103 | 0.000 |   0.368 |    1.506 | 
     | test_pe/test_opt_reg_a/U24                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.228 | 0.184 |   0.553 |    1.690 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   |              | XNR2D1BWP40                     | 0.228 | 0.001 |   0.553 |    1.691 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U773   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.294 | 0.227 |   0.780 |    1.918 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   |              | ND2D2BWP40                      | 0.294 | 0.001 |   0.781 |    1.919 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U783   | A2 ^ -> ZN v | ND2D2BWP40                      | 0.143 | 0.162 |   0.943 |    2.080 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   |              | OAI22D0BWP40                    | 0.143 | 0.001 |   0.943 |    2.081 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U785   | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.175 | 0.155 |   1.098 |    2.236 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   |              | HA1D0BWP40                      | 0.175 | 0.000 |   1.098 |    2.236 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U804   | A ^ -> S v   | HA1D0BWP40                      | 0.041 | 0.138 |   1.236 |    2.374 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   |              | NR2D1BWP40                      | 0.041 | 0.000 |   1.237 |    2.374 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U791   | A1 v -> ZN ^ | NR2D1BWP40                      | 0.064 | 0.050 |   1.287 |    2.424 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   |              | OAI21D0BWP40                    | 0.064 | 0.000 |   1.287 |    2.424 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U809   | A1 ^ -> ZN v | OAI21D0BWP40                    | 0.070 | 0.053 |   1.340 |    2.478 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   |              | AOI21D0BWP40                    | 0.070 | 0.000 |   1.340 |    2.478 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U829   | A2 v -> ZN ^ | AOI21D0BWP40                    | 0.091 | 0.077 |   1.417 |    2.555 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   |              | OAI21D0BWP40                    | 0.091 | 0.000 |   1.417 |    2.555 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U845   | A2 ^ -> ZN v | OAI21D0BWP40                    | 0.068 | 0.068 |   1.485 |    2.622 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO21D1BWP40                     | 0.068 | 0.000 |   1.485 |    2.622 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> Z v  | AO21D1BWP40                     | 0.025 | 0.081 |   1.566 |    2.703 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | INVD0BWP40                      | 0.025 | 0.000 |   1.566 |    2.703 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | I v -> ZN ^  | INVD0BWP40                      | 0.058 | 0.044 |   1.609 |    2.747 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   |              | OAI21D1BWP40                    | 0.058 | 0.000 |   1.609 |    2.747 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U870   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.049 | 0.042 |   1.652 |    2.789 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   |              | AOI21D1BWP40                    | 0.049 | 0.000 |   1.652 |    2.789 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U913   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.109 | 0.079 |   1.731 |    2.869 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   |              | OAI21D1BWP40                    | 0.109 | 0.000 |   1.731 |    2.869 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U935   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.055 |   1.786 |    2.924 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   |              | AOI21D1BWP40                    | 0.056 | 0.000 |   1.786 |    2.924 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U964   | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.066 |   1.853 |    2.990 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   |              | OAI21D1BWP40                    | 0.086 | 0.000 |   1.853 |    2.990 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U989   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.061 | 0.059 |   1.912 |    3.049 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  |              | AOI21D1BWP40                    | 0.061 | 0.000 |   1.912 |    3.049 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1021  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.061 |   1.973 |    3.110 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.074 | 0.000 |   1.973 |    3.110 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.048 |   2.020 |    3.158 | 
     | 0_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  |              | AOI21D1BWP40                    | 0.050 | 0.000 |   2.020 |    3.158 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1084  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.074 | 0.058 |   2.078 |    3.216 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  |              | OAI21D1BWP40                    | 0.074 | 0.000 |   2.078 |    3.216 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1086  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.051 |   2.129 |    3.267 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.129 |    3.267 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1118  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.098 | 0.073 |   2.202 |    3.340 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.098 | 0.000 |   2.202 |    3.340 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.055 | 0.055 |   2.257 |    3.394 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.055 | 0.000 |   2.257 |    3.394 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.091 | 0.069 |   2.325 |    3.463 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.091 | 0.000 |   2.326 |    3.463 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.052 | 0.051 |   2.377 |    3.514 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.052 | 0.000 |   2.377 |    3.514 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.084 | 0.064 |   2.441 |    3.578 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  |              | OAI21D1BWP40                    | 0.084 | 0.000 |   2.441 |    3.578 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1265  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.056 | 0.052 |   2.493 |    3.631 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.056 | 0.000 |   2.493 |    3.631 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.145 | 0.103 |   2.596 |    3.734 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.145 | 0.000 |   2.596 |    3.734 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.068 | 0.066 |   2.662 |    3.800 | 
     | 2_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1334  |              | XNR2D0BWP40                     | 0.068 | 0.000 |   2.662 |    3.800 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1334  | A1 v -> ZN ^ | XNR2D0BWP40                     | 0.112 | 0.149 |   2.811 |    3.948 | 
     | test_pe/test_pe_comp/U198                          |              | CKND1BWP40                      | 0.112 | 0.000 |   2.811 |    3.949 | 
     | test_pe/test_pe_comp/U198                          | I ^ -> ZN v  | CKND1BWP40                      | 0.046 | 0.049 |   2.860 |    3.998 | 
     | test_pe/test_pe_comp/U207                          |              | OAI211D1BWP40                   | 0.046 | 0.000 |   2.860 |    3.998 | 
     | test_pe/test_pe_comp/U207                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.097 | 0.063 |   2.923 |    4.060 | 
     | test_pe/U62                                        |              | CKND1BWP40                      | 0.097 | 0.000 |   2.923 |    4.060 | 
     | test_pe/U62                                        | I ^ -> ZN v  | CKND1BWP40                      | 0.043 | 0.047 |   2.969 |    4.107 | 
     | test_pe/U189                                       |              | OAI22D0BWP40                    | 0.043 | 0.000 |   2.970 |    4.107 | 
     | test_pe/U189                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.126 | 0.072 |   3.041 |    4.179 | 
     | test_pe/test_opt_reg_file/U13                      |              | AO22D0BWP40                     | 0.126 | 0.000 |   3.041 |    4.179 | 
     | test_pe/test_opt_reg_file/U13                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.042 | 0.087 |   3.128 |    4.266 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |              | DFCNQD1BWP40                    | 0.042 | 0.000 |   3.128 |    4.266 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.136 |   -1.273 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -1.272 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -1.230 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -1.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.037 | 0.004 |  -0.088 |   -1.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.052 | 0.053 |  -0.035 |   -1.173 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.052 | 0.001 |  -0.034 |   -1.172 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   read_data[8]                     (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_2_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    3.000
+ CPPR Adjustment               0.000
= Required Time                 3.000
- Arrival Time                  1.854
= Slack Time                    1.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^       |                            | 0.070 |       |  -0.125 |    1.021 | 
     | CTS_ccl_a_buf_00011                        |                | CKBD20BWP40                | 0.070 | 0.002 |  -0.123 |    1.023 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^     | CKBD20BWP40                | 0.052 | 0.066 |  -0.058 |    1.088 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |                | CKLNQD3BWP40               | 0.053 | 0.005 |  -0.053 |    1.093 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^    | CKLNQD3BWP40               | 0.079 | 0.083 |   0.030 |    1.176 | 
     | sb_wide/out_0_2_id1_bar_reg_8_             |                | DFQD0BWP40                 | 0.079 | 0.001 |   0.031 |    1.177 | 
     | sb_wide/out_0_2_id1_bar_reg_8_             | CP ^ -> Q ^    | DFQD0BWP40                 | 0.185 | 0.226 |   0.257 |    1.403 | 
     | sb_wide/U200                               |                | OAI22D0BWP40               | 0.185 | 0.000 |   0.257 |    1.403 | 
     | sb_wide/U200                               | B1 ^ -> ZN v   | OAI22D0BWP40               | 0.148 | 0.165 |   0.423 |    1.569 | 
     | sb_wide/U202                               |                | NR4D1BWP40                 | 0.148 | 0.000 |   0.423 |    1.569 | 
     | sb_wide/U202                               | A3 v -> ZN ^   | NR4D1BWP40                 | 0.384 | 0.325 |   0.747 |    1.893 | 
     | sb_wide/U208                               |                | ND2D0BWP40                 | 0.384 | 0.001 |   0.748 |    1.894 | 
     | sb_wide/U208                               | A1 ^ -> ZN v   | ND2D0BWP40                 | 0.220 | 0.261 |   1.009 |    2.155 | 
     | sb_wide/U209                               |                | OAI31D0BWP40               | 0.220 | 0.000 |   1.009 |    2.155 | 
     | sb_wide/U209                               | A3 v -> ZN ^   | OAI31D0BWP40               | 0.154 | 0.139 |   1.148 |    2.294 | 
     | sb_wide/U210                               |                | OAI211D0BWP40              | 0.154 | 0.000 |   1.148 |    2.294 | 
     | sb_wide/U210                               | C ^ -> ZN v    | OAI211D0BWP40              | 0.130 | 0.107 |   1.255 |    2.401 | 
     | sb_wide                                    | read_data[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   1.256 |    2.402 | 
     | U539                                       |                | AOI21D0BWP40               | 0.130 | 0.000 |   1.256 |    2.402 | 
     | U539                                       | A1 v -> ZN ^   | AOI21D0BWP40               | 0.346 | 0.394 |   1.649 |    2.795 | 
     | U540                                       |                | ND3D1BWP40                 | 0.346 | 0.001 |   1.650 |    2.796 | 
     | U540                                       | A3 ^ -> ZN v   | ND3D1BWP40                 | 0.190 | 0.203 |   1.853 |    2.999 | 
     |                                            |                | pe_tile_new_unq1           | 0.190 | 0.001 |   1.854 |    3.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 

