/*
* SEMIDRIVE Copyright Statement
* Copyright (c) SEMIDRIVE. All rights reserved
*
* This software and all rights therein are owned by SEMIDRIVE, and are
* protected by copyright law and other relevant laws, regulations and
* protection. Without SEMIDRIVE's prior written consent and/or related rights,
* please do not use this software or any potion thereof in any form or by any
* means. You may not reproduce, modify or distribute this software except in
* compliance with the License. Unless required by applicable law or agreed to
* in writing, software distributed under the License is distributed on
* an "AS IS" basis, WITHOUT WARRANTIES OF ANY KIND, either express or implied.
*
* You should have received a copy of the License along with this program.
* If not, see <http://www.semidrive.com/licenses/>.
*/

#ifndef _RST_INDEX_H_
#define _RST_INDEX_H_

#define RSTGEN_SF_CORE_RST_B_CR5_SF_INDEX 1
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SF_AW_INDEX 1
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SF_AR_INDEX 1
#define RSTGEN_SF_CORE_RST_B_BTI_SF_M0_INDEX 1
#define RSTGEN_SF_CORE_RST_B_BTI_SF_P0_INDEX 1
#define RSTGEN_SF_CORE_RST_B_BTI_SF_AHB_INDEX 1
#define RSTGEN_SF_CORE_RST_B_CR5_SP_NSYSPORESET_INDEX 2
#define RSTGEN_SF_CORE_RST_B_CR5_SP_NRESET1_INDEX 3
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SP_AW0_INDEX 2
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SP_AR0_INDEX 2
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SP_AW1_INDEX 3
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SP_AR1_INDEX 3
#define RSTGEN_SF_CORE_RST_B_BTI_SP_M0_INDEX 2
#define RSTGEN_SF_CORE_RST_B_BTI_SP_M1_INDEX 3
#define RSTGEN_SF_CORE_RST_B_BTI_SP_P0_INDEX 2
#define RSTGEN_SF_CORE_RST_B_BTI_SP_P1_INDEX 3
#define RSTGEN_SF_CORE_RST_B_CR5_SX_NSYSPORESET_INDEX 4
#define RSTGEN_SF_CORE_RST_B_CR5_SX_NRESET1_INDEX 5
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SX_AW0_INDEX 4
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SX_AR0_INDEX 4
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SX_AW1_INDEX 5
#define RSTGEN_SF_CORE_RST_B_REMAP_CR5_SX_AR1_INDEX 5
#define RSTGEN_SF_CORE_RST_B_BTI_SX_M0_INDEX 4
#define RSTGEN_SF_CORE_RST_B_BTI_SX_M1_INDEX 5
#define RSTGEN_SF_CORE_RST_B_BTI_SX_P0_INDEX 4
#define RSTGEN_SF_CORE_RST_B_BTI_SX_P1_INDEX 5
#define RSTGEN_SF_CORE_RST_B_SIGDLY_CR5_SX_IRQACK1_INDEX 5
#define RSTGEN_SF_CORE_RST_B_SYNC_CR5_SX_IRQ1_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_FAB_SF_INDEX 0
#define RSTGEN_SF_CORE_RST_B_FAB_SX_INDEX 4
#define RSTGEN_SF_CORE_RST_B_BTI_SX_AHB_INDEX 4
#define RSTGEN_SF_LATENT_RST_B_AHB2APB1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_AHB2APB2_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_AHB2APB3_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_AHB2APB4_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_APBMUX2_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_APBMUX3_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_APBMUX4_INDEX 3
#define RSTGEN_SF_LATENT_RST_B_IROMC_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_GPIO_SF_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_IOMUXC_SF_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_IOMUXC_SF_COMP_INDEX 3
#define RSTGEN_SF_LATENT_RST_B_MAC_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_SCR_BOOT_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_SCR_SF_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_WDT1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_WDT2_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_SEM1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_SEM2_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_VD_SF_DIG_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_IOC_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_EIC_SF_INDEX 3
#define RSTGEN_SF_LATENT_RST_B_EIC_BOOT_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_FUSE_LSP_CMP_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_UART1_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART2_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART3_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART4_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART5_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART6_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART7_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART8_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART9_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART10_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART11_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART12_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART13_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART14_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART15_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_UART16_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI1_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI2_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI3_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI4_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI5_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI6_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI7_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_SPI8_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C1_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C2_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C3_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C4_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C5_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C6_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C7_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_I2C8_INDEX 3
#define RSTGEN_SF_MODULE_RST_B_CANFD1_INDEX 0
#define RSTGEN_SF_MODULE_RST_B_CANFD2_INDEX 1
#define RSTGEN_SF_MODULE_RST_B_CANFD3_INDEX 2
#define RSTGEN_SF_MODULE_RST_B_CANFD4_INDEX 2
#define RSTGEN_SF_MODULE_RST_B_CANFD5_INDEX 3
#define RSTGEN_SF_MODULE_RST_B_CANFD6_INDEX 3
#define RSTGEN_SF_MODULE_RST_B_CANFD7_INDEX 3
#define RSTGEN_SF_MODULE_RST_B_CANFD8_INDEX 3
#define RSTGEN_SF_MODULE_RST_B_CANFD9_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD10_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD11_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD12_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD13_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD14_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD15_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD16_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_CANFD17_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_CANFD18_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_CANFD19_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_CANFD20_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_CANFD21_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_CANFD22_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_CANFD23_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_CANFD24_INDEX 5
#define RSTGEN_SF_LATENT_RST_B_ETMR1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_ETMR2_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_ETMR3_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_ETMR4_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_EPWM1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_EPWM2_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_EPWM3_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_EPWM4_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_IRAMC1_INDEX 4
#define RSTGEN_SF_MISSION_RST_B_IRAMC2_INDEX 4
#define RSTGEN_SF_MISSION_RST_B_IRAMC3_INDEX 4
#define RSTGEN_SF_MISSION_RST_B_IRAMC4_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_IRAM_MUX_INDEX 4
#define RSTGEN_SF_MODULE_RST_B_XSPI1_RST0_B_INDEX 10
#define RSTGEN_SF_MODULE_RST_B_XSPI1_RST1_B_INDEX 11
#define RSTGEN_SF_LATENT_RST_B_MPC_XSPI1A_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_MPC_XSPI1B_INDEX 0
#define RSTGEN_SF_MODULE_RST_B_AAPB_XSPI1A_INDEX 10
#define RSTGEN_SF_MODULE_RST_B_AAPB_XSPI1B_INDEX 11
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI1A_RD_INDEX 10
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI1A_WR_INDEX 10
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI1B_RD_INDEX 11
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI1B_WR_INDEX 11
#define RSTGEN_SF_MODULE_RST_B_XSPI2_RST0_B_INDEX 12
#define RSTGEN_SF_MODULE_RST_B_XSPI2_RST1_B_INDEX 13
#define RSTGEN_SF_MISSION_RST_B_SMC_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_MPC_XSPI2A_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_MPC_XSPI2B_INDEX 3
#define RSTGEN_SF_MODULE_RST_B_AAPB_XSPI2A_INDEX 12
#define RSTGEN_SF_MODULE_RST_B_AAPB_XSPI2B_INDEX 13
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI2A_RD_INDEX 12
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI2A_WR_INDEX 12
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI2B_RD_INDEX 13
#define RSTGEN_SF_MODULE_RST_B_ADMA_XSPI2B_WR_INDEX 13
#define RSTGEN_SF_MODULE_RST_B_DMA_SF_PRST0_B_INDEX 15
#define RSTGEN_SF_MODULE_RST_B_DMA_SF_MEM_RST0_B_INDEX 15
#define RSTGEN_SF_MODULE_RST_B_DMA_SF_PRST1_B_INDEX 16
#define RSTGEN_SF_MODULE_RST_B_DMA_SF_MEM_RST1_B_INDEX 16
#define RSTGEN_SF_MISSION_RST_B_FLEXRAY1_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_FLEXRAY2_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_APBMUX5_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_WDT3_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_WDT4_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_WDT5_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_WDT6_INDEX 3
#define RSTGEN_SF_MODULE_RST_B_ETH1_INDEX 17
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH1_S0_INDEX 17
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH1_S1_INDEX 17
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH1_S2_INDEX 17
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH1_S3_INDEX 17
#define RSTGEN_SF_MODULE_RST_B_ETH2_INDEX 18
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH2_S0_INDEX 18
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH2_S1_INDEX 18
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH2_S2_INDEX 18
#define RSTGEN_SF_MODULE_RST_B_ADMA_ETH2_S3_INDEX 18
#define RSTGEN_SF_MISSION_RST_B_PTB_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_FAB_SP_INDEX 5
#define RSTGEN_SF_MODULE_RST_B_GAMA1_INDEX 21
#define RSTGEN_SF_MODULE_RST_B_AHB_SYNCUP_GAMA1_INDEX 21
#define RSTGEN_SF_LATENT_RST_B_PPC_APBMUX2_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_PPC_APBMUX3_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_PPC_APBMUX4_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_PPC_APBMUX1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_MPC_ROMC_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_XB_SF_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_MPC_IRAMC1_INDEX 4
#define RSTGEN_SF_MISSION_RST_B_MPC_IRAMC2_INDEX 4
#define RSTGEN_SF_MISSION_RST_B_MPC_IRAMC3_INDEX 4
#define RSTGEN_SF_MISSION_RST_B_MPC_IRAMC4_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_MPC_CR5_SF_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_MPC_MB_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_MPC_CR5_SP0_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_MPC_CR5_SP1_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_PPC_APBMUX5_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_PLL1_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_PLL2_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_PLL3_INDEX 1
#define RSTGEN_SF_MODULE_RST_B_VIC1_INDEX 23
#define RSTGEN_SF_MODULE_RST_B_VIC1_MEM_INDEX 23
#define RSTGEN_SF_MODULE_RST_B_VIC2_HRST_B_INDEX 24
#define RSTGEN_SF_MODULE_RST_B_VIC2_MEM_INDEX 24
#define RSTGEN_SF_MODULE_RST_B_VIC2_SPLIT_HRST_B_INDEX 25
#define RSTGEN_SF_MODULE_RST_B_VIC2_SPLIT_MEM_INDEX 25
#define RSTGEN_SF_MISSION_RST_B_LDO_DIG_INDEX 8
#define RSTGEN_SF_MISSION_RST_B_DCDC1_INDEX 9
#define RSTGEN_SF_LATENT_RST_B_POR_SF_DIG_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_PT_SNS_SF_DIG_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_MPC_CR5_SX0_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_MPC_CR5_SX1_INDEX 0
#define RSTGEN_SF_MODULE_RST_B_VIC3_HRST_B_INDEX 27
#define RSTGEN_SF_MODULE_RST_B_VIC3_MEM_INDEX 27
#define RSTGEN_SF_MODULE_RST_B_VIC3_SPLIT_HRST_B_INDEX 28
#define RSTGEN_SF_MODULE_RST_B_VIC3_SPLIT_MEM_INDEX 28
#define RSTGEN_SF_MODULE_RST_B_XSPI_SLV_INDEX 29
#define RSTGEN_SF_MODULE_RST_B_MB_INDEX 30
#define RSTGEN_SF_MODULE_RST_B_MB_MEM_INDEX 30
#define RSTGEN_SF_MODULE_RST_B_XTRG_INDEX 31
#define RSTGEN_SF_LATENT_RST_B_MPC_VIC1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_MPC_VIC3A_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_MPC_VIC3B_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_MPC_VIC2A_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_MPC_VIC2B_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_MPC_GAMA1_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_MPC_GAMA2_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_ANA_SF_INDEX 2
#define RSTGEN_SF_LATENT_RST_B_BTM1_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_BTM2_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_BTM3_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_BTM4_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_BTM5_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_BTM6_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_EIC_SP_INDEX 5
#define RSTGEN_SF_LATENT_RST_B_AAPB_XSPI1A_INDEX 0
#define RSTGEN_SF_LATENT_RST_B_AAPB_XSPI1B_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_AAPB_XSPI2A_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_AAPB_XSPI2B_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_CSLITE_INDEX 5
#define RSTGEN_AP_MODULE_RST_B_CSI_INDEX 0
#define RSTGEN_AP_MODULE_RST_B_DC_INDEX 1
#define RSTGEN_AP_MODULE_RST_B_DC_MEM_INDEX 1
#define RSTGEN_AP_MODULE_RST_B_G2D_INDEX 2
#define RSTGEN_AP_MODULE_RST_B_G2D_MEM_INDEX 2
#define RSTGEN_AP_MISSION_RST_B_APBMUX7_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_DISP_MUX_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_FAB_AP_INDEX 1
#define RSTGEN_AP_MODULE_RST_B_SDRAMC_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_VD_AP_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_PLL4_INDEX 0
#define RSTGEN_AP_MISSION_RST_B_PLL5_INDEX 0
#define RSTGEN_AP_MISSION_RST_B_PLL_LVDS_INDEX 0
#define RSTGEN_AP_MISSION_RST_B_APBMUX6_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_GPIO_AP_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_IOMUXC_AP_INDEX 1
#define RSTGEN_AP_MODULE_RST_B_SACI1_INDEX 4
#define RSTGEN_AP_MODULE_RST_B_SACI2_INDEX 5
#define RSTGEN_AP_MISSION_RST_B_WDT8_INDEX 1
#define RSTGEN_AP_MODULE_RST_B_DMA_AP_INDEX 6
#define RSTGEN_AP_MODULE_RST_B_DMA_AP_MEM_INDEX 6
#define RSTGEN_AP_MODULE_RST_B_SEHC1_INDEX 7
#define RSTGEN_AP_MODULE_RST_B_SEHC2_INDEX 8
#define RSTGEN_AP_MISSION_RST_B_MPC_SEIP_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_MPC_SDRAMC_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_PPC_APBMUX6_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_PPC_APBMUX7_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_FAB_DISP_INDEX 1
#define RSTGEN_AP_MODULE_RST_B_USB_INDEX 9
#define RSTGEN_AP_MODULE_RST_B_SEIP_INDEX 10
#define RSTGEN_AP_MISSION_RST_B_AHBDEC_SEIP_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_PT_SNS_AP_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_POR_AP_INDEX 1
#define RSTGEN_AP_MODULE_RST_B_LVDS_SS_INDEX 12
#define RSTGEN_AP_MISSION_RST_B_SCR_AP_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_PMU_CORE_INDEX 0
#define RSTGEN_SF_CORE_RST_B_MB_CPU_RST_I_0_INDEX 1
#define RSTGEN_SF_CORE_RST_B_MB_CPU_RST_I_1_INDEX 2
#define RSTGEN_SF_CORE_RST_B_MB_CPU_RST_I_2_INDEX 3
#define RSTGEN_SF_CORE_RST_B_MB_CPU_RST_I_3_INDEX 4
#define RSTGEN_SF_CORE_RST_B_MB_CPU_RST_I_4_INDEX 5
#define RSTGEN_AP_MISSION_RST_B_RSTGEN_AP_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_AAHB_SPSF_SLV_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_AAHB_SPSF_MST_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_APB_MAC_SP_SLV_INDEX 5
#define RSTGEN_SF_MISSION_RST_B_APB_MAC_SP_MST_INDEX 5
#define RSTGEN_AP_MISSION_RST_B_APB_MAC_AP_SLV_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_APB_MAC_AP_MST_INDEX 1
#define RSTGEN_SF_LATENT_RST_B_APB_APBMUX1_SLV_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_APB_APBMUX1_MST_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_APB_PMUX2_DEC_SLV_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_APB_PMUX2_DEC_MST_INDEX 0
#define RSTGEN_SF_MISSION_RST_B_APB_APBMUX3_SLV_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_APB_APBMUX3_MST_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_APB_APBMUX4_SLV_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_APB_APBMUX4_MST_INDEX 3
#define RSTGEN_SF_MISSION_RST_B_APB_LDO_DIG_SLV_INDEX 8
#define RSTGEN_SF_MISSION_RST_B_APB_LDO_DIG_MST_INDEX 8
#define RSTGEN_SF_MISSION_RST_B_APB_DCDC1_SLV_INDEX 9
#define RSTGEN_SF_MISSION_RST_B_APB_DCDC1_MST_INDEX 9
#define RSTGEN_AP_MISSION_RST_B_APB_APBMUX7_SLV_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_APB_APBMUX7_MST_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_APB_SEC_STORAGE1_SLV_INDEX 1
#define RSTGEN_AP_MISSION_RST_B_APB_SEC_STORAGE1_MST_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_APB_SEIP_NVM_MST_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_APB_SEIP_NVM_MST_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_APB_SEIP_NVM_SLV_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_APB_SEIP_NVM_SLV_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_SPAP_SLV_INDEX 5
#define RSTGEN_AP_MISSION_RST_B_ADB_SPAP_SLV_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_SPAP_MST_INDEX 5
#define RSTGEN_AP_MISSION_RST_B_ADB_SPAP_MST_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_SFAP_SLV_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_ADB_SFAP_SLV_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_SFAP_MST_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_ADB_SFAP_MST_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_APSF_SLV_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_ADB_APSF_SLV_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_APSF_MST_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_ADB_APSF_MST_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_DISPSF_SLV_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_ADB_DISPSF_SLV_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_ADB_DISPSF_MST_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_ADB_DISPSF_MST_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_BTI_DISPSF_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_BTI_DISPSF_INDEX 1
#define RSTGEN_SF_MISSION_RST_B_BTI_APSF_INDEX 3
#define RSTGEN_AP_MISSION_RST_B_BTI_APSF_INDEX 1

#endif
