{
  "build": {
    "extra_flags": "-D ARTIX7_35T",
    "f_cpu": "320000000L",
    "hwids": [
      [
        "0x0403",
        "0x6010"
      ]
    ],
    "ldscript": "link.ld",
    "mabi": "ilp32",
    "march": "rv32imac",
    "mcmodel": "medany",
    "mcu": "e31"
  },
  "debug": {
    "jlink_device": "FE310",
    "init_cmds": [
      "define pio_reset_halt_target",
      "   monitor halt",
      "end",
      "define pio_reset_target",
      "   pio_reset_halt_target",
      "end",
      "target extended-remote $DEBUG_PORT",
      "$INIT_BREAK",
      "$LOAD_CMDS",
      "monitor init",
      "pio_reset_halt_target"
    ],
    "svd_path": "FE310.svd",
    "onboard_tools": [
      "ftdi"
    ]
  },
  "frameworks": [
    "shakti-sdk"
  ],
  "name": "Artix-7 35T Arty FPGA Evaluation Kit",
  "upload": {
    "maximum_ram_size": 268435456,
    "maximum_size": 16777216,
    "protocol": "ftdi",
    "protocols": [
      "ftdi",
      "jlink"
    ]
  },
  "url": "https://www.xilinx.com/products/boards-and-kits/arty.html",
  "vendor": "Xilinx"
}
