INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:06:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 buffer17/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer17/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.823ns (17.563%)  route 3.863ns (82.437%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=854, unset)          0.508     0.508    buffer17/clk
                         FDSE                                         r  buffer17/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer17/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi0/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi0/result0_carry/CO[3]
                         net (fo=51, unplaced)        0.671     2.324    fork12/control/generateBlocks[0].regblock/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.367 f  fork12/control/generateBlocks[0].regblock/Empty_i_3__3/O
                         net (fo=2, unplaced)         0.716     3.083    init0/control/Empty_reg
                         LUT6 (Prop_lut6_I1_O)        0.043     3.126 r  init0/control/Empty_i_2__0/O
                         net (fo=4, unplaced)         0.268     3.394    fork16/control/generateBlocks[1].regblock/transmitValue_reg_4
                         LUT3 (Prop_lut3_I2_O)        0.043     3.437 f  fork16/control/generateBlocks[1].regblock/transmitValue_i_2__14/O
                         net (fo=4, unplaced)         0.358     3.795    fork15/control/generateBlocks[1].regblock/transmitValue_reg_12
                         LUT6 (Prop_lut6_I1_O)        0.043     3.838 r  fork15/control/generateBlocks[1].regblock/transmitValue_i_3__10/O
                         net (fo=3, unplaced)         0.395     4.233    fork11/control/generateBlocks[1].regblock/fullReg_i_5
                         LUT6 (Prop_lut6_I1_O)        0.043     4.276 f  fork11/control/generateBlocks[1].regblock/transmitValue_i_4/O
                         net (fo=3, unplaced)         0.262     4.538    fork11/control/generateBlocks[4].regblock/transmitValue_reg_12
                         LUT6 (Prop_lut6_I4_O)        0.043     4.581 r  fork11/control/generateBlocks[4].regblock/fullReg_i_5/O
                         net (fo=9, unplaced)         0.285     4.866    fork11/control/generateBlocks[4].regblock/transmitValue_reg_3
                         LUT3 (Prop_lut3_I0_O)        0.047     4.913 r  fork11/control/generateBlocks[4].regblock/outs[5]_i_1__0/O
                         net (fo=7, unplaced)         0.281     5.194    buffer17/E[0]
                         FDRE                                         r  buffer17/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=854, unset)          0.483    10.183    buffer17/clk
                         FDRE                                         r  buffer17/outs_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    buffer17/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  4.761    




