timestamp 1384715431
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_99486525_X1_Y1_1676281182_1676281181 PMOS_S_99486525_X1_Y1_1676281182_1676281181_0 -1 0 516 0 1 1512
use NMOS_S_48172527_X1_Y1_1676281181_1676281181 NMOS_S_48172527_X1_Y1_1676281181_1676281181_0 -1 0 516 0 -1 1512
node "m1_312_1400#" 1 187.135 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "li_405_571#" 483 955.68 405 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_1400#" "li_405_571#" 6.84576
cap "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_230_483#" "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_147_483#" 14.8649
cap "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_230_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" 16.6959
cap "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/w_0_0#" 30.6863
cap "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" 184.63
cap "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/w_0_0#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" 24.2989
cap "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/w_0_0#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_230_483#" 28.2202
cap "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" 8.59533
cap "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_230_483#" 1.40849
cap "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_230_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" 27.7249
cap "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/w_0_0#" 41.51
cap "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/w_0_0#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" 231.164
merge "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_200_252#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" -569.475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_200_252#" "li_405_571#"
merge "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_147_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/SUB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/SUB" "SUB"
merge "NMOS_S_48172527_X1_Y1_1676281181_1676281181_0/a_230_483#" "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_230_483#" -237.156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_99486525_X1_Y1_1676281182_1676281181_0/a_230_483#" "m1_312_1400#"
