

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Thu Oct 25 23:32:47 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2115980|  2115980|  2115980|  2115980|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+---------+---------+---------+
        |                            |                 |      Latency      |      Interval     | Pipeline|
        |          Instance          |      Module     |   min   |   max   |   min   |   max   |   Type  |
        +----------------------------+-----------------+---------+---------+---------+---------+---------+
        |grp_convulution1_fu_354     |convulution1     |    61278|    61278|    61278|    61278|   none  |
        |grp_convolution_3_fu_362    |convolution_3    |  1228801|  1228801|  1228801|  1228801|   none  |
        |grp_convolution_5_fu_370    |convolution_5    |   584281|   584281|   584281|   584281|   none  |
        |grp_fc_6_fu_378             |fc_6             |    13357|    13357|    13357|    13357|   none  |
        |grp_maxpool_2_fu_390        |maxpool_2        |    21349|    21349|    21349|    21349|   none  |
        |grp_maxpool_4_fu_396        |maxpool_4        |     7393|     7393|     7393|     7393|   none  |
        |grp_store_weights_5_fu_402  |store_weights_5  |   186481|   186481|   186481|   186481|   none  |
        |grp_store_weights_3_fu_410  |store_weights_3  |     9345|     9345|     9345|     9345|   none  |
        |grp_relu_1_fu_418           |relu_1           |    14461|    14461|    14461|    14461|   none  |
        |grp_relu_3_fu_423           |relu_3           |     5153|     5153|     5153|     5153|   none  |
        |grp_relu_4_fu_428           |relu_4           |     1393|     1393|     1393|     1393|   none  |
        |grp_relu_2_fu_433           |relu_2           |     3709|     3709|     3709|     3709|   none  |
        |grp_store_weights_fu_438    |store_weights    |      583|      583|      583|      583|   none  |
        |grp_store_input_fu_447      |store_input      |     2337|     2337|     2337|     2337|   none  |
        |grp_store_bias_5_fu_456     |store_bias_5     |      247|      247|      247|      247|   none  |
        |grp_store_bias_3_fu_464     |store_bias_3     |       39|       39|       39|       39|   none  |
        |grp_store_output_fu_472     |store_output     |       35|       35|       35|       35|   none  |
        |grp_store_bias_fu_480       |store_bias       |       19|       19|       19|       19|   none  |
        +----------------------------+-----------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  360|  360|         3|          -|          -|   120|    no    |
        |- Loop 2  |   30|   30|         3|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|     25|   11504|  16358|
|Memory           |      167|      -|     192|     16|
|Multiplexer      |        -|      -|       -|   1648|
|Register         |        -|      -|     443|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      175|     25|   12139|  18142|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       62|     11|      11|     34|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+------+------+
    |          Instance          |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------+-------------------------+---------+-------+------+------+
    |conv1_CTL_s_axi_U           |conv1_CTL_s_axi          |        0|      0|   448|   744|
    |conv1_DATA_BIAS_m_axi_U     |conv1_DATA_BIAS_m_axi    |        2|      0|   512|   580|
    |conv1_DATA_INPUT_m_axi_U    |conv1_DATA_INPUT_m_axi   |        2|      0|   512|   580|
    |conv1_DATA_OUTPUT_m_axi_U   |conv1_DATA_OUTPUT_m_axi  |        2|      0|   512|   580|
    |conv1_DATA_WEIGHT_m_axi_U   |conv1_DATA_WEIGHT_m_axi  |        2|      0|   512|   580|
    |conv1_fcmp_32ns_3dEe_U70    |conv1_fcmp_32ns_3dEe     |        0|      0|    66|   239|
    |grp_convolution_3_fu_362    |convolution_3            |        0|      5|   822|  1544|
    |grp_convolution_5_fu_370    |convolution_5            |        0|      5|   731|  1159|
    |grp_convulution1_fu_354     |convulution1             |        0|     10|  4307|  3742|
    |grp_fc_6_fu_378             |fc_6                     |        0|      5|   662|  1057|
    |grp_maxpool_2_fu_390        |maxpool_2                |        0|      0|   247|   698|
    |grp_maxpool_4_fu_396        |maxpool_4                |        0|      0|   243|   688|
    |grp_relu_1_fu_418           |relu_1                   |        0|      0|   163|   492|
    |grp_relu_2_fu_433           |relu_2                   |        0|      0|   156|   471|
    |grp_relu_3_fu_423           |relu_3                   |        0|      0|   160|   476|
    |grp_relu_4_fu_428           |relu_4                   |        0|      0|   153|   478|
    |grp_store_bias_fu_480       |store_bias               |        0|      0|    48|   106|
    |grp_store_bias_3_fu_464     |store_bias_3             |        0|      0|    52|   111|
    |grp_store_bias_5_fu_456     |store_bias_5             |        0|      0|    56|   111|
    |grp_store_input_fu_447      |store_input              |        0|      0|   153|   202|
    |grp_store_output_fu_472     |store_output             |        0|      0|    50|   120|
    |grp_store_weights_fu_438    |store_weights            |        0|      0|   259|   418|
    |grp_store_weights_3_fu_410  |store_weights_3          |        0|      0|   337|   597|
    |grp_store_weights_5_fu_402  |store_weights_5          |        0|      0|   343|   585|
    +----------------------------+-------------------------+---------+-------+------+------+
    |Total                       |                         |        8|     25| 11504| 16358|
    +----------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+----+----+-------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+----+----+-------+-----+------+-------------+
    |bias_3_oc_U       |conv1_bias_3_oc     |        0|  64|   8|     16|   32|     1|          512|
    |bias_5_oc_U       |conv1_bias_5_oc     |        1|   0|   0|    120|   32|     1|         3840|
    |output5_oc_0_0_U  |conv1_bias_5_oc     |        1|   0|   0|    120|   32|     1|         3840|
    |bias_oc_U         |conv1_bias_oc       |        0|  64|   3|      6|   32|     1|          192|
    |input_oc_0_U      |conv1_input_oc_0    |        2|   0|   0|   1024|   32|     1|        32768|
    |output1_oc_U      |conv1_output1_oc    |       16|   0|   0|   4704|   32|     1|       150528|
    |output2_oc_U      |conv1_output2_oc    |        4|   0|   0|   1176|   32|     1|        37632|
    |output3_oc_U      |conv1_output3_oc    |        4|   0|   0|   1600|   32|     1|        51200|
    |output4_oc_U      |conv1_output4_oc    |        1|   0|   0|    400|   32|     1|        12800|
    |output6_oc_U      |conv1_output6_oc    |        0|  64|   5|     10|   32|     1|          320|
    |weights_3_oc_U    |conv1_weights_3_oc  |        8|   0|   0|   2400|   32|     1|        76800|
    |weights_5_oc_U    |conv1_weights_5_oc  |      128|   0|   0|  48000|   32|     1|      1536000|
    |weights_oc_0_U    |conv1_weights_oc_0  |        2|   0|   0|    150|   32|     1|         4800|
    +------------------+--------------------+---------+----+----+-------+-----+------+-------------+
    |Total             |                    |      167| 192|  16|  59726|  416|    13|      1911232|
    +------------------+--------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_16_fu_661_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_fu_603_p2                      |     +    |      0|  0|  15|           7|           1|
    |tmp_42_fu_649_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_46_fu_707_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond2_i_fu_597_p2            |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i1_fu_655_p2            |   icmp   |      0|  0|   9|           4|           4|
    |notlhs4_fu_689_p2                |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_631_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |notrhs5_fu_695_p2                |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_637_p2                 |   icmp   |      0|  0|  18|          23|           1|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |tmp_40_fu_643_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_44_fu_701_p2                 |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 120|          91|          24|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |DATA_BIAS_ARADDR         |   27|          5|   32|        160|
    |DATA_BIAS_ARBURST        |   27|          5|    2|         10|
    |DATA_BIAS_ARCACHE        |   27|          5|    4|         20|
    |DATA_BIAS_ARID           |   27|          5|    1|          5|
    |DATA_BIAS_ARLEN          |   27|          5|   32|        160|
    |DATA_BIAS_ARLOCK         |   27|          5|    2|         10|
    |DATA_BIAS_ARPROT         |   27|          5|    3|         15|
    |DATA_BIAS_ARQOS          |   27|          5|    4|         20|
    |DATA_BIAS_ARREGION       |   27|          5|    4|         20|
    |DATA_BIAS_ARSIZE         |   27|          5|    3|         15|
    |DATA_BIAS_ARUSER         |   27|          5|    1|          5|
    |DATA_BIAS_ARVALID        |   27|          5|    1|          5|
    |DATA_BIAS_RREADY         |   27|          5|    1|          5|
    |DATA_INPUT_ARVALID       |    9|          2|    1|          2|
    |DATA_INPUT_RREADY        |    9|          2|    1|          2|
    |DATA_OUTPUT_AWVALID      |    9|          2|    1|          2|
    |DATA_OUTPUT_BREADY       |    9|          2|    1|          2|
    |DATA_OUTPUT_WVALID       |    9|          2|    1|          2|
    |DATA_WEIGHT_ARADDR       |   27|          5|   32|        160|
    |DATA_WEIGHT_ARBURST      |   27|          5|    2|         10|
    |DATA_WEIGHT_ARCACHE      |   27|          5|    4|         20|
    |DATA_WEIGHT_ARID         |   27|          5|    1|          5|
    |DATA_WEIGHT_ARLEN        |   27|          5|   32|        160|
    |DATA_WEIGHT_ARLOCK       |   27|          5|    2|         10|
    |DATA_WEIGHT_ARPROT       |   27|          5|    3|         15|
    |DATA_WEIGHT_ARQOS        |   27|          5|    4|         20|
    |DATA_WEIGHT_ARREGION     |   27|          5|    4|         20|
    |DATA_WEIGHT_ARSIZE       |   27|          5|    3|         15|
    |DATA_WEIGHT_ARUSER       |   27|          5|    1|          5|
    |DATA_WEIGHT_ARVALID      |   27|          5|    1|          5|
    |DATA_WEIGHT_RREADY       |   27|          5|    1|          5|
    |ap_NS_fsm                |  133|         29|    1|         29|
    |bias_3_oc_address0       |   15|          3|    4|         12|
    |bias_3_oc_ce0            |   15|          3|    1|          3|
    |bias_3_oc_we0            |    9|          2|    1|          2|
    |bias_5_oc_address0       |   15|          3|    7|         21|
    |bias_5_oc_ce0            |   15|          3|    1|          3|
    |bias_5_oc_we0            |    9|          2|    1|          2|
    |bias_oc_address0         |   15|          3|    3|          9|
    |bias_oc_ce0              |   15|          3|    1|          3|
    |bias_oc_we0              |    9|          2|    1|          2|
    |grp_fu_489_p0            |   15|          3|   32|         96|
    |i_i1_reg_343             |    9|          2|    4|          8|
    |i_i_reg_332              |    9|          2|    7|         14|
    |input_oc_0_address0      |   15|          3|   10|         30|
    |input_oc_0_ce0           |   15|          3|    1|          3|
    |input_oc_0_ce1           |    9|          2|    1|          2|
    |input_oc_0_we0           |    9|          2|    1|          2|
    |output1_oc_address0      |   21|          4|   13|         52|
    |output1_oc_ce0           |   21|          4|    1|          4|
    |output1_oc_d0            |   15|          3|   32|         96|
    |output1_oc_we0           |   15|          3|    1|          3|
    |output2_oc_address0      |   21|          4|   11|         44|
    |output2_oc_ce0           |   21|          4|    1|          4|
    |output2_oc_d0            |   15|          3|   32|         96|
    |output2_oc_we0           |   15|          3|    1|          3|
    |output3_oc_address0      |   21|          4|   11|         44|
    |output3_oc_ce0           |   21|          4|    1|          4|
    |output3_oc_d0            |   15|          3|   32|         96|
    |output3_oc_we0           |   15|          3|    1|          3|
    |output4_oc_address0      |   21|          4|    9|         36|
    |output4_oc_ce0           |   21|          4|    1|          4|
    |output4_oc_d0            |   15|          3|   32|         96|
    |output4_oc_we0           |   15|          3|    1|          3|
    |output5_oc_0_0_address0  |   27|          5|    7|         35|
    |output5_oc_0_0_ce0       |   21|          4|    1|          4|
    |output5_oc_0_0_d0        |   15|          3|   32|         96|
    |output5_oc_0_0_we0       |   15|          3|    1|          3|
    |output6_oc_address0      |   27|          5|    4|         20|
    |output6_oc_ce0           |   21|          4|    1|          4|
    |output6_oc_d0            |   15|          3|   32|         96|
    |output6_oc_we0           |   15|          3|    1|          3|
    |weights_3_oc_address0    |   15|          3|   12|         36|
    |weights_3_oc_ce0         |   15|          3|    1|          3|
    |weights_3_oc_we0         |    9|          2|    1|          2|
    |weights_5_oc_address0    |   15|          3|   16|         48|
    |weights_5_oc_ce0         |   15|          3|    1|          3|
    |weights_5_oc_we0         |    9|          2|    1|          2|
    |weights_oc_0_address0    |   15|          3|    8|         24|
    |weights_oc_0_ce0         |   15|          3|    1|          3|
    |weights_oc_0_ce1         |    9|          2|    1|          2|
    |weights_oc_0_we0         |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1648|        322|  564|       2125|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  28|   0|   28|          0|
    |bias1_reg_733                            |  30|   0|   30|          0|
    |bias_1_reg_723                           |  30|   0|   30|          0|
    |bias_2_reg_728                           |  30|   0|   30|          0|
    |bias_s_reg_718                           |  30|   0|   30|          0|
    |grp_convolution_3_fu_362_ap_start_reg    |   1|   0|    1|          0|
    |grp_convolution_5_fu_370_ap_start_reg    |   1|   0|    1|          0|
    |grp_convulution1_fu_354_ap_start_reg     |   1|   0|    1|          0|
    |grp_fc_6_fu_378_ap_start_reg             |   1|   0|    1|          0|
    |grp_maxpool_2_fu_390_ap_start_reg        |   1|   0|    1|          0|
    |grp_maxpool_4_fu_396_ap_start_reg        |   1|   0|    1|          0|
    |grp_relu_1_fu_418_ap_start_reg           |   1|   0|    1|          0|
    |grp_relu_2_fu_433_ap_start_reg           |   1|   0|    1|          0|
    |grp_relu_3_fu_423_ap_start_reg           |   1|   0|    1|          0|
    |grp_relu_4_fu_428_ap_start_reg           |   1|   0|    1|          0|
    |grp_store_bias_3_fu_464_ap_start_reg     |   1|   0|    1|          0|
    |grp_store_bias_5_fu_456_ap_start_reg     |   1|   0|    1|          0|
    |grp_store_bias_fu_480_ap_start_reg       |   1|   0|    1|          0|
    |grp_store_input_fu_447_ap_start_reg      |   1|   0|    1|          0|
    |grp_store_output_fu_472_ap_start_reg     |   1|   0|    1|          0|
    |grp_store_weights_3_fu_410_ap_start_reg  |   1|   0|    1|          0|
    |grp_store_weights_5_fu_402_ap_start_reg  |   1|   0|    1|          0|
    |grp_store_weights_fu_438_ap_start_reg    |   1|   0|    1|          0|
    |i_16_reg_788                             |   4|   0|    4|          0|
    |i_i1_reg_343                             |   4|   0|    4|          0|
    |i_i_reg_332                              |   7|   0|    7|          0|
    |i_reg_766                                |   7|   0|    7|          0|
    |input1_reg_758                           |  30|   0|   30|          0|
    |output1_reg_713                          |  30|   0|   30|          0|
    |output5_oc_0_0_add_reg_771               |   7|   0|    7|          0|
    |output5_oc_0_0_loa_reg_776               |  32|   0|   32|          0|
    |output6_oc_addr_reg_793                  |   4|   0|    4|          0|
    |output6_oc_load_reg_798                  |  32|   0|   32|          0|
    |weights3_reg_753                         |  30|   0|   30|          0|
    |weights_1_reg_743                        |  30|   0|   30|          0|
    |weights_2_reg_748                        |  30|   0|   30|          0|
    |weights_s_reg_738                        |  30|   0|   30|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 443|   0|  443|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTL_AWVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_AWADDR            |  in |    7|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WVALID            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WREADY            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WDATA             |  in |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_WSTRB             |  in |    4|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARVALID           |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARREADY           | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_ARADDR            |  in |    7|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RDATA             | out |   32|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_RRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BVALID            | out |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BREADY            |  in |    1|    s_axi   |      CTL     |    scalar    |
|s_axi_CTL_BRESP             | out |    2|    s_axi   |      CTL     |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |     conv1    | return value |
|interrupt                   | out |    1| ap_ctrl_hs |     conv1    | return value |
|m_axi_DATA_INPUT_AWVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_AWUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WVALID     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WREADY     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WDATA      | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WSTRB      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WLAST      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WID        | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_WUSER      | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARVALID    | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREADY    |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARADDR     | out |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARID       | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLEN      | out |    8|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARSIZE     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARBURST    | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARLOCK     | out |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARCACHE    | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARPROT     | out |    3|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARQOS      | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARREGION   | out |    4|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_ARUSER     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RDATA      |  in |   32|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RLAST      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_RRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BVALID     |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BREADY     | out |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BRESP      |  in |    2|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BID        |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_INPUT_BUSER      |  in |    1|    m_axi   |  DATA_INPUT  |    pointer   |
|m_axi_DATA_WEIGHT_AWVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_AWUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WVALID    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WREADY    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WDATA     | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WSTRB     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WLAST     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WID       | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_WUSER     | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARVALID   | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREADY   |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARADDR    | out |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARID      | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLEN     | out |    8|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARSIZE    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARBURST   | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARLOCK    | out |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARCACHE   | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARPROT    | out |    3|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARQOS     | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARREGION  | out |    4|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_ARUSER    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RDATA     |  in |   32|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RLAST     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_RRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BVALID    |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BREADY    | out |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BRESP     |  in |    2|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BID       |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_WEIGHT_BUSER     |  in |    1|    m_axi   |  DATA_WEIGHT |    pointer   |
|m_axi_DATA_BIAS_AWVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_AWUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WVALID      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WREADY      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WDATA       | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WSTRB       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WLAST       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WID         | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_WUSER       | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARVALID     | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREADY     |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARADDR      | out |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARID        | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLEN       | out |    8|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARSIZE      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARBURST     | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARLOCK      | out |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARCACHE     | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARPROT      | out |    3|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARQOS       | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARREGION    | out |    4|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_ARUSER      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RDATA       |  in |   32|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RLAST       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_RRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BVALID      |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BREADY      | out |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BRESP       |  in |    2|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BID         |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_BIAS_BUSER       |  in |    1|    m_axi   |   DATA_BIAS  |    pointer   |
|m_axi_DATA_OUTPUT_AWVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_AWUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WVALID    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WREADY    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WDATA     | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WSTRB     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WLAST     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WID       | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_WUSER     | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARVALID   | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREADY   |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARADDR    | out |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARID      | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLEN     | out |    8|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARSIZE    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARBURST   | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARLOCK    | out |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARCACHE   | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARPROT    | out |    3|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARQOS     | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARREGION  | out |    4|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_ARUSER    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RDATA     |  in |   32|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RLAST     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_RRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BVALID    |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BREADY    | out |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BRESP     |  in |    2|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BID       |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
|m_axi_DATA_OUTPUT_BUSER     |  in |    1|    m_axi   |  DATA_OUTPUT |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond2_i)
	24  / (exitcond2_i)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond_i1)
	28  / (exitcond_i1)
26 --> 
	27  / true
27 --> 
	25  / true
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)"   --->   Operation 29 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%bias_6_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_6)"   --->   Operation 30 'read' 'bias_6_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%bias_5_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_5)"   --->   Operation 31 'read' 'bias_5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%bias_3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_3)"   --->   Operation 32 'read' 'bias_3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%bias_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias)"   --->   Operation 33 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%weights_6_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_6)"   --->   Operation 34 'read' 'weights_6_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%weights_5_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_5)"   --->   Operation 35 'read' 'weights_5_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%weights_3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_3)"   --->   Operation 36 'read' 'weights_3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%weights_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights)"   --->   Operation 37 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)"   --->   Operation 38 'read' 'input_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_read, i32 2, i32 31)"   --->   Operation 39 'partselect' 'output1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bias_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_6_read, i32 2, i32 31)"   --->   Operation 40 'partselect' 'bias_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bias_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_5_read, i32 2, i32 31)"   --->   Operation 41 'partselect' 'bias_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bias_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_3_read, i32 2, i32 31)"   --->   Operation 42 'partselect' 'bias_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bias_read, i32 2, i32 31)"   --->   Operation 43 'partselect' 'bias1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_6_read, i32 2, i32 31)"   --->   Operation 44 'partselect' 'weights_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weights_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_5_read, i32 2, i32 31)"   --->   Operation 45 'partselect' 'weights_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weights_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_3_read, i32 2, i32 31)"   --->   Operation 46 'partselect' 'weights_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%weights3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %weights_read, i32 2, i32 31)"   --->   Operation 47 'partselect' 'weights3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_read, i32 2, i32 31)"   --->   Operation 48 'partselect' 'input1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%input_oc_0 = alloca [1024 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:272]   --->   Operation 49 'alloca' 'input_oc_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%weights_oc_0 = alloca [150 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:275]   --->   Operation 50 'alloca' 'weights_oc_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%weights_3_oc = alloca [2400 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:276]   --->   Operation 51 'alloca' 'weights_3_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%weights_5_oc = alloca [48000 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:277]   --->   Operation 52 'alloca' 'weights_5_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%bias_oc = alloca [6 x float], align 16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:282]   --->   Operation 53 'alloca' 'bias_oc' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%bias_3_oc = alloca [16 x float], align 16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:283]   --->   Operation 54 'alloca' 'bias_3_oc' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%bias_5_oc = alloca [120 x float], align 16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:284]   --->   Operation 55 'alloca' 'bias_5_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%output1_oc = alloca [4704 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:289]   --->   Operation 56 'alloca' 'output1_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%output2_oc = alloca [1176 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:290]   --->   Operation 57 'alloca' 'output2_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%output3_oc = alloca [1600 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:291]   --->   Operation 58 'alloca' 'output3_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%output4_oc = alloca [400 x float], align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:292]   --->   Operation 59 'alloca' 'output4_oc' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%output5_oc_0_0 = alloca [120 x float], align 16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:293]   --->   Operation 60 'alloca' 'output5_oc_0_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%output6_oc = alloca [10 x float], align 16" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:294]   --->   Operation 61 'alloca' 'output6_oc' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @store_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:274]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @store_weights(float* %DATA_WEIGHT, i30 %weights3, [150 x float]* nocapture %weights_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:279]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [2/2] (0.00ns)   --->   "call fastcc void @store_bias(float* %DATA_BIAS, i30 %bias1, [6 x float]* nocapture %bias_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:286]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @store_input(float* %DATA_INPUT, i30 %input1, [1024 x float]* nocapture %input_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:274]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @store_weights(float* %DATA_WEIGHT, i30 %weights3, [150 x float]* nocapture %weights_oc_0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:279]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @store_bias(float* %DATA_BIAS, i30 %bias1, [6 x float]* nocapture %bias_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:286]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (0.00ns)   --->   "call fastcc void @store_weights_3(float* %DATA_WEIGHT, i30 %weights_2, [2400 x float]* nocapture %weights_3_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:280]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @store_bias_3(float* %DATA_BIAS, i30 %bias_2, [16 x float]* nocapture %bias_3_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:287]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [2/2] (0.00ns)   --->   "call fastcc void @convulution1([1024 x float]* %input_oc_0, [150 x float]* %weights_oc_0, [6 x float]* %bias_oc, [4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @store_weights_3(float* %DATA_WEIGHT, i30 %weights_2, [2400 x float]* nocapture %weights_3_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:280]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @store_bias_3(float* %DATA_BIAS, i30 %bias_2, [16 x float]* nocapture %bias_3_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:287]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @convulution1([1024 x float]* %input_oc_0, [150 x float]* %weights_oc_0, [6 x float]* %bias_oc, [4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:296]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (0.00ns)   --->   "call fastcc void @store_weights_5(float* %DATA_WEIGHT, i30 %weights_1, [48000 x float]* nocapture %weights_5_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:281]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @store_bias_5(float* %DATA_BIAS, i30 %bias_1, [120 x float]* nocapture %bias_5_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:288]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 76 [2/2] (0.00ns)   --->   "call fastcc void @relu_1([4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @store_weights_5(float* %DATA_WEIGHT, i30 %weights_1, [48000 x float]* nocapture %weights_5_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:281]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @store_bias_5(float* %DATA_BIAS, i30 %bias_1, [120 x float]* nocapture %bias_5_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:288]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @relu_1([4704 x float]* %output1_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:297]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @maxpool_2([4704 x float]* %output1_oc, [1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @maxpool_2([4704 x float]* %output1_oc, [1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:300]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @relu_2([1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:301]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @relu_2([1176 x float]* %output2_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:301]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @convolution_3([1176 x float]* %output2_oc, [2400 x float]* %weights_3_oc, [16 x float]* %bias_3_oc, [1600 x float]* %output3_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:304]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @convolution_3([1176 x float]* %output2_oc, [2400 x float]* %weights_3_oc, [16 x float]* %bias_3_oc, [1600 x float]* %output3_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:304]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @relu_3([1600 x float]* %output3_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:305]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @relu_3([1600 x float]* %output3_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:305]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @maxpool_4([1600 x float]* %output3_oc, [400 x float]* %output4_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:308]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @maxpool_4([1600 x float]* %output3_oc, [400 x float]* %output4_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:308]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @relu_4([400 x float]* %output4_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:309]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @relu_4([400 x float]* %output4_oc) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:309]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @convolution_5([400 x float]* %output4_oc, [48000 x float]* %weights_5_oc, [120 x float]* %bias_5_oc, [120 x float]* %output5_oc_0_0) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:312]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_OUTPUT), !map !101"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_BIAS), !map !107"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_WEIGHT), !map !120"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %DATA_INPUT), !map !132"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !138"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @conv1_str) nounwind"   --->   Operation 98 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_INPUT, [6 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 1024, [11 x i8]* @p_str615, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 1024, [1 x i8]* @bundle, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_WEIGHT, [6 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 48000, [12 x i8]* @p_str817, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights, [10 x i8]* @mode35, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 150, [1 x i8]* @bundle36, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_3, [10 x i8]* @mode37, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 2400, [1 x i8]* @bundle38, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_5, [10 x i8]* @mode39, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 48000, [1 x i8]* @bundle40, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_6, [10 x i8]* @mode41, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 1200, [1 x i8]* @bundle42, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_BIAS, [6 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 120, [10 x i8]* @p_str918, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias, [10 x i8]* @mode43, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 6, [1 x i8]* @bundle44, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias_3, [10 x i8]* @mode45, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 16, [1 x i8]* @bundle46, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias_5, [10 x i8]* @mode47, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 120, [1 x i8]* @bundle48, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias_6, [10 x i8]* @mode49, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 120, [1 x i8]* @bundle50, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %DATA_OUTPUT, [6 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 10, [12 x i8]* @p_str10, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode51, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 10, [1 x i8]* @bundle52, [6 x i8]* @p_str716, [1 x i8]* @p_str211, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str211)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str11, i32 1, i32 1, [1 x i8]* @p_str211, i32 0, i32 0, [4 x i8]* @p_str12, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:271]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/2] (0.00ns)   --->   "call fastcc void @convolution_5([400 x float]* %output4_oc, [48000 x float]* %weights_5_oc, [120 x float]* %bias_5_oc, [120 x float]* %output5_oc_0_0) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:312]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 115 [1/1] (1.76ns)   --->   "br label %1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:220->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %0 ], [ %i, %.preheader3.1.i.critedge ]"   --->   Operation 116 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (1.48ns)   --->   "%exitcond2_i = icmp eq i7 %i_i, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:220->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 117 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:220->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 119 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %relu_5.exit, label %.preheader3.preheader.i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:220->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_i = zext i7 %i_i to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 121 'zext' 'tmp_i' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%output5_oc_0_0_add = getelementptr [120 x float]* %output5_oc_0_0, i64 0, i64 %tmp_i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 122 'getelementptr' 'output5_oc_0_0_add' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_21 : Operation 123 [2/2] (3.25ns)   --->   "%output5_oc_0_0_loa = load float* %output5_oc_0_0_add, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 123 'load' 'output5_oc_0_0_loa' <Predicate = (!exitcond2_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 124 [2/2] (0.00ns)   --->   "call fastcc void @fc_6([120 x float]* nocapture %output5_oc_0_0, float* %DATA_WEIGHT, i30 %weights_s, float* %DATA_BIAS, i30 %bias_s, [10 x float]* nocapture %output6_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:316]   --->   Operation 124 'call' <Predicate = (exitcond2_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 125 [1/2] (3.25ns)   --->   "%output5_oc_0_0_loa = load float* %output5_oc_0_0_add, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 125 'load' 'output5_oc_0_0_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 7.76>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%output_0_0_assign_s = bitcast float %output5_oc_0_0_loa to i32" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 126 'bitcast' 'output_0_0_assign_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_0_0_assign_s, i32 23, i32 30)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 127 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_172 = trunc i32 %output_0_0_assign_s to i23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 128 'trunc' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_s, -1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 129 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_172, 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 130 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_40 = or i1 %notrhs, %notlhs" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 131 'or' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp olt float %output5_oc_0_0_loa, 0.000000e+00" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 132 'fcmp' 'tmp_41' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_42 = and i1 %tmp_40, %tmp_41" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 133 'and' 'tmp_42' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_42, label %2, label %.preheader3.1.i.critedge" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:223->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %output5_oc_0_0_add, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:224->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 135 'store' <Predicate = (tmp_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader3.1.i.critedge" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:224->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 136 'br' <Predicate = (tmp_42)> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:220->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:313]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 21> <Delay = 1.76>
ST_24 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @fc_6([120 x float]* nocapture %output5_oc_0_0, float* %DATA_WEIGHT, i30 %weights_s, float* %DATA_BIAS, i30 %bias_s, [10 x float]* nocapture %output6_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:316]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 139 [1/1] (1.76ns)   --->   "br label %3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:242->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 139 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 22> <Delay = 8.75>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%i_i1 = phi i4 [ 0, %relu_5.exit ], [ %i_16, %._crit_edge.i ]"   --->   Operation 140 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (1.30ns)   --->   "%exitcond_i1 = icmp eq i4 %i_i1, -6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:242->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 141 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 142 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (1.73ns)   --->   "%i_16 = add i4 %i_i1, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:242->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 143 'add' 'i_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %relu_6.exit, label %4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:242->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i4 %i_i1 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 145 'zext' 'tmp_i1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%output6_oc_addr = getelementptr [10 x float]* %output6_oc, i64 0, i64 %tmp_i1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 146 'getelementptr' 'output6_oc_addr' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_25 : Operation 147 [2/2] (2.32ns)   --->   "%output6_oc_load = load float* %output6_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 147 'load' 'output6_oc_load' <Predicate = (!exitcond_i1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 148 [2/2] (8.75ns)   --->   "call fastcc void @store_output(float* %DATA_OUTPUT, i30 %output1, [10 x float]* nocapture %output6_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:319]   --->   Operation 148 'call' <Predicate = (exitcond_i1)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 149 [2/2] (0.00ns)   --->   "ret i32 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:320]   --->   Operation 149 'ret' <Predicate = (exitcond_i1)> <Delay = 0.00>

State 26 <SV = 23> <Delay = 2.32>
ST_26 : Operation 150 [1/2] (2.32ns)   --->   "%output6_oc_load = load float* %output6_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 150 'load' 'output6_oc_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 27 <SV = 24> <Delay = 7.76>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%output_assign_load_t = bitcast float %output6_oc_load to i32" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 151 'bitcast' 'output_assign_load_t' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_assign_load_t, i32 23, i32 30)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 152 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_173 = trunc i32 %output_assign_load_t to i23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 153 'trunc' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (1.55ns)   --->   "%notlhs4 = icmp ne i8 %tmp, -1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 154 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 155 [1/1] (2.44ns)   --->   "%notrhs5 = icmp eq i23 %tmp_173, 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 155 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_44 = or i1 %notrhs5, %notlhs4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 156 'or' 'tmp_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 157 [1/1] (6.78ns)   --->   "%tmp_45 = fcmp olt float %output6_oc_load, 0.000000e+00" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 157 'fcmp' 'tmp_45' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_46 = and i1 %tmp_44, %tmp_45" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 158 'and' 'tmp_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %5, label %._crit_edge.i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:244->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %output6_oc_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 160 'store' <Predicate = (tmp_46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 161 'br' <Predicate = (tmp_46)> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "br label %3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:242->ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:317]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 23> <Delay = 0.00>
ST_28 : Operation 163 [1/2] (0.00ns)   --->   "call fastcc void @store_output(float* %DATA_OUTPUT, i30 %output1, [10 x float]* nocapture %output6_oc)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:319]   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 164 [1/2] (0.00ns)   --->   "ret i32 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:320]   --->   Operation 164 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ DATA_INPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_WEIGHT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_OUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read          (read             ) [ 00000000000000000000000000000]
bias_6_read          (read             ) [ 00000000000000000000000000000]
bias_5_read          (read             ) [ 00000000000000000000000000000]
bias_3_read          (read             ) [ 00000000000000000000000000000]
bias_read            (read             ) [ 00000000000000000000000000000]
weights_6_read       (read             ) [ 00000000000000000000000000000]
weights_5_read       (read             ) [ 00000000000000000000000000000]
weights_3_read       (read             ) [ 00000000000000000000000000000]
weights_read         (read             ) [ 00000000000000000000000000000]
input_read           (read             ) [ 00000000000000000000000000000]
output1              (partselect       ) [ 00111111111111111111111111111]
bias_s               (partselect       ) [ 00111111111111111111111110000]
bias_1               (partselect       ) [ 00111110000000000000000000000]
bias_2               (partselect       ) [ 00111000000000000000000000000]
bias1                (partselect       ) [ 00100000000000000000000000000]
weights_s            (partselect       ) [ 00111111111111111111111110000]
weights_1            (partselect       ) [ 00111110000000000000000000000]
weights_2            (partselect       ) [ 00111000000000000000000000000]
weights3             (partselect       ) [ 00100000000000000000000000000]
input1               (partselect       ) [ 00100000000000000000000000000]
input_oc_0           (alloca           ) [ 00111000000000000000000000000]
weights_oc_0         (alloca           ) [ 00111000000000000000000000000]
weights_3_oc         (alloca           ) [ 00111111111110000000000000000]
weights_5_oc         (alloca           ) [ 00111111111111111111100000000]
bias_oc              (alloca           ) [ 00111000000000000000000000000]
bias_3_oc            (alloca           ) [ 00111111111110000000000000000]
bias_5_oc            (alloca           ) [ 00111111111111111111100000000]
output1_oc           (alloca           ) [ 00111111100000000000000000000]
output2_oc           (alloca           ) [ 00111111111110000000000000000]
output3_oc           (alloca           ) [ 00111111111111111000000000000]
output4_oc           (alloca           ) [ 00111111111111111111100000000]
output5_oc_0_0       (alloca           ) [ 00111111111111111111111110000]
output6_oc           (alloca           ) [ 00111111111111111111111111111]
StgValue_65          (call             ) [ 00000000000000000000000000000]
StgValue_66          (call             ) [ 00000000000000000000000000000]
StgValue_67          (call             ) [ 00000000000000000000000000000]
StgValue_71          (call             ) [ 00000000000000000000000000000]
StgValue_72          (call             ) [ 00000000000000000000000000000]
StgValue_73          (call             ) [ 00000000000000000000000000000]
StgValue_77          (call             ) [ 00000000000000000000000000000]
StgValue_78          (call             ) [ 00000000000000000000000000000]
StgValue_79          (call             ) [ 00000000000000000000000000000]
StgValue_81          (call             ) [ 00000000000000000000000000000]
StgValue_83          (call             ) [ 00000000000000000000000000000]
StgValue_85          (call             ) [ 00000000000000000000000000000]
StgValue_87          (call             ) [ 00000000000000000000000000000]
StgValue_89          (call             ) [ 00000000000000000000000000000]
StgValue_91          (call             ) [ 00000000000000000000000000000]
StgValue_93          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_94          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_95          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_96          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_97          (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_98          (spectopmodule    ) [ 00000000000000000000000000000]
StgValue_99          (specinterface    ) [ 00000000000000000000000000000]
StgValue_100         (specinterface    ) [ 00000000000000000000000000000]
StgValue_101         (specinterface    ) [ 00000000000000000000000000000]
StgValue_102         (specinterface    ) [ 00000000000000000000000000000]
StgValue_103         (specinterface    ) [ 00000000000000000000000000000]
StgValue_104         (specinterface    ) [ 00000000000000000000000000000]
StgValue_105         (specinterface    ) [ 00000000000000000000000000000]
StgValue_106         (specinterface    ) [ 00000000000000000000000000000]
StgValue_107         (specinterface    ) [ 00000000000000000000000000000]
StgValue_108         (specinterface    ) [ 00000000000000000000000000000]
StgValue_109         (specinterface    ) [ 00000000000000000000000000000]
StgValue_110         (specinterface    ) [ 00000000000000000000000000000]
StgValue_111         (specinterface    ) [ 00000000000000000000000000000]
StgValue_112         (specinterface    ) [ 00000000000000000000000000000]
StgValue_113         (specinterface    ) [ 00000000000000000000000000000]
StgValue_114         (call             ) [ 00000000000000000000000000000]
StgValue_115         (br               ) [ 00000000000000000000111100000]
i_i                  (phi              ) [ 00000000000000000000010000000]
exitcond2_i          (icmp             ) [ 00000000000000000000011100000]
empty                (speclooptripcount) [ 00000000000000000000000000000]
i                    (add              ) [ 00000000000000000000111100000]
StgValue_120         (br               ) [ 00000000000000000000000000000]
tmp_i                (zext             ) [ 00000000000000000000000000000]
output5_oc_0_0_add   (getelementptr    ) [ 00000000000000000000001100000]
output5_oc_0_0_loa   (load             ) [ 00000000000000000000000100000]
output_0_0_assign_s  (bitcast          ) [ 00000000000000000000000000000]
tmp_s                (partselect       ) [ 00000000000000000000000000000]
tmp_172              (trunc            ) [ 00000000000000000000000000000]
notlhs               (icmp             ) [ 00000000000000000000000000000]
notrhs               (icmp             ) [ 00000000000000000000000000000]
tmp_40               (or               ) [ 00000000000000000000000000000]
tmp_41               (fcmp             ) [ 00000000000000000000000000000]
tmp_42               (and              ) [ 00000000000000000000011100000]
StgValue_134         (br               ) [ 00000000000000000000000000000]
StgValue_135         (store            ) [ 00000000000000000000000000000]
StgValue_136         (br               ) [ 00000000000000000000000000000]
StgValue_137         (br               ) [ 00000000000000000000111100000]
StgValue_138         (call             ) [ 00000000000000000000000000000]
StgValue_139         (br               ) [ 00000000000000000000000011110]
i_i1                 (phi              ) [ 00000000000000000000000001000]
exitcond_i1          (icmp             ) [ 00000000000000000000000001110]
empty_42             (speclooptripcount) [ 00000000000000000000000000000]
i_16                 (add              ) [ 00000000000000000000000011110]
StgValue_144         (br               ) [ 00000000000000000000000000000]
tmp_i1               (zext             ) [ 00000000000000000000000000000]
output6_oc_addr      (getelementptr    ) [ 00000000000000000000000000110]
output6_oc_load      (load             ) [ 00000000000000000000000000010]
output_assign_load_t (bitcast          ) [ 00000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000]
tmp_173              (trunc            ) [ 00000000000000000000000000000]
notlhs4              (icmp             ) [ 00000000000000000000000000000]
notrhs5              (icmp             ) [ 00000000000000000000000000000]
tmp_44               (or               ) [ 00000000000000000000000000000]
tmp_45               (fcmp             ) [ 00000000000000000000000000000]
tmp_46               (and              ) [ 00000000000000000000000001110]
StgValue_159         (br               ) [ 00000000000000000000000000000]
StgValue_160         (store            ) [ 00000000000000000000000000000]
StgValue_161         (br               ) [ 00000000000000000000000000000]
StgValue_162         (br               ) [ 00000000000000000000000011110]
StgValue_163         (call             ) [ 00000000000000000000000000000]
StgValue_164         (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DATA_INPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_INPUT"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DATA_WEIGHT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_WEIGHT"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_BIAS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_BIAS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DATA_OUTPUT">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_OUTPUT"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_input"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_weights"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_bias"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_weights_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_bias_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convulution1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_weights_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_bias_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str615"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str716"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str817"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode35"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle36"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode37"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle38"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode39"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle40"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode41"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle42"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str918"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode43"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle44"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode45"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle46"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode47"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle48"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode49"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle50"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode51"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle52"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_6"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output"/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="input_oc_0_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_oc_0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="weights_oc_0_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_oc_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="weights_3_oc_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_3_oc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="weights_5_oc_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_5_oc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bias_oc_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_oc/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bias_3_oc_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_3_oc/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bias_5_oc_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_5_oc/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output1_oc_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output1_oc/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="output2_oc_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output2_oc/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output3_oc_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output3_oc/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output4_oc_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output4_oc/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="output5_oc_0_0_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output5_oc_0_0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="output6_oc_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output6_oc/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="output_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="bias_6_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_6_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bias_5_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_5_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bias_3_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_3_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bias_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="weights_6_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_6_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="weights_5_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_5_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="weights_3_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_3_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="weights_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="output5_oc_0_0_add_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output5_oc_0_0_add/21 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output5_oc_0_0_loa/21 StgValue_135/23 "/>
</bind>
</comp>

<comp id="319" class="1004" name="output6_oc_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output6_oc_addr/25 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output6_oc_load/25 StgValue_160/27 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_i_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="1"/>
<pin id="334" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_i_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/21 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_i1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_i1_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/25 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_convulution1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="360" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_70/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_convolution_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="368" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_84/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_convolution_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="376" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_92/19 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fc_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="0" index="3" bw="30" slack="20"/>
<pin id="383" dir="0" index="4" bw="32" slack="0"/>
<pin id="384" dir="0" index="5" bw="30" slack="20"/>
<pin id="385" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="386" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_124/21 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_maxpool_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_80/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_maxpool_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_88/15 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_store_weights_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="30" slack="4"/>
<pin id="406" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_74/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_store_weights_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="30" slack="2"/>
<pin id="414" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_68/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_relu_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_76/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_relu_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_86/13 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_relu_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_90/17 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_relu_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_82/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_store_weights_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="30" slack="0"/>
<pin id="442" dir="0" index="3" bw="32" slack="0"/>
<pin id="443" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_63/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_store_input_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="30" slack="0"/>
<pin id="451" dir="0" index="3" bw="32" slack="0"/>
<pin id="452" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_store_bias_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="0" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="30" slack="4"/>
<pin id="460" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_75/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_store_bias_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="30" slack="2"/>
<pin id="468" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_69/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_store_output_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="0" index="2" bw="30" slack="22"/>
<pin id="476" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_148/25 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_store_bias_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="0" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="30" slack="0"/>
<pin id="484" dir="0" index="3" bw="32" slack="0"/>
<pin id="485" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_41/23 tmp_45/27 "/>
</bind>
</comp>

<comp id="494" class="1004" name="output1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="30" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="30" slack="22"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="bias_s_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="30" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="3" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="30" slack="20"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_s/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="bias_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="30" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_1/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="bias_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="30" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="3" slack="0"/>
<pin id="528" dir="0" index="3" bw="6" slack="0"/>
<pin id="529" dir="1" index="4" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_2/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bias1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="30" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="3" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias1/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="weights_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="30" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="3" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="30" slack="20"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights_s/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="weights_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="30" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights_1/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="weights_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="30" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights_2/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="weights3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="30" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights3/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="input1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="30" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="3" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="exitcond2_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="7" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/21 "/>
</bind>
</comp>

<comp id="603" class="1004" name="i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/21 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/21 "/>
</bind>
</comp>

<comp id="614" class="1004" name="output_0_0_assign_s_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="output_0_0_assign_s/23 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_s_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="6" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_172_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_172/23 "/>
</bind>
</comp>

<comp id="631" class="1004" name="notlhs_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="637" class="1004" name="notrhs_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="23" slack="0"/>
<pin id="639" dir="0" index="1" bw="23" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_40_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/23 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_42_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_42/23 "/>
</bind>
</comp>

<comp id="655" class="1004" name="exitcond_i1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/25 "/>
</bind>
</comp>

<comp id="661" class="1004" name="i_16_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/25 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_i1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/25 "/>
</bind>
</comp>

<comp id="672" class="1004" name="output_assign_load_t_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="output_assign_load_t/27 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="0" index="2" bw="6" slack="0"/>
<pin id="679" dir="0" index="3" bw="6" slack="0"/>
<pin id="680" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/27 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_173_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_173/27 "/>
</bind>
</comp>

<comp id="689" class="1004" name="notlhs4_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/27 "/>
</bind>
</comp>

<comp id="695" class="1004" name="notrhs5_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="23" slack="0"/>
<pin id="697" dir="0" index="1" bw="23" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/27 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_44_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_44/27 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_46_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_46/27 "/>
</bind>
</comp>

<comp id="713" class="1005" name="output1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="30" slack="22"/>
<pin id="715" dir="1" index="1" bw="30" slack="22"/>
</pin_list>
<bind>
<opset="output1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="bias_s_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="30" slack="20"/>
<pin id="720" dir="1" index="1" bw="30" slack="20"/>
</pin_list>
<bind>
<opset="bias_s "/>
</bind>
</comp>

<comp id="723" class="1005" name="bias_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="30" slack="4"/>
<pin id="725" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="bias_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="bias_2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="30" slack="2"/>
<pin id="730" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="bias_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="bias1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="30" slack="1"/>
<pin id="735" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="bias1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="weights_s_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="30" slack="20"/>
<pin id="740" dir="1" index="1" bw="30" slack="20"/>
</pin_list>
<bind>
<opset="weights_s "/>
</bind>
</comp>

<comp id="743" class="1005" name="weights_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="30" slack="4"/>
<pin id="745" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="weights_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="weights_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="30" slack="2"/>
<pin id="750" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="weights_2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="weights3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="30" slack="1"/>
<pin id="755" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="weights3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="input1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="30" slack="1"/>
<pin id="760" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="input1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="i_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="7" slack="0"/>
<pin id="768" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="771" class="1005" name="output5_oc_0_0_add_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="7" slack="1"/>
<pin id="773" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output5_oc_0_0_add "/>
</bind>
</comp>

<comp id="776" class="1005" name="output5_oc_0_0_loa_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output5_oc_0_0_loa "/>
</bind>
</comp>

<comp id="788" class="1005" name="i_16_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="793" class="1005" name="output6_oc_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="1"/>
<pin id="795" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output6_oc_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="output6_oc_load_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output6_oc_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="168" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="182" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="168" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="182" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="158" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="184" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="387"><net_src comp="170" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="2" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="378" pin=4"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="2" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="40" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="198" pin="1"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="194" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="4" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="4" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="478"><net_src comp="192" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="6" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="4" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="210" pin="1"/><net_sink comp="480" pin=3"/></net>

<net id="493"><net_src comp="182" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="30" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="246" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="34" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="510"><net_src comp="30" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="252" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="32" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="34" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="520"><net_src comp="30" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="258" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="34" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="530"><net_src comp="30" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="264" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="32" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="34" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="540"><net_src comp="30" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="270" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="34" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="544"><net_src comp="534" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="276" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="32" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="34" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="561"><net_src comp="30" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="282" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="32" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="571"><net_src comp="30" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="288" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="34" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="581"><net_src comp="30" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="294" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="32" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="34" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="585"><net_src comp="575" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="592"><net_src comp="30" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="300" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="32" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="34" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="596"><net_src comp="586" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="601"><net_src comp="336" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="160" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="336" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="166" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="336" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="623"><net_src comp="172" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="174" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="176" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="630"><net_src comp="614" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="617" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="178" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="627" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="180" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="631" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="489" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="347" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="186" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="347" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="190" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="347" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="681"><net_src comp="172" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="672" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="174" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="176" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="672" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="675" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="178" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="685" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="180" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="689" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="489" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="494" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="721"><net_src comp="504" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="378" pin=5"/></net>

<net id="726"><net_src comp="514" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="731"><net_src comp="524" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="736"><net_src comp="534" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="741"><net_src comp="545" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="378" pin=3"/></net>

<net id="746"><net_src comp="555" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="751"><net_src comp="565" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="756"><net_src comp="575" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="761"><net_src comp="586" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="769"><net_src comp="603" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="774"><net_src comp="306" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="779"><net_src comp="312" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="791"><net_src comp="661" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="796"><net_src comp="319" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="801"><net_src comp="325" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="489" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DATA_OUTPUT | {25 28 }
 - Input state : 
	Port: conv1 : DATA_INPUT | {1 2 }
	Port: conv1 : DATA_WEIGHT | {1 2 3 4 5 6 21 24 }
	Port: conv1 : DATA_BIAS | {1 2 3 4 5 6 21 24 }
	Port: conv1 : input_r | {1 }
	Port: conv1 : weights | {1 }
	Port: conv1 : weights_3 | {1 }
	Port: conv1 : weights_5 | {1 }
	Port: conv1 : weights_6 | {1 }
	Port: conv1 : bias | {1 }
	Port: conv1 : bias_3 | {1 }
	Port: conv1 : bias_5 | {1 }
	Port: conv1 : bias_6 | {1 }
	Port: conv1 : output_r | {1 }
  - Chain level:
	State 1
		StgValue_62 : 1
		StgValue_63 : 1
		StgValue_64 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		exitcond2_i : 1
		i : 1
		StgValue_120 : 2
		tmp_i : 1
		output5_oc_0_0_add : 2
		output5_oc_0_0_loa : 3
	State 22
	State 23
		tmp_s : 1
		tmp_172 : 1
		notlhs : 2
		notrhs : 2
		tmp_40 : 3
		tmp_42 : 3
		StgValue_134 : 3
	State 24
	State 25
		exitcond_i1 : 1
		i_16 : 1
		StgValue_144 : 2
		tmp_i1 : 1
		output6_oc_addr : 2
		output6_oc_load : 3
	State 26
	State 27
		tmp : 1
		tmp_173 : 1
		notlhs4 : 2
		notrhs5 : 2
		tmp_44 : 3
		tmp_46 : 3
		StgValue_159 : 3
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |   grp_convulution1_fu_354  |    10   | 36.3527 |   3134  |   3027  |
|          |  grp_convolution_3_fu_362  |    5    |  14.152 |   859   |   1304  |
|          |  grp_convolution_5_fu_370  |    5    |  10.614 |   921   |   1008  |
|          |       grp_fc_6_fu_378      |    5    |  10.614 |   733   |   863   |
|          |    grp_maxpool_2_fu_390    |    0    |  5.307  |   292   |   617   |
|          |    grp_maxpool_4_fu_396    |    0    |  5.307  |   282   |   606   |
|          | grp_store_weights_5_fu_402 |    0    |    0    |   368   |   235   |
|          | grp_store_weights_3_fu_410 |    0    |    0    |   358   |   234   |
|   call   |      grp_relu_1_fu_418     |    0    |  1.769  |   161   |   422   |
|          |      grp_relu_3_fu_423     |    0    |  1.769  |   156   |   405   |
|          |      grp_relu_4_fu_428     |    0    |  1.769  |   147   |   407   |
|          |      grp_relu_2_fu_433     |    0    |  1.769  |   152   |   400   |
|          |  grp_store_weights_fu_438  |    0    |    0    |   280   |   160   |
|          |   grp_store_input_fu_447   |    0    |  1.769  |   185   |   111   |
|          |   grp_store_bias_5_fu_456  |    0    |  3.538  |    78   |    44   |
|          |   grp_store_bias_3_fu_464  |    0    |  3.538  |    74   |    44   |
|          |   grp_store_output_fu_472  |    0    |  5.307  |    76   |    40   |
|          |    grp_store_bias_fu_480   |    0    |  3.538  |    70   |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|   fcmp   |         grp_fu_489         |    0    |    0    |    66   |   239   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     exitcond2_i_fu_597     |    0    |    0    |    0    |    11   |
|          |        notlhs_fu_631       |    0    |    0    |    0    |    11   |
|   icmp   |        notrhs_fu_637       |    0    |    0    |    0    |    18   |
|          |     exitcond_i1_fu_655     |    0    |    0    |    0    |    9    |
|          |       notlhs4_fu_689       |    0    |    0    |    0    |    11   |
|          |       notrhs5_fu_695       |    0    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |          i_fu_603          |    0    |    0    |    0    |    15   |
|          |         i_16_fu_661        |    0    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|---------|
|    or    |        tmp_40_fu_643       |    0    |    0    |    0    |    2    |
|          |        tmp_44_fu_701       |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|    and   |        tmp_42_fu_649       |    0    |    0    |    0    |    2    |
|          |        tmp_46_fu_707       |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   output_read_read_fu_246  |    0    |    0    |    0    |    0    |
|          |   bias_6_read_read_fu_252  |    0    |    0    |    0    |    0    |
|          |   bias_5_read_read_fu_258  |    0    |    0    |    0    |    0    |
|          |   bias_3_read_read_fu_264  |    0    |    0    |    0    |    0    |
|   read   |    bias_read_read_fu_270   |    0    |    0    |    0    |    0    |
|          | weights_6_read_read_fu_276 |    0    |    0    |    0    |    0    |
|          | weights_5_read_read_fu_282 |    0    |    0    |    0    |    0    |
|          | weights_3_read_read_fu_288 |    0    |    0    |    0    |    0    |
|          |  weights_read_read_fu_294  |    0    |    0    |    0    |    0    |
|          |   input_read_read_fu_300   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       output1_fu_494       |    0    |    0    |    0    |    0    |
|          |        bias_s_fu_504       |    0    |    0    |    0    |    0    |
|          |        bias_1_fu_514       |    0    |    0    |    0    |    0    |
|          |        bias_2_fu_524       |    0    |    0    |    0    |    0    |
|          |        bias1_fu_534        |    0    |    0    |    0    |    0    |
|partselect|      weights_s_fu_545      |    0    |    0    |    0    |    0    |
|          |      weights_1_fu_555      |    0    |    0    |    0    |    0    |
|          |      weights_2_fu_565      |    0    |    0    |    0    |    0    |
|          |       weights3_fu_575      |    0    |    0    |    0    |    0    |
|          |        input1_fu_586       |    0    |    0    |    0    |    0    |
|          |        tmp_s_fu_617        |    0    |    0    |    0    |    0    |
|          |         tmp_fu_675         |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   zext   |        tmp_i_fu_609        |    0    |    0    |    0    |    0    |
|          |        tmp_i1_fu_667       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |       tmp_172_fu_627       |    0    |    0    |    0    |    0    |
|          |       tmp_173_fu_685       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    25   | 107.113 |   8392  |  10319  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|   bias_3_oc  |    0   |   64   |    8   |
|   bias_5_oc  |    1   |    0   |    0   |
|    bias_oc   |    0   |   64   |    3   |
|  input_oc_0  |    2   |    0   |    0   |
|  output1_oc  |   16   |    0   |    0   |
|  output2_oc  |    4   |    0   |    0   |
|  output3_oc  |    4   |    0   |    0   |
|  output4_oc  |    1   |    0   |    0   |
|output5_oc_0_0|    1   |    0   |    0   |
|  output6_oc  |    0   |   64   |    5   |
| weights_3_oc |    8   |    0   |    0   |
| weights_5_oc |   128  |    0   |    0   |
| weights_oc_0 |    2   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   167  |   192  |   16   |
+--------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       bias1_reg_733      |   30   |
|      bias_1_reg_723      |   30   |
|      bias_2_reg_728      |   30   |
|      bias_s_reg_718      |   30   |
|       i_16_reg_788       |    4   |
|       i_i1_reg_343       |    4   |
|        i_i_reg_332       |    7   |
|         i_reg_766        |    7   |
|      input1_reg_758      |   30   |
|      output1_reg_713     |   30   |
|output5_oc_0_0_add_reg_771|    7   |
|output5_oc_0_0_loa_reg_776|   32   |
|  output6_oc_addr_reg_793 |    4   |
|  output6_oc_load_reg_798 |   32   |
|     weights3_reg_753     |   30   |
|     weights_1_reg_743    |   30   |
|     weights_2_reg_748    |   30   |
|     weights_s_reg_738    |   30   |
+--------------------------+--------+
|           Total          |   397  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_312    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_access_fu_325    |  p0  |   2  |   4  |    8   ||    9    |
| grp_store_weights_fu_438 |  p2  |   2  |  30  |   60   ||    9    |
|  grp_store_input_fu_447  |  p2  |   2  |  30  |   60   ||    9    |
|   grp_store_bias_fu_480  |  p2  |   2  |  30  |   60   ||    9    |
|        grp_fu_489        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   266  ||  10.614 ||    54   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   107  |  8392  |  10319 |
|   Memory  |   167  |    -   |    -   |   192  |   16   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   397  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   167  |   25   |   117  |  8981  |  10389 |
+-----------+--------+--------+--------+--------+--------+
