
ex_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dc4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002ed0  08002ed0  00012ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ef0  08002ef0  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08002ef0  08002ef0  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ef0  08002ef0  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ef0  08002ef0  00012ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ef4  08002ef4  00012ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08002ef8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000088  08002f80  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08002f80  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f20  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d8d  00000000  00000000  00029fd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  0002bd60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a10  00000000  00000000  0002c8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017582  00000000  00000000  0002d2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c200  00000000  00000000  0004483a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085889  00000000  00000000  00050a3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d62c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b5c  00000000  00000000  000d6318  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	08002eb8 	.word	0x08002eb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	08002eb8 	.word	0x08002eb8

0800014c <resetAllButton>:
int timerNormalState[3]= {0, 0, 0};
int eventButtonPressed[3]= {0, 0, 0};
int eventButtonDrop[3]= {0, 0, 0};

void resetAllButton()
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for (int i=0 ; i < 3; i++)
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e011      	b.n	800017c <resetAllButton+0x30>
	{
		eventButtonDrop[i]= 0;
 8000158:	4a0d      	ldr	r2, [pc, #52]	; (8000190 <resetAllButton+0x44>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2100      	movs	r1, #0
 800015e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		eventButtonPressed[i]= 0;
 8000162:	4a0c      	ldr	r2, [pc, #48]	; (8000194 <resetAllButton+0x48>)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2100      	movs	r1, #0
 8000168:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		timerNormalState[i]= 0;
 800016c:	4a0a      	ldr	r2, [pc, #40]	; (8000198 <resetAllButton+0x4c>)
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	2100      	movs	r1, #0
 8000172:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0 ; i < 3; i++)
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	3301      	adds	r3, #1
 800017a:	607b      	str	r3, [r7, #4]
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b02      	cmp	r3, #2
 8000180:	ddea      	ble.n	8000158 <resetAllButton+0xc>
	}
}
 8000182:	bf00      	nop
 8000184:	bf00      	nop
 8000186:	370c      	adds	r7, #12
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	200000bc 	.word	0x200000bc
 8000194:	200000b0 	.word	0x200000b0
 8000198:	200000a4 	.word	0x200000a4

0800019c <checkEventButton>:

int checkEventButton(int indexButton)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
	switch (indexButton)
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	2b02      	cmp	r3, #2
 80001a8:	d053      	beq.n	8000252 <checkEventButton+0xb6>
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	2b02      	cmp	r3, #2
 80001ae:	dc54      	bgt.n	800025a <checkEventButton+0xbe>
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	d003      	beq.n	80001be <checkEventButton+0x22>
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d032      	beq.n	8000222 <checkEventButton+0x86>
 80001bc:	e04d      	b.n	800025a <checkEventButton+0xbe>
					break;
				default:
					resetAllButton();
					break;
			}*/
			if (eventButtonPressed[indexButton]== 1)
 80001be:	4a2b      	ldr	r2, [pc, #172]	; (800026c <checkEventButton+0xd0>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001c6:	2b01      	cmp	r3, #1
 80001c8:	d113      	bne.n	80001f2 <checkEventButton+0x56>
			{
				if (eventButtonDrop[indexButton]== 1)
 80001ca:	4a29      	ldr	r2, [pc, #164]	; (8000270 <checkEventButton+0xd4>)
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	d103      	bne.n	80001de <checkEventButton+0x42>
				{
					resetAllButton();
 80001d6:	f7ff ffb9 	bl	800014c <resetAllButton>
					return BUTTON1SinglePress;
 80001da:	2302      	movs	r3, #2
 80001dc:	e042      	b.n	8000264 <checkEventButton+0xc8>
				}
				if (eventButtonDrop[indexButton]== 0)
 80001de:	4a24      	ldr	r2, [pc, #144]	; (8000270 <checkEventButton+0xd4>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d13b      	bne.n	8000262 <checkEventButton+0xc6>
				{
					resetAllButton();
 80001ea:	f7ff ffaf 	bl	800014c <resetAllButton>
					return BUTTON1LongPress;
 80001ee:	2305      	movs	r3, #5
 80001f0:	e038      	b.n	8000264 <checkEventButton+0xc8>
				}
			}
			else
			{
				if (eventButtonPressed[indexButton]== 2)
 80001f2:	4a1e      	ldr	r2, [pc, #120]	; (800026c <checkEventButton+0xd0>)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001fa:	2b02      	cmp	r3, #2
 80001fc:	d103      	bne.n	8000206 <checkEventButton+0x6a>
				{
					resetAllButton();
 80001fe:	f7ff ffa5 	bl	800014c <resetAllButton>
					return BUTTON1DoublePress;
 8000202:	2303      	movs	r3, #3
 8000204:	e02e      	b.n	8000264 <checkEventButton+0xc8>
				}
				else
				{
					if (eventButtonPressed[indexButton]== 3)
 8000206:	4a19      	ldr	r2, [pc, #100]	; (800026c <checkEventButton+0xd0>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800020e:	2b03      	cmp	r3, #3
 8000210:	d103      	bne.n	800021a <checkEventButton+0x7e>
					{
						resetAllButton();
 8000212:	f7ff ff9b 	bl	800014c <resetAllButton>
						return BUTTON1TriplePress;
 8000216:	2304      	movs	r3, #4
 8000218:	e024      	b.n	8000264 <checkEventButton+0xc8>
					}
					else
					{
						resetAllButton();
 800021a:	f7ff ff97 	bl	800014c <resetAllButton>
						return NOBUTTON;
 800021e:	2309      	movs	r3, #9
 8000220:	e020      	b.n	8000264 <checkEventButton+0xc8>
				default:
					resetAllButton();
					break;
			}
			break;*/
			if (eventButtonPressed[indexButton]== 1)
 8000222:	4a12      	ldr	r2, [pc, #72]	; (800026c <checkEventButton+0xd0>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800022a:	2b01      	cmp	r3, #1
 800022c:	d103      	bne.n	8000236 <checkEventButton+0x9a>
			{
				resetAllButton();
 800022e:	f7ff ff8d 	bl	800014c <resetAllButton>
				return BUTTON2SinglePress;
 8000232:	2306      	movs	r3, #6
 8000234:	e016      	b.n	8000264 <checkEventButton+0xc8>
			}
			else
			{
				if (eventButtonPressed[indexButton]== 2)
 8000236:	4a0d      	ldr	r2, [pc, #52]	; (800026c <checkEventButton+0xd0>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023e:	2b02      	cmp	r3, #2
 8000240:	d103      	bne.n	800024a <checkEventButton+0xae>
				{
					resetAllButton();
 8000242:	f7ff ff83 	bl	800014c <resetAllButton>
					return BUTTON2DoublePress;
 8000246:	2308      	movs	r3, #8
 8000248:	e00c      	b.n	8000264 <checkEventButton+0xc8>
				}
				else
				{
					resetAllButton();
 800024a:	f7ff ff7f 	bl	800014c <resetAllButton>
					return BUTTON2LongPress;
 800024e:	2307      	movs	r3, #7
 8000250:	e008      	b.n	8000264 <checkEventButton+0xc8>
				}
			}
		case 2:
			resetAllButton();
 8000252:	f7ff ff7b 	bl	800014c <resetAllButton>
			return NOBUTTON;
 8000256:	2309      	movs	r3, #9
 8000258:	e004      	b.n	8000264 <checkEventButton+0xc8>
			break;
		default:
			resetAllButton();
 800025a:	f7ff ff77 	bl	800014c <resetAllButton>
			return NOBUTTON;
 800025e:	2309      	movs	r3, #9
 8000260:	e000      	b.n	8000264 <checkEventButton+0xc8>
			break;
 8000262:	bf00      	nop
			break;
	}
}
 8000264:	4618      	mov	r0, r3
 8000266:	3708      	adds	r7, #8
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}
 800026c:	200000b0 	.word	0x200000b0
 8000270:	200000bc 	.word	0x200000bc

08000274 <getInputButton>:
int getInputButton()
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
	for (int i= 0; i < 2; i++)
 800027a:	2300      	movs	r3, #0
 800027c:	607b      	str	r3, [r7, #4]
 800027e:	e0b7      	b.n	80003f0 <getInputButton+0x17c>
	{
		state1Button[i]= state2Button[i];
 8000280:	4a60      	ldr	r2, [pc, #384]	; (8000404 <getInputButton+0x190>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000288:	495f      	ldr	r1, [pc, #380]	; (8000408 <getInputButton+0x194>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		state2Button[i]= state3Button[i];
 8000290:	4a5e      	ldr	r2, [pc, #376]	; (800040c <getInputButton+0x198>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000298:	495a      	ldr	r1, [pc, #360]	; (8000404 <getInputButton+0x190>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		state3Button[i]= HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 80002a0:	4a5b      	ldr	r2, [pc, #364]	; (8000410 <getInputButton+0x19c>)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002a8:	495a      	ldr	r1, [pc, #360]	; (8000414 <getInputButton+0x1a0>)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80002b0:	4619      	mov	r1, r3
 80002b2:	4610      	mov	r0, r2
 80002b4:	f001 fdc0 	bl	8001e38 <HAL_GPIO_ReadPin>
 80002b8:	4603      	mov	r3, r0
 80002ba:	4619      	mov	r1, r3
 80002bc:	4a53      	ldr	r2, [pc, #332]	; (800040c <getInputButton+0x198>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((state1Button[i]== state2Button[i]) && (state2Button[i]== state3Button[i]))
 80002c4:	4a50      	ldr	r2, [pc, #320]	; (8000408 <getInputButton+0x194>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002cc:	494d      	ldr	r1, [pc, #308]	; (8000404 <getInputButton+0x190>)
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002d4:	429a      	cmp	r2, r3
 80002d6:	f040 8088 	bne.w	80003ea <getInputButton+0x176>
 80002da:	4a4a      	ldr	r2, [pc, #296]	; (8000404 <getInputButton+0x190>)
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002e2:	494a      	ldr	r1, [pc, #296]	; (800040c <getInputButton+0x198>)
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d17d      	bne.n	80003ea <getInputButton+0x176>
		{
			if (state0Button[i] != state1Button[i])  // state0 != state1
 80002ee:	4a4a      	ldr	r2, [pc, #296]	; (8000418 <getInputButton+0x1a4>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002f6:	4944      	ldr	r1, [pc, #272]	; (8000408 <getInputButton+0x194>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002fe:	429a      	cmp	r2, r3
 8000300:	d031      	beq.n	8000366 <getInputButton+0xf2>
			{
				switch (state0Button[i])
 8000302:	4a45      	ldr	r2, [pc, #276]	; (8000418 <getInputButton+0x1a4>)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d002      	beq.n	8000314 <getInputButton+0xa0>
 800030e:	2b01      	cmp	r3, #1
 8000310:	d014      	beq.n	800033c <getInputButton+0xc8>
						state0Button[i]= PRESS_STATE;
						eventButtonPressed[i]+= 1;
						timerLongPress[i]= 300;
						break;
					default:
						break;
 8000312:	e06a      	b.n	80003ea <getInputButton+0x176>
						state0Button[i]= NORMAL_STATE;
 8000314:	4a40      	ldr	r2, [pc, #256]	; (8000418 <getInputButton+0x1a4>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	2101      	movs	r1, #1
 800031a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						eventButtonDrop[i]+= 1;
 800031e:	4a3f      	ldr	r2, [pc, #252]	; (800041c <getInputButton+0x1a8>)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000326:	1c5a      	adds	r2, r3, #1
 8000328:	493c      	ldr	r1, [pc, #240]	; (800041c <getInputButton+0x1a8>)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						timerNormalState[i]= 20;
 8000330:	4a3b      	ldr	r2, [pc, #236]	; (8000420 <getInputButton+0x1ac>)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	2114      	movs	r1, #20
 8000336:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						break;
 800033a:	e056      	b.n	80003ea <getInputButton+0x176>
						state0Button[i]= PRESS_STATE;
 800033c:	4a36      	ldr	r2, [pc, #216]	; (8000418 <getInputButton+0x1a4>)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	2100      	movs	r1, #0
 8000342:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						eventButtonPressed[i]+= 1;
 8000346:	4a37      	ldr	r2, [pc, #220]	; (8000424 <getInputButton+0x1b0>)
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800034e:	1c5a      	adds	r2, r3, #1
 8000350:	4934      	ldr	r1, [pc, #208]	; (8000424 <getInputButton+0x1b0>)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						timerLongPress[i]= 300;
 8000358:	4a33      	ldr	r2, [pc, #204]	; (8000428 <getInputButton+0x1b4>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000360:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						break;
 8000364:	e041      	b.n	80003ea <getInputButton+0x176>

				}
			}
			else
			{
				if (state0Button[i]== NORMAL_STATE)
 8000366:	4a2c      	ldr	r2, [pc, #176]	; (8000418 <getInputButton+0x1a4>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800036e:	2b01      	cmp	r3, #1
 8000370:	d119      	bne.n	80003a6 <getInputButton+0x132>
				{
					if (timerNormalState[i] > 0)
 8000372:	4a2b      	ldr	r2, [pc, #172]	; (8000420 <getInputButton+0x1ac>)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800037a:	2b00      	cmp	r3, #0
 800037c:	dd35      	ble.n	80003ea <getInputButton+0x176>
					{
						timerNormalState[i]--;
 800037e:	4a28      	ldr	r2, [pc, #160]	; (8000420 <getInputButton+0x1ac>)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000386:	1e5a      	subs	r2, r3, #1
 8000388:	4925      	ldr	r1, [pc, #148]	; (8000420 <getInputButton+0x1ac>)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if (timerNormalState[i] <= 0)
 8000390:	4a23      	ldr	r2, [pc, #140]	; (8000420 <getInputButton+0x1ac>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000398:	2b00      	cmp	r3, #0
 800039a:	dc26      	bgt.n	80003ea <getInputButton+0x176>
						{
							return checkEventButton(i);
 800039c:	6878      	ldr	r0, [r7, #4]
 800039e:	f7ff fefd 	bl	800019c <checkEventButton>
 80003a2:	4603      	mov	r3, r0
 80003a4:	e029      	b.n	80003fa <getInputButton+0x186>
						}
					}
				}
				else   // state0Button[i]== PRESS_SATE;
				{
					if (timerLongPress[i] > 0)
 80003a6:	4a20      	ldr	r2, [pc, #128]	; (8000428 <getInputButton+0x1b4>)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	dd1b      	ble.n	80003ea <getInputButton+0x176>
					{
						timerLongPress[i]--;
 80003b2:	4a1d      	ldr	r2, [pc, #116]	; (8000428 <getInputButton+0x1b4>)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003ba:	1e5a      	subs	r2, r3, #1
 80003bc:	491a      	ldr	r1, [pc, #104]	; (8000428 <getInputButton+0x1b4>)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if (timerLongPress[i] <= 0)
 80003c4:	4a18      	ldr	r2, [pc, #96]	; (8000428 <getInputButton+0x1b4>)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	dc0c      	bgt.n	80003ea <getInputButton+0x176>
						{
							if (i== 1)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d104      	bne.n	80003e0 <getInputButton+0x16c>
								timerLongPress[i]= 20;
 80003d6:	4a14      	ldr	r2, [pc, #80]	; (8000428 <getInputButton+0x1b4>)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	2114      	movs	r1, #20
 80003dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							return checkEventButton(i);		
 80003e0:	6878      	ldr	r0, [r7, #4]
 80003e2:	f7ff fedb 	bl	800019c <checkEventButton>
 80003e6:	4603      	mov	r3, r0
 80003e8:	e007      	b.n	80003fa <getInputButton+0x186>
	for (int i= 0; i < 2; i++)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	3301      	adds	r3, #1
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	f77f af44 	ble.w	8000280 <getInputButton+0xc>
					}
				}
			}
		}
	}
	return NOBUTTON;
 80003f8:	2309      	movs	r3, #9
}
 80003fa:	4618      	mov	r0, r3
 80003fc:	3708      	adds	r7, #8
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	2000002c 	.word	0x2000002c
 8000408:	20000020 	.word	0x20000020
 800040c:	20000038 	.word	0x20000038
 8000410:	20000000 	.word	0x20000000
 8000414:	2000000c 	.word	0x2000000c
 8000418:	20000014 	.word	0x20000014
 800041c:	200000bc 	.word	0x200000bc
 8000420:	200000a4 	.word	0x200000a4
 8000424:	200000b0 	.word	0x200000b0
 8000428:	20000044 	.word	0x20000044

0800042c <update7SEGBuffer>:

#include "deviceDriver7Segment.h"
#include "physical7Segment.h"

void update7SEGBuffer(int time, int index_traffic)
{
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	6039      	str	r1, [r7, #0]
	switch (index_traffic)
 8000436:	683b      	ldr	r3, [r7, #0]
 8000438:	2b03      	cmp	r3, #3
 800043a:	d039      	beq.n	80004b0 <update7SEGBuffer+0x84>
 800043c:	683b      	ldr	r3, [r7, #0]
 800043e:	2b03      	cmp	r3, #3
 8000440:	dc3a      	bgt.n	80004b8 <update7SEGBuffer+0x8c>
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	2b01      	cmp	r3, #1
 8000446:	d003      	beq.n	8000450 <update7SEGBuffer+0x24>
 8000448:	683b      	ldr	r3, [r7, #0]
 800044a:	2b02      	cmp	r3, #2
 800044c:	d018      	beq.n	8000480 <update7SEGBuffer+0x54>
		break;
	case 3:
		led_buffer[4] = time;
		break;
	default:
		break;
 800044e:	e033      	b.n	80004b8 <update7SEGBuffer+0x8c>
		led_buffer[0] = time / 10;
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a1c      	ldr	r2, [pc, #112]	; (80004c4 <update7SEGBuffer+0x98>)
 8000454:	fb82 1203 	smull	r1, r2, r2, r3
 8000458:	1092      	asrs	r2, r2, #2
 800045a:	17db      	asrs	r3, r3, #31
 800045c:	1ad3      	subs	r3, r2, r3
 800045e:	4a1a      	ldr	r2, [pc, #104]	; (80004c8 <update7SEGBuffer+0x9c>)
 8000460:	6013      	str	r3, [r2, #0]
		led_buffer[1] = time % 10;
 8000462:	6879      	ldr	r1, [r7, #4]
 8000464:	4b17      	ldr	r3, [pc, #92]	; (80004c4 <update7SEGBuffer+0x98>)
 8000466:	fb83 2301 	smull	r2, r3, r3, r1
 800046a:	109a      	asrs	r2, r3, #2
 800046c:	17cb      	asrs	r3, r1, #31
 800046e:	1ad2      	subs	r2, r2, r3
 8000470:	4613      	mov	r3, r2
 8000472:	009b      	lsls	r3, r3, #2
 8000474:	4413      	add	r3, r2
 8000476:	005b      	lsls	r3, r3, #1
 8000478:	1aca      	subs	r2, r1, r3
 800047a:	4b13      	ldr	r3, [pc, #76]	; (80004c8 <update7SEGBuffer+0x9c>)
 800047c:	605a      	str	r2, [r3, #4]
		break;
 800047e:	e01c      	b.n	80004ba <update7SEGBuffer+0x8e>
		led_buffer[2] = time / 10;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a10      	ldr	r2, [pc, #64]	; (80004c4 <update7SEGBuffer+0x98>)
 8000484:	fb82 1203 	smull	r1, r2, r2, r3
 8000488:	1092      	asrs	r2, r2, #2
 800048a:	17db      	asrs	r3, r3, #31
 800048c:	1ad3      	subs	r3, r2, r3
 800048e:	4a0e      	ldr	r2, [pc, #56]	; (80004c8 <update7SEGBuffer+0x9c>)
 8000490:	6093      	str	r3, [r2, #8]
		led_buffer[3] = time % 10;
 8000492:	6879      	ldr	r1, [r7, #4]
 8000494:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <update7SEGBuffer+0x98>)
 8000496:	fb83 2301 	smull	r2, r3, r3, r1
 800049a:	109a      	asrs	r2, r3, #2
 800049c:	17cb      	asrs	r3, r1, #31
 800049e:	1ad2      	subs	r2, r2, r3
 80004a0:	4613      	mov	r3, r2
 80004a2:	009b      	lsls	r3, r3, #2
 80004a4:	4413      	add	r3, r2
 80004a6:	005b      	lsls	r3, r3, #1
 80004a8:	1aca      	subs	r2, r1, r3
 80004aa:	4b07      	ldr	r3, [pc, #28]	; (80004c8 <update7SEGBuffer+0x9c>)
 80004ac:	60da      	str	r2, [r3, #12]
		break;
 80004ae:	e004      	b.n	80004ba <update7SEGBuffer+0x8e>
		led_buffer[4] = time;
 80004b0:	4a05      	ldr	r2, [pc, #20]	; (80004c8 <update7SEGBuffer+0x9c>)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	6113      	str	r3, [r2, #16]
		break;
 80004b6:	e000      	b.n	80004ba <update7SEGBuffer+0x8e>
		break;
 80004b8:	bf00      	nop
	}
}
 80004ba:	bf00      	nop
 80004bc:	370c      	adds	r7, #12
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr
 80004c4:	66666667 	.word	0x66666667
 80004c8:	20000050 	.word	0x20000050

080004cc <update7SEGBufferTraffic1>:

void update7SEGBufferTraffic1(int time)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	update7SEGBuffer(time, 1);
 80004d4:	2101      	movs	r1, #1
 80004d6:	6878      	ldr	r0, [r7, #4]
 80004d8:	f7ff ffa8 	bl	800042c <update7SEGBuffer>
}
 80004dc:	bf00      	nop
 80004de:	3708      	adds	r7, #8
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <update7SEGBufferTraffic2>:

void update7SEGBufferTraffic2(int time)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
	update7SEGBuffer(time, 2);
 80004ec:	2102      	movs	r1, #2
 80004ee:	6878      	ldr	r0, [r7, #4]
 80004f0:	f7ff ff9c 	bl	800042c <update7SEGBuffer>
}
 80004f4:	bf00      	nop
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <update7SEGBufferMode>:

void update7SEGBufferMode(int time)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
	update7SEGBuffer(time, 3);
 8000504:	2103      	movs	r1, #3
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	f7ff ff90 	bl	800042c <update7SEGBuffer>
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}

08000514 <displayAll7Seg>:

void displayAll7Seg()
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
	Scan7SEG();
 8000518:	f000 fd58 	bl	8000fcc <Scan7SEG>
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}

08000520 <blinkingYELLOW>:
#include <main.h>
#include "deviceDriverSingleLed.h"
#include "physical7SingleLed.h"

void blinkingYELLOW()
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, YELLOWTUNINGMODE);
 8000524:	2105      	movs	r1, #5
 8000526:	2008      	movs	r0, #8
 8000528:	f000 fdf0 	bl	800110c <controlSingleLed>
	controlSingleLed(TRAFFIC2, YELLOWTUNINGMODE);
 800052c:	2105      	movs	r1, #5
 800052e:	2009      	movs	r0, #9
 8000530:	f000 fdec 	bl	800110c <controlSingleLed>
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}

08000538 <blinkingRED>:

void blinkingRED()
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, REDTUNINGMODE);
 800053c:	2103      	movs	r1, #3
 800053e:	2008      	movs	r0, #8
 8000540:	f000 fde4 	bl	800110c <controlSingleLed>
	controlSingleLed(TRAFFIC2, REDTUNINGMODE);
 8000544:	2103      	movs	r1, #3
 8000546:	2009      	movs	r0, #9
 8000548:	f000 fde0 	bl	800110c <controlSingleLed>
}
 800054c:	bf00      	nop
 800054e:	bd80      	pop	{r7, pc}

08000550 <blinkingGREEN>:
void blinkingGREEN()
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, GREENTUNINGMODE);
 8000554:	2104      	movs	r1, #4
 8000556:	2008      	movs	r0, #8
 8000558:	f000 fdd8 	bl	800110c <controlSingleLed>
	controlSingleLed(TRAFFIC2, GREENTUNINGMODE);
 800055c:	2104      	movs	r1, #4
 800055e:	2009      	movs	r0, #9
 8000560:	f000 fdd4 	bl	800110c <controlSingleLed>
}
 8000564:	bf00      	nop
 8000566:	bd80      	pop	{r7, pc}

08000568 <offAllSingLEDs>:
void offAllSingLEDs()
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, OFF);
 800056c:	2106      	movs	r1, #6
 800056e:	2008      	movs	r0, #8
 8000570:	f000 fdcc 	bl	800110c <controlSingleLed>
	controlSingleLed(TRAFFIC2, OFF);
 8000574:	2106      	movs	r1, #6
 8000576:	2009      	movs	r0, #9
 8000578:	f000 fdc8 	bl	800110c <controlSingleLed>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <onAllSingLEDs>:
void onAllSingLEDs()
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, ON);
 8000584:	2107      	movs	r1, #7
 8000586:	2008      	movs	r0, #8
 8000588:	f000 fdc0 	bl	800110c <controlSingleLed>
	controlSingleLed(TRAFFIC2, ON);
 800058c:	2107      	movs	r1, #7
 800058e:	2009      	movs	r0, #9
 8000590:	f000 fdbc 	bl	800110c <controlSingleLed>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}

08000598 <onSingleRedTraffic1>:
void onSingleRedTraffic1()
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, REDNORMALMODE);
 800059c:	2100      	movs	r1, #0
 800059e:	2008      	movs	r0, #8
 80005a0:	f000 fdb4 	bl	800110c <controlSingleLed>
}
 80005a4:	bf00      	nop
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <onSingleYellowTraffic1>:
void onSingleYellowTraffic1()
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, YELLOWNORMALMODE);
 80005ac:	2102      	movs	r1, #2
 80005ae:	2008      	movs	r0, #8
 80005b0:	f000 fdac 	bl	800110c <controlSingleLed>
}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <onSingleGreenTraffic1>:

void onSingleGreenTraffic1()
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC1, GREENNORMALMODE);
 80005bc:	2101      	movs	r1, #1
 80005be:	2008      	movs	r0, #8
 80005c0:	f000 fda4 	bl	800110c <controlSingleLed>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}

080005c8 <onSingleRedTraffic2>:

void onSingleRedTraffic2()
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC2, REDNORMALMODE);
 80005cc:	2100      	movs	r1, #0
 80005ce:	2009      	movs	r0, #9
 80005d0:	f000 fd9c 	bl	800110c <controlSingleLed>
}
 80005d4:	bf00      	nop
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <onSingleYellowTraffic2>:
void onSingleYellowTraffic2()
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC2, YELLOWNORMALMODE);
 80005dc:	2102      	movs	r1, #2
 80005de:	2009      	movs	r0, #9
 80005e0:	f000 fd94 	bl	800110c <controlSingleLed>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <onSingleGreenTraffic2>:

void onSingleGreenTraffic2()
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	controlSingleLed(TRAFFIC2, GREENNORMALMODE);
 80005ec:	2101      	movs	r1, #1
 80005ee:	2009      	movs	r0, #9
 80005f0:	f000 fd8c 	bl	800110c <controlSingleLed>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005fc:	f001 f932 	bl	8001864 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000600:	f000 f920 	bl	8000844 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000604:	f000 f9a6 	bl	8000954 <MX_GPIO_Init>
	MX_TIM2_Init();
 8000608:	f000 f958 	bl	80008bc <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 800060c:	4887      	ldr	r0, [pc, #540]	; (800082c <main+0x234>)
 800060e:	f002 f893 	bl	8002738 <HAL_TIM_Base_Start_IT>

	/* USER CODE END 2 */

	/* Infinite loop */
	setTimer3(50);
 8000612:	2032      	movs	r0, #50	; 0x32
 8000614:	f000 fefa 	bl	800140c <setTimer3>
	setTimer4(20);
 8000618:	2014      	movs	r0, #20
 800061a:	f000 ff0b 	bl	8001434 <setTimer4>
	setTimer1(1);
 800061e:	2001      	movs	r0, #1
 8000620:	f000 fecc 	bl	80013bc <setTimer1>
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		if (flag1== 1) // flag for getInputButton
 8000624:	4b82      	ldr	r3, [pc, #520]	; (8000830 <main+0x238>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2b01      	cmp	r3, #1
 800062a:	f040 80d7 	bne.w	80007dc <main+0x1e4>
		{
			setTimer1(1);
 800062e:	2001      	movs	r0, #1
 8000630:	f000 fec4 	bl	80013bc <setTimer1>
			switch (getInputButton())
 8000634:	f7ff fe1e 	bl	8000274 <getInputButton>
 8000638:	4603      	mov	r3, r0
 800063a:	3b02      	subs	r3, #2
 800063c:	2b06      	cmp	r3, #6
 800063e:	f200 80cf 	bhi.w	80007e0 <main+0x1e8>
 8000642:	a201      	add	r2, pc, #4	; (adr r2, 8000648 <main+0x50>)
 8000644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000648:	08000665 	.word	0x08000665
 800064c:	080006b9 	.word	0x080006b9
 8000650:	0800070d 	.word	0x0800070d
 8000654:	08000761 	.word	0x08000761
 8000658:	0800078d 	.word	0x0800078d
 800065c:	080007cb 	.word	0x080007cb
 8000660:	080007b9 	.word	0x080007b9
			{
				case BUTTON1SinglePress:
					switch (modeStatus)
 8000664:	4b73      	ldr	r3, [pc, #460]	; (8000834 <main+0x23c>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b03      	cmp	r3, #3
 800066a:	d823      	bhi.n	80006b4 <main+0xbc>
 800066c:	a201      	add	r2, pc, #4	; (adr r2, 8000674 <main+0x7c>)
 800066e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000672:	bf00      	nop
 8000674:	08000685 	.word	0x08000685
 8000678:	08000691 	.word	0x08000691
 800067c:	0800069d 	.word	0x0800069d
 8000680:	080006a9 	.word	0x080006a9
					{
						case INITMODE:
							modeStatus= NORMALMODE;
 8000684:	4b6b      	ldr	r3, [pc, #428]	; (8000834 <main+0x23c>)
 8000686:	2201      	movs	r2, #1
 8000688:	601a      	str	r2, [r3, #0]
							beginNormalMode();
 800068a:	f000 fb95 	bl	8000db8 <beginNormalMode>
							break;
 800068e:	e012      	b.n	80006b6 <main+0xbe>
						case NORMALMODE:
							modeStatus= NORMALMODE;
 8000690:	4b68      	ldr	r3, [pc, #416]	; (8000834 <main+0x23c>)
 8000692:	2201      	movs	r2, #1
 8000694:	601a      	str	r2, [r3, #0]
							beginNormalMode();
 8000696:	f000 fb8f 	bl	8000db8 <beginNormalMode>
							break;
 800069a:	e00c      	b.n	80006b6 <main+0xbe>
						case MANUALMODE:
							modeStatus= NORMALMODE;
 800069c:	4b65      	ldr	r3, [pc, #404]	; (8000834 <main+0x23c>)
 800069e:	2201      	movs	r2, #1
 80006a0:	601a      	str	r2, [r3, #0]
							beginNormalMode();
 80006a2:	f000 fb89 	bl	8000db8 <beginNormalMode>
							break;
 80006a6:	e006      	b.n	80006b6 <main+0xbe>
						case TUNINGMODE:
							modeStatus= NORMALMODE;
 80006a8:	4b62      	ldr	r3, [pc, #392]	; (8000834 <main+0x23c>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	601a      	str	r2, [r3, #0]
							beginNormalMode();
 80006ae:	f000 fb83 	bl	8000db8 <beginNormalMode>
							break;
 80006b2:	e000      	b.n	80006b6 <main+0xbe>
						default:
							break;
 80006b4:	bf00      	nop
					}
					break;
 80006b6:	e094      	b.n	80007e2 <main+0x1ea>
				case BUTTON1DoublePress:
					switch (modeStatus)
 80006b8:	4b5e      	ldr	r3, [pc, #376]	; (8000834 <main+0x23c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d823      	bhi.n	8000708 <main+0x110>
 80006c0:	a201      	add	r2, pc, #4	; (adr r2, 80006c8 <main+0xd0>)
 80006c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006c6:	bf00      	nop
 80006c8:	080006d9 	.word	0x080006d9
 80006cc:	080006e5 	.word	0x080006e5
 80006d0:	080006f1 	.word	0x080006f1
 80006d4:	080006fd 	.word	0x080006fd
					{
						case INITMODE:
							modeStatus= MANUALMODE;
 80006d8:	4b56      	ldr	r3, [pc, #344]	; (8000834 <main+0x23c>)
 80006da:	2202      	movs	r2, #2
 80006dc:	601a      	str	r2, [r3, #0]
							beginManualMode();
 80006de:	f000 fa15 	bl	8000b0c <beginManualMode>
							break;
 80006e2:	e012      	b.n	800070a <main+0x112>
						case NORMALMODE:
							modeStatus= MANUALMODE;
 80006e4:	4b53      	ldr	r3, [pc, #332]	; (8000834 <main+0x23c>)
 80006e6:	2202      	movs	r2, #2
 80006e8:	601a      	str	r2, [r3, #0]
							beginManualMode();
 80006ea:	f000 fa0f 	bl	8000b0c <beginManualMode>
							break;
 80006ee:	e00c      	b.n	800070a <main+0x112>
						case MANUALMODE:
							modeStatus= MANUALMODE;
 80006f0:	4b50      	ldr	r3, [pc, #320]	; (8000834 <main+0x23c>)
 80006f2:	2202      	movs	r2, #2
 80006f4:	601a      	str	r2, [r3, #0]
							beginManualMode();
 80006f6:	f000 fa09 	bl	8000b0c <beginManualMode>
							break;
 80006fa:	e006      	b.n	800070a <main+0x112>
						case TUNINGMODE:
							modeStatus= MANUALMODE;
 80006fc:	4b4d      	ldr	r3, [pc, #308]	; (8000834 <main+0x23c>)
 80006fe:	2202      	movs	r2, #2
 8000700:	601a      	str	r2, [r3, #0]
							beginManualMode();
 8000702:	f000 fa03 	bl	8000b0c <beginManualMode>
							break;
 8000706:	e000      	b.n	800070a <main+0x112>
						default:
							break;
 8000708:	bf00      	nop
					}
					break;
 800070a:	e06a      	b.n	80007e2 <main+0x1ea>
				case BUTTON1TriplePress:
					switch (modeStatus)
 800070c:	4b49      	ldr	r3, [pc, #292]	; (8000834 <main+0x23c>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	2b03      	cmp	r3, #3
 8000712:	d823      	bhi.n	800075c <main+0x164>
 8000714:	a201      	add	r2, pc, #4	; (adr r2, 800071c <main+0x124>)
 8000716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071a:	bf00      	nop
 800071c:	0800072d 	.word	0x0800072d
 8000720:	08000739 	.word	0x08000739
 8000724:	08000745 	.word	0x08000745
 8000728:	08000751 	.word	0x08000751
					{
						case INITMODE:
							modeStatus= TUNINGMODE;
 800072c:	4b41      	ldr	r3, [pc, #260]	; (8000834 <main+0x23c>)
 800072e:	2203      	movs	r2, #3
 8000730:	601a      	str	r2, [r3, #0]
							beginTuningMode();
 8000732:	f000 ff97 	bl	8001664 <beginTuningMode>
							break;
 8000736:	e012      	b.n	800075e <main+0x166>
						case NORMALMODE:
							modeStatus= TUNINGMODE;
 8000738:	4b3e      	ldr	r3, [pc, #248]	; (8000834 <main+0x23c>)
 800073a:	2203      	movs	r2, #3
 800073c:	601a      	str	r2, [r3, #0]
							beginTuningMode();
 800073e:	f000 ff91 	bl	8001664 <beginTuningMode>
							break;
 8000742:	e00c      	b.n	800075e <main+0x166>
						case MANUALMODE:
							modeStatus= TUNINGMODE;
 8000744:	4b3b      	ldr	r3, [pc, #236]	; (8000834 <main+0x23c>)
 8000746:	2203      	movs	r2, #3
 8000748:	601a      	str	r2, [r3, #0]
							beginTuningMode();
 800074a:	f000 ff8b 	bl	8001664 <beginTuningMode>
							break;
 800074e:	e006      	b.n	800075e <main+0x166>
						case TUNINGMODE:
							modeStatus= TUNINGMODE;
 8000750:	4b38      	ldr	r3, [pc, #224]	; (8000834 <main+0x23c>)
 8000752:	2203      	movs	r2, #3
 8000754:	601a      	str	r2, [r3, #0]
							beginTuningMode();
 8000756:	f000 ff85 	bl	8001664 <beginTuningMode>
							break;
 800075a:	e000      	b.n	800075e <main+0x166>
						default:
							break;
 800075c:	bf00      	nop
					}
					break;
 800075e:	e040      	b.n	80007e2 <main+0x1ea>
				case BUTTON1LongPress:
					switch (modeStatus)
 8000760:	4b34      	ldr	r3, [pc, #208]	; (8000834 <main+0x23c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2b03      	cmp	r3, #3
 8000766:	d00c      	beq.n	8000782 <main+0x18a>
 8000768:	2b03      	cmp	r3, #3
 800076a:	dc0d      	bgt.n	8000788 <main+0x190>
 800076c:	2b01      	cmp	r3, #1
 800076e:	d002      	beq.n	8000776 <main+0x17e>
 8000770:	2b02      	cmp	r3, #2
 8000772:	d003      	beq.n	800077c <main+0x184>
							break;
						case TUNINGMODE:
							runTuningMode();
							break;
						default:
							break;
 8000774:	e008      	b.n	8000788 <main+0x190>
							beginNormalMode();
 8000776:	f000 fb1f 	bl	8000db8 <beginNormalMode>
							break;
 800077a:	e006      	b.n	800078a <main+0x192>
							runManualModeFunction();
 800077c:	f000 f96c 	bl	8000a58 <runManualModeFunction>
							break;
 8000780:	e003      	b.n	800078a <main+0x192>
							runTuningMode();
 8000782:	f000 fef9 	bl	8001578 <runTuningMode>
							break;
 8000786:	e000      	b.n	800078a <main+0x192>
							break;
 8000788:	bf00      	nop
					}
					break;
 800078a:	e02a      	b.n	80007e2 <main+0x1ea>
				case BUTTON2SinglePress:
					switch (modeStatus)
 800078c:	4b29      	ldr	r3, [pc, #164]	; (8000834 <main+0x23c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b03      	cmp	r3, #3
 8000792:	d00c      	beq.n	80007ae <main+0x1b6>
 8000794:	2b03      	cmp	r3, #3
 8000796:	dc0d      	bgt.n	80007b4 <main+0x1bc>
 8000798:	2b01      	cmp	r3, #1
 800079a:	d002      	beq.n	80007a2 <main+0x1aa>
 800079c:	2b02      	cmp	r3, #2
 800079e:	d003      	beq.n	80007a8 <main+0x1b0>
							break;
						case TUNINGMODE:
							modifyTuningMode();
							break;
						default:
							break;
 80007a0:	e008      	b.n	80007b4 <main+0x1bc>
							beginNormalMode();
 80007a2:	f000 fb09 	bl	8000db8 <beginNormalMode>
							break;
 80007a6:	e006      	b.n	80007b6 <main+0x1be>
							runManualModeFunction();
 80007a8:	f000 f956 	bl	8000a58 <runManualModeFunction>
							break;
 80007ac:	e003      	b.n	80007b6 <main+0x1be>
							modifyTuningMode();
 80007ae:	f000 ff61 	bl	8001674 <modifyTuningMode>
							break;
 80007b2:	e000      	b.n	80007b6 <main+0x1be>
							break;
 80007b4:	bf00      	nop
					}
					break;
 80007b6:	e014      	b.n	80007e2 <main+0x1ea>
				case BUTTON2DoublePress:
					switch (modeStatus)
 80007b8:	4b1e      	ldr	r3, [pc, #120]	; (8000834 <main+0x23c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2b03      	cmp	r3, #3
 80007be:	d102      	bne.n	80007c6 <main+0x1ce>
					{
						case TUNINGMODE:
							saveTuningMode();
 80007c0:	f000 ffb6 	bl	8001730 <saveTuningMode>
							break;
 80007c4:	e000      	b.n	80007c8 <main+0x1d0>
						default:
							break;
 80007c6:	bf00      	nop
					}
					break;
 80007c8:	e00b      	b.n	80007e2 <main+0x1ea>
				case BUTTON2LongPress:
					switch (modeStatus)
 80007ca:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <main+0x23c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	d102      	bne.n	80007d8 <main+0x1e0>
					{
						case TUNINGMODE:
							modifyTuningMode();
 80007d2:	f000 ff4f 	bl	8001674 <modifyTuningMode>
							break;
 80007d6:	e000      	b.n	80007da <main+0x1e2>
						default:
							break;
 80007d8:	bf00      	nop
					}
					break;
 80007da:	e002      	b.n	80007e2 <main+0x1ea>
				default:
					break;
			}
		}
 80007dc:	bf00      	nop
 80007de:	e000      	b.n	80007e2 <main+0x1ea>
					break;
 80007e0:	bf00      	nop
		if (flag2 == 1) // flag for normalMode
 80007e2:	4b15      	ldr	r3, [pc, #84]	; (8000838 <main+0x240>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d108      	bne.n	80007fc <main+0x204>
		{
			setTimer2(100);
 80007ea:	2064      	movs	r0, #100	; 0x64
 80007ec:	f000 fdfa 	bl	80013e4 <setTimer2>
			if (modeStatus == NORMALMODE)
 80007f0:	4b10      	ldr	r3, [pc, #64]	; (8000834 <main+0x23c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d101      	bne.n	80007fc <main+0x204>
			{
				runNormalMode();
 80007f8:	f000 f9a0 	bl	8000b3c <runNormalMode>
			}
		}
		if (flag3 == 1) // flag for animationTuningMode
 80007fc:	4b0f      	ldr	r3, [pc, #60]	; (800083c <main+0x244>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b01      	cmp	r3, #1
 8000802:	d108      	bne.n	8000816 <main+0x21e>
		{
			setTimer3(50);
 8000804:	2032      	movs	r0, #50	; 0x32
 8000806:	f000 fe01 	bl	800140c <setTimer3>
			if (modeStatus== TUNINGMODE)
 800080a:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <main+0x23c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b03      	cmp	r3, #3
 8000810:	d101      	bne.n	8000816 <main+0x21e>
			{
				animationTuningMode();
 8000812:	f000 ffe1 	bl	80017d8 <animationTuningMode>
			}
		}
		if (flag4 == 1)  // flag for scan7Seg
 8000816:	4b0a      	ldr	r3, [pc, #40]	; (8000840 <main+0x248>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2b01      	cmp	r3, #1
 800081c:	f47f af02 	bne.w	8000624 <main+0x2c>
		{
			displayAll7Seg();
 8000820:	f7ff fe78 	bl	8000514 <displayAll7Seg>
			setTimer4(10);
 8000824:	200a      	movs	r0, #10
 8000826:	f000 fe05 	bl	8001434 <setTimer4>
		if (flag1== 1) // flag for getInputButton
 800082a:	e6fb      	b.n	8000624 <main+0x2c>
 800082c:	200000e0 	.word	0x200000e0
 8000830:	20000150 	.word	0x20000150
 8000834:	200000c8 	.word	0x200000c8
 8000838:	20000148 	.word	0x20000148
 800083c:	20000158 	.word	0x20000158
 8000840:	2000014c 	.word	0x2000014c

08000844 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b090      	sub	sp, #64	; 0x40
 8000848:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084a:	f107 0318 	add.w	r3, r7, #24
 800084e:	2228      	movs	r2, #40	; 0x28
 8000850:	2100      	movs	r1, #0
 8000852:	4618      	mov	r0, r3
 8000854:	f002 fb28 	bl	8002ea8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000866:	2302      	movs	r3, #2
 8000868:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800086a:	2301      	movs	r3, #1
 800086c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800086e:	2310      	movs	r3, #16
 8000870:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000872:	2300      	movs	r3, #0
 8000874:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000876:	f107 0318 	add.w	r3, r7, #24
 800087a:	4618      	mov	r0, r3
 800087c:	f001 fb24 	bl	8001ec8 <HAL_RCC_OscConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0x46>
	{
		Error_Handler();
 8000886:	f000 f8d5 	bl	8000a34 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800088a:	230f      	movs	r3, #15
 800088c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 fd90 	bl	80023c8 <HAL_RCC_ClockConfig>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0x6e>
	{
		Error_Handler();
 80008ae:	f000 f8c1 	bl	8000a34 <Error_Handler>
	}
}
 80008b2:	bf00      	nop
 80008b4:	3740      	adds	r7, #64	; 0x40
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
	...

080008bc <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008c2:	f107 0308 	add.w	r3, r7, #8
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d0:	463b      	mov	r3, r7
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80008d8:	4b1d      	ldr	r3, [pc, #116]	; (8000950 <MX_TIM2_Init+0x94>)
 80008da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008de:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 7999;
 80008e0:	4b1b      	ldr	r3, [pc, #108]	; (8000950 <MX_TIM2_Init+0x94>)
 80008e2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80008e6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e8:	4b19      	ldr	r3, [pc, #100]	; (8000950 <MX_TIM2_Init+0x94>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 80008ee:	4b18      	ldr	r3, [pc, #96]	; (8000950 <MX_TIM2_Init+0x94>)
 80008f0:	2209      	movs	r2, #9
 80008f2:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f4:	4b16      	ldr	r3, [pc, #88]	; (8000950 <MX_TIM2_Init+0x94>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008fa:	4b15      	ldr	r3, [pc, #84]	; (8000950 <MX_TIM2_Init+0x94>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000900:	4813      	ldr	r0, [pc, #76]	; (8000950 <MX_TIM2_Init+0x94>)
 8000902:	f001 fec9 	bl	8002698 <HAL_TIM_Base_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 800090c:	f000 f892 	bl	8000a34 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000910:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000914:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000916:	f107 0308 	add.w	r3, r7, #8
 800091a:	4619      	mov	r1, r3
 800091c:	480c      	ldr	r0, [pc, #48]	; (8000950 <MX_TIM2_Init+0x94>)
 800091e:	f002 f85f 	bl	80029e0 <HAL_TIM_ConfigClockSource>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 8000928:	f000 f884 	bl	8000a34 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800092c:	2300      	movs	r3, #0
 800092e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000930:	2300      	movs	r3, #0
 8000932:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000934:	463b      	mov	r3, r7
 8000936:	4619      	mov	r1, r3
 8000938:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_TIM2_Init+0x94>)
 800093a:	f002 fa27 	bl	8002d8c <HAL_TIMEx_MasterConfigSynchronization>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 8000944:	f000 f876 	bl	8000a34 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
}
 8000948:	bf00      	nop
 800094a:	3718      	adds	r7, #24
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200000e0 	.word	0x200000e0

08000954 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000968:	4b2a      	ldr	r3, [pc, #168]	; (8000a14 <MX_GPIO_Init+0xc0>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	4a29      	ldr	r2, [pc, #164]	; (8000a14 <MX_GPIO_Init+0xc0>)
 800096e:	f043 0304 	orr.w	r3, r3, #4
 8000972:	6193      	str	r3, [r2, #24]
 8000974:	4b27      	ldr	r3, [pc, #156]	; (8000a14 <MX_GPIO_Init+0xc0>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	f003 0304 	and.w	r3, r3, #4
 800097c:	607b      	str	r3, [r7, #4]
 800097e:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000980:	4b24      	ldr	r3, [pc, #144]	; (8000a14 <MX_GPIO_Init+0xc0>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a23      	ldr	r2, [pc, #140]	; (8000a14 <MX_GPIO_Init+0xc0>)
 8000986:	f043 0308 	orr.w	r3, r3, #8
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <MX_GPIO_Init+0xc0>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0308 	and.w	r3, r3, #8
 8000994:	603b      	str	r3, [r7, #0]
 8000996:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, segA_Pin | segB_Pin | segC_Pin | segD_Pin | segE_Pin | segF_Pin | segG_Pin, GPIO_PIN_RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	217f      	movs	r1, #127	; 0x7f
 800099c:	481e      	ldr	r0, [pc, #120]	; (8000a18 <MX_GPIO_Init+0xc4>)
 800099e:	f001 fa62 	bl	8001e66 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RED1_Pin | GREEN1_Pin | YELLOW1_Pin | RED2_Pin | GREEN2_Pin | YELLOW2_Pin, GPIO_PIN_SET);
 80009a2:	2201      	movs	r2, #1
 80009a4:	213f      	movs	r1, #63	; 0x3f
 80009a6:	481d      	ldr	r0, [pc, #116]	; (8000a1c <MX_GPIO_Init+0xc8>)
 80009a8:	f001 fa5d 	bl	8001e66 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, en4_Pin | en0_Pin | en1_Pin | en2_Pin | en3_Pin, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
 80009b2:	481a      	ldr	r0, [pc, #104]	; (8000a1c <MX_GPIO_Init+0xc8>)
 80009b4:	f001 fa57 	bl	8001e66 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : segA_Pin segB_Pin segC_Pin segD_Pin
							 segE_Pin segF_Pin segG_Pin */
	GPIO_InitStruct.Pin = segA_Pin | segB_Pin | segC_Pin | segD_Pin | segE_Pin | segF_Pin | segG_Pin;
 80009b8:	237f      	movs	r3, #127	; 0x7f
 80009ba:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009bc:	2301      	movs	r3, #1
 80009be:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c4:	2303      	movs	r3, #3
 80009c6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c8:	f107 0308 	add.w	r3, r7, #8
 80009cc:	4619      	mov	r1, r3
 80009ce:	4812      	ldr	r0, [pc, #72]	; (8000a18 <MX_GPIO_Init+0xc4>)
 80009d0:	f001 f8b8 	bl	8001b44 <HAL_GPIO_Init>

	/*Configure GPIO pins : RED1_Pin GREEN1_Pin YELLOW1_Pin en4_Pin
							 RED2_Pin GREEN2_Pin YELLOW2_Pin en0_Pin
							 en1_Pin en2_Pin en3_Pin */
	GPIO_InitStruct.Pin = RED1_Pin | GREEN1_Pin | YELLOW1_Pin | en4_Pin | RED2_Pin | GREEN2_Pin | YELLOW2_Pin | en0_Pin | en1_Pin | en2_Pin | en3_Pin;
 80009d4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80009d8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009da:	2301      	movs	r3, #1
 80009dc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009e2:	2303      	movs	r3, #3
 80009e4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e6:	f107 0308 	add.w	r3, r7, #8
 80009ea:	4619      	mov	r1, r3
 80009ec:	480b      	ldr	r0, [pc, #44]	; (8000a1c <MX_GPIO_Init+0xc8>)
 80009ee:	f001 f8a9 	bl	8001b44 <HAL_GPIO_Init>

	/*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
	GPIO_InitStruct.Pin = button1_Pin | button2_Pin | button3_Pin;
 80009f2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80009f6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f8:	2300      	movs	r3, #0
 80009fa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	4619      	mov	r1, r3
 8000a06:	4804      	ldr	r0, [pc, #16]	; (8000a18 <MX_GPIO_Init+0xc4>)
 8000a08:	f001 f89c 	bl	8001b44 <HAL_GPIO_Init>
}
 8000a0c:	bf00      	nop
 8000a0e:	3718      	adds	r7, #24
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40021000 	.word	0x40021000
 8000a18:	40010800 	.word	0x40010800
 8000a1c:	40010c00 	.word	0x40010c00

08000a20 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
	runTimer();
 8000a28:	f000 fc72 	bl	8001310 <runTimer>
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000a3c:	e7fe      	b.n	8000a3c <Error_Handler+0x8>
	...

08000a40 <initStatusManualMode>:
#define YELLOWRED 4

int statusManualMode= INITMODE;

void initStatusManualMode()
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	statusManualMode= INITMODE;
 8000a44:	4b03      	ldr	r3, [pc, #12]	; (8000a54 <initStatusManualMode+0x14>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	200000cc 	.word	0x200000cc

08000a58 <runManualModeFunction>:
void runManualModeFunction()
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	switch (statusManualMode) 
 8000a5c:	4b2a      	ldr	r3, [pc, #168]	; (8000b08 <runManualModeFunction+0xb0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b04      	cmp	r3, #4
 8000a62:	d84e      	bhi.n	8000b02 <runManualModeFunction+0xaa>
 8000a64:	a201      	add	r2, pc, #4	; (adr r2, 8000a6c <runManualModeFunction+0x14>)
 8000a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a6a:	bf00      	nop
 8000a6c:	08000a81 	.word	0x08000a81
 8000a70:	08000a9b 	.word	0x08000a9b
 8000a74:	08000ab5 	.word	0x08000ab5
 8000a78:	08000acf 	.word	0x08000acf
 8000a7c:	08000ae9 	.word	0x08000ae9
	{
		case INITMODE:
			statusManualMode= REDGREEN;
 8000a80:	4b21      	ldr	r3, [pc, #132]	; (8000b08 <runManualModeFunction+0xb0>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	601a      	str	r2, [r3, #0]
			update7SEGBufferMode(2);
 8000a86:	2002      	movs	r0, #2
 8000a88:	f7ff fd38 	bl	80004fc <update7SEGBufferMode>
			offAllSingLEDs();
 8000a8c:	f7ff fd6c 	bl	8000568 <offAllSingLEDs>
			onSingleRedTraffic1();
 8000a90:	f7ff fd82 	bl	8000598 <onSingleRedTraffic1>
			onSingleGreenTraffic2();
 8000a94:	f7ff fda8 	bl	80005e8 <onSingleGreenTraffic2>
			break;
 8000a98:	e034      	b.n	8000b04 <runManualModeFunction+0xac>
		case REDGREEN:
			statusManualMode= REDYELLOW;
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	; (8000b08 <runManualModeFunction+0xb0>)
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	601a      	str	r2, [r3, #0]
			update7SEGBufferMode(2);
 8000aa0:	2002      	movs	r0, #2
 8000aa2:	f7ff fd2b 	bl	80004fc <update7SEGBufferMode>
			offAllSingLEDs();
 8000aa6:	f7ff fd5f 	bl	8000568 <offAllSingLEDs>
			onSingleRedTraffic1();
 8000aaa:	f7ff fd75 	bl	8000598 <onSingleRedTraffic1>
			onSingleYellowTraffic2();
 8000aae:	f7ff fd93 	bl	80005d8 <onSingleYellowTraffic2>
			break;
 8000ab2:	e027      	b.n	8000b04 <runManualModeFunction+0xac>
		case REDYELLOW:
			statusManualMode= GREENRED;
 8000ab4:	4b14      	ldr	r3, [pc, #80]	; (8000b08 <runManualModeFunction+0xb0>)
 8000ab6:	2203      	movs	r2, #3
 8000ab8:	601a      	str	r2, [r3, #0]
			update7SEGBufferMode(2);
 8000aba:	2002      	movs	r0, #2
 8000abc:	f7ff fd1e 	bl	80004fc <update7SEGBufferMode>
			offAllSingLEDs();
 8000ac0:	f7ff fd52 	bl	8000568 <offAllSingLEDs>
			onSingleGreenTraffic1();
 8000ac4:	f7ff fd78 	bl	80005b8 <onSingleGreenTraffic1>
			onSingleRedTraffic2();
 8000ac8:	f7ff fd7e 	bl	80005c8 <onSingleRedTraffic2>
			break;
 8000acc:	e01a      	b.n	8000b04 <runManualModeFunction+0xac>
		case GREENRED:
			statusManualMode= YELLOWRED;
 8000ace:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <runManualModeFunction+0xb0>)
 8000ad0:	2204      	movs	r2, #4
 8000ad2:	601a      	str	r2, [r3, #0]
			update7SEGBufferMode(2);
 8000ad4:	2002      	movs	r0, #2
 8000ad6:	f7ff fd11 	bl	80004fc <update7SEGBufferMode>
			offAllSingLEDs();
 8000ada:	f7ff fd45 	bl	8000568 <offAllSingLEDs>
			onSingleYellowTraffic1();
 8000ade:	f7ff fd63 	bl	80005a8 <onSingleYellowTraffic1>
			onSingleRedTraffic2();
 8000ae2:	f7ff fd71 	bl	80005c8 <onSingleRedTraffic2>
			break;
 8000ae6:	e00d      	b.n	8000b04 <runManualModeFunction+0xac>
		case YELLOWRED:
			statusManualMode= REDGREEN;
 8000ae8:	4b07      	ldr	r3, [pc, #28]	; (8000b08 <runManualModeFunction+0xb0>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	601a      	str	r2, [r3, #0]
			update7SEGBufferMode(2);
 8000aee:	2002      	movs	r0, #2
 8000af0:	f7ff fd04 	bl	80004fc <update7SEGBufferMode>
			offAllSingLEDs();
 8000af4:	f7ff fd38 	bl	8000568 <offAllSingLEDs>
			onSingleRedTraffic1();
 8000af8:	f7ff fd4e 	bl	8000598 <onSingleRedTraffic1>
			onSingleGreenTraffic2();
 8000afc:	f7ff fd74 	bl	80005e8 <onSingleGreenTraffic2>
			break;
 8000b00:	e000      	b.n	8000b04 <runManualModeFunction+0xac>
		default:
			break;
 8000b02:	bf00      	nop
	}
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200000cc 	.word	0x200000cc

08000b0c <beginManualMode>:

void beginManualMode()
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	initStatusManualMode();
 8000b10:	f7ff ff96 	bl	8000a40 <initStatusManualMode>
	runManualModeFunction();
 8000b14:	f7ff ffa0 	bl	8000a58 <runManualModeFunction>
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <initStatusNormalMode>:
int counterLedGreen2;
int counterLedYellow1;
int counterLedYellow2;

void initStatusNormalMode()
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
	statusTraffic1 = INIT1;
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <initStatusNormalMode+0x18>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
	statusTraffic2 = INIT2;
 8000b26:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <initStatusNormalMode+0x1c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bc80      	pop	{r7}
 8000b32:	4770      	bx	lr
 8000b34:	200000d0 	.word	0x200000d0
 8000b38:	200000d4 	.word	0x200000d4

08000b3c <runNormalMode>:
void runNormalMode()
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
	switch (statusTraffic1)
 8000b40:	4b92      	ldr	r3, [pc, #584]	; (8000d8c <runNormalMode+0x250>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	f200 8086 	bhi.w	8000c56 <runNormalMode+0x11a>
 8000b4a:	a201      	add	r2, pc, #4	; (adr r2, 8000b50 <runNormalMode+0x14>)
 8000b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b50:	08000b61 	.word	0x08000b61
 8000b54:	08000b7f 	.word	0x08000b7f
 8000b58:	08000bc7 	.word	0x08000bc7
 8000b5c:	08000c0f 	.word	0x08000c0f
	{
	case INIT1:
		counterLedRed1 = durationLedRed;
 8000b60:	4b8b      	ldr	r3, [pc, #556]	; (8000d90 <runNormalMode+0x254>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a8b      	ldr	r2, [pc, #556]	; (8000d94 <runNormalMode+0x258>)
 8000b66:	6013      	str	r3, [r2, #0]
		statusTraffic1 = STATUS1_1;
 8000b68:	4b88      	ldr	r3, [pc, #544]	; (8000d8c <runNormalMode+0x250>)
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	601a      	str	r2, [r3, #0]
		onSingleRedTraffic1();
 8000b6e:	f7ff fd13 	bl	8000598 <onSingleRedTraffic1>
		update7SEGBufferTraffic1(counterLedRed1);
 8000b72:	4b88      	ldr	r3, [pc, #544]	; (8000d94 <runNormalMode+0x258>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff fca8 	bl	80004cc <update7SEGBufferTraffic1>
		break;
 8000b7c:	e072      	b.n	8000c64 <runNormalMode+0x128>
	case STATUS1_1:
		if (counterLedRed1 > 0)
 8000b7e:	4b85      	ldr	r3, [pc, #532]	; (8000d94 <runNormalMode+0x258>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	dd69      	ble.n	8000c5a <runNormalMode+0x11e>
		{
			counterLedRed1--;
 8000b86:	4b83      	ldr	r3, [pc, #524]	; (8000d94 <runNormalMode+0x258>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	4a81      	ldr	r2, [pc, #516]	; (8000d94 <runNormalMode+0x258>)
 8000b8e:	6013      	str	r3, [r2, #0]
			if (counterLedRed1 <= 0)
 8000b90:	4b80      	ldr	r3, [pc, #512]	; (8000d94 <runNormalMode+0x258>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	dc0e      	bgt.n	8000bb6 <runNormalMode+0x7a>
			{
				counterLedGreen1 = durationLedGreen;
 8000b98:	4b7f      	ldr	r3, [pc, #508]	; (8000d98 <runNormalMode+0x25c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a7f      	ldr	r2, [pc, #508]	; (8000d9c <runNormalMode+0x260>)
 8000b9e:	6013      	str	r3, [r2, #0]
				statusTraffic1 = STATUS1_2;
 8000ba0:	4b7a      	ldr	r3, [pc, #488]	; (8000d8c <runNormalMode+0x250>)
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	601a      	str	r2, [r3, #0]
				onSingleGreenTraffic1();
 8000ba6:	f7ff fd07 	bl	80005b8 <onSingleGreenTraffic1>
				update7SEGBufferTraffic1(counterLedGreen1);
 8000baa:	4b7c      	ldr	r3, [pc, #496]	; (8000d9c <runNormalMode+0x260>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fc8c 	bl	80004cc <update7SEGBufferTraffic1>
			{
				onSingleRedTraffic1();
				update7SEGBufferTraffic1(counterLedRed1);
			}
		}
		break;
 8000bb4:	e051      	b.n	8000c5a <runNormalMode+0x11e>
				onSingleRedTraffic1();
 8000bb6:	f7ff fcef 	bl	8000598 <onSingleRedTraffic1>
				update7SEGBufferTraffic1(counterLedRed1);
 8000bba:	4b76      	ldr	r3, [pc, #472]	; (8000d94 <runNormalMode+0x258>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff fc84 	bl	80004cc <update7SEGBufferTraffic1>
		break;
 8000bc4:	e049      	b.n	8000c5a <runNormalMode+0x11e>
	case STATUS1_2:
		if (counterLedGreen1 > 0)
 8000bc6:	4b75      	ldr	r3, [pc, #468]	; (8000d9c <runNormalMode+0x260>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	dd47      	ble.n	8000c5e <runNormalMode+0x122>
		{
			counterLedGreen1--;
 8000bce:	4b73      	ldr	r3, [pc, #460]	; (8000d9c <runNormalMode+0x260>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	4a71      	ldr	r2, [pc, #452]	; (8000d9c <runNormalMode+0x260>)
 8000bd6:	6013      	str	r3, [r2, #0]
			if (counterLedGreen1 <= 0)
 8000bd8:	4b70      	ldr	r3, [pc, #448]	; (8000d9c <runNormalMode+0x260>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	dc0e      	bgt.n	8000bfe <runNormalMode+0xc2>
			{
				counterLedYellow1 = durationLedYellow;
 8000be0:	4b6f      	ldr	r3, [pc, #444]	; (8000da0 <runNormalMode+0x264>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a6f      	ldr	r2, [pc, #444]	; (8000da4 <runNormalMode+0x268>)
 8000be6:	6013      	str	r3, [r2, #0]
				statusTraffic1 = STATUS1_3;
 8000be8:	4b68      	ldr	r3, [pc, #416]	; (8000d8c <runNormalMode+0x250>)
 8000bea:	2203      	movs	r2, #3
 8000bec:	601a      	str	r2, [r3, #0]
				onSingleYellowTraffic1();
 8000bee:	f7ff fcdb 	bl	80005a8 <onSingleYellowTraffic1>
				update7SEGBufferTraffic1(counterLedYellow1);
 8000bf2:	4b6c      	ldr	r3, [pc, #432]	; (8000da4 <runNormalMode+0x268>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fc68 	bl	80004cc <update7SEGBufferTraffic1>
			{
				onSingleGreenTraffic1();
				update7SEGBufferTraffic1(counterLedGreen1);
			}
		}
		break;
 8000bfc:	e02f      	b.n	8000c5e <runNormalMode+0x122>
				onSingleGreenTraffic1();
 8000bfe:	f7ff fcdb 	bl	80005b8 <onSingleGreenTraffic1>
				update7SEGBufferTraffic1(counterLedGreen1);
 8000c02:	4b66      	ldr	r3, [pc, #408]	; (8000d9c <runNormalMode+0x260>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff fc60 	bl	80004cc <update7SEGBufferTraffic1>
		break;
 8000c0c:	e027      	b.n	8000c5e <runNormalMode+0x122>
	case STATUS1_3:
		if (counterLedYellow1 > 0)
 8000c0e:	4b65      	ldr	r3, [pc, #404]	; (8000da4 <runNormalMode+0x268>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	dd25      	ble.n	8000c62 <runNormalMode+0x126>
		{
			counterLedYellow1--;
 8000c16:	4b63      	ldr	r3, [pc, #396]	; (8000da4 <runNormalMode+0x268>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	4a61      	ldr	r2, [pc, #388]	; (8000da4 <runNormalMode+0x268>)
 8000c1e:	6013      	str	r3, [r2, #0]
			if (counterLedYellow1 <= 0)
 8000c20:	4b60      	ldr	r3, [pc, #384]	; (8000da4 <runNormalMode+0x268>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	dc0e      	bgt.n	8000c46 <runNormalMode+0x10a>
			{
				counterLedRed1 = durationLedRed;
 8000c28:	4b59      	ldr	r3, [pc, #356]	; (8000d90 <runNormalMode+0x254>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a59      	ldr	r2, [pc, #356]	; (8000d94 <runNormalMode+0x258>)
 8000c2e:	6013      	str	r3, [r2, #0]
				statusTraffic1 = STATUS1_1;
 8000c30:	4b56      	ldr	r3, [pc, #344]	; (8000d8c <runNormalMode+0x250>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
				onSingleRedTraffic1();
 8000c36:	f7ff fcaf 	bl	8000598 <onSingleRedTraffic1>
				update7SEGBufferTraffic1(counterLedRed1);
 8000c3a:	4b56      	ldr	r3, [pc, #344]	; (8000d94 <runNormalMode+0x258>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f7ff fc44 	bl	80004cc <update7SEGBufferTraffic1>
			{
				onSingleYellowTraffic1();
				update7SEGBufferTraffic1(counterLedYellow1);
			}
		}
		break;
 8000c44:	e00d      	b.n	8000c62 <runNormalMode+0x126>
				onSingleYellowTraffic1();
 8000c46:	f7ff fcaf 	bl	80005a8 <onSingleYellowTraffic1>
				update7SEGBufferTraffic1(counterLedYellow1);
 8000c4a:	4b56      	ldr	r3, [pc, #344]	; (8000da4 <runNormalMode+0x268>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fc3c 	bl	80004cc <update7SEGBufferTraffic1>
		break;
 8000c54:	e005      	b.n	8000c62 <runNormalMode+0x126>
	default:
		break;
 8000c56:	bf00      	nop
 8000c58:	e004      	b.n	8000c64 <runNormalMode+0x128>
		break;
 8000c5a:	bf00      	nop
 8000c5c:	e002      	b.n	8000c64 <runNormalMode+0x128>
		break;
 8000c5e:	bf00      	nop
 8000c60:	e000      	b.n	8000c64 <runNormalMode+0x128>
		break;
 8000c62:	bf00      	nop
	}
	switch (statusTraffic2)
 8000c64:	4b50      	ldr	r3, [pc, #320]	; (8000da8 <runNormalMode+0x26c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b03      	cmp	r3, #3
 8000c6a:	f200 8086 	bhi.w	8000d7a <runNormalMode+0x23e>
 8000c6e:	a201      	add	r2, pc, #4	; (adr r2, 8000c74 <runNormalMode+0x138>)
 8000c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c74:	08000c85 	.word	0x08000c85
 8000c78:	08000ca3 	.word	0x08000ca3
 8000c7c:	08000ceb 	.word	0x08000ceb
 8000c80:	08000d33 	.word	0x08000d33
	{
	case INIT2:
		statusTraffic2 = STATUS2_1;
 8000c84:	4b48      	ldr	r3, [pc, #288]	; (8000da8 <runNormalMode+0x26c>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	601a      	str	r2, [r3, #0]
		counterLedGreen2 = durationLedGreen;
 8000c8a:	4b43      	ldr	r3, [pc, #268]	; (8000d98 <runNormalMode+0x25c>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a47      	ldr	r2, [pc, #284]	; (8000dac <runNormalMode+0x270>)
 8000c90:	6013      	str	r3, [r2, #0]
		onSingleGreenTraffic2();
 8000c92:	f7ff fca9 	bl	80005e8 <onSingleGreenTraffic2>
		update7SEGBufferTraffic2(counterLedGreen2);
 8000c96:	4b45      	ldr	r3, [pc, #276]	; (8000dac <runNormalMode+0x270>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff fc22 	bl	80004e4 <update7SEGBufferTraffic2>
		break;
 8000ca0:	e072      	b.n	8000d88 <runNormalMode+0x24c>
	case STATUS2_1:
		if (counterLedGreen2 > 0)
 8000ca2:	4b42      	ldr	r3, [pc, #264]	; (8000dac <runNormalMode+0x270>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	dd69      	ble.n	8000d7e <runNormalMode+0x242>
		{
			counterLedGreen2--;
 8000caa:	4b40      	ldr	r3, [pc, #256]	; (8000dac <runNormalMode+0x270>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	4a3e      	ldr	r2, [pc, #248]	; (8000dac <runNormalMode+0x270>)
 8000cb2:	6013      	str	r3, [r2, #0]
			if (counterLedGreen2 <= 0)
 8000cb4:	4b3d      	ldr	r3, [pc, #244]	; (8000dac <runNormalMode+0x270>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	dc0e      	bgt.n	8000cda <runNormalMode+0x19e>
			{
				onSingleYellowTraffic2();
 8000cbc:	f7ff fc8c 	bl	80005d8 <onSingleYellowTraffic2>
				counterLedYellow2 = durationLedYellow;
 8000cc0:	4b37      	ldr	r3, [pc, #220]	; (8000da0 <runNormalMode+0x264>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a3a      	ldr	r2, [pc, #232]	; (8000db0 <runNormalMode+0x274>)
 8000cc6:	6013      	str	r3, [r2, #0]
				statusTraffic2 = STATUS2_2;
 8000cc8:	4b37      	ldr	r3, [pc, #220]	; (8000da8 <runNormalMode+0x26c>)
 8000cca:	2202      	movs	r2, #2
 8000ccc:	601a      	str	r2, [r3, #0]
				update7SEGBufferTraffic2(counterLedYellow2);
 8000cce:	4b38      	ldr	r3, [pc, #224]	; (8000db0 <runNormalMode+0x274>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff fc06 	bl	80004e4 <update7SEGBufferTraffic2>
			{
				onSingleGreenTraffic2();
				update7SEGBufferTraffic2(counterLedGreen2);
			}
		}
		break;
 8000cd8:	e051      	b.n	8000d7e <runNormalMode+0x242>
				onSingleGreenTraffic2();
 8000cda:	f7ff fc85 	bl	80005e8 <onSingleGreenTraffic2>
				update7SEGBufferTraffic2(counterLedGreen2);
 8000cde:	4b33      	ldr	r3, [pc, #204]	; (8000dac <runNormalMode+0x270>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fbfe 	bl	80004e4 <update7SEGBufferTraffic2>
		break;
 8000ce8:	e049      	b.n	8000d7e <runNormalMode+0x242>
	case STATUS2_2:
		if (counterLedYellow2 > 0)
 8000cea:	4b31      	ldr	r3, [pc, #196]	; (8000db0 <runNormalMode+0x274>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	dd47      	ble.n	8000d82 <runNormalMode+0x246>
		{
			counterLedYellow2--;
 8000cf2:	4b2f      	ldr	r3, [pc, #188]	; (8000db0 <runNormalMode+0x274>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	4a2d      	ldr	r2, [pc, #180]	; (8000db0 <runNormalMode+0x274>)
 8000cfa:	6013      	str	r3, [r2, #0]
			if (counterLedYellow2 <= 0)
 8000cfc:	4b2c      	ldr	r3, [pc, #176]	; (8000db0 <runNormalMode+0x274>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	dc0e      	bgt.n	8000d22 <runNormalMode+0x1e6>
			{
				counterLedRed2 = durationLedRed;
 8000d04:	4b22      	ldr	r3, [pc, #136]	; (8000d90 <runNormalMode+0x254>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a2a      	ldr	r2, [pc, #168]	; (8000db4 <runNormalMode+0x278>)
 8000d0a:	6013      	str	r3, [r2, #0]
				statusTraffic2 = STATUS2_3;
 8000d0c:	4b26      	ldr	r3, [pc, #152]	; (8000da8 <runNormalMode+0x26c>)
 8000d0e:	2203      	movs	r2, #3
 8000d10:	601a      	str	r2, [r3, #0]
				onSingleRedTraffic2();
 8000d12:	f7ff fc59 	bl	80005c8 <onSingleRedTraffic2>
				update7SEGBufferTraffic2(counterLedRed2);
 8000d16:	4b27      	ldr	r3, [pc, #156]	; (8000db4 <runNormalMode+0x278>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fbe2 	bl	80004e4 <update7SEGBufferTraffic2>
			{
				onSingleYellowTraffic2();
				update7SEGBufferTraffic2(counterLedYellow2);
			}
		}
		break;
 8000d20:	e02f      	b.n	8000d82 <runNormalMode+0x246>
				onSingleYellowTraffic2();
 8000d22:	f7ff fc59 	bl	80005d8 <onSingleYellowTraffic2>
				update7SEGBufferTraffic2(counterLedYellow2);
 8000d26:	4b22      	ldr	r3, [pc, #136]	; (8000db0 <runNormalMode+0x274>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff fbda 	bl	80004e4 <update7SEGBufferTraffic2>
		break;
 8000d30:	e027      	b.n	8000d82 <runNormalMode+0x246>
	case STATUS2_3:
		if (counterLedRed2 > 0)
 8000d32:	4b20      	ldr	r3, [pc, #128]	; (8000db4 <runNormalMode+0x278>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	dd25      	ble.n	8000d86 <runNormalMode+0x24a>
		{
			counterLedRed2--;
 8000d3a:	4b1e      	ldr	r3, [pc, #120]	; (8000db4 <runNormalMode+0x278>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	4a1c      	ldr	r2, [pc, #112]	; (8000db4 <runNormalMode+0x278>)
 8000d42:	6013      	str	r3, [r2, #0]
			if (counterLedRed2 <= 0)
 8000d44:	4b1b      	ldr	r3, [pc, #108]	; (8000db4 <runNormalMode+0x278>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	dc0e      	bgt.n	8000d6a <runNormalMode+0x22e>
			{
				counterLedGreen2 = durationLedGreen;
 8000d4c:	4b12      	ldr	r3, [pc, #72]	; (8000d98 <runNormalMode+0x25c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a16      	ldr	r2, [pc, #88]	; (8000dac <runNormalMode+0x270>)
 8000d52:	6013      	str	r3, [r2, #0]
				statusTraffic2 = STATUS2_1;
 8000d54:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <runNormalMode+0x26c>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	601a      	str	r2, [r3, #0]
				onSingleGreenTraffic2();
 8000d5a:	f7ff fc45 	bl	80005e8 <onSingleGreenTraffic2>
				update7SEGBufferTraffic2(counterLedGreen2);
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <runNormalMode+0x270>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fbbe 	bl	80004e4 <update7SEGBufferTraffic2>
			{
				onSingleRedTraffic2();
				update7SEGBufferTraffic2(counterLedRed2);
			}
		}
		break;
 8000d68:	e00d      	b.n	8000d86 <runNormalMode+0x24a>
				onSingleRedTraffic2();
 8000d6a:	f7ff fc2d 	bl	80005c8 <onSingleRedTraffic2>
				update7SEGBufferTraffic2(counterLedRed2);
 8000d6e:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <runNormalMode+0x278>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff fbb6 	bl	80004e4 <update7SEGBufferTraffic2>
		break;
 8000d78:	e005      	b.n	8000d86 <runNormalMode+0x24a>
	default:
		break;
 8000d7a:	bf00      	nop
 8000d7c:	e004      	b.n	8000d88 <runNormalMode+0x24c>
		break;
 8000d7e:	bf00      	nop
 8000d80:	e002      	b.n	8000d88 <runNormalMode+0x24c>
		break;
 8000d82:	bf00      	nop
 8000d84:	e000      	b.n	8000d88 <runNormalMode+0x24c>
		break;
 8000d86:	bf00      	nop
	}
}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200000d0 	.word	0x200000d0
 8000d90:	20000074 	.word	0x20000074
 8000d94:	2000013c 	.word	0x2000013c
 8000d98:	20000078 	.word	0x20000078
 8000d9c:	2000012c 	.word	0x2000012c
 8000da0:	2000007c 	.word	0x2000007c
 8000da4:	20000130 	.word	0x20000130
 8000da8:	200000d4 	.word	0x200000d4
 8000dac:	20000138 	.word	0x20000138
 8000db0:	20000134 	.word	0x20000134
 8000db4:	20000128 	.word	0x20000128

08000db8 <beginNormalMode>:

void beginNormalMode()
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
	offAllSingLEDs();
 8000dbc:	f7ff fbd4 	bl	8000568 <offAllSingLEDs>
	initStatusNormalMode();
 8000dc0:	f7ff feac 	bl	8000b1c <initStatusNormalMode>
	runNormalMode();
 8000dc4:	f7ff feba 	bl	8000b3c <runNormalMode>
	setTimer2(100);
 8000dc8:	2064      	movs	r0, #100	; 0x64
 8000dca:	f000 fb0b 	bl	80013e4 <setTimer2>
	update7SEGBufferMode(1);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f7ff fb94 	bl	80004fc <update7SEGBufferMode>
	displayAll7Seg();
 8000dd4:	f7ff fb9e 	bl	8000514 <displayAll7Seg>
	setTimer4(10);
 8000dd8:	200a      	movs	r0, #10
 8000dda:	f000 fb2b 	bl	8001434 <setTimer4>
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <show7SEG>:
int status7SEG = INIT;
int led_buffer[5] = {1, 2, 3, 4, 1};

void show7SEG(GPIO_PinState A, GPIO_PinState B, GPIO_PinState C, GPIO_PinState D, GPIO_PinState E,
			  GPIO_PinState F, GPIO_PinState G)
{
 8000de4:	b590      	push	{r4, r7, lr}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4604      	mov	r4, r0
 8000dec:	4608      	mov	r0, r1
 8000dee:	4611      	mov	r1, r2
 8000df0:	461a      	mov	r2, r3
 8000df2:	4623      	mov	r3, r4
 8000df4:	71fb      	strb	r3, [r7, #7]
 8000df6:	4603      	mov	r3, r0
 8000df8:	71bb      	strb	r3, [r7, #6]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	717b      	strb	r3, [r7, #5]
 8000dfe:	4613      	mov	r3, r2
 8000e00:	713b      	strb	r3, [r7, #4]
	HAL_GPIO_WritePin(segA_GPIO_Port, segA_Pin, A);
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	461a      	mov	r2, r3
 8000e06:	2101      	movs	r1, #1
 8000e08:	4815      	ldr	r0, [pc, #84]	; (8000e60 <show7SEG+0x7c>)
 8000e0a:	f001 f82c 	bl	8001e66 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segB_GPIO_Port, segB_Pin, B);
 8000e0e:	79bb      	ldrb	r3, [r7, #6]
 8000e10:	461a      	mov	r2, r3
 8000e12:	2102      	movs	r1, #2
 8000e14:	4812      	ldr	r0, [pc, #72]	; (8000e60 <show7SEG+0x7c>)
 8000e16:	f001 f826 	bl	8001e66 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segC_GPIO_Port, segC_Pin, C);
 8000e1a:	797b      	ldrb	r3, [r7, #5]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	2104      	movs	r1, #4
 8000e20:	480f      	ldr	r0, [pc, #60]	; (8000e60 <show7SEG+0x7c>)
 8000e22:	f001 f820 	bl	8001e66 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segD_GPIO_Port, segD_Pin, D);
 8000e26:	793b      	ldrb	r3, [r7, #4]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	480c      	ldr	r0, [pc, #48]	; (8000e60 <show7SEG+0x7c>)
 8000e2e:	f001 f81a 	bl	8001e66 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segE_GPIO_Port, segE_Pin, E);
 8000e32:	7e3b      	ldrb	r3, [r7, #24]
 8000e34:	461a      	mov	r2, r3
 8000e36:	2110      	movs	r1, #16
 8000e38:	4809      	ldr	r0, [pc, #36]	; (8000e60 <show7SEG+0x7c>)
 8000e3a:	f001 f814 	bl	8001e66 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segF_GPIO_Port, segF_Pin, F);
 8000e3e:	7f3b      	ldrb	r3, [r7, #28]
 8000e40:	461a      	mov	r2, r3
 8000e42:	2120      	movs	r1, #32
 8000e44:	4806      	ldr	r0, [pc, #24]	; (8000e60 <show7SEG+0x7c>)
 8000e46:	f001 f80e 	bl	8001e66 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segG_GPIO_Port, segG_Pin, G);
 8000e4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	2140      	movs	r1, #64	; 0x40
 8000e52:	4803      	ldr	r0, [pc, #12]	; (8000e60 <show7SEG+0x7c>)
 8000e54:	f001 f807 	bl	8001e66 <HAL_GPIO_WritePin>
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd90      	pop	{r4, r7, pc}
 8000e60:	40010800 	.word	0x40010800

08000e64 <display>:

void display(int num)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af04      	add	r7, sp, #16
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2b09      	cmp	r3, #9
 8000e70:	f200 809a 	bhi.w	8000fa8 <display+0x144>
 8000e74:	a201      	add	r2, pc, #4	; (adr r2, 8000e7c <display+0x18>)
 8000e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e7a:	bf00      	nop
 8000e7c:	08000ea5 	.word	0x08000ea5
 8000e80:	08000ebf 	.word	0x08000ebf
 8000e84:	08000ed9 	.word	0x08000ed9
 8000e88:	08000ef3 	.word	0x08000ef3
 8000e8c:	08000f0d 	.word	0x08000f0d
 8000e90:	08000f27 	.word	0x08000f27
 8000e94:	08000f41 	.word	0x08000f41
 8000e98:	08000f5b 	.word	0x08000f5b
 8000e9c:	08000f75 	.word	0x08000f75
 8000ea0:	08000f8f 	.word	0x08000f8f
	switch (num)
	{
	case 0:
		show7SEG(0, 0, 0, 0, 0, 0, 1);
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	9302      	str	r3, [sp, #8]
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	9301      	str	r3, [sp, #4]
 8000eac:	2300      	movs	r3, #0
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f7ff ff94 	bl	8000de4 <show7SEG>
		break;
 8000ebc:	e081      	b.n	8000fc2 <display+0x15e>
	case 1:
		show7SEG(1, 0, 0, 1, 1, 1, 1);
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	9302      	str	r3, [sp, #8]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	9301      	str	r3, [sp, #4]
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	2301      	movs	r3, #1
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2100      	movs	r1, #0
 8000ed0:	2001      	movs	r0, #1
 8000ed2:	f7ff ff87 	bl	8000de4 <show7SEG>
		break;
 8000ed6:	e074      	b.n	8000fc2 <display+0x15e>
	case 2:
		show7SEG(0, 0, 1, 0, 0, 1, 0);
 8000ed8:	2300      	movs	r3, #0
 8000eda:	9302      	str	r3, [sp, #8]
 8000edc:	2301      	movs	r3, #1
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	2100      	movs	r1, #0
 8000eea:	2000      	movs	r0, #0
 8000eec:	f7ff ff7a 	bl	8000de4 <show7SEG>
		break;
 8000ef0:	e067      	b.n	8000fc2 <display+0x15e>

	case 3:
		show7SEG(0, 0, 0, 0, 1, 1, 0);
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	9302      	str	r3, [sp, #8]
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	9301      	str	r3, [sp, #4]
 8000efa:	2301      	movs	r3, #1
 8000efc:	9300      	str	r3, [sp, #0]
 8000efe:	2300      	movs	r3, #0
 8000f00:	2200      	movs	r2, #0
 8000f02:	2100      	movs	r1, #0
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff ff6d 	bl	8000de4 <show7SEG>
		break;
 8000f0a:	e05a      	b.n	8000fc2 <display+0x15e>
	case 4:
		show7SEG(1, 0, 0, 1, 1, 0, 0);
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	9302      	str	r3, [sp, #8]
 8000f10:	2300      	movs	r3, #0
 8000f12:	9301      	str	r3, [sp, #4]
 8000f14:	2301      	movs	r3, #1
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	2301      	movs	r3, #1
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	2001      	movs	r0, #1
 8000f20:	f7ff ff60 	bl	8000de4 <show7SEG>
		break;
 8000f24:	e04d      	b.n	8000fc2 <display+0x15e>
	case 5:
		show7SEG(0, 1, 0, 0, 1, 0, 0);
 8000f26:	2300      	movs	r3, #0
 8000f28:	9302      	str	r3, [sp, #8]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	9301      	str	r3, [sp, #4]
 8000f2e:	2301      	movs	r3, #1
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	2300      	movs	r3, #0
 8000f34:	2200      	movs	r2, #0
 8000f36:	2101      	movs	r1, #1
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f7ff ff53 	bl	8000de4 <show7SEG>
		break;
 8000f3e:	e040      	b.n	8000fc2 <display+0x15e>
	case 6:
		show7SEG(0, 1, 0, 0, 0, 0, 0);
 8000f40:	2300      	movs	r3, #0
 8000f42:	9302      	str	r3, [sp, #8]
 8000f44:	2300      	movs	r3, #0
 8000f46:	9301      	str	r3, [sp, #4]
 8000f48:	2300      	movs	r3, #0
 8000f4a:	9300      	str	r3, [sp, #0]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2101      	movs	r1, #1
 8000f52:	2000      	movs	r0, #0
 8000f54:	f7ff ff46 	bl	8000de4 <show7SEG>
		break;
 8000f58:	e033      	b.n	8000fc2 <display+0x15e>
	case 7:
		show7SEG(0, 0, 0, 1, 1, 1, 1);
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	9302      	str	r3, [sp, #8]
 8000f5e:	2301      	movs	r3, #1
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	2301      	movs	r3, #1
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2301      	movs	r3, #1
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	f7ff ff39 	bl	8000de4 <show7SEG>
		break;
 8000f72:	e026      	b.n	8000fc2 <display+0x15e>
	case 8:
		show7SEG(0, 0, 0, 0, 0, 0, 0);
 8000f74:	2300      	movs	r3, #0
 8000f76:	9302      	str	r3, [sp, #8]
 8000f78:	2300      	movs	r3, #0
 8000f7a:	9301      	str	r3, [sp, #4]
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	2300      	movs	r3, #0
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	2000      	movs	r0, #0
 8000f88:	f7ff ff2c 	bl	8000de4 <show7SEG>
		break;
 8000f8c:	e019      	b.n	8000fc2 <display+0x15e>
	case 9:
		show7SEG(0, 0, 0, 0, 1, 0, 0);
 8000f8e:	2300      	movs	r3, #0
 8000f90:	9302      	str	r3, [sp, #8]
 8000f92:	2300      	movs	r3, #0
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	2301      	movs	r3, #1
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff ff1f 	bl	8000de4 <show7SEG>
		break;
 8000fa6:	e00c      	b.n	8000fc2 <display+0x15e>
	default:
		show7SEG(0, 0, 0, 0, 1, 0, 0);
 8000fa8:	2300      	movs	r3, #0
 8000faa:	9302      	str	r3, [sp, #8]
 8000fac:	2300      	movs	r3, #0
 8000fae:	9301      	str	r3, [sp, #4]
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2100      	movs	r1, #0
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f7ff ff12 	bl	8000de4 <show7SEG>
		break;
 8000fc0:	bf00      	nop
	}
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop

08000fcc <Scan7SEG>:

void Scan7SEG()
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	switch (status7SEG)
 8000fd0:	4b4b      	ldr	r3, [pc, #300]	; (8001100 <Scan7SEG+0x134>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	f200 808f 	bhi.w	80010f8 <Scan7SEG+0x12c>
 8000fda:	a201      	add	r2, pc, #4	; (adr r2, 8000fe0 <Scan7SEG+0x14>)
 8000fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001043 	.word	0x08001043
 8000fe8:	08001065 	.word	0x08001065
 8000fec:	08001089 	.word	0x08001089
 8000ff0:	080010af 	.word	0x080010af
 8000ff4:	080010d5 	.word	0x080010d5
	{
	case INIT:
		HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2140      	movs	r1, #64	; 0x40
 8000ffc:	4841      	ldr	r0, [pc, #260]	; (8001104 <Scan7SEG+0x138>)
 8000ffe:	f000 ff32 	bl	8001e66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8001002:	2201      	movs	r2, #1
 8001004:	2180      	movs	r1, #128	; 0x80
 8001006:	483f      	ldr	r0, [pc, #252]	; (8001104 <Scan7SEG+0x138>)
 8001008:	f000 ff2d 	bl	8001e66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001012:	483c      	ldr	r0, [pc, #240]	; (8001104 <Scan7SEG+0x138>)
 8001014:	f000 ff27 	bl	8001e66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800101e:	4839      	ldr	r0, [pc, #228]	; (8001104 <Scan7SEG+0x138>)
 8001020:	f000 ff21 	bl	8001e66 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(en4_GPIO_Port, en4_Pin, 1);
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800102a:	4836      	ldr	r0, [pc, #216]	; (8001104 <Scan7SEG+0x138>)
 800102c:	f000 ff1b 	bl	8001e66 <HAL_GPIO_WritePin>
		display(led_buffer[0]);
 8001030:	4b35      	ldr	r3, [pc, #212]	; (8001108 <Scan7SEG+0x13c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff15 	bl	8000e64 <display>
		status7SEG = SEG7_1ON;
 800103a:	4b31      	ldr	r3, [pc, #196]	; (8001100 <Scan7SEG+0x134>)
 800103c:	2201      	movs	r2, #1
 800103e:	601a      	str	r2, [r3, #0]
		break;
 8001040:	e05b      	b.n	80010fa <Scan7SEG+0x12e>
	case SEG7_1ON:
		HAL_GPIO_TogglePin(en0_GPIO_Port, en0_Pin);
 8001042:	2140      	movs	r1, #64	; 0x40
 8001044:	482f      	ldr	r0, [pc, #188]	; (8001104 <Scan7SEG+0x138>)
 8001046:	f000 ff26 	bl	8001e96 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(en1_GPIO_Port, en1_Pin);
 800104a:	2180      	movs	r1, #128	; 0x80
 800104c:	482d      	ldr	r0, [pc, #180]	; (8001104 <Scan7SEG+0x138>)
 800104e:	f000 ff22 	bl	8001e96 <HAL_GPIO_TogglePin>
		display(led_buffer[1]);
 8001052:	4b2d      	ldr	r3, [pc, #180]	; (8001108 <Scan7SEG+0x13c>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff ff04 	bl	8000e64 <display>
		status7SEG = SEG7_2ON;
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <Scan7SEG+0x134>)
 800105e:	2202      	movs	r2, #2
 8001060:	601a      	str	r2, [r3, #0]
		break;
 8001062:	e04a      	b.n	80010fa <Scan7SEG+0x12e>
	case SEG7_2ON:
		HAL_GPIO_TogglePin(en1_GPIO_Port, en1_Pin);
 8001064:	2180      	movs	r1, #128	; 0x80
 8001066:	4827      	ldr	r0, [pc, #156]	; (8001104 <Scan7SEG+0x138>)
 8001068:	f000 ff15 	bl	8001e96 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(en2_GPIO_Port, en2_Pin);
 800106c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001070:	4824      	ldr	r0, [pc, #144]	; (8001104 <Scan7SEG+0x138>)
 8001072:	f000 ff10 	bl	8001e96 <HAL_GPIO_TogglePin>
		display(led_buffer[2]);
 8001076:	4b24      	ldr	r3, [pc, #144]	; (8001108 <Scan7SEG+0x13c>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fef2 	bl	8000e64 <display>
		status7SEG = SEG7_3ON;
 8001080:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <Scan7SEG+0x134>)
 8001082:	2203      	movs	r2, #3
 8001084:	601a      	str	r2, [r3, #0]
		break;
 8001086:	e038      	b.n	80010fa <Scan7SEG+0x12e>
	case SEG7_3ON:
		HAL_GPIO_TogglePin(en2_GPIO_Port, en2_Pin);
 8001088:	f44f 7180 	mov.w	r1, #256	; 0x100
 800108c:	481d      	ldr	r0, [pc, #116]	; (8001104 <Scan7SEG+0x138>)
 800108e:	f000 ff02 	bl	8001e96 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(en3_GPIO_Port, en3_Pin);
 8001092:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001096:	481b      	ldr	r0, [pc, #108]	; (8001104 <Scan7SEG+0x138>)
 8001098:	f000 fefd 	bl	8001e96 <HAL_GPIO_TogglePin>
		status7SEG = SEG7_4ON;
 800109c:	4b18      	ldr	r3, [pc, #96]	; (8001100 <Scan7SEG+0x134>)
 800109e:	2204      	movs	r2, #4
 80010a0:	601a      	str	r2, [r3, #0]
		display(led_buffer[3]);
 80010a2:	4b19      	ldr	r3, [pc, #100]	; (8001108 <Scan7SEG+0x13c>)
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fedc 	bl	8000e64 <display>
		break;
 80010ac:	e025      	b.n	80010fa <Scan7SEG+0x12e>
	case SEG7_4ON:
		HAL_GPIO_TogglePin(en3_GPIO_Port, en3_Pin);
 80010ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010b2:	4814      	ldr	r0, [pc, #80]	; (8001104 <Scan7SEG+0x138>)
 80010b4:	f000 feef 	bl	8001e96 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(en4_GPIO_Port, en4_Pin);
 80010b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010bc:	4811      	ldr	r0, [pc, #68]	; (8001104 <Scan7SEG+0x138>)
 80010be:	f000 feea 	bl	8001e96 <HAL_GPIO_TogglePin>
		status7SEG = SEG7_5ON;
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <Scan7SEG+0x134>)
 80010c4:	2205      	movs	r2, #5
 80010c6:	601a      	str	r2, [r3, #0]
		display(led_buffer[4]);
 80010c8:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <Scan7SEG+0x13c>)
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fec9 	bl	8000e64 <display>
		break;
 80010d2:	e012      	b.n	80010fa <Scan7SEG+0x12e>
	case SEG7_5ON:
		HAL_GPIO_TogglePin(en4_GPIO_Port, en4_Pin);
 80010d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d8:	480a      	ldr	r0, [pc, #40]	; (8001104 <Scan7SEG+0x138>)
 80010da:	f000 fedc 	bl	8001e96 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(en0_GPIO_Port, en0_Pin);
 80010de:	2140      	movs	r1, #64	; 0x40
 80010e0:	4808      	ldr	r0, [pc, #32]	; (8001104 <Scan7SEG+0x138>)
 80010e2:	f000 fed8 	bl	8001e96 <HAL_GPIO_TogglePin>
		status7SEG = SEG7_1ON;
 80010e6:	4b06      	ldr	r3, [pc, #24]	; (8001100 <Scan7SEG+0x134>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	601a      	str	r2, [r3, #0]
		display(led_buffer[0]);
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <Scan7SEG+0x13c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff feb7 	bl	8000e64 <display>
		break;
 80010f6:	e000      	b.n	80010fa <Scan7SEG+0x12e>
	default:
		break;
 80010f8:	bf00      	nop
	}
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	200000d8 	.word	0x200000d8
 8001104:	40010c00 	.word	0x40010c00
 8001108:	20000050 	.word	0x20000050

0800110c <controlSingleLed>:

#include <main.h>
#include "physical7SingleLed.h"

void controlSingleLed(int orderTraffic, int statusLed)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
	switch (orderTraffic)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b08      	cmp	r3, #8
 800111a:	d003      	beq.n	8001124 <controlSingleLed+0x18>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b09      	cmp	r3, #9
 8001120:	d077      	beq.n	8001212 <controlSingleLed+0x106>
		default:
			break;
		}
		break;
	default:
		break;
 8001122:	e0ee      	b.n	8001302 <controlSingleLed+0x1f6>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	2b07      	cmp	r3, #7
 8001128:	d871      	bhi.n	800120e <controlSingleLed+0x102>
 800112a:	a201      	add	r2, pc, #4	; (adr r2, 8001130 <controlSingleLed+0x24>)
 800112c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001130:	08001151 	.word	0x08001151
 8001134:	08001171 	.word	0x08001171
 8001138:	08001191 	.word	0x08001191
 800113c:	080011b1 	.word	0x080011b1
 8001140:	080011c5 	.word	0x080011c5
 8001144:	080011bb 	.word	0x080011bb
 8001148:	080011cf 	.word	0x080011cf
 800114c:	080011ef 	.word	0x080011ef
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8001150:	2201      	movs	r2, #1
 8001152:	2101      	movs	r1, #1
 8001154:	486d      	ldr	r0, [pc, #436]	; (800130c <controlSingleLed+0x200>)
 8001156:	f000 fe86 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	2104      	movs	r1, #4
 800115e:	486b      	ldr	r0, [pc, #428]	; (800130c <controlSingleLed+0x200>)
 8001160:	f000 fe81 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	2102      	movs	r1, #2
 8001168:	4868      	ldr	r0, [pc, #416]	; (800130c <controlSingleLed+0x200>)
 800116a:	f000 fe7c 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 800116e:	e04f      	b.n	8001210 <controlSingleLed+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2101      	movs	r1, #1
 8001174:	4865      	ldr	r0, [pc, #404]	; (800130c <controlSingleLed+0x200>)
 8001176:	f000 fe76 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	2104      	movs	r1, #4
 800117e:	4863      	ldr	r0, [pc, #396]	; (800130c <controlSingleLed+0x200>)
 8001180:	f000 fe71 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001184:	2201      	movs	r2, #1
 8001186:	2102      	movs	r1, #2
 8001188:	4860      	ldr	r0, [pc, #384]	; (800130c <controlSingleLed+0x200>)
 800118a:	f000 fe6c 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 800118e:	e03f      	b.n	8001210 <controlSingleLed+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	2101      	movs	r1, #1
 8001194:	485d      	ldr	r0, [pc, #372]	; (800130c <controlSingleLed+0x200>)
 8001196:	f000 fe66 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 800119a:	2201      	movs	r2, #1
 800119c:	2104      	movs	r1, #4
 800119e:	485b      	ldr	r0, [pc, #364]	; (800130c <controlSingleLed+0x200>)
 80011a0:	f000 fe61 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2102      	movs	r1, #2
 80011a8:	4858      	ldr	r0, [pc, #352]	; (800130c <controlSingleLed+0x200>)
 80011aa:	f000 fe5c 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 80011ae:	e02f      	b.n	8001210 <controlSingleLed+0x104>
			HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 80011b0:	2101      	movs	r1, #1
 80011b2:	4856      	ldr	r0, [pc, #344]	; (800130c <controlSingleLed+0x200>)
 80011b4:	f000 fe6f 	bl	8001e96 <HAL_GPIO_TogglePin>
			break;
 80011b8:	e02a      	b.n	8001210 <controlSingleLed+0x104>
			HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 80011ba:	2104      	movs	r1, #4
 80011bc:	4853      	ldr	r0, [pc, #332]	; (800130c <controlSingleLed+0x200>)
 80011be:	f000 fe6a 	bl	8001e96 <HAL_GPIO_TogglePin>
			break;
 80011c2:	e025      	b.n	8001210 <controlSingleLed+0x104>
			HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 80011c4:	2102      	movs	r1, #2
 80011c6:	4851      	ldr	r0, [pc, #324]	; (800130c <controlSingleLed+0x200>)
 80011c8:	f000 fe65 	bl	8001e96 <HAL_GPIO_TogglePin>
			break;
 80011cc:	e020      	b.n	8001210 <controlSingleLed+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2101      	movs	r1, #1
 80011d2:	484e      	ldr	r0, [pc, #312]	; (800130c <controlSingleLed+0x200>)
 80011d4:	f000 fe47 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 80011d8:	2200      	movs	r2, #0
 80011da:	2104      	movs	r1, #4
 80011dc:	484b      	ldr	r0, [pc, #300]	; (800130c <controlSingleLed+0x200>)
 80011de:	f000 fe42 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2102      	movs	r1, #2
 80011e6:	4849      	ldr	r0, [pc, #292]	; (800130c <controlSingleLed+0x200>)
 80011e8:	f000 fe3d 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 80011ec:	e010      	b.n	8001210 <controlSingleLed+0x104>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 80011ee:	2201      	movs	r2, #1
 80011f0:	2101      	movs	r1, #1
 80011f2:	4846      	ldr	r0, [pc, #280]	; (800130c <controlSingleLed+0x200>)
 80011f4:	f000 fe37 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	2104      	movs	r1, #4
 80011fc:	4843      	ldr	r0, [pc, #268]	; (800130c <controlSingleLed+0x200>)
 80011fe:	f000 fe32 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2102      	movs	r1, #2
 8001206:	4841      	ldr	r0, [pc, #260]	; (800130c <controlSingleLed+0x200>)
 8001208:	f000 fe2d 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 800120c:	e000      	b.n	8001210 <controlSingleLed+0x104>
			break;
 800120e:	bf00      	nop
		break;
 8001210:	e077      	b.n	8001302 <controlSingleLed+0x1f6>
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	2b07      	cmp	r3, #7
 8001216:	d872      	bhi.n	80012fe <controlSingleLed+0x1f2>
 8001218:	a201      	add	r2, pc, #4	; (adr r2, 8001220 <controlSingleLed+0x114>)
 800121a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121e:	bf00      	nop
 8001220:	08001241 	.word	0x08001241
 8001224:	08001261 	.word	0x08001261
 8001228:	08001281 	.word	0x08001281
 800122c:	080012a1 	.word	0x080012a1
 8001230:	080012b5 	.word	0x080012b5
 8001234:	080012ab 	.word	0x080012ab
 8001238:	080012bf 	.word	0x080012bf
 800123c:	080012df 	.word	0x080012df
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001240:	2201      	movs	r2, #1
 8001242:	2108      	movs	r1, #8
 8001244:	4831      	ldr	r0, [pc, #196]	; (800130c <controlSingleLed+0x200>)
 8001246:	f000 fe0e 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	2120      	movs	r1, #32
 800124e:	482f      	ldr	r0, [pc, #188]	; (800130c <controlSingleLed+0x200>)
 8001250:	f000 fe09 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2110      	movs	r1, #16
 8001258:	482c      	ldr	r0, [pc, #176]	; (800130c <controlSingleLed+0x200>)
 800125a:	f000 fe04 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 800125e:	e04f      	b.n	8001300 <controlSingleLed+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8001260:	2200      	movs	r2, #0
 8001262:	2108      	movs	r1, #8
 8001264:	4829      	ldr	r0, [pc, #164]	; (800130c <controlSingleLed+0x200>)
 8001266:	f000 fdfe 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	2120      	movs	r1, #32
 800126e:	4827      	ldr	r0, [pc, #156]	; (800130c <controlSingleLed+0x200>)
 8001270:	f000 fdf9 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8001274:	2201      	movs	r2, #1
 8001276:	2110      	movs	r1, #16
 8001278:	4824      	ldr	r0, [pc, #144]	; (800130c <controlSingleLed+0x200>)
 800127a:	f000 fdf4 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 800127e:	e03f      	b.n	8001300 <controlSingleLed+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	2108      	movs	r1, #8
 8001284:	4821      	ldr	r0, [pc, #132]	; (800130c <controlSingleLed+0x200>)
 8001286:	f000 fdee 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 800128a:	2201      	movs	r2, #1
 800128c:	2120      	movs	r1, #32
 800128e:	481f      	ldr	r0, [pc, #124]	; (800130c <controlSingleLed+0x200>)
 8001290:	f000 fde9 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8001294:	2200      	movs	r2, #0
 8001296:	2110      	movs	r1, #16
 8001298:	481c      	ldr	r0, [pc, #112]	; (800130c <controlSingleLed+0x200>)
 800129a:	f000 fde4 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 800129e:	e02f      	b.n	8001300 <controlSingleLed+0x1f4>
			HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 80012a0:	2108      	movs	r1, #8
 80012a2:	481a      	ldr	r0, [pc, #104]	; (800130c <controlSingleLed+0x200>)
 80012a4:	f000 fdf7 	bl	8001e96 <HAL_GPIO_TogglePin>
			break;
 80012a8:	e02a      	b.n	8001300 <controlSingleLed+0x1f4>
			HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 80012aa:	2120      	movs	r1, #32
 80012ac:	4817      	ldr	r0, [pc, #92]	; (800130c <controlSingleLed+0x200>)
 80012ae:	f000 fdf2 	bl	8001e96 <HAL_GPIO_TogglePin>
			break;
 80012b2:	e025      	b.n	8001300 <controlSingleLed+0x1f4>
			HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 80012b4:	2110      	movs	r1, #16
 80012b6:	4815      	ldr	r0, [pc, #84]	; (800130c <controlSingleLed+0x200>)
 80012b8:	f000 fded 	bl	8001e96 <HAL_GPIO_TogglePin>
			break;
 80012bc:	e020      	b.n	8001300 <controlSingleLed+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	2108      	movs	r1, #8
 80012c2:	4812      	ldr	r0, [pc, #72]	; (800130c <controlSingleLed+0x200>)
 80012c4:	f000 fdcf 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2120      	movs	r1, #32
 80012cc:	480f      	ldr	r0, [pc, #60]	; (800130c <controlSingleLed+0x200>)
 80012ce:	f000 fdca 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2110      	movs	r1, #16
 80012d6:	480d      	ldr	r0, [pc, #52]	; (800130c <controlSingleLed+0x200>)
 80012d8:	f000 fdc5 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 80012dc:	e010      	b.n	8001300 <controlSingleLed+0x1f4>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 80012de:	2201      	movs	r2, #1
 80012e0:	2108      	movs	r1, #8
 80012e2:	480a      	ldr	r0, [pc, #40]	; (800130c <controlSingleLed+0x200>)
 80012e4:	f000 fdbf 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 80012e8:	2201      	movs	r2, #1
 80012ea:	2120      	movs	r1, #32
 80012ec:	4807      	ldr	r0, [pc, #28]	; (800130c <controlSingleLed+0x200>)
 80012ee:	f000 fdba 	bl	8001e66 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 80012f2:	2201      	movs	r2, #1
 80012f4:	2110      	movs	r1, #16
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <controlSingleLed+0x200>)
 80012f8:	f000 fdb5 	bl	8001e66 <HAL_GPIO_WritePin>
			break;
 80012fc:	e000      	b.n	8001300 <controlSingleLed+0x1f4>
			break;
 80012fe:	bf00      	nop
		break;
 8001300:	bf00      	nop
	}
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40010c00 	.word	0x40010c00

08001310 <runTimer>:

int counter4;
int flag4;

void runTimer()
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
	if (counter1 > 0)
 8001314:	4b21      	ldr	r3, [pc, #132]	; (800139c <runTimer+0x8c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	dd0b      	ble.n	8001334 <runTimer+0x24>
	{
		counter1--;
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <runTimer+0x8c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	3b01      	subs	r3, #1
 8001322:	4a1e      	ldr	r2, [pc, #120]	; (800139c <runTimer+0x8c>)
 8001324:	6013      	str	r3, [r2, #0]
		if (counter1 <= 0)
 8001326:	4b1d      	ldr	r3, [pc, #116]	; (800139c <runTimer+0x8c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	dc02      	bgt.n	8001334 <runTimer+0x24>
		{
			flag1 = 1;
 800132e:	4b1c      	ldr	r3, [pc, #112]	; (80013a0 <runTimer+0x90>)
 8001330:	2201      	movs	r2, #1
 8001332:	601a      	str	r2, [r3, #0]
		}
	}
	if (counter2 > 0)
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <runTimer+0x94>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	dd0b      	ble.n	8001354 <runTimer+0x44>
	{
		counter2--;
 800133c:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <runTimer+0x94>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	3b01      	subs	r3, #1
 8001342:	4a18      	ldr	r2, [pc, #96]	; (80013a4 <runTimer+0x94>)
 8001344:	6013      	str	r3, [r2, #0]
		if (counter2 <= 0)
 8001346:	4b17      	ldr	r3, [pc, #92]	; (80013a4 <runTimer+0x94>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	dc02      	bgt.n	8001354 <runTimer+0x44>
		{
			flag2 = 1;
 800134e:	4b16      	ldr	r3, [pc, #88]	; (80013a8 <runTimer+0x98>)
 8001350:	2201      	movs	r2, #1
 8001352:	601a      	str	r2, [r3, #0]
		}
	}
	if (counter3 > 0)
 8001354:	4b15      	ldr	r3, [pc, #84]	; (80013ac <runTimer+0x9c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	dd0b      	ble.n	8001374 <runTimer+0x64>
	{
		counter3--;
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <runTimer+0x9c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	4a12      	ldr	r2, [pc, #72]	; (80013ac <runTimer+0x9c>)
 8001364:	6013      	str	r3, [r2, #0]
		if (counter3 <= 0)
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <runTimer+0x9c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	dc02      	bgt.n	8001374 <runTimer+0x64>
		{
			flag3 = 1;
 800136e:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <runTimer+0xa0>)
 8001370:	2201      	movs	r2, #1
 8001372:	601a      	str	r2, [r3, #0]
		}
	}
	if (counter4 > 0)
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <runTimer+0xa4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	dd0b      	ble.n	8001394 <runTimer+0x84>
	{
		counter4--;
 800137c:	4b0d      	ldr	r3, [pc, #52]	; (80013b4 <runTimer+0xa4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	3b01      	subs	r3, #1
 8001382:	4a0c      	ldr	r2, [pc, #48]	; (80013b4 <runTimer+0xa4>)
 8001384:	6013      	str	r3, [r2, #0]
		if (counter4 <= 0)
 8001386:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <runTimer+0xa4>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	dc02      	bgt.n	8001394 <runTimer+0x84>
		{
			flag4 = 1;
 800138e:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <runTimer+0xa8>)
 8001390:	2201      	movs	r2, #1
 8001392:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	20000144 	.word	0x20000144
 80013a0:	20000150 	.word	0x20000150
 80013a4:	2000015c 	.word	0x2000015c
 80013a8:	20000148 	.word	0x20000148
 80013ac:	20000140 	.word	0x20000140
 80013b0:	20000158 	.word	0x20000158
 80013b4:	20000154 	.word	0x20000154
 80013b8:	2000014c 	.word	0x2000014c

080013bc <setTimer1>:

void setTimer1(int duration)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	counter1 = duration;
 80013c4:	4a05      	ldr	r2, [pc, #20]	; (80013dc <setTimer1+0x20>)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6013      	str	r3, [r2, #0]
	flag1 = 0;
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <setTimer1+0x24>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	20000144 	.word	0x20000144
 80013e0:	20000150 	.word	0x20000150

080013e4 <setTimer2>:

void setTimer2(int duration)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	counter2 = duration;
 80013ec:	4a05      	ldr	r2, [pc, #20]	; (8001404 <setTimer2+0x20>)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6013      	str	r3, [r2, #0]
	flag2 = 0;
 80013f2:	4b05      	ldr	r3, [pc, #20]	; (8001408 <setTimer2+0x24>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	2000015c 	.word	0x2000015c
 8001408:	20000148 	.word	0x20000148

0800140c <setTimer3>:

void setTimer3(int duration)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	counter3 = duration;
 8001414:	4a05      	ldr	r2, [pc, #20]	; (800142c <setTimer3+0x20>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6013      	str	r3, [r2, #0]
	flag3 = 0;
 800141a:	4b05      	ldr	r3, [pc, #20]	; (8001430 <setTimer3+0x24>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	bc80      	pop	{r7}
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	20000140 	.word	0x20000140
 8001430:	20000158 	.word	0x20000158

08001434 <setTimer4>:

void setTimer4(int duration)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	counter4 = duration;
 800143c:	4a05      	ldr	r2, [pc, #20]	; (8001454 <setTimer4+0x20>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6013      	str	r3, [r2, #0]
	flag4 = 0;
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <setTimer4+0x24>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	20000154 	.word	0x20000154
 8001458:	2000014c 	.word	0x2000014c

0800145c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001462:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <HAL_MspInit+0x5c>)
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <HAL_MspInit+0x5c>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6193      	str	r3, [r2, #24]
 800146e:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <HAL_MspInit+0x5c>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	60bb      	str	r3, [r7, #8]
 8001478:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147a:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <HAL_MspInit+0x5c>)
 800147c:	69db      	ldr	r3, [r3, #28]
 800147e:	4a0e      	ldr	r2, [pc, #56]	; (80014b8 <HAL_MspInit+0x5c>)
 8001480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001484:	61d3      	str	r3, [r2, #28]
 8001486:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <HAL_MspInit+0x5c>)
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001492:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <HAL_MspInit+0x60>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	4a04      	ldr	r2, [pc, #16]	; (80014bc <HAL_MspInit+0x60>)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ae:	bf00      	nop
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010000 	.word	0x40010000

080014c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014d0:	d113      	bne.n	80014fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014d2:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <HAL_TIM_Base_MspInit+0x44>)
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	4a0b      	ldr	r2, [pc, #44]	; (8001504 <HAL_TIM_Base_MspInit+0x44>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	61d3      	str	r3, [r2, #28]
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <HAL_TIM_Base_MspInit+0x44>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2101      	movs	r1, #1
 80014ee:	201c      	movs	r0, #28
 80014f0:	f000 faf1 	bl	8001ad6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014f4:	201c      	movs	r0, #28
 80014f6:	f000 fb0a 	bl	8001b0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014fa:	bf00      	nop
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000

08001508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800150c:	e7fe      	b.n	800150c <NMI_Handler+0x4>

0800150e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001512:	e7fe      	b.n	8001512 <HardFault_Handler+0x4>

08001514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001518:	e7fe      	b.n	8001518 <MemManage_Handler+0x4>

0800151a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800151e:	e7fe      	b.n	800151e <BusFault_Handler+0x4>

08001520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001524:	e7fe      	b.n	8001524 <UsageFault_Handler+0x4>

08001526 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr

08001532 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr

0800154a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800154a:	b580      	push	{r7, lr}
 800154c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800154e:	f000 f9cf 	bl	80018f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800155c:	4802      	ldr	r0, [pc, #8]	; (8001568 <TIM2_IRQHandler+0x10>)
 800155e:	f001 f937 	bl	80027d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200000e0 	.word	0x200000e0

0800156c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr

08001578 <runTuningMode>:
#define GREEN 3

int statusTuningMode= INITMODE;

void runTuningMode()
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
    switch (statusTuningMode)
 800157c:	4b2f      	ldr	r3, [pc, #188]	; (800163c <runTuningMode+0xc4>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b03      	cmp	r3, #3
 8001582:	d857      	bhi.n	8001634 <runTuningMode+0xbc>
 8001584:	a201      	add	r2, pc, #4	; (adr r2, 800158c <runTuningMode+0x14>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	0800159d 	.word	0x0800159d
 8001590:	080015c3 	.word	0x080015c3
 8001594:	080015e9 	.word	0x080015e9
 8001598:	0800160f 	.word	0x0800160f
    {
        case INITMODE:
            statusTuningMode= RED;
 800159c:	4b27      	ldr	r3, [pc, #156]	; (800163c <runTuningMode+0xc4>)
 800159e:	2201      	movs	r2, #1
 80015a0:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 80015a2:	f7fe ffe1 	bl	8000568 <offAllSingLEDs>
            // blinkingRED();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedRed);
 80015a6:	4b26      	ldr	r3, [pc, #152]	; (8001640 <runTuningMode+0xc8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe ff8e 	bl	80004cc <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedRed);
 80015b0:	4b23      	ldr	r3, [pc, #140]	; (8001640 <runTuningMode+0xc8>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ff95 	bl	80004e4 <update7SEGBufferTraffic2>
            update7SEGBufferMode(3);
 80015ba:	2003      	movs	r0, #3
 80015bc:	f7fe ff9e 	bl	80004fc <update7SEGBufferMode>
            // displayAll7Seg();
            // setTimer4(10);
            break;
 80015c0:	e039      	b.n	8001636 <runTuningMode+0xbe>
        case RED:
            statusTuningMode= YELLOW;
 80015c2:	4b1e      	ldr	r3, [pc, #120]	; (800163c <runTuningMode+0xc4>)
 80015c4:	2202      	movs	r2, #2
 80015c6:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 80015c8:	f7fe ffce 	bl	8000568 <offAllSingLEDs>
            // blinkingYELLOW();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedYellow);
 80015cc:	4b1d      	ldr	r3, [pc, #116]	; (8001644 <runTuningMode+0xcc>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ff7b 	bl	80004cc <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedYellow);
 80015d6:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <runTuningMode+0xcc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f7fe ff82 	bl	80004e4 <update7SEGBufferTraffic2>
            update7SEGBufferMode(3);
 80015e0:	2003      	movs	r0, #3
 80015e2:	f7fe ff8b 	bl	80004fc <update7SEGBufferMode>
//            displayAll7Seg();
//            setTimer4(10);
            break;
 80015e6:	e026      	b.n	8001636 <runTuningMode+0xbe>
        case YELLOW:
            statusTuningMode= GREEN;
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <runTuningMode+0xc4>)
 80015ea:	2203      	movs	r2, #3
 80015ec:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 80015ee:	f7fe ffbb 	bl	8000568 <offAllSingLEDs>
            // blinkingGREEN();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedGreen);
 80015f2:	4b15      	ldr	r3, [pc, #84]	; (8001648 <runTuningMode+0xd0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7fe ff68 	bl	80004cc <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedGreen);
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <runTuningMode+0xd0>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ff6f 	bl	80004e4 <update7SEGBufferTraffic2>
            update7SEGBufferMode(3);
 8001606:	2003      	movs	r0, #3
 8001608:	f7fe ff78 	bl	80004fc <update7SEGBufferMode>
            // displayAll7Seg();
            // setTimer4(10);
            break;
 800160c:	e013      	b.n	8001636 <runTuningMode+0xbe>
        case GREEN:
            statusTuningMode= RED;
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <runTuningMode+0xc4>)
 8001610:	2201      	movs	r2, #1
 8001612:	601a      	str	r2, [r3, #0]
            offAllSingLEDs();
 8001614:	f7fe ffa8 	bl	8000568 <offAllSingLEDs>
            // blinkingRED();
            // setTimer3(50);
            update7SEGBufferTraffic1(durationLedRed);
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <runTuningMode+0xc8>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ff55 	bl	80004cc <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(durationLedRed);
 8001622:	4b07      	ldr	r3, [pc, #28]	; (8001640 <runTuningMode+0xc8>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ff5c 	bl	80004e4 <update7SEGBufferTraffic2>
            update7SEGBufferMode(3);
 800162c:	2003      	movs	r0, #3
 800162e:	f7fe ff65 	bl	80004fc <update7SEGBufferMode>
            // displayAll7Seg();
            // setTimer4(10);
            break;
 8001632:	e000      	b.n	8001636 <runTuningMode+0xbe>
        default:
            break;
 8001634:	bf00      	nop
    }
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200000dc 	.word	0x200000dc
 8001640:	20000074 	.word	0x20000074
 8001644:	2000007c 	.word	0x2000007c
 8001648:	20000078 	.word	0x20000078

0800164c <initStatusTuningMode>:

void initStatusTuningMode()
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
    statusTuningMode= INITMODE;
 8001650:	4b03      	ldr	r3, [pc, #12]	; (8001660 <initStatusTuningMode+0x14>)
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	200000dc 	.word	0x200000dc

08001664 <beginTuningMode>:

void beginTuningMode()
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
    initStatusTuningMode();
 8001668:	f7ff fff0 	bl	800164c <initStatusTuningMode>
    runTuningMode();
 800166c:	f7ff ff84 	bl	8001578 <runTuningMode>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}

08001674 <modifyTuningMode>:

void modifyTuningMode()
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
    switch (statusTuningMode)
 8001678:	4b29      	ldr	r3, [pc, #164]	; (8001720 <modifyTuningMode+0xac>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b03      	cmp	r3, #3
 800167e:	d034      	beq.n	80016ea <modifyTuningMode+0x76>
 8001680:	2b03      	cmp	r3, #3
 8001682:	dc49      	bgt.n	8001718 <modifyTuningMode+0xa4>
 8001684:	2b01      	cmp	r3, #1
 8001686:	d002      	beq.n	800168e <modifyTuningMode+0x1a>
 8001688:	2b02      	cmp	r3, #2
 800168a:	d017      	beq.n	80016bc <modifyTuningMode+0x48>
            }
            update7SEGBufferTraffic1(tempDurationLedGreen);
            update7SEGBufferTraffic2(tempDurationLedGreen);
            break;
        default:
            break;
 800168c:	e044      	b.n	8001718 <modifyTuningMode+0xa4>
            tempDurationLedRed++;
 800168e:	4b25      	ldr	r3, [pc, #148]	; (8001724 <modifyTuningMode+0xb0>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	3301      	adds	r3, #1
 8001694:	4a23      	ldr	r2, [pc, #140]	; (8001724 <modifyTuningMode+0xb0>)
 8001696:	6013      	str	r3, [r2, #0]
            if (tempDurationLedRed > 99)
 8001698:	4b22      	ldr	r3, [pc, #136]	; (8001724 <modifyTuningMode+0xb0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b63      	cmp	r3, #99	; 0x63
 800169e:	dd02      	ble.n	80016a6 <modifyTuningMode+0x32>
                tempDurationLedRed = 0;
 80016a0:	4b20      	ldr	r3, [pc, #128]	; (8001724 <modifyTuningMode+0xb0>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
            update7SEGBufferTraffic1(tempDurationLedRed);
 80016a6:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <modifyTuningMode+0xb0>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7fe ff0e 	bl	80004cc <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(tempDurationLedRed);
 80016b0:	4b1c      	ldr	r3, [pc, #112]	; (8001724 <modifyTuningMode+0xb0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe ff15 	bl	80004e4 <update7SEGBufferTraffic2>
            break;
 80016ba:	e02e      	b.n	800171a <modifyTuningMode+0xa6>
            tempDurationLedYellow++;
 80016bc:	4b1a      	ldr	r3, [pc, #104]	; (8001728 <modifyTuningMode+0xb4>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	3301      	adds	r3, #1
 80016c2:	4a19      	ldr	r2, [pc, #100]	; (8001728 <modifyTuningMode+0xb4>)
 80016c4:	6013      	str	r3, [r2, #0]
            if (tempDurationLedYellow > 99)
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <modifyTuningMode+0xb4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b63      	cmp	r3, #99	; 0x63
 80016cc:	dd02      	ble.n	80016d4 <modifyTuningMode+0x60>
                tempDurationLedYellow = 0;
 80016ce:	4b16      	ldr	r3, [pc, #88]	; (8001728 <modifyTuningMode+0xb4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
            update7SEGBufferTraffic1(tempDurationLedYellow);
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <modifyTuningMode+0xb4>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe fef7 	bl	80004cc <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(tempDurationLedYellow);
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <modifyTuningMode+0xb4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fefe 	bl	80004e4 <update7SEGBufferTraffic2>
            break;
 80016e8:	e017      	b.n	800171a <modifyTuningMode+0xa6>
            tempDurationLedGreen++;
 80016ea:	4b10      	ldr	r3, [pc, #64]	; (800172c <modifyTuningMode+0xb8>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	3301      	adds	r3, #1
 80016f0:	4a0e      	ldr	r2, [pc, #56]	; (800172c <modifyTuningMode+0xb8>)
 80016f2:	6013      	str	r3, [r2, #0]
            if (tempDurationLedGreen > 99)
 80016f4:	4b0d      	ldr	r3, [pc, #52]	; (800172c <modifyTuningMode+0xb8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b63      	cmp	r3, #99	; 0x63
 80016fa:	dd02      	ble.n	8001702 <modifyTuningMode+0x8e>
                tempDurationLedGreen = 0;
 80016fc:	4b0b      	ldr	r3, [pc, #44]	; (800172c <modifyTuningMode+0xb8>)
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
            update7SEGBufferTraffic1(tempDurationLedGreen);
 8001702:	4b0a      	ldr	r3, [pc, #40]	; (800172c <modifyTuningMode+0xb8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe fee0 	bl	80004cc <update7SEGBufferTraffic1>
            update7SEGBufferTraffic2(tempDurationLedGreen);
 800170c:	4b07      	ldr	r3, [pc, #28]	; (800172c <modifyTuningMode+0xb8>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4618      	mov	r0, r3
 8001712:	f7fe fee7 	bl	80004e4 <update7SEGBufferTraffic2>
            break;
 8001716:	e000      	b.n	800171a <modifyTuningMode+0xa6>
            break;
 8001718:	bf00      	nop
    }
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	200000dc 	.word	0x200000dc
 8001724:	20000068 	.word	0x20000068
 8001728:	20000070 	.word	0x20000070
 800172c:	2000006c 	.word	0x2000006c

08001730 <saveTuningMode>:

void saveTuningMode()
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
    if (tempDurationLedRed != tempDurationLedYellow + tempDurationLedGreen)
 8001734:	4b21      	ldr	r3, [pc, #132]	; (80017bc <saveTuningMode+0x8c>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b21      	ldr	r3, [pc, #132]	; (80017c0 <saveTuningMode+0x90>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	441a      	add	r2, r3
 800173e:	4b21      	ldr	r3, [pc, #132]	; (80017c4 <saveTuningMode+0x94>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d028      	beq.n	8001798 <saveTuningMode+0x68>
    {
        switch (statusTuningMode)
 8001746:	4b20      	ldr	r3, [pc, #128]	; (80017c8 <saveTuningMode+0x98>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b03      	cmp	r3, #3
 800174c:	d117      	bne.n	800177e <saveTuningMode+0x4e>
        {
            case GREEN:
                update7SEGBufferTraffic1(88);
 800174e:	2058      	movs	r0, #88	; 0x58
 8001750:	f7fe febc 	bl	80004cc <update7SEGBufferTraffic1>
                update7SEGBufferTraffic2(88);
 8001754:	2058      	movs	r0, #88	; 0x58
 8001756:	f7fe fec5 	bl	80004e4 <update7SEGBufferTraffic2>
                update7SEGBufferMode(8);
 800175a:	2008      	movs	r0, #8
 800175c:	f7fe fece 	bl	80004fc <update7SEGBufferMode>
                onAllSingLEDs();
 8001760:	f7fe ff0e 	bl	8000580 <onAllSingLEDs>
                tempDurationLedGreen = durationLedGreen;
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <saveTuningMode+0x9c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a15      	ldr	r2, [pc, #84]	; (80017c0 <saveTuningMode+0x90>)
 800176a:	6013      	str	r3, [r2, #0]
                tempDurationLedRed = durationLedRed;
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <saveTuningMode+0xa0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <saveTuningMode+0x94>)
 8001772:	6013      	str	r3, [r2, #0]
                tempDurationLedYellow = durationLedYellow;
 8001774:	4b17      	ldr	r3, [pc, #92]	; (80017d4 <saveTuningMode+0xa4>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a10      	ldr	r2, [pc, #64]	; (80017bc <saveTuningMode+0x8c>)
 800177a:	6013      	str	r3, [r2, #0]
                break;
 800177c:	e01b      	b.n	80017b6 <saveTuningMode+0x86>
            default:
                tempDurationLedGreen = durationLedGreen;
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <saveTuningMode+0x9c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a0f      	ldr	r2, [pc, #60]	; (80017c0 <saveTuningMode+0x90>)
 8001784:	6013      	str	r3, [r2, #0]
                tempDurationLedRed = durationLedRed;
 8001786:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <saveTuningMode+0xa0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a0e      	ldr	r2, [pc, #56]	; (80017c4 <saveTuningMode+0x94>)
 800178c:	6013      	str	r3, [r2, #0]
                tempDurationLedYellow = durationLedYellow;
 800178e:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <saveTuningMode+0xa4>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a0a      	ldr	r2, [pc, #40]	; (80017bc <saveTuningMode+0x8c>)
 8001794:	6013      	str	r3, [r2, #0]
                break;
 8001796:	e00e      	b.n	80017b6 <saveTuningMode+0x86>
        }
    }
    else
    {
        durationLedGreen = tempDurationLedGreen;
 8001798:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <saveTuningMode+0x90>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <saveTuningMode+0x9c>)
 800179e:	6013      	str	r3, [r2, #0]
        durationLedRed = tempDurationLedRed;
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <saveTuningMode+0x94>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a0a      	ldr	r2, [pc, #40]	; (80017d0 <saveTuningMode+0xa0>)
 80017a6:	6013      	str	r3, [r2, #0]
        durationLedYellow = tempDurationLedYellow;
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <saveTuningMode+0x8c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a09      	ldr	r2, [pc, #36]	; (80017d4 <saveTuningMode+0xa4>)
 80017ae:	6013      	str	r3, [r2, #0]
//        initStatusNormalMode();
        initStatusNormalMode();
 80017b0:	f7ff f9b4 	bl	8000b1c <initStatusNormalMode>
    }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000070 	.word	0x20000070
 80017c0:	2000006c 	.word	0x2000006c
 80017c4:	20000068 	.word	0x20000068
 80017c8:	200000dc 	.word	0x200000dc
 80017cc:	20000078 	.word	0x20000078
 80017d0:	20000074 	.word	0x20000074
 80017d4:	2000007c 	.word	0x2000007c

080017d8 <animationTuningMode>:

void animationTuningMode()
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
    switch (statusTuningMode)
 80017dc:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <animationTuningMode+0x3c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b03      	cmp	r3, #3
 80017e2:	d814      	bhi.n	800180e <animationTuningMode+0x36>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <animationTuningMode+0x14>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	0800180f 	.word	0x0800180f
 80017f0:	080017fd 	.word	0x080017fd
 80017f4:	08001803 	.word	0x08001803
 80017f8:	08001809 	.word	0x08001809
    {
    case INITMODE:
        break;
    case RED:
        blinkingRED();
 80017fc:	f7fe fe9c 	bl	8000538 <blinkingRED>
        break;
 8001800:	e006      	b.n	8001810 <animationTuningMode+0x38>
    case YELLOW:
        blinkingYELLOW();
 8001802:	f7fe fe8d 	bl	8000520 <blinkingYELLOW>
        break;
 8001806:	e003      	b.n	8001810 <animationTuningMode+0x38>
    case GREEN:
        blinkingGREEN();
 8001808:	f7fe fea2 	bl	8000550 <blinkingGREEN>
        break;
 800180c:	e000      	b.n	8001810 <animationTuningMode+0x38>
    default:
        break;
 800180e:	bf00      	nop
    }
}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}
 8001814:	200000dc 	.word	0x200000dc

08001818 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001818:	480c      	ldr	r0, [pc, #48]	; (800184c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800181a:	490d      	ldr	r1, [pc, #52]	; (8001850 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800181c:	4a0d      	ldr	r2, [pc, #52]	; (8001854 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800181e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001820:	e002      	b.n	8001828 <LoopCopyDataInit>

08001822 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001822:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001824:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001826:	3304      	adds	r3, #4

08001828 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001828:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800182a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800182c:	d3f9      	bcc.n	8001822 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800182e:	4a0a      	ldr	r2, [pc, #40]	; (8001858 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001830:	4c0a      	ldr	r4, [pc, #40]	; (800185c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001832:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001834:	e001      	b.n	800183a <LoopFillZerobss>

08001836 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001836:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001838:	3204      	adds	r2, #4

0800183a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800183a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800183c:	d3fb      	bcc.n	8001836 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800183e:	f7ff fe95 	bl	800156c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001842:	f001 fb0d 	bl	8002e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001846:	f7fe fed7 	bl	80005f8 <main>
  bx lr
 800184a:	4770      	bx	lr
  ldr r0, =_sdata
 800184c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001850:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001854:	08002ef8 	.word	0x08002ef8
  ldr r2, =_sbss
 8001858:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800185c:	20000164 	.word	0x20000164

08001860 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001860:	e7fe      	b.n	8001860 <ADC1_2_IRQHandler>
	...

08001864 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <HAL_Init+0x28>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a07      	ldr	r2, [pc, #28]	; (800188c <HAL_Init+0x28>)
 800186e:	f043 0310 	orr.w	r3, r3, #16
 8001872:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001874:	2003      	movs	r0, #3
 8001876:	f000 f923 	bl	8001ac0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800187a:	200f      	movs	r0, #15
 800187c:	f000 f808 	bl	8001890 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001880:	f7ff fdec 	bl	800145c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40022000 	.word	0x40022000

08001890 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001898:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <HAL_InitTick+0x54>)
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <HAL_InitTick+0x58>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	4619      	mov	r1, r3
 80018a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 f93b 	bl	8001b2a <HAL_SYSTICK_Config>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e00e      	b.n	80018dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b0f      	cmp	r3, #15
 80018c2:	d80a      	bhi.n	80018da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c4:	2200      	movs	r2, #0
 80018c6:	6879      	ldr	r1, [r7, #4]
 80018c8:	f04f 30ff 	mov.w	r0, #4294967295
 80018cc:	f000 f903 	bl	8001ad6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018d0:	4a06      	ldr	r2, [pc, #24]	; (80018ec <HAL_InitTick+0x5c>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e000      	b.n	80018dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000064 	.word	0x20000064
 80018e8:	20000084 	.word	0x20000084
 80018ec:	20000080 	.word	0x20000080

080018f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f4:	4b05      	ldr	r3, [pc, #20]	; (800190c <HAL_IncTick+0x1c>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4b05      	ldr	r3, [pc, #20]	; (8001910 <HAL_IncTick+0x20>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4413      	add	r3, r2
 8001900:	4a03      	ldr	r2, [pc, #12]	; (8001910 <HAL_IncTick+0x20>)
 8001902:	6013      	str	r3, [r2, #0]
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	20000084 	.word	0x20000084
 8001910:	20000160 	.word	0x20000160

08001914 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return uwTick;
 8001918:	4b02      	ldr	r3, [pc, #8]	; (8001924 <HAL_GetTick+0x10>)
 800191a:	681b      	ldr	r3, [r3, #0]
}
 800191c:	4618      	mov	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr
 8001924:	20000160 	.word	0x20000160

08001928 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <__NVIC_SetPriorityGrouping+0x44>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193e:	68ba      	ldr	r2, [r7, #8]
 8001940:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001944:	4013      	ands	r3, r2
 8001946:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001950:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001954:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001958:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195a:	4a04      	ldr	r2, [pc, #16]	; (800196c <__NVIC_SetPriorityGrouping+0x44>)
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	60d3      	str	r3, [r2, #12]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001974:	4b04      	ldr	r3, [pc, #16]	; (8001988 <__NVIC_GetPriorityGrouping+0x18>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	0a1b      	lsrs	r3, r3, #8
 800197a:	f003 0307 	and.w	r3, r3, #7
}
 800197e:	4618      	mov	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199a:	2b00      	cmp	r3, #0
 800199c:	db0b      	blt.n	80019b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	f003 021f 	and.w	r2, r3, #31
 80019a4:	4906      	ldr	r1, [pc, #24]	; (80019c0 <__NVIC_EnableIRQ+0x34>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	095b      	lsrs	r3, r3, #5
 80019ac:	2001      	movs	r0, #1
 80019ae:	fa00 f202 	lsl.w	r2, r0, r2
 80019b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	e000e100 	.word	0xe000e100

080019c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	6039      	str	r1, [r7, #0]
 80019ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	db0a      	blt.n	80019ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	490c      	ldr	r1, [pc, #48]	; (8001a10 <__NVIC_SetPriority+0x4c>)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	0112      	lsls	r2, r2, #4
 80019e4:	b2d2      	uxtb	r2, r2
 80019e6:	440b      	add	r3, r1
 80019e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019ec:	e00a      	b.n	8001a04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	4908      	ldr	r1, [pc, #32]	; (8001a14 <__NVIC_SetPriority+0x50>)
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	f003 030f 	and.w	r3, r3, #15
 80019fa:	3b04      	subs	r3, #4
 80019fc:	0112      	lsls	r2, r2, #4
 80019fe:	b2d2      	uxtb	r2, r2
 8001a00:	440b      	add	r3, r1
 8001a02:	761a      	strb	r2, [r3, #24]
}
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000e100 	.word	0xe000e100
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b089      	sub	sp, #36	; 0x24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	f1c3 0307 	rsb	r3, r3, #7
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	bf28      	it	cs
 8001a36:	2304      	movcs	r3, #4
 8001a38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	3304      	adds	r3, #4
 8001a3e:	2b06      	cmp	r3, #6
 8001a40:	d902      	bls.n	8001a48 <NVIC_EncodePriority+0x30>
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	3b03      	subs	r3, #3
 8001a46:	e000      	b.n	8001a4a <NVIC_EncodePriority+0x32>
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	43da      	mvns	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	401a      	ands	r2, r3
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a60:	f04f 31ff 	mov.w	r1, #4294967295
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6a:	43d9      	mvns	r1, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a70:	4313      	orrs	r3, r2
         );
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3724      	adds	r7, #36	; 0x24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a8c:	d301      	bcc.n	8001a92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e00f      	b.n	8001ab2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <SysTick_Config+0x40>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a9a:	210f      	movs	r1, #15
 8001a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa0:	f7ff ff90 	bl	80019c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa4:	4b05      	ldr	r3, [pc, #20]	; (8001abc <SysTick_Config+0x40>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aaa:	4b04      	ldr	r3, [pc, #16]	; (8001abc <SysTick_Config+0x40>)
 8001aac:	2207      	movs	r2, #7
 8001aae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	e000e010 	.word	0xe000e010

08001ac0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7ff ff2d 	bl	8001928 <__NVIC_SetPriorityGrouping>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ae8:	f7ff ff42 	bl	8001970 <__NVIC_GetPriorityGrouping>
 8001aec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	68b9      	ldr	r1, [r7, #8]
 8001af2:	6978      	ldr	r0, [r7, #20]
 8001af4:	f7ff ff90 	bl	8001a18 <NVIC_EncodePriority>
 8001af8:	4602      	mov	r2, r0
 8001afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001afe:	4611      	mov	r1, r2
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff ff5f 	bl	80019c4 <__NVIC_SetPriority>
}
 8001b06:	bf00      	nop
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff35 	bl	800198c <__NVIC_EnableIRQ>
}
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ffa2 	bl	8001a7c <SysTick_Config>
 8001b38:	4603      	mov	r3, r0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b08b      	sub	sp, #44	; 0x2c
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b56:	e148      	b.n	8001dea <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b58:	2201      	movs	r2, #1
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	69fa      	ldr	r2, [r7, #28]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	f040 8137 	bne.w	8001de4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	4aa3      	ldr	r2, [pc, #652]	; (8001e08 <HAL_GPIO_Init+0x2c4>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d05e      	beq.n	8001c3e <HAL_GPIO_Init+0xfa>
 8001b80:	4aa1      	ldr	r2, [pc, #644]	; (8001e08 <HAL_GPIO_Init+0x2c4>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d875      	bhi.n	8001c72 <HAL_GPIO_Init+0x12e>
 8001b86:	4aa1      	ldr	r2, [pc, #644]	; (8001e0c <HAL_GPIO_Init+0x2c8>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d058      	beq.n	8001c3e <HAL_GPIO_Init+0xfa>
 8001b8c:	4a9f      	ldr	r2, [pc, #636]	; (8001e0c <HAL_GPIO_Init+0x2c8>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d86f      	bhi.n	8001c72 <HAL_GPIO_Init+0x12e>
 8001b92:	4a9f      	ldr	r2, [pc, #636]	; (8001e10 <HAL_GPIO_Init+0x2cc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d052      	beq.n	8001c3e <HAL_GPIO_Init+0xfa>
 8001b98:	4a9d      	ldr	r2, [pc, #628]	; (8001e10 <HAL_GPIO_Init+0x2cc>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d869      	bhi.n	8001c72 <HAL_GPIO_Init+0x12e>
 8001b9e:	4a9d      	ldr	r2, [pc, #628]	; (8001e14 <HAL_GPIO_Init+0x2d0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d04c      	beq.n	8001c3e <HAL_GPIO_Init+0xfa>
 8001ba4:	4a9b      	ldr	r2, [pc, #620]	; (8001e14 <HAL_GPIO_Init+0x2d0>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d863      	bhi.n	8001c72 <HAL_GPIO_Init+0x12e>
 8001baa:	4a9b      	ldr	r2, [pc, #620]	; (8001e18 <HAL_GPIO_Init+0x2d4>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d046      	beq.n	8001c3e <HAL_GPIO_Init+0xfa>
 8001bb0:	4a99      	ldr	r2, [pc, #612]	; (8001e18 <HAL_GPIO_Init+0x2d4>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d85d      	bhi.n	8001c72 <HAL_GPIO_Init+0x12e>
 8001bb6:	2b12      	cmp	r3, #18
 8001bb8:	d82a      	bhi.n	8001c10 <HAL_GPIO_Init+0xcc>
 8001bba:	2b12      	cmp	r3, #18
 8001bbc:	d859      	bhi.n	8001c72 <HAL_GPIO_Init+0x12e>
 8001bbe:	a201      	add	r2, pc, #4	; (adr r2, 8001bc4 <HAL_GPIO_Init+0x80>)
 8001bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc4:	08001c3f 	.word	0x08001c3f
 8001bc8:	08001c19 	.word	0x08001c19
 8001bcc:	08001c2b 	.word	0x08001c2b
 8001bd0:	08001c6d 	.word	0x08001c6d
 8001bd4:	08001c73 	.word	0x08001c73
 8001bd8:	08001c73 	.word	0x08001c73
 8001bdc:	08001c73 	.word	0x08001c73
 8001be0:	08001c73 	.word	0x08001c73
 8001be4:	08001c73 	.word	0x08001c73
 8001be8:	08001c73 	.word	0x08001c73
 8001bec:	08001c73 	.word	0x08001c73
 8001bf0:	08001c73 	.word	0x08001c73
 8001bf4:	08001c73 	.word	0x08001c73
 8001bf8:	08001c73 	.word	0x08001c73
 8001bfc:	08001c73 	.word	0x08001c73
 8001c00:	08001c73 	.word	0x08001c73
 8001c04:	08001c73 	.word	0x08001c73
 8001c08:	08001c21 	.word	0x08001c21
 8001c0c:	08001c35 	.word	0x08001c35
 8001c10:	4a82      	ldr	r2, [pc, #520]	; (8001e1c <HAL_GPIO_Init+0x2d8>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d013      	beq.n	8001c3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c16:	e02c      	b.n	8001c72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	623b      	str	r3, [r7, #32]
          break;
 8001c1e:	e029      	b.n	8001c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	3304      	adds	r3, #4
 8001c26:	623b      	str	r3, [r7, #32]
          break;
 8001c28:	e024      	b.n	8001c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	3308      	adds	r3, #8
 8001c30:	623b      	str	r3, [r7, #32]
          break;
 8001c32:	e01f      	b.n	8001c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	330c      	adds	r3, #12
 8001c3a:	623b      	str	r3, [r7, #32]
          break;
 8001c3c:	e01a      	b.n	8001c74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d102      	bne.n	8001c4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c46:	2304      	movs	r3, #4
 8001c48:	623b      	str	r3, [r7, #32]
          break;
 8001c4a:	e013      	b.n	8001c74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d105      	bne.n	8001c60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c54:	2308      	movs	r3, #8
 8001c56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69fa      	ldr	r2, [r7, #28]
 8001c5c:	611a      	str	r2, [r3, #16]
          break;
 8001c5e:	e009      	b.n	8001c74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c60:	2308      	movs	r3, #8
 8001c62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69fa      	ldr	r2, [r7, #28]
 8001c68:	615a      	str	r2, [r3, #20]
          break;
 8001c6a:	e003      	b.n	8001c74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	623b      	str	r3, [r7, #32]
          break;
 8001c70:	e000      	b.n	8001c74 <HAL_GPIO_Init+0x130>
          break;
 8001c72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	2bff      	cmp	r3, #255	; 0xff
 8001c78:	d801      	bhi.n	8001c7e <HAL_GPIO_Init+0x13a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	e001      	b.n	8001c82 <HAL_GPIO_Init+0x13e>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	3304      	adds	r3, #4
 8001c82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	2bff      	cmp	r3, #255	; 0xff
 8001c88:	d802      	bhi.n	8001c90 <HAL_GPIO_Init+0x14c>
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	e002      	b.n	8001c96 <HAL_GPIO_Init+0x152>
 8001c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c92:	3b08      	subs	r3, #8
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	210f      	movs	r1, #15
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	401a      	ands	r2, r3
 8001ca8:	6a39      	ldr	r1, [r7, #32]
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f000 8090 	beq.w	8001de4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cc4:	4b56      	ldr	r3, [pc, #344]	; (8001e20 <HAL_GPIO_Init+0x2dc>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	4a55      	ldr	r2, [pc, #340]	; (8001e20 <HAL_GPIO_Init+0x2dc>)
 8001cca:	f043 0301 	orr.w	r3, r3, #1
 8001cce:	6193      	str	r3, [r2, #24]
 8001cd0:	4b53      	ldr	r3, [pc, #332]	; (8001e20 <HAL_GPIO_Init+0x2dc>)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]
 8001cda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cdc:	4a51      	ldr	r2, [pc, #324]	; (8001e24 <HAL_GPIO_Init+0x2e0>)
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	089b      	lsrs	r3, r3, #2
 8001ce2:	3302      	adds	r3, #2
 8001ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	f003 0303 	and.w	r3, r3, #3
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	220f      	movs	r2, #15
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a49      	ldr	r2, [pc, #292]	; (8001e28 <HAL_GPIO_Init+0x2e4>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d00d      	beq.n	8001d24 <HAL_GPIO_Init+0x1e0>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a48      	ldr	r2, [pc, #288]	; (8001e2c <HAL_GPIO_Init+0x2e8>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d007      	beq.n	8001d20 <HAL_GPIO_Init+0x1dc>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a47      	ldr	r2, [pc, #284]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d101      	bne.n	8001d1c <HAL_GPIO_Init+0x1d8>
 8001d18:	2302      	movs	r3, #2
 8001d1a:	e004      	b.n	8001d26 <HAL_GPIO_Init+0x1e2>
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e002      	b.n	8001d26 <HAL_GPIO_Init+0x1e2>
 8001d20:	2301      	movs	r3, #1
 8001d22:	e000      	b.n	8001d26 <HAL_GPIO_Init+0x1e2>
 8001d24:	2300      	movs	r3, #0
 8001d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d28:	f002 0203 	and.w	r2, r2, #3
 8001d2c:	0092      	lsls	r2, r2, #2
 8001d2e:	4093      	lsls	r3, r2
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d36:	493b      	ldr	r1, [pc, #236]	; (8001e24 <HAL_GPIO_Init+0x2e0>)
 8001d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3a:	089b      	lsrs	r3, r3, #2
 8001d3c:	3302      	adds	r3, #2
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d50:	4b38      	ldr	r3, [pc, #224]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4937      	ldr	r1, [pc, #220]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	600b      	str	r3, [r1, #0]
 8001d5c:	e006      	b.n	8001d6c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d5e:	4b35      	ldr	r3, [pc, #212]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	4933      	ldr	r1, [pc, #204]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d68:	4013      	ands	r3, r2
 8001d6a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d006      	beq.n	8001d86 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d78:	4b2e      	ldr	r3, [pc, #184]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d7a:	685a      	ldr	r2, [r3, #4]
 8001d7c:	492d      	ldr	r1, [pc, #180]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	604b      	str	r3, [r1, #4]
 8001d84:	e006      	b.n	8001d94 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d86:	4b2b      	ldr	r3, [pc, #172]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	4929      	ldr	r1, [pc, #164]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d006      	beq.n	8001dae <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001da0:	4b24      	ldr	r3, [pc, #144]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	4923      	ldr	r1, [pc, #140]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	608b      	str	r3, [r1, #8]
 8001dac:	e006      	b.n	8001dbc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dae:	4b21      	ldr	r3, [pc, #132]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	43db      	mvns	r3, r3
 8001db6:	491f      	ldr	r1, [pc, #124]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d006      	beq.n	8001dd6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001dc8:	4b1a      	ldr	r3, [pc, #104]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	4919      	ldr	r1, [pc, #100]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	60cb      	str	r3, [r1, #12]
 8001dd4:	e006      	b.n	8001de4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dd6:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001dd8:	68da      	ldr	r2, [r3, #12]
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	4915      	ldr	r1, [pc, #84]	; (8001e34 <HAL_GPIO_Init+0x2f0>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de6:	3301      	adds	r3, #1
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f47f aeaf 	bne.w	8001b58 <HAL_GPIO_Init+0x14>
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	bf00      	nop
 8001dfe:	372c      	adds	r7, #44	; 0x2c
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	10320000 	.word	0x10320000
 8001e0c:	10310000 	.word	0x10310000
 8001e10:	10220000 	.word	0x10220000
 8001e14:	10210000 	.word	0x10210000
 8001e18:	10120000 	.word	0x10120000
 8001e1c:	10110000 	.word	0x10110000
 8001e20:	40021000 	.word	0x40021000
 8001e24:	40010000 	.word	0x40010000
 8001e28:	40010800 	.word	0x40010800
 8001e2c:	40010c00 	.word	0x40010c00
 8001e30:	40011000 	.word	0x40011000
 8001e34:	40010400 	.word	0x40010400

08001e38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	460b      	mov	r3, r1
 8001e42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	887b      	ldrh	r3, [r7, #2]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d002      	beq.n	8001e56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e50:	2301      	movs	r3, #1
 8001e52:	73fb      	strb	r3, [r7, #15]
 8001e54:	e001      	b.n	8001e5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e56:	2300      	movs	r3, #0
 8001e58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr

08001e66 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
 8001e6e:	460b      	mov	r3, r1
 8001e70:	807b      	strh	r3, [r7, #2]
 8001e72:	4613      	mov	r3, r2
 8001e74:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e76:	787b      	ldrb	r3, [r7, #1]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e7c:	887a      	ldrh	r2, [r7, #2]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e82:	e003      	b.n	8001e8c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e84:	887b      	ldrh	r3, [r7, #2]
 8001e86:	041a      	lsls	r2, r3, #16
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	611a      	str	r2, [r3, #16]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr

08001e96 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b085      	sub	sp, #20
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea8:	887a      	ldrh	r2, [r7, #2]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	4013      	ands	r3, r2
 8001eae:	041a      	lsls	r2, r3, #16
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	43d9      	mvns	r1, r3
 8001eb4:	887b      	ldrh	r3, [r7, #2]
 8001eb6:	400b      	ands	r3, r1
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	611a      	str	r2, [r3, #16]
}
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e26c      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 8087 	beq.w	8001ff6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ee8:	4b92      	ldr	r3, [pc, #584]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 030c 	and.w	r3, r3, #12
 8001ef0:	2b04      	cmp	r3, #4
 8001ef2:	d00c      	beq.n	8001f0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ef4:	4b8f      	ldr	r3, [pc, #572]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 030c 	and.w	r3, r3, #12
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	d112      	bne.n	8001f26 <HAL_RCC_OscConfig+0x5e>
 8001f00:	4b8c      	ldr	r3, [pc, #560]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f0c:	d10b      	bne.n	8001f26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f0e:	4b89      	ldr	r3, [pc, #548]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d06c      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x12c>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d168      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e246      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f2e:	d106      	bne.n	8001f3e <HAL_RCC_OscConfig+0x76>
 8001f30:	4b80      	ldr	r3, [pc, #512]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a7f      	ldr	r2, [pc, #508]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	e02e      	b.n	8001f9c <HAL_RCC_OscConfig+0xd4>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10c      	bne.n	8001f60 <HAL_RCC_OscConfig+0x98>
 8001f46:	4b7b      	ldr	r3, [pc, #492]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a7a      	ldr	r2, [pc, #488]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	4b78      	ldr	r3, [pc, #480]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a77      	ldr	r2, [pc, #476]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f5c:	6013      	str	r3, [r2, #0]
 8001f5e:	e01d      	b.n	8001f9c <HAL_RCC_OscConfig+0xd4>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f68:	d10c      	bne.n	8001f84 <HAL_RCC_OscConfig+0xbc>
 8001f6a:	4b72      	ldr	r3, [pc, #456]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a71      	ldr	r2, [pc, #452]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	4b6f      	ldr	r3, [pc, #444]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a6e      	ldr	r2, [pc, #440]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	e00b      	b.n	8001f9c <HAL_RCC_OscConfig+0xd4>
 8001f84:	4b6b      	ldr	r3, [pc, #428]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a6a      	ldr	r2, [pc, #424]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	4b68      	ldr	r3, [pc, #416]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a67      	ldr	r2, [pc, #412]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d013      	beq.n	8001fcc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff fcb6 	bl	8001914 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fac:	f7ff fcb2 	bl	8001914 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b64      	cmp	r3, #100	; 0x64
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e1fa      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fbe:	4b5d      	ldr	r3, [pc, #372]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0f0      	beq.n	8001fac <HAL_RCC_OscConfig+0xe4>
 8001fca:	e014      	b.n	8001ff6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fcc:	f7ff fca2 	bl	8001914 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd4:	f7ff fc9e 	bl	8001914 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b64      	cmp	r3, #100	; 0x64
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e1e6      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe6:	4b53      	ldr	r3, [pc, #332]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1f0      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x10c>
 8001ff2:	e000      	b.n	8001ff6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d063      	beq.n	80020ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002002:	4b4c      	ldr	r3, [pc, #304]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00b      	beq.n	8002026 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800200e:	4b49      	ldr	r3, [pc, #292]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f003 030c 	and.w	r3, r3, #12
 8002016:	2b08      	cmp	r3, #8
 8002018:	d11c      	bne.n	8002054 <HAL_RCC_OscConfig+0x18c>
 800201a:	4b46      	ldr	r3, [pc, #280]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d116      	bne.n	8002054 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002026:	4b43      	ldr	r3, [pc, #268]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d005      	beq.n	800203e <HAL_RCC_OscConfig+0x176>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	2b01      	cmp	r3, #1
 8002038:	d001      	beq.n	800203e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e1ba      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800203e:	4b3d      	ldr	r3, [pc, #244]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	4939      	ldr	r1, [pc, #228]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 800204e:	4313      	orrs	r3, r2
 8002050:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002052:	e03a      	b.n	80020ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d020      	beq.n	800209e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800205c:	4b36      	ldr	r3, [pc, #216]	; (8002138 <HAL_RCC_OscConfig+0x270>)
 800205e:	2201      	movs	r2, #1
 8002060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002062:	f7ff fc57 	bl	8001914 <HAL_GetTick>
 8002066:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002068:	e008      	b.n	800207c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800206a:	f7ff fc53 	bl	8001914 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d901      	bls.n	800207c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e19b      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207c:	4b2d      	ldr	r3, [pc, #180]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0302 	and.w	r3, r3, #2
 8002084:	2b00      	cmp	r3, #0
 8002086:	d0f0      	beq.n	800206a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002088:	4b2a      	ldr	r3, [pc, #168]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	00db      	lsls	r3, r3, #3
 8002096:	4927      	ldr	r1, [pc, #156]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8002098:	4313      	orrs	r3, r2
 800209a:	600b      	str	r3, [r1, #0]
 800209c:	e015      	b.n	80020ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800209e:	4b26      	ldr	r3, [pc, #152]	; (8002138 <HAL_RCC_OscConfig+0x270>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a4:	f7ff fc36 	bl	8001914 <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ac:	f7ff fc32 	bl	8001914 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e17a      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020be:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f0      	bne.n	80020ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d03a      	beq.n	800214c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d019      	beq.n	8002112 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020de:	4b17      	ldr	r3, [pc, #92]	; (800213c <HAL_RCC_OscConfig+0x274>)
 80020e0:	2201      	movs	r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e4:	f7ff fc16 	bl	8001914 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ec:	f7ff fc12 	bl	8001914 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e15a      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fe:	4b0d      	ldr	r3, [pc, #52]	; (8002134 <HAL_RCC_OscConfig+0x26c>)
 8002100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d0f0      	beq.n	80020ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800210a:	2001      	movs	r0, #1
 800210c:	f000 faa6 	bl	800265c <RCC_Delay>
 8002110:	e01c      	b.n	800214c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002112:	4b0a      	ldr	r3, [pc, #40]	; (800213c <HAL_RCC_OscConfig+0x274>)
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002118:	f7ff fbfc 	bl	8001914 <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800211e:	e00f      	b.n	8002140 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002120:	f7ff fbf8 	bl	8001914 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b02      	cmp	r3, #2
 800212c:	d908      	bls.n	8002140 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e140      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
 8002132:	bf00      	nop
 8002134:	40021000 	.word	0x40021000
 8002138:	42420000 	.word	0x42420000
 800213c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002140:	4b9e      	ldr	r3, [pc, #632]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1e9      	bne.n	8002120 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	f000 80a6 	beq.w	80022a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800215a:	2300      	movs	r3, #0
 800215c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800215e:	4b97      	ldr	r3, [pc, #604]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10d      	bne.n	8002186 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800216a:	4b94      	ldr	r3, [pc, #592]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	4a93      	ldr	r2, [pc, #588]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002174:	61d3      	str	r3, [r2, #28]
 8002176:	4b91      	ldr	r3, [pc, #580]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217e:	60bb      	str	r3, [r7, #8]
 8002180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002182:	2301      	movs	r3, #1
 8002184:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002186:	4b8e      	ldr	r3, [pc, #568]	; (80023c0 <HAL_RCC_OscConfig+0x4f8>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800218e:	2b00      	cmp	r3, #0
 8002190:	d118      	bne.n	80021c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002192:	4b8b      	ldr	r3, [pc, #556]	; (80023c0 <HAL_RCC_OscConfig+0x4f8>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a8a      	ldr	r2, [pc, #552]	; (80023c0 <HAL_RCC_OscConfig+0x4f8>)
 8002198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800219c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800219e:	f7ff fbb9 	bl	8001914 <HAL_GetTick>
 80021a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a4:	e008      	b.n	80021b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a6:	f7ff fbb5 	bl	8001914 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b64      	cmp	r3, #100	; 0x64
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e0fd      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b8:	4b81      	ldr	r3, [pc, #516]	; (80023c0 <HAL_RCC_OscConfig+0x4f8>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d0f0      	beq.n	80021a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d106      	bne.n	80021da <HAL_RCC_OscConfig+0x312>
 80021cc:	4b7b      	ldr	r3, [pc, #492]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80021ce:	6a1b      	ldr	r3, [r3, #32]
 80021d0:	4a7a      	ldr	r2, [pc, #488]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	6213      	str	r3, [r2, #32]
 80021d8:	e02d      	b.n	8002236 <HAL_RCC_OscConfig+0x36e>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d10c      	bne.n	80021fc <HAL_RCC_OscConfig+0x334>
 80021e2:	4b76      	ldr	r3, [pc, #472]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	4a75      	ldr	r2, [pc, #468]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80021e8:	f023 0301 	bic.w	r3, r3, #1
 80021ec:	6213      	str	r3, [r2, #32]
 80021ee:	4b73      	ldr	r3, [pc, #460]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	4a72      	ldr	r2, [pc, #456]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80021f4:	f023 0304 	bic.w	r3, r3, #4
 80021f8:	6213      	str	r3, [r2, #32]
 80021fa:	e01c      	b.n	8002236 <HAL_RCC_OscConfig+0x36e>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2b05      	cmp	r3, #5
 8002202:	d10c      	bne.n	800221e <HAL_RCC_OscConfig+0x356>
 8002204:	4b6d      	ldr	r3, [pc, #436]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	4a6c      	ldr	r2, [pc, #432]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800220a:	f043 0304 	orr.w	r3, r3, #4
 800220e:	6213      	str	r3, [r2, #32]
 8002210:	4b6a      	ldr	r3, [pc, #424]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	4a69      	ldr	r2, [pc, #420]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	6213      	str	r3, [r2, #32]
 800221c:	e00b      	b.n	8002236 <HAL_RCC_OscConfig+0x36e>
 800221e:	4b67      	ldr	r3, [pc, #412]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	4a66      	ldr	r2, [pc, #408]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002224:	f023 0301 	bic.w	r3, r3, #1
 8002228:	6213      	str	r3, [r2, #32]
 800222a:	4b64      	ldr	r3, [pc, #400]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	4a63      	ldr	r2, [pc, #396]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002230:	f023 0304 	bic.w	r3, r3, #4
 8002234:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d015      	beq.n	800226a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223e:	f7ff fb69 	bl	8001914 <HAL_GetTick>
 8002242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002244:	e00a      	b.n	800225c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002246:	f7ff fb65 	bl	8001914 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	f241 3288 	movw	r2, #5000	; 0x1388
 8002254:	4293      	cmp	r3, r2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e0ab      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800225c:	4b57      	ldr	r3, [pc, #348]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d0ee      	beq.n	8002246 <HAL_RCC_OscConfig+0x37e>
 8002268:	e014      	b.n	8002294 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800226a:	f7ff fb53 	bl	8001914 <HAL_GetTick>
 800226e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002270:	e00a      	b.n	8002288 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002272:	f7ff fb4f 	bl	8001914 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002280:	4293      	cmp	r3, r2
 8002282:	d901      	bls.n	8002288 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e095      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002288:	4b4c      	ldr	r3, [pc, #304]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1ee      	bne.n	8002272 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002294:	7dfb      	ldrb	r3, [r7, #23]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d105      	bne.n	80022a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800229a:	4b48      	ldr	r3, [pc, #288]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	4a47      	ldr	r2, [pc, #284]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80022a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 8081 	beq.w	80023b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022b0:	4b42      	ldr	r3, [pc, #264]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 030c 	and.w	r3, r3, #12
 80022b8:	2b08      	cmp	r3, #8
 80022ba:	d061      	beq.n	8002380 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	69db      	ldr	r3, [r3, #28]
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d146      	bne.n	8002352 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c4:	4b3f      	ldr	r3, [pc, #252]	; (80023c4 <HAL_RCC_OscConfig+0x4fc>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ca:	f7ff fb23 	bl	8001914 <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d2:	f7ff fb1f 	bl	8001914 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e067      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e4:	4b35      	ldr	r3, [pc, #212]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1f0      	bne.n	80022d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022f8:	d108      	bne.n	800230c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022fa:	4b30      	ldr	r3, [pc, #192]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	492d      	ldr	r1, [pc, #180]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002308:	4313      	orrs	r3, r2
 800230a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800230c:	4b2b      	ldr	r3, [pc, #172]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a19      	ldr	r1, [r3, #32]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231c:	430b      	orrs	r3, r1
 800231e:	4927      	ldr	r1, [pc, #156]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002320:	4313      	orrs	r3, r2
 8002322:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002324:	4b27      	ldr	r3, [pc, #156]	; (80023c4 <HAL_RCC_OscConfig+0x4fc>)
 8002326:	2201      	movs	r2, #1
 8002328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232a:	f7ff faf3 	bl	8001914 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002332:	f7ff faef 	bl	8001914 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e037      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002344:	4b1d      	ldr	r3, [pc, #116]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x46a>
 8002350:	e02f      	b.n	80023b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002352:	4b1c      	ldr	r3, [pc, #112]	; (80023c4 <HAL_RCC_OscConfig+0x4fc>)
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002358:	f7ff fadc 	bl	8001914 <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002360:	f7ff fad8 	bl	8001914 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e020      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002372:	4b12      	ldr	r3, [pc, #72]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f0      	bne.n	8002360 <HAL_RCC_OscConfig+0x498>
 800237e:	e018      	b.n	80023b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d101      	bne.n	800238c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e013      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800238c:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <HAL_RCC_OscConfig+0x4f4>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	429a      	cmp	r2, r3
 800239e:	d106      	bne.n	80023ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d001      	beq.n	80023b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40021000 	.word	0x40021000
 80023c0:	40007000 	.word	0x40007000
 80023c4:	42420060 	.word	0x42420060

080023c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0d0      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023dc:	4b6a      	ldr	r3, [pc, #424]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d910      	bls.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b67      	ldr	r3, [pc, #412]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 0207 	bic.w	r2, r3, #7
 80023f2:	4965      	ldr	r1, [pc, #404]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b63      	ldr	r3, [pc, #396]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0b8      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d020      	beq.n	800245a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002424:	4b59      	ldr	r3, [pc, #356]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4a58      	ldr	r2, [pc, #352]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800242e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800243c:	4b53      	ldr	r3, [pc, #332]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	4a52      	ldr	r2, [pc, #328]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002446:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002448:	4b50      	ldr	r3, [pc, #320]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	494d      	ldr	r1, [pc, #308]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	d040      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	4b47      	ldr	r3, [pc, #284]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d115      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e07f      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002486:	4b41      	ldr	r3, [pc, #260]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e073      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002496:	4b3d      	ldr	r3, [pc, #244]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e06b      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a6:	4b39      	ldr	r3, [pc, #228]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f023 0203 	bic.w	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	4936      	ldr	r1, [pc, #216]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b8:	f7ff fa2c 	bl	8001914 <HAL_GetTick>
 80024bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024be:	e00a      	b.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c0:	f7ff fa28 	bl	8001914 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e053      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d6:	4b2d      	ldr	r3, [pc, #180]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 020c 	and.w	r2, r3, #12
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d1eb      	bne.n	80024c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024e8:	4b27      	ldr	r3, [pc, #156]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d210      	bcs.n	8002518 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f6:	4b24      	ldr	r3, [pc, #144]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f023 0207 	bic.w	r2, r3, #7
 80024fe:	4922      	ldr	r1, [pc, #136]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	4313      	orrs	r3, r2
 8002504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002506:	4b20      	ldr	r3, [pc, #128]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e032      	b.n	800257e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002524:	4b19      	ldr	r3, [pc, #100]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	4916      	ldr	r1, [pc, #88]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002532:	4313      	orrs	r3, r2
 8002534:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002542:	4b12      	ldr	r3, [pc, #72]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	490e      	ldr	r1, [pc, #56]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	4313      	orrs	r3, r2
 8002554:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002556:	f000 f821 	bl	800259c <HAL_RCC_GetSysClockFreq>
 800255a:	4602      	mov	r2, r0
 800255c:	4b0b      	ldr	r3, [pc, #44]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	490a      	ldr	r1, [pc, #40]	; (8002590 <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	5ccb      	ldrb	r3, [r1, r3]
 800256a:	fa22 f303 	lsr.w	r3, r2, r3
 800256e:	4a09      	ldr	r2, [pc, #36]	; (8002594 <HAL_RCC_ClockConfig+0x1cc>)
 8002570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002572:	4b09      	ldr	r3, [pc, #36]	; (8002598 <HAL_RCC_ClockConfig+0x1d0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff f98a 	bl	8001890 <HAL_InitTick>

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40022000 	.word	0x40022000
 800258c:	40021000 	.word	0x40021000
 8002590:	08002ee0 	.word	0x08002ee0
 8002594:	20000064 	.word	0x20000064
 8002598:	20000080 	.word	0x20000080

0800259c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800259c:	b490      	push	{r4, r7}
 800259e:	b08a      	sub	sp, #40	; 0x28
 80025a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025a2:	4b2a      	ldr	r3, [pc, #168]	; (800264c <HAL_RCC_GetSysClockFreq+0xb0>)
 80025a4:	1d3c      	adds	r4, r7, #4
 80025a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80025ac:	f240 2301 	movw	r3, #513	; 0x201
 80025b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
 80025b6:	2300      	movs	r3, #0
 80025b8:	61bb      	str	r3, [r7, #24]
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	; 0x24
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025c6:	4b22      	ldr	r3, [pc, #136]	; (8002650 <HAL_RCC_GetSysClockFreq+0xb4>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	f003 030c 	and.w	r3, r3, #12
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	d002      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0x40>
 80025d6:	2b08      	cmp	r3, #8
 80025d8:	d003      	beq.n	80025e2 <HAL_RCC_GetSysClockFreq+0x46>
 80025da:	e02d      	b.n	8002638 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025dc:	4b1d      	ldr	r3, [pc, #116]	; (8002654 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025de:	623b      	str	r3, [r7, #32]
      break;
 80025e0:	e02d      	b.n	800263e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	0c9b      	lsrs	r3, r3, #18
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80025ee:	4413      	add	r3, r2
 80025f0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80025f4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d013      	beq.n	8002628 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002600:	4b13      	ldr	r3, [pc, #76]	; (8002650 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	0c5b      	lsrs	r3, r3, #17
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800260e:	4413      	add	r3, r2
 8002610:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002614:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	4a0e      	ldr	r2, [pc, #56]	; (8002654 <HAL_RCC_GetSysClockFreq+0xb8>)
 800261a:	fb02 f203 	mul.w	r2, r2, r3
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	fbb2 f3f3 	udiv	r3, r2, r3
 8002624:	627b      	str	r3, [r7, #36]	; 0x24
 8002626:	e004      	b.n	8002632 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	4a0b      	ldr	r2, [pc, #44]	; (8002658 <HAL_RCC_GetSysClockFreq+0xbc>)
 800262c:	fb02 f303 	mul.w	r3, r2, r3
 8002630:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	623b      	str	r3, [r7, #32]
      break;
 8002636:	e002      	b.n	800263e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002638:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HAL_RCC_GetSysClockFreq+0xb8>)
 800263a:	623b      	str	r3, [r7, #32]
      break;
 800263c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800263e:	6a3b      	ldr	r3, [r7, #32]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3728      	adds	r7, #40	; 0x28
 8002644:	46bd      	mov	sp, r7
 8002646:	bc90      	pop	{r4, r7}
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	08002ed0 	.word	0x08002ed0
 8002650:	40021000 	.word	0x40021000
 8002654:	007a1200 	.word	0x007a1200
 8002658:	003d0900 	.word	0x003d0900

0800265c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002664:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <RCC_Delay+0x34>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a0a      	ldr	r2, [pc, #40]	; (8002694 <RCC_Delay+0x38>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	0a5b      	lsrs	r3, r3, #9
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	fb02 f303 	mul.w	r3, r2, r3
 8002676:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002678:	bf00      	nop
  }
  while (Delay --);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	1e5a      	subs	r2, r3, #1
 800267e:	60fa      	str	r2, [r7, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1f9      	bne.n	8002678 <RCC_Delay+0x1c>
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	20000064 	.word	0x20000064
 8002694:	10624dd3 	.word	0x10624dd3

08002698 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e041      	b.n	800272e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d106      	bne.n	80026c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7fe fefe 	bl	80014c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2202      	movs	r2, #2
 80026c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	3304      	adds	r3, #4
 80026d4:	4619      	mov	r1, r3
 80026d6:	4610      	mov	r0, r2
 80026d8:	f000 fa6a 	bl	8002bb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002746:	b2db      	uxtb	r3, r3
 8002748:	2b01      	cmp	r3, #1
 800274a:	d001      	beq.n	8002750 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e035      	b.n	80027bc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2202      	movs	r2, #2
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a16      	ldr	r2, [pc, #88]	; (80027c8 <HAL_TIM_Base_Start_IT+0x90>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d009      	beq.n	8002786 <HAL_TIM_Base_Start_IT+0x4e>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800277a:	d004      	beq.n	8002786 <HAL_TIM_Base_Start_IT+0x4e>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a12      	ldr	r2, [pc, #72]	; (80027cc <HAL_TIM_Base_Start_IT+0x94>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d111      	bne.n	80027aa <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2b06      	cmp	r3, #6
 8002796:	d010      	beq.n	80027ba <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0201 	orr.w	r2, r2, #1
 80027a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027a8:	e007      	b.n	80027ba <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f042 0201 	orr.w	r2, r2, #1
 80027b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	40012c00 	.word	0x40012c00
 80027cc:	40000400 	.word	0x40000400

080027d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d122      	bne.n	800282c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d11b      	bne.n	800282c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0202 	mvn.w	r2, #2
 80027fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f9b1 	bl	8002b7a <HAL_TIM_IC_CaptureCallback>
 8002818:	e005      	b.n	8002826 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f9a4 	bl	8002b68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f9b3 	bl	8002b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	f003 0304 	and.w	r3, r3, #4
 8002836:	2b04      	cmp	r3, #4
 8002838:	d122      	bne.n	8002880 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b04      	cmp	r3, #4
 8002846:	d11b      	bne.n	8002880 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f06f 0204 	mvn.w	r2, #4
 8002850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2202      	movs	r2, #2
 8002856:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f987 	bl	8002b7a <HAL_TIM_IC_CaptureCallback>
 800286c:	e005      	b.n	800287a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f97a 	bl	8002b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 f989 	bl	8002b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 0308 	and.w	r3, r3, #8
 800288a:	2b08      	cmp	r3, #8
 800288c:	d122      	bne.n	80028d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	2b08      	cmp	r3, #8
 800289a:	d11b      	bne.n	80028d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0208 	mvn.w	r2, #8
 80028a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2204      	movs	r2, #4
 80028aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f95d 	bl	8002b7a <HAL_TIM_IC_CaptureCallback>
 80028c0:	e005      	b.n	80028ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f950 	bl	8002b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 f95f 	bl	8002b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	f003 0310 	and.w	r3, r3, #16
 80028de:	2b10      	cmp	r3, #16
 80028e0:	d122      	bne.n	8002928 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	f003 0310 	and.w	r3, r3, #16
 80028ec:	2b10      	cmp	r3, #16
 80028ee:	d11b      	bne.n	8002928 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f06f 0210 	mvn.w	r2, #16
 80028f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2208      	movs	r2, #8
 80028fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800290a:	2b00      	cmp	r3, #0
 800290c:	d003      	beq.n	8002916 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f933 	bl	8002b7a <HAL_TIM_IC_CaptureCallback>
 8002914:	e005      	b.n	8002922 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f926 	bl	8002b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 f935 	bl	8002b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b01      	cmp	r3, #1
 8002934:	d10e      	bne.n	8002954 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b01      	cmp	r3, #1
 8002942:	d107      	bne.n	8002954 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0201 	mvn.w	r2, #1
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe f866 	bl	8000a20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800295e:	2b80      	cmp	r3, #128	; 0x80
 8002960:	d10e      	bne.n	8002980 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296c:	2b80      	cmp	r3, #128	; 0x80
 800296e:	d107      	bne.n	8002980 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 fa67 	bl	8002e4e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800298a:	2b40      	cmp	r3, #64	; 0x40
 800298c:	d10e      	bne.n	80029ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002998:	2b40      	cmp	r3, #64	; 0x40
 800299a:	d107      	bne.n	80029ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f8f9 	bl	8002b9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	f003 0320 	and.w	r3, r3, #32
 80029b6:	2b20      	cmp	r3, #32
 80029b8:	d10e      	bne.n	80029d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	f003 0320 	and.w	r3, r3, #32
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	d107      	bne.n	80029d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 0220 	mvn.w	r2, #32
 80029d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 fa32 	bl	8002e3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029d8:	bf00      	nop
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <HAL_TIM_ConfigClockSource+0x18>
 80029f4:	2302      	movs	r3, #2
 80029f6:	e0b3      	b.n	8002b60 <HAL_TIM_ConfigClockSource+0x180>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a1e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a30:	d03e      	beq.n	8002ab0 <HAL_TIM_ConfigClockSource+0xd0>
 8002a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a36:	f200 8087 	bhi.w	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a3e:	f000 8085 	beq.w	8002b4c <HAL_TIM_ConfigClockSource+0x16c>
 8002a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a46:	d87f      	bhi.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a48:	2b70      	cmp	r3, #112	; 0x70
 8002a4a:	d01a      	beq.n	8002a82 <HAL_TIM_ConfigClockSource+0xa2>
 8002a4c:	2b70      	cmp	r3, #112	; 0x70
 8002a4e:	d87b      	bhi.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a50:	2b60      	cmp	r3, #96	; 0x60
 8002a52:	d050      	beq.n	8002af6 <HAL_TIM_ConfigClockSource+0x116>
 8002a54:	2b60      	cmp	r3, #96	; 0x60
 8002a56:	d877      	bhi.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a58:	2b50      	cmp	r3, #80	; 0x50
 8002a5a:	d03c      	beq.n	8002ad6 <HAL_TIM_ConfigClockSource+0xf6>
 8002a5c:	2b50      	cmp	r3, #80	; 0x50
 8002a5e:	d873      	bhi.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a60:	2b40      	cmp	r3, #64	; 0x40
 8002a62:	d058      	beq.n	8002b16 <HAL_TIM_ConfigClockSource+0x136>
 8002a64:	2b40      	cmp	r3, #64	; 0x40
 8002a66:	d86f      	bhi.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a68:	2b30      	cmp	r3, #48	; 0x30
 8002a6a:	d064      	beq.n	8002b36 <HAL_TIM_ConfigClockSource+0x156>
 8002a6c:	2b30      	cmp	r3, #48	; 0x30
 8002a6e:	d86b      	bhi.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a70:	2b20      	cmp	r3, #32
 8002a72:	d060      	beq.n	8002b36 <HAL_TIM_ConfigClockSource+0x156>
 8002a74:	2b20      	cmp	r3, #32
 8002a76:	d867      	bhi.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d05c      	beq.n	8002b36 <HAL_TIM_ConfigClockSource+0x156>
 8002a7c:	2b10      	cmp	r3, #16
 8002a7e:	d05a      	beq.n	8002b36 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002a80:	e062      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	6899      	ldr	r1, [r3, #8]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	f000 f95c 	bl	8002d4e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002aa4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	609a      	str	r2, [r3, #8]
      break;
 8002aae:	e04e      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	6899      	ldr	r1, [r3, #8]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	f000 f945 	bl	8002d4e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ad2:	609a      	str	r2, [r3, #8]
      break;
 8002ad4:	e03b      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6818      	ldr	r0, [r3, #0]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	6859      	ldr	r1, [r3, #4]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	f000 f8bc 	bl	8002c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2150      	movs	r1, #80	; 0x50
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 f913 	bl	8002d1a <TIM_ITRx_SetConfig>
      break;
 8002af4:	e02b      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6818      	ldr	r0, [r3, #0]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	6859      	ldr	r1, [r3, #4]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	461a      	mov	r2, r3
 8002b04:	f000 f8da 	bl	8002cbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2160      	movs	r1, #96	; 0x60
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f000 f903 	bl	8002d1a <TIM_ITRx_SetConfig>
      break;
 8002b14:	e01b      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6818      	ldr	r0, [r3, #0]
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	6859      	ldr	r1, [r3, #4]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	461a      	mov	r2, r3
 8002b24:	f000 f89c 	bl	8002c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2140      	movs	r1, #64	; 0x40
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f000 f8f3 	bl	8002d1a <TIM_ITRx_SetConfig>
      break;
 8002b34:	e00b      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4610      	mov	r0, r2
 8002b42:	f000 f8ea 	bl	8002d1a <TIM_ITRx_SetConfig>
        break;
 8002b46:	e002      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b48:	bf00      	nop
 8002b4a:	e000      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b4c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr

08002b7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr

08002b9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a25      	ldr	r2, [pc, #148]	; (8002c58 <TIM_Base_SetConfig+0xa8>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d007      	beq.n	8002bd8 <TIM_Base_SetConfig+0x28>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bce:	d003      	beq.n	8002bd8 <TIM_Base_SetConfig+0x28>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a22      	ldr	r2, [pc, #136]	; (8002c5c <TIM_Base_SetConfig+0xac>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d108      	bne.n	8002bea <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a1a      	ldr	r2, [pc, #104]	; (8002c58 <TIM_Base_SetConfig+0xa8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d007      	beq.n	8002c02 <TIM_Base_SetConfig+0x52>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf8:	d003      	beq.n	8002c02 <TIM_Base_SetConfig+0x52>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a17      	ldr	r2, [pc, #92]	; (8002c5c <TIM_Base_SetConfig+0xac>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d108      	bne.n	8002c14 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a07      	ldr	r2, [pc, #28]	; (8002c58 <TIM_Base_SetConfig+0xa8>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d103      	bne.n	8002c48 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	615a      	str	r2, [r3, #20]
}
 8002c4e:	bf00      	nop
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr
 8002c58:	40012c00 	.word	0x40012c00
 8002c5c:	40000400 	.word	0x40000400

08002c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b087      	sub	sp, #28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	f023 0201 	bic.w	r2, r3, #1
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	011b      	lsls	r3, r3, #4
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f023 030a 	bic.w	r3, r3, #10
 8002c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	621a      	str	r2, [r3, #32]
}
 8002cb2:	bf00      	nop
 8002cb4:	371c      	adds	r7, #28
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr

08002cbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b087      	sub	sp, #28
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	f023 0210 	bic.w	r2, r3, #16
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ce6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	031b      	lsls	r3, r3, #12
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cf8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	621a      	str	r2, [r3, #32]
}
 8002d10:	bf00      	nop
 8002d12:	371c      	adds	r7, #28
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr

08002d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b085      	sub	sp, #20
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
 8002d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	f043 0307 	orr.w	r3, r3, #7
 8002d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	609a      	str	r2, [r3, #8]
}
 8002d44:	bf00      	nop
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr

08002d4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b087      	sub	sp, #28
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	60f8      	str	r0, [r7, #12]
 8002d56:	60b9      	str	r1, [r7, #8]
 8002d58:	607a      	str	r2, [r7, #4]
 8002d5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	021a      	lsls	r2, r3, #8
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	431a      	orrs	r2, r3
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	609a      	str	r2, [r3, #8]
}
 8002d82:	bf00      	nop
 8002d84:	371c      	adds	r7, #28
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d101      	bne.n	8002da4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e041      	b.n	8002e28 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2202      	movs	r2, #2
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a14      	ldr	r2, [pc, #80]	; (8002e34 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d009      	beq.n	8002dfc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002df0:	d004      	beq.n	8002dfc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a10      	ldr	r2, [pc, #64]	; (8002e38 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d10c      	bne.n	8002e16 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e02:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68ba      	ldr	r2, [r7, #8]
 8002e14:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	40012c00 	.word	0x40012c00
 8002e38:	40000400 	.word	0x40000400

08002e3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr

08002e4e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr

08002e60 <__libc_init_array>:
 8002e60:	b570      	push	{r4, r5, r6, lr}
 8002e62:	2600      	movs	r6, #0
 8002e64:	4d0c      	ldr	r5, [pc, #48]	; (8002e98 <__libc_init_array+0x38>)
 8002e66:	4c0d      	ldr	r4, [pc, #52]	; (8002e9c <__libc_init_array+0x3c>)
 8002e68:	1b64      	subs	r4, r4, r5
 8002e6a:	10a4      	asrs	r4, r4, #2
 8002e6c:	42a6      	cmp	r6, r4
 8002e6e:	d109      	bne.n	8002e84 <__libc_init_array+0x24>
 8002e70:	f000 f822 	bl	8002eb8 <_init>
 8002e74:	2600      	movs	r6, #0
 8002e76:	4d0a      	ldr	r5, [pc, #40]	; (8002ea0 <__libc_init_array+0x40>)
 8002e78:	4c0a      	ldr	r4, [pc, #40]	; (8002ea4 <__libc_init_array+0x44>)
 8002e7a:	1b64      	subs	r4, r4, r5
 8002e7c:	10a4      	asrs	r4, r4, #2
 8002e7e:	42a6      	cmp	r6, r4
 8002e80:	d105      	bne.n	8002e8e <__libc_init_array+0x2e>
 8002e82:	bd70      	pop	{r4, r5, r6, pc}
 8002e84:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e88:	4798      	blx	r3
 8002e8a:	3601      	adds	r6, #1
 8002e8c:	e7ee      	b.n	8002e6c <__libc_init_array+0xc>
 8002e8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e92:	4798      	blx	r3
 8002e94:	3601      	adds	r6, #1
 8002e96:	e7f2      	b.n	8002e7e <__libc_init_array+0x1e>
 8002e98:	08002ef0 	.word	0x08002ef0
 8002e9c:	08002ef0 	.word	0x08002ef0
 8002ea0:	08002ef0 	.word	0x08002ef0
 8002ea4:	08002ef4 	.word	0x08002ef4

08002ea8 <memset>:
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	4402      	add	r2, r0
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d100      	bne.n	8002eb2 <memset+0xa>
 8002eb0:	4770      	bx	lr
 8002eb2:	f803 1b01 	strb.w	r1, [r3], #1
 8002eb6:	e7f9      	b.n	8002eac <memset+0x4>

08002eb8 <_init>:
 8002eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eba:	bf00      	nop
 8002ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ebe:	bc08      	pop	{r3}
 8002ec0:	469e      	mov	lr, r3
 8002ec2:	4770      	bx	lr

08002ec4 <_fini>:
 8002ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ec6:	bf00      	nop
 8002ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eca:	bc08      	pop	{r3}
 8002ecc:	469e      	mov	lr, r3
 8002ece:	4770      	bx	lr
