// Seed: 3915829398
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_21;
  assign id_21 = id_10;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input wor id_5,
    input tri0 id_6,
    input tri id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14,
    output wand id_15,
    input tri id_16,
    output tri0 id_17,
    input tri id_18,
    input wire id_19,
    output tri id_20,
    input wire id_21,
    input tri0 id_22,
    output supply0 id_23,
    input wire id_24,
    input wor id_25,
    input wor id_26,
    output supply0 id_27,
    input supply0 id_28,
    output supply1 id_29,
    input supply1 id_30
);
  wire id_32;
  initial begin
    #id_33;
    id_1 = 1;
  end
  wire id_34;
  wire id_35;
  assign id_17 = 1;
  module_0(
      id_34,
      id_34,
      id_34,
      id_34,
      id_32,
      id_34,
      id_32,
      id_35,
      id_34,
      id_35,
      id_35,
      id_35,
      id_34,
      id_35,
      id_32,
      id_35,
      id_34,
      id_32,
      id_34,
      id_34
  );
  always @(*) begin
    return id_16;
    $display(1);
  end
  wire id_36;
  id_37(
      .id_0(id_2), .id_1(id_26)
  );
  wire id_38;
endmodule
