import Sidebar from "../../MainPublicationServices/PublicationServicesSidebar";
import "../ECEProjectDevelopmentCenter.scss";
import SEO from "../../assets/SEO";
import Leftsidebar from "../../assets/Leftsidebar";

/* ================= FAQs ================= */
const faqs = [
  {
    question: "What is Hardware Security and Trusted Computing?",
    answer:
      "It addresses protection of digital systems against tampering, unauthorized access, and hardware-level threats using secure hardware modules like TPM, PUFs, and TEEs.",
  },
  {
    question: "What do B.Tech projects in hardware security focus on?",
    answer:
      "Introductory secure hardware implementations such as FPGA-based password authentication, hardware firewalls for IoT, and trusted boot mechanisms using tools like Arduino, Raspberry Pi, and FPGA kits.",
  },
  {
    question: "What advanced topics are covered in M.Tech hardware security projects?",
    answer:
      "Practical secure systems including TPMs, FPGA-based AES/RSA processors, Trusted Execution Environments, and tamper-resistant architectures using Vivado, Quartus, Verilog, VHDL, and ARM-based boards.",
  },
  {
    question: "What research areas do Ph.D. projects explore in this domain?",
    answer:
      "PUF-based authentication, AI-driven hardware intrusion detection, post-quantum secure design, and federated trusted computing across IoT and cloud, aiming at IEEE Transactions and symposiums.",
  },
  {
    question: "Which tools and platforms are used for hardware security projects?",
    answer:
      "Common tools include ARM TrustZone, TPM chips, FPGA, ASIC prototyping, Cadence, Mentor Graphics, Python, MATLAB, and FPGA-SoC platforms.",
  },
];

/* ================= KEYWORDS ARRAY ================= */
const keywords = [
  "Hardware Security Projects in ECE",
  "Trusted Computing IEEE Projects 2023â€“2025",
  "FPGA Security Projects",
  "Cryptographic Hardware Design",
  "PUF-Based Authentication Research",
  "Tamper-Resistant Hardware Systems",
  "ARM TrustZone Security Projects",
  "Post-Quantum Hardware Security",
  "B.Tech Hardware Security Projects",
  "Ph.D. Research in Trusted Computing",
  "Narpavi Research Institute Security Support",
];

const HardwareSecurityTrustedComputingProject = () => {
  return (
    <div className="ECEProjectDevelopmentCenter">

      {/* ================= SEO ================= */}
      <SEO
        title="Hardware Security and Trusted Computing â€“ Project Development Center in Chennai"
        description="IEEE-aligned (2023â€“2025) hardware security and trusted computing projects on TPM, PUFs, TEEs, FPGA/ASIC crypto engines, AI-driven intrusion detection, and post-quantum secure hardware for IoT and embedded systems."
        keywords={keywords}
        url="/department/cryptography-security/hardware-security-trusted-computing-project-development-center-in-chennai"
        faqs={faqs}
      />

      <Sidebar
        extraLinks={[
          { id: "ece", label: "ece", path: "/department?dept=ece" },
        ]}
      />

      <div className="ECEProjectDevelopmentCenter-main">
        <div className="ECEProjectDevelopmentCenter-grid">

          {/* ================= LEFT SIDEBAR ================= */}
          <aside className="left-sidebar2">
           <Leftsidebar/>
          </aside>

          {/* ================= CENTER CONTENT (UNCHANGED) ================= */}
          <div className="ECEProjectDevelopmentCenter-center">
            <h1>Hardware Security and Trusted Computing â€“ Project Development Center in Chennai</h1>
                <section className="ECEProjectDevelopmentCenter-intro">
              <p>
                <strong>Narpavi Research Institute</strong> provides advanced research and project support in Hardware Security and Trusted Computing for B.Tech, M.Tech, and Ph.D. scholars, aligned with IEEE standards (2023â€“2025).
              </p>
              <p>
                We focus on secure hardware modules, FPGA/ASIC-based design, tamper-resistant architectures, and trusted computing frameworks to address modern cybersecurity needs in IoT and embedded systems.
              </p>
            </section>

            {/* Comparative Technology-Industry Table */}
            <section className="ECEProjectDevelopmentCenter-table">
              <h2>Comparative Technologyâ€“Industry Table</h2>
              <div className="ECEProjectDevelopmentCenter-table-container">
                <table>
                  <thead>
                    <tr>
                      <th>Area</th>
                      <th>Research Focus</th>
                      <th>Applications</th>
                      <th>Tools/Platforms</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>Trusted Computing</td>
                      <td>TPMs, TEEs, secure boot</td>
                      <td>Cloud servers, IoT, banking systems</td>
                      <td>ARM TrustZone, TPM chips</td>
                    </tr>
                    <tr>
                      <td>PUF-Based Security</td>
                      <td>Unique hardware signatures</td>
                      <td>Device authentication, IoT</td>
                      <td>FPGA, ASIC</td>
                    </tr>
                    <tr>
                      <td>Cryptographic Hardware</td>
                      <td>FPGA/ASIC crypto engines</td>
                      <td>Secure embedded devices</td>
                      <td>Verilog, VHDL, Xilinx Vivado</td>
                    </tr>
                    <tr>
                      <td>Side-Channel Resistance</td>
                      <td>Attack-prevention designs</td>
                      <td>Smart cards, secure processors</td>
                      <td>Cadence, Mentor Graphics</td>
                    </tr>
                    <tr>
                      <td>Tamper-Resistant Systems</td>
                      <td>Physical attack protection</td>
                      <td>Military, aerospace</td>
                      <td>ASIC prototyping, FPGA</td>
                    </tr>
                    <tr>
                      <td>AI-Enhanced Security</td>
                      <td>ML-based intrusion prevention</td>
                      <td>Smart IoT devices, edge computing</td>
                      <td>Python, MATLAB, FPGA-SoC</td>
                    </tr>
                  </tbody>
                </table>
              </div>
            </section>

            {/* Project Development Cycles */}
            <section className="ECEProjectDevelopmentCenter-btech">
              <h2>B.Tech Projects in Hardware Security</h2>
              <p>
                Introductory projects such as FPGA-based password authentication, hardware firewalls for IoT, and trusted boot mechanisms with platforms like Arduino, Raspberry Pi, Xilinx, and Altera FPGA kits.
              </p>
            </section>

            <section className="ECEProjectDevelopmentCenter-mtech">
              <h2>M.Tech Projects in Hardware Security</h2>
              <p>
                Practical implementations including hardware TPMs, FPGA AES/RSA processors, TEEs for embedded systems, and tamper-resistant architectures with Vivado, Quartus, Verilog, VHDL, and ARM boards.
              </p>
            </section>

            <section className="ECEProjectDevelopmentCenter-phd">
              <h2>Ph.D. Research in Hardware Security & Trusted Computing</h2>
              <p>
                Cutting-edge research on PUF authentication, AI-driven intrusion detection, post-quantum hardware security, and federated trusted computing for IoT/cloud aligned with IEEE publications.
              </p>
            </section>

            {/* IEEE Project Titles */}
            <section className="ECEProjectDevelopmentCenter-project-titles">
              <h2>IEEE-Style Project Titles (2023â€“2025)</h2>
              <ul>
                <li>FPGA-Based Trusted Platform Module for Secure IoT Devices (2023)</li>
                <li>PUF-Based Authentication System for Embedded Hardware (2023)</li>
                <li>FPGA Implementation of RSA with Side-Channel Attack Resistance (2024)</li>
                <li>Trusted Execution Environment for ARM-Based Embedded Devices (2024)</li>
                <li>AI-Enhanced Intrusion Detection in Hardware Security Systems (2025)</li>
                <li>Post-Quantum Cryptographic Hardware Accelerator Using FPGA (2025)</li>
              </ul>
            </section>

            {/* About Section */}
            <section className="ECEProjectDevelopmentCenter-about">
              <h2>About Narpavi Research Institute</h2>
              <p>
                Narpavi Research Institute offers expert guidance in hardware security and trusted computing, training students and researchers to design secure, resilient hardware systems aligned with industry and IEEE standards.
              </p>
            </section>

            {/* FAQs */}
            <section className="kerala-alluniversityfaq-section">
              <h2>FAQs</h2>
              <div className="kerala-faq-items">
                {faqs.map((faq, index) => (
                  <details key={index}>
                    <summary>{faq.question}</summary>
                    <p>{faq.answer}</p>
                  </details>
                ))}
              </div>
              </section>
          </div>

          {/* ================= RIGHT SIDEBAR ================= */}
          <aside className="right-sidebar1">
            <h3>ðŸ”— Related Services</h3>
            <ul>
              <li><a href="/department/cryptography-security">Cryptography & Security</a></li>
              <li><a href="/department/cryptography-security/biometric-security-systems">Biometric Security Systems</a></li>
              <li><a href="/department/cryptography-security/blockchain-secure-communication">Blockchain Secure Communication</a></li>
              <li><a href="/department/cryptography-security/cryptographic-algorithms-embedded">Cryptographic Algorithms Embedded</a></li>
              <li><a href="/department/cryptography-security/side-channel-attack-resistance">Side Channel Attack Resistance</a></li>
              <li><a href="/department/cryptography-security/hardware-security-trusted-computing">Hardware Security & Trusted Computing</a></li>
              <li><a href="/department/cryptography-security/post-quantum-cryptography">Post Quantum Cryptography</a></li>
            </ul>
             <h3>ðŸ”‘ Keywords</h3>
            <ul>
              {keywords.map((item, index) => (
                <li key={index}>{item}</li>
              ))}
            </ul>
          </aside>

        </div>
      </div>
    </div>
  );
};

export default HardwareSecurityTrustedComputingProject;
