# CUDA Programming 8.1

æˆ‘éœ€è¦å°†ä¹‹å‰çš„ cutlass ç¬”è®° (CUDA Programming 7 & 8) è¿›è¡Œä¸€ä¸ªè°ƒç†æ¸…æ™°çš„æ•´ç†ï¼Œæ‰€ä»¥å°†è¯¥ç¬”è®°å‘½åä¸º 8.1

ç›®å‰çš„ä¸€ä¸ª GPU ç¼–ç¨‹è¶‹åŠ¿ï¼šä»¥ Tile è§†è§’è¿›è¡Œç¼–ç¨‹ã€‚æœ€è¿‘æœ‰ä¸€ä¸ª [TileLang](https://github.com/tile-ai/tilelang) é¡¹ç›®ä¹Ÿå¾ˆç«ï¼Œä¸è¿‡æˆ‘äº†è§£ä¸å¤šğŸ˜‚

ä¸€ä¸ª Tile å³ä¸€ä¸ª Block æ‰€èƒ½å¤„ç†çš„æ•°æ®å—ï¼Œä¸€ä¸ª Tile éœ€è¦åšåˆ°æ‰¿ä¸Šå¯ä¸‹çš„ä½œç”¨ï¼š

1. Tile ä¸­çš„æ•°æ®å‘ä¸‹åˆ†é…åˆ° thread level (layout tv parition)
2. Tile è¿›è¡Œé‡å¤ï¼Œå¤„ç†å®Œæ•´çš„ problem size (tiler zipped divide)

é€šè¿‡ tiler ä½œä¸ºè§£å†³é—®é¢˜çš„ç²’åº¦ï¼Œèƒ½å¤Ÿæ›´æ¸…æ™°åœ°æ„å»ºå‡º kernel pipelineï¼Œè¿™ä¹Ÿæ˜¯ triton çš„ä¼˜åŠ¿ä¹‹ä¸€ï¼šä»¥ block ä½œä¸ºç¼–ç¨‹ç²’åº¦ï¼Œå¼€å‘è€…ä¸ç”¨å»è€ƒè™‘ thread level çš„é—®é¢˜ã€‚åœ¨ cutlass å½“ä¸­ï¼Œé€šè¿‡ tile æ‰¿ä¸Šå¯ä¸‹çš„åŠŸèƒ½ï¼Œå®Œæˆå…·ä½“çš„ thread level ä»£ç ã€‚

## æ ¸å¿ƒæŠ½è±¡

### Layout Algebra

è¿™æ˜¯æ•´ä¸ª cute çš„æ ¸å¿ƒï¼Œå¹¶ä¸” cute æœ¬èº«æ–‡æ¡£å¾ˆéš¾è¯»ï¼Œè€Œä¸”ç½‘ä¸Šæ²¡æœ‰å¤ªå¤šçš„å­¦ä¹ èµ„æ–™ï¼Œæ‰€ä»¥å°±ç®—æ˜¯ GPT ä¹Ÿå¾ˆéš¾ç»™å‡ºå¥½çš„å›ç­”ã€‚æˆ‘çš„å­¦ä¹ èµ„æ–™ä¸»è¦æ¥æºäºä¸‰ä¸ªéƒ¨åˆ†ï¼š1. Reed zhihu 2. [Lei Mao's blog](https://leimao.github.io/article/CuTe-Layout-Algebra/) 3. [A note on the algebra of CuTe Layouts](https://research.colfax-intl.com/a-note-on-the-algebra-of-cute-layouts/)

æˆ‘æƒ³ä»¥å››ä¸ªéƒ¨åˆ†æ¥ä»‹ç»ï¼Œç›®çš„æ˜¯ä¸ºäº†å½¢æˆå¯¹ layout algebra çš„æ¸…æ™°ç†è§£ï¼Œä½¿å¾—æˆ‘åœ¨é˜…è¯»ä»£ç çš„æ—¶å€™èƒ½å¤Ÿè¿›è¡Œé€»è¾‘æ¨ç†

1. layout åŸºæœ¬æ¦‚å¿µ
2. layout algebra åŸºæœ¬è¿ç®—
3. layout algebra ç»„åˆè¿ç®—
4. layout algebra ç›´è§‚æ€»ç»“

#### åŸºæœ¬æ¦‚å¿µ

layout æ¦‚å¿µéå¸¸ç®€å•ï¼Œå°±æ˜¯ç”±ä¸¤éƒ¨åˆ†ç»„æˆï¼šshape & strideï¼ŒäºŒè€…å…±åŒæ„å»ºå‡ºä¸€ä¸ªæ•´æ•°åˆ°æ•´æ•°çš„æ˜ å°„ï¼š$\mathbb{N} \rarr \mathbb{N}$
$$
shape=(s_0,s_1,...,s_{n-1})\\ stride=(d_0,d_1,...,d_{n-1})\\
$$
ä¸ºäº†å®Œæˆè¿™ä¸ªæ˜ å°„ï¼Œæˆ‘è¿˜éœ€è¦å¼•å…¥ä¸€ä¸ªæ¦‚å¿µï¼šæ•´æ•°ä¸å¤šç»´åæ ‡çš„åŒæ„æ€§ ([isomorphism](https://en.wikipedia.org/wiki/Isomorphism))ã€‚åœ¨æ•°å­¦ä¸Šï¼Œä¸¤ä¸ªä¸œè¥¿åŒæ„æ„å‘³ç€äºŒè€…æœ¬è´¨ä¸Šæ˜¯ä¸€ä¸ªä¸œè¥¿ï¼ŒäºŒè€…å¯ä»¥é€šè¿‡ä¸€ä¸ªæ˜ å°„è¿›è¡Œå¯é€†çš„è½¬æ¢ã€‚ç°åœ¨æˆ‘ä»¬æ¥æ„å»ºæ•´æ•°ä¸å¤šç»´åæ ‡çš„è½¬æ¢ï¼Œå°±èƒ½å¤Ÿè¯æ˜äºŒè€…çš„åŒæ„æ€§ã€‚æˆ‘ä»¬å®šä¹‰å¤šç»´åæ ‡æ˜¯ shape ç©ºé—´ä¸­çš„ä¸€ä¸ªç‚¹ $(x_0,x_1,...,x_{n-1})$ï¼Œé€šè¿‡ç‚¹ç§¯æˆ‘ä»¬å°±èƒ½å®Œæˆå¤šç»´åæ ‡åˆ°æ•´æ•°çš„è½¬æ¢
$$
x=f(x_0,x_1,...,x_{n-1}) = x_0Â·1+x_1s_0+...+x_{n-1}\prod_{i=0}^{n-2}s_{i}
$$
è€Œæ•´æ•°åˆ°å¤šç»´åæ ‡çš„è½¬æ¢åˆ™æ˜¯é€šè¿‡å–ä½™å®Œæˆ
$$
f'(x)=\left( x \bmod s_0,\ \left\lfloor \frac{x}{s_0} \right\rfloor \bmod s_1,\ \ldots,\ \left\lfloor \frac{x}{s_0 \times \cdots \times s_{n-2}} \right\rfloor \bmod s_{n-1} \right)
$$
å®é™…ä¸Šè¿™å°±æ˜¯åˆ—ä¼˜å…ˆçš„é¡ºåºæ’åˆ—æ–¹å¼

```python
# shape (2, 3) with its int
(0,0)<->0      (0,1)<->2      (0,2)<->4
(1,0)<->1      (1,1)<->3      (1,2)<->5
```

æœ‰äº†ä»¥ä¸Šçš„è½¬æ¢è¿‡åå°±å¯ä»¥å®šä¹‰ layout function æ˜ å°„äº†ï¼Œå®šä¹‰ä¸ºå¦‚ä¸‹
$$
Layout(x) = g(f'(x))
$$
å…¶ä¸­ $f'(Â·)$ å³ä¸ºå°†æ•´æ•°è½¬æ¢ä¸ºåæ ‡çš„æ˜ å°„ï¼Œè€Œ $g(Â·)$ ä¸ºå°†åæ ‡è½¬æ¢ä¸ºæ•´æ•°çš„æ˜ å°„ï¼Œå…¶æœ¬è´¨æ˜¯åæ ‡ coord ä¸æ­¥é•¿ stride çš„ç‚¹ç§¯
$$
g(x_0,x_1,...,x_{n-1})=coord Â·stride=s_0d_0+s_1d_1+...+s_{n-1}d_{n-1}\\
$$
å¦‚æ­¤ä¸€æ¥æˆ‘ä»¬å°±å®Œæˆäº†ä»æ•´æ•°åˆ°æ•´æ•°çš„æ˜ å°„ï¼šæˆ‘ä»¬ä»æ•´æ•° $x$ å‡ºå‘ï¼Œå¯»æ‰¾å…¶å¯¹åº”çš„åæ ‡ç‚¹ï¼Œç„¶åé€šè¿‡æ­¥é•¿è¿›è¡Œæ–°çš„æ˜ å°„

æ­¤æ—¶ä½ å¯èƒ½å‘ç°äº†ï¼Œå°† $f$ ä¸ $g$ å…¶å®éå¸¸ç›¸ä¼¼ï¼Œéƒ½æ˜¯å°†åæ ‡æ˜ å°„åˆ°æ•´æ•°ã€‚åœ¨ä¹‹å‰æˆ‘ä¹Ÿæåˆ°äº†ï¼Œ$f$ æœ¬èº«å°±æ˜¯ row-major çš„æ’åˆ—æ–¹å¼ï¼Œå…¶å¯ç”¨ä¸€ä¸ªç‰¹æ®Šçš„ layout æ¥è¡¨ç¤ºï¼Œè¯¥ layout æˆ‘ä»¬ç§°ä¹‹ä¸º layout left (or natural layout)
$$
shape=(s_0,s_1,...,s_{n-1})\\ stride=(d_0,d_1,...,d_{n-1})\\
d_i=\prod_{j=0}^{i-1}s_j=d_{i-1}s_{i-1},d_0=1
$$
ä¸¾ä¸€ä¸ªä¾‹å­ï¼Œä¸€ä¸ª shape ä¸º `(2, 3, 4)` çš„ natural layout ä¸º

```python
Layout(shape=[2, 3], stride=[1, 2])
     0      2      4
     1      3      5
```

æœ‰äº† layout leftï¼Œé‚£å°±æœ‰ layout rightï¼Œä¹Ÿå°±æ˜¯è¡Œä¸»åºæ’åˆ—

```python
Layout(shape=[2, 3], stride=[3, 1])
     0      1      2
     3      4      5
```

Layout å…¶ä¸­ä¸€ä¸ªä½œç”¨å°±æ˜¯ç”¨æ¥æè¿°åæ ‡ä¸å†…å­˜ä½ç½®ã€‚è¿™æ˜¯å¾ˆè‡ªç„¶çš„äº‹æƒ…ï¼Œå› ä¸ºç‰©ç†å†…å­˜æ°¸è¿œéƒ½æ˜¯ä»¥ä¸€ç»´çš„å½¢å¼æ¥è¡¨è¾¾ï¼Œ**æ‰€ä»¥åœ¨ cutlass cute ä¸­å°±æ˜¯ç”¨ä¸€ä¸ªæŒ‡é’ˆ + ä¸€ä¸ª layout æ¥æè¿°ä¸€ä¸ª tensorï¼Œå¹¶ä¸”åœ¨ cutlass ä¸­ä»¥ `shape:stride ` çš„å½¢å¼ print layout**

```c++
Tensor(Ptr const& ptr, Layout const& layout)
Layout(shape=[2, 3], stride=[3, 1])	// (2, 3):(3, 1)
```

è€Œå®é™…ä¸Š Layout å¯ä»¥ç”¨æ¥æè¿°æ›´å¤šçš„äº‹æƒ…ï¼Œä¾‹å¦‚ï¼šå¦‚ä½•å°†ä¸€ä¸ª $(M,N)$ å½¢çŠ¶ tensor åˆ†é…åˆ° $(T,V)$ å½¢çŠ¶å½“ä¸­ã€‚å…¶ä¸­ $T$ å°±æ˜¯ threads æ•°é‡ï¼Œ$V$ æ˜¯æ¯ä¸€ä¸ª thread æ‹¥æœ‰çš„ valuesï¼Œè¿™å°†åœ¨åŸºæœ¬è¿ç®—å°èŠ‚ä¸­è¿›è¡Œä»‹ç»

#### åŸºæœ¬è¿ç®—

layout algebra æœ€æŠ½è±¡çš„éƒ¨åˆ†åœ¨äºå…¶åŸºæœ¬è¿ç®—ï¼Œå°¤å…¶æ˜¯ä»¥ä¸‹ä¸¤ä¸ªåŸºæœ¬è¿ç®—ï¼š

1. complementï¼Œè¡¥è¿ç®—
2. composeï¼Œå¤åˆè¿ç®—

å½“ç„¶è¿˜æœ‰å…¶ä»–çš„è¿ç®—ï¼Œä¾‹å¦‚ concat, coalecseï¼Œæˆ‘ç”¨ä»£ç æ¥ç®€å•è§£é‡Š

```python
"""
@dataclass
class Layout:
    shape: List[int]
    stride: List[int]
"""

A = Layout([2, 3], [1, 2])
B = Layout([4], [10])
coalesce(A)	# Layout(shape=[6], stride=[1])
concat(A, B)# Layout(shape=[2, 3, 4], stride=[1, 2, 10])
```

concat å°±æ˜¯å°† shape & stride åˆ†åˆ«è¿æ¥ï¼Œè€Œ coalecse åˆ™æ˜¯åˆå¹¶ shape & strideï¼Œä»¥æ›´å°‘ç»´åº¦å‘ˆç°

##### Complement

è¡¥è¿ç®—éœ€è¦ä¸¤ä¸ªå…ƒç´ ï¼Œæ•´æ•° $M$ å’Œ layout æœ¬èº«ã€‚æˆ‘å…ˆç”¨ä¸€ä¸ªä¸€ç»´çš„ä¾‹å­æ¥è¯´æ˜è¡¥è¿ç®—çš„ä½œç”¨ï¼Œè¿™ä¹Ÿæ˜¯ reed zhihu ä¸­æ‰€ä½¿ç”¨åˆ°çš„ä¾‹å­

```python
A = Layout([4], [2])
B = complement(8, A)    # Layout(shape=[2], stride=[1])
```

åœ¨ reed zhihu ä¸­è¯´åˆ°

> å½“codomainå­˜åœ¨ä¸è¿ç»­æ—¶ï¼Œåˆ™å­˜åœ¨ç©ºæ´çš„ä½ç½®ï¼Œå¦‚å›¾4æ‰€ç¤ºï¼Œè¿™æ—¶å€™æˆ‘ä»¬å¯ä»¥æ„é€ ä¸€ä¸ªLayout2èƒ½å¤Ÿå¡«å……ä¸Šcodomainçš„ç©ºæ´ä½ç½®ï¼Œæ­¤æ—¶æˆ‘ä»¬æ„é€ çš„Layoutåˆ™ä¸ºåŸLayoutçš„è¡¥é›†

æˆ‘è®¤ä¸º complement çš„ä½œç”¨æ˜¯è®¡ç®—å‡ºäº† layout æ‰€éœ€è¦é‡å¤çš„â€œæ¬¡æ•°â€ä»¥å¡«æ»¡æ•´ä¸ª $M$ ç©ºé—´ã€‚ç”¨ä¸Šé¢çš„ä¾‹å­æ¥è¯´

```python
0 2 4 6
0 1 2 3 4 5 6 7
```

A è¿˜éœ€è¦é‡å¤ä¸¤æ¬¡æ‰èƒ½å¤Ÿå¡«æ»¡ 0~8 çš„æ•´ä¸ªç©ºé—´ï¼Œè€Œåé¢çš„ stride åˆ™æè¿°äº†é‡å¤ç©ºé—´ä¹‹é—´çš„é—´éš”ï¼Œåœ¨è¿™é‡Œé—´éš”æ˜¯ 1ã€‚å®é™…ä¸Šåªéœ€è¦å°† A å’Œ A çš„è¡¥ concat èµ·æ¥å°±ä¼šå‘ç°ï¼ŒäºŒè€…ç»„æˆäº†ä¸€ä¸ªè¿ç»­çš„ç©ºé—´

```python
C = concat(A, B)	# Layout([4, 2], [2, 1])
```

åœ¨è¿™ä¸ª case ä¸­ concat è¿‡åçš„ç»“æœæ˜¯ä¸€ä¸ª layout right æ’å¸ƒ

å†ä¸¾ä¸€ä¸ªäºŒç»´çš„ä¾‹å­

```python
A = Layout([2, 3], [2, 4])
B = complement(24, A)	# Layout(shape=[2, 2], stride=[1, 12])

# Layout A
#     0      4      8
#     2      6     10

# Layout([4, 6], [1, 4])
#     0      4      8     12     16     20
#     1      5      9     13     17     21
#     2      6     10     14     18     22
#     3      7     11     15     19     23
```

å¯ä»¥çœ‹åˆ° A éœ€è¦åœ¨ä¸¤ä¸ªç»´åº¦ï¼ˆåœ¨ cutlass ä¸­ä¹ æƒ¯æŠŠä¸€ä¸ªç»´åº¦ç§°ä¹‹ä¸ºä¸€ä¸ª modeï¼‰çš„æ–¹å‘ä¸Šéƒ½åˆ†åˆ«é‡å¤ä¸¤æ¬¡ã€‚åœ¨ç¬¬ä¸€ä¸ª mode ä¸Šé‡å¤ç©ºé—´çš„é—´éš”æ˜¯ 1ï¼Œè€Œåœ¨ç¬¬äºŒä¸ª mode é‡å¤ç©ºé—´çš„é—´éš”æ˜¯ 12ã€‚æˆ‘ä»¬ä»ç„¶å¯ä»¥å°† A å’Œ B è¿›è¡Œå¯¹åº” mode çš„ concat

```python
A = Layout([2, 3], [2, 4])
B = Layout([2, 2], [1, 12])
C = Layout([(2, 2), (3, 2)], [(2, 1), (4, 12)])
```

concat ä¹‹åçš„ Layout C å®é™…ä¸Šå¯ä»¥çœ‹åšä¸€ä¸ªåˆå¹¶çš„ `Layout([4, 6], [1, 4])`

ç°åœ¨æˆ‘ä»¬å†æ¥çœ‹ complement çš„å…¬å¼å°±ä¼šå‘ç°å…¶ä¸­çš„å¥¥ç§˜ï¼š
$$
\operatorname{complement}(A, M) = \left( d_{0},\ \frac{d_{1}}{s_{0}d_{0}},\ \frac{d_{2}}{s_{1}d_{1}},\ \cdots,\ \frac{M}{s_{a}d_{a}} \right) : \left( 1,\ s_0 d_{0},\ s_1 d_{1},\ \cdots,\ s_a d_{a} \right)
$$
å…¶æœ¬è´¨å°±æ˜¯åœ¨è®¡ç®—æ¯ä¸€ä¸ª mode è¿˜éœ€è¦é‡å¤å¤šå°‘æ¬¡æ‰èƒ½å¤Ÿå¡«æ»¡æ•´ä¸ªç©ºé—´ï¼Œé‡å¤ç©ºé—´çš„é—´éš”å³ä¸ºå­ç©ºé—´å¤§å° $s_id_i$

##### Compose

æ—¢ç„¶æ˜¯æ˜ å°„ï¼ˆå‡½æ•°ï¼‰ï¼Œé‚£ä¹ˆå°†ä¸¤ä¸ªå‡½æ•°è¿›è¡Œå¤åˆæ˜¯å†æ­£å¸¸ä¸è¿‡çš„æƒ³æ³•äº†ã€‚ä»ç›´è§‚ä¸Šæ¥è¯´å°†ä¸¤ä¸ª layout è¿›è¡Œ compose éå¸¸ç®€å•ï¼Œæ¯•ç«Ÿéƒ½æ˜¯æ•´æ•°åˆ°æ•´æ•°çš„æ˜ å°„ï¼š
$$
g_3=g_1(g_2(x))
$$
ä½†æ˜¯éœ€è¦è€ƒè™‘çš„é—®é¢˜æ˜¯ï¼Œå¦‚ä½•å°†æ–°çš„ compose ç»“æœ $g_3$ æè¿°ä¸ºä¸€ä¸ªåˆæ³•çš„ layout ç»“æ„ `(shape, stride)`ã€‚è€Œè¿™ä¸ªæè¿°å…¶å®è¿˜æ˜¯è¦åŒ–ä¸å°‘ç¬”å¢¨ä»‹ç»çš„ï¼Œè¿™é‡Œçœç•¥ï¼Œå¯å‚è€ƒ Definition 2.13 from  [A note on the algebra of CuTe Layouts](https://research.colfax-intl.com/a-note-on-the-algebra-of-cute-layouts/)

<img src="CUDA Programming 8.1/image-20250525152931437.png" alt="image-20250525152931437" style="zoom:67%;" />

NOTE: å…¶å® layout algebra å¯¹äºè¾“å…¥å…¶å®éƒ½æ˜¯æœ‰è¦æ±‚çš„ï¼Œå¹¶ä¸æ˜¯ä»»æ„ä¸¤ä¸ª layout è¿›è¡Œ compose éƒ½æ˜¯å¯è¡Œçš„ï¼Œå…¶å¯¹äºæ•´é™¤æ€§è¿˜æ˜¯æœ‰ä¸å°‘è¦æ±‚ã€‚å¥½æ¶ˆæ¯æ˜¯å¦‚æœæ•°å€¼éƒ½æ˜¯ä»¥ $2^n$ å­˜åœ¨ï¼Œæ•´é™¤æ€§è´¨å°±ä¼šå¾—åˆ°å¾ˆå¥½çš„ä¿éšœï¼Œè€Œè¿™æ­£æ˜¯åœ¨ GPU ç¼–ç¨‹ä¸­å¸¸ç”¨çš„æ•°å€¼ã€‚æˆ‘åœ¨ç¬”è®° CUDA Programming 8 ä¸­æœ‰ç®€è¦è¯´æ˜

è™½ç„¶è¯´éœ€è¦ä¸¥è°¨çš„æ•°å­¦æ¥ä¿è¯ compose admissibilityï¼Œä½†è¿™ä¸å¦¨ç¢å…¶æœ¬è´¨å°±æ˜¯ä¸Šè¿°æ‰€è¯´çš„å¤åˆå‡½æ•°ï¼Œå³ï¼šä»ä¸€ä¸ª domain æ˜ å°„åˆ°å¦ä¸€ä¸ª domainã€‚æˆ‘å°†ä»¥ä¸€ä¸ªéå¸¸å…·ä½“çš„ä¾‹å­å¸®åŠ©ç†è§£è¿™ä¸ª compose è¿‡ç¨‹

```python
TV2MN = Layout([4, 2, 2], [2, 1, 8])
MN2Memory = Layout([4, 4], [4, 1])
```

é¦–å…ˆæˆ‘å®šä¹‰äº†ä¸¤ä¸ª layoutï¼Œç¬¬ä¸€ä¸ª `TV2MN` æè¿°äº† thread values æ‰€å¯¹åº”çš„ MN æ˜ å°„ã€‚ç¬¬äºŒä¸ª `MN2Memory` æè¿°äº† MN åˆ°å†…å­˜çš„æ˜ å°„ã€‚æ›´å…·ä½“æ¥è¯´

1. `TV2MN` æè¿°äº† 4 ä¸ªçº¿ç¨‹ï¼Œæ¯ä¸€ä¸ªçº¿ç¨‹æ‹¥æœ‰æœ‰ (2, 2) ä¸ª valuesï¼Œè¿™äº› values å°†æ˜ å°„åˆ°ä¸€ä¸ª shape ä¸º (M, N) çš„ tensor ä¸Šã€‚è¯¥ layout ä¹Ÿå°†æè¿° tensor æ˜¯å¦‚ä½•è¢«åˆ†é…åˆ°çº¿ç¨‹å½“ä¸­çš„
2. `MN2Memory` æè¿°äº† tensor ä¸­å„ä¸ªåæ ‡çš„ value åœ¨å†…å­˜å½“ä¸­çš„ä½ç½®ã€‚åœ¨ä¾‹å­å½“ä¸­æ˜¯ä¸€ä¸ª layout right çš„æ’å¸ƒï¼Œä¹Ÿå°± tensor åœ¨å†…å­˜ä¸­æ˜¯è¡Œä¼˜å…ˆæ’åˆ—

é€šè¿‡ compose æˆ‘ä»¬å¯ä»¥ç›´æ¥è·å¾— `TV2Memory` è¿™æ ·çš„æ˜ å°„ï¼Œè¯¥æ˜ å°„å³ä»£è¡¨äº†å†…å­˜ä¸­çš„æ•°æ®å¦‚ä½•è¢«åˆ†é…åˆ°çº¿ç¨‹å½“ä¸­

```python
TV2Memory = compose(MN2Memory, TV2MN) # Layout(shape=[2, 2, 4], stride=[1, 8, 2])
```

æˆ‘ä»¬å°†è¿™ä¸ªä¾‹å­æ‰“å°å‡ºæ¥ï¼Œé€šè¿‡ step by step çš„æ–¹å¼çœ‹ä¸‹æ•´ä¸ª compose çš„è¿‡ç¨‹ï¼š

```python
TV2MN: Layout(shape=[4, 2, 2], stride=[2, 1, 8])
     0|     1|     8|     9|
     2      3     10     11
     4      5     12     13
     6      7     14     15
MN natural: Layout(shape=[4, 4], stride=[1, 4])
     0|     4      8|    12
     1|     5      9|    13
     2      6     10     14
     3      7     11     15
MN2Memory: Layout(shape=[4, 4], stride=[4, 1])
     0|     1      2|     3
     4|     5      6|     7
     8      9     10     11
    12     13     14     15
TV2Memory: Layout(shape=[2, 2, 2, 2], stride=[8, 1, 4, 2])
     0|     4|     2|     6|
     8     12     10     14
     1      5      3      7
     9     13     11     15
```

ä»¥ thread 0 ä¸ºä¾‹ï¼š

1. å…¶å¯¹åº”çš„ MN index ä¸º `(0, 1, 8, 9)`
2. é€šè¿‡ MN index å¯ä»¥æ‰¾åˆ° `(0, 1, 8, 9)` åˆ†åˆ«å¯¹åº”åæ ‡ `(0,0), (1,0), (0,2), (1,2)`
3. é€šè¿‡å¯¹åº”åæ ‡æ‰¾åˆ° `MN2Memory` æ‰€å¯¹åº”çš„å€¼ä¸º `(0, 4, 2, 6)`
4. æ‰€ä»¥ thread 0 çš„ 4 ä¸ª values å°†ä¼šå¯»æ‰¾å†…å­˜ä¸­ç¬¬ 0, 4, 2, 6 ä¸ªå…ƒç´ 

ç”±æ­¤æˆ‘ä»¬å°±å®Œæˆäº†ä¸€ä¸ªæ˜ å°„ï¼Œå…¶ä» TV domain å‡ºå‘ï¼Œæ˜ å°„åˆ°äº† Memory domainã€‚è¿™ä¹Ÿå¼•å‡ºäº† compose çš„ä¸€ä¸ªç›´è§‚æ€§è´¨ï¼šä¸æ”¹å˜ source domainï¼Œå³è¾“å…¥çš„ layout â€œå½¢çŠ¶â€æ˜¯ä¸ä¼šæ”¹å˜çš„

```python
TV2MN: Layout(shape=[4, 2, 2], stride=[2, 1, 8])
TV2Memory: Layout(shape=[(2, 2) 2, 2], stride=[8, 1, 4, 2])
```

##### Inverse

åŒæ ·çš„ï¼Œåœ¨å‡½æ•°ä¸­ä¹Ÿå­˜åœ¨é€†å‡½æ•°ã€‚åœ¨ layout algebra ä¸­çš„é€†å‡½æ•°å®šä¹‰å¯å‚è€ƒ [reed-zhihu](https://zhuanlan.zhihu.com/p/662089556) ä¸­çš„ two line notation è¡¨ç¤ºå½¢å¼ã€‚æ‰€è°“çš„ two line å°±æ˜¯ï¼šinput domain ä¸ºä¸€ä¸ª lineï¼Œoutput domain ä¸ºä¸€ä¸ª lineï¼Œä¸‹é¢ä¸¾ä¸€ä¸ªä¾‹å­

```python
# Layout(shape=[2, 3], stride=[3, 1])
# [0, 1, 2]
# [3, 4, 5]

coord: [0, 1, 2, 3, 4, 5]
value: [0, 3, 1, 4, 2, 5]

# sort the pair according to value
coord: [0, 2, 4, 1, 3, 5]
value: [0, 1, 2, 3, 4, 5]

# switch coord and value as new layout
coord: [0, 1, 2, 3, 4, 5]
value: [0, 2, 4, 1, 3, 5]
```

ä¸Šè¿° two line notation ç”¨äºç†è§£ inverse æ˜¯æ¯”è¾ƒç›´è§‚çš„ï¼Œä½†æ˜¯å¯¹äºç†è§£ inverse è¿‡å layout å½¢å¼æ˜¯æ€ä¹ˆæ ·çš„ï¼Œæ²¡æœ‰å¤ªå¤§å¸®åŠ©ã€‚å…·ä½“æ¥è¯´ï¼Œä»–ä»¬çš„ shape & stride åº”è¯¥å¦‚ä½•å¾—åˆ°ï¼Ÿåœ¨ [Lei Mao's blog](https://leimao.github.io/blog/CuTe-Inverse-Layout/) å½“ä¸­è¯æ˜äº† compact layout inverse è¿‡åçš„ shape & stride åº”å½“å¦‚ä½•è®¡ç®—ï¼Œä¸è¿‡ blog å½“ä¸­çš„å™è¿°é¡ºåºå¯¹æˆ‘æ¥è¯´ç•¥æ˜¾æ™¦æ¶©ï¼Œæˆ‘è¿™é‡Œç”¨æˆ‘è‡ªå·±çš„æ€è€ƒé€»è¾‘æ¥æ•´ç†

Conditions:

- Layout function: $f_L(x)$

- shape & stride ä¸º $S=(s_0,s_1,...,s_n),D=(d_0,d_1,...d_n)$

- natural layout funciton å°†å¤šç»´åæ ‡ $(x_0, x_1, ...,x_n)$ æ˜ å°„ä¸º $x$
  $$
  x=x_0+x_1Â·s_0+...+x_nÂ·\prod_0^{n-1}s_i
  $$

Target:

- æ‰¾åˆ° inverse layout: $f_{L'}(x)$ ä½¿å¾—æ»¡è¶³
  $$
  f_{L'}(f_L(x)) = x
  $$

- inverse layout $L'$ shape & stride ä¸º $S'=(s_0',s_1',...,s_n'),D'=(d_0',d_1',...d_n')$

ç°åœ¨å¼€å§‹æ­£å¼æ¨å¯¼ã€‚å¯¹äºè¾“å…¥ $x$ å¯¹åº”çš„ $L$ åæ ‡ä¸º $(x_0, x_1, ..., x_n)$ï¼Œæˆ‘ä»¬è®¾å…¶è¾“å‡ºä¸º $x'$
$$
f_L(x)=x'
$$
è¾“å‡º $x'$ æ‰€å¯¹åº”çš„ $L^{-1}$ åæ ‡ä¸º $(x_1',x_2',...,x_n')$ï¼Œç”± $L'$ shape çš„ natural layout function å®Œæˆæ˜ å°„ã€‚ç”±ç­‰å¼æ¡ä»¶å¾—
$$
\begin{aligned}
f_{L'}(f_L(x)) &= f_{L'}(x') \\
               &= f_{L'}(x_0',x_1',...,x_n') \\
               &= x_0' \cdot d_0' + x_1' \cdot d_1' + \cdots + x_n' \cdot d_n' \\
               &= x \\
               &= x_0 + x_1 \cdot s_0 + \cdots + x_n \cdot \prod_{i=0}^{n-1} s_i
\end{aligned}
$$
å…¶ä¸­æœ€é‡è¦çš„ç­‰å¼ä¸º
$$
x_0' \cdot d_0' + x_1' \cdot d_1' + \cdots + x_n' \cdot d_n' =x_0 + x_1 \cdot s_0 + \cdots + x_n \cdot \prod_{i=0}^{n-1} s_i
$$
ä¸‹é¢çš„è¯æ˜æ€è·¯ä¸ºï¼šå¦‚æœæˆ‘ä»¬èƒ½å¤Ÿæ‰¾åˆ°ä¸€ä¸ª permutation $I=\{i_0,i_1,...,i_n\}$ï¼Œä½¿å¾— $x_{i_0}'=x_0,x_{i_1}'=x_1,...,x_{i_n}'=x_n$ï¼Œé‚£ä¹ˆæˆ‘ä»¬å°±èƒ½å¯¹åº”å¤šé¡¹å¼çš„æ¯ä¸€é¡¹ï¼Œç›´æ¥ç®—å‡ºæ¯ä¸€ä¸ª $d'$ çš„å€¼ã€‚ç°åœ¨æˆ‘ä»¬æ¥è€ƒå¯Ÿ $(x_0,x_1,...,x_n)$ ä¸ $(x_0',x_1',...,x_n')$ ä¹‹å‰çš„è”ç³»æ˜¯ä»€ä¹ˆï¼Œæ˜¯å¦å­˜åœ¨è¿™æ ·çš„ permutation

ä»–ä»¬ä¹‹é—´çš„å…³ç³»éå¸¸æ¸…æ™°
$$
(x_0,x_1,\ldots,x_n) \xleftrightarrow{L} x' \xleftrightarrow{N} (x_0',x_1',\ldots,x_n')
$$
è¿™é‡Œçš„ $N$ å°±æ˜¯ inverse layout çš„ natural functionã€‚ç°åœ¨é—®é¢˜è½¬æ¢ä¸ºï¼šå¯¹äºä¸€ç»„  $(x_0,x_1,...,x_n)$ ä¸ $(x_0',x_1',...,x_n')$ï¼Œä»–ä»¬å½¼æ­¤éƒ½æ˜¯å¯¹æ–¹çš„ permutationï¼Œæˆ‘ä»¬éœ€è¦æ‰¾åˆ°åˆé€‚çš„ natural layout function å³å¯ã€‚å…¶å®å¯¹äºç¬¬ä¸€ä¸ªè¦æ±‚éå¸¸å¥½æ»¡è¶³ï¼ˆå¿½ç•¥ natural layout é™åˆ¶ï¼‰ï¼Œæˆ‘ä»¬å¯ä»¥ç›´æ¥å¯¹ $L$ ä¸­çš„ shape & stride è¿›è¡Œ permute å³å¯ã€‚ä»¥ç®€å•çš„ `Layout(shape=[2,3], stride=[3,1])` ä¸ºä¾‹å­ï¼Œå½“ permute shape & stride æ—¶ï¼Œåæ ‡ä¹Ÿéšä¹‹ permute
$$
(x_0,x_1) \xleftrightarrow{(2,3):(3,1)} x' \xleftrightarrow{(3,2):(1,3)} (x_1,x_0)
$$
ç°åœ¨åªéœ€è¦è€ƒè™‘ natural layout çš„é™åˆ¶å³å¯ï¼Œè€Œç­”æ¡ˆä¹Ÿå°±éšä¹‹æµ®å‡ºæ°´é¢ï¼šåªéœ€è¦å°† $L$ çš„ shape & stride permute æˆä¸ºä¸€ä¸ª natural layout (left layout) å³å¯ã€‚æ›´å…·ä½“æ¥è¯´ï¼Œæ ¹æ® stride çš„å¤§å°ï¼Œä»å°åˆ°å¤§è¿›è¡Œæ’åˆ—ï¼Œç”±äº layout æœ‰ compact ä¿è¯ï¼Œæ²¡æœ‰ä»»ä½•ç©ºæ´ï¼Œæ‰€ä»¥æ’åˆ—å‡ºæ¥çš„ layout å¿…å®šä¹Ÿæ˜¯ natural layoutã€‚æ‰€ä»¥æ­¤ permutation å­˜åœ¨ä¸”å”¯ä¸€ï¼Œç¡®å®šäº† inverse layout çš„ shapeï¼Œå…¶å¯¹åº”çš„ stride ä¹Ÿå¯ç”±ä¸‹é¢çš„å¼å­è¿›è¡Œè®¡ç®—
$$
d_{i_0}'=1,\\
d_{i_1}'=s_0,\\
...,\\
d_{i_n}'=\prod_{i=0}^{n-1} s_i,\\
$$
é‚£ä¹ˆæ ¹æ®ä¸Šè¿°ç»“è®ºï¼Œæˆ‘ä»¬å°±æ‰¾åˆ°äº† $L'$ çš„ shape & stride äº†ï¼**å…¶ä¸­ shape çš„ç»“è®ºä¼šå¾ˆ cleanï¼Œå°±æ˜¯å°† $L$ è¿›è¡Œ sort è¿‡åçš„ shapeã€‚ä»å®šæ€§æ¥è¯´ï¼šåŸå§‹ stride å°çš„ shape åœ¨ inverse è¿‡åä¼šé å‰ï¼›åä¹‹åˆ™ä¼šé å**

è€Œåœ¨ [å†™ç»™å¤§å®¶çœ‹çš„ CuTe æ•™ç¨‹ï¼šLayout compose & Inverse](https://zhuanlan.zhihu.com/p/1962625273636845008) ä¸­æåˆ°ï¼Œé€šå¸¸ inverse è¿‡åè¿˜ä¼šä½¿ç”¨ `with_shape` æ¥æ„å»ºæˆ‘ä»¬æœŸæœ›çš„ layout shapeï¼Œæˆ‘ä»¬å¿…é¡»è¦äº†è§£ inverse çš„è¾“å‡ºå½¢çŠ¶åˆ°åº•æ˜¯ä»€ä¹ˆï¼Œæ‰èƒ½æ­£ç¡®åœ°ä½¿ç”¨ `with_shape`ã€‚å…·ä½“çš„ä¾‹å­åœ¨ retile éƒ¨åˆ†ä¸­ï¼Œè®¡ç®— `(t, v) -> (m, n)` layout è¿›è¡Œå±•ç¤ºï¼Œå…¶ç²¾å¦™åœ°å±•ç¤ºäº† inverse çš„ä¸€ä¸ªæ ¸å¿ƒä½œç”¨ï¼šdomain çš„äº¤æ¢ã€‚å¦‚æœæˆ‘ä»¬è·å¾—äº† `(m, n) -> (t, v)` çš„æ˜ å°„ï¼Œç›´æ¥ä½¿ç”¨ inverse å°±å¯ä»¥è·å¾— `(t, v) -> (m, n)` æ˜ å°„

#### ç»„åˆè¿ç®—

æœ‰äº† layout algebra æ‰€å®šä¹‰çš„åŸºç¡€è¿ç®—å°±å¯ä»¥å®šä¹‰ä¸€äº›æ›´å¤æ‚æ›´æœ‰ç”¨çš„è¿ç®—ï¼šdivide & product

##### divide

divide æ˜¯åˆ’åˆ†æ•°æ®ä¸­æœ€å¸¸ç”¨çš„æ–¹æ³•ï¼Œå°¤å…¶æ˜¯ zipped divideã€‚æˆ‘å…ˆä»‹ç» logical divide çš„ä¸€ç»´è¿ç®—å…¬å¼ï¼ˆB æ˜¯ç»´åº¦ä¸º1çš„ layoutï¼ŒA æ²¡æœ‰é™åˆ¶ï¼‰

```python
def logical_divide(A, B):
    M = A.size()
    c_B = complement(M, B)
    concatenated = concat(B, c_B)
    return compose(A, concatenated)
```

å¯ä»¥çœ‹åˆ°ï¼Œå…¶å…ˆè®¡ç®—äº† B è¡¥é›†ï¼Œç„¶åä¸ B è¿›è¡Œäº† concatï¼Œæœ€åç”¨ concat è¿‡åçš„ layout ä¸ A è¿›è¡Œäº† composeã€‚é€šå¸¸æˆ‘ä»¬ç§° layout B å°±æ˜¯ä¸€ä¸ª **Tiler**ï¼Œä»¥ Tiler ä¸ºç²’åº¦å¯¹ A è¿›è¡Œäº†åˆ’åˆ†ã€‚åœ¨å®é™…åº”ç”¨è¿‡ç¨‹ä¸­éƒ½æ˜¯å¯¹ä¸€ä¸ª layout è¿›è¡Œé€ç»´åº¦ divide (by-mode divide)

```c++
Layout Shape : (M, N, L, ...)
Tiler Shape  : <TileM, TileN>

logical_divide : ((TileM,RestM), (TileN,RestN), L, ...)
zipped_divide  : ((TileM,TileN), (RestM,RestN,L,...))
```

<img src="CUDA Programming 8.1/divide1.png" alt="divide1.png" style="zoom:33%;" />

åœ¨ä¸Šé¢çš„ä¾‹å­ä¸­ Tiler æ˜¯ä¸è¿ç»­çš„ï¼Œè€Œæˆ‘ä»¬æ›´å¸¸ä¼šé‡åˆ°çš„ Tiler æ˜¯æœ€ç®€å•çš„ stride ä¸º 1 çš„ Tilerã€‚å¦‚ `B = Layout([4], [1])`ï¼Œè¿™æ ·å°±ä¼šä»¥ 4 ä¸ºå•ä½åˆ‡åˆ†è¯¥è½´ã€‚zipped divide ä¼šå°† Tiler ç»´åº¦ç›´æ¥æåˆ°æœ€å‰é¢æ¥ï¼Œä»¥æ–¹ä¾¿æˆ‘ä»¬è¿›è¡Œç´¢å¼•æ“ä½œï¼Œé€šå¸¸è¿™ä¸ªç»´åº¦å¯ä»¥æ˜¯ threadï¼Œè¿™æ ·é€šè¿‡ç´¢å¼•å°±è·å¾—å…·ä½“æŸä¸ªçº¿ç¨‹æ‰€å¯¹åº”çš„æ•°æ®

é€šå¸¸æˆ‘ä»¬é‡åˆ°çš„æƒ…å†µéƒ½æ˜¯ï¼šA & B éƒ½æ˜¯ 1-dimï¼Œå¦‚æœ A ä¸ºå¤šç»´ layoutï¼Œé‚£ä¹ˆå°±éœ€è¦è°¨æ…çœ‹å¾…ï¼Œæœ€åçš„ç»“æœä¸€èˆ¬ä¸æ˜¯æˆ‘ä»¬æƒ³è¦çš„ã€‚ä¸¾ä¸ªä¾‹å­

```python
l1 = Layout([5, 4], [1, 30])
l2 = Layout([4], [1])
# logical_divide(l1, l2) won't work
A size: 20
complement of B: Layout(shape=[5], stride=[4])
concated (B, c_B): Layout(shape=[4, 5], stride=[1, 4])
```

åŸå› åœ¨äº concated layout æ— æ³•å’Œ A è¿›è¡Œ composeã€‚ä¸è¿‡å¥½æ¶ˆæ¯æ˜¯åœ¨è¿›è¡Œæ•°æ® divide æ—¶ï¼Œé€šå¸¸æ˜¯å¯¹ MN shape è¿›è¡Œ divideï¼Œè¿™æ˜¯ä¸€ä¸ªéå¸¸è§„æ•´çš„ domainï¼Œæ»¡è¶³æˆ‘ä»¬åœ¨ by-mode divide æ—¶å„ä¸ª mode dim éƒ½æ˜¯ 1 çš„éœ€æ±‚

##### product

è¿™é‡Œæœ‰ä¸ªå‰²è£‚æ„Ÿï¼šæˆ‘ä»¬è¯´ product ä¸º divide çš„é€†è¿ç®—ï¼Œä½†å®é™…ä¸Šæˆ‘å‘ç°äºŒè€…å¹¶ä¸èƒ½è¿›è¡Œå¯é€†æ“ä½œã€‚ä¾‹å¦‚ `C != A.product(B).div(B)`ã€‚ä½†æ˜¯è¿™ä¸ªå®šä¹‰å¹¶ä¸ç¬¦åˆæˆ‘ä»¬çš„ç›´è§‰ï¼Œä¸¥è°¨çš„æ•°å­¦å®šä¹‰åœ¨ [Lei Mao's blog](https://leimao.github.io/article/CuTe-Layout-Algebra/) ä¸­æœ‰æ‰€é˜è¿°ã€‚è¿™é‡Œä»¥ä¸€ä¸ª [2D exmaple](https://docs.nvidia.com/cutlass/latest/media/docs/cpp/cute/02_layout_algebra.html#logical-product-2-d-example) ä½œä¸ºè¯´æ˜

<img src="CUDA Programming 8.1/image-20251027162320196.png" alt="image-20251027162320196" style="zoom: 67%;" />

è¿™ä¸ª product çš„ç»“æœéå¸¸ç›´è§‚ï¼šæŠŠ `(2, 5): (5, 1)` è¿›è¡Œé‡å¤ï¼Œé‡å¤ç»´åº¦ä¸º `(3, 4)`ã€‚åœ¨æˆ‘çš„æœŸæœ›ä¸­ï¼Œç›´æ¥ä½¿ç”¨ tiler `<3:1, 4:1>` å°±èƒ½å®Œæˆä¸Šè¿°åŠŸèƒ½ï¼Œä½†å®é™…ä¸Šç”¨çš„ tiler ä¸º `<3:5, 4:6>`ï¼Œè¿™å°±æ˜¯å› ä¸º product çš„å®šä¹‰å¹¶ä¸æ˜¯æˆ‘ä»¬æƒ³è±¡ä¸­çš„ç›´è§‚ï¼Œä»ç„¶æ˜¯æ ¹æ® complement & compose æ¥å®šä¹‰çš„ã€‚ä¸ºäº†è®© product åŠŸèƒ½ä¸æˆ‘ä»¬çš„ç¼–ç¨‹ç›´è§‰ç›¸ç¬¦ï¼Œcute ç›´æ¥æ„å»ºäº†å‡ ç§å¸¸è§çš„ api æ–¹ä¾¿è°ƒç”¨ï¼Œå‚è€ƒ [reed zhihu](https://zhuanlan.zhihu.com/p/662089556)

| ä¹˜æ³•æ¨¡å¼ | ä¹˜ç§¯çš„shape      |
| -------- | ---------------- |
| logical  | ((x, y), (z, w)) |
| zipped   | ((x, y), (z, w)) |
| tiled    | ((x, y), z, w)   |
| blocked  | ((x, z), (y, w)) |
| raked    | ((z, x), (w, y)) |

ä¸Šé¢åªåˆ—ä¸¾äº† shapeï¼Œå¯¹äº stride è€Œè¨€ï¼Œ**ç›¸åŒ dimension çš„ stride ä¹Ÿæ˜¯ä¸€æ ·çš„**ï¼šå³ä»»æ„ä¹˜æ³•æ¨¡å¼ä¸­æ‰€æœ‰ x å¯¹åº”çš„ stride éƒ½ä¸€æ ·ã€‚éœ€è¦æ³¨æ„çš„æ˜¯ï¼Œè¿™äº›æ“ä½œæ˜¯ layout x layoutï¼Œè€Œä¸æ˜¯ layout x tilerã€‚æ‰€ä»¥ä»–ä»¬éƒ½æ˜¯ rank sensitive çš„ï¼Œå³ä¸¤ä¸ª layout çš„ç»´åº¦å¿…é¡»ä¸€è‡´ã€‚åŒæ—¶å’Œ divide ä¸€æ ·ï¼Œé€šå¸¸ä½¿ç”¨åœ¨ç›¸å¯¹è§„æ•´çš„ domainï¼Œå³ layout çš„ size å’Œ cosize ä¸€è‡´ã€‚å¦åˆ™å­˜åœ¨ç©ºæ´çš„è¯ï¼Œproduct ä¹Ÿå¯èƒ½æ— æ³•è¿›è¡Œï¼Œä¸¾ä¸€ä¸ªä¾‹å­

```cpp
auto l1 = make_layout(make_shape(_4{}, _5{}), make_stride(Int<30>{}, _1{}));
auto l2 = make_layout(make_shape(_2{}, _4{}));
// can't do logical_product(l1, l2)
```

è¿™é‡Œç‚¹å‡ºä¸€ä¸ª product å’Œ divide çš„é‡è¦å·®å¼‚ï¼šdivide ä¹ æƒ¯ä½¿ç”¨ layout divide tilerï¼Œè€Œ product ä¹ æƒ¯ä½¿ç”¨ layout product layoutã€‚å¦å¤–ä¸€ä¸ªå®éªŒæ˜¯ï¼Œproduct çš„é¡ºåºæ˜¯ä¼šæ”¹å˜ç»“æœçš„

```cpp
auto base_layout = make_layout(make_shape(_4{}, _3{}), make_stride(_4{}, _1{}));
auto layout_x2 = blocked_product(base_layout, make_layout(make_shape(_1{}, _2{})));
auto layout_x2_x2 = blocked_product(layout_x2, make_layout(make_shape(_2{}, _1{})));
auto layout_x4 = blocked_product(base_layout, make_layout(make_shape(_2{}, _2{})));

// Product order test
// ((_4,_1),(_3,_2)):((_4,_0),(_1,_16))
// (((_4,_1),_2),((_3,_2),_1)):(((_4,_0),_32),((_1,_16),_0))
// ((_4,_2),(_3,_2)):((_4,_16),(_1,_32))
```

æˆ‘å…ˆå¯¹ base layout åœ¨ç¬¬äºŒä¸ª dim è¿›è¡Œæ‰©å¼ ï¼Œç„¶åå†å¯¹ç¬¬ä¸€ä¸ªç»´åº¦è¿›è¡Œæ‰©å¼ ï¼Œå…¶ç»“æœå’ŒåŒæ—¶æ‰©å¼ ä¸¤ä¸ªç»´åº¦æ˜¯ä¸ä¸€è‡´çš„

#### ç›´è§‚æ€»ç»“

1. complement æä¾›äº†é‡å¤çš„èƒ½åŠ›ï¼Œè®© tiler é€šè¿‡é‡å¤è¦†ç›–ç›®æ ‡ layoutï¼Œä»¥è¾¾åˆ°æ–¹ä¾¿åˆ†å‰²çš„ç›®çš„ã€‚
2. compose æä¾›äº†é‡æ’çš„èƒ½åŠ›ï¼Œè®© tiler è‡ªç”±åœ°é€‰æ‹©ç›®æ ‡ layout ä¸­ä½ç½®ï¼Œä»¥è¾¾åˆ°é‡æ–°æ’åˆ—çš„ç›®çš„ã€‚è€Œé‡æ–°æ’åˆ—è¿‡åçš„ layout èƒ½å¤Ÿæ›´æ–¹ä¾¿æˆ‘ä»¬è¿›è¡Œæ“ä½œï¼Œæˆ–è€…ç”¨ç‰¹å®šæ’åˆ—æ–¹å¼æ»¡è¶³ä¸€äº›ç‰©ç†ç¡¬ä»¶ä¸Šçš„è¦æ±‚

### MMA

#### MMA Atom

mma atom å¯ä»¥å¤§è‡´è®¤ä¸ºç”±ä¸¤ä¸ªéƒ¨åˆ†ç»„æˆï¼šmma op & mma traits

1. MMA op ç”¨äºæè¿°æ‰€ä½¿ç”¨çš„ PTX å‘½ä»¤ï¼Œä»¥åŠè¯¥å‘½ä»¤æ‰€éœ€è¦çš„å¯„å­˜å™¨

2. MMA traits ç”¨äºæè¿°éœ€è¦å®Œæˆä¸€ä¸ª MMA æ‰€ç¼ºå¤±çš„éƒ¨åˆ†ï¼šåŒ…å«æ•°æ®ç±»å‹ã€æ•°æ®å½¢çŠ¶ï¼Œçº¿ç¨‹æ•°æ®æ’å¸ƒ tv layouts

ä»¥ mma op `SM80_16x8x16_F16F16F16F16_TN` ä¸ºä¾‹æ¥è¯´æ˜

```c++
// MMA 16x8x16 TN
struct SM80_16x8x16_F16F16F16F16_TN
{
  using DRegisters = uint32_t[2];
  using ARegisters = uint32_t[4];
  using BRegisters = uint32_t[2];
  using CRegisters = uint32_t[2];

  CUTE_HOST_DEVICE static void
  fma(uint32_t      & d0, uint32_t      & d1,
      uint32_t const& a0, uint32_t const& a1, uint32_t const& a2, uint32_t const& a3,
      uint32_t const& b0, uint32_t const& b1,
      uint32_t const& c0, uint32_t const& c1)
  {
#if defined(CUTE_ARCH_MMA_SM80_ENABLED)
    asm volatile(
      "mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 "
      "{%0,  %1},"
      "{%2,  %3,  %4,  %5},"
      "{%6,  %7},"
      "{%8,  %9};\n"
      : "=r"(d0), "=r"(d1)
      :  "r"(a0),  "r"(a1),  "r"(a2),  "r"(a3),
         "r"(b0),  "r"(b1),
         "r"(c0),  "r"(c1));
#else
    CUTE_RUNTIME_ASSERT("Attempting to use SM80_16x8x16_F16F16F16F16_TN without CUTE_ARCH_MMA_SM80_ENABLED");
#endif
  }
};
```

è¯¥ mma op å°±æ˜¯ç”¨æ¥å°è£… PTX æ¥å£çš„ï¼Œç»™å‡ºæ‰€ä½¿ç”¨çš„å‘½ä»¤ä»¥åŠè¯¥å‘½ä»¤éœ€è¦çš„å¯„å­˜å™¨ã€‚è¯¥ PTX å‘½ä»¤æ˜¯ä¸€ä¸ª 16x8x16 çš„çŸ©é˜µä¹˜ï¼Œå¯¹åº”çš„æ•°æ®ç±»å‹éƒ½æ˜¯æµ®ç‚¹ï¼Œè€Œ `TN` ä»£è¡¨çš„æ˜¯ transposed & normalï¼Œåˆ†åˆ«ä»£è¡¨ row-major & col-majorã€‚éœ€è¦å¼ºè°ƒä¸¤ç‚¹ï¼š

1. æ˜¯ `TN` å¹¶ä¸æ˜¯ä»£è¡¨çŸ©é˜µ A & B ä»–ä»¬çš„æ•°æ®æ’å¸ƒå°±æ˜¯ row-major & col-majorï¼Œè¿™å…¶å®åªæ˜¯ PTX éµå¾ª BLAS å½“ä¸­çš„è¯­è¨€çº¦å®šã€‚è€ŒçœŸå®çš„ A & B æ•°æ®æ’å¸ƒï¼Œå‚è€ƒ [TN & NT & TT & NN](https://github.com/NVIDIA/cutlass/blob/main/media/docs/cpp/cute/0x_gemm_tutorial.md#aside-m-major-n-major-k-major)ï¼Œ`TN` å…¶å®éƒ½æ˜¯ row-majorã€‚å¹¶ä¸”è¾“å‡ºçš„ C ä¹Ÿæ˜¯ row-major
2. PTX å‘½ä»¤åå­—è™½ç„¶åŒ…å«äº†çŸ©é˜µå½¢çŠ¶ä»¥åŠæ•°æ®ç±»å‹ï¼Œä½†æ˜¯åªæ˜¯åå­—ï¼Œå®é™…ä¸Šåœ¨ mma op ä¸­å¹¶ä¸å…·ä½“åŒ…å«è¿™äº›ä¿¡æ¯ï¼Œæ‰€ä»¥ä»éœ€è¦ mma traits æä¾›

æ¥ä¸‹æ¥çœ‹è¯¥ mma op å¯¹åº”çš„ mma traits

```c++
template <>
struct MMA_Traits<SM80_16x8x16_F16F16F16F16_TN>
{
  using ValTypeD = half_t;
  using ValTypeA = half_t;
  using ValTypeB = half_t;
  using ValTypeC = half_t;

  using Shape_MNK = Shape<_16,_8,_16>;
  using ThrID   = Layout<_32>;
  using ALayout = Layout<Shape <Shape < _4,_8>,Shape < _2,_2,  _2>>,
                         Stride<Stride<_32,_1>,Stride<_16,_8,_128>>>;
  using BLayout = Layout<Shape <Shape < _4,_8>,Shape <_2, _2>>,
                         Stride<Stride<_16,_1>,Stride<_8,_64>>>;
  using CLayout = SM80_16x8_Row;
};

```

æ­£å¦‚æˆ‘ä¹‹å‰æ‰€è¯´ï¼Œmma traits æä¾›äº†ï¼šæ•°æ®ç±»å‹ (val type)ã€æ•°æ®å½¢çŠ¶ (shape mnk)ã€çº¿ç¨‹æ•°æ®æ’å¸ƒ (thread id, ABC layout)

çº¿ç¨‹æ’å¸ƒå…¶å®å°±æ˜¯ tv layoutsï¼Œæè¿°çš„ (threads, values) -> MK çš„æ˜ å°„å…³ç³»ï¼Œåœ¨ reed zhihu ä¸­ç”¨æ›´è¯¦ç»†çš„æ³¨é‡Šè¯´æ˜ï¼š

```c++
using ALayout =      // (Logical thread id (tid), Logical value id (vid)) -> Flat MK-coord
using BLayout =      // (Logical thread id (tid), Logical value id (vid)) -> Flat NK-coord
using CLayout =      // (Logical thread id (tid), Logical value id (vid)) -> Flat MN-coord
```

#### TiledMMA

mma atom æä¾›äº†ä¸€ä¸ª warp æ‰€èƒ½å®Œæˆçš„çŸ©é˜µä¹˜å¤§å°ï¼Œé€šå¸¸æˆ‘ä»¬ä¼šåœ¨ä¸€ä¸ª block ä¸­ä½¿ç”¨æ›´å¤šçš„ threadsï¼Œå°†å¤šä¸ª mma atom ç»„æˆä¸€ä¸ª tiled mmaã€‚è¯¥ç»„åˆé€šè¿‡å‚æ•° `AtomLayoutMNK` æ¥å®šä¹‰ atom åœ¨ MNK æ–¹å‘ä¸Šé‡å¤çš„æ¬¡æ•°ã€‚

```c++
  static constexpr int kMmaEURepeatM = 2;
  static constexpr int kMmaEURepeatN = 2;
  static constexpr int kMmaEURepeatK = 1;
  using MMA_EU_RepeatT = decltype(make_layout(make_shape(Int<kMmaEURepeatM>{}, Int<kMmaEURepeatN>{}, Int<kMmaEURepeatK>{})));
  using MMA = decltype(make_tiled_mma(mma_atom{}, MMA_EU_RepeatT{});
```

ä¸Šè¿°ä»£ç åœ¨ MN æ–¹å‘ä¸Šé‡å¤äº†ä¸¤æ¬¡ï¼Œäºæ˜¯ä»åŸæ¥çš„ `16x8x16` å˜ä¸ºäº† `32x16x16` çš„çŸ©é˜µä¹˜

NOTEï¼šç»å¤§å¤šæ•°çš„æƒ…å†µä¸‹ï¼Œéƒ½æ˜¯åœ¨ MN æ–¹å‘ä¸Šé‡å¤ mma atomï¼Œå‡ ä¹ä»æ¥ä¸ä¼šåœ¨ K æ–¹å‘ä¸Šé‡å¤ mma atom [[QST] TiledMMA with `>1` Atoms in K dimension --- how to reduce?](https://github.com/NVIDIA/cutlass/issues/1391#issuecomment-1987272892)ã€‚è¿™å…¶å®æ˜¯åˆç†çš„ï¼Œåœ¨ MN æ–¹å‘ä¸Šçš„é‡å¤å¯ä»¥é€šè¿‡ç®€å•çš„ atom é‡å¤å®Œæˆï¼Œè€Œ K æ–¹å‘ä¸Šçš„é‡å¤éœ€è¦è¿›è¡Œé¢å¤–çš„ç´¯åŠ ï¼šå³éœ€è¦å°†å¤šä¸ªé‡å¤çš„ mma atom ç»“æœè¿›è¡Œç´¯åŠ ã€‚é€šå¸¸åœ¨ K æ–¹å‘çš„ç´¯åŠ æ˜¯é€šè¿‡ main loop å®Œæˆ

å¦å¤–è¿˜æœ‰ä¸€ä¸ªå‚æ•° `PermutationMNK`ï¼Œè¯¥å‚æ•°æ˜¯æ¯”è¾ƒè¿·æƒ‘çš„ï¼Œå¯¹äºè¯¥å‚æ•°çš„è§£é‡Šæœ€ç»ˆéƒ½ä¼šå›åˆ° [[QST] What is PermutationMNK in TiledMMA in CUTLASS 3.4 changes?](https://github.com/NVIDIA/cutlass/discussions/1345)ã€‚å…¶ä¸­å¯¹ `PermuationMNK` æœ€æœ¬è´¨çš„ä»‹ç»æ˜¯ï¼š

> The easiest way to think about it is that the `Permutation` parameter is a **Tiler** for the MNK modes of the MMA.

æˆ‘å…ˆä¸¾ä¸€ä¸ªå®é™…ä¾‹å­è¯´æ˜å…¶åŠŸèƒ½ï¼Œå†æ€»ç»“ä¸€ä¸‹å…¶å½±å“

```c++
  // mma atom shape is 16x8x16
  using mma_atom_shape = mma_traits::Shape_MNK;
  static constexpr int kMmaPM = 1 * kMmaEURepeatM * get<0>(mma_atom_shape{});
  static constexpr int kMmaPN = 2 * kMmaEURepeatN * get<1>(mma_atom_shape{});
  static constexpr int kMmaPK = 1 * kMmaEURepeatK * get<2>(mma_atom_shape{});
  using MMA_P_T = Tile<Int<kMmaPM>, Int<kMmaPN>, Int<kMmaPK>>;
  using MMA = decltype(make_tiled_mma(mma_atom{}, MMA_EU_RepeatT{}, MMA_P_T{}));
```

è¿™é‡Œ `MMA_P_T` å°±æ˜¯ `PermutationMNK`ï¼Œåœ¨ä¾‹å­ä¸­çš„å…·ä½“å€¼ä¸º `M=(16x2), N=(8x2x2), K=(16)`ï¼Œå³ `32x32x16`ã€‚ç”±æ­¤å°±å½¢æˆäº†ä¸€ä¸ª `32x32x16` çš„ Tilerï¼Œä¼šå°†è¾“å…¥æ•°æ®æŒ‰ç…§è¿™ä¸ª Tiler å½¢çŠ¶è¿›è¡Œåˆ†å‰²ã€‚å¯ä»¥çœ‹åˆ°æˆ‘ä»¬åœ¨ `AtomLayoutMNK` é‡å¤çš„åŸºç¡€ä¸Šï¼Œå†å¯¹ N æ–¹å‘åˆæ‰©å¤§äº†ä¸€å€

è¯¥å‚æ•°æœ‰ä¸¤ä¸ªåŠŸèƒ½ï¼š

1. å¯¹æ•°æ®è¿›è¡Œ permuteï¼Œå½±å“ data partition ç»“æœï¼ˆç°åœ¨åŸºæœ¬ä¸ä½¿ç”¨è¯¥åŠŸèƒ½ï¼‰

   å¦‚æœ tiler ä¸­æŸä¸€ä¸ªç»´åº¦ä½¿ç”¨äº†ç‰¹æ®Šçš„ layout ä¾‹å¦‚ `Layout<Shape <_2,_4,_4>, Stride<_1,_8,_2>>`ï¼Œè¿™å°†ä¼šå¯¹æ•°æ®è¿›è¡Œé‡æ–°çš„æ’å¸ƒã€‚ä½†å¹¶ä¸ä¼šå½±å“æœ€ç»ˆçš„çŸ©é˜µä¹˜ç»“æœï¼Œå› ä¸º permutation ä¸æ”¹å˜ reduction ç»“æœï¼Œå¹¶ä¸”æœ€åæ•°æ®åœ¨ copy çš„è¿‡ç¨‹ä¸­ä¹Ÿä¼šå›åˆ° permutation ä¹‹å‰çš„ä½ç½®

2. **å½±å“ `get_layoutA/B/C_TV` & `tile_size`ã€‚ä¸å½±å“ data partition ç»“æœ**

   è¯¥åŠŸèƒ½ç”¨äºæ‰©å¤§ tiler size ä»¥å¢åŠ  A/B/C tv layouts ä¸­çš„ v sizeï¼Œä»è€Œæ»¡è¶³ tiled copy å¯¹ v size çš„è¦æ±‚ï¼ˆè¿™ä¸€å¥è¯é«˜åº¦æŠ½è±¡ï¼Œä¸€å®šè¦é…åˆä¹‹åå¯¹ tiled copy çš„å­¦ä¹ ï¼‰ã€‚ç®€å•æ¥è¯´ï¼Œæœ‰çš„ mma atom tv layouts ä¸­ï¼Œsize of v ä¸º 4ï¼Œå³æ¯ä¸€ä¸ªçº¿ç¨‹åˆ†é… 4 ä¸ª valuesï¼›è€Œ ldmatrix copy atom ä¼šè¦æ±‚ size of v è‡³å°‘ä¸º 8ã€‚åœ¨æ­¤æƒ…å½¢ä¸‹ï¼Œç›´æ¥ä½¿ç”¨ mma tv layouts å°†ä¸ä¼šæ»¡è¶³è¦æ±‚ï¼Œè€Œéœ€è¦å¢åŠ  v sizeï¼Œè¯¥éœ€æ±‚å°±æ˜¯åˆ©ç”¨ `PermutationMNK` æ‰©å¤§ MN shape è€Œæ»¡è¶³çš„

#### ThrMMA

thread mma çš„ä½œç”¨æ˜¯æ ¹æ® tiled mma ä¸­æ‰€å®šä¹‰çš„ block tv layouts & mnk shape å¯¹ tensor è¿›è¡Œåˆ’åˆ†ï¼ˆè¿™é‡Œæˆ‘å¿½ç•¥ `permuationMNK` æ‰€å¸¦æ¥çš„æ•°æ®æ’å¸ƒå½±å“ï¼‰ï¼Œè·å¾—æ¯ä¸€ä¸ªçº¿ç¨‹æ‰€éœ€è¦çš„æ•°æ®ã€‚å¯¹äºä¸€ä¸ª tensor shape `(M, N)`ï¼Œä½¿ç”¨ thread mma æŒ‰ç…§ matrix A çš„ tv layouts & mn shape å¯¹ tensor åˆ’åˆ†è¿‡åå¾—åˆ°æ¯ä¸ªçº¿ç¨‹çš„ tensor shape ä¸ºï¼š
$$
(\text{num}_V, \text{num}_M, \text{num}_N)=(V, \frac{M}{m},\frac{N}{n})
$$
ç¬¬ä¸€ä¸ªç»´åº¦ `num_v` ä»£è¡¨äº† block tv layouts å½“ä¸­æ¯ä¸€ä¸ª thread æ§åˆ¶çš„ values æ•°é‡ï¼Œè€Œ `num_M` å’Œ `num_N` åˆ™ä»£è¡¨ tensor ä¸­çš„çš„ M & N åœ¨å„è‡ªç»´åº¦ä¸ŠåŒ…å«äº†å¤šå°‘ä¸ª atomã€‚ä»¥ä¸Šè¿° tiled mma ä¸ºä¾‹å­ï¼Œmatrix B block tv layouts ä¸­æ¯ä¸€ä¸ª thread æœ‰ 4 ä¸ª valuesï¼Œnk shape ä¸º `(16, 16) = (8x2, 16)`ï¼Œæ‰€ä»¥å¦‚æœæˆ‘ä»¬ç»™å®šä¸€ä¸ª tensor shape ä¸º `(128, 32)` çš„è¯ï¼Œå¾—åˆ°çš„ thread tensor shape ä¸º `(4, 8, 2) = (4, 128/16, 32/16)`

**ThrMMA çš„ä½œç”¨ä»…é™äºåˆ’åˆ†ï¼Œæœ€ç»ˆä¼ å…¥ `cute::gemm` æ–¹æ³•çš„ä»ç„¶æ˜¯ TiledMMA**

### Copy

copy å…¶å®æ˜¯æ¯” mma æ›´åŠ çµæ´»æ›´åŠ å¤æ‚çš„æ“ä½œã€‚å› ä¸ºå…¶è¦è€ƒè™‘åˆ°ä¸åŒçš„ç¡¬ä»¶ç»“æ„ (global memory, shared memory, register)ï¼Œä»¥åŠ source & destination å¯¹äºæ•°æ®æ’å¸ƒä¸åŒçš„è¦æ±‚ã€‚GPU ç¼–ç¨‹çš„é­…åŠ›ä¹‹ä¸€å°±åœ¨äºå¦‚ä½•æ¬è¿å¤§é‡æ•°æ®ä»¥å¢åŠ æ•°æ®ååé‡

#### Copy Atom

copy atom æˆ‘è®¤ä¸ºç”±ä¸‰ä¸ªéƒ¨åˆ†ç»„æˆï¼šcopy op, copy traits, copy typeã€‚

1. copy op ç”¨äºæè¿° PTX æŒ‡ä»¤ä»¥åŠæ‰€éœ€çš„å¯„å­˜å™¨
2. copy traits ç”¨äºæè¿° src & dst tv layoutsï¼Œä»¥åŠçº¿ç¨‹æ•°é‡ã€‚è¿™é‡Œçš„ tv layouts åŒºåˆ«äº mma atomï¼Œå…¶æ˜ å°„çš„ domain ä¸æ˜¯çŸ©é˜µçš„ shapeï¼Œè€Œæ˜¯ bitsï¼Œåœ¨å®é™…ä½¿ç”¨è¿‡ç¨‹ä¸­å®é™…ä¸Šæ˜¯æä¾›çš„æ•°æ®çš„**é€»è¾‘ä½ç½®**ã€‚è¿™åœ¨ä¹‹åçš„ ldmatrix/tiled copy å°èŠ‚ä¸­å°†å…·ä½“è¡¨ç°
3. copy type è¡¨ç¤ºæ•°æ®ç±»å‹

ç›¸æ¯”äº mma traitsï¼Œcopy traits ä¸ä¸€å®šæ˜¯ä»¥ warp å•ä½æ¥å®šä¹‰ï¼Œå³ tv layouts ä¸­çš„ t å¤§å°ä¸ä¸€å®šæ˜¯ 32ã€‚æˆ‘å¯¹æ­¤æœ‰ä¸€äº›ç–‘é—®ï¼šéš¾é“ GPU ä¸éƒ½åº”è¯¥ä»¥ warp ä¸ºå•ä½æ¥æ‰§è¡Œå—ï¼Ÿçœ‹æ¥æˆ‘å°†æ‰§è¡Œå•å…ƒå’Œå†…å­˜æ“ä½œçš„æœ€å°å•ä½æ··æ·†äº†ï¼ŒäºŒè€…åº”å½“åŒºåˆ†çœ‹å¾…

> From DeepSeek
>
> Warp æ˜¯æ‰§è¡Œå•å…ƒï¼Œä½†ä¸æ˜¯å†…å­˜æ“ä½œçš„æœ€å°å•ä½ã€‚ç¡®å®ï¼Œwarpï¼ˆ32çº¿ç¨‹ï¼‰æ˜¯ GPU çš„åŸºæœ¬æ‰§è¡Œå•å…ƒï¼Œä½†å†…å­˜æ“ä½œçš„æœ€å°å•ä½ä¸ä¸€å®šä¸ warp å¯¹é½ã€‚è¿™äº›æŒ‡ä»¤å¯ä»¥ç”±å•ä¸ªçº¿ç¨‹å‘èµ·ï¼ˆè™½ç„¶é€šå¸¸æ•´ä¸ª warp ä¼šååŒå·¥ä½œï¼‰æ”¯æŒå„ç§å¤§å°å’Œæ¨¡å¼

ä¸‹é¢å°±æ˜¯ä¸€ä¸ªå…·ä½“çš„ copy atom åŠå…¶å¯¹åº” copy traits åœ¨å®é™…ä»£ç ä¸­çš„ä½¿ç”¨

```c++
  using T = cute::half_t;
  using g2s_copy_op = SM80_CP_ASYNC_CACHEGLOBAL<cute::uint128_t>;
  using g2s_copy_traits = Copy_Traits<g2s_copy_op>;
  using g2s_copy_atom = Copy_Atom<g2s_copy_traits, T>;
```

è¿™é‡Œåˆ›å»ºäº†ä¸€ä¸ª global to shared memory çš„ copy atomï¼Œæ¯ä¸€ä¸ª copy atom å¯ä»¥å®Œæˆä¸€ä¸ª 128bit çš„æ•°æ®æ¬è¿ï¼Œç”±äºæˆ‘ä»¬ä½¿ç”¨çš„æ•°æ®ç±»å‹ä¸ºåŠç²¾åº¦ 16bitï¼Œæ‰€ä»¥ä¸€æ¬¡å°†æ¬è¿ 8 ä¸ªæ•°æ®å…ƒç´ 

#### TiledCopy

åŒæ ·çš„ï¼Œå’Œ tiled mma ä¸€æ ·ï¼Œæˆ‘ä»¬åœ¨ä¸€ä¸ª block å½“ä¸­é€šå¸¸ä¼šæœ‰å¤šä¸ª threadsï¼Œæˆ‘ä»¬ä»ç„¶éœ€è¦å¯¹ copy atom è¿›è¡Œæ’å¸ƒï¼Œç»„æˆä¸€ä¸ªæ›´å¤§çš„ tiled copyã€‚ä¸‹é¢å°±æ˜¯ä¸€ä¸ªåˆ›å»º tiled copy çš„ä¾‹å­

```c++
  // Each Tile will copy 32x32 half_t elements
  using G2SCopyA = decltype(make_tiled_copy(g2s_copy_atom{},
                                            make_layout(make_shape(Int<32>{}, Int<4>{}),
                                                        make_stride(Int<4>{}, Int<1>{})),
                                            make_layout(make_shape(Int<1>{}, Int<8>{}))));
  using G2SCopyB = G2SCopyA;
```

è¯¥ tiled copy è´Ÿè´£å°† A & B çŸ©é˜µä» global memory å¤åˆ¶åˆ° shared memoryï¼Œæ¯ä¸€æ¬¡ copy çš„ mn shape ä¸º `(32, 32)`ã€‚æˆ‘æƒ³ä» `make_tiled_copy` çš„å…·ä½“å®ç°æ¥çœ‹ä¸‹ä¼ å…¥å‚æ•°çš„å«ä¹‰ï¼Œæˆ‘è®¤ä¸ºéå¸¸å·§å¦™

```c++
make_tiled_copy(Copy_Atom<Args...> const& copy_atom,
                ThrLayout          const& thr_layout = {},     // (m,n) -> thr_idx
                ValLayout          const& val_layout = {})     // (m,n) -> val_idx
{
  // Take the raked_products to compute the Layout_MN
  // (M,N) -> (thr_idx, val_idx)
  auto layout_mn = raked_product(thr_layout, val_layout);
  // (thr_idx, val_idx) -> (M,N)
  auto layout_tv = right_inverse(layout_mn).with_shape(make_shape(size(thr_layout), size(val_layout)));
  // Tiler for extracting relevant elements
  // (M,N) -> tensor coord
  auto tiler = product_each(shape(layout_mn));
  return make_tiled_copy_impl(copy_atom, layout_tv, tiler);
}
```

å¯ä»¥çœ‹åˆ°åœ¨æ„é€  tiled copy ä¸­æˆ‘ä»¬ä¼ å…¥äº†ä¸¤ä¸ª layoutï¼Œä¸€ä¸ªæ˜¯ `thr_layout`ï¼Œå¦ä¸€ä¸ªæ˜¯ `val_layout`ï¼Œæˆ‘åœ¨ä¸€å¼€å§‹çœ‹åˆ°è¿™ä¸¤ä¸ª layout çš„æ—¶å€™ï¼Œåªæ˜¯å•çº¯åœ°è§‰å¾—è¿™å°±æ˜¯åœ¨æè¿° thread å’Œ values çš„æ’å¸ƒï¼Œç„¶åæŠŠè¿™ä¸¤ä¸ª layout ä¹˜èµ·æ¥å°±è·å¾—äº†ä¸€ä¸ª `(32, 32)` çš„ layoutï¼Œæ­£å¥½å°±æ˜¯ tiled copy æ‰€è¦†ç›–çš„ tensor åŒºåŸŸï¼Œå¹¶ä¸”æˆ‘é”™è¯¯åœ°è®¤ä¸ºäº†è¿™æ˜¯ä¸€ä¸ª tv -> mn çš„æ˜ å°„ã€‚è€Œå®é™…ä¸Šè¿™ä¸¤ä¸ª layout åœ¨æè¿° `(m=32, n=4) -> tid` å’Œ `(m=1, n=8) -> vid` çš„æ˜ å°„ï¼Œé€šè¿‡ raked product è¿›è¡Œäº† interleaved é‡å¤è·å¾—äº† `(m, n) -> (tid, vid)` çš„æ˜ å°„ã€‚æ‰€è°“ interleaved é‡å¤å³ä¸ºï¼šåœ¨ç¬¬äºŒä¸ªç»´åº¦æ˜¯å°† 8 é‡å¤ 4 æ¬¡ï¼Œè€Œä¸æ˜¯å°† 4 é‡å¤ 8 æ¬¡ã€‚è¿™åœ¨å®é™…çš„æ˜ å°„ä¸­è¡¨ç°ä¸ºï¼Œåœ¨ n æ–¹å‘ä¼šå…ˆçœ‹åˆ°åŒä¸€ä¸ª thread æ‰€æ‹¥æœ‰çš„è¿ç»­ valuesï¼Œè€Œä¸æ˜¯åŒä¸€ä¸ª value çš„è¿ç»­ threadã€‚æœ€åé€šè¿‡ right inverse å°†æ˜ å°„è¿”å›æˆä¸º `(tid, vid) -> (m, n)`

```c++
auto l = Layout<Shape<_32, _4>, Stride<_4, _1>>{};
auto tiler = Layout<Shape<_2, _8>, Stride<_8, _1>>{};
auto lxtiler = logical_product(l, tiler);
auto lxtiler_rake = raked_product(l, tiler);

((_32,_4),(_2,_8)):((_4,_1),(_1024,_128))
((_2,_32),(_8,_4)):((_1024,_4),(_128,_1))
```

å¯ä»¥çœ‹åˆ° `make_tiled_copy` ä¸­è¿˜æœ‰ä¸€ä¸ª `make_tiled_copy_impl`ï¼Œè¿™ä¸ªå‡½æ•°æ¥å—äº†ä¸¤ä¸ªå‚æ•° `layout_tv` ä»¥åŠå…¶å¯¹åº”çš„ `tiler`ï¼Œä»–ä»¬äºŒè€…å°±å…±åŒæè¿°äº† tiled copy å¦‚ä½•å»åˆ’åˆ†ä¸€ä¸ª tiler å¤§å°çš„æ•°æ®ï¼Œç„¶åè¿›è¡Œ copyã€‚åœ¨å®è·µè¿‡ç¨‹ä¸­è¿™ä¸ª `layout_tv` é€šå¸¸å¯ä»¥æ˜¯ tiled mma ä¸­çš„ `get_layoutA/B/C_TV`ï¼Œè€Œ tiler å¤§å°å°±æ˜¯ `PermutationMNK` æ‰€è®¾ç½®çš„ tiler size å¤§å°

åœ¨ä¸Šè¿°ä¾‹å­å½“ä¸­åªéœ€è¦ä¸€ä¸ª block è¿›è¡Œä¸€æ¬¡ copy å°±èƒ½å¤Ÿå®Œæˆ `(32, 32)` å¤§å°çš„ copy ä»»åŠ¡ã€‚è¿˜æœ‰ä¸€ç§æƒ…å†µï¼Œ**ä¸€ä¸ª tiled copy éœ€è¦ä¸€ä¸ª block è¿›è¡Œå¤šæ¬¡æ¥å®Œæˆ `(32, 32)` å¤§å°çš„ copy ä»»åŠ¡**ï¼Œä¾‹å¦‚å°†ä¸Šè¿°ä¾‹å­ä¸­çš„ copy atom æ¢ä¸º `Copy_Atom<UniversalCopy<cute::uint32_t>, T>`ï¼Œä¸€ä¸ªçº¿ç¨‹åªä¼šå¤åˆ¶ä¸¤ä¸ª fp16 å…ƒç´ ï¼Œæ­¤æ—¶ 128 ä¸ªçº¿ç¨‹åªèƒ½å¤Ÿå¤åˆ¶ 256 ä¸ª fp16 å…ƒç´ ï¼Œå¾ˆæ˜æ˜¾å¹¶ä¸èƒ½å¤Ÿä¸€æ¬¡å®Œæˆ `(32, 32)` å¤§å°çš„ copy ä»»åŠ¡ã€‚æ‰€ä»¥ä¸€ä¸ª tiled copy ä¼šæ‰§è¡Œå¤šæ¬¡æ¥å®Œæˆè¯¥ copy ä»»åŠ¡

#### ThrCopy

åˆ©ç”¨ tiled copy å½“ä¸­çš„ tiled tv layout & mn shape å¯¹ tensor `(M, N)` è¿›è¡Œåˆ’åˆ†ï¼Œå¾—åˆ°æ¯ä¸€ä¸ªçº¿ç¨‹æ‰€æ‹¥æœ‰çš„ tensorï¼Œè¡¨è¾¾å…¬å¼å…¶å®å’Œ ThrMMA æ˜¯ä¸€æ ·çš„
$$
(\text{num}_V, \text{num}_M, \text{num}_N)=(V, \frac{M}{m},\frac{N}{n})
$$
ä½†ä¸ä¸€æ ·çš„æ˜¯ `num_V` ä¸ä¸€å®šå°±æ˜¯ copy atom ä¸­çš„ values æ•°é‡ï¼Œè¿˜å¯èƒ½æ˜¯ç”±äº tiled copy ä¼šé‡å¤å¤šæ¬¡æ‰§è¡Œ copy atom æ‰€å¯¼è‡´çš„ `num_V` çš„å¢åŠ 

**ThrCopy çš„ä½œç”¨ä»…é™äºåˆ’åˆ†ï¼Œ æœ€ç»ˆä¼ å…¥ `cute::copy` æ–¹æ³•çš„ä»ç„¶æ˜¯ TiledCopy**

#### ldmatrix

ldmatrix æ˜¯ä¸ºäº†æ»¡è¶³ mma atom çš„ç‰¹æ®Šæ’å¸ƒåº”è¿è€Œç”Ÿï¼Œldmatrix èƒ½å¤Ÿå°†è‡ªå·±çº¿ç¨‹çš„æ•°æ®å‘é€åˆ°å…¶ä»–çº¿ç¨‹å½“ä¸­ï¼Œè¿™åœ¨å¸¸è§„çš„ CUDA ç¼–ç¨‹ä¸­æ˜¯åšä¸åˆ°çš„ï¼Œå› ä¸ºåœ¨ SIMT ç¼–ç¨‹ä¸‹æˆ‘ä»¬è®¤ä¸ºå¯„å­˜å™¨æ˜¯çº¿ç¨‹ç§æœ‰çš„ã€‚

<img src="CUDA Programming 8.1/v2-c1031c4aa65e40d119c601740b9afd1c_1440w.jpg" alt="img" style="zoom:50%;" />

ç¬¬ä¸€å¼ å›¾æè¿°äº† ldmatrix çš„é«˜æ•ˆæ€§ï¼šä¸€ä¸ª thread å°†æ¬è¿ 8 ä¸ªå…ƒç´ ï¼Œå¹¶åˆ†é…åˆ°ä¸åŒçš„çº¿ç¨‹å½“ä¸­ã€‚åœ¨ä¸€èˆ¬çš„ LDS å‘½ä»¤ä¸‹ï¼Œä¸€ä¸ª thread åªèƒ½æ¬è¿ 2 ä¸ªå…ƒç´ ï¼Œæ‰€ä»¥è¦è¿›è¡Œ 4 æ¬¡æ¬è¿ï¼Œæ•ˆç‡å¤§å¤§é™ä½ã€‚

<img src="CUDA Programming 8.1/v2-5a2257c2bea9b2f6652cfe579444f3bb_720w.webp" alt="img" style="zoom:67%;" />

ç¬¬äºŒå¼ å›¾åˆ™éœ€è¦å¯¹åº”æˆ‘ä»¬çš„ copy traits ä¸€èµ·é£Ÿç”¨ã€‚è¯¥å›¾å…¶å®å°±æ˜¯ ldmatrix çš„ warp ç‰ˆæœ¬ã€‚å…¶æ¬è¿äº†ä¸€ä¸ª `(16, 16)` å¤§å°çš„ half çŸ©é˜µã€‚éœ€è¦æ³¨æ„çš„æ˜¯æ•°æ®æ’å¸ƒé¡ºåºè¦æŒ‰ç…§å›¾ç¤ºä¸­çš„ç®­å¤´æ¥çœ‹

```c++
template <>
struct Copy_Traits<SM75_U32x4_LDSM_N>
{
  // Logical thread id to thread idx (warp)
  using ThrID = Layout<_32>;

  // Map from (src-thr,src-val) to bit
  using SrcLayout = Layout<Shape < _32,_128>,
                           Stride<_128,  _1>>;
  // Map from (dst-thr,dst-val) to bit
  using DstLayout = Layout<Shape <_32,Shape <_32,   _4>>,
                           Stride<_32,Stride< _1,_1024>>>;

  // Reference map from (thr,val) to bit
  using RefLayout = DstLayout;
};
```

æˆ‘ä»¬æŠŠ src layout å’Œ dst layout éƒ½æ‰“å‡ºæ¥çœ‹ï¼Œç”±äºæ‰€ä½¿ç”¨çš„ data type ä¸º halfï¼Œæ‰€ä»¥ src layout å’Œ dst layout è½¬åŒ–ä¸º `(t, v) -> logical mem id` æ˜ å°„

<img src="CUDA Programming 8.1/image-20250811162318861.png" alt="image-20250811162318861" style="zoom:50%;" />

ä¸Šé¢çš„æ‰“å°ä¸­ç›¸åŒçš„æ•°å­—ä»£è¡¨äº†ç›¸åŒçš„ logical mem idï¼Œå³ä»–ä»¬ä»£è¡¨äº†ç»Ÿä¸€ä¸ªå…ƒç´ ã€‚å¯ä»¥çœ‹åˆ°åœ¨ src å½“ä¸­çš„ t0 æ‹¥æœ‰æ•°æ® 0~7ï¼Œä»–ä»¬åˆ†åˆ«åˆ†é…åˆ°äº† dst å½“ä¸­çš„ t0~t3 ä¸­çš„å‰ä¸¤ä¸ª values å½“ä¸­ã€‚è€Œå¯¹äº dst å½“ä¸­çš„ t0 æ•°æ®åˆ™æ¥è‡ªäº t0, t8, t16, t24 çš„å‰ä¸¤ä¸ª values

ä¸ºä»€ä¹ˆæˆ‘å§‹ç»ˆå¼ºè°ƒé€»è¾‘ä½ç½® logical mem idï¼Œè¿™æ˜¯å› ä¸ºè¿™äº›å…ƒç´ åœ¨å†…å­˜ä¸­çš„ä½ç½®ä¸é€»è¾‘ä½ç½®å¹¶ä¸ä¸€è‡´ã€‚æœ€é‡è¦çš„æ˜¯ï¼š**æ ¹æ® logical memory id æˆ‘ä»¬å¯ä»¥æ„å»ºä¸€ä¸ª src tv -> dst tv çš„æ˜ å°„å…³ç³»ï¼Œä»è€Œèƒ½å¤Ÿè½»æ¾è·å¾— src tv ä¸­çš„å…ƒç´ åœ¨ dst tv å½“ä¸­çš„ä½ç½®**

#### How to build?

æ„å»º tiled copy çš„åŒæ ¸å¿ƒé€»è¾‘

1. å¯¹äºä½¿ç”¨ universal copy çš„åœºæ™¯ï¼Œç›´æ¥ä½¿ç”¨ `make_tiled_copy` æ„å»ºæ‰€éœ€çš„ mn shapeï¼Œä»è€Œç›´æ¥å®šä¹‰ä¸€ä¸ª cta block çš„ copy èƒ½åŠ›
2. å¯¹äº tv layouts æœ‰ç‰¹æ®Šè¦æ±‚çš„ copy åœºæ™¯ï¼ˆe.g. mmaï¼‰ï¼Œæ­¤æ—¶éœ€è¦è€ƒè™‘çš„æ˜¯ tv layouts ä¸ copy atom ä¹‹é—´çš„åˆæ³•æ€§é—®é¢˜ï¼Œå³ copy atom çš„æ•´é™¤è¦æ±‚ï¼ˆsize of v éœ€è¦è‡³å°‘ä¸º 8ï¼‰ã€‚æ­¤æ—¶ä¸€ä¸ª cta block çš„ copy èƒ½åŠ›æ˜¯ mma atom mn shape çš„é‡å¤ï¼Œå¯é€šè¿‡ permutation mnk å‚æ•°è¿›è¡Œè°ƒæ•´

   å¯¹äº sm90 ä¹‹åè¯¥é—®é¢˜ä¸ç”¨è€ƒè™‘ï¼Œmma ä¸ copy ä¹‹é—´çš„åˆæ³•æ€§æ€»æ˜¯èƒ½å¤Ÿå¾—åˆ°æ»¡è¶³ï¼Œæˆ‘ä»¬æ— éœ€è€ƒè™‘ mma atom éœ€è¦é‡å¤å‡ æ¬¡ä»¥æ»¡è¶³ copy è¦æ±‚ï¼Œåªéœ€è¦å…³æ³¨ cta tile ä¸ mma atom ä¹‹é—´çš„æ•´é™¤å…³ç³»æ˜¯å¦æ»¡è¶³å³å¯

è€ƒè™‘å¥½äº†ä»¥ä¸Šä¸¤ä¸ªæ ¸å¿ƒé€»è¾‘å°±å¯ä»¥æ¸…æ™°åœ°è®¡ç®— tiled copy ä¸­çš„ä¸‰ä¸ªæ ¸å¿ƒå‚æ•°ï¼šcopy atom, tiled tv layout, mn shape

æ­¤æ—¶ä¸€ä¸ªå¤§çš„ picture æ­£åœ¨æµ®ç°å¼€æ¥ï¼š**tile centric CUDA programming**ã€‚æ ¸å¿ƒé—®é¢˜ï¼š**What kinds of tile you want to choose to solve a cta problem?**

å¯¹äº smem -> rmem è¿™ä¸ªç¯èŠ‚å½“ä¸­ï¼Œæˆ‘ä»¬åˆ©ç”¨ mma atom mn shape ä½œä¸ºåŸºç¡€çš„ building blockï¼Œä¸ºäº†é…åˆ copy atom åˆæ³•æ€§ï¼Œæˆ‘ä»¬å¯¹å…¶ mnk tile è¿›è¡Œäº†ç›¸åº”çš„é‡å¤ï¼Œæœ€ç»ˆ**æ„å»ºå‡ºå®é™…ä½¿ç”¨çš„ mnk tile**ï¼Œcta problem å°†ç”±è¿™ä¸ª tile è¿›è¡Œåˆ‡åˆ†è§£å†³

#### Copy è¿ç»­æ€§è¦æ±‚

æˆ‘ä»¬é€šå¸¸ä¸ä¼šè€ƒè™‘ copy çš„è¿ç»­æ€§è¦æ±‚ï¼Œå› ä¸ºç”±äº copy ä¸ä½¿ç”¨åœºæ™¯çš„å¼ºç»‘å®šæ€§ï¼Œè¿ç»­æ€§è¦æ±‚éƒ½æ˜¯ä¼šè¢«æ»¡è¶³çš„ï¼Œä¸è¿‡åœ¨æ­¤æˆ‘ä»ç„¶ä»¥ ldmatrix ä¸ºä¾‹å­ï¼Œçœ‹ä¸‹è¯¥è¦æ±‚çš„åŸºæœ¬å½¢å¼ã€‚ldmatrix å…¶å®æ˜¯è¦æ±‚ src tv ä¸­æ¯ä¸€ä¸ª thread æ‰€æ‹¥æœ‰çš„ 8 ä¸ª values åœ¨ shared memory ä¸­æ˜¯è¿ç»­çš„ã€‚è¿™ç§çº¦æŸä¹Ÿå­˜åœ¨åœ¨ universal copy å½“ä¸­

```c++
using R2SCopyAtomC = Copy_Atom<UniversalCopy<cute::uint16_t>, T>; // 16-bit contiguous
using R2SCopyAtomC = Copy_Atom<UniversalCopy<cute::uint32_t>, T>; // 32-bit contiguous
using R2SCopyAtomC = Copy_Atom<UniversalCopy<cute::uint64_t>, T>; // 64-bit contiguous
```

å¯ä»¥ä» ldmatrix ä¸­çš„ src tv ä¸ dst tv ä¹‹é—´çš„æ˜ å°„æ‰¾åˆ°å¦‚ä¸‹å…³ç³»

```python
DST						SRC		 
----------------------------
T0~T3    V0~V1 <=> T0  V0~V7
T4~T7    V0~V1 <=> T1  V0~V7
...
T28~T31  V0~V1 <=> T7  V0~V7
----------------------------
T0~T3    V2~V3 <=> T8  V0~V7
T4~T7    V2~V3 <=> T9  V0~V7
...
T28~T31  V2~V3 <=> T15 V0~V7
----------------------------
```

ç”¨è¯­è¨€æè¿°ä¸€ä¸‹ç¬¬ä¸€è¡Œï¼šdst T0~T3 çº¿ç¨‹çš„ V0~V1 æ•°æ®ï¼Œå¯¹åº”äº† src T0 çº¿ç¨‹çš„ V0~V7 æ•°æ®ã€‚å¯¹äº ldmatrix è€Œè¨€ï¼Œå…¶è¦æ±‚ src thread ä¸­çš„ V0~V7 åœ¨å†…å­˜ä¸­æ˜¯è¿ç»­çš„ã€‚OKï¼Œç°åœ¨æˆ‘ä»¬å°±ç”¨ mma atom çš„ tv layout æ¥å®é™…çœ‹ä¸€ä¸‹ï¼Œå…¶ src thread ä¸­çš„ V0~V7 æ˜¯å¦çœŸçš„è¿ç»­ã€‚ä»¥ `SM80_16x8x16_F16F16F16F16_TN` ä¸­çš„ matrix A çš„ (dst) tv layout ä¸ºä¾‹ï¼Œç”¨ `print_latex` æ‰“å‡ºæ¥å¾—åˆ°å¦‚ä¸‹æ’å¸ƒ

<img src="CUDA Programming 8.1/image-20250811163804449.png" alt="image-20250811163804449" style="zoom: 33%;" />

æˆ‘ä»¬å¯ä»¥å‘ç° T0~T3 çš„ V0~V1 æ•°æ®ï¼Œæ­£å¥½æ˜¯æ¨ªå‘è¿ç»­çš„ MK åæ ‡ï¼Œè¿™ä¹Ÿè¯´æ˜äº† T0 çº¿ç¨‹çš„ V0~V7 å°±æ˜¯è¿ç»­çš„ MK åæ ‡ï¼Œä½†æ˜¯ä¸ºäº†ä¿è¯å†…å­˜çš„è¿ç»­ï¼ŒMK -> Memory çš„æ˜ å°„å¿…é¡»æ˜¯ LayoutRight å³ row-major æ’å¸ƒå†…å­˜ï¼Œå¦åˆ™è¿™äº›æ¨ªå‘è¿ç»­çš„ MK åæ ‡æ‰€å¯¹åº”çš„æ•°æ®åœ¨å†…å­˜ä»ç„¶ä¸è¿ç»­

ç»¼ä¸Šï¼Œåœ¨æ‰€ç»™çš„ ldmatrix + mma layout + tensor layout çš„æ¡ä»¶ä¸‹ï¼Œcopy çš„è¿ç»­æ€§å¾—åˆ°äº†æ»¡è¶³ã€‚è¿™ä¹Ÿå‡¸æ˜¾å‡ºäº†ä¸‰è€…çš„é«˜åº¦å®šåˆ¶æ€§ï¼šldmatrix å¿…é¡»å’ŒåŒ¹é…çš„ mma layout ä»¥åŠåŒ¹é…çš„ tensor layout è¿›è¡Œä½¿ç”¨ï¼Œå¦åˆ™å°†ä¼šæŠ¥é”™

#### Async Copy

åœ¨è¿›è¡Œ copy çš„æ—¶å€™ç»å¸¸ä¼šä½¿ç”¨å¼‚æ­¥çš„ copyï¼Œå³å‘å‡ºå‘½ä»¤è¿‡åä¸ä¼šç­‰å¾… copy å®Œæˆè€Œæ˜¯ä¼šç»§ç»­æ‰§è¡Œåé¢çš„ä»£ç ã€‚ä½†æ˜¯æˆ‘ä»¬ä¹Ÿéœ€è¦ä¸€äº›ç­‰å¾…æŒ‡ä»¤ï¼Œä»¥ä¿è¯åœ¨è®¡ç®—æ—¶æ•°æ®çš„ç¡®å·²ç» copy å®Œæˆäº†ã€‚cutlass æä¾›äº†ä¸¤ä¸ªç»“æ„ `cp_async_fence & cp_async_wait` ç”¨äºå®Œæˆè¿™æ ·çš„æ“ä½œï¼Œåœ¨ä¹‹åçš„ hgemm å®è·µä¸­ä¼šæœ‰å…·ä½“è¡¨ç°ï¼Œè¿™é‡Œå…ˆä»…äºŒè€…çš„åŠŸèƒ½

`cp_async_fence`

- è¿™æ˜¯ä¸€ä¸ªå†…å­˜å±éšœï¼ˆfenceï¼‰æ“ä½œï¼Œç”¨äºæ ‡è®°å½“å‰æ‰€æœ‰å·²æäº¤çš„å¼‚æ­¥æ‹·è´ï¼ˆ`cp.async`ï¼‰ä»»åŠ¡çš„å®Œæˆç‚¹ã€‚
- å®ƒçš„ä½œç”¨æ˜¯ç¡®ä¿åœ¨è¯¥ `fence` ä¹‹å‰çš„æ‰€æœ‰ `cp.async` æ“ä½œï¼ˆå³ä»å…¨å±€å†…å­˜åˆ°å…±äº«å†…å­˜çš„å¼‚æ­¥æ‹·è´ï¼‰è¢«è§†ä¸ºä¸€ä¸ªæ‰¹æ¬¡ï¼Œåç»­çš„ `cp.async_wait` å¯ä»¥å¯¹è¿™äº›æ‰¹æ¬¡è¿›è¡ŒåŒæ­¥ã€‚
- å®ƒå¹¶ä¸é˜»å¡çº¿ç¨‹ï¼Œåªæ˜¯æ ‡è®°ä¸€ä¸ªä»»åŠ¡æäº¤çš„è¾¹ç•Œã€‚

`cp_async_wait`

- è¿™æ˜¯ä¸€ä¸ªåŒæ­¥æ“ä½œï¼Œç”¨äºç­‰å¾…ä¹‹å‰æäº¤çš„å¼‚æ­¥æ‹·è´ä»»åŠ¡å®Œæˆã€‚
- å‚æ•° `N` è¡¨ç¤ºâ€œç­‰å¾…é™¤äº†æœ€æ–°çš„ `N` ä¸ªæ‰¹æ¬¡ä¹‹å¤–çš„æ‰€æœ‰æ‰¹æ¬¡å®Œæˆâ€ã€‚ä¾‹å¦‚ï¼š
  - `cp_async_wait<0>`ï¼šç­‰å¾…æ‰€æœ‰ä¹‹å‰æäº¤çš„å¼‚æ­¥æ‹·è´å®Œæˆã€‚
  - `cp_async_wait<1>`ï¼šå…è®¸æœ€å¤š 1 ä¸ªæ‰¹æ¬¡çš„å¼‚æ­¥æ‹·è´æœªå®Œæˆï¼ˆå³ç­‰å¾…é™¤æœ€æ–°æäº¤çš„ 1 ä¸ªæ‰¹æ¬¡å¤–çš„å…¶ä»–æ‰€æœ‰æ‰¹æ¬¡å®Œæˆï¼‰ã€‚
- é€šå¸¸ç”¨äºå®ç°æµæ°´çº¿çš„åŒæ­¥ï¼Œç¡®ä¿æ•°æ®åœ¨è®¡ç®—ä¹‹å‰å·²ç»åŠ è½½åˆ°å…±äº«å†…å­˜ã€‚

### Problems solved with inverseï¼ˆè¡¥å……ï¼‰

**è¡¥å……ï¼ˆ2025/09/17ï¼‰ï¼šretile åˆ°åº•è¦è§£å†³ä¸€ä¸ªä»€ä¹ˆæ ·çš„é—®é¢˜ï¼Ÿç»“è®ºï¼šè§£å†³çº¿ç¨‹ register çš„ layout è½¬æ¢é—®é¢˜**

æˆ‘ä»¬åœ¨æ€è€ƒ copy çš„é—®é¢˜æ—¶ï¼Œå…¶å®è¿˜æ˜¯æ›´å®¹æ˜“ä»æ•´ä½“å»æ€è€ƒï¼Œä¾‹å¦‚æŠŠä¸€ä¸ª MN shape çš„æ•°æ®è¿›è¡Œåˆ’åˆ†ï¼Œæ¯ä¸€ä¸ªçº¿ç¨‹è·å¾—å„è‡ªçš„æ•°æ®ï¼Œç„¶è€Œæœ€åæˆ‘ä»¬éƒ½æ˜¯é¢å‘ thread ç¼–ç¨‹ï¼Œå„ä¸ªçº¿ç¨‹çš„ register æ•°æ®éƒ½æ˜¯å„è‡ªç‹¬ç«‹ï¼ˆäº’ä¸å¯è§ï¼‰çš„ï¼Œæˆ‘ä»¬å¿…é¡»è¦å°†è‡ªå·±çš„è§†è§’è¿›è¡Œè½¬æ¢ã€‚ä»¥ä¸‹æœ‰ä¸‰ä¸ªåˆ’åˆ†è§†è§’ï¼š

å¯¹äºä¸€ä¸ª MN shape æ•°æ®

1. æˆ‘ä»¬å¯ä»¥ä½¿ç”¨ mma atom çš„ layout å¯¹ MN shape çš„æ•°æ®è¿›è¡Œåˆ’åˆ†ï¼Œæ¯ä¸€ä¸ªçº¿ç¨‹çš„æ•°æ® `tCrC_0`

   å‡è®¾ mma atom layout çš„ mn shape ä¸º `(m, n)`ï¼Œæ¯ä¸€ä¸ª thread æœ‰ 4 ä¸ª valuesï¼Œé‚£ä¹ˆ `tCrC_0.shape = (4, M//m, N//n)`

2. æˆ‘ä»¬å¯ä»¥ä½¿ç”¨ s2r copy atom çš„ layout å¯¹ MN shape çš„æ•°æ®è¿›è¡Œåˆ’åˆ†ï¼Œæ¯ä¸€ä¸ªçº¿ç¨‹çš„æ•°æ® `tCrC_1`

   å‡è®¾ s2r copy atom çš„ mn shape ä¸º `(2m, n)`ï¼Œæ¯ä¸€ä¸ª thread æœ‰ 8 ä¸ª valuesï¼Œé‚£ä¹ˆ `tCrC_1.shape = (8, M//2m, N//n)` 

3. æˆ‘ä»¬å¯ä»¥ä½¿ç”¨ r2s copy atom çš„ layout å¯¹ MN shape çš„æ•°æ®è¿›è¡Œåˆ’åˆ†ï¼Œæ¯ä¸€ä¸ªçº¿ç¨‹çš„æ•°æ®ä¸º `tCrC_2`

   å‡è®¾ r2s copy atom çš„ mn shape ä¸º `(m, 2n)`ï¼Œæ¯ä¸€ä¸ª thread æœ‰ 8 ä¸ª valuesï¼Œé‚£ä¹ˆ `tCrC_1.shape = (8, M//m, N//2n)`

ä»¥ä¸Šä¸‰ç§åˆ’åˆ†ï¼Œæœ€ç»ˆå¾—åˆ°äº†ä¸‰ç§æ•°æ® `tCrC_0/1/2`ï¼Œè€Œè¿™**ä¸‰ç§æ•°æ®å®é™…ä¸ŠåŒ…å«äº†ç›¸åŒçš„æ•°æ®å†…å®¹**ï¼Œæ›´å…·ä½“æ¥è¯´ï¼Œè¿™ä¸‰ä¸ª tensor çš„ `tensor.data()`ï¼ŒæŒ‡å‘çš„æ˜¯åŒä¸€ç‰‡å†…å­˜ï¼Œä½†æ˜¯ä»–ä»¬çš„æ’å¸ƒ `tensor.layout()` å®Œå…¨ä¸åŒã€‚å®é™…ä¸Š retile å¹²çš„äº‹æƒ…å°±æ˜¯è¿™æ ·ï¼ŒæŠŠç›¸åŒæ‹¥æœ‰ç›¸åŒ data çš„ tensor è½¬æ¢ä¸ºæ‰€éœ€è¦çš„ layoutï¼Œæœ¬è´¨ä¸Šå°±æ˜¯åšäº†è¿™ä¹ˆä¸€ä»¶äº‹

```cpp
// retile A tensor to B tensor's layout
A_retiled = make_tensor(A.data(), B.layout())
```

ä½†æ˜¯è¿™ä¸ª B çš„ layout è®¡ç®—æœ‰æ—¶å€™å¹¶ä¸æ˜¯é‚£ä¹ˆæ˜æ˜¾çš„ï¼Œæ‰€ä»¥ retile å°† B layout è®¡ç®—éƒ½éšè—èµ·æ¥äº†ã€‚æ‹¥æœ‰äº† retile è¿‡åï¼Œå°±èƒ½å¤Ÿåœ¨å„ä¸ªå½¢æ€è¿›è¡Œä¸æ»‘è½¬æ¢ï¼Œæˆ‘ä»¬æ— è®ºæ˜¯åœ¨è¿›è¡Œ mma è®¡ç®—ï¼Œè¿˜æ˜¯åœ¨è¿›è¡Œæ•°æ® copyï¼Œå°±å¯ä»¥æ„å»ºåŒä¸€ä»½ register æ•°æ®çš„ä¸åŒæ’å¸ƒï¼Œä»¥ç¡®ä¿åœ¨ `cute::copy & cute::gemm` åœ¨è¿›è¡Œåæ ‡ index çš„æ—¶å€™è·å¾—äº†æ­£ç¡®çš„æ•°æ®

æˆ‘ä¹‹å‰å¯¹äº retile & tiled copy æ²¡æœ‰é‚£ä¹ˆç†Ÿï¼Œæ‰€ä»¥è®¤ä¸ºè¦ç”¨æ›´å¤šçš„æ¦‚å¿µæ¥è¿›è¡ŒåŒºåˆ†ã€‚å®é™…ä¸Šä»å§‹è‡³ç»ˆï¼Œæˆ‘ä»¬éƒ½æ˜¯åœ¨ block level ä¸Šè¿›è¡Œç¼–ç¨‹ï¼Œæ›´å¤šç”±é‡å¤æ‰€å¸¦æ¥çš„åŠŸèƒ½ï¼Œéƒ½å¯ä»¥ç”± `cute::gemm & cute::copy` è¿›è¡Œå®Œæˆã€‚è€Œç”±äº copy & mma block ä¹‹é—´ï¼Œå¯¹æ•°æ®çš„åˆ’åˆ†å„æœ‰ä¸åŒï¼Œæ‰€ä»¥äº§ç”Ÿäº†å¯¹æ•°æ® layout çš„æ“ä½œè½¬æ¢ï¼Œè¿™å¸¦æ¥äº†æå¤§çš„å­¦ä¹ å›°éš¾

**è¡¥å……ï¼ˆ2025/10/28ï¼‰ï¼šretile solved by compose & inverse**

[å†™ç»™å¤§å®¶çœ‹çš„ CuTe æ•™ç¨‹ï¼šLayout compose & Inverse](https://zhuanlan.zhihu.com/p/1962625273636845008) å—åˆ°å…¶ä¸­çš„ä¾‹å­å¯å‘ï¼Œæˆ‘åˆé‡æ–°å®¡è§†äº†ä¸€ä¸‹ retileï¼Œå¹¶ä¸”æ›´æ·±å…¥åœ°å¯¹ product/divide å’Œ inverse è¿›è¡Œäº†ç»ƒä¹ ï¼Œè·å¾—äº†ä¸€äº›ä¸é”™çš„ç»éªŒã€‚ç°åœ¨å¯¹ retile é—®é¢˜è¿›è¡Œæ›´å…·ä½“çš„é˜è¿°ï¼š

Conditionï¼šå¯¹äºä¸€ä¸ª gmem tensor xï¼Œä½¿ç”¨äº†ä¸¤ç§ partition æ–¹å¼ï¼ˆe.g. ä¸ä¸€æ ·å¤§å°çš„ tilerï¼‰ï¼Œ`partition_A` & `partition_C`ï¼Œåˆ’åˆ†è¿‡åæ¯ä¸ªçº¿ç¨‹æ‰€è·å¾—çš„æ•°æ®åˆ†åˆ«ä¸º `gA` å’Œ `gC`ï¼Œå¹¶ä¸”å·²ç»ç”³è¯·äº† register `rA = make_fragment_like<AType>(gA)` ç”¨äº copy `gA`

Targetï¼šä»¥æœ€å°ä»£ä»·æ„å»º `rC`

æœ‰ä¸‰ä¸ªä¸ä¸€æ ·çš„æ€è·¯ï¼ˆåŒ…å«é”™è¯¯æ€è·¯ï¼‰ï¼Œæˆ‘éƒ½æ¥åˆ†æä¸€ä¸‹ï¼š

1. ç›´æ¥ä½¿ç”¨ `gC` çš„ shape å’Œ `rA` çš„æ•°æ®

   ```cpp 
   rC = make_tensor(rA.data(), make_layout(gC.shape()))
   ```

   è¿™æ˜¾ç„¶æ˜¯è¡Œä¸é€šçš„ï¼Œ`gC` shape æ‰€ç”Ÿæˆçš„ layout æ˜¯ä¸€ä¸ª natural layoutï¼Œå…¶ stride å’ŒçœŸæ­£çš„ `rC` æ˜¯ä¸ä¸€æ ·çš„

2. ä½¿ç”¨ `make_fragment_like` æ„å»º `rC`

   ```cpp
   rC = make_fragment_like<AType>(gC)
   ```

   è¯¥æ–¹æ³•çš„ç¡®èƒ½å¤Ÿè·å¾—æ­£ç¡®çš„ `rC` layoutï¼Œä½†æ˜¯ä¼šé¢å¤–ç”³è¯·å¯„å­˜å™¨ï¼Œé€ æˆèµ„æºæµªè´¹ã€‚å¦‚æœæˆ‘ä»¬çŸ¥é“ `make_fragment_like` è®¡ç®— `rC` layout çš„æ–¹æ³•ä¹Ÿæ˜¯å¯è¡Œçš„

3. æ„å»º `gC coord -> gA coord` çš„æ˜ å°„ï¼Œåˆ©ç”¨ compose è·å¾— `rC coord -> offset` æ˜ å°„ï¼Œè¯¥æ˜ å°„å³ä¸ºæ­£ç¡®çš„ `rC` layout

   é¦–å…ˆæˆ‘ä»¬æ¥çœ‹å‡ ä¸ª tensor layout æ‰€ä»£è¡¨çš„æ˜ å°„

   - `gA` layout æ˜¯ `gA coord -> gmem offset`ï¼Œå³ tensor coordinate åˆ° gmem offset çš„æ˜ å°„
   - `gC` layout æ˜¯ `gC coord -> gmem offset`ï¼Œç±»ä¼¼ `gA`
   - `rA` layout æ˜¯ `rA coord -> rmem offset`ï¼Œå³ tensor coordinate åˆ° register offset çš„æ˜ å°„ï¼Œå…¶ä¸­ `rA` çš„ shape å’Œ `gA` æ˜¯ä¸€è‡´çš„
   - `rC` layout æ˜¯ `rC coord -> rmem offset`ï¼Œç±»ä¼¼ `rA`

   æˆ‘ä»¬æ„å»º `gC coord -> gA coord` çš„æ¡¥æ¢å°±æ˜¯ï¼š`gA & gC` æœ‰ç€ç›¸åŒçš„ gmem offset domainï¼Œå³ä»–ä»¬çš„æ•°æ®æ˜¯ä¸€æ ·çš„ï¼Œæ­¤æ—¶æˆ‘ä»¬å¯ä»¥é€šè¿‡ inverse + compose æ„å»ºæ˜ å°„

   ```cpp
   // gmem offset -> gA coord
   inv_gA = left_inverse(gA)
   // gC coord -> gA coord 
   gC_to_gA = inv_gA.compose(gC) // gC -> gmem -> gA
   ```

   æœ‰äº† `gC -> gA` çš„æ˜ å°„è¿‡åï¼Œç›´æ¥åˆ©ç”¨ compose `gA -> rmem offset` çš„æ˜ å°„å³å¯å®Œæˆ `gC -> rmem offset` layout çš„æ„å»ºï¼Œå› ä¸º `gC` å’Œ `rC` æœ‰ç›¸åŒçš„ shapeï¼Œæ‰€ä»¥å¾—åˆ°çš„å°±æ˜¯ `rC` çš„ layout

   ```cpp
   // rA & gA has the same shape
   // gC -> (gA = rA) -> rmem offset
   rC = rA.compose(gC_to_gA)
   ```

**è¡¥å……ï¼ˆ2025/10/31ï¼‰ï¼šmma tv layout solved by product & inverse**

ä»¥ä¸Šä¾‹å­éƒ½éœ€è¦æœ‰ä¸€ä¸ªå‰æï¼šä¸åŒçš„ partition è¿‡åï¼Œthread æ‰€è·å¾—çš„æ•°æ®éƒ½æ˜¯ç›¸åŒçš„ã€‚è¿™ä¸ªå‰æå¦‚ä½•ç¡®ä¿æ»¡è¶³ï¼Ÿæˆ‘å¼€å§‹å¯¹ mma layout è¿›è¡Œäº†æ›´å¤šçš„ç ”ç©¶ï¼Œæˆ‘å‘ç° mma layout åªä¸è¿‡æ˜¯åŒä¸€ç§æ¨¡å¼çš„å¤åˆ¶ç²˜è´´ï¼šä¸æ–­åœ°é‡å¤ä¸€ä¸ª 8x8 çš„ tileï¼Œå…¶ tv layout å¯å†™ä½œ

```python
# tv -> mn
mma_basic_layout = Layout(
    shape=[4, 8, 2],
    stride=[16, 1, 8]
)
```

<img src="CUDA Programming 8.1/image-20251104210802954.png" alt="image-20251104210802954" style="zoom:50%;" />

æˆ‘ä»¬å¯ä»¥æ¨¡ä»¿ `make_tiled_copy` ä¸­çš„æ–¹å¼ï¼Œæ¨å¯¼å‡ºè¿™ä¸ª tv -> mn layout

```cpp
// (m1, n1) -> tid
auto mn2tid = make_layout(make_shape(_8{}, _4{}), make_stride(_4{}, _1{}));
// (m2, n2) -> vid
auto mn2vid = make_layout(make_shape(_1{}, _2{}), make_stride(_0{}, _1{}));

// ((m2, m1), (n2, n1)) -> (tid, vid)
// raked product to make v comes first
// ((_1,_8),(_2,_4)):((_0,_4),(_32,_1))
auto mn2tv = raked_product(mn2tid, mn2vid); 

// inverse & with shape
// (tid, vid) -> (m, n)
auto tv2mn = left_inverse(mn2tv).with_shape(make_shape(_32{}, _2{}));
```

å…¶ä¸­ inverse è¿‡åï¼Œå¦‚ä½•ç¡®ä¿ `with_shape` ä¸€å®šæ˜¯æ­£ç¡®çš„ï¼Ÿä¸‡ä¸€ inverse è¿‡åçš„ shape æ˜¯ `(vid, tid)` å‘¢ï¼Ÿä¸ä¼šï¼Œä¸€å®šä¼šæ˜¯ `(tid, vid)`ï¼Œè¿™æ˜¯ç”±äº product & inverse çš„æ€§è´¨æ‰€å†³å®šçš„ï¼š

1. product ä¸­ï¼Œmn2vid ä¸­çš„ç»´åº¦æ‰€å¯¹åº”çš„ stride ä¸€å®šæ˜¯è¢« multiply çš„ä¸€æ–¹ï¼Œè¿™å°±å†³å®šäº† vid å¯¹åº”çš„ stride ä¼šæ˜¯æœ€å¤§çš„
2. inverse è¿‡å stride æœ€å¤§çš„ shape ä¼šåœ¨æœ€åï¼ˆè¯·å›çœ‹ inverse çš„æ¨å¯¼è¿‡ç¨‹ï¼‰

ä¸¤ä¸ªæ€§è´¨å†³å®šäº† inverse è¿‡åä¸€å®šä¼šæ˜¯ `(tid, vid)` çš„æ’åˆ—é¡ºåºï¼Œæ‰€ä»¥æˆ‘ä»¬ç”¨ `with_shape` èƒ½å¤Ÿå¾ˆæ–¹ä¾¿è¿›è¡Œ reshape

ç°åœ¨å¾—åˆ°äº† mma ä¸­çš„ basic tv -> mn layoutï¼Œé‚£ä¹ˆä¸Šå›¾ä¸­é‡å¤ 4 æ¬¡çš„ tv -> mn layout å¦‚ä½•å¾—åˆ°ï¼Ÿå¾ˆç®€å•ï¼Œæˆ‘ä»¬åœ¨å…¶ä¸­ä½¿ç”¨ä¸€ä¸ª blocked product é‡å¤ 4 æ¬¡å³å¯

```cpp 
// repeat (2, 2) mn -> tv
auto mn2tv_4x = blocked_product(mn2tv, make_layout(make_shape(_2{}, _2{})));
// inverse to get (t, v, 2, 2) -> (m, n)
// give all the repeat to v
// ((_4,_8),(_2,_2,_2)):((_32,_1),(_16,_8,_128))
auto tv2mn_2x = left_inverse(mn2tv_2x).with_shape(make_shape(_32{}, _8{}));
```

æ­£å¦‚ product å’Œ inverse çš„æ€§è´¨å¯¼è‡´ï¼Œé‡å¤çš„ mode ä¼šåœ¨ inverse ä¹‹åçš„ shape æ’åœ¨æœ€åã€‚æˆ‘ä»¬æœ‰ä¸€ä¸ª `(2, 2)` çš„ blocked productï¼Œä¸è¿‡æˆ‘ä»¬åˆ°åº•æ˜¯é‡å¤ 4 æ¬¡ tï¼Œè¿˜æ˜¯é‡å¤ 4 æ¬¡ vï¼Œè¿˜æ˜¯ tv å„è‡ªé‡å¤ä¸¤æ¬¡ï¼Ÿè¿™å°±éœ€è¦æ ¹æ®éœ€æ±‚è¿›è¡Œ permute & reshapeï¼Œåœ¨æ­¤æƒ…å½¢ä¸‹ï¼Œæ˜¯å°† v é‡å¤ 4 æ¬¡ï¼Œæ‰€ä»¥ç›´æ¥ç”¨ with shape å³å¯ï¼Œæœ€åå¾—åˆ°çš„ layout å’Œ mma traits ä¸­çš„ layout ä¸€æ¨¡ä¸€æ ·ğŸ‘

`with_shape` çš„å®ç°æœ¬è´¨æ˜¯ä¸€ä¸ª composeï¼Œè¿™ä¹ŸæŒ‡å¯¼æˆ‘ä»¬ï¼Œreshape å¯ä»¥ä½¿ç”¨ compose ç›´æ¥å®Œæˆï¼Œå°¤å…¶æ˜¯å¯¹æŸä¸€ä¸ª mode åš reshape çš„æ—¶å€™å¯ä»¥ç”¨ `compose(_, layout, ...)` æ¥è·³è¿‡å…¶ä»– modeã€‚æ³¨æ„å½“ `layout.compose()` ä¼ å…¥å¤šä¸ª layout çš„æ—¶å€™ä¼šè‡ªåŠ¨ä½¿ç”¨ `make_tile(layouts)` è¿›è¡Œ by mode composeã€‚æ‰€ä»¥å¯¹äº nested layout ä¸­çš„æŸä¸€ä¸ª mode è¿›è¡Œ reshape æ—¶ï¼Œä¹Ÿåº”å½“ä½¿ç”¨ `make_tile`

ç„¶è€Œå¯¹äº permute æ²¡æœ‰ä¼˜é›…çš„æ–¹æ³•ï¼Œåªæœ‰è€è€å®å®æ„å»ºæ–°çš„ tensor äº†

- `_` åœ¨ product, divide, compose å½“ä¸­çš„ä½œç”¨

  åœ¨ compose å½“ä¸­å…¶å®å°±æ˜¯è·³è¿‡æŸä¸ª modeï¼Œå¦å¤–æ²¡æœ‰ `make_layout(_ ,)`

  divideï¼Œåªæœ‰ `logical_divide(_, shape, ...)` æ˜¯è·³è¿‡æŸä¸€ä¸ª modeï¼Œå…¶ä»–çš„ divide éƒ½å¾ˆéš¾æˆåŠŸï¼Œ`zipped_divide` åªæœ‰é’ˆå¯¹ä¸¤ä¸ª shape çš„æ—¶å€™æ‰ä¼šæˆåŠŸ

  product æ— æ³•ä½¿ç”¨ `_` è¿›è¡Œè·³è¿‡ï¼Œä¸ç„¶ `_` ä¼šç›´æ¥è¿›å…¥åˆ° shape å½“ä¸­ï¼Œå¯ä»¥ä½¿ç”¨ä¹˜ 1 çš„æ–¹å¼æ¥è·³è¿‡ï¼Œæœ€åä½¿ç”¨ with shape è¿›è¡Œæ•´åˆ

## æ ¸å¿ƒä¼˜åŒ–

### å¤šçº§æµæ°´çº¿ (Double Buffer)

å¤šçº§æµæ°´çº¿åœ¨ [cute ä¹‹ GEMMæµæ°´çº¿](https://zhuanlan.zhihu.com/p/665082713) ä¸­å·²ç»ä»‹ç»åœ°æ¯”è¾ƒå®Œå–„äº†ï¼Œæˆ‘è¿™é‡Œå°†å…¶ä¸­è¯‘ä¸­ä¸€ä¸‹

<img src="CUDA Programming 8.1/v2-f9c13c984a5d8364e2d67e592cf7ddbf_1440w.jpg" alt="img" style="zoom:67%;" />

è§£é‡Šå›¾ä¸­å„ä¸ªæ¨¡å—çš„å«ä¹‰ï¼š

1. æµ…ç»¿è‰²é•¿æ–¹å½¢ä»£è¡¨ï¼šå…¨å±€å†…å­˜åˆ°å…±äº«å†…å­˜çš„æ•°æ®æ¬è¿ $G^i \rarr S^i$ ï¼Œä¸Šæ ‡ $i$ ä»£è¡¨çš„æ˜¯ç¬¬ $i$ ä¸ª Tile çš„æ•°æ®ï¼ˆæˆ‘ç§°ä¹‹ä¸ºå¤§ k å¾ªç¯ï¼‰

2. æµ…æ©™è‰²é•¿æ–¹å½¢ä»£è¡¨ï¼šå…±äº«å†…å­˜åˆ°å¯„å­˜å™¨çš„æ•°æ®æ¬è¿ $S_j \rarr R_j$ï¼Œä¸‹æ ‡ $j$ ä»£è¡¨çš„æ˜¯ç¬¬ $j$ ä¸ªå° k å¾ªç¯ï¼ˆTile å†…å¾ªç¯ï¼‰

3. æ·±ç»¿è‰²çš„é•¿æ–¹å½¢ä»£è¡¨ï¼šTiledMMA åˆ©ç”¨å¯„å­˜å™¨ä¸Šçš„æ•°æ®è¿›è¡ŒçŸ©é˜µè®¡ç®—

4. é»‘è‰²å®çº¿ä¹‹é—´ä»£è¡¨ï¼šå®Œæˆä¸€ä¸ª Tile çš„çŸ©é˜µè¿ç®—ï¼ˆå®Œæ•´çš„å° k å¾ªç¯ï¼‰ã€‚å¹¶ä¸”é»‘è‰²å®çº¿ä¸Šæ–¹ä½¿ç”¨äº†æ›²çº¿è™šçº¿è¿›è¡Œäº†è¿æ¥ï¼Œä»£è¡¨å®Œæˆäº†ä¸€ä¸ª Tile è®¡ç®—ä¹‹åç»§ç»­è®¡ç®—ä¸‹ä¸€ä¸ª Tile

5. é»‘è‰²è™šçº¿ä»£è¡¨ï¼šè¿›è¡Œ `cp_async_wait`ï¼Œç­‰å¾… shared memory æ¬è¿å®Œæ¯•

æ•´ä¸ªæµæ°´çº¿çš„å…³é”®æ­¥éª¤ï¼š

1. é¦–å…ˆå°† `Stage - 1` ä¸ªå…¨å±€å†…å­˜åˆ°å…±äº«å†…å­˜çš„åŠ è½½ä»»åŠ¡å¼‚æ­¥åœ°å‘å¸ƒå‡ºå»ï¼ˆå‘å¸ƒè¿‡åä¸è¿›è¡Œç­‰å¾…ï¼Œç›´æ¥æ‰§è¡Œä¹‹åçš„ä»»åŠ¡ï¼‰

2. ç­‰å¾… $S^0$ çš„æ•°æ®å®ŒæˆåŠ è½½

3. åœ¨è¿›å…¥å° k å¾ªç¯ä¹‹å‰ï¼Œé¦–å…ˆä» $S^0$ ä¸­å–å‡ºç¬¬ä¸€ä¸ªå° k å¾ªç¯æ‰€éœ€è¦çš„æ•°æ®ï¼Œå°†å…¶å‘é€åˆ°å¯„å­˜å™¨ä¸Š $S_0\rarr R_0$

4. æ­¤æ—¶æ­£å¼è¿›å…¥åˆ°å° k å¾ªç¯ï¼Œå¯ä»¥åˆ†ä¸º 4 ä¸ªè¦ç‚¹ï¼š

   1. å‘å°„å¼‚æ­¥è¯»å–æ–° Tile çš„ä»»åŠ¡è¯·æ±‚ï¼Œå³å›¾ä¸­çš„ $G^3 \rarr S^3$
   2. ä»å…±äº«å†…å­˜ä¸­å¼‚æ­¥è¯»å–ä¸‹ä¸€ä¸ªå° k å¾ªç¯æ‰€éœ€è¦çš„æ•°æ® $S_j\rarr R_j$
   3. æ‰§è¡Œç¬¬ä¸€ä¸ªå° k å¾ªç¯çŸ©é˜µè¿ç®—
   4. é‡å¤æ­¥éª¤ 2~3 ç›´åˆ°å½“å‰å° k å¾ªç¯å®Œæˆ

   éœ€è¦æ³¨æ„çš„æ˜¯ï¼Œåœ¨åšæœ€åä¸€ä¸ªå° k å¾ªç¯æ—¶ï¼Œæˆ‘ä»¬éœ€è¦è¯»å–ä¸‹ä¸€ä¸ª Tile ä¸­çš„ç¬¬ä¸€ä¸ªå° k å¾ªç¯æ•°æ®ï¼Œè¯¥æ“ä½œéœ€è¦ä½¿ç”¨ `cp_async_wait ` æ¥ä¿è¯ä¸‹ä¸€ Tile çš„æ•°æ®å·²ç»å®Œå…¨åŠ è½½åˆ° shared memory å½“ä¸­ã€‚è¿™ä¹Ÿæ˜¯å›¾ä¸­çš„è™šçº¿æ‰€è¡¨è¾¾çš„å«ä¹‰

æˆ‘ä»¬ä¹Ÿç»å¸¸å¬è¯´ double buffer è¿™ä¸ªè¯ï¼Œå…¶å®å°±æ˜¯å¤šçº§æµæ°´çº¿çš„ä¸€ä¸ªç‰¹ä¾‹ï¼Œå³æµæ°´çº¿çš„çº§æ•°ç­‰äº 2ï¼Œçº§æ•°æ•°é‡å°±ç­‰äº buffer æ•°é‡ã€‚åœ¨ä¸Šå›¾æ‰€ç¤ºçš„æµæ°´çº¿ä¸­ï¼Œshared memory æµæ°´çº¿çº§æ•°ä¸º 4ï¼Œregister memory æµæ°´çº¿çº§æ•°ä¸º 5

### Swizzle

[cute ä¹‹ Swizzle](https://zhuanlan.zhihu.com/p/671419093) å·²ç»å°† swizzle å°†å¾—ç‰¹åˆ«æ¸…æ¥šäº†ã€‚è¿™æ®µè¯æå…¶æœ¬è´¨

> å›é¡¾ä¹‹å‰çš„ä»‹ç»æˆ‘ä»¬çŸ¥é“æè¿°é€»è¾‘ç©ºé—´æˆ‘ä»¬å¯ä»¥ä½¿ç”¨ [Layoutï¼ˆæœ¬è´¨æ˜¯å‡½æ•°ï¼‰](https://zhuanlan.zhihu.com/p/661182311)ï¼Œè€Œä¸ºäº†é¿å… bank å†²çªï¼Œcute ä¸­å®šä¹‰äº† swizzle æŠ½è±¡ï¼Œswizzle çš„æœ¬è´¨ä¹Ÿæ˜¯å‡½æ•°ï¼Œswizzle ä½œç”¨åœ¨ layout ä¸Šï¼Œå³å‡½æ•°ä½œç”¨åœ¨å‡½æ•°ä¸Šï¼Œå¤åˆå‡½æ•°å¤åˆçš„å®šä¹‰ã€‚Layout çš„ä½œç”¨æ˜¯ç»™å®šåæ ‡è¿”å› offsetï¼Œè€Œ swizzle çš„ä½œç”¨åˆ™æ˜¯ç»™å®š offset è¿”å› bank conflict free çš„ offsetã€‚å³
> $$
> offset_{\text{no-conflict}}=Swizzle(Layout(coord))
> $$

é€šè¿‡ swizzle è·å¾—äº†æ–°çš„ layoutï¼Œå°† (M, N) -> offset çš„ä½ç½®è¿›è¡Œæ”¹å˜ã€‚æ‰€ä»¥å½“åœ¨è¿›è¡Œ read & write æ—¶ï¼Œä¼šå°†æ•°æ®è¯»å†™åˆ° swizzled position ä»è€Œé¿å… bank conflict

å¹¶ä¸” swizzle (æ™ƒåŠ¨/æ‘‡åŠ¨) è¿™ä¸ªåå­—ç‰¹åˆ«çš„å½¢è±¡ï¼Œæƒ³è±¡ä½ æ­£åœ¨å‘ tensor `x` çš„æŸä¸ª coord `(m, n)` å†™å…¥æ•°æ®

```c++
x(m, n) = 1.0
```

å®ƒæœ¬æ¥è¯¥åœ¨ `layout(coord)` ä½ç½®å†™å…¥è¯¥æ•°æ®ï¼Œç»“æœ swizzle äº†ä¸€ä¸‹ï¼Œå†™åˆ°äº† `swizzle(layout(coord))` ä½ç½®ã€‚ç‰©ç†ä½ç½®å¯¹äºè¯»å’Œå†™å…¶å®æ˜¯æ— æ„Ÿçš„ï¼Œå› ä¸ºè¯»å’Œå†™æ“ä½œçš„æ˜¯ tensor coord `(m, n)`

```c++
print(x(m, n))	// 1.0
```

swizzle ä¸åŒäºæ™®é€šçš„ layout algebraï¼Œæ²¡åŠæ³•ç”¨ä¹‹å‰çš„ composition æ¥ç»Ÿä¸€è¡¨è¾¾ï¼Œä½†å…¶æœ¬è´¨ä»ç„¶æ˜¯å‡½æ•°æ˜ å°„ã€‚é€šè¿‡ M, B, S ä¸‰ä¸ªå‚æ•°æ¥å®Œå…¨è¡¨ç¤ºã€‚æœ€å°å•å…ƒä¸º $2^M$ï¼Œè€Œè¿™ä¸ªå•å…ƒå°±æ˜¯ä» layout offset é¡ºåºè¿›è¡Œ group å’Œæ’åº

swizzle ä¼¼ä¹ç»™æˆ‘ä¸Šé¢çš„è¿ç»­æ€§åˆ†æå¸¦æ¥äº†çŸ›ç›¾ï¼šswizzle ä¼šæ‰“ä¹±æ•°æ®çš„è¿ç»­æ€§ï¼Œä½†å¦‚æœä»¥ $2^M$ ä¸ºå•ä½çš„è¯ï¼ŒåŸºæœ¬çš„è¿ç»­æ€§è¿˜æ˜¯æœ‰ä¿éšœçš„ã€‚ä¾‹å¦‚ $2^3$ ä¸ºå•ä½çš„è¯ï¼Œé‚£ä¹ˆè¿ç»­ 8 ä¸ªæ•°æ®åˆ™éƒ½ä¼šæ˜¯è¿ç»­çš„ï¼Œè¿™å°±èƒ½æ»¡è¶³ ldmatrix çš„è¿ç»­æ€§è¦æ±‚

Swizzle å…·ä½“çš„è®¡ç®—è¿‡ç¨‹åœ¨è¿™é‡Œä¸‹ä¸æ•´ç†ï¼Œåœ¨ä¹‹åç”¨ Swizzle è§£å†³ bank conflict å¤„å†è¯¦ç»†è¯´æ˜ï¼Œç†è§£å…¶æ„ä¹‰ï¼Œå¹¶ä¸”çŸ¥é“å¦‚ä½•ç”¨ swizzle æ¥è§£å†³ä¸åŒæƒ…å†µçš„ bank conflict

#### Bank Conflict

é¦–å…ˆå®šä¹‰ä¸¤ä¸ªæ¦‚å¿µï¼š

1. shared memory bank

   å…±äº«å†…å­˜è¢«åˆ’åˆ†ä¸ºå¤šä¸ªç‹¬ç«‹çš„ã€ç­‰å®½çš„å­˜å‚¨å•å…ƒï¼Œç§°ä¸º **Bank**ã€‚æ¯ä¸ª Bank çš„å®½åº¦ï¼š**4 bytesï¼ˆ32-bitï¼‰**ï¼ˆæ‰€æœ‰ç°ä»£ NVIDIA GPU å‡å¦‚æ­¤ï¼‰ã€‚Bank æ€»æ•°ï¼š**32 ä¸ª**ï¼ˆå¯¹åº”ä¸€ä¸ª Warp çš„ 32 ä¸ªçº¿ç¨‹ï¼‰

   æ¯ä¸ª Bank å¯ä»¥ç‹¬ç«‹è¯»å†™ï¼Œå› æ­¤ **32 ä¸ªçº¿ç¨‹å¯ä»¥åŒæ—¶è®¿é—® 32 ä¸ªä¸åŒçš„ Bank**ï¼ˆæ— å†²çªï¼‰ã€‚å¦‚æœå¤šä¸ªçº¿ç¨‹è®¿é—®åŒä¸€ä¸ª Bank çš„ä¸åŒåœ°å€ï¼Œåˆ™å‘ç”Ÿ **Bank Conflict**ï¼Œå¯¼è‡´è®¿é—®ä¸²è¡ŒåŒ–

2. phase

   **1 ä¸ª Phase** = ç¡¬ä»¶ä¸€æ¬¡æ€§å®Œæˆçš„ **128B æ•°æ®ä¼ è¾“**ï¼ˆ32 Banks Ã— 4Bï¼‰

   **çº¿ç¨‹å‚ä¸ Phase çš„æ–¹å¼**ï¼š

   | æ¯ä¸ªçº¿ç¨‹çš„è¯·æ±‚ä½å®½ | å¡«æ»¡ 128B æ‰€éœ€çš„çº¿ç¨‹æ•° | æ˜¯å¦å…¸å‹ä¼˜åŒ–   |
   | :----------------- | :--------------------- | :------------- |
   | 4Bï¼ˆ32-bitï¼‰       | 32 çº¿ç¨‹                | å¦ï¼ˆä½æ•ˆï¼‰     |
   | 8Bï¼ˆ64-bitï¼‰       | 16 çº¿ç¨‹                | éƒ¨åˆ†åœºæ™¯       |
   | 16Bï¼ˆ128-bitï¼‰     | 8 çº¿ç¨‹                 | **æ˜¯**ï¼ˆæœ€ä¼˜ï¼‰ |

   **ä¸ºä»€ä¹ˆ 8 çº¿ç¨‹ Ã— 16B æ˜¯æœ€ä¼˜çš„ï¼Ÿ**

   - å‡å°‘æŒ‡ä»¤æ•°ï¼ˆ1 æ¡ `LDG.128` ä»£æ›¿ 4 æ¡ `LDG.32`ï¼‰
   - æœ€å¤§åŒ–å¸¦å®½åˆ©ç”¨ç‡ï¼ˆå•æ¬¡ Phase å®Œæˆæ›´å¤šæ•°æ®æ¬è¿ï¼‰

   bank conflict è€ƒè™‘èŒƒå›´çš„æ˜¯ä¸€ä¸ª phase å†…ï¼Œä¸ä¼šè€ƒè™‘ä¸¤ä¸ª phase æˆ–æ›´å¤šï¼Œå› ä¸ºåŒæ—¶è€ƒè™‘ä¸¤ä¸ª phase ä¸€å®šä¼šäº§ç”Ÿ bank conflictï¼Œå› ä¸ºä¸€ä¸ª phase å°±æŠŠ bank å®½åº¦å¡«æ»¡äº†ï¼Œä¸¤ä¸ª phase ä¸­å¿…å®šæœ‰ä¸åŒçº¿ç¨‹æŒ‡å‘ç›¸åŒçš„ bank

   æ­£å¦‚æœ¬æ–‡ä¹‹å‰æ‰€ç¤ºçš„ ldmatrix ç¤ºæ„å›¾ï¼Œä¸€ä¸ªé»‘è‰²æ–¹æ¡† (8x8 half matrix) å°±æ˜¯ä¸€æ¬¡ phase è¯»å–

   <img src="CUDA Programming 8.1/v2-5a2257c2bea9b2f6652cfe579444f3bb_720w.webp" alt="img" style="zoom:67%;" />
   
   update 2025/07/19 è¡¥å……ä¸€ä¸‹ `LDG.128` ä¸åˆå¹¶è®¿é—®ä¹‹é—´çš„å…³ç³»
   
   > From Kimi
   >
   > **LDG128 æ˜¯å‘é‡åŒ–åŠ è½½æŒ‡ä»¤ï¼Œå¤©ç„¶åˆ©äºåˆå¹¶è®¿å­˜**ã€‚åœ¨ CUDA ä¸­ï¼Œ**ä¸€ä¸ª warpï¼ˆ32çº¿ç¨‹ï¼‰å¦‚æœä½¿ç”¨ LDG.128 è¿ç»­è®¿é—®å†…å­˜åœ°å€**ï¼Œåˆ™ï¼š
   >
   > - æ¯ä¸ªçº¿ç¨‹è¯·æ±‚ 16 Byteï¼›
   > - æ•´ä¸ª warp è¯·æ±‚ 32 Ã— 16 = **512 Byte**ï¼›
   > - å¦‚æœåœ°å€å¯¹é½ä¸”è¿ç»­ï¼Œè¿™ 512 Byte å¯ä»¥åˆå¹¶ä¸º **4 æ¬¡ 128 Byte çš„äº‹åŠ¡**ï¼ˆ512/128 = 4ï¼‰ã€‚
   >
   > è¿™**æå¤§æé«˜äº†åˆå¹¶åº¦ï¼ˆcoalescing degreeï¼‰**ï¼Œå‡å°‘ memory transaction æ•°é‡ï¼Œæå‡å¸¦å®½åˆ©ç”¨ç‡ã€‚
   
   ä½¿ç”¨4æ¬¡ `LDG.32` ä»ç„¶å¯èƒ½ä»…ä½¿ç”¨åœ¨ 4 æ¬¡ 128 Byte çš„å†…å­˜äº‹åŠ¡å®Œæˆï¼Œä½†æ˜¯ç›¸æ¯” `LDG.128` ä¼šä½¿ç”¨æ›´å¤šçš„æŒ‡ä»¤ï¼Œè¿™ä¹Ÿä¼šæ¶ˆè€—æ›´å¤šçš„æ—¶é—´ã€‚æ‰€ä»¥å°½å¯èƒ½ä½¿ç”¨ `LDG.128` æŒ‡ä»¤

åœ¨ reed zhihu ä¸­æœ‰ä¸€ä¸ªåˆ†æ bank conflict çš„æ€è·¯

> å®Œæ•´çš„512byteéœ€è¦4ä¸ªphaseæ‰èƒ½å®Œæˆè®¿é—®ã€‚**è¿™ç§æƒ…å†µä¹Ÿå¯ä»¥çœ‹ä½œæ˜¯ï¼šshared memoryåŸºæœ¬å•å…ƒä¸º16byteï¼Œæ€»bankæ•°ä¸º8ï¼Œå†²çªä¸å¦çš„åˆ†æä¸åœ¨æ˜¯32çº¿ç¨‹ï¼Œè€Œå˜æˆ4ä¸ªphaseä¸­çš„ä¸åŒçº¿ç¨‹ã€‚å¦‚æœé‡‡ç”¨64bitçš„è®¿é—®å½¢å¼ï¼Œåˆ™ç›¸åº”çš„åŸºæœ¬å•å…ƒå¯ä»¥çœ‹ä½œæ˜¯8byteï¼Œæ€»bankæ•°ç›®ä¸º16ï¼Œå†²çªä¸å¦çš„æ¡ä»¶å˜æˆä¸¤ä¸ªphaseå†…çš„çº¿ç¨‹æ˜¯å¦å†²çªã€‚**æ•´ä½“ä¸Šshared memoryç©ºé—´å¯ä»¥çœ‹ä½œäºŒç»´å­˜å‚¨ç©ºé—´ï¼Œå…¶ä¸­åˆ—æ–¹å‘è¡¨ç¤ºbankæƒ…å†µï¼Œè¡Œæ–¹å‘è¡¨ç¤ºè‡ªç”±å®šä¹‰çš„å¤§å°ã€‚

æˆ‘ä»¬å¯ä»¥ä»ä¸åŒçš„ç²’åº¦æ¥æ„å»ºç®€åŒ–è¿‡åçš„ shared memory æ¨¡å‹ï¼Œæ–¹ä¾¿æˆ‘ä»¬åˆ†æã€‚ç”¨è¿™ä¸ªæ¨¡å‹æ¥åˆ†æä¸€ä¸ª 16x16 or 16x64 size çš„çŸ©é˜µè¯»å†™

**æ‰€ä»¥Bank Conflictæ•°é‡å…¶å®å¯ä»¥ç­‰ä»·çš„ç†è§£ä¸ºï¼Œåœ¨ä¸€ä¸ªPhaseå†…éœ€è¦é¢å¤–å¤šå°‘è®¿å­˜æ¬¡æ•°**ã€‚From [zhihu](https://www.zhihu.com/question/667972067/answer/43935974172)

ç†è§£ swizzle ä»¥åŠå…¶ä½¿ç”¨éœ€è¦å¯¹å¤šä¸ªæ¦‚å¿µè¿›è¡Œç†Ÿæ‚‰ã€‚ç½‘ç»œä¸Šçš„æ•™ç¨‹æ¯ä¸€ä¸ªéƒ½æœ‰è‡ªå·±å¯¹ swizzle çš„å®šä¹‰å’Œç†è§£ï¼Œæˆ‘ç»“åˆäº†ä¸‰ç¯‡ blog æ€»ç»“å‡ºè‡ªå·±å¯¹ swizzle çš„ç†è§£ï¼š

1. [LeiMao-CuTe Swizzle](https://leimao.github.io/blog/CuTe-Swizzle/)ï¼Œæœ€ä¸ºä¸¥è°¨çš„ blogï¼Œç»™å‡ºäº†å‡†ç¡®æ¦‚å¿µï¼Œå¹¶ä¸”æœ‰å®é™…ä¾‹å­ä¸è®¡ç®—è¿‡ç¨‹ï¼Œèƒ½å¤Ÿæ¨å¯¼å‡ºä¸€èˆ¬ swizzle å‚æ•°çš„è®¡ç®—å…¬å¼
2. [Swizzle æœ¬è´¨æ€è€ƒ](https://zhuanlan.zhihu.com/p/32954684694)ï¼Œç»™å‡ºäº†é€»è¾‘è¡Œåˆ—å’Œç‰©ç†è¡Œåˆ—çš„æ€è€ƒæ¨¡å¼
3. [å®ç”¨ Swizzle æ•™ç¨‹ç³»åˆ—](https://zhuanlan.zhihu.com/p/20579515046)ï¼Œæ˜¯ç¬¬äºŒç¯‡ blog çš„å‚è€ƒï¼Œæˆ‘ä¹Ÿåˆ—åœ¨è¿™é‡Œ

æˆ‘å°†æŒ‰ç…§ç”¨äº”ä¸ªéƒ¨åˆ†æ¥å™è¿° swizzle æ¦‚å¿µä»¥åŠå…¶ä½¿ç”¨æ–¹æ³•ï¼Œå¹¶åœ¨æœ€åç»™å‡ºè§£å†³ bank conflict çš„ä¸€èˆ¬æ€è·¯

1. Swizzle Argumentsï¼Œä»‹ç» swizzle æ¦‚å¿µ

2. Introduce Examplesï¼Œç”¨ä¾‹å­æ¥ç†Ÿæ‚‰ swizzle æ¦‚å¿µ

3. Logical & Physical viewï¼Œä»‹ç»é€»è¾‘ & ç‰©ç†çš„ä¸åŒè§†è§’æ¥çœ‹åˆ° swizzle bits

4. Common Examplesï¼Œåˆ©ç”¨é€»è¾‘ & ç‰©ç† offset åˆ†æä¸€äº›å¸¸è§ä¾‹å­

5. General Methodsï¼Œç»™å‡ºä¸€èˆ¬è§£å†³æ€è·¯

#### Swizzle in Bits

cutlass swizzle å…¶å®æ˜¯æŒ‰åœ°å€çš„ bit æ¥è§£é‡Šçš„ï¼Œå…¶æ³¨é‡Šå†™å¾—å…¶å®å¾ˆæ¸…æ¥šï¼Œä½†å¾ˆå®¹æ˜“è¢«å…¶è¿·æƒ‘çš„æ’ç‰ˆç»™è¿·æƒ‘äº†

```c++
// A generic Swizzle functor
/* 0bxxxxxxxxxxxxxxxYYYxxxxxxxZZZxxxx
 *                               ^--^ MBase is the number of least-sig bits to keep constant
 *                  ^-^       ^-^     BBits is the number of bits in the mask
 *                    ^---------^     SShift is the distance to shift the YYY mask
 *                                       (pos shifts YYY to the right, neg shifts YYY to the left)
 *
 * e.g. Given
 * 0bxxxxxxxxxxxxxxxYYYxxxxxxxZZZxxxx
 * the result is
 * 0bxxxxxxxxxxxxxxxYYYxxxxxxxAAAxxxx where AAA = ZZZ xor YYY
 */
```

swizzle ä¸€å…±æœ‰3ä¸ªå‚æ•°ï¼šM, S, Bã€‚åœ¨ reed çš„æ•™ç¨‹ä¸­åˆ†åˆ«è§£é‡Šä¸ºï¼šåŸºæœ¬å•å…ƒåŒ…å«çš„å…ƒç´ ï¼Œä¸€è¡ŒåŒ…å«çš„å•ä½å•å…ƒï¼Œæœ‰å¤šå°‘è¡Œã€‚è¿™å½“ç„¶æ˜¯æœ€ç›´è§‚çš„è§£é‡Šï¼Œä¸è¿‡ç°åœ¨æˆ‘ä»¬è¦å°†è¿™äº›å‚æ•°ç”¨ä¸€èˆ¬çš„ address æ¥çœ‹å¾…ã€‚è¿™é‡Œä¸€ä¸ª address æ˜¯ä¸€ä¸ª 32bit çš„æ•°æ®ï¼ˆå¯ä»¥æ•°ä¸€ä¸‹ï¼Œä¸Šé¢æ³¨é‡Šä¸€ä¸ªåœ°å€åŒ…å«äº† 32 ä¸ªå­—æ¯ï¼‰ï¼Œä¸‹é¢æ˜¯è‹±è¯‘ä¸­

1. `M or MBase`ï¼Œä¿æŒä¸å˜çš„ä½æ•°é‡

   ä¾‹å­ä¸­ç”¨äº† 4bitï¼Œä»£è¡¨ç€ä¸€ä¸ªåŸºæœ¬å•å…ƒåŒ…å« 16 ä¸ªå…ƒç´ ã€‚å…¶ä¸­çš„å­—æ¯éƒ½æ˜¯ä¸€ä¸ª bit å…¶å€¼ä¸º 0 or 1

2. `B or BBits`ï¼Œmask å½“ä¸­çš„ä½æ•°é‡

   ä¾‹å­ä¸­ç”¨äº† 3bitï¼Œæˆ‘ä»¬å¯ä»¥å°†å…¶ç›´è§‚è§£é‡Šä¸ºâ€œè¡Œå·â€

3. `S or SShift`ï¼Œéœ€è¦ä½ç§»çš„ä½æ•°é‡

   ä¾‹å­ä¸­ç”¨äº† 10 bitï¼Œæˆ‘ä»¬å¯ä»¥å°†å…¶ç›´è§‚è§£é‡Šä¸ºâ€œåˆ—å·â€

ä¾‹å­ä¸­çš„ç›´è§‚è§£é‡Šï¼šä¸€ä¸ªåŸºæœ¬å•å…ƒåŒ…å« 16 ä¸ªå…ƒç´ ï¼Œä¸€è¡ŒåŒ…å«äº† 1024 ä¸ªåŸºæœ¬å•å…ƒï¼Œä¸€å…±æœ‰ 8 è¡Œã€‚åœ¨è¿›è¡Œ swizzle è®¡ç®—æ—¶ï¼Œå…¶å®å°±æ˜¯ç”¨è¡Œå· `YYY` å’Œåˆ—å· `ZZZ` è¿›è¡Œäº†å¼‚æˆ–æ“ä½œï¼Œè·å¾—äº†æ–°çš„åˆ—å· `AAA`ã€‚è¿™é‡Œæœ‰ä¸€ä¸ªéšè—çš„é™åˆ¶ï¼š`S <= B`ï¼Œå¦åˆ™æ— æ³•æœ‰è¶³å¤Ÿçš„ä½å®Œæˆå¼‚æˆ–æ“ä½œ

å¼‚æˆ–æ“ä½œç”±äºå…¶å°é—­æ€§å’ŒåŒå°„æ€§ä¼šå°†æ•°æ®è¿›è¡Œå®Œç¾çš„é‡æ’ï¼Œå³ä¸ä¼šæœ‰å¤šä¸ªæ•°æ®æ’åˆ°ç›¸åŒä½ç½®ï¼Œä¹Ÿä¸ä¼šæœ‰æ•°æ®æ’å¸ƒåˆ°è§„å®šèŒƒå›´ä¹‹å¤–ã€‚ä¸‹é¢ç”¨ä¸€äº›åŸºæœ¬çš„ä¾‹å­æ¥çœ‹å¦‚ä½•åˆ©ç”¨ swizzle å°†æ•°æ®è¿›è¡Œé‡æ’ï¼Œä»è€Œé¿å… bank conflict

#### Introduce Examples

**Example 1**

è¯»å–ä¸€ä¸ª fp32 matrix ä¸­çš„ä¸€åˆ—ï¼Œmatrix layout ä¸º `Layout(shape=[32, 128], stride=[128, 1])`

shared memory bank ä¸€è¡Œèƒ½å¤Ÿè£…ä¸‹ 1024bit çš„æ•°æ®ï¼ŒçŸ©é˜µçš„ä¸€è¡Œæœ‰ 128 ä¸ª 32bit å…ƒç´ ï¼Œä¼šå¡«æ»¡ 4 è¡Œçš„ bankã€‚å‡è®¾æˆ‘ä»¬è¯»å–ç¬¬ä¸€åˆ—çš„æ•°æ®ï¼Œå„ä¸ªæ•°æ®çš„ offset æ ¹æ® layout algebra çš„è¿ç®—ä¸º

```python
128 * 0
128 * 1
128 * 2
...
128 * 31
```

ç”±äº `offset % 32` çš„ç»“æœéƒ½æ˜¯ 0ï¼Œæ‰€ä»¥è¿™äº›æ•°æ®éƒ½ä¼šè½åœ¨ bank0 çš„ä½ç½®ï¼Œä¼šå¼•èµ·éå¸¸ä¸¥é‡çš„ 32-way bank conflictã€‚è¯»å–å…¶ä»–åˆ—ä¹Ÿæ˜¯ç±»ä¼¼çš„æƒ…å†µ

ä¸è¿‡æˆ‘ä»¬å¯ä»¥é€šè¿‡ swizzle æ¥è§£å†³è¿™ä¸€ä¸ªé—®é¢˜ï¼š

1. `M = 1`ï¼Œä¸€ä¸ªåŸºæœ¬å•ä½åŒ…å« 1 ä¸ª fp32 å…ƒç´ 
2. `S = 7`ï¼Œä¸€è¡ŒåŒ…å« 128 ä¸ªåŸºæœ¬å•ä½
3. `B = 5`ï¼Œä¸€å…±æœ‰ 32 è¡Œ

æˆ‘ä»¬çš„ swizzle bit versionè¡¨ç¤ºå¦‚ä¸‹
$$
\underline{xxxxx}\ yy\underline {yyyyy}\ z
$$
ç¬¬ä¸€åˆ—çš„åˆ—å·ä¸º `00000000`ï¼Œ32è¡Œçš„è¡Œå·ä¸º `00000~11111`ï¼Œé€šè¿‡å¼‚æˆ–æ“ä½œå¯¹åº”çš„ 5bit å¾—åˆ°æ–°çš„åˆ—å·ï¼ˆå…¬å¼ä¸­åŠ ä¸‹åˆ’çº¿çš„éƒ¨åˆ†ï¼‰

```python
00000 xor 00000 = 0
00000 xor 00001 = 1
...
00000 xor 11111 = 31
```

æ­¤æ—¶ç¬¬ä¸€åˆ—çš„æ‰€æœ‰æ•°æ®é€šè¿‡ swizzle è¢«åˆ†é…åˆ°äº† 32 ä¸ªä¸åŒçš„ bankï¼Œå½»åº•è§£å†³äº† bank conflictã€‚å…¶ä»–åˆ—åŒç†å¯è¯

**Example 2**

åœ¨ Example 1 çš„åŸºç¡€ä¸Šï¼Œä½¿ç”¨å‘é‡åŒ–å†…å­˜è¯»å–ï¼ˆVectoriezed Memory Accessï¼‰ï¼Œè®©å•ä¸ªçº¿ç¨‹ä¸€æ¬¡æ€§è¯»å–æˆ–å†™å…¥è¿ç»­çš„å¤šä¸ªæ•°æ®å…ƒç´ ã€‚æ—¢ç„¶ä¸€ä¸ªçº¿ç¨‹è¯»å–çš„æ•°æ®å˜å¤šäº†ï¼Œé‚£ä¹ˆä¸€ä¸ª phase æ‰€åŒ…å«çš„çº¿ç¨‹æ•°é‡å°±ä¼šå‡å°‘ã€‚æ‰€ä»¥æˆ‘ä»¬è®¨è®ºçš„èŒƒå›´å˜ä¸ºï¼šç”¨ 8 ä¸ªçº¿ç¨‹ï¼Œæ¯ä¸€ä¸ªçº¿ç¨‹è¯»å– 4 ä¸ª fp32ï¼Œå³è¯»å– matrix å½“ä¸­çš„ä¸€ä¸ª (8, 4) åŒºåŸŸ

å¦‚æœæœªç»è¿‡ swizzleï¼Œé‚£ä¹ˆå°±ä¼šäº§ç”Ÿ 8-way bank conflictï¼Œæ¯ä¸€ä¸ªçº¿ç¨‹çš„èµ·å§‹åœ°å€éƒ½åœ¨ç›¸åŒçš„ bank å½“ä¸­

ç›´æ¥è®¡ç®— swizzle ä¸­çš„å‚æ•°ï¼Œå°±å¯ä»¥å°†è¿™äº›åœ¨ç›¸åŒ bank çš„åœ°å€ï¼Œé‡æ’åˆ°å…¶ä»–åœ°å€å½“ä¸­ $\underline{xxx}\ yy\underline {yyy}\ zz$

1. `M = 2` ä¸€ä¸ªåŸºæœ¬å•ä½åŒ…å« 4 ä¸ª fp32 å…ƒç´ 
2. `S = 5` ä¸€è¡ŒåŒ…å« 32=(128/4) ä¸ªåŸºæœ¬å•ä½
3. `B = 3` ä¸€å…±æœ‰ 8 è¡Œ

å¦å¤–å†å¼ºè°ƒä¸€ä¸ªâ€œæ˜¾è€Œæ˜“è§â€çš„äº‹æƒ…ï¼šé€šå¸¸äº§ç”Ÿ bank conflict çš„æƒ…å†µéƒ½æ˜¯åœ¨è®¿é—®â€œåˆ—â€æ–¹å‘ä¸Šï¼Œè€Œä¸ä¼šå‡ºç°åœ¨è®¿é—®â€œè¡Œâ€æ–¹å‘ä¸Šã€‚å› ä¸ºä¸€è¡Œä¸­çš„æ•°æ®æœ¬èº«å°±æ”¾åœ¨äº†ä¸åŒçš„ bank å½“ä¸­ï¼Œå¹¶ä¸”æˆ‘ä»¬è®¨è®ºçš„èŒƒå›´è¿˜æ˜¯ä¸€ä¸ª phaseï¼Œå³ 32 ä¸ª bank çš„æ€»å®½åº¦ï¼Œé‚£ä¹ˆåœ¨è®¿é—®è¿ç»­çš„â€œè¡Œâ€æ•°æ®æ—¶ï¼Œä¸€èˆ¬æ˜¯ä¸ä¼šå‘ç”Ÿå†²çªçš„

#### Logical & Physical view

åœ¨ä¸Šé¢ä¸¤ä¸ªä¾‹å­éƒ½ä½¿ç”¨äº†åŒä¸€ä¸ªçŸ©é˜µå½¢çŠ¶ï¼Œè€Œä¸”è¿™ä¸ªçŸ©é˜µå½¢çŠ¶çš„å®½åº¦æ­£å¥½å’Œ shared memory bank çš„å®½åº¦ä¸€è‡´ (1024bit)ï¼Œåœ¨å®é™…åº”ç”¨è¿‡ç¨‹ä¸­æˆ‘ä»¬ä¼šé‡åˆ°å„ç§ä¸åŒå½¢çŠ¶çš„çŸ©é˜µã€‚ä»–ä»¬æ”¾åˆ° shared memory å½“ä¸­å¹¶ä¸ä¼šåƒä¸Šé¢ä¾‹å­å½“ä¸­ä¸€æ ·æ­£å¥½åˆé€‚ã€‚æ‰€ä»¥è¿™ä¸€èŠ‚æˆ‘å°†é€šè¿‡ä¾‹å­æ¥ä»‹ç»å¦‚ä½•ä»é€»è¾‘è§†è§’è½¬ç§»åˆ°ç‰©ç†è§†è§’æ¥ç›´è§‚è®¡ç®— swizzle bits

**Example 1**

ä»¥ä¸€ä¸ª fp16 çš„ matrix ä¸ºä¾‹ï¼Œå…¶ matrix layout ä¸º `Layout(shape=[16, 16], stride=[16, 1])`ï¼Œçº¿ç¨‹è¯»å–æ–¹å¼ä»ç„¶æ˜¯è€å›¾çš„å·¦ä¾§æ‰€ç¤º

<img src="CUDA Programming 8.1/v2-5a2257c2bea9b2f6652cfe579444f3bb_720w.webp" alt="img" style="zoom:67%;" />

æˆ‘ä»¬å…ˆå†™ä¸€ä¸ªå…¶é€»è¾‘ä¸Šçš„ swizzle bits

1. `M = 3` ä¸€ä¸ªåŸºæœ¬å•ä½åŒ…å« 8 ä¸ª fp16 å…ƒç´ ï¼Œè¿™é‡Œæˆ‘ä»¬ä»ç„¶å‡è®¾æ˜¯ä½¿ç”¨ 128bit å‘é‡åŒ–è¯»å–
2. `S = 1` ä¸€è¡ŒåŒ…å« 2 ä¸ªåŸºæœ¬å•ä½
3. `B = 4` ä¸€å…±æœ‰ 16 è¡Œ

ç”¨ swizzle bits çš„æ–¹å¼æ¥çœ‹
$$
xxxx\ y\ zzz
$$
ä½†è¿™æ ·æ¥çœ‹æˆ‘ä»¬å¾ˆéš¾çœ‹å‡ºå’Œ bank conflict ä¹‹é—´çš„å…³ç³»ã€‚æ­¤æ—¶æˆ‘ä»¬è¦ä»¥ç‰©ç†ä¸Šçš„ swizzle bits æ¥çœ‹å¾…ã€‚memory bank ä¸€è¡Œæœ‰ 1024bit å°†åŒ…å« 8 ä¸ªåŸºæœ¬å…ƒç´ ï¼Œå³ `S = 3`ï¼Œå†å›åˆ° Bank Conflict å°èŠ‚çš„æœ«å°¾ï¼Œå°±èƒ½æ˜ç™½ reed å¯¹äº bank çš„ä¸€ç§é€»è¾‘æŠ½è±¡ï¼šæ­¤æ—¶æˆ‘ä»¬å¯ä»¥è®¤ä¸ºä¸€å…±æœ‰ 8 ä¸ªé€»è¾‘ bank

æˆ‘ä»¬å°†è¿™ä¸ª swizzle bits ä¿®æ”¹ä¸ºå¦‚ä¸‹ï¼š`B=2, S=3, M=3`ï¼Œç›¸å½“äºä» B æŒªäº†ä¸¤ä¸ª bit åˆ° S å½“ä¸­
$$
xx\ xxy\ zzz
$$
æ­¤æ—¶æˆ‘ä»¬å¯ä»¥çœ‹åˆ°ï¼Œ$xyy$ è¿™ 3bit å°±å¯¹åº”äº† bank çš„ä¸€æ•´è¡Œï¼Œå³ 8 ä¸ªé€»è¾‘ bankã€‚å½“ $xxy=000$ æ—¶å°±ä»£è¡¨äº†é€»è¾‘ bank 0ï¼Œæ­¤æ—¶å¯¹äºå‰é¢ä¸¤ä¸ª bit $xx$ çš„ä»»æ„å€¼ï¼Œä»–ä»¬éƒ½å±äºåŒä¸€ä¸ªé€»è¾‘ bankï¼Œæ‰€ä»¥ä¼šäº§ç”Ÿ bank conflictï¼å†ä»é€»è¾‘è§†è§’æ¥çœ‹ï¼Œæ¯ 4 è¡Œä¼šå æ®ä¸€æ•´è¡Œçš„ bank å®½åº¦ï¼Œç¬¬ 0ï¼Œ4ï¼Œ8ï¼Œ12 è¡Œçš„æ•°æ®éƒ½ä¼šè½åœ¨åŒä¸€ä¸ª bank å½“ä¸­

ç°åœ¨æˆ‘ä»¬éœ€è¦è€ƒè™‘çº¿ç¨‹è¯»å–çš„æ–¹å¼äº†ï¼Œå› ä¸ºæˆ‘ä»¬åªè€ƒè™‘ä¸€ä¸ª phase çš„è¯»å–ï¼Œåœ¨æœ¬ä¾‹å½“ä¸­ï¼Œä¸€ä¸ª phase è¯»å– (8, 8) åŒºåŸŸçš„çŸ©é˜µï¼ŒæŒ‰ç…§ swizzle bits æ¥ç®—çš„è¯æ˜¯ (8, 1) ä¸ªå•ä½ï¼Œå³åŸæ¥çš„ $xxxx$ 4bit è¡¨ç¤º 16 è¡Œï¼Œæˆ‘ä»¬ç°åœ¨åªè€ƒè™‘ 8 è¡Œ $xxx$
$$
\cancel xx\ xxy\ zzz
$$
ç°åœ¨å¯ä»¥çœ‹åˆ°ç›®å‰æ˜¯ç¬¬ 0ï¼Œ4 è¡Œå°±ä¼šäº§ç”Ÿ 2-way bank conflictï¼Œæˆ‘ä»¬ç›´æ¥åœ¨è¿™ä¸ªä½ç½®ä¸Šè¿›è¡Œ xor æ“ä½œï¼ŒæŠŠ bank conflict è§£å†³
$$
\underline x \ xx\underline y\ zzz
$$
æ­¤æ—¶æˆ‘ä»¬çš„ swizzle è¡¨ç¤ºä¸º `Swizzle<B=1, S=3, M=3>` å°±å¯ä»¥æŠŠè¿™äº›å†²çªç»™è§£å¼€

**Example 2**

åœ¨ **Example 1** å½“ä¸­æˆ‘ä»¬è¯»å–çš„æ˜¯ä¸€ä¸ª (16, 16) çš„çŸ©é˜µï¼Œé‚£ä¹ˆå¦‚æœæˆ‘ä»¬è¯»å–çš„æ˜¯ä¸€ä¸ª (16, 32) å¤§å°çš„çŸ©é˜µï¼Œä¹Ÿæ˜¯ä¸€ä¸ª phase è¯»å– (8, 8) åŒºåŸŸå¤§å°çš„æ•°æ®ï¼Œåº”è¯¥é‡‡ç”¨æ€æ ·çš„ swizzle å‘¢ï¼Ÿ

æŒ‰ç…§ä¸Šé¢çš„åˆ†ææˆ‘ç›´æ¥æŠŠè¿™ä¸ª swizzle bits å†™å‡º
$$
\cancel x \underline{xx}\ x\underline{yy}\ zzz
$$
æ­¤æ—¶æˆ‘ä»¬çš„ swizzle è¡¨ç¤ºä¸º `Swizzle<B=2, S=3, M=3>`ï¼Œç›¸æ¯”ä¸Šä¸€ä¸ªä¾‹å­å¤šäº†ä¸€ä½çš„ mask bitï¼Œå› ä¸ºçŸ©é˜µçš„ä¸€è¡Œä¼šå ä¸€åŠçš„ bankï¼Œæˆ‘ä»¬è¿™æ ·çš„è¯»å–æ–¹å¼ä¼šäº§ç”Ÿ 4-way bank conflictï¼Œéœ€è¦åˆ†é…åˆ° 4 ä¸ªä¸åŒçš„ bank å½“ä¸­ï¼Œæ‰€ä»¥ mask bit éœ€è¦ä¸º 2

è¿™é‡Œä¼¼ä¹å‡¸æ˜¾å‡ºäº†ä¸€ä¸ªè§„å¾‹ï¼š$y$ çš„æ•°é‡å’Œ `B` æ˜¯ä¸€è‡´çš„ï¼Œè¿™æ˜¯åˆç†çš„ã€‚å› ä¸º $y$ çš„æ•°é‡å†³å®šäº†ä¸€è¡Œæ•°æ®å æ® bank çš„æ¯”ä¾‹ï¼Œåœ¨ bank æ‰€ä»£è¡¨çš„è¿™å‡ ä¸ª bit ä¸­ï¼Œæ”¾å…¥å¤šå°‘ $y$ bit å°±ä¼šæŒ¤å‡ºå¤šå°‘ $x$ bitï¼ŒæŒ¤å‡ºçš„ $x$ bit å°±ä¼šå½¢æˆ bank conflictï¼ˆç”± phase æ­£å¥½å æ®ä¸€è¡Œ bank ä¿è¯ï¼‰

```python
# 1 phase have 3 bit to occupy the bank
xxx
# put in 1 y bit, get out 1 x bit
x xxy
# put in 2 y bit, get out 2 x bit
xx xyy
# put in 3 y bit, get out 3 x bit
xxx yyy
# more y bit won't increase mask x bit
xxxyy yyy
```

#### General Methods

æˆ‘ç›´æ¥ç»™å‡ºæˆ‘æ€»ç»“çš„ swizzle å…¬å¼

1. `M` æ˜¯æœ€å¥½è®¡ç®—çš„å‚æ•°ï¼Œæ ¹æ®å‘é‡åŒ–è¯»å–çš„æƒ…å†µå†³å®š

2. `S` åº”è¯¥åˆ†ä¸¤ç§æƒ…å†µè®¨è®ºï¼Œå‡è®¾ä¸€è¡Œæ•°æ®å…ƒç´ ä¸º `X`ï¼Œæ¯ä¸ªå…ƒç´ ä¸º `k` bit

   1. ä¸€è¡Œæ•°æ®æœªå æ»¡ bankï¼š`S` å°†è®¡ç®—ä¸€ä¸ª bank ä¼šåŒ…å«å¤šå°‘åŸºæœ¬å•å…ƒ
      $$
      S=\log_2{\frac{1024}{kÂ·2^M}}
      $$

   2. ä¸€è¡Œæ•°æ®å·²å æ»¡ bankï¼š`S` å°†è®¡ç®—ä¸€è¡Œå…ƒç´ ä¼šåŒ…å«å¤šå°‘åŸºæœ¬å•å…ƒ
      $$
      S=\log_2{\frac{X}{2^M}}
      $$

   æ‰€ä»¥ä¸¤ä¸ªå…¬å¼åˆæˆä¸€ä¸ªå…¬å¼
   $$
   S=\log_2{\frac{\max(1024,XÂ·k)}{kÂ·2^M}}
   $$

3. `B` çš„è®¡ç®—åŒæ ·ä¹ŸæŒ‰ç…§ `S` ä¸€æ ·åˆ†ä¸¤ç§æƒ…å†µè®¨è®º
   $$
   B=\log_2{\max(2^M, \frac{1024}{kÂ·2^M})}
   $$
   è¿™é‡Œæ²¡æœ‰è€ƒè™‘å¤šç§è®¿å­˜æ¨¡å¼ï¼Œè€Œæ˜¯ç›´æ¥è€ƒè™‘ä¸€ä¸ª phase ä¸­ï¼Œæ¯ä¸ªçº¿ç¨‹éƒ½æ˜¯æŒ‰ç…§åˆ—æ’å¸ƒè¯»å†™æ•°æ®ï¼Œæ²¡æœ‰å‘è¡Œæ–¹å‘çš„æ›´å¤šæ’å¸ƒï¼Œéƒ½æ˜¯å•åˆ—çš„ã€‚ è¿™æ˜¯å› ä¸ºåœ¨è¡Œæ–¹å‘ä¸Šè¿›è¡Œæ’å¸ƒæ›´ä¸ä¼šäº§ç”Ÿ bank conflictï¼Œæ‰€ä»¥ä½¿ç”¨è¯¥ `B` å€¼ä¹Ÿèƒ½æ»¡è¶³å…¶ bank conflict free çš„è¦æ±‚

   å¦å¤–æˆ‘ä»¬å¹¶ä¸åœ¨æ„æ•°æ®æœ‰å¤šå°‘è¡Œï¼Œå› ä¸ºæœ‰æ›´å¤šçš„è¡Œæ•°ï¼Œåªæ˜¯å¢åŠ äº† $x$ bit çš„æ•°é‡ï¼Œå¹¶ä¸æ”¹å˜ mask bitã€‚è¿™äº›å¤šä½™çš„ $x$ bit å°±ä¼šåƒä¹‹å‰çš„ä¾‹å­ä¸­ç›´æ¥è¢«åˆ’æ‰ $\cancel x$

åœ¨ä¹‹åçš„ hgemm å®è·µä¸­ï¼Œæˆ‘ä»¬ä¼šå¯¹ä¸€ä¸ª (128, 32) çš„ block tile è¿›è¡Œè¯»å†™ï¼Œä½¿ç”¨ 128bit çš„å‘é‡åŒ–è¯»å–ï¼Œæ ¹æ®å…¬å¼å¾—åˆ° `Swizzle<B=2, S=3, M=3>`

update 2025/10/20 åœ¨ zhihu ä¸Šä¹Ÿçœ‹åˆ°ä¸€ä¸ªæ¨å¯¼ swizzle çš„ [repo](https://github.com/melonedo/algebraic-layouts) å¯ä»¥çœ‹ä¸‹å’Œæˆ‘çš„å…¬å¼æ˜¯å¦ä¸€è‡´

### Epilogue

åœ¨è®¡ç®—å®Œæˆåï¼Œæˆ‘ä»¬éœ€è¦å°†ç´¯åŠ å™¨ï¼ˆå¯„å­˜å™¨ï¼‰ä¸­çš„ç»“æœï¼Œå…¨éƒ¨éƒ½è¿è¾“åˆ° global memory å½“ä¸­å­˜å‚¨èµ·æ¥ã€‚ä½†ç›´æ¥å®Œæˆè¿™ä»¶äº‹å¹¶ä¸æ˜¯æœ€ä¼˜é€‰é¡¹ï¼Œå› ä¸ºä¼šé€ æˆä¸è¿ç»­çš„æ•°æ®å†™å…¥ï¼ˆå¦‚ä¸‹å›¾ï¼‰ï¼Œè¿™æ ·ä¼šå¯¼è‡´å­˜å‚¨æ—¶éœ€è¦æ›´å¤šçš„å†…å­˜äº‹åŠ¡ï¼Œè€Œä¸èƒ½ä½¿ç”¨å‘é‡åŒ–å­˜å‚¨æŒ‡ä»¤ï¼ˆSTG.128ï¼‰

<img src="CUDA Programming 8.1/v2-ddece7971d1161bbf7c7fa8022859993_1440w.jpg" alt="img" style="zoom: 50%;" />

é’ˆå¯¹è¿™ä¸ªé—®é¢˜ï¼Œcute ä¸­ä¸“é—¨æä¾›äº† Epilogue æ¥é€šè¿‡å…±äº«å†…å­˜ä½œä¸ºä¸­é—´åª’ä»‹ã€‚å…ˆå°†å¯„å­˜å™¨æ•°æ®å­˜å‚¨åˆ°å…±äº«å†…å­˜ï¼Œç„¶åå†ä»å…±äº«å†…å­˜ä¸­ä»¥æ›´è¿ç»­ã€æ›´é«˜ä½å®½çš„å½¢å¼å­˜å‚¨åˆ°å…¨å±€å†…å­˜ä¸­å»ã€‚å¯¹äº half å…ƒç´ æ¥è¯´åº”è¯¥è‡³å°‘è®©ä¸€è¡Œæœ‰ 8 ä¸ªå…ƒç´ è¿›è¡Œè¿è¾“ï¼Œè¿™æ ·å°±èƒ½ç”¨ 128bit çš„å‘é‡åŒ–å­˜å‚¨æŒ‡ä»¤äº†

## hgemm å®è·µ

æˆ‘åœ¨ä¹‹å‰çš„ç¬”è®°ä¸­æå‡ºäº†ä¸€ä¸ªï¼štile centric CUDA programming çš„æ€è·¯ï¼Œåœ¨è¿™ä¸€å°èŠ‚ä¸­æˆ‘å°†æ²¿ç€è¿™ä¸ªæ ¸å¿ƒæ€è·¯ï¼Œå¹¶è¿›è¡Œæ›´è¯¦ç»†åœ°æ‹“å±•ï¼Œåˆ©ç”¨è¿™äº›æ€æƒ³è§£å†³é«˜æ€§èƒ½ hgemm kernelã€‚è¿™äº›æ€è·¯ä¹Ÿæ˜¯å€Ÿé‰´äº† tilelang çš„ [demo](https://github.com/tile-ai/tilelang?tab=readme-ov-file#gemm-example-with-annotations-layout-l2-cache-swizzling-and-pipelining-etc)

åœ¨æ­¤æˆ‘æå‡ºä¸€ä¸ª 2-level tile çš„æ¦‚å¿µï¼š

1. first-level: CTA Tileã€‚ä½œä¸ºæœ€é«˜ level çš„ tileï¼Œè¯¥ level éå¸¸æ–¹ä¾¿æˆ‘ä»¬è®¾è®¡å®è§‚çš„ pipelineï¼Œe.g.: multi-stage or producer-consumer pipeline
2. second-level tile ä¼šæœ‰è®¸å¤šç§ï¼Œå…¶æ ¸å¿ƒæ˜¯å…·ä½“è§£å†³ CTA tile çš„å„é˜¶æ®µé—®é¢˜ï¼ŒåŒ…å«ï¼šå„ä¸ªé˜¶æ®µçš„ cta tile copyï¼›è®¡ç®— cta tile mma

tilelang å°†ä¸“æ³¨äº first-level tile programmingï¼ŒæŠŠ pipeline å’Œ second level tile é—®é¢˜éƒ½è‡ªåŠ¨è§£å†³äº†ï¼Œè¿™ç»™æˆ‘ä»¬è®¾è®¡ kernel å¸¦æ¥äº†æå¤§çš„ä¾¿åˆ©ï¼Œè¿™å¿…å®šæ˜¯ä»¥åçš„å¤§è¶‹åŠ¿ã€‚ä¸è¿‡åœ¨æ­¤æˆ‘ä»¬ä»ç„¶è¦è®¨è®ºæ¸…æ¥šè¿™äº›ç»†èŠ‚

- å¯ä»¥ä»ä¸åŒçš„ level æ¥è®¾è®¡æµæ°´çº¿ï¼šfrom cta tile level to second-tile levelï¼Œpipeline inside of a pipeline

### Define tile

æˆ‘ä»¬ä»¥ tile ä¸º centric ä½œä¸ºæ„å»ºæ¨¡å—ï¼Œè€Œ tile çš„æ ¸å¿ƒå‚è€ƒå°±æ˜¯ mma shapeã€‚ä»¥ `SM80_16x8x16_F16F16F16F16_TN` ä½œä¸º mma opï¼Œå…¶ mnk shape ä¸º `(16, 8, 16)`ï¼Œæˆ‘ä»¬ä»¥æ­¤ä¸ºåŸºç¡€æ¨ç†å‡ºåˆç†çš„ tile è®¾ç½®ã€‚ä¸ºäº†æ–¹ä¾¿è®¨è®ºï¼Œæˆ‘ä»¬æŠŠæ¡ä»¶è®¾ç½®æ›´å…·ä½“ä¸€äº›ï¼šä½¿ç”¨ 4 ä¸ª warpsï¼Œä»¥ `(2, 2)` çš„ layout è¿›è¡Œæ’åˆ—

1. mma mnk tile çš„å¤§å°å°†ä»å•ä¸ª warp çš„å½¢çŠ¶ `(16, 8, 16)` æ‰©å±•ä¸º 4 ä¸ª warp çš„å½¢çŠ¶ `(32, 16, 16)`
2. g2s tileï¼Œä¸€å®šè¦ä½¿ç”¨å‘é‡åŒ–è¯»å†™ï¼Œæ¯ä¸€ä¸ª thread å°†å¯¹åº” 128-bit æ•°æ®ï¼ˆi.e. 8 ä¸ª fp16ï¼‰ï¼Œ128 ä¸ªçº¿ç¨‹åˆ™èƒ½å¤Ÿå¤åˆ¶ 1024 ä¸ª fp16 æ•°æ®ï¼Œæˆ‘ä»¬å¯ä»¥æ„å»ºä¸€ä¸ª `(32, 32)` çš„ tile
3. s2r tileï¼Œéœ€è¦æ»¡è¶³ mma çš„ç‰¹æ®Š tv è¦æ±‚ï¼ŒåŒæ—¶æ»¡è¶³ ldsm å‘½ä»¤çš„åˆæ³•æ€§ï¼ˆsize of v å¿…é¡»ä¸º 8ï¼‰ï¼Œæˆ‘ä»¬éœ€è¦åœ¨ mma shape çš„ N ç»´åº¦ä¸Šè¿›è¡Œæ‰©å±•ï¼Œæ„å»ºå‡º `(32, 32, 16)` çš„ tileï¼Œä¸ºä»€ä¹ˆè¦æ‰©å±•ä¸¤å€ï¼Œè¯·å‚è€ƒ TiledMMA & ldmatrix å°èŠ‚
4. r2s tileï¼Œå¯ä»¥ä½¿ç”¨ `(32, 32)` çš„ tileï¼Œæ³¨æ„ç”±äº register çš„ç‰¹æ®Šæ’å¸ƒï¼Œæ— æ³•ä½¿ç”¨ 128-bit çš„å‘é‡åŒ–è¯»å†™
5. s2g tileï¼Œå¯ä»¥ä½¿ç”¨ `(32, 32)` çš„ tileï¼Œä½¿ç”¨é«˜æ•ˆçš„å‘é‡åŒ–è¯»å†™

ä»¥ä¸Šæ˜¯ second-level tile çš„è®¾ç½®ï¼Œå¯¹äº cta mnk tile çš„è®¾ç½®æˆ‘ä»¬å¯ä»¥è®¾ç½®ä¸º `(128, 128, 32)`ï¼Œå…¶ä¸­æœ‰ä¸¤ä¸ªå‚è€ƒç†ç”±ï¼š

1. æˆ‘ä»¬éœ€è¦è¾ƒå¤§çš„ cta tile size æ¥å¢åŠ è®¡ç®—æ—¶é—´ï¼Œä»è€Œæ©è— copy æ—¶é—´
2. éœ€è¦ä½¿ç”¨ double bufferï¼Œæ‰€ä»¥æ‰©å¤§äº† k æ–¹å‘å¤§å°

### Define Smem

åœ¨ gemm ç®—æ³•ä¸­å®šä¹‰ shared memory ä¸»è¦ä» 3 ä¸ªæ–¹é¢æ¥è€ƒé‡ï¼š

1. å®šä¹‰ä¸€ä¸ª block éœ€è¦å¤„ç†çš„ Tiler MN shapeï¼ˆåŒºåˆ«äº tiled mma mn shapeï¼‰
2. å®šä¹‰ shared memory æµæ°´çº¿ stages
3. å®šä¹‰ register æµæ°´çº¿ stages

åœ¨ hgemm å®è·µä¸­æˆ‘ä»¬å®šä¹‰ä¸ºå¦‚ä¸‹ï¼š

1. ä¸€ä¸ª block éœ€è¦å¤„ç† `(128, 128)` åŒºåŸŸçš„ MN çŸ©é˜µä¹˜æ³•ï¼ˆMatrix C viewï¼‰
2. shared memory æµæ°´çº¿ä¸º 3 çº§
3. register æµæ°´çº¿ä¸º 2 çº§

æ ¹æ®ä»¥ä¸Šå®šä¹‰æˆ‘ä»¬å¯ä»¥è®¡ç®—å¾—åˆ°æ‰€éœ€è¦çš„ shared memory å¤§å°ä»¥åŠ swizzle

1. matrix A & B å„éœ€è¦ `(128, 32, 3)` å¤§å°çš„ shared memoryï¼Œå…¶ä¸­ `32 = 16 * 2` ä»£è¡¨äº† register çš„ä¸¤çº§æµæ°´çº¿ï¼Œä¼šåœ¨å° k å¾ªç¯ä¸­è¿›è¡Œ 2 æ¬¡ã€‚æœ€åä¸€ä¸ªç»´åº¦ `3` åˆ™ä»£è¡¨äº† shared memory çš„ 3 çº§æµæ°´çº¿
2. matrix C å¹¶ä¸éœ€è¦å…¨éƒ¨å­˜å‚¨åˆ° shared memory å½“ä¸­ï¼Œshared memory åªæ˜¯ä½œä¸ºä¸€ä¸ªä¸­è½¬ç«™ä»¥æ–¹ä¾¿è¿›è¡Œå‘é‡åŒ–è¯»å–ï¼Œæ‰€ä»¥éœ€è¦ `(32, 32)` å¤§å°å³å¯ï¼Œåœ¨ reed æ‰€ç»™ä»£ç ä¸­ä½¿ç”¨äº† `(32, 32, 2)` çš„å¤§å°ï¼Œç›¸å½“äºç”³è¯·äº†æ›´å¤§çš„ shared memory ä½œä¸ºä¸­è½¬ï¼Œä½†åœ¨æˆ‘çš„å®éªŒè¿‡ç¨‹ä¸­å‘ç°åŠ é€Ÿæ•ˆæœä¸æ˜æ˜¾
3. æ ¹æ®ä¹‹å‰çš„ swizzle è®¡ç®—æ€è·¯ï¼Œæˆ‘ä»¬åªè®¨è®ºä¸€ä¸ª phase å½“ä¸­çš„ shared memory è¯»å–ï¼Œä¹Ÿå°±æ˜¯ `(8, 32)` å¤§å°çš„ shared memory è¯»å–ã€‚é‚£ä¹ˆåˆ©ç”¨å…¬å¼å¯ä»¥å¾—åˆ° `Swizzle<B=2, S=3, M=3>`ï¼Œè€Œåœ¨ reed æ‰€ç»™ä»£ç ä¸­åˆ™ä½¿ç”¨äº† `Swizzle<B=3, S=3, M=3>` å…¶èƒ½å¤Ÿå¤„ç†æ›´å¤§èŒƒå›´çš„ bank conflict

### Pipelines

TODOï¼špipelines in Gemm (double buffer everywhere, abstract multistage as double buffer) question: is s2r copy async with mma?

ç»ˆäºè¿›å…¥ä¸‡ä¼—æœŸå¾…çš„ gemm ç®—æ³•äº†ï¼Œæˆ‘ä¸»è¦æƒ³é€šè¿‡ç®€è¦çš„å›¾è§£æ¥ç›´è§‚ç†è§£ gemm multi-stage ç®—æ³•ä»¥åŠ TiledCopy & TiledMMA åœ¨å…¶ä¸­çš„ä½¿ç”¨æ–¹å¼

1. æ ¹æ® Tiler MNK åˆ’åˆ†æ¯ä¸€ä¸ª block æ‰€éœ€è¦å¤„ç†çš„æ•°æ®

   <img src="CUDA Programming 8.1/image-20250525154406240.png" alt="image-20250525154406240" style="zoom: 50%;" />

   æˆ‘ä»¬çš„é—®é¢˜ä¸€å…±éœ€è¦ 16 ä¸ª block æ¥å®Œå…¨è§£å†³ï¼Œæ¥ä¸‹æ¥çš„è§†è§’å°±ç¼©å°åˆ°å•ä¸ª block ä¹‹å†…

2. å‡†å¤‡ shared memory & register data

   åœ¨æˆ‘ä»¬çš„ case å½“ä¸­ shared memory éœ€è¦ä¸¤ä¸ª `(128, 32, 3)` å¤§å°çš„åŒºåŸŸä»¥åº”å¯¹ matrxi A & Bï¼Œè€Œ matrix C çš„åŒºåŸŸè¾ƒå°å¯ä»¥ç›´æ¥å¤ç”¨ä»–ä»¬ç”³è¯·çš„ç©ºé—´ã€‚è€Œå¯¹äº register data åˆ™éœ€è¦æ ¹æ® thread mma æ‰€åˆ†é…çš„çº¿ç¨‹ tensor å¤§å°è¿›è¡Œç”³è¯·ï¼Œåœ¨æˆ‘ä»¬çš„ case ä¸­æ¯ä¸ªçº¿ç¨‹éœ€è¦åˆ†åˆ«ç”³è¯· registerï¼š`(8, 4, 2)`ï¼Œ`(4, 8, 2)`ï¼Œ`(4, 4, 8)` ç»™ matrix A & B & C

   <img src="CUDA Programming 8.1/image-20250525154435893.png" alt="image-20250525154435893" style="zoom:50%;" />

3. æ„å»º thread copy ä»¥åˆ†é… matrix A & B å„ä¸ªçº¿ç¨‹çš„æ•°æ®ï¼šG2S & S2R

   <img src="CUDA Programming 8.1/image-20250525154609316.png" alt="image-20250525154609316" style="zoom:50%;" />

4. è¿›å…¥æµæ°´çº¿å¤§å° K å¾ªç¯

   æµæ°´çº¿çš„åŸç†åœ¨ä¹‹å‰å·²ç»ä»‹ç»æ¸…æ¥šäº†ã€‚æˆ‘è¿˜éœ€è¦å¯¹ä¸‰ä¸ªç‚¹è¿›è¡Œå¼ºåŒ–ï¼š

   1. æµæ°´çº¿çš„ä¸åŒæ—¶åˆ»

      æˆ‘ç”¨è¿ç»­çš„å››ä¸ªæ—¶åˆ»æ¥æ¸…æ™°ç†è§£æµæ°´çº¿ & big/small k iteration è¿‡ç¨‹ï¼Œå…·ä½“æµç¨‹ä¹Ÿåœ¨å›¾ä¸­æ ‡æ³¨

      <img src="CUDA Programming 8.1/image-20250525154649885.png" alt="image-20250525154649885" style="zoom:80%;" />

   2. `cp_async_fence` çš„ä½¿ç”¨

      è¯¥ function åº”å½“è¢«çœ‹åšä¸€ä¸ªæ ‡è®°å™¨ï¼Œéšç€æ—¶é—´ä¸æ–­åœ°è¿›è¡Œæ ‡è®°ï¼Œä»è€Œæ›´æ–°æœ€æ–°ä»»åŠ¡æ‰€åœ¨çš„æ—¶é—´ç‚¹ã€‚åœ¨ä½¿ç”¨ `cp_async_wait<n>` æ—¶ä¼šä»æœ€æ–°çš„æ ‡è®°å¤„å¾€å›çœ‹ n ä¸ªæ ‡è®°ï¼ˆåŒ…å«è‡ªèº«ï¼‰ï¼Œé‚£ä¹ˆ n ä¸ªæ ‡è®°å‰çš„ä»»åŠ¡å°±ä¸å¿…ç­‰å¾…äº†ã€‚åœ¨ reed ä»£ç ä¸­å·§å¦™åœ°ä½¿ç”¨å¼ºåˆ¶ `cp_async_fence` æ—¶é—´æ ‡è®°ï¼Œæ¥ä¿è¯æ‰€æœ‰çš„ async copy è¢«æ­£ç¡®åœ°ç­‰å¾…å®Œæˆ

      ```c++
          if (itile_to_read < ntile) {
            cute::copy(g2s_tiled_copy_a, tAgA_copy(_, _, _, itile_to_read), tAsA_copy(_, _, _, ismem_write));
            cute::copy(g2s_tiled_copy_b, tBgB_copy(_, _, _, itile_to_read), tBsB_copy(_, _, _, ismem_write));
            // cp_async_fence(); // it must be outside the if condition, or the next cp_async_wait will not work as expected
            ++itile_to_read;
            ismem_write = (ismem_write + 1) % kStage;
          }
	// force to fence here
          cp_async_fence();
      ```

      å¦‚æœæˆ‘ä»¬å°† fence ç§»åŠ¨åˆ° if æ¡ä»¶å†…å°±ä¼šå¯¼è‡´æœ€åå‡ ä¸ª tile æ— æ³•è¢«æ­£ç¡®ç­‰å¾…ã€‚å¦‚ä¸‹å›¾æ‰€ç¤º

      <img src="CUDA Programming 8.1/image-20250525154712534.png" alt="image-20250525154712534" style="zoom:80%;" />

   3. tiled copy & tiled mma çš„ä½¿ç”¨

      tiled copy & tiled mma å®šä¹‰äº†æˆ‘ä»¬æ“ä½œ tensor çš„ç²’åº¦ï¼Œä¸è¿‡æˆ‘ä»¬çœŸæ­£æƒ³è¦å®Œæˆçš„æ˜¯æŸä¸€ä¸ªåŒºåŸŸçš„ copy or mma æ“ä½œã€‚å¥½æ¶ˆæ¯æ˜¯ï¼Œå½“ tensor ç»è¿‡ thread copy or mma åˆ‡åˆ†è¿‡åï¼Œä¼šç”Ÿæˆä¸¤ä¸ªç»´åº¦ä»¥æä¾›éå¸¸ä¾¿æ·çš„åŒºåŸŸé€‰æ‹©ï¼š$(\frac{M}{m}, \frac{N}{n})$

      æˆ‘ä»¬å¯ä»¥é€šè¿‡ `cute::copy & cute::gemm` api å®Œæˆæ‰€éœ€çš„ copy or mma æ“ä½œï¼Œ`cute::copy & cute::gemm` ä¼šè‡ªåŠ¨åœ°é€šè¿‡å¤šæ¬¡ä½¿ç”¨ tiled atom å®Œæˆæ‰€éœ€åŠŸèƒ½ï¼Œæˆ‘ä»¬è¦åšçš„å°±æ˜¯é€šè¿‡ slice & index ä¼ å…¥ tensor æ‰€éœ€éƒ¨åˆ†

      ```c++
      // complete 1 small k iteration copy of matrix A
      // tAsA			(CPY, CPY_M, CPY_K, kStage)
      // tCrA_view	(CPY, CPY_M, CPY_K)
      cute::copy(s2r_tiled_copy_a, tAsA(_, _, 0, ismem_read), tCrA_view(_, _, 0));
      cute::copy(s2r_tiled_copy_b, tBsB(_, _, 0, ismem_read), tCrB_view(_, _, 0));
      
      // complete 1 small k iteration mma
      cute::gemm(tiled_mma, tCrD, tCrA(_, _, 0), tCrB(_, _, 0), tCrD);
      ```

      åœ¨ä¸Šé¢çš„ä»£ç å½“ä¸­ï¼Œæˆ‘ä»¬å°±å®Œæˆäº†ä¸€ä¸ª small iteration æ‰€éœ€è¦çš„ S2R æ“ä½œä»¥åŠ mma è®¡ç®—ã€‚å¯ä»¥çœ‹åˆ°è¦å®Œæˆè¿™æ ·çš„ S2R æ“ä½œéœ€è¦ tiled atom é‡å¤4æ¬¡ï¼ˆç”¨æ©˜è‰²æ ‡å‡ºï¼‰ï¼Œè€Œå®Œæˆè¿™æ ·çš„ mma æ“ä½œï¼Œåˆ™éœ€è¦ 16 æ¬¡çš„ tiled atom é‡å¤

      <img src="CUDA Programming 8.1/image-20250525154854663.png" alt="image-20250525154854663" style="zoom: 67%;" />

5. å®Œæˆ epilogue

   æˆ‘ä»¬å¯¹å·²ç»è®¡ç®—å¥½çš„ register D `tCrD` éœ€è¦æ¬è¿åˆ° global memory ä¸­å»ã€‚ä½†æ˜¯ register D æ˜¯æŒ‰ç…§ mma block atom è¿›è¡Œåˆ‡åˆ†çš„ï¼Œæ‰€ä»¥åˆ’åˆ†çš„ tensor shape ä¸ç¬¦åˆ copy tiled atom çš„å½¢çŠ¶ï¼Œè¿™ä¹Ÿæ˜¯æˆ‘ä¹‹å‰æåˆ°çš„é”™ä½ã€‚æ‰€ä»¥å¿…é¡»è¦ä½¿ç”¨ retile æ¥ä¿®å¤è¿™ç§é”™ä½ï¼Œè®© register D å°±åƒæ˜¯ä½¿ç”¨ copy tiled atom partition çš„ä¸€æ ·

   <img src="CUDA Programming 8.1/image-20250525154929405.png" alt="image-20250525154929405" style="zoom:50%;" />

   ç»è¿‡ retile è¿‡åï¼Œ`tCrD` çš„å½¢çŠ¶å˜ä¸ºäº† `tCrD_view`

   ```c++
   tCrD		(MMA, MMA_M, MMA_N) ((_2,_2),_4,_8):((_1,_2),_4,_16)
   tCrD_view	(CPY, CPY_M, CPY_N) ((_2,(_2,_2)),_4,_4):((_1,(_2,_16)),_4,_32)
   ```

   å¯ä»¥çœ‹åˆ°æˆ‘ä»¬æ˜¯ä» N æ–¹å‘ä¸ŠæŠŠé‡å¤çš„ä¸¤ä¸ªç»´åº¦æ”¾åˆ°äº†ç¬¬ä¸€ä¸ªç»´åº¦ä¸Š

   ç„¶åæˆ‘ä»¬å°±å¯ä»¥é€šè¿‡ `cute::copy` è¿›è¡Œæ„‰å¿«çš„å·¥ä½œäº†ï¼Œåœ¨ reed ä»£ç ä¸­ä½¿ç”¨äº† `pipe = 2`ï¼Œä¹Ÿå°±æ˜¯è¯´ç”¨ 2 ä¸ª tiled atom å¤§å°çš„ shared memory ä½œä¸ºä¸­ä»‹è¿›è¡Œä¼ è¾“ï¼Œå¯ä»¥ç”¨ä¸‹å›¾è¡¨ç¤º

   <img src="CUDA Programming 8.1/image-20250525154947246.png" alt="image-20250525154947246" style="zoom:50%;" />

   åœ¨ä»£ç ä¸­ï¼Œreed å°† M & N ç»´åº¦è¿›è¡Œäº† groupï¼Œä»è€Œç›´æ¥ç”¨ä¸€ç»´çš„ index è¿›è¡Œæ“ä½œ

   ```c++
     auto tCgC_s2gx = group_modes<1, 3>(tCgC_s2g);  // (CPY_, CPY_MN), ((_8,_1),(_4,_4)):((_1,_0),(4096,_32))
     auto tCrC_r2sx = group_modes<1, 3>(tCrC_r2s);  // (CPY_, CPY_MN), ((_2,(_2,_2)),(_4,_4)):((_1,(_2,_16)),(_4,_32))
   
     int step = size<3>(tCsC_r2s);  // pipe = 2
   #pragma unroll
     for (int i = 0; i < size<1>(tCrC_r2sx); i += step) {
       // reg -> shm with 2 pipe
   #pragma unroll
       for (int j = 0; j < step; ++j) {
         cute::copy(r2s_tiled_copy_c, tCrC_r2sx(_, i + j), tCsC_r2s(_, 0, 0, j));
       }
       __syncthreads();
   
   #pragma unroll
       // shm -> global with 2 pipe
       for (int j = 0; j < step; ++j) {
         cute::copy(s2g_tiled_copy_c, tCsC_s2g(_, 0, 0, j), tCgC_s2gx(_, i + j));
       }
   
       __syncthreads();
     }
   }
   ```

### General way to build tv layouts

å¦‚ä½•æ„å»º desired tiled copy or tiled mma tv -> mn layoutsã€‚æ•´ä½“çš„ç®—æ³•æ€»ç»“å¦‚ä¸‹

1. é¦–å…ˆå®šä¹‰ä¸€ä¸ª block èƒ½å¤Ÿå¤„ç†çš„ MN tile
2. è¯¥ tile ä½œä¸ºä¸€ä¸ª tiler åœ¨ MN domain è¿›è¡Œ zipped divide: `((TilerM,TilerN), (RestM,RestN))`
3. ç„¶åå†åœ¨è¿™ä¸ª tile å†…éƒ¨è®¨è®º tv çš„åˆ†å¸ƒ: `((T,V), (RestM, RestN))`ï¼Œæˆ‘ä»¬å¯ä»¥å¯¹ `(RestM,RestN)` è¿›è¡Œä¸€äº› permuation ä»¥è¾¾åˆ° grouping ç›®çš„ï¼Œä¾‹å¦‚æˆ‘ä»¬å†ä»¥ `(2,2)` ä¸º tiler å»åˆ’åˆ† `(RestM,RestN)`ï¼Œç„¶åå°†å…¶é›†ä¸­åˆ° T ç»´åº¦ä¸Šï¼š`((T,(2,2)), (V, (RestM/2, RestN/2)))`ï¼Œæ­¤æ—¶å°±å¯ä»¥æ•´ä½“çœ‹å¾…è¿™ä¸ª layout ä½œä¸ºä¸€ä¸ªæ–°çš„ tv layouts

## æ€»ç»“

å¦‚ä½•å­¦ä¹ ä¸€ä¸ªé™Œç”Ÿä¸”æ²¡æœ‰é‚£ä¹ˆå¤šèµ„æ–™çš„é¢†åŸŸï¼Ÿ

ä¸€äº›æè¿°å¯¹äºæˆ‘æ¥è¯´æˆ–è®¸éå¸¸æŠ½è±¡ï¼šæ•°å­¦å…¬å¼ï¼ŒC++...ä½†å®é™…ä¸Šè¿™äº›éƒ½æ˜¯éå¸¸æ¸…æ™°çš„æè¿°ï¼Œå¦‚æœè½¬æ¢æˆä¸º python æˆ–è€…æˆ‘ç†Ÿæ‚‰çš„è¯­è¨€æè¿°æˆ‘å°±èƒ½å¾ˆå¥½åœ°ç†è§£ã€‚è€Œè¿™ä¸ªè¿‡ç¨‹æ°å¥½æ˜¯ GPT æ¯”è¾ƒæ“…é•¿çš„ï¼šå› ä¸º GPT å¯¹è¿™äº›è¯­è¨€éƒ½éå¸¸ç†Ÿæ‚‰ï¼Œå°†ä¸€ä¸ªè¯­è¨€ç¿»è¯‘ä¸ºå¦å¤–ä¸€ç§è¯­è¨€åŸºæœ¬ä¸Šä¸åœ¨è¯ä¸‹ï¼Œåªè¦æ‰€æä¾›çš„æè¿°æ˜¯å‡†ç¡®ä¸”åŸºç¡€çš„ï¼Œé€šè¿‡åˆ‡å…¥åˆ°æˆ‘æ‰€ç†Ÿæ‚‰çš„è¯­è¨€ï¼Œé‚£ä¹ˆç†è§£èµ·æ¥å°±äº‹åŠåŠŸå€äº†ã€‚ä½†æ˜¯å¦‚æœæ‰€é—®çš„é—®é¢˜æ˜¯ä¸€ä¸ªæ²¡æœ‰å¤ªå¤šèµ„æ–™çš„å¤æ‚é¢†åŸŸï¼šä¾‹å¦‚ layout algebraï¼Œå¦‚æœä¸æä¾›åŸºç¡€çš„æ•°å­¦è¯æ˜ææ–™ï¼Œå¾ˆéš¾è·å¾—ä¸€ä¸ªè®©æˆ‘æ»¡æ„çš„å›ç­”ï¼Œæˆ‘ä¹Ÿæ— æ³•å®Œæˆå¯¹é—®é¢˜çš„è§£å†³

åœ¨å­¦ä¹  cutlass çš„è·¯ä¸Š Grok & DeepSeek ç»™ä¸äº†å¾ˆå¤§çš„å¸®åŠ©ï¼Œå¯ä»¥å…·ä½“çœ‹ä¸‹å…¶è§£å†³äº†å“ªäº›ç–‘é—®

1. Layout Algebra python scripts

   åˆ©ç”¨åŸå§‹æ•°å­¦è¯æ˜ææ–™å†™å‡ºäº† layout algebra å„ä¸ªåŸºç¡€è¿ç®—çš„ python ä»£ç ã€‚é€šè¿‡åˆ©ç”¨ä»£ç äº¤äº’ï¼Œèƒ½å¤Ÿæ›´å¿«åœ°å‘ç° layout algebra ä¸­çš„ä¸€äº›æ€§è´¨

2. Compose first impression: fit spots to memoryï¼Œä½†ä¸å¤Ÿæœ¬è´¨

   å¯¹äº compose çš„æœ€ç»ˆé¡¿æ‚Ÿæ¥æºäºå¯¹ right inverse çš„ç†è§£ï¼Œå½»åº•ç†è§£äº† compose æ˜¯â€œæ˜ å°„â€ï¼Œèµ‹äºˆæ˜ å°„çš„ source domain & target domain ä»¥å«ä¹‰å…·æœ‰é‡è¦æ„ä¹‰

3. Cutlass recasting

   åˆ©ç”¨æ¸…æ™°çš„ C++ ä»£ç å¾—å‡ºäº† recast çš„ç®—æ³•è¿‡ç¨‹

4. Swizzle Parameters

   åˆ©ç”¨ Lei Mao's blog çš„æ¸…æ™°æè¿°ä¸å®šä¹‰ï¼Œç»™å‡ºäº† swizzle ä¾‹å­çš„ä¸­é—´æ¨å¯¼è¿‡ç¨‹ï¼Œç†è§£ swizzle in bits å½¢å¼

**é‡å¤§çš„çªç ´å…¶å®æ¥æºäºæ¸…æ™°çš„å­¦ä¹ ç›®æ ‡ä»¥åŠé€‰æ‹©ä¼˜ç§€çš„å­¦ä¹ ææ–™**ã€‚æˆ‘éœ€è¦å­¦ä¹ ææ–™åŒ…å«è¶³å¤Ÿå¤šçš„ä¸Šä¸‹æ–‡ä»¥æ”¯æŒæˆ‘å»å®Œæˆæ‰€æŒ‡å®šçš„ç›®æ ‡ã€‚ä¸Šä¸‹æ–‡ä¸»è¦åŒ…å«å‡ ç‚¹ï¼š1. æ¸…æ™°çš„æ–‡æ¡£ç»“æ„ä¸æ•™ç¨‹ï¼›2. è¶³å¤Ÿç®€æ´çš„åŸç†ä»£ç ï¼›3. å‡†ç¡®çš„å…¬å¼æ¨å¯¼ï¼ˆä¸ç¬¬ä¸€ç‚¹æœ‰æ‰€é‡å ï¼‰

ä¸‰ç‚¹é’Ÿä»»æ„æ»¡è¶³ä¸€ç‚¹å°±æ˜¯ä¸é”™çš„ææ–™ï¼Œæ»¡è¶³ä¸¤ç‚¹å°±æ˜¯éå¸¸ä¼˜ç§€çš„ææ–™ã€‚å› ä¸ºæœ‰äº† GPT çš„å­˜åœ¨ï¼Œå¯¹äºä¸ç†Ÿæ‚‰çš„é¢†åŸŸå¯ä»¥â€œç¿»è¯‘â€æˆä¸ºä½ æ‰€ç†Ÿæ‚‰çš„è¯­è¨€ï¼Œæ–¹ä¾¿ä½ è¿›è¡Œç†è§£ï¼šä¾‹å¦‚ c++ -> python or math -> pythonï¼Œå¹¶ä¸”å¯ä»¥é€šè¿‡æ„å»ºæœ€å°ä¾‹å­æ¥å®Œæˆç‰¹ä¾‹åˆ°é€šç”¨çš„æŠ½è±¡åŒ–ç†è§£ã€‚æ‰€ä»¥æ‹¥æœ‰äº†å¥½çš„å­¦ä¹ ææ–™ï¼Œå¾ˆå¤§ç¨‹åº¦ä¸Šå°±èƒ½ä¿è¯å­¦ä¹ çš„æˆåŠŸ

