INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoprojects/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoprojects/SoundDisplay/SoundDisplay.srcs/sources_1/new/my_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoprojects/SoundDisplay/SoundDisplay.srcs/sources_1/new/pulse_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoprojects/SoundDisplay/SoundDisplay.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
