set ::env(PROJECT_NAME) diffeq2
set ::env(DESIGN_TOP) diffeq_f_systemC
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/diffeq2/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/diffeq2/rtl/diffeq2.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
