0.7
2020.1
May 27 2020
20:09:33
D:/FPGA Lab/Lab2/counter_4bit/counter_4bit.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/FPGA Lab/Lab2/counter_4bit/counter_4bit.srcs/sim_1/new/counter_4bit_tb.v,1645176442,verilog,,,,counter_4bit_tb,,,,,,,,
D:/FPGA Lab/Lab2/counter_4bit/counter_4bit.srcs/sources_1/new/counter_4bit.v,1645177276,verilog,,D:/FPGA Lab/Lab2/counter_4bit/counter_4bit.srcs/sim_1/new/counter_4bit_tb.v,,counter_4bit,,,,,,,,
