{
    "id": "1688939",
    "title": "Improving Model Checking Stateful Timed CSP with non-Zenoness through Clock-Symmetry Reduction",
    "venue": "international conference on formal engineering methods",
    "year": 2013,
    "authors": [
        {
            "name": "Yuanjie Si",
            "id": "2166842040",
            "org": "Zhejiang University"
        },
        {
            "name": "Jun Sun",
            "id": "2302978205",
            "org": "Singapore University of Technology and Design"
        },
        {
            "name": "Yang Liu",
            "id": "2201441985",
            "org": "Nanyang Technological University"
        },
        {
            "name": "Ting Wang",
            "id": "2644003906",
            "org": "Zhejiang University"
        }
    ],
    "fields_of_study": [
        "Strongly connected component",
        "Theoretical computer science",
        "Computer science",
        "State space",
        "Zeno's paradoxes",
        "Distributed computing",
        "Graph",
        "Abstraction",
        "Counterexample",
        "Model checking",
        "Real-time computing",
        "Stateful firewall"
    ],
    "references": [
        "61591305",
        "185032413",
        "1491196069",
        "1511239995",
        "1521216227",
        "1530711118",
        "1543463209",
        "1556566737",
        "1566733033",
        "1587502808",
        "1595528047",
        "1601693417",
        "1602114053",
        "1803230550",
        "1971949385",
        "2000947342",
        "2040558780",
        "2041501217",
        "2101508170",
        "2103882301",
        "2110425399",
        "2116139591",
        "2130773092",
        "2132976180",
        "2133057837",
        "2162181585",
        "2167694722"
    ]
}