Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: vga_v2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_v2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_v2"
Output Format                      : NGC
Target Device                      : xa6slx9-3-ftg256

---- Source Options
Top Module Name                    : vga_v2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/vga_v2.vhd" into library work
Parsing entity <vga_v2>.
Parsing architecture <Behavioral> of entity <vga_v2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <vga_v2> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_v2>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/vga_v2.vhd".
    Found 10-bit register for signal <hpos>.
    Found 5-bit register for signal <r>.
    Found 1-bit register for signal <clk_div_2>.
    Found 1-bit register for signal <sig_clk_div_2>.
    Found 10-bit register for signal <vpos>.
    Found 5-bit register for signal <rs>.
    Found 10-bit adder for signal <vpos[9]_GND_3_o_add_2_OUT> created at line 85.
    Found 10-bit adder for signal <hpos[9]_GND_3_o_add_4_OUT> created at line 88.
    Found 10-bit comparator greater for signal <PWR_3_o_hpos[9]_LessThan_11_o> created at line 98
    Found 10-bit comparator greater for signal <hpos[9]_PWR_3_o_LessThan_12_o> created at line 98
    Found 10-bit comparator greater for signal <GND_3_o_vpos[9]_LessThan_13_o> created at line 111
    Found 10-bit comparator greater for signal <vpos[9]_GND_3_o_LessThan_14_o> created at line 111
    Found 10-bit comparator greater for signal <hpos[9]_PWR_3_o_LessThan_15_o> created at line 131
    Found 10-bit comparator greater for signal <vpos[9]_GND_3_o_LessThan_16_o> created at line 131
    WARNING:Xst:2404 -  FFs/Latches <g<1:6>> (without init value) have a constant value of 0 in block <vga_v2>.
    WARNING:Xst:2404 -  FFs/Latches <b<1:5>> (without init value) have a constant value of 0 in block <vga_v2>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <vga_v2> synthesized.

Synthesizing Unit <rem_10u_7u>.
    Related source file is "".
    Found 17-bit adder for signal <n0369> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[6]_add_1_OUT> created at line 0.
    Found 16-bit adder for signal <n0373> created at line 0.
    Found 16-bit adder for signal <GND_4_o_b[6]_add_3_OUT> created at line 0.
    Found 15-bit adder for signal <n0377> created at line 0.
    Found 15-bit adder for signal <GND_4_o_b[6]_add_5_OUT> created at line 0.
    Found 14-bit adder for signal <n0381> created at line 0.
    Found 14-bit adder for signal <GND_4_o_b[6]_add_7_OUT> created at line 0.
    Found 13-bit adder for signal <n0385> created at line 0.
    Found 13-bit adder for signal <GND_4_o_b[6]_add_9_OUT> created at line 0.
    Found 12-bit adder for signal <n0389> created at line 0.
    Found 12-bit adder for signal <GND_4_o_b[6]_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <n0393> created at line 0.
    Found 11-bit adder for signal <GND_4_o_b[6]_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <n0397> created at line 0.
    Found 10-bit adder for signal <a[9]_b[6]_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <n0401> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_4_o_add_17_OUT> created at line 0.
    Found 10-bit adder for signal <n0405> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_4_o_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <n0409> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_4_o_add_21_OUT> created at line 0.
    Found 17-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred 101 Multiplexer(s).
Unit <rem_10u_7u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 46
 10-bit adder                                          : 18
 11-bit adder                                          : 4
 12-bit adder                                          : 4
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 4
 17-bit adder                                          : 4
# Registers                                            : 6
 1-bit register                                        : 2
 10-bit register                                       : 2
 5-bit register                                        : 2
# Comparators                                          : 28
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 8
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
# Multiplexers                                         : 208
 1-bit 2-to-1 multiplexer                              : 202
 10-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vga_v2>.
The following registers are absorbed into counter <hpos>: 1 register on signal <hpos>.
The following registers are absorbed into counter <vpos>: 1 register on signal <vpos>.
Unit <vga_v2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 22
 10-bit adder carry in                                 : 20
 7-bit adder carry in                                  : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 28
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 8
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
# Multiplexers                                         : 207
 1-bit 2-to-1 multiplexer                              : 202
 5-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_v2> ...

Optimizing unit <rem_10u_7u> ...
INFO:Xst:2261 - The FF/Latch <r_0> in Unit <vga_v2> is equivalent to the following 4 FFs/Latches, which will be removed : <r_1> <r_2> <r_3> <r_4> 
INFO:Xst:2261 - The FF/Latch <rs_0> in Unit <vga_v2> is equivalent to the following 4 FFs/Latches, which will be removed : <rs_1> <rs_2> <rs_3> <rs_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_v2, actual ratio is 3.
FlipFlop hpos_7 has been replicated 1 time(s)
FlipFlop hpos_8 has been replicated 1 time(s)
FlipFlop hpos_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_v2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 382
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 13
#      LUT2                        : 10
#      LUT3                        : 15
#      LUT4                        : 27
#      LUT5                        : 47
#      LUT6                        : 90
#      MUXCY                       : 72
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 28
#      FDC                         : 15
#      FDCE                        : 1
#      FDE                         : 1
#      FDRE                        : 11
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : xa6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  11440     0%  
 Number of Slice LUTs:                  222  out of   5720     3%  
    Number used as Logic:               222  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    246
   Number with an unused Flip Flop:     218  out of    246    88%  
   Number with an unused LUT:            24  out of    246     9%  
   Number of fully used LUT-FF pairs:     4  out of    246     1%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    186    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
sig_clk_div_2                      | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 21.289ns (Maximum Frequency: 46.972MHz)
   Minimum input arrival time before clock: 3.858ns
   Maximum output required time after clock: 6.646ns
   Maximum combinational path delay: 6.608ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            sig_clk_div_2 (FF)
  Destination:       clk_div_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sig_clk_div_2 to clk_div_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  sig_clk_div_2 (sig_clk_div_2)
     INV:I->O              2   0.206   0.616  sig_clk_div_2_BUFG_LUT1_INV_0 (sig_clk_div_2_BUFG_LUT1)
     FDC:D                     0.102          clk_div_2
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sig_clk_div_2'
  Clock period: 21.289ns (frequency: 46.972MHz)
  Total number of paths / destination ports: 304724 / 49
-------------------------------------------------------------------------
Delay:               10.645ns (Levels of Logic = 15)
  Source:            hpos_5 (FF)
  Destination:       rs_0 (FF)
  Source Clock:      sig_clk_div_2 falling
  Destination Clock: sig_clk_div_2 rising

  Data Path: hpos_5 to rs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  hpos_5 (hpos_5)
     INV:I->O              1   0.206   0.000  hpos[9]_PWR_3_o_rem_18/Madd_a[9]_b[6]_add_15_OUT_Madd_lut<5>1_INV_0 (hpos[9]_PWR_3_o_rem_18/Madd_a[9]_b[6]_add_15_OUT_Madd_lut<5>)
     MUXCY:S->O            1   0.172   0.000  hpos[9]_PWR_3_o_rem_18/Madd_a[9]_b[6]_add_15_OUT_Madd_cy<5> (hpos[9]_PWR_3_o_rem_18/Madd_a[9]_b[6]_add_15_OUT_Madd_cy<5>)
     XORCY:CI->O           8   0.180   0.803  hpos[9]_PWR_3_o_rem_18/Madd_a[9]_b[6]_add_15_OUT_Madd_xor<6> (hpos[9]_PWR_3_o_rem_18/a[9]_b[6]_add_15_OUT<6>)
     LUT5:I4->O            2   0.205   0.616  hpos[9]_PWR_3_o_rem_18/Mmux_a[0]_a[9]_MUX_229_o161 (hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_17_OUT_Madd_lut<6>)
     MUXCY:DI->O           1   0.145   0.000  hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_17_OUT_Madd_cy<6> (hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_17_OUT_Madd_cy<6>)
     XORCY:CI->O           4   0.180   0.684  hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_17_OUT_Madd_xor<7> (hpos[9]_PWR_3_o_rem_18/a[9]_GND_4_o_add_17_OUT<7>)
     LUT5:I4->O           15   0.205   0.981  hpos[9]_PWR_3_o_rem_18/Mmux_a[7]_a[9]_MUX_232_o11 (hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_19_OUT_Madd_lut<7>)
     MUXCY:DI->O           1   0.145   0.000  hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_19_OUT_Madd_cy<7> (hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_19_OUT_Madd_cy<7>)
     XORCY:CI->O           1   0.180   0.580  hpos[9]_PWR_3_o_rem_18/Madd_a[9]_GND_4_o_add_19_OUT_Madd_xor<8> (hpos[9]_PWR_3_o_rem_18/a[9]_GND_4_o_add_19_OUT<8>)
     LUT2:I1->O            4   0.205   1.028  hpos[9]_PWR_3_o_rem_18/BUS_0011_INV_150_o21 (hpos[9]_PWR_3_o_rem_18/BUS_0011_INV_150_o2)
     LUT6:I1->O            1   0.203   0.000  GND_3_o_hpos[9]_equal_20_o<6>1_SW0_SW1_F (N186)
     MUXF7:I0->O           1   0.131   0.580  GND_3_o_hpos[9]_equal_20_o<6>1_SW0_SW1 (N109)
     LUT6:I5->O            2   0.205   0.617  GND_3_o_hpos[9]_equal_20_o<6>1 (GND_3_o_hpos[9]_equal_20_o<6>)
     LUT6:I5->O            1   0.205   0.580  GND_3_o_hpos[9]_equal_20_o<6>4 (GND_3_o_hpos[9]_equal_20_o)
     LUT6:I5->O            1   0.205   0.000  Mmux_rs[4]_rs[4]_mux_29_OUT11 (rs[4]_rs[4]_mux_29_OUT<0>)
     FDRE:D                    0.102          rs_0
    ----------------------------------------
    Total                     10.645ns (3.321ns logic, 7.324ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.663ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       clk_div_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to clk_div_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  rst_IBUF (rst_IBUF)
     INV:I->O             16   0.206   1.004  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.430          clk_div_2
    ----------------------------------------
    Total                      3.663ns (1.858ns logic, 1.805ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sig_clk_div_2'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vpos_0 (FF)
  Destination Clock: sig_clk_div_2 falling

  Data Path: rst to vpos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  rst_IBUF (rst_IBUF)
     LUT6:I1->O           10   0.203   0.856  _n00782 (_n0078)
     FDRE:R                    0.430          vpos_0
    ----------------------------------------
    Total                      3.858ns (1.855ns logic, 2.003ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sig_clk_div_2'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              6.646ns (Levels of Logic = 3)
  Source:            vpos_9 (FF)
  Destination:       vsync (PAD)
  Source Clock:      sig_clk_div_2 falling

  Data Path: vpos_9 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.447   1.699  vpos_9 (vpos_9)
     LUT6:I0->O            1   0.203   0.944  Mmux_vsync1_SW0 (N5)
     LUT6:I0->O            1   0.203   0.579  Mmux_vsync1 (vsync_OBUF)
     OBUF:I->O                 2.571          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      6.646ns (3.424ns logic, 3.222ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            clk_div_2 (FF)
  Destination:       clk_div_2 (PAD)
  Source Clock:      clk rising

  Data Path: clk_div_2 to clk_div_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  clk_div_2 (clk_div_2_OBUF)
     OBUF:I->O                 2.571          clk_div_2_OBUF (clk_div_2)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.608ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       hsync (PAD)

  Data Path: rst to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.907  rst_IBUF (rst_IBUF)
     LUT6:I4->O            1   0.203   0.924  Mmux_hsync11 (Mmux_hsync1)
     LUT5:I0->O            1   0.203   0.579  Mmux_hsync13 (hsync_OBUF)
     OBUF:I->O                 2.571          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      6.608ns (4.199ns logic, 2.409ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sig_clk_div_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sig_clk_div_2  |    2.695|   10.645|    5.842|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.45 secs
 
--> 


Total memory usage is 589276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

