<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCExpandISEL.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCExpandISEL.cpp.html'>PPCExpandISEL.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===------------- PPCExpandISEL.cpp - Expand ISEL instruction ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// A pass that expands the ISEL instruction into an if-then-else sequence.</i></td></tr>
<tr><th id="10">10</th><td><i>// This pass must be run post-RA since all operands must be physical registers.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCSubtarget.h.html">"PPCSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ppc-expand-isel"</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumExpanded = {&quot;ppc-expand-isel&quot;, &quot;NumExpanded&quot;, &quot;Number of ISEL instructions expanded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumExpanded" title='NumExpanded' data-ref="NumExpanded">NumExpanded</dfn>, <q>"Number of ISEL instructions expanded"</q>);</td></tr>
<tr><th id="32">32</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumRemoved = {&quot;ppc-expand-isel&quot;, &quot;NumRemoved&quot;, &quot;Number of ISEL instructions removed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRemoved" title='NumRemoved' data-ref="NumRemoved">NumRemoved</dfn>, <q>"Number of ISEL instructions removed"</q>);</td></tr>
<tr><th id="33">33</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumFolded = {&quot;ppc-expand-isel&quot;, &quot;NumFolded&quot;, &quot;Number of ISEL instructions folded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFolded" title='NumFolded' data-ref="NumFolded">NumFolded</dfn>, <q>"Number of ISEL instructions folded"</q>);</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i  data-doc="GenerateISEL">// If -ppc-gen-isel=false is set, we will disable generating the ISEL</i></td></tr>
<tr><th id="36">36</th><td><i  data-doc="GenerateISEL">// instruction on all PPC targets. Otherwise, if the user set option</i></td></tr>
<tr><th id="37">37</th><td><i  data-doc="GenerateISEL">// -misel or the platform supports ISEL by default, still generate the</i></td></tr>
<tr><th id="38">38</th><td><i  data-doc="GenerateISEL">// ISEL instruction, else expand it.</i></td></tr>
<tr><th id="39">39</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="40">40</th><td>    <dfn class="tu decl def" id="GenerateISEL" title='GenerateISEL' data-type='cl::opt&lt;bool&gt;' data-ref="GenerateISEL">GenerateISEL</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"ppc-gen-isel"</q>,</td></tr>
<tr><th id="41">41</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable generating the ISEL instruction."</q>),</td></tr>
<tr><th id="42">42</th><td>                 <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>namespace</b> {</td></tr>
<tr><th id="45">45</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="46">46</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::dl" title='(anonymous namespace)::PPCExpandISEL::dl' data-type='llvm::DebugLoc' data-ref="(anonymousnamespace)::PPCExpandISEL::dl">dl</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::TII" title='(anonymous namespace)::PPCExpandISEL::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::PPCExpandISEL::TII">TII</dfn>;</td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsTrueBlockRequired' data-type='bool' data-ref="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired">IsTrueBlockRequired</dfn>;</td></tr>
<tr><th id="50">50</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-type='bool' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::TrueBlock" title='(anonymous namespace)::PPCExpandISEL::TrueBlock' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlock">TrueBlock</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</dfn>;</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::TrueBlockI" title='(anonymous namespace)::PPCExpandISEL::TrueBlockI' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlockI">TrueBlockI</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::FalseBlockI" title='(anonymous namespace)::PPCExpandISEL::FalseBlockI' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlockI">FalseBlockI</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>typedef</b> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <dfn class="tu typedef" id="(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <b>typedef</b> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<em>int</em>, <a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a>&gt; <dfn class="tu typedef" id="(anonymousnamespace)::PPCExpandISEL::ISELInstructionList" title='(anonymous namespace)::PPCExpandISEL::ISELInstructionList' data-type='SmallDenseMap&lt;int, BlockISELList&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructionList">ISELInstructionList</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i  data-doc="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">// A map of MBB numbers to their lists of contained ISEL instructions.</i></td></tr>
<tr><th id="61">61</th><td><i  data-doc="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">  // Please note when we traverse this list and expand ISEL, we only remove</i></td></tr>
<tr><th id="62">62</th><td><i  data-doc="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">  // the ISEL from the MBB not from this list.</i></td></tr>
<tr><th id="63">63</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::ISELInstructionList" title='(anonymous namespace)::PPCExpandISEL::ISELInstructionList' data-type='SmallDenseMap&lt;int, BlockISELList&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructionList">ISELInstructionList</a> <dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::ISELInstructions" title='(anonymous namespace)::PPCExpandISEL::ISELInstructions' data-type='ISELInstructionList' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">ISELInstructions</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL10initializeERN4llvm15MachineFunctionE">/// Initialize the object.</i></td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCExpandISEL::initialize' data-type='void (anonymous namespace)::PPCExpandISEL::initialize(llvm::MachineFunction &amp; MFParam)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL10initializeERN4llvm15MachineFunctionE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MFParam" title='MFParam' data-type='llvm::MachineFunction &amp;' data-ref="1MFParam">MFParam</dfn>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL18handleSpecialCasesERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::PPCExpandISEL::handleSpecialCases' data-type='void (anonymous namespace)::PPCExpandISEL::handleSpecialCases(BlockISELList &amp; BIL, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL18handleSpecialCasesERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE">handleSpecialCases</a>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col2 decl" id="2BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="2BIL">BIL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="3MBB">MBB</dfn>);</td></tr>
<tr><th id="69">69</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL21reorganizeBlockLayoutERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::PPCExpandISEL::reorganizeBlockLayout' data-type='void (anonymous namespace)::PPCExpandISEL::reorganizeBlockLayout(BlockISELList &amp; BIL, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL21reorganizeBlockLayoutERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE">reorganizeBlockLayout</a>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col4 decl" id="4BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="4BIL">BIL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="5MBB">MBB</dfn>);</td></tr>
<tr><th id="70">70</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL14populateBlocksERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE" title='(anonymous namespace)::PPCExpandISEL::populateBlocks' data-type='void (anonymous namespace)::PPCExpandISEL::populateBlocks(BlockISELList &amp; BIL)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL14populateBlocksERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE">populateBlocks</a>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col6 decl" id="6BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="6BIL">BIL</dfn>);</td></tr>
<tr><th id="71">71</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL20expandMergeableISELsERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE" title='(anonymous namespace)::PPCExpandISEL::expandMergeableISELs' data-type='void (anonymous namespace)::PPCExpandISEL::expandMergeableISELs(BlockISELList &amp; BIL)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL20expandMergeableISELsERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE">expandMergeableISELs</a>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col7 decl" id="7BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="7BIL">BIL</dfn>);</td></tr>
<tr><th id="72">72</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL19expandAndMergeISELsEv" title='(anonymous namespace)::PPCExpandISEL::expandAndMergeISELs' data-type='void (anonymous namespace)::PPCExpandISEL::expandAndMergeISELs()' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL19expandAndMergeISELsEv">expandAndMergeISELs</a>();</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL8canMergeEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::PPCExpandISEL::canMerge' data-type='bool (anonymous namespace)::PPCExpandISEL::canMerge(llvm::MachineInstr * PrevPushedMI, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL8canMergeEPN4llvm12MachineInstrES3_">canMerge</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8PrevPushedMI" title='PrevPushedMI' data-type='llvm::MachineInstr *' data-ref="8PrevPushedMI">PrevPushedMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr *' data-ref="9MI">MI</dfn>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE">///  Is this instruction an ISEL or ISEL8?</i></td></tr>
<tr><th id="77">77</th><td>  <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCExpandISEL::isISEL' data-type='static bool (anonymous namespace)::PPCExpandISEL::isISEL(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE">isISEL</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>) {</td></tr>
<tr><th id="78">78</th><td>    <b>return</b> (MI.getOpcode() == PPC::<span class='error' title="no member named &apos;ISEL&apos; in namespace &apos;llvm::PPC&apos;">ISEL</span> || MI.getOpcode() == PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span>);</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL7isISEL8ERKN4llvm12MachineInstrE">///  Is this instruction an ISEL8?</i></td></tr>
<tr><th id="82">82</th><td>  <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL7isISEL8ERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCExpandISEL::isISEL8' data-type='static bool (anonymous namespace)::PPCExpandISEL::isISEL8(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL7isISEL8ERKN4llvm12MachineInstrE">isISEL8</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>) {</td></tr>
<tr><th id="83">83</th><td>    <b>return</b> (MI.getOpcode() == PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span>);</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">/// Are the two operands using the same register?</i></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-type='bool (anonymous namespace)::PPCExpandISEL::useSameRegister(const llvm::MachineOperand &amp; Op1, const llvm::MachineOperand &amp; Op2)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="12Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="12Op1">Op1</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="13Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="13Op2">Op2</dfn>) {</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> (<a class="local col2 ref" href="#12Op1" title='Op1' data-ref="12Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#13Op2" title='Op2' data-ref="13Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">///</i></td></tr>
<tr><th id="92">92</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">  ///  Collect all ISEL instructions from the current function.</i></td></tr>
<tr><th id="93">93</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">  ///</i></td></tr>
<tr><th id="94">94</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">  /// Walk the current function and collect all the ISEL instructions that are</i></td></tr>
<tr><th id="95">95</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">  /// found. The instructions are placed in the ISELInstructions vector.</i></td></tr>
<tr><th id="96">96</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">  ///</i></td></tr>
<tr><th id="97">97</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">  /// <span class="command">\return</span> true if any ISEL instructions were found, false otherwise</i></td></tr>
<tr><th id="98">98</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">  ///</i></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv" title='(anonymous namespace)::PPCExpandISEL::collectISELInstructions' data-type='bool (anonymous namespace)::PPCExpandISEL::collectISELInstructions()' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">collectISELInstructions</a>();</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><b>public</b>:</td></tr>
<tr><th id="102">102</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCExpandISEL::ID" title='(anonymous namespace)::PPCExpandISEL::ID' data-type='char' data-ref="(anonymousnamespace)::PPCExpandISEL::ID">ID</dfn>;</td></tr>
<tr><th id="103">103</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISELC1Ev" title='(anonymous namespace)::PPCExpandISEL::PPCExpandISEL' data-type='void (anonymous namespace)::PPCExpandISEL::PPCExpandISEL()' data-ref="_ZN12_GLOBAL__N_113PPCExpandISELC1Ev">PPCExpandISEL</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::ID" title='(anonymous namespace)::PPCExpandISEL::ID' data-use='a' data-ref="(anonymousnamespace)::PPCExpandISEL::ID">ID</a>) {</td></tr>
<tr><th id="104">104</th><td>    <a class="ref" href="#504" title='llvm::initializePPCExpandISELPass' data-ref="_ZN4llvm27initializePPCExpandISELPassERNS_12PassRegistryE">initializePPCExpandISELPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="108">108</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  ///  Determine whether to generate the ISEL instruction or expand it.</i></td></tr>
<tr><th id="109">109</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  ///</i></td></tr>
<tr><th id="110">110</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// Expand ISEL instruction into if-then-else sequence when one of</i></td></tr>
<tr><th id="111">111</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// the following two conditions hold:</i></td></tr>
<tr><th id="112">112</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// (1) -ppc-gen-isel=false</i></td></tr>
<tr><th id="113">113</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// (2) hasISEL() return false</i></td></tr>
<tr><th id="114">114</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// Otherwise, still generate ISEL instruction.</i></td></tr>
<tr><th id="115">115</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// The -ppc-gen-isel option is set to true by default. Which means the ISEL</i></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// instruction is still generated by default on targets that support them.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  ///</i></td></tr>
<tr><th id="118">118</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  /// <span class="command">\return</span> true if ISEL should be expanded into if-then-else code sequence;</i></td></tr>
<tr><th id="119">119</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  ///         false if ISEL instruction should be generated, i.e. not expanded.</i></td></tr>
<tr><th id="120">120</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">  ///</i></td></tr>
<tr><th id="121">121</th><td>  <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCExpandISEL::isExpandISELEnabled' data-type='static bool (anonymous namespace)::PPCExpandISEL::isExpandISELEnabled(const llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">isExpandISELEnabled</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="14MF">MF</dfn>);</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="123">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="124">124</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_113PPCExpandISEL20DumpISELInstructionsEv" title='(anonymous namespace)::PPCExpandISEL::DumpISELInstructions' data-type='void (anonymous namespace)::PPCExpandISEL::DumpISELInstructions() const' data-ref="_ZNK12_GLOBAL__N_113PPCExpandISEL20DumpISELInstructionsEv">DumpISELInstructions</a>() <em>const</em>;</td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="123">endif</span></u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCExpandISEL::runOnMachineFunction' data-type='bool (anonymous namespace)::PPCExpandISEL::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn>) override {</td></tr>
<tr><th id="128">128</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Function: &quot;; MF.dump(); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Function: "</q>; <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction4dumpEv" title='llvm::MachineFunction::dump' data-ref="_ZNK4llvm15MachineFunction4dumpEv">dump</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="129">129</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCExpandISEL::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL10initializeERN4llvm15MachineFunctionE">initialize</a>(<span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv" title='(anonymous namespace)::PPCExpandISEL::collectISELInstructions' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">collectISELInstructions</a>()) {</td></tr>
<tr><th id="132">132</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;No ISEL instructions in this function\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"No ISEL instructions in this function\n"</q>);</td></tr>
<tr><th id="133">133</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="134">134</th><td>    }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#<span data-ppcond="136">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="137">137</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_113PPCExpandISEL20DumpISELInstructionsEv" title='(anonymous namespace)::PPCExpandISEL::DumpISELInstructions' data-use='c' data-ref="_ZNK12_GLOBAL__N_113PPCExpandISEL20DumpISELInstructionsEv">DumpISELInstructions</a>();</td></tr>
<tr><th id="138">138</th><td><u>#<span data-ppcond="136">endif</span></u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL19expandAndMergeISELsEv" title='(anonymous namespace)::PPCExpandISEL::expandAndMergeISELs' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL19expandAndMergeISELsEv">expandAndMergeISELs</a>();</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="143">143</th><td>  }</td></tr>
<tr><th id="144">144</th><td>};</td></tr>
<tr><th id="145">145</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCExpandISEL::initialize' data-type='void (anonymous namespace)::PPCExpandISEL::initialize(llvm::MachineFunction &amp; MFParam)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL10initializeERN4llvm15MachineFunctionE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MFParam" title='MFParam' data-type='llvm::MachineFunction &amp;' data-ref="16MFParam">MFParam</dfn>) {</td></tr>
<tr><th id="148">148</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a> = &amp;<a class="local col6 ref" href="#16MFParam" title='MFParam' data-ref="16MFParam">MFParam</a>;</td></tr>
<tr><th id="149">149</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TII" title='(anonymous namespace)::PPCExpandISEL::TII' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="150">150</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::ISELInstructions" title='(anonymous namespace)::PPCExpandISEL::ISELInstructions' data-use='m' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">ISELInstructions</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="151">151</th><td>}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCExpandISEL::isExpandISELEnabled' data-type='static bool (anonymous namespace)::PPCExpandISEL::isExpandISELEnabled(const llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">isExpandISELEnabled</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>) {</td></tr>
<tr><th id="154">154</th><td>  <b>return</b> !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#GenerateISEL" title='GenerateISEL' data-use='m' data-ref="GenerateISEL">GenerateISEL</a> || !<a class="local col7 ref" href="#17MF" title='MF' data-ref="17MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7hasISELEv" title='llvm::PPCSubtarget::hasISEL' data-ref="_ZNK4llvm12PPCSubtarget7hasISELEv">hasISEL</a>();</td></tr>
<tr><th id="155">155</th><td>}</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv" title='(anonymous namespace)::PPCExpandISEL::collectISELInstructions' data-type='bool (anonymous namespace)::PPCExpandISEL::collectISELInstructions()' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL23collectISELInstructionsEv">collectISELInstructions</dfn>() {</td></tr>
<tr><th id="158">158</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="18MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="18MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>) {</td></tr>
<tr><th id="159">159</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="19thisBlockISELs" title='thisBlockISELs' data-type='BlockISELList' data-ref="19thisBlockISELs">thisBlockISELs</dfn>;</td></tr>
<tr><th id="160">160</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI">MI</dfn> : <a class="local col8 ref" href="#18MBB" title='MBB' data-ref="18MBB">MBB</a>)</td></tr>
<tr><th id="161">161</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCExpandISEL::isISEL' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE">isISEL</a>(<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>))</td></tr>
<tr><th id="162">162</th><td>        <a class="local col9 ref" href="#19thisBlockISELs" title='thisBlockISELs' data-ref="19thisBlockISELs">thisBlockISELs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>);</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (!<a class="local col9 ref" href="#19thisBlockISELs" title='thisBlockISELs' data-ref="19thisBlockISELs">thisBlockISELs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="164">164</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::ISELInstructions" title='(anonymous namespace)::PPCExpandISEL::ISELInstructions' data-use='m' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">ISELInstructions</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col8 ref" href="#18MBB" title='MBB' data-ref="18MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>(), <span class='refarg'><a class="local col9 ref" href="#19thisBlockISELs" title='thisBlockISELs' data-ref="19thisBlockISELs">thisBlockISELs</a></span>));</td></tr>
<tr><th id="165">165</th><td>  }</td></tr>
<tr><th id="166">166</th><td>  <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::ISELInstructions" title='(anonymous namespace)::PPCExpandISEL::ISELInstructions' data-use='m' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">ISELInstructions</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5emptyEv" title='llvm::DenseMapBase::empty' data-ref="_ZNK4llvm12DenseMapBase5emptyEv">empty</a>();</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#<span data-ppcond="169">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="170">170</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113PPCExpandISEL20DumpISELInstructionsEv" title='(anonymous namespace)::PPCExpandISEL::DumpISELInstructions' data-type='void (anonymous namespace)::PPCExpandISEL::DumpISELInstructions() const' data-ref="_ZNK12_GLOBAL__N_113PPCExpandISEL20DumpISELInstructionsEv">DumpISELInstructions</dfn>() <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="21I" title='I' data-type='const llvm::detail::DenseMapPair&lt;int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt; &amp;' data-ref="21I">I</dfn> : <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::ISELInstructions" title='(anonymous namespace)::PPCExpandISEL::ISELInstructions' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">ISELInstructions</a>) {</td></tr>
<tr><th id="172">172</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; printMBBReference(*MF-&gt;getBlockNumbered(I.first)) &lt;&lt; &quot;:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getBlockNumberedEj" title='llvm::MachineFunction::getBlockNumbered' data-ref="_ZNK4llvm15MachineFunction16getBlockNumberedEj">getBlockNumbered</a>(<a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="173">173</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>);</td></tr>
<tr><th id="174">174</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="22VI" title='VI' data-type='llvm::MachineInstr *const &amp;' data-ref="22VI">VI</dfn> : <a class="local col1 ref" href="#21I" title='I' data-ref="21I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="175">175</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; VI-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>; <a class="local col2 ref" href="#22VI" title='VI' data-ref="22VI">VI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td><u>#<span data-ppcond="169">endif</span></u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113PPCExpandISEL8canMergeEPN4llvm12MachineInstrES3_">/// Contiguous ISELs that have the same condition can be merged.</i></td></tr>
<tr><th id="181">181</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL8canMergeEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::PPCExpandISEL::canMerge' data-type='bool (anonymous namespace)::PPCExpandISEL::canMerge(llvm::MachineInstr * PrevPushedMI, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL8canMergeEPN4llvm12MachineInstrES3_">canMerge</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="23PrevPushedMI" title='PrevPushedMI' data-type='llvm::MachineInstr *' data-ref="23PrevPushedMI">PrevPushedMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr *' data-ref="24MI">MI</dfn>) {</td></tr>
<tr><th id="182">182</th><td>  <i>// Same Condition Register?</i></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col3 ref" href="#23PrevPushedMI" title='PrevPushedMI' data-ref="23PrevPushedMI">PrevPushedMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>), <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)))</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="25PrevPushedMBBI" title='PrevPushedMBBI' data-type='MachineBasicBlock::iterator' data-ref="25PrevPushedMBBI">PrevPushedMBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col3 ref" href="#23PrevPushedMI" title='PrevPushedMI' data-ref="23PrevPushedMI">PrevPushedMI</a>;</td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="26MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="26MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>;</td></tr>
<tr><th id="188">188</th><td>  <b>return</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26MBBI" title='MBBI' data-ref="26MBBI">MBBI</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#25PrevPushedMBBI" title='PrevPushedMBBI' data-ref="25PrevPushedMBBI">PrevPushedMBBI</a>); <i>// Contiguous ISELs?</i></td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL19expandAndMergeISELsEv" title='(anonymous namespace)::PPCExpandISEL::expandAndMergeISELs' data-type='void (anonymous namespace)::PPCExpandISEL::expandAndMergeISELs()' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL19expandAndMergeISELsEv">expandAndMergeISELs</dfn>() {</td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="local col7 decl" id="27ExpandISELEnabled" title='ExpandISELEnabled' data-type='bool' data-ref="27ExpandISELEnabled">ExpandISELEnabled</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCExpandISEL::isExpandISELEnabled' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL19isExpandISELEnabledERKN4llvm15MachineFunctionE">isExpandISELEnabled</a>(*<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="28BlockList" title='BlockList' data-type='llvm::detail::DenseMapPair&lt;int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt; &amp;' data-ref="28BlockList">BlockList</dfn> : <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::ISELInstructions" title='(anonymous namespace)::PPCExpandISEL::ISELInstructions' data-ref="(anonymousnamespace)::PPCExpandISEL::ISELInstructions">ISELInstructions</a>) {</td></tr>
<tr><th id="195">195</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Expanding ISEL instructions in &quot; &lt;&lt; printMBBReference(*MF-&gt;getBlockNumbered(BlockList.first)) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="196">196</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expanding ISEL instructions in "</q></td></tr>
<tr><th id="197">197</th><td>               <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getBlockNumberedEj" title='llvm::MachineFunction::getBlockNumbered' data-ref="_ZNK4llvm15MachineFunction16getBlockNumberedEj">getBlockNumbered</a>(<a class="local col8 ref" href="#28BlockList" title='BlockList' data-ref="28BlockList">BlockList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="198">198</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="199">199</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col9 decl" id="29CurrentISELList" title='CurrentISELList' data-type='BlockISELList &amp;' data-ref="29CurrentISELList">CurrentISELList</dfn> = <a class="local col8 ref" href="#28BlockList" title='BlockList' data-ref="28BlockList">BlockList</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, llvm::SmallVector&lt;llvm::MachineInstr *, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="200">200</th><td>    <em>auto</em> <dfn class="local col0 decl" id="30I" title='I' data-type='llvm::MachineInstr **' data-ref="30I">I</dfn> = <a class="local col9 ref" href="#29CurrentISELList" title='CurrentISELList' data-ref="29CurrentISELList">CurrentISELList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="201">201</th><td>    <em>auto</em> <dfn class="local col1 decl" id="31E" title='E' data-type='llvm::MachineInstr **' data-ref="31E">E</dfn> = <a class="local col9 ref" href="#29CurrentISELList" title='CurrentISELList' data-ref="29CurrentISELList">CurrentISELList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <b>while</b> (<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a> != <a class="local col1 ref" href="#31E" title='E' data-ref="31E">E</a>) {</td></tr>
<tr><th id="204">204</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isISEL(**I) &amp;&amp; &quot;Expecting an ISEL instruction&quot;) ? void (0) : __assert_fail (&quot;isISEL(**I) &amp;&amp; \&quot;Expecting an ISEL instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp&quot;, 204, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCExpandISEL::isISEL' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE">isISEL</a>(**<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>) &amp;&amp; <q>"Expecting an ISEL instruction"</q>);</td></tr>
<tr><th id="205">205</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="32Dest">Dest</dfn> = (*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="206">206</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="33TrueValue" title='TrueValue' data-type='llvm::MachineOperand &amp;' data-ref="33TrueValue">TrueValue</dfn> = (*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="207">207</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34FalseValue" title='FalseValue' data-type='llvm::MachineOperand &amp;' data-ref="34FalseValue">FalseValue</dfn> = (*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>      <i>// Special case 1, all registers used by ISEL are the same one.</i></td></tr>
<tr><th id="210">210</th><td><i>      // The non-redundant isel 0, 0, 0, N would not satisfy these conditions</i></td></tr>
<tr><th id="211">211</th><td><i>      // as it would be ISEL %R0, %ZERO, %R0, %CRN.</i></td></tr>
<tr><th id="212">212</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col2 ref" href="#32Dest" title='Dest' data-ref="32Dest">Dest</a>, <a class="local col3 ref" href="#33TrueValue" title='TrueValue' data-ref="33TrueValue">TrueValue</a>) &amp;&amp;</td></tr>
<tr><th id="213">213</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col2 ref" href="#32Dest" title='Dest' data-ref="32Dest">Dest</a>, <a class="local col4 ref" href="#34FalseValue" title='FalseValue' data-ref="34FalseValue">FalseValue</a>)) {</td></tr>
<tr><th id="214">214</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Remove redundant ISEL instruction: &quot; &lt;&lt; **I &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Remove redundant ISEL instruction: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> **<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a></td></tr>
<tr><th id="215">215</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="216">216</th><td>        <i>// FIXME: if the CR field used has no other uses, we could eliminate the</i></td></tr>
<tr><th id="217">217</th><td><i>        // instruction that defines it. This would have to be done manually</i></td></tr>
<tr><th id="218">218</th><td><i>        // since this pass runs too late to run DCE after it.</i></td></tr>
<tr><th id="219">219</th><td>        <a class="ref" href="#32" title='NumRemoved' data-ref="NumRemoved">NumRemoved</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="220">220</th><td>        (*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="221">221</th><td>        <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>++;</td></tr>
<tr><th id="222">222</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col3 ref" href="#33TrueValue" title='TrueValue' data-ref="33TrueValue">TrueValue</a>, <a class="local col4 ref" href="#34FalseValue" title='FalseValue' data-ref="34FalseValue">FalseValue</a>)) {</td></tr>
<tr><th id="223">223</th><td>        <i>// Special case 2, the two input registers used by ISEL are the same.</i></td></tr>
<tr><th id="224">224</th><td><i>        // Note: the non-foldable isel RX, 0, 0, N would not satisfy this</i></td></tr>
<tr><th id="225">225</th><td><i>        // condition as it would be ISEL %RX, %ZERO, %R0, %CRN, which makes it</i></td></tr>
<tr><th id="226">226</th><td><i>        // safe to fold ISEL to MR(OR) instead of ADDI.</i></td></tr>
<tr><th id="227">227</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="35MBB">MBB</dfn> = (*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="228">228</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Fold the ISEL instruction to an unconditional copy:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="229">229</th><td>            <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Fold the ISEL instruction to an unconditional copy:\n"</q>);</td></tr>
<tr><th id="230">230</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;ISEL: &quot; &lt;&lt; **I &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ISEL: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> **<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="231">231</th><td>        <a class="ref" href="#33" title='NumFolded' data-ref="NumFolded">NumFolded</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="232">232</th><td>        <i>// Note: we're using both the TrueValue and FalseValue operands so as</i></td></tr>
<tr><th id="233">233</th><td><i>        // not to lose the kill flag if it is set on either of them.</i></td></tr>
<tr><th id="234">234</th><td>        BuildMI(*MBB, (*I), dl, TII-&gt;get(isISEL8(**I) ? PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span> : PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span>))</td></tr>
<tr><th id="235">235</th><td>            .add(Dest)</td></tr>
<tr><th id="236">236</th><td>            .add(TrueValue)</td></tr>
<tr><th id="237">237</th><td>            .add(FalseValue);</td></tr>
<tr><th id="238">238</th><td>        (*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="239">239</th><td>        <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>++;</td></tr>
<tr><th id="240">240</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#27ExpandISELEnabled" title='ExpandISELEnabled' data-ref="27ExpandISELEnabled">ExpandISELEnabled</a>) { <i>// Normal cases expansion enabled</i></td></tr>
<tr><th id="241">241</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Expand ISEL instructions:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expand ISEL instructions:\n"</q>);</td></tr>
<tr><th id="242">242</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;ISEL: &quot; &lt;&lt; **I &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ISEL: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> **<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="243">243</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="36SubISELList" title='SubISELList' data-type='BlockISELList' data-ref="36SubISELList">SubISELList</dfn>;</td></tr>
<tr><th id="244">244</th><td>        <a class="local col6 ref" href="#36SubISELList" title='SubISELList' data-ref="36SubISELList">SubISELList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>++);</td></tr>
<tr><th id="245">245</th><td>        <i>// Collect the ISELs that can be merged together.</i></td></tr>
<tr><th id="246">246</th><td><i>        // This will eat up ISEL instructions without considering whether they</i></td></tr>
<tr><th id="247">247</th><td><i>        // may be redundant or foldable to a register copy. So we still keep</i></td></tr>
<tr><th id="248">248</th><td><i>        // the handleSpecialCases() downstream to handle them.</i></td></tr>
<tr><th id="249">249</th><td>        <b>while</b> (<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a> != <a class="local col1 ref" href="#31E" title='E' data-ref="31E">E</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL8canMergeEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::PPCExpandISEL::canMerge' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL8canMergeEPN4llvm12MachineInstrES3_">canMerge</a>(<a class="local col6 ref" href="#36SubISELList" title='SubISELList' data-ref="36SubISELList">SubISELList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>(), *<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>)) {</td></tr>
<tr><th id="250">250</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;ISEL: &quot; &lt;&lt; **I &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ISEL: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> **<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="251">251</th><td>          <a class="local col6 ref" href="#36SubISELList" title='SubISELList' data-ref="36SubISELList">SubISELList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>++);</td></tr>
<tr><th id="252">252</th><td>        }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL20expandMergeableISELsERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE" title='(anonymous namespace)::PPCExpandISEL::expandMergeableISELs' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL20expandMergeableISELsERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE">expandMergeableISELs</a>(<span class='refarg'><a class="local col6 ref" href="#36SubISELList" title='SubISELList' data-ref="36SubISELList">SubISELList</a></span>);</td></tr>
<tr><th id="255">255</th><td>      } <b>else</b> { <i>// Normal cases expansion disabled</i></td></tr>
<tr><th id="256">256</th><td>        <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>++; <i>// leave the ISEL as it is</i></td></tr>
<tr><th id="257">257</th><td>      }</td></tr>
<tr><th id="258">258</th><td>    } <i>// end while</i></td></tr>
<tr><th id="259">259</th><td>  } <i>// end for</i></td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL18handleSpecialCasesERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::PPCExpandISEL::handleSpecialCases' data-type='void (anonymous namespace)::PPCExpandISEL::handleSpecialCases(BlockISELList &amp; BIL, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL18handleSpecialCasesERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE">handleSpecialCases</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col7 decl" id="37BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="37BIL">BIL</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="38MBB">MBB</dfn>) {</td></tr>
<tr><th id="264">264</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsTrueBlockRequired' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired">IsTrueBlockRequired</a> = <b>false</b>;</td></tr>
<tr><th id="265">265</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</a> = <b>false</b>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <em>auto</em> <dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr **' data-ref="39MI">MI</dfn> = <a class="local col7 ref" href="#37BIL" title='BIL' data-ref="37BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="268">268</th><td>  <b>while</b> (<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a> != <a class="local col7 ref" href="#37BIL" title='BIL' data-ref="37BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="269">269</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isISEL(**MI) &amp;&amp; &quot;Expecting an ISEL instruction&quot;) ? void (0) : __assert_fail (&quot;isISEL(**MI) &amp;&amp; \&quot;Expecting an ISEL instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp&quot;, 269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCExpandISEL::isISEL' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE">isISEL</a>(**<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>) &amp;&amp; <q>"Expecting an ISEL instruction"</q>);</td></tr>
<tr><th id="270">270</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;ISEL: &quot; &lt;&lt; **MI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ISEL: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> **<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="40Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="40Dest">Dest</dfn> = (*<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="273">273</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="41TrueValue" title='TrueValue' data-type='llvm::MachineOperand &amp;' data-ref="41TrueValue">TrueValue</dfn> = (*<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="274">274</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="42FalseValue" title='FalseValue' data-type='llvm::MachineOperand &amp;' data-ref="42FalseValue">FalseValue</dfn> = (*<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>    <i>// If at least one of the ISEL instructions satisfy the following</i></td></tr>
<tr><th id="277">277</th><td><i>    // condition, we need the True Block:</i></td></tr>
<tr><th id="278">278</th><td><i>    // The Dest Register and True Value Register are not the same</i></td></tr>
<tr><th id="279">279</th><td><i>    // Similarly, if at least one of the ISEL instructions satisfy the</i></td></tr>
<tr><th id="280">280</th><td><i>    // following condition, we need the False Block:</i></td></tr>
<tr><th id="281">281</th><td><i>    // The Dest Register and False Value Register are not the same.</i></td></tr>
<tr><th id="282">282</th><td>    <em>bool</em> <dfn class="local col3 decl" id="43IsADDIInstRequired" title='IsADDIInstRequired' data-type='bool' data-ref="43IsADDIInstRequired">IsADDIInstRequired</dfn> = !<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col0 ref" href="#40Dest" title='Dest' data-ref="40Dest">Dest</a>, <a class="local col1 ref" href="#41TrueValue" title='TrueValue' data-ref="41TrueValue">TrueValue</a>);</td></tr>
<tr><th id="283">283</th><td>    <em>bool</em> <dfn class="local col4 decl" id="44IsORIInstRequired" title='IsORIInstRequired' data-type='bool' data-ref="44IsORIInstRequired">IsORIInstRequired</dfn> = !<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col0 ref" href="#40Dest" title='Dest' data-ref="40Dest">Dest</a>, <a class="local col2 ref" href="#42FalseValue" title='FalseValue' data-ref="42FalseValue">FalseValue</a>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>    <i>// Special case 1, all registers used by ISEL are the same one.</i></td></tr>
<tr><th id="286">286</th><td>    <b>if</b> (!<a class="local col3 ref" href="#43IsADDIInstRequired" title='IsADDIInstRequired' data-ref="43IsADDIInstRequired">IsADDIInstRequired</a> &amp;&amp; !<a class="local col4 ref" href="#44IsORIInstRequired" title='IsORIInstRequired' data-ref="44IsORIInstRequired">IsORIInstRequired</a>) {</td></tr>
<tr><th id="287">287</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Remove redundant ISEL instruction.&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Remove redundant ISEL instruction."</q>);</td></tr>
<tr><th id="288">288</th><td>      <i>// FIXME: if the CR field used has no other uses, we could eliminate the</i></td></tr>
<tr><th id="289">289</th><td><i>      // instruction that defines it. This would have to be done manually</i></td></tr>
<tr><th id="290">290</th><td><i>      // since this pass runs too late to run DCE after it.</i></td></tr>
<tr><th id="291">291</th><td>      <a class="ref" href="#32" title='NumRemoved' data-ref="NumRemoved">NumRemoved</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="292">292</th><td>      (*<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="293">293</th><td>      <i>// Setting MI to the erase result keeps the iterator valid and increased.</i></td></tr>
<tr><th id="294">294</th><td>      <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a> = <a class="local col7 ref" href="#37BIL" title='BIL' data-ref="37BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>);</td></tr>
<tr><th id="295">295</th><td>      <b>continue</b>;</td></tr>
<tr><th id="296">296</th><td>    }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>    <i>// Special case 2, the two input registers used by ISEL are the same.</i></td></tr>
<tr><th id="299">299</th><td><i>    // Note 1: We favor merging ISEL expansions over folding a single one. If</i></td></tr>
<tr><th id="300">300</th><td><i>    // the passed list has multiple merge-able ISEL's, we won't fold any.</i></td></tr>
<tr><th id="301">301</th><td><i>    // Note 2: There is no need to test for PPC::R0/PPC::X0 because PPC::ZERO/</i></td></tr>
<tr><th id="302">302</th><td><i>    // PPC::ZERO8 will be used for the first operand if the value is meant to</i></td></tr>
<tr><th id="303">303</th><td><i>    // be zero. In this case, the useSameRegister method will return false,</i></td></tr>
<tr><th id="304">304</th><td><i>    // thereby preventing this ISEL from being folded.</i></td></tr>
<tr><th id="305">305</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col1 ref" href="#41TrueValue" title='TrueValue' data-ref="41TrueValue">TrueValue</a>, <a class="local col2 ref" href="#42FalseValue" title='FalseValue' data-ref="42FalseValue">FalseValue</a>) &amp;&amp; (<a class="local col7 ref" href="#37BIL" title='BIL' data-ref="37BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>)) {</td></tr>
<tr><th id="306">306</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Fold the ISEL instruction to an unconditional copy.&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="307">307</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Fold the ISEL instruction to an unconditional copy."</q>);</td></tr>
<tr><th id="308">308</th><td>      <a class="ref" href="#33" title='NumFolded' data-ref="NumFolded">NumFolded</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="309">309</th><td>      <i>// Note: we're using both the TrueValue and FalseValue operands so as</i></td></tr>
<tr><th id="310">310</th><td><i>      // not to lose the kill flag if it is set on either of them.</i></td></tr>
<tr><th id="311">311</th><td>      BuildMI(*MBB, (*MI), dl, TII-&gt;get(isISEL8(**MI) ? PPC::<span class='error' title="no member named &apos;OR8&apos; in namespace &apos;llvm::PPC&apos;">OR8</span> : PPC::<span class='error' title="no member named &apos;OR&apos; in namespace &apos;llvm::PPC&apos;">OR</span>))</td></tr>
<tr><th id="312">312</th><td>          .add(Dest)</td></tr>
<tr><th id="313">313</th><td>          .add(TrueValue)</td></tr>
<tr><th id="314">314</th><td>          .add(FalseValue);</td></tr>
<tr><th id="315">315</th><td>      (*<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="316">316</th><td>      <i>// Setting MI to the erase result keeps the iterator valid and increased.</i></td></tr>
<tr><th id="317">317</th><td>      <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a> = <a class="local col7 ref" href="#37BIL" title='BIL' data-ref="37BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>);</td></tr>
<tr><th id="318">318</th><td>      <b>continue</b>;</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsTrueBlockRequired' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired">IsTrueBlockRequired</a> |= <a class="local col3 ref" href="#43IsADDIInstRequired" title='IsADDIInstRequired' data-ref="43IsADDIInstRequired">IsADDIInstRequired</a>;</td></tr>
<tr><th id="322">322</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</a> |= <a class="local col4 ref" href="#44IsORIInstRequired" title='IsORIInstRequired' data-ref="44IsORIInstRequired">IsORIInstRequired</a>;</td></tr>
<tr><th id="323">323</th><td>    <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>++;</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>}</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL21reorganizeBlockLayoutERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::PPCExpandISEL::reorganizeBlockLayout' data-type='void (anonymous namespace)::PPCExpandISEL::reorganizeBlockLayout(BlockISELList &amp; BIL, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL21reorganizeBlockLayoutERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE">reorganizeBlockLayout</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col5 decl" id="45BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="45BIL">BIL</dfn>,</td></tr>
<tr><th id="328">328</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="46MBB">MBB</dfn>) {</td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (<a class="local col5 ref" href="#45BIL" title='BIL' data-ref="45BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="330">330</th><td>    <b>return</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((IsTrueBlockRequired || IsFalseBlockRequired) &amp;&amp; &quot;Should have been handled by special cases earlier!&quot;) ? void (0) : __assert_fail (&quot;(IsTrueBlockRequired || IsFalseBlockRequired) &amp;&amp; \&quot;Should have been handled by special cases earlier!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp&quot;, 333, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsTrueBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired">IsTrueBlockRequired</a> || <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</a>) &amp;&amp;</td></tr>
<tr><th id="333">333</th><td>         <q>"Should have been handled by special cases earlier!"</q>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47Successor" title='Successor' data-type='llvm::MachineBasicBlock *' data-ref="47Successor">Successor</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="336">336</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col8 decl" id="48LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="48LLVM_BB">LLVM_BB</dfn> = <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="337">337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="49MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="49MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>(*<a class="local col5 ref" href="#45BIL" title='BIL' data-ref="45BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>());</td></tr>
<tr><th id="338">338</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a> = (<a class="local col9 ref" href="#49MBBI" title='MBBI' data-ref="49MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>() || !<a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14canFallThroughEv" title='llvm::MachineBasicBlock::canFallThrough' data-ref="_ZN4llvm17MachineBasicBlock14canFallThroughEv">canFallThrough</a>())</td></tr>
<tr><th id="339">339</th><td>                     <i>// Another BB is needed to move the instructions that</i></td></tr>
<tr><th id="340">340</th><td><i>                     // follow this ISEL.  If the ISEL is the last instruction</i></td></tr>
<tr><th id="341">341</th><td><i>                     // in a block that can't fall through, we also need a block</i></td></tr>
<tr><th id="342">342</th><td><i>                     // to branch to.</i></td></tr>
<tr><th id="343">343</th><td>                     ? <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#48LLVM_BB" title='LLVM_BB' data-ref="48LLVM_BB">LLVM_BB</a>)</td></tr>
<tr><th id="344">344</th><td>                     : <b>nullptr</b>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col0 decl" id="50It" title='It' data-type='MachineFunction::iterator' data-ref="50It">It</dfn> = <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="347">347</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>; <i>// Point to the successor block of MBB.</i></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i>// If NewSuccessor is NULL then the last ISEL in this group is the last</i></td></tr>
<tr><th id="350">350</th><td><i>  // non-debug instruction in this block. Find the fall-through successor</i></td></tr>
<tr><th id="351">351</th><td><i>  // of this block to use when updating the CFG below.</i></td></tr>
<tr><th id="352">352</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>) {</td></tr>
<tr><th id="353">353</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="51Succ" title='Succ' data-type='llvm::MachineBasicBlock *&amp;' data-ref="51Succ">Succ</dfn> : <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="354">354</th><td>      <b>if</b> (<a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col1 ref" href="#51Succ" title='Succ' data-ref="51Succ">Succ</a>)) {</td></tr>
<tr><th id="355">355</th><td>        <a class="local col7 ref" href="#47Successor" title='Successor' data-ref="47Successor">Successor</a> = <a class="local col1 ref" href="#51Succ" title='Succ' data-ref="51Succ">Succ</a>;</td></tr>
<tr><th id="356">356</th><td>        <b>break</b>;</td></tr>
<tr><th id="357">357</th><td>      }</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td>  } <b>else</b></td></tr>
<tr><th id="360">360</th><td>    <a class="local col7 ref" href="#47Successor" title='Successor' data-ref="47Successor">Successor</a> = <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <i>// The FalseBlock and TrueBlock are inserted after the MBB block but before</i></td></tr>
<tr><th id="363">363</th><td><i>  // its successor.</i></td></tr>
<tr><th id="364">364</th><td><i>  // Note this need to be done *after* the above setting the Successor code.</i></td></tr>
<tr><th id="365">365</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</a>) {</td></tr>
<tr><th id="366">366</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</a> = <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#48LLVM_BB" title='LLVM_BB' data-ref="48LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="367">367</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>, <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</a>);</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsTrueBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired">IsTrueBlockRequired</a>) {</td></tr>
<tr><th id="371">371</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TrueBlock" title='(anonymous namespace)::PPCExpandISEL::TrueBlock' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlock">TrueBlock</a> = <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#48LLVM_BB" title='LLVM_BB' data-ref="48LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="372">372</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>, <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TrueBlock" title='(anonymous namespace)::PPCExpandISEL::TrueBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlock">TrueBlock</a>);</td></tr>
<tr><th id="373">373</th><td>  }</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>) {</td></tr>
<tr><th id="376">376</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::MF" title='(anonymous namespace)::PPCExpandISEL::MF' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#50It" title='It' data-ref="50It">It</a>, <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>    <i>// Transfer the rest of this block into the new successor block.</i></td></tr>
<tr><th id="379">379</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>,</td></tr>
<tr><th id="380">380</th><td>                         <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col5 ref" href="#45BIL" title='BIL' data-ref="45BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>())),</td></tr>
<tr><th id="381">381</th><td>                         <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="382">382</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(<a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>);</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <i>// Copy the original liveIns of MBB to NewSuccessor.</i></td></tr>
<tr><th id="385">385</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="52LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="52LI">LI</dfn> : <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>())</td></tr>
<tr><th id="386">386</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInERKNS0_16RegisterMaskPairE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInERKNS0_16RegisterMaskPairE">addLiveIn</a>(<a class="local col2 ref" href="#52LI" title='LI' data-ref="52LI">LI</a>);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <i>// After splitting the NewSuccessor block, Regs defined but not killed</i></td></tr>
<tr><th id="389">389</th><td><i>    // in MBB should be treated as liveins of NewSuccessor.</i></td></tr>
<tr><th id="390">390</th><td><i>    // Note: Cannot use stepBackward instead since we are using the Reg</i></td></tr>
<tr><th id="391">391</th><td><i>    // liveness state at the end of MBB (liveOut of MBB) as the liveIn for</i></td></tr>
<tr><th id="392">392</th><td><i>    // NewSuccessor. Otherwise, will cause cyclic dependence.</i></td></tr>
<tr><th id="393">393</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::LivePhysRegs&apos;"><dfn class="local col3 decl" id="53LPR" title='LPR' data-type='llvm::LivePhysRegs' data-ref="53LPR">LPR</dfn></span>(*MF-&gt;getSubtarget&lt;PPCSubtarget&gt;().getRegisterInfo());</td></tr>
<tr><th id="394">394</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt;, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="54Clobbers" title='Clobbers' data-type='SmallVector&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt;, 2&gt;' data-ref="54Clobbers">Clobbers</dfn>;</td></tr>
<tr><th id="395">395</th><td>    <b>for</b> (MachineInstr &amp;MI : *MBB)</td></tr>
<tr><th id="396">396</th><td>      LPR.stepForward(MI, Clobbers);</td></tr>
<tr><th id="397">397</th><td>    <b>for</b> (<em>auto</em> &amp;LI : LPR)</td></tr>
<tr><th id="398">398</th><td>      NewSuccessor-&gt;addLiveIn(LI);</td></tr>
<tr><th id="399">399</th><td>  } <b>else</b> {</td></tr>
<tr><th id="400">400</th><td>    <i>// Remove successor from MBB.</i></td></tr>
<tr><th id="401">401</th><td>    <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col7 ref" href="#47Successor" title='Successor' data-ref="47Successor">Successor</a>);</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i>// Note that this needs to be done *after* transfering the successors from MBB</i></td></tr>
<tr><th id="405">405</th><td><i>  // to the NewSuccessor block, otherwise these blocks will also be transferred</i></td></tr>
<tr><th id="406">406</th><td><i>  // as successors!</i></td></tr>
<tr><th id="407">407</th><td>  <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsTrueBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired">IsTrueBlockRequired</a> ? <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TrueBlock" title='(anonymous namespace)::PPCExpandISEL::TrueBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlock">TrueBlock</a> : <a class="local col7 ref" href="#47Successor" title='Successor' data-ref="47Successor">Successor</a>);</td></tr>
<tr><th id="408">408</th><td>  <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</a> ? <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</a> : <a class="local col7 ref" href="#47Successor" title='Successor' data-ref="47Successor">Successor</a>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsTrueBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsTrueBlockRequired">IsTrueBlockRequired</a>) {</td></tr>
<tr><th id="411">411</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TrueBlockI" title='(anonymous namespace)::PPCExpandISEL::TrueBlockI' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlockI">TrueBlockI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TrueBlock" title='(anonymous namespace)::PPCExpandISEL::TrueBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlock">TrueBlock</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="412">412</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TrueBlock" title='(anonymous namespace)::PPCExpandISEL::TrueBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlock">TrueBlock</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#47Successor" title='Successor' data-ref="47Successor">Successor</a>);</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</a>) {</td></tr>
<tr><th id="416">416</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlockI" title='(anonymous namespace)::PPCExpandISEL::FalseBlockI' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlockI">FalseBlockI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="417">417</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#47Successor" title='Successor' data-ref="47Successor">Successor</a>);</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i>// Conditional branch to the TrueBlock or Successor</i></td></tr>
<tr><th id="421">421</th><td>  BuildMI(*MBB, BIL.back(), dl, TII-&gt;get(PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span>))</td></tr>
<tr><th id="422">422</th><td>      .add(BIL.back()-&gt;getOperand(<var>3</var>))</td></tr>
<tr><th id="423">423</th><td>      .addMBB(IsTrueBlockRequired ? TrueBlock : Successor);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i>// Jump over the true block to the new successor if the condition is false.</i></td></tr>
<tr><th id="426">426</th><td>  BuildMI(*(IsFalseBlockRequired ? FalseBlock : MBB),</td></tr>
<tr><th id="427">427</th><td>          (IsFalseBlockRequired ? FalseBlockI : BIL.back()), dl,</td></tr>
<tr><th id="428">428</th><td>          TII-&gt;get(PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>))</td></tr>
<tr><th id="429">429</th><td>      .addMBB(Successor);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired" title='(anonymous namespace)::PPCExpandISEL::IsFalseBlockRequired' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::IsFalseBlockRequired">IsFalseBlockRequired</a>)</td></tr>
<tr><th id="432">432</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlockI" title='(anonymous namespace)::PPCExpandISEL::FalseBlockI' data-use='w' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlockI">FalseBlockI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <i>// get the position of PPC::B</i></td></tr>
<tr><th id="433">433</th><td>}</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL14populateBlocksERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE" title='(anonymous namespace)::PPCExpandISEL::populateBlocks' data-type='void (anonymous namespace)::PPCExpandISEL::populateBlocks(BlockISELList &amp; BIL)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL14populateBlocksERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE">populateBlocks</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col5 decl" id="55BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="55BIL">BIL</dfn>) {</td></tr>
<tr><th id="436">436</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='llvm::MachineInstr *&amp;' data-ref="56MI">MI</dfn> : <a class="local col5 ref" href="#55BIL" title='BIL' data-ref="55BIL">BIL</a>) {</td></tr>
<tr><th id="437">437</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isISEL(*MI) &amp;&amp; &quot;Expecting an ISEL instruction&quot;) ? void (0) : __assert_fail (&quot;isISEL(*MI) &amp;&amp; \&quot;Expecting an ISEL instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp&quot;, 437, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCExpandISEL::isISEL' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL6isISELERKN4llvm12MachineInstrE">isISEL</a>(*<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>) &amp;&amp; <q>"Expecting an ISEL instruction"</q>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="57Dest">Dest</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);       <i>// location to store to</i></td></tr>
<tr><th id="440">440</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="58TrueValue" title='TrueValue' data-type='llvm::MachineOperand &amp;' data-ref="58TrueValue">TrueValue</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);  <i>// Value to store if</i></td></tr>
<tr><th id="441">441</th><td>                                                       <i>// condition is true</i></td></tr>
<tr><th id="442">442</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="59FalseValue" title='FalseValue' data-type='llvm::MachineOperand &amp;' data-ref="59FalseValue">FalseValue</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>); <i>// Value to store if</i></td></tr>
<tr><th id="443">443</th><td>                                                       <i>// condition is false</i></td></tr>
<tr><th id="444">444</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="60ConditionRegister" title='ConditionRegister' data-type='llvm::MachineOperand &amp;' data-ref="60ConditionRegister">ConditionRegister</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>); <i>// Condition</i></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;Dest: &quot; &lt;&lt; Dest &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dest: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col7 ref" href="#57Dest" title='Dest' data-ref="57Dest">Dest</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="447">447</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;TrueValue: &quot; &lt;&lt; TrueValue &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"TrueValue: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col8 ref" href="#58TrueValue" title='TrueValue' data-ref="58TrueValue">TrueValue</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="448">448</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;FalseValue: &quot; &lt;&lt; FalseValue &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FalseValue: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col9 ref" href="#59FalseValue" title='FalseValue' data-ref="59FalseValue">FalseValue</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="449">449</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-expand-isel&quot;)) { dbgs() &lt;&lt; &quot;ConditionRegister: &quot; &lt;&lt; ConditionRegister &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ConditionRegister: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col0 ref" href="#60ConditionRegister" title='ConditionRegister' data-ref="60ConditionRegister">ConditionRegister</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>    <i>// If the Dest Register and True Value Register are not the same one, we</i></td></tr>
<tr><th id="452">452</th><td><i>    // need the True Block.</i></td></tr>
<tr><th id="453">453</th><td>    <em>bool</em> <dfn class="local col1 decl" id="61IsADDIInstRequired" title='IsADDIInstRequired' data-type='bool' data-ref="61IsADDIInstRequired">IsADDIInstRequired</dfn> = !<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col7 ref" href="#57Dest" title='Dest' data-ref="57Dest">Dest</a>, <a class="local col8 ref" href="#58TrueValue" title='TrueValue' data-ref="58TrueValue">TrueValue</a>);</td></tr>
<tr><th id="454">454</th><td>    <em>bool</em> <dfn class="local col2 decl" id="62IsORIInstRequired" title='IsORIInstRequired' data-type='bool' data-ref="62IsORIInstRequired">IsORIInstRequired</dfn> = !<a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_" title='(anonymous namespace)::PPCExpandISEL::useSameRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL15useSameRegisterERKN4llvm14MachineOperandES4_">useSameRegister</a>(<a class="local col7 ref" href="#57Dest" title='Dest' data-ref="57Dest">Dest</a>, <a class="local col9 ref" href="#59FalseValue" title='FalseValue' data-ref="59FalseValue">FalseValue</a>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (<a class="local col1 ref" href="#61IsADDIInstRequired" title='IsADDIInstRequired' data-ref="61IsADDIInstRequired">IsADDIInstRequired</a>) {</td></tr>
<tr><th id="457">457</th><td>      <i>// Copy the result into the destination if the condition is true.</i></td></tr>
<tr><th id="458">458</th><td>      BuildMI(*TrueBlock, TrueBlockI, dl,</td></tr>
<tr><th id="459">459</th><td>              TII-&gt;get(isISEL8(*MI) ? PPC::<span class='error' title="no member named &apos;ADDI8&apos; in namespace &apos;llvm::PPC&apos;">ADDI8</span> : PPC::<span class='error' title="no member named &apos;ADDI&apos; in namespace &apos;llvm::PPC&apos;">ADDI</span>))</td></tr>
<tr><th id="460">460</th><td>          .add(Dest)</td></tr>
<tr><th id="461">461</th><td>          .add(TrueValue)</td></tr>
<tr><th id="462">462</th><td>          .add(MachineOperand::CreateImm(<var>0</var>));</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>      <i>// Add the LiveIn registers required by true block.</i></td></tr>
<tr><th id="465">465</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::TrueBlock" title='(anonymous namespace)::PPCExpandISEL::TrueBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::TrueBlock">TrueBlock</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col8 ref" href="#58TrueValue" title='TrueValue' data-ref="58TrueValue">TrueValue</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="466">466</th><td>    }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>    <b>if</b> (<a class="local col2 ref" href="#62IsORIInstRequired" title='IsORIInstRequired' data-ref="62IsORIInstRequired">IsORIInstRequired</a>) {</td></tr>
<tr><th id="469">469</th><td>      <i>// Add the LiveIn registers required by false block.</i></td></tr>
<tr><th id="470">470</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::FalseBlock" title='(anonymous namespace)::PPCExpandISEL::FalseBlock' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::FalseBlock">FalseBlock</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col9 ref" href="#59FalseValue" title='FalseValue' data-ref="59FalseValue">FalseValue</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="471">471</th><td>    }</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>) {</td></tr>
<tr><th id="474">474</th><td>      <i>// Add the LiveIn registers required by NewSuccessor block.</i></td></tr>
<tr><th id="475">475</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col7 ref" href="#57Dest" title='Dest' data-ref="57Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="476">476</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col8 ref" href="#58TrueValue" title='TrueValue' data-ref="58TrueValue">TrueValue</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="477">477</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col9 ref" href="#59FalseValue" title='FalseValue' data-ref="59FalseValue">FalseValue</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="478">478</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCExpandISEL::NewSuccessor" title='(anonymous namespace)::PPCExpandISEL::NewSuccessor' data-use='r' data-ref="(anonymousnamespace)::PPCExpandISEL::NewSuccessor">NewSuccessor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col0 ref" href="#60ConditionRegister" title='ConditionRegister' data-ref="60ConditionRegister">ConditionRegister</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="479">479</th><td>    }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>    <i>// Copy the value into the destination if the condition is false.</i></td></tr>
<tr><th id="482">482</th><td>    <b>if</b> (IsORIInstRequired)</td></tr>
<tr><th id="483">483</th><td>      BuildMI(*FalseBlock, FalseBlockI, dl,</td></tr>
<tr><th id="484">484</th><td>              TII-&gt;get(isISEL8(*MI) ? PPC::<span class='error' title="no member named &apos;ORI8&apos; in namespace &apos;llvm::PPC&apos;">ORI8</span> : PPC::<span class='error' title="no member named &apos;ORI&apos; in namespace &apos;llvm::PPC&apos;">ORI</span>))</td></tr>
<tr><th id="485">485</th><td>          .add(Dest)</td></tr>
<tr><th id="486">486</th><td>          .add(FalseValue)</td></tr>
<tr><th id="487">487</th><td>          .add(MachineOperand::CreateImm(<var>0</var>));</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>    <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>(); <i>// Remove the ISEL instruction.</i></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>    <a class="ref" href="#31" title='NumExpanded' data-ref="NumExpanded">NumExpanded</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td>}</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113PPCExpandISEL20expandMergeableISELsERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE" title='(anonymous namespace)::PPCExpandISEL::expandMergeableISELs' data-type='void (anonymous namespace)::PPCExpandISEL::expandMergeableISELs(BlockISELList &amp; BIL)' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL20expandMergeableISELsERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE">expandMergeableISELs</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::PPCExpandISEL::BlockISELList" title='(anonymous namespace)::PPCExpandISEL::BlockISELList' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::PPCExpandISEL::BlockISELList">BlockISELList</a> &amp;<dfn class="local col3 decl" id="63BIL" title='BIL' data-type='BlockISELList &amp;' data-ref="63BIL">BIL</dfn>) {</td></tr>
<tr><th id="496">496</th><td>  <i>// At this stage all the ISELs of BIL are in the same MBB.</i></td></tr>
<tr><th id="497">497</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="64MBB">MBB</dfn> = <a class="local col3 ref" href="#63BIL" title='BIL' data-ref="63BIL">BIL</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL18handleSpecialCasesERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::PPCExpandISEL::handleSpecialCases' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL18handleSpecialCasesERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE">handleSpecialCases</a>(<span class='refarg'><a class="local col3 ref" href="#63BIL" title='BIL' data-ref="63BIL">BIL</a></span>, <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>);</td></tr>
<tr><th id="500">500</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL21reorganizeBlockLayoutERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::PPCExpandISEL::reorganizeBlockLayout' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL21reorganizeBlockLayoutERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEEPNS1_17MachineBasicBlockE">reorganizeBlockLayout</a>(<span class='refarg'><a class="local col3 ref" href="#63BIL" title='BIL' data-ref="63BIL">BIL</a></span>, <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>);</td></tr>
<tr><th id="501">501</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_113PPCExpandISEL14populateBlocksERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE" title='(anonymous namespace)::PPCExpandISEL::populateBlocks' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISEL14populateBlocksERN4llvm11SmallVectorIPNS1_12MachineInstrELj4EEE">populateBlocks</a>(<span class='refarg'><a class="local col3 ref" href="#63BIL" title='BIL' data-ref="63BIL">BIL</a></span>);</td></tr>
<tr><th id="502">502</th><td>}</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializePPCExpandISELPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;PowerPC Expand ISEL Generation&quot;, &quot;ppc-expand-isel&quot;, &amp;PPCExpandISEL::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PPCExpandISEL&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePPCExpandISELPassFlag; void llvm::initializePPCExpandISELPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePPCExpandISELPassFlag, initializePPCExpandISELPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>, <a class="macro" href="#29" title="&quot;ppc-expand-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PowerPC Expand ISEL Generation"</q>,</td></tr>
<tr><th id="505">505</th><td>                <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="506">506</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PPCExpandISEL::ID" title='(anonymous namespace)::PPCExpandISEL::ID' data-type='char' data-ref="(anonymousnamespace)::PPCExpandISEL::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm23createPPCExpandISELPassEv" title='llvm::createPPCExpandISELPass' data-ref="_ZN4llvm23createPPCExpandISELPassEv">createPPCExpandISELPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCExpandISEL" title='(anonymous namespace)::PPCExpandISEL' data-ref="(anonymousnamespace)::PPCExpandISEL">PPCExpandISEL</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113PPCExpandISELC1Ev" title='(anonymous namespace)::PPCExpandISEL::PPCExpandISEL' data-use='c' data-ref="_ZN12_GLOBAL__N_113PPCExpandISELC1Ev">(</a>); }</td></tr>
<tr><th id="509">509</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
