-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.3
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity borderInterpolate is
port (
    p : IN STD_LOGIC_VECTOR (12 downto 0);
    len : IN STD_LOGIC_VECTOR (11 downto 0);
    borderType : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of borderInterpolate is 
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_fu_59_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_85_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_temp: signed (13-1 downto 0);
    signal len_cast1_fu_73_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_fu_85_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_67_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_91_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_cast1_cast_fu_77_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_85_fu_107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_demorgan_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_115_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_fu_121_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_1_fu_151_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p_fu_157_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_173_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_p_fu_157_p3_temp: signed (13-1 downto 0);
    signal tmp_11_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p3_fu_185_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_fu_197_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_209_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_cast_fu_205_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_assign_2_fu_219_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_fu_209_p2_temp: signed (13-1 downto 0);
    signal p_assign_3_fu_225_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_fu_231_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_cast_cast_fu_243_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_fu_257_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_16_cast_cast_fu_253_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_not_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_287_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_fu_121_p3_temp: signed (13-1 downto 0);
    signal p_assign_4_fu_263_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp2_fu_287_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp5_demorgan_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_219_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp11_fu_341_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp2_fu_287_p3_temp: signed (14-1 downto 0);
    signal sel_tmp16_demorgan_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_341_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp19_fu_361_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_p3_fu_185_p3_temp: signed (13-1 downto 0);
    signal sel_tmp20_fu_369_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp19_fu_361_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp20_fu_369_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp25_fu_397_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp23_fu_383_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp26_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_397_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_15_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_cast1_cast_fu_239_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp29_fu_423_p3 : STD_LOGIC_VECTOR (14 downto 0);


begin



    ap_return <= 
        p_p2_cast1_cast_fu_239_p1 when (sel_tmp30_fu_437_p2(0) = '1') else 
        sel_tmp29_fu_423_p3;
    len_cast1_cast_fu_77_p1 <= std_logic_vector(resize(unsigned(len),13));
    len_cast1_fu_73_p1 <= std_logic_vector(resize(unsigned(len),14));
    or_cond_fu_91_p2 <= (tmp_1_fu_85_p2 and rev_fu_67_p2);
    p_assign_1_fu_151_p2 <= (p xor ap_const_lv13_1FFF);
    
    tmp_13_fu_209_p2_temp <= signed(tmp_13_fu_209_p2);
    p_assign_2_fu_219_p1 <= std_logic_vector(resize(tmp_13_fu_209_p2_temp,15));

    p_assign_2_fu_219_p2 <= std_logic_vector(unsigned(tmp_12_cast_fu_205_p1) + unsigned(p_assign_2_fu_219_p1));
    p_assign_3_fu_225_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p));
    p_assign_4_fu_263_p2 <= std_logic_vector(unsigned(tmp_17_fu_257_p2) + unsigned(tmp_16_cast_cast_fu_253_p1));
    p_assign_fu_121_p3 <= 
        ap_const_lv13_0 when (tmp_85_fu_107_p3(0) = '1') else 
        tmp_4_fu_115_p2;
    p_p2_cast1_cast_fu_239_p1 <= std_logic_vector(resize(unsigned(p_p2_fu_231_p3),15));
    p_p2_cast_cast_fu_243_p1 <= std_logic_vector(resize(unsigned(p_p2_fu_231_p3),14));
    p_p2_fu_231_p3 <= 
        p_assign_3_fu_225_p2 when (tmp_85_fu_107_p3(0) = '1') else 
        p;
    p_p3_fu_185_p3 <= 
        ap_const_lv13_1FFF when (tmp_11_fu_179_p2(0) = '1') else 
        p;
    p_p_fu_157_p3 <= 
        p_assign_1_fu_151_p2 when (tmp_85_fu_107_p3(0) = '1') else 
        p;
    rev_fu_67_p2 <= (tmp_fu_59_p3 xor ap_const_lv1_1);
    sel_tmp10_fu_335_p2 <= (sel_tmp8_fu_323_p2 and sel_tmp9_fu_329_p2);
    
    sel_tmp2_fu_287_p3_temp <= signed(sel_tmp2_fu_287_p3);
    sel_tmp11_fu_341_p2 <= std_logic_vector(resize(sel_tmp2_fu_287_p3_temp,15));

    sel_tmp11_fu_341_p3 <= 
        p_assign_2_fu_219_p2 when (sel_tmp10_fu_335_p2(0) = '1') else 
        sel_tmp11_fu_341_p2;
    sel_tmp16_demorgan_fu_349_p2 <= (sel_tmp5_demorgan_fu_299_p2 or tmp_5_fu_133_p2);
    sel_tmp18_demorgan_fu_355_p2 <= (sel_tmp16_demorgan_fu_349_p2 or tmp_7_fu_145_p2);
    
    p_p3_fu_185_p3_temp <= signed(p_p3_fu_185_p3);
    sel_tmp19_fu_361_p2 <= std_logic_vector(resize(p_p3_fu_185_p3_temp,15));

    sel_tmp19_fu_361_p3 <= 
        sel_tmp11_fu_341_p3 when (sel_tmp18_demorgan_fu_355_p2(0) = '1') else 
        sel_tmp19_fu_361_p2;
    sel_tmp1_fu_281_p2 <= (tmp_2_fu_101_p2 and sel_tmp_fu_275_p2);
    
    p_temp <= signed(p);
    sel_tmp20_fu_369_p1 <= std_logic_vector(resize(p_temp,15));

    sel_tmp20_fu_369_p3 <= 
        sel_tmp20_fu_369_p1 when (or_cond_fu_91_p2(0) = '1') else 
        sel_tmp19_fu_361_p3;
    sel_tmp22_fu_377_p2 <= (sel_tmp6_fu_311_p2 and tmp_6_fu_139_p2);
    sel_tmp23_fu_383_p3 <= 
        ap_const_lv15_0 when (sel_tmp22_fu_377_p2(0) = '1') else 
        sel_tmp20_fu_369_p3;
    sel_tmp24_fu_391_p2 <= (sel_tmp8_fu_323_p2 and tmp_9_fu_173_p2);
    
    p_p_fu_157_p3_temp <= signed(p_p_fu_157_p3);
    sel_tmp25_fu_397_p1 <= std_logic_vector(resize(p_p_fu_157_p3_temp,15));

    sel_tmp25_fu_397_p3 <= 
        sel_tmp25_fu_397_p1 when (sel_tmp24_fu_391_p2(0) = '1') else 
        sel_tmp23_fu_383_p3;
    sel_tmp26_fu_405_p2 <= (sel_tmp16_demorgan_fu_349_p2 xor ap_const_lv1_1);
    sel_tmp27_fu_411_p2 <= (tmp_7_fu_145_p2 and sel_tmp26_fu_405_p2);
    sel_tmp28_fu_417_p2 <= (sel_tmp27_fu_411_p2 and tmp_6_fu_139_p2);
    sel_tmp29_fu_423_p3 <= 
        ap_const_lv15_0 when (sel_tmp28_fu_417_p2(0) = '1') else 
        sel_tmp25_fu_397_p3;
    
    p_assign_fu_121_p3_temp <= signed(p_assign_fu_121_p3);
    sel_tmp2_fu_287_p1 <= std_logic_vector(resize(p_assign_fu_121_p3_temp,14));

    sel_tmp2_fu_287_p3 <= 
        sel_tmp2_fu_287_p1 when (sel_tmp1_fu_281_p2(0) = '1') else 
        p_assign_4_fu_263_p2;
    sel_tmp30_fu_437_p2 <= (tmp31_fu_431_p2 and sel_tmp27_fu_411_p2);
    sel_tmp5_demorgan_fu_299_p2 <= (or_cond_fu_91_p2 or tmp_2_fu_101_p2);
    sel_tmp5_fu_305_p2 <= (sel_tmp5_demorgan_fu_299_p2 xor ap_const_lv1_1);
    sel_tmp6_fu_311_p2 <= (tmp_5_fu_133_p2 and sel_tmp5_fu_305_p2);
    sel_tmp7_fu_317_p2 <= (tmp_6_fu_139_p2 xor ap_const_lv1_1);
    sel_tmp8_fu_323_p2 <= (sel_tmp6_fu_311_p2 and sel_tmp7_fu_317_p2);
    sel_tmp9_fu_329_p2 <= (tmp_9_fu_173_p2 xor ap_const_lv1_1);
    sel_tmp_fu_275_p2 <= (tmp_fu_59_p3 or tmp_1_not_fu_269_p2);
    tmp31_fu_431_p2 <= (tmp_15_fu_247_p2 and sel_tmp7_fu_317_p2);
    tmp_11_fu_179_p2 <= "1" when (borderType = ap_const_lv5_0) else "0";
    tmp_12_cast_fu_205_p1 <= std_logic_vector(resize(unsigned(tmp_12_fu_197_p3),15));
    tmp_12_fu_197_p3 <= (len & ap_const_lv1_0);
    tmp_13_fu_209_p2 <= (p_p_fu_157_p3 xor ap_const_lv13_1FFF);
    tmp_15_fu_247_p2 <= "1" when (unsigned(p_p2_fu_231_p3) < unsigned(len_cast1_cast_fu_77_p1)) else "0";
    tmp_16_cast_cast_fu_253_p1 <= std_logic_vector(resize(unsigned(tmp_12_fu_197_p3),14));
    tmp_17_fu_257_p2 <= std_logic_vector(unsigned(ap_const_lv14_3FFE) - unsigned(p_p2_cast_cast_fu_243_p1));
    
    p_temp <= signed(p);
    tmp_1_fu_85_p0 <= std_logic_vector(resize(p_temp,14));

    tmp_1_fu_85_p2 <= "1" when (signed(tmp_1_fu_85_p0) < signed(len_cast1_fu_73_p1)) else "0";
    tmp_1_not_fu_269_p2 <= (tmp_1_fu_85_p2 xor ap_const_lv1_1);
    tmp_2_fu_101_p2 <= "1" when (borderType = ap_const_lv5_1) else "0";
    tmp_4_fu_115_p2 <= std_logic_vector(unsigned(len_cast1_cast_fu_77_p1) + unsigned(ap_const_lv13_1FFF));
    tmp_5_fu_133_p2 <= "1" when (borderType = ap_const_lv5_2) else "0";
    tmp_6_fu_139_p2 <= "1" when (len = ap_const_lv12_1) else "0";
    tmp_7_fu_145_p2 <= "1" when (borderType = ap_const_lv5_4) else "0";
    tmp_85_fu_107_p3 <= p(12 downto 12);
    
    p_p_fu_157_p3_temp <= signed(p_p_fu_157_p3);
    tmp_9_fu_173_p0 <= std_logic_vector(resize(p_p_fu_157_p3_temp,14));

    tmp_9_fu_173_p2 <= "1" when (signed(tmp_9_fu_173_p0) < signed(len_cast1_fu_73_p1)) else "0";
    tmp_fu_59_p3 <= p(12 downto 12);
end behav;
