$date
	Sun Sep 23 14:31:04 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mem_controller_tb $end
$var wire 1 ! ras $end
$var wire 1 " mux $end
$var wire 1 # cas $end
$var reg 1 $ clk $end
$var reg 3 % clk_counter [2:0] $end
$var reg 1 & req $end
$scope module m1 $end
$var wire 1 # cas_out $end
$var wire 1 $ clk_in $end
$var wire 1 " mux_out $end
$var wire 1 & req_in $end
$var wire 1 ! ras_out $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
b0 %
0$
1#
0"
1!
$end
#2
1&
#5
0!
b1 '
b1 %
1$
#10
0$
#13
0&
#15
1"
b11 '
b10 %
1$
#20
0$
#25
0#
b10 '
b11 %
1$
#30
0$
#35
b110 '
b0 %
1$
#40
0$
#45
0"
1#
1!
b0 '
1$
#50
0$
#55
1$
#60
0$
#63
