Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytb_behav xil_defaultlib.mytb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'router_cluster_wpsum' does not have a parameter named ADDR_BITWIDTH [C:/LAB/Project-Graduation/work_BH/eyeriss_rtl/TEST_OPT/TEST_OPT.srcs/sources_1/imports/sources/HMNOC_1cluster_wpsum.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.router_iact(DATA_BITWIDTH=8,ADDR...
Compiling module xil_defaultlib.router_west_iact(DATA_BITWIDTH=8...
Compiling module xil_defaultlib.router_weight(DATA_BITWIDTH=8,AD...
Compiling module xil_defaultlib.router_west_wght(DATA_BITWIDTH=8...
Compiling module xil_defaultlib.router_psum(DATA_BITWIDTH=8,ADDR...
Compiling module xil_defaultlib.router_west_psum(DATA_BITWIDTH=8...
Compiling module xil_defaultlib.router_cluster_wpsum(DATA_BITWID...
Compiling module xil_defaultlib.glb_iact(DATA_BITWIDTH=8)
Compiling module xil_defaultlib.glb_psum(DATA_BITWIDTH=8)
Compiling module xil_defaultlib.glb_weight(DATA_BITWIDTH=8)
Compiling module xil_defaultlib.GLB_cluster_wpsum(DATA_BITWIDTH=...
Compiling module xil_defaultlib.SPad(DATA_BITWIDTH=8,ADDR_BITWID...
Compiling module xil_defaultlib.MAC(IN_BITWIDTH=8,OUT_BITWIDTH=8...
Compiling module xil_defaultlib.mux2(WIDTH=8)
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_new(DATA_BITWIDTH=8,ADDR_BITW...
Compiling module xil_defaultlib.PE_cluster_new(DATA_BITWIDTH=8,A...
Compiling module xil_defaultlib.HMNOC_1cluster_wpsum(ADDR_BITWID...
Compiling module xil_defaultlib.HMNOC_4cluster_wpsum(ADDR_BITWID...
Compiling module xil_defaultlib.mytb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mytb_behav
