#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14972c030 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v0x14976adf0_0 .net "accum", 15 0, v0x14975bba0_0;  1 drivers
v0x14976aea0_0 .var "alu_code", 3 0;
v0x14976af30_0 .net "pc_branch", 0 0, v0x14976aa60_0;  1 drivers
v0x14976afe0_0 .var "reg_data1", 15 0;
v0x14976b090_0 .var "reg_data2", 15 0;
S_0x1497230c0 .scope module, "uut" "ALU" 2 11, 3 1 0, S_0x14972c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_code";
    .port_info 3 /INPUT 16 "reg_data1";
    .port_info 4 /INPUT 16 "reg_data2";
    .port_info 5 /OUTPUT 16 "accum";
    .port_info 6 /OUTPUT 1 "pc_branch";
v0x14975bba0_0 .var "accum", 15 0;
v0x14976a900_0 .net "alu_code", 3 0, v0x14976aea0_0;  1 drivers
o0x140030070 .functor BUFZ 1, C4<z>; HiZ drive
v0x14976a9b0_0 .net "clk", 0 0, o0x140030070;  0 drivers
v0x14976aa60_0 .var "pc_branch", 0 0;
v0x14976ab00_0 .net "reg_data1", 15 0, v0x14976afe0_0;  1 drivers
v0x14976abf0_0 .net "reg_data2", 15 0, v0x14976b090_0;  1 drivers
o0x140030130 .functor BUFZ 1, C4<z>; HiZ drive
v0x14976aca0_0 .net "reset", 0 0, o0x140030130;  0 drivers
E_0x1497308a0 .event anyedge, v0x14976a900_0, v0x14976ab00_0, v0x14976abf0_0;
S_0x14972c1a0 .scope module, "Program_counter_tb" "Program_counter_tb" 4 1;
 .timescale -9 -12;
v0x14976baf0_0 .net "address", 7 0, v0x14976b4a0_0;  1 drivers
v0x14976bba0_0 .var "branch", 0 0;
v0x14976bc30_0 .var "branch_adr", 7 0;
v0x14976bce0_0 .var "clk", 0 0;
v0x14976bd90_0 .var "jump", 0 0;
v0x14976be60_0 .var "jump_adr", 7 0;
v0x14976bf10_0 .var "reset", 0 0;
S_0x14976b160 .scope module, "uut" "Program_counter" 4 10, 5 1 0, S_0x14972c1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x14976b4a0_0 .var "address", 7 0;
v0x14976b560_0 .net "branch", 0 0, v0x14976bba0_0;  1 drivers
v0x14976b600_0 .net "branch_adr", 7 0, v0x14976bc30_0;  1 drivers
v0x14976b6c0_0 .net "clk", 0 0, v0x14976bce0_0;  1 drivers
v0x14976b760_0 .net "jump", 0 0, v0x14976bd90_0;  1 drivers
v0x14976b840_0 .net "jump_adr", 7 0, v0x14976be60_0;  1 drivers
v0x14976b8f0_0 .var "program", 7 0;
v0x14976b9a0_0 .net "reset", 0 0, v0x14976bf10_0;  1 drivers
E_0x14976b410 .event anyedge, v0x14976b8f0_0;
E_0x14976b450 .event posedge, v0x14976b6c0_0;
S_0x149713400 .scope module, "RAM_tb" "RAM_tb" 6 3;
 .timescale -9 -12;
v0x14976d7d0_0 .var "adr", 7 0;
v0x14976d880_0 .var "clk", 0 0;
v0x14976d910_0 .net "out", 15 0, v0x14976d450_0;  1 drivers
v0x14976d9e0_0 .var "pc_adr", 7 0;
v0x14976da90_0 .net "pc_out", 15 0, v0x14976d5f0_0;  1 drivers
v0x14976db60_0 .var "read", 0 0;
S_0x14976bfc0 .scope module, "uut" "RAM" 6 12, 7 1 0, S_0x149713400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x14976c280 .array "RAM", 255 0, 15 0;
v0x14976d2f0_0 .net "adr", 7 0, v0x14976d7d0_0;  1 drivers
v0x14976d3a0_0 .net "clk", 0 0, v0x14976d880_0;  1 drivers
v0x14976d450_0 .var "out", 15 0;
v0x14976d500_0 .net "pc_adr", 7 0, v0x14976d9e0_0;  1 drivers
v0x14976d5f0_0 .var "pc_out", 15 0;
v0x14976d6a0_0 .net "read", 0 0, v0x14976db60_0;  1 drivers
v0x14976c280_0 .array/port v0x14976c280, 0;
v0x14976c280_1 .array/port v0x14976c280, 1;
v0x14976c280_2 .array/port v0x14976c280, 2;
E_0x14976c240/0 .event anyedge, v0x14976d500_0, v0x14976c280_0, v0x14976c280_1, v0x14976c280_2;
v0x14976c280_3 .array/port v0x14976c280, 3;
v0x14976c280_4 .array/port v0x14976c280, 4;
v0x14976c280_5 .array/port v0x14976c280, 5;
v0x14976c280_6 .array/port v0x14976c280, 6;
E_0x14976c240/1 .event anyedge, v0x14976c280_3, v0x14976c280_4, v0x14976c280_5, v0x14976c280_6;
v0x14976c280_7 .array/port v0x14976c280, 7;
v0x14976c280_8 .array/port v0x14976c280, 8;
v0x14976c280_9 .array/port v0x14976c280, 9;
v0x14976c280_10 .array/port v0x14976c280, 10;
E_0x14976c240/2 .event anyedge, v0x14976c280_7, v0x14976c280_8, v0x14976c280_9, v0x14976c280_10;
v0x14976c280_11 .array/port v0x14976c280, 11;
v0x14976c280_12 .array/port v0x14976c280, 12;
v0x14976c280_13 .array/port v0x14976c280, 13;
v0x14976c280_14 .array/port v0x14976c280, 14;
E_0x14976c240/3 .event anyedge, v0x14976c280_11, v0x14976c280_12, v0x14976c280_13, v0x14976c280_14;
v0x14976c280_15 .array/port v0x14976c280, 15;
v0x14976c280_16 .array/port v0x14976c280, 16;
v0x14976c280_17 .array/port v0x14976c280, 17;
v0x14976c280_18 .array/port v0x14976c280, 18;
E_0x14976c240/4 .event anyedge, v0x14976c280_15, v0x14976c280_16, v0x14976c280_17, v0x14976c280_18;
v0x14976c280_19 .array/port v0x14976c280, 19;
v0x14976c280_20 .array/port v0x14976c280, 20;
v0x14976c280_21 .array/port v0x14976c280, 21;
v0x14976c280_22 .array/port v0x14976c280, 22;
E_0x14976c240/5 .event anyedge, v0x14976c280_19, v0x14976c280_20, v0x14976c280_21, v0x14976c280_22;
v0x14976c280_23 .array/port v0x14976c280, 23;
v0x14976c280_24 .array/port v0x14976c280, 24;
v0x14976c280_25 .array/port v0x14976c280, 25;
v0x14976c280_26 .array/port v0x14976c280, 26;
E_0x14976c240/6 .event anyedge, v0x14976c280_23, v0x14976c280_24, v0x14976c280_25, v0x14976c280_26;
v0x14976c280_27 .array/port v0x14976c280, 27;
v0x14976c280_28 .array/port v0x14976c280, 28;
v0x14976c280_29 .array/port v0x14976c280, 29;
v0x14976c280_30 .array/port v0x14976c280, 30;
E_0x14976c240/7 .event anyedge, v0x14976c280_27, v0x14976c280_28, v0x14976c280_29, v0x14976c280_30;
v0x14976c280_31 .array/port v0x14976c280, 31;
v0x14976c280_32 .array/port v0x14976c280, 32;
v0x14976c280_33 .array/port v0x14976c280, 33;
v0x14976c280_34 .array/port v0x14976c280, 34;
E_0x14976c240/8 .event anyedge, v0x14976c280_31, v0x14976c280_32, v0x14976c280_33, v0x14976c280_34;
v0x14976c280_35 .array/port v0x14976c280, 35;
v0x14976c280_36 .array/port v0x14976c280, 36;
v0x14976c280_37 .array/port v0x14976c280, 37;
v0x14976c280_38 .array/port v0x14976c280, 38;
E_0x14976c240/9 .event anyedge, v0x14976c280_35, v0x14976c280_36, v0x14976c280_37, v0x14976c280_38;
v0x14976c280_39 .array/port v0x14976c280, 39;
v0x14976c280_40 .array/port v0x14976c280, 40;
v0x14976c280_41 .array/port v0x14976c280, 41;
v0x14976c280_42 .array/port v0x14976c280, 42;
E_0x14976c240/10 .event anyedge, v0x14976c280_39, v0x14976c280_40, v0x14976c280_41, v0x14976c280_42;
v0x14976c280_43 .array/port v0x14976c280, 43;
v0x14976c280_44 .array/port v0x14976c280, 44;
v0x14976c280_45 .array/port v0x14976c280, 45;
v0x14976c280_46 .array/port v0x14976c280, 46;
E_0x14976c240/11 .event anyedge, v0x14976c280_43, v0x14976c280_44, v0x14976c280_45, v0x14976c280_46;
v0x14976c280_47 .array/port v0x14976c280, 47;
v0x14976c280_48 .array/port v0x14976c280, 48;
v0x14976c280_49 .array/port v0x14976c280, 49;
v0x14976c280_50 .array/port v0x14976c280, 50;
E_0x14976c240/12 .event anyedge, v0x14976c280_47, v0x14976c280_48, v0x14976c280_49, v0x14976c280_50;
v0x14976c280_51 .array/port v0x14976c280, 51;
v0x14976c280_52 .array/port v0x14976c280, 52;
v0x14976c280_53 .array/port v0x14976c280, 53;
v0x14976c280_54 .array/port v0x14976c280, 54;
E_0x14976c240/13 .event anyedge, v0x14976c280_51, v0x14976c280_52, v0x14976c280_53, v0x14976c280_54;
v0x14976c280_55 .array/port v0x14976c280, 55;
v0x14976c280_56 .array/port v0x14976c280, 56;
v0x14976c280_57 .array/port v0x14976c280, 57;
v0x14976c280_58 .array/port v0x14976c280, 58;
E_0x14976c240/14 .event anyedge, v0x14976c280_55, v0x14976c280_56, v0x14976c280_57, v0x14976c280_58;
v0x14976c280_59 .array/port v0x14976c280, 59;
v0x14976c280_60 .array/port v0x14976c280, 60;
v0x14976c280_61 .array/port v0x14976c280, 61;
v0x14976c280_62 .array/port v0x14976c280, 62;
E_0x14976c240/15 .event anyedge, v0x14976c280_59, v0x14976c280_60, v0x14976c280_61, v0x14976c280_62;
v0x14976c280_63 .array/port v0x14976c280, 63;
v0x14976c280_64 .array/port v0x14976c280, 64;
v0x14976c280_65 .array/port v0x14976c280, 65;
v0x14976c280_66 .array/port v0x14976c280, 66;
E_0x14976c240/16 .event anyedge, v0x14976c280_63, v0x14976c280_64, v0x14976c280_65, v0x14976c280_66;
v0x14976c280_67 .array/port v0x14976c280, 67;
v0x14976c280_68 .array/port v0x14976c280, 68;
v0x14976c280_69 .array/port v0x14976c280, 69;
v0x14976c280_70 .array/port v0x14976c280, 70;
E_0x14976c240/17 .event anyedge, v0x14976c280_67, v0x14976c280_68, v0x14976c280_69, v0x14976c280_70;
v0x14976c280_71 .array/port v0x14976c280, 71;
v0x14976c280_72 .array/port v0x14976c280, 72;
v0x14976c280_73 .array/port v0x14976c280, 73;
v0x14976c280_74 .array/port v0x14976c280, 74;
E_0x14976c240/18 .event anyedge, v0x14976c280_71, v0x14976c280_72, v0x14976c280_73, v0x14976c280_74;
v0x14976c280_75 .array/port v0x14976c280, 75;
v0x14976c280_76 .array/port v0x14976c280, 76;
v0x14976c280_77 .array/port v0x14976c280, 77;
v0x14976c280_78 .array/port v0x14976c280, 78;
E_0x14976c240/19 .event anyedge, v0x14976c280_75, v0x14976c280_76, v0x14976c280_77, v0x14976c280_78;
v0x14976c280_79 .array/port v0x14976c280, 79;
v0x14976c280_80 .array/port v0x14976c280, 80;
v0x14976c280_81 .array/port v0x14976c280, 81;
v0x14976c280_82 .array/port v0x14976c280, 82;
E_0x14976c240/20 .event anyedge, v0x14976c280_79, v0x14976c280_80, v0x14976c280_81, v0x14976c280_82;
v0x14976c280_83 .array/port v0x14976c280, 83;
v0x14976c280_84 .array/port v0x14976c280, 84;
v0x14976c280_85 .array/port v0x14976c280, 85;
v0x14976c280_86 .array/port v0x14976c280, 86;
E_0x14976c240/21 .event anyedge, v0x14976c280_83, v0x14976c280_84, v0x14976c280_85, v0x14976c280_86;
v0x14976c280_87 .array/port v0x14976c280, 87;
v0x14976c280_88 .array/port v0x14976c280, 88;
v0x14976c280_89 .array/port v0x14976c280, 89;
v0x14976c280_90 .array/port v0x14976c280, 90;
E_0x14976c240/22 .event anyedge, v0x14976c280_87, v0x14976c280_88, v0x14976c280_89, v0x14976c280_90;
v0x14976c280_91 .array/port v0x14976c280, 91;
v0x14976c280_92 .array/port v0x14976c280, 92;
v0x14976c280_93 .array/port v0x14976c280, 93;
v0x14976c280_94 .array/port v0x14976c280, 94;
E_0x14976c240/23 .event anyedge, v0x14976c280_91, v0x14976c280_92, v0x14976c280_93, v0x14976c280_94;
v0x14976c280_95 .array/port v0x14976c280, 95;
v0x14976c280_96 .array/port v0x14976c280, 96;
v0x14976c280_97 .array/port v0x14976c280, 97;
v0x14976c280_98 .array/port v0x14976c280, 98;
E_0x14976c240/24 .event anyedge, v0x14976c280_95, v0x14976c280_96, v0x14976c280_97, v0x14976c280_98;
v0x14976c280_99 .array/port v0x14976c280, 99;
v0x14976c280_100 .array/port v0x14976c280, 100;
v0x14976c280_101 .array/port v0x14976c280, 101;
v0x14976c280_102 .array/port v0x14976c280, 102;
E_0x14976c240/25 .event anyedge, v0x14976c280_99, v0x14976c280_100, v0x14976c280_101, v0x14976c280_102;
v0x14976c280_103 .array/port v0x14976c280, 103;
v0x14976c280_104 .array/port v0x14976c280, 104;
v0x14976c280_105 .array/port v0x14976c280, 105;
v0x14976c280_106 .array/port v0x14976c280, 106;
E_0x14976c240/26 .event anyedge, v0x14976c280_103, v0x14976c280_104, v0x14976c280_105, v0x14976c280_106;
v0x14976c280_107 .array/port v0x14976c280, 107;
v0x14976c280_108 .array/port v0x14976c280, 108;
v0x14976c280_109 .array/port v0x14976c280, 109;
v0x14976c280_110 .array/port v0x14976c280, 110;
E_0x14976c240/27 .event anyedge, v0x14976c280_107, v0x14976c280_108, v0x14976c280_109, v0x14976c280_110;
v0x14976c280_111 .array/port v0x14976c280, 111;
v0x14976c280_112 .array/port v0x14976c280, 112;
v0x14976c280_113 .array/port v0x14976c280, 113;
v0x14976c280_114 .array/port v0x14976c280, 114;
E_0x14976c240/28 .event anyedge, v0x14976c280_111, v0x14976c280_112, v0x14976c280_113, v0x14976c280_114;
v0x14976c280_115 .array/port v0x14976c280, 115;
v0x14976c280_116 .array/port v0x14976c280, 116;
v0x14976c280_117 .array/port v0x14976c280, 117;
v0x14976c280_118 .array/port v0x14976c280, 118;
E_0x14976c240/29 .event anyedge, v0x14976c280_115, v0x14976c280_116, v0x14976c280_117, v0x14976c280_118;
v0x14976c280_119 .array/port v0x14976c280, 119;
v0x14976c280_120 .array/port v0x14976c280, 120;
v0x14976c280_121 .array/port v0x14976c280, 121;
v0x14976c280_122 .array/port v0x14976c280, 122;
E_0x14976c240/30 .event anyedge, v0x14976c280_119, v0x14976c280_120, v0x14976c280_121, v0x14976c280_122;
v0x14976c280_123 .array/port v0x14976c280, 123;
v0x14976c280_124 .array/port v0x14976c280, 124;
v0x14976c280_125 .array/port v0x14976c280, 125;
v0x14976c280_126 .array/port v0x14976c280, 126;
E_0x14976c240/31 .event anyedge, v0x14976c280_123, v0x14976c280_124, v0x14976c280_125, v0x14976c280_126;
v0x14976c280_127 .array/port v0x14976c280, 127;
v0x14976c280_128 .array/port v0x14976c280, 128;
v0x14976c280_129 .array/port v0x14976c280, 129;
v0x14976c280_130 .array/port v0x14976c280, 130;
E_0x14976c240/32 .event anyedge, v0x14976c280_127, v0x14976c280_128, v0x14976c280_129, v0x14976c280_130;
v0x14976c280_131 .array/port v0x14976c280, 131;
v0x14976c280_132 .array/port v0x14976c280, 132;
v0x14976c280_133 .array/port v0x14976c280, 133;
v0x14976c280_134 .array/port v0x14976c280, 134;
E_0x14976c240/33 .event anyedge, v0x14976c280_131, v0x14976c280_132, v0x14976c280_133, v0x14976c280_134;
v0x14976c280_135 .array/port v0x14976c280, 135;
v0x14976c280_136 .array/port v0x14976c280, 136;
v0x14976c280_137 .array/port v0x14976c280, 137;
v0x14976c280_138 .array/port v0x14976c280, 138;
E_0x14976c240/34 .event anyedge, v0x14976c280_135, v0x14976c280_136, v0x14976c280_137, v0x14976c280_138;
v0x14976c280_139 .array/port v0x14976c280, 139;
v0x14976c280_140 .array/port v0x14976c280, 140;
v0x14976c280_141 .array/port v0x14976c280, 141;
v0x14976c280_142 .array/port v0x14976c280, 142;
E_0x14976c240/35 .event anyedge, v0x14976c280_139, v0x14976c280_140, v0x14976c280_141, v0x14976c280_142;
v0x14976c280_143 .array/port v0x14976c280, 143;
v0x14976c280_144 .array/port v0x14976c280, 144;
v0x14976c280_145 .array/port v0x14976c280, 145;
v0x14976c280_146 .array/port v0x14976c280, 146;
E_0x14976c240/36 .event anyedge, v0x14976c280_143, v0x14976c280_144, v0x14976c280_145, v0x14976c280_146;
v0x14976c280_147 .array/port v0x14976c280, 147;
v0x14976c280_148 .array/port v0x14976c280, 148;
v0x14976c280_149 .array/port v0x14976c280, 149;
v0x14976c280_150 .array/port v0x14976c280, 150;
E_0x14976c240/37 .event anyedge, v0x14976c280_147, v0x14976c280_148, v0x14976c280_149, v0x14976c280_150;
v0x14976c280_151 .array/port v0x14976c280, 151;
v0x14976c280_152 .array/port v0x14976c280, 152;
v0x14976c280_153 .array/port v0x14976c280, 153;
v0x14976c280_154 .array/port v0x14976c280, 154;
E_0x14976c240/38 .event anyedge, v0x14976c280_151, v0x14976c280_152, v0x14976c280_153, v0x14976c280_154;
v0x14976c280_155 .array/port v0x14976c280, 155;
v0x14976c280_156 .array/port v0x14976c280, 156;
v0x14976c280_157 .array/port v0x14976c280, 157;
v0x14976c280_158 .array/port v0x14976c280, 158;
E_0x14976c240/39 .event anyedge, v0x14976c280_155, v0x14976c280_156, v0x14976c280_157, v0x14976c280_158;
v0x14976c280_159 .array/port v0x14976c280, 159;
v0x14976c280_160 .array/port v0x14976c280, 160;
v0x14976c280_161 .array/port v0x14976c280, 161;
v0x14976c280_162 .array/port v0x14976c280, 162;
E_0x14976c240/40 .event anyedge, v0x14976c280_159, v0x14976c280_160, v0x14976c280_161, v0x14976c280_162;
v0x14976c280_163 .array/port v0x14976c280, 163;
v0x14976c280_164 .array/port v0x14976c280, 164;
v0x14976c280_165 .array/port v0x14976c280, 165;
v0x14976c280_166 .array/port v0x14976c280, 166;
E_0x14976c240/41 .event anyedge, v0x14976c280_163, v0x14976c280_164, v0x14976c280_165, v0x14976c280_166;
v0x14976c280_167 .array/port v0x14976c280, 167;
v0x14976c280_168 .array/port v0x14976c280, 168;
v0x14976c280_169 .array/port v0x14976c280, 169;
v0x14976c280_170 .array/port v0x14976c280, 170;
E_0x14976c240/42 .event anyedge, v0x14976c280_167, v0x14976c280_168, v0x14976c280_169, v0x14976c280_170;
v0x14976c280_171 .array/port v0x14976c280, 171;
v0x14976c280_172 .array/port v0x14976c280, 172;
v0x14976c280_173 .array/port v0x14976c280, 173;
v0x14976c280_174 .array/port v0x14976c280, 174;
E_0x14976c240/43 .event anyedge, v0x14976c280_171, v0x14976c280_172, v0x14976c280_173, v0x14976c280_174;
v0x14976c280_175 .array/port v0x14976c280, 175;
v0x14976c280_176 .array/port v0x14976c280, 176;
v0x14976c280_177 .array/port v0x14976c280, 177;
v0x14976c280_178 .array/port v0x14976c280, 178;
E_0x14976c240/44 .event anyedge, v0x14976c280_175, v0x14976c280_176, v0x14976c280_177, v0x14976c280_178;
v0x14976c280_179 .array/port v0x14976c280, 179;
v0x14976c280_180 .array/port v0x14976c280, 180;
v0x14976c280_181 .array/port v0x14976c280, 181;
v0x14976c280_182 .array/port v0x14976c280, 182;
E_0x14976c240/45 .event anyedge, v0x14976c280_179, v0x14976c280_180, v0x14976c280_181, v0x14976c280_182;
v0x14976c280_183 .array/port v0x14976c280, 183;
v0x14976c280_184 .array/port v0x14976c280, 184;
v0x14976c280_185 .array/port v0x14976c280, 185;
v0x14976c280_186 .array/port v0x14976c280, 186;
E_0x14976c240/46 .event anyedge, v0x14976c280_183, v0x14976c280_184, v0x14976c280_185, v0x14976c280_186;
v0x14976c280_187 .array/port v0x14976c280, 187;
v0x14976c280_188 .array/port v0x14976c280, 188;
v0x14976c280_189 .array/port v0x14976c280, 189;
v0x14976c280_190 .array/port v0x14976c280, 190;
E_0x14976c240/47 .event anyedge, v0x14976c280_187, v0x14976c280_188, v0x14976c280_189, v0x14976c280_190;
v0x14976c280_191 .array/port v0x14976c280, 191;
v0x14976c280_192 .array/port v0x14976c280, 192;
v0x14976c280_193 .array/port v0x14976c280, 193;
v0x14976c280_194 .array/port v0x14976c280, 194;
E_0x14976c240/48 .event anyedge, v0x14976c280_191, v0x14976c280_192, v0x14976c280_193, v0x14976c280_194;
v0x14976c280_195 .array/port v0x14976c280, 195;
v0x14976c280_196 .array/port v0x14976c280, 196;
v0x14976c280_197 .array/port v0x14976c280, 197;
v0x14976c280_198 .array/port v0x14976c280, 198;
E_0x14976c240/49 .event anyedge, v0x14976c280_195, v0x14976c280_196, v0x14976c280_197, v0x14976c280_198;
v0x14976c280_199 .array/port v0x14976c280, 199;
v0x14976c280_200 .array/port v0x14976c280, 200;
v0x14976c280_201 .array/port v0x14976c280, 201;
v0x14976c280_202 .array/port v0x14976c280, 202;
E_0x14976c240/50 .event anyedge, v0x14976c280_199, v0x14976c280_200, v0x14976c280_201, v0x14976c280_202;
v0x14976c280_203 .array/port v0x14976c280, 203;
v0x14976c280_204 .array/port v0x14976c280, 204;
v0x14976c280_205 .array/port v0x14976c280, 205;
v0x14976c280_206 .array/port v0x14976c280, 206;
E_0x14976c240/51 .event anyedge, v0x14976c280_203, v0x14976c280_204, v0x14976c280_205, v0x14976c280_206;
v0x14976c280_207 .array/port v0x14976c280, 207;
v0x14976c280_208 .array/port v0x14976c280, 208;
v0x14976c280_209 .array/port v0x14976c280, 209;
v0x14976c280_210 .array/port v0x14976c280, 210;
E_0x14976c240/52 .event anyedge, v0x14976c280_207, v0x14976c280_208, v0x14976c280_209, v0x14976c280_210;
v0x14976c280_211 .array/port v0x14976c280, 211;
v0x14976c280_212 .array/port v0x14976c280, 212;
v0x14976c280_213 .array/port v0x14976c280, 213;
v0x14976c280_214 .array/port v0x14976c280, 214;
E_0x14976c240/53 .event anyedge, v0x14976c280_211, v0x14976c280_212, v0x14976c280_213, v0x14976c280_214;
v0x14976c280_215 .array/port v0x14976c280, 215;
v0x14976c280_216 .array/port v0x14976c280, 216;
v0x14976c280_217 .array/port v0x14976c280, 217;
v0x14976c280_218 .array/port v0x14976c280, 218;
E_0x14976c240/54 .event anyedge, v0x14976c280_215, v0x14976c280_216, v0x14976c280_217, v0x14976c280_218;
v0x14976c280_219 .array/port v0x14976c280, 219;
v0x14976c280_220 .array/port v0x14976c280, 220;
v0x14976c280_221 .array/port v0x14976c280, 221;
v0x14976c280_222 .array/port v0x14976c280, 222;
E_0x14976c240/55 .event anyedge, v0x14976c280_219, v0x14976c280_220, v0x14976c280_221, v0x14976c280_222;
v0x14976c280_223 .array/port v0x14976c280, 223;
v0x14976c280_224 .array/port v0x14976c280, 224;
v0x14976c280_225 .array/port v0x14976c280, 225;
v0x14976c280_226 .array/port v0x14976c280, 226;
E_0x14976c240/56 .event anyedge, v0x14976c280_223, v0x14976c280_224, v0x14976c280_225, v0x14976c280_226;
v0x14976c280_227 .array/port v0x14976c280, 227;
v0x14976c280_228 .array/port v0x14976c280, 228;
v0x14976c280_229 .array/port v0x14976c280, 229;
v0x14976c280_230 .array/port v0x14976c280, 230;
E_0x14976c240/57 .event anyedge, v0x14976c280_227, v0x14976c280_228, v0x14976c280_229, v0x14976c280_230;
v0x14976c280_231 .array/port v0x14976c280, 231;
v0x14976c280_232 .array/port v0x14976c280, 232;
v0x14976c280_233 .array/port v0x14976c280, 233;
v0x14976c280_234 .array/port v0x14976c280, 234;
E_0x14976c240/58 .event anyedge, v0x14976c280_231, v0x14976c280_232, v0x14976c280_233, v0x14976c280_234;
v0x14976c280_235 .array/port v0x14976c280, 235;
v0x14976c280_236 .array/port v0x14976c280, 236;
v0x14976c280_237 .array/port v0x14976c280, 237;
v0x14976c280_238 .array/port v0x14976c280, 238;
E_0x14976c240/59 .event anyedge, v0x14976c280_235, v0x14976c280_236, v0x14976c280_237, v0x14976c280_238;
v0x14976c280_239 .array/port v0x14976c280, 239;
v0x14976c280_240 .array/port v0x14976c280, 240;
v0x14976c280_241 .array/port v0x14976c280, 241;
v0x14976c280_242 .array/port v0x14976c280, 242;
E_0x14976c240/60 .event anyedge, v0x14976c280_239, v0x14976c280_240, v0x14976c280_241, v0x14976c280_242;
v0x14976c280_243 .array/port v0x14976c280, 243;
v0x14976c280_244 .array/port v0x14976c280, 244;
v0x14976c280_245 .array/port v0x14976c280, 245;
v0x14976c280_246 .array/port v0x14976c280, 246;
E_0x14976c240/61 .event anyedge, v0x14976c280_243, v0x14976c280_244, v0x14976c280_245, v0x14976c280_246;
v0x14976c280_247 .array/port v0x14976c280, 247;
v0x14976c280_248 .array/port v0x14976c280, 248;
v0x14976c280_249 .array/port v0x14976c280, 249;
v0x14976c280_250 .array/port v0x14976c280, 250;
E_0x14976c240/62 .event anyedge, v0x14976c280_247, v0x14976c280_248, v0x14976c280_249, v0x14976c280_250;
v0x14976c280_251 .array/port v0x14976c280, 251;
v0x14976c280_252 .array/port v0x14976c280, 252;
v0x14976c280_253 .array/port v0x14976c280, 253;
v0x14976c280_254 .array/port v0x14976c280, 254;
E_0x14976c240/63 .event anyedge, v0x14976c280_251, v0x14976c280_252, v0x14976c280_253, v0x14976c280_254;
v0x14976c280_255 .array/port v0x14976c280, 255;
E_0x14976c240/64 .event anyedge, v0x14976c280_255, v0x14976d6a0_0, v0x14976d2f0_0;
E_0x14976c240 .event/or E_0x14976c240/0, E_0x14976c240/1, E_0x14976c240/2, E_0x14976c240/3, E_0x14976c240/4, E_0x14976c240/5, E_0x14976c240/6, E_0x14976c240/7, E_0x14976c240/8, E_0x14976c240/9, E_0x14976c240/10, E_0x14976c240/11, E_0x14976c240/12, E_0x14976c240/13, E_0x14976c240/14, E_0x14976c240/15, E_0x14976c240/16, E_0x14976c240/17, E_0x14976c240/18, E_0x14976c240/19, E_0x14976c240/20, E_0x14976c240/21, E_0x14976c240/22, E_0x14976c240/23, E_0x14976c240/24, E_0x14976c240/25, E_0x14976c240/26, E_0x14976c240/27, E_0x14976c240/28, E_0x14976c240/29, E_0x14976c240/30, E_0x14976c240/31, E_0x14976c240/32, E_0x14976c240/33, E_0x14976c240/34, E_0x14976c240/35, E_0x14976c240/36, E_0x14976c240/37, E_0x14976c240/38, E_0x14976c240/39, E_0x14976c240/40, E_0x14976c240/41, E_0x14976c240/42, E_0x14976c240/43, E_0x14976c240/44, E_0x14976c240/45, E_0x14976c240/46, E_0x14976c240/47, E_0x14976c240/48, E_0x14976c240/49, E_0x14976c240/50, E_0x14976c240/51, E_0x14976c240/52, E_0x14976c240/53, E_0x14976c240/54, E_0x14976c240/55, E_0x14976c240/56, E_0x14976c240/57, E_0x14976c240/58, E_0x14976c240/59, E_0x14976c240/60, E_0x14976c240/61, E_0x14976c240/62, E_0x14976c240/63, E_0x14976c240/64;
S_0x149713570 .scope module, "Register_file_tb" "Register_file_tb" 8 3;
 .timescale -9 -12;
v0x14976e900_0 .var "clk", 0 0;
v0x14976e990_0 .var "read_adr1", 1 0;
v0x14976ea20_0 .var "read_adr2", 1 0;
v0x14976ead0_0 .net "read_data1", 15 0, v0x14976e1d0_0;  1 drivers
v0x14976eb80_0 .net "read_data2", 15 0, v0x14976e280_0;  1 drivers
v0x14976ec50_0 .var "read_en", 0 0;
v0x14976ed00_0 .var "reset", 0 0;
v0x14976edb0_0 .var "write_adr", 1 0;
v0x14976ee60_0 .var "write_data", 15 0;
v0x14976ef90_0 .var "write_en", 0 0;
S_0x14976dc10 .scope module, "uut" "Register_file" 8 17, 9 1 0, S_0x149713570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x14976dfd0_0 .net "clk", 0 0, v0x14976e900_0;  1 drivers
v0x14976e060_0 .net "read_adr1", 1 0, v0x14976e990_0;  1 drivers
v0x14976e110_0 .net "read_adr2", 1 0, v0x14976ea20_0;  1 drivers
v0x14976e1d0_0 .var "read_data1", 15 0;
v0x14976e280_0 .var "read_data2", 15 0;
v0x14976e370_0 .net "read_en", 0 0, v0x14976ec50_0;  1 drivers
v0x14976e410 .array "reg_file", 3 0, 15 0;
v0x14976e4f0_0 .net "reset", 0 0, v0x14976ed00_0;  1 drivers
v0x14976e590_0 .net "write_adr", 1 0, v0x14976edb0_0;  1 drivers
v0x14976e6c0_0 .net "write_data", 15 0, v0x14976ee60_0;  1 drivers
v0x14976e770_0 .net "write_en", 0 0, v0x14976ef90_0;  1 drivers
v0x14976e410_0 .array/port v0x14976e410, 0;
v0x14976e410_1 .array/port v0x14976e410, 1;
E_0x14976df10/0 .event anyedge, v0x14976e370_0, v0x14976e060_0, v0x14976e410_0, v0x14976e410_1;
v0x14976e410_2 .array/port v0x14976e410, 2;
v0x14976e410_3 .array/port v0x14976e410, 3;
E_0x14976df10/1 .event anyedge, v0x14976e410_2, v0x14976e410_3, v0x14976e110_0;
E_0x14976df10 .event/or E_0x14976df10/0, E_0x14976df10/1;
E_0x14976df90 .event posedge, v0x14976dfd0_0;
S_0x149727540 .scope module, "control_unit_tb" "control_unit_tb" 10 3;
 .timescale -9 -12;
v0x14976fd50_0 .net "RAM_adr", 7 0, v0x14976f350_0;  1 drivers
v0x14976fde0_0 .net "RAM_read", 0 0, v0x14976f3e0_0;  1 drivers
v0x14976fe70_0 .net "Reg_read", 0 0, v0x14976f470_0;  1 drivers
v0x14976ff20_0 .net "Reg_write", 0 0, v0x14976f520_0;  1 drivers
v0x14976ffd0_0 .net "alu_code", 3 0, v0x14976f6a0_0;  1 drivers
v0x1497700a0_0 .var "instruction", 15 0;
v0x149770150_0 .net "pc_jump", 0 0, v0x14976f8b0_0;  1 drivers
v0x149770200_0 .net "reg1", 1 0, v0x14976f9c0_0;  1 drivers
v0x1497702b0_0 .net "reg2", 1 0, v0x14976fa60_0;  1 drivers
S_0x14976f020 .scope module, "uut" "Control_unit" 10 17, 11 1 0, S_0x149727540;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x14976f350_0 .var "RAM_adr", 7 0;
v0x14976f3e0_0 .var "RAM_read", 0 0;
v0x14976f470_0 .var "Reg_read", 0 0;
v0x14976f520_0 .var "Reg_write", 0 0;
v0x14976f5b0_0 .net "adr", 7 0, L_0x149775f00;  1 drivers
v0x14976f6a0_0 .var "alu_code", 3 0;
v0x14976f750_0 .net "instruction", 15 0, v0x1497700a0_0;  1 drivers
v0x14976f800_0 .net "opcode", 3 0, L_0x149775c80;  1 drivers
v0x14976f8b0_0 .var "pc_jump", 0 0;
v0x14976f9c0_0 .var "reg1", 1 0;
v0x14976fa60_0 .var "reg2", 1 0;
v0x14976fb10_0 .net "rs1", 1 0, L_0x149775d20;  1 drivers
v0x14976fbc0_0 .net "rs2", 1 0, L_0x149775dc0;  1 drivers
E_0x14976f310 .event anyedge, v0x14976f800_0, v0x14976fb10_0, v0x14976fbc0_0, v0x14976f5b0_0;
L_0x149775c80 .part v0x1497700a0_0, 12, 4;
L_0x149775d20 .part v0x1497700a0_0, 10, 2;
L_0x149775dc0 .part v0x1497700a0_0, 8, 2;
L_0x149775f00 .part v0x1497700a0_0, 0, 8;
S_0x1497276b0 .scope module, "cpu_tb" "cpu_tb" 12 3;
 .timescale -9 -12;
v0x149775ae0_0 .var "clk", 0 0;
v0x149775b70_0 .var "reset", 0 0;
E_0x149770060 .event anyedge, v0x149771640_0;
S_0x1497703e0 .scope module, "uut" "cpu" 12 7, 13 7 0, S_0x1497276b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x1497761e0 .functor OR 1, L_0x149775fa0, L_0x1497760a0, C4<0>, C4<0>;
v0x149774970_0 .net "RAM_adress", 7 0, v0x149770920_0;  1 drivers
v0x149774aa0_0 .net "RAM_output", 15 0, v0x149774620_0;  1 drivers
v0x149774b30_0 .net "RAM_read", 0 0, v0x1497709d0_0;  1 drivers
L_0x140068010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x149774c00_0 .net/2u *"_ivl_0", 3 0, L_0x140068010;  1 drivers
v0x149774c90_0 .net *"_ivl_2", 0 0, L_0x149775fa0;  1 drivers
L_0x140068058 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x149774d60_0 .net/2u *"_ivl_4", 3 0, L_0x140068058;  1 drivers
v0x149774df0_0 .net *"_ivl_6", 0 0, L_0x1497760a0;  1 drivers
v0x149774e80_0 .net *"_ivl_9", 0 0, L_0x1497761e0;  1 drivers
v0x149774f20_0 .net "alu_code", 3 0, v0x149770cb0_0;  1 drivers
v0x149775030_0 .net "alu_result", 15 0, v0x149772bc0_0;  1 drivers
v0x1497750c0_0 .net "clk", 0 0, v0x149775ae0_0;  1 drivers
v0x1497751d0_0 .net "current_instruction", 15 0, v0x1497747a0_0;  1 drivers
v0x149775260_0 .net "pc_address", 7 0, v0x149771640_0;  1 drivers
v0x149775340_0 .net "pc_branch", 0 0, v0x149772e30_0;  1 drivers
v0x149775410_0 .net "pc_jump", 0 0, v0x149770ec0_0;  1 drivers
v0x1497754e0_0 .net "reg_1_adr", 1 0, v0x149770fd0_0;  1 drivers
v0x149775570_0 .net "reg_1_data", 15 0, v0x149772210_0;  1 drivers
v0x149775700_0 .net "reg_2_adr", 1 0, v0x149771070_0;  1 drivers
v0x149775790_0 .net "reg_2_data", 15 0, v0x1497722a0_0;  1 drivers
v0x149775820_0 .net "reg_read", 0 0, v0x149770a70_0;  1 drivers
v0x1497758f0_0 .net "reg_write", 0 0, v0x149770b20_0;  1 drivers
v0x1497759c0_0 .net "reset", 0 0, v0x149775b70_0;  1 drivers
v0x149775a50_0 .net "write_data", 15 0, L_0x1497762f0;  1 drivers
L_0x149775fa0 .cmp/eq 4, v0x149770cb0_0, L_0x140068010;
L_0x1497760a0 .cmp/eq 4, v0x149770cb0_0, L_0x140068058;
L_0x1497762f0 .functor MUXZ 16, v0x149774620_0, v0x149772bc0_0, L_0x1497761e0, C4<>;
S_0x1497705d0 .scope module, "CU" "Control_unit" 13 61, 11 1 0, S_0x1497703e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x149770920_0 .var "RAM_adr", 7 0;
v0x1497709d0_0 .var "RAM_read", 0 0;
v0x149770a70_0 .var "Reg_read", 0 0;
v0x149770b20_0 .var "Reg_write", 0 0;
v0x149770bc0_0 .net "adr", 7 0, L_0x1497766f0;  1 drivers
v0x149770cb0_0 .var "alu_code", 3 0;
v0x149770d60_0 .net "instruction", 15 0, v0x1497747a0_0;  alias, 1 drivers
v0x149770e10_0 .net "opcode", 3 0, L_0x149776490;  1 drivers
v0x149770ec0_0 .var "pc_jump", 0 0;
v0x149770fd0_0 .var "reg1", 1 0;
v0x149771070_0 .var "reg2", 1 0;
v0x149771120_0 .net "rs1", 1 0, L_0x149776530;  1 drivers
v0x1497711d0_0 .net "rs2", 1 0, L_0x149776650;  1 drivers
E_0x1497708c0 .event anyedge, v0x149770e10_0, v0x149771120_0, v0x1497711d0_0, v0x149770bc0_0;
L_0x149776490 .part v0x1497747a0_0, 12, 4;
L_0x149776530 .part v0x1497747a0_0, 10, 2;
L_0x149776650 .part v0x1497747a0_0, 8, 2;
L_0x1497766f0 .part v0x1497747a0_0, 0, 8;
S_0x149771360 .scope module, "PC" "Program_counter" 13 23, 5 1 0, S_0x1497703e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x149771640_0 .var "address", 7 0;
v0x1497716f0_0 .net "branch", 0 0, v0x149772e30_0;  alias, 1 drivers
v0x149771790_0 .net "branch_adr", 7 0, v0x149770920_0;  alias, 1 drivers
v0x149771860_0 .net "clk", 0 0, v0x149775ae0_0;  alias, 1 drivers
v0x1497718f0_0 .net "jump", 0 0, v0x149770ec0_0;  alias, 1 drivers
v0x1497719c0_0 .net "jump_adr", 7 0, v0x149770920_0;  alias, 1 drivers
v0x149771a90_0 .var "program", 7 0;
v0x149771b40_0 .net "reset", 0 0, v0x149775b70_0;  alias, 1 drivers
E_0x1497715c0 .event anyedge, v0x149771a90_0;
E_0x149771600 .event posedge, v0x149771860_0;
S_0x149771c90 .scope module, "RF" "Register_file" 13 48, 9 1 0, S_0x1497703e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x149771fd0_0 .net "clk", 0 0, v0x149775ae0_0;  alias, 1 drivers
v0x149772090_0 .net "read_adr1", 1 0, v0x149770fd0_0;  alias, 1 drivers
v0x149772140_0 .net "read_adr2", 1 0, v0x149771070_0;  alias, 1 drivers
v0x149772210_0 .var "read_data1", 15 0;
v0x1497722a0_0 .var "read_data2", 15 0;
v0x149772390_0 .net "read_en", 0 0, v0x149770a70_0;  alias, 1 drivers
v0x149772420 .array "reg_file", 3 0, 15 0;
v0x149772510_0 .net "reset", 0 0, v0x149775b70_0;  alias, 1 drivers
v0x1497725c0_0 .net "write_adr", 1 0, v0x149770fd0_0;  alias, 1 drivers
v0x1497726d0_0 .net "write_data", 15 0, L_0x1497762f0;  alias, 1 drivers
v0x149772780_0 .net "write_en", 0 0, v0x149770b20_0;  alias, 1 drivers
v0x149772420_0 .array/port v0x149772420, 0;
v0x149772420_1 .array/port v0x149772420, 1;
E_0x1497714d0/0 .event anyedge, v0x149770a70_0, v0x149770fd0_0, v0x149772420_0, v0x149772420_1;
v0x149772420_2 .array/port v0x149772420, 2;
v0x149772420_3 .array/port v0x149772420, 3;
E_0x1497714d0/1 .event anyedge, v0x149772420_2, v0x149772420_3, v0x149771070_0;
E_0x1497714d0 .event/or E_0x1497714d0/0, E_0x1497714d0/1;
S_0x1497728f0 .scope module, "alu" "ALU" 13 73, 3 1 0, S_0x1497703e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_code";
    .port_info 3 /INPUT 16 "reg_data1";
    .port_info 4 /INPUT 16 "reg_data2";
    .port_info 5 /OUTPUT 16 "accum";
    .port_info 6 /OUTPUT 1 "pc_branch";
v0x149772bc0_0 .var "accum", 15 0;
v0x149772c80_0 .net "alu_code", 3 0, v0x149770cb0_0;  alias, 1 drivers
v0x149772d40_0 .net "clk", 0 0, v0x149775ae0_0;  alias, 1 drivers
v0x149772e30_0 .var "pc_branch", 0 0;
v0x149772ec0_0 .net "reg_data1", 15 0, v0x149772210_0;  alias, 1 drivers
v0x149772f90_0 .net "reg_data2", 15 0, v0x1497722a0_0;  alias, 1 drivers
v0x149773040_0 .net "reset", 0 0, v0x149775b70_0;  alias, 1 drivers
E_0x149772b50 .event anyedge, v0x149770cb0_0, v0x149772210_0, v0x1497722a0_0;
S_0x149773190 .scope module, "ram" "RAM" 13 36, 7 1 0, S_0x1497703e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x149773450 .array "RAM", 255 0, 15 0;
v0x1497744f0_0 .net "adr", 7 0, v0x149770920_0;  alias, 1 drivers
v0x149774590_0 .net "clk", 0 0, v0x149775ae0_0;  alias, 1 drivers
v0x149774620_0 .var "out", 15 0;
v0x1497746c0_0 .net "pc_adr", 7 0, v0x149771640_0;  alias, 1 drivers
v0x1497747a0_0 .var "pc_out", 15 0;
v0x149774850_0 .net "read", 0 0, v0x1497709d0_0;  alias, 1 drivers
v0x149773450_0 .array/port v0x149773450, 0;
v0x149773450_1 .array/port v0x149773450, 1;
v0x149773450_2 .array/port v0x149773450, 2;
E_0x149773410/0 .event anyedge, v0x149771640_0, v0x149773450_0, v0x149773450_1, v0x149773450_2;
v0x149773450_3 .array/port v0x149773450, 3;
v0x149773450_4 .array/port v0x149773450, 4;
v0x149773450_5 .array/port v0x149773450, 5;
v0x149773450_6 .array/port v0x149773450, 6;
E_0x149773410/1 .event anyedge, v0x149773450_3, v0x149773450_4, v0x149773450_5, v0x149773450_6;
v0x149773450_7 .array/port v0x149773450, 7;
v0x149773450_8 .array/port v0x149773450, 8;
v0x149773450_9 .array/port v0x149773450, 9;
v0x149773450_10 .array/port v0x149773450, 10;
E_0x149773410/2 .event anyedge, v0x149773450_7, v0x149773450_8, v0x149773450_9, v0x149773450_10;
v0x149773450_11 .array/port v0x149773450, 11;
v0x149773450_12 .array/port v0x149773450, 12;
v0x149773450_13 .array/port v0x149773450, 13;
v0x149773450_14 .array/port v0x149773450, 14;
E_0x149773410/3 .event anyedge, v0x149773450_11, v0x149773450_12, v0x149773450_13, v0x149773450_14;
v0x149773450_15 .array/port v0x149773450, 15;
v0x149773450_16 .array/port v0x149773450, 16;
v0x149773450_17 .array/port v0x149773450, 17;
v0x149773450_18 .array/port v0x149773450, 18;
E_0x149773410/4 .event anyedge, v0x149773450_15, v0x149773450_16, v0x149773450_17, v0x149773450_18;
v0x149773450_19 .array/port v0x149773450, 19;
v0x149773450_20 .array/port v0x149773450, 20;
v0x149773450_21 .array/port v0x149773450, 21;
v0x149773450_22 .array/port v0x149773450, 22;
E_0x149773410/5 .event anyedge, v0x149773450_19, v0x149773450_20, v0x149773450_21, v0x149773450_22;
v0x149773450_23 .array/port v0x149773450, 23;
v0x149773450_24 .array/port v0x149773450, 24;
v0x149773450_25 .array/port v0x149773450, 25;
v0x149773450_26 .array/port v0x149773450, 26;
E_0x149773410/6 .event anyedge, v0x149773450_23, v0x149773450_24, v0x149773450_25, v0x149773450_26;
v0x149773450_27 .array/port v0x149773450, 27;
v0x149773450_28 .array/port v0x149773450, 28;
v0x149773450_29 .array/port v0x149773450, 29;
v0x149773450_30 .array/port v0x149773450, 30;
E_0x149773410/7 .event anyedge, v0x149773450_27, v0x149773450_28, v0x149773450_29, v0x149773450_30;
v0x149773450_31 .array/port v0x149773450, 31;
v0x149773450_32 .array/port v0x149773450, 32;
v0x149773450_33 .array/port v0x149773450, 33;
v0x149773450_34 .array/port v0x149773450, 34;
E_0x149773410/8 .event anyedge, v0x149773450_31, v0x149773450_32, v0x149773450_33, v0x149773450_34;
v0x149773450_35 .array/port v0x149773450, 35;
v0x149773450_36 .array/port v0x149773450, 36;
v0x149773450_37 .array/port v0x149773450, 37;
v0x149773450_38 .array/port v0x149773450, 38;
E_0x149773410/9 .event anyedge, v0x149773450_35, v0x149773450_36, v0x149773450_37, v0x149773450_38;
v0x149773450_39 .array/port v0x149773450, 39;
v0x149773450_40 .array/port v0x149773450, 40;
v0x149773450_41 .array/port v0x149773450, 41;
v0x149773450_42 .array/port v0x149773450, 42;
E_0x149773410/10 .event anyedge, v0x149773450_39, v0x149773450_40, v0x149773450_41, v0x149773450_42;
v0x149773450_43 .array/port v0x149773450, 43;
v0x149773450_44 .array/port v0x149773450, 44;
v0x149773450_45 .array/port v0x149773450, 45;
v0x149773450_46 .array/port v0x149773450, 46;
E_0x149773410/11 .event anyedge, v0x149773450_43, v0x149773450_44, v0x149773450_45, v0x149773450_46;
v0x149773450_47 .array/port v0x149773450, 47;
v0x149773450_48 .array/port v0x149773450, 48;
v0x149773450_49 .array/port v0x149773450, 49;
v0x149773450_50 .array/port v0x149773450, 50;
E_0x149773410/12 .event anyedge, v0x149773450_47, v0x149773450_48, v0x149773450_49, v0x149773450_50;
v0x149773450_51 .array/port v0x149773450, 51;
v0x149773450_52 .array/port v0x149773450, 52;
v0x149773450_53 .array/port v0x149773450, 53;
v0x149773450_54 .array/port v0x149773450, 54;
E_0x149773410/13 .event anyedge, v0x149773450_51, v0x149773450_52, v0x149773450_53, v0x149773450_54;
v0x149773450_55 .array/port v0x149773450, 55;
v0x149773450_56 .array/port v0x149773450, 56;
v0x149773450_57 .array/port v0x149773450, 57;
v0x149773450_58 .array/port v0x149773450, 58;
E_0x149773410/14 .event anyedge, v0x149773450_55, v0x149773450_56, v0x149773450_57, v0x149773450_58;
v0x149773450_59 .array/port v0x149773450, 59;
v0x149773450_60 .array/port v0x149773450, 60;
v0x149773450_61 .array/port v0x149773450, 61;
v0x149773450_62 .array/port v0x149773450, 62;
E_0x149773410/15 .event anyedge, v0x149773450_59, v0x149773450_60, v0x149773450_61, v0x149773450_62;
v0x149773450_63 .array/port v0x149773450, 63;
v0x149773450_64 .array/port v0x149773450, 64;
v0x149773450_65 .array/port v0x149773450, 65;
v0x149773450_66 .array/port v0x149773450, 66;
E_0x149773410/16 .event anyedge, v0x149773450_63, v0x149773450_64, v0x149773450_65, v0x149773450_66;
v0x149773450_67 .array/port v0x149773450, 67;
v0x149773450_68 .array/port v0x149773450, 68;
v0x149773450_69 .array/port v0x149773450, 69;
v0x149773450_70 .array/port v0x149773450, 70;
E_0x149773410/17 .event anyedge, v0x149773450_67, v0x149773450_68, v0x149773450_69, v0x149773450_70;
v0x149773450_71 .array/port v0x149773450, 71;
v0x149773450_72 .array/port v0x149773450, 72;
v0x149773450_73 .array/port v0x149773450, 73;
v0x149773450_74 .array/port v0x149773450, 74;
E_0x149773410/18 .event anyedge, v0x149773450_71, v0x149773450_72, v0x149773450_73, v0x149773450_74;
v0x149773450_75 .array/port v0x149773450, 75;
v0x149773450_76 .array/port v0x149773450, 76;
v0x149773450_77 .array/port v0x149773450, 77;
v0x149773450_78 .array/port v0x149773450, 78;
E_0x149773410/19 .event anyedge, v0x149773450_75, v0x149773450_76, v0x149773450_77, v0x149773450_78;
v0x149773450_79 .array/port v0x149773450, 79;
v0x149773450_80 .array/port v0x149773450, 80;
v0x149773450_81 .array/port v0x149773450, 81;
v0x149773450_82 .array/port v0x149773450, 82;
E_0x149773410/20 .event anyedge, v0x149773450_79, v0x149773450_80, v0x149773450_81, v0x149773450_82;
v0x149773450_83 .array/port v0x149773450, 83;
v0x149773450_84 .array/port v0x149773450, 84;
v0x149773450_85 .array/port v0x149773450, 85;
v0x149773450_86 .array/port v0x149773450, 86;
E_0x149773410/21 .event anyedge, v0x149773450_83, v0x149773450_84, v0x149773450_85, v0x149773450_86;
v0x149773450_87 .array/port v0x149773450, 87;
v0x149773450_88 .array/port v0x149773450, 88;
v0x149773450_89 .array/port v0x149773450, 89;
v0x149773450_90 .array/port v0x149773450, 90;
E_0x149773410/22 .event anyedge, v0x149773450_87, v0x149773450_88, v0x149773450_89, v0x149773450_90;
v0x149773450_91 .array/port v0x149773450, 91;
v0x149773450_92 .array/port v0x149773450, 92;
v0x149773450_93 .array/port v0x149773450, 93;
v0x149773450_94 .array/port v0x149773450, 94;
E_0x149773410/23 .event anyedge, v0x149773450_91, v0x149773450_92, v0x149773450_93, v0x149773450_94;
v0x149773450_95 .array/port v0x149773450, 95;
v0x149773450_96 .array/port v0x149773450, 96;
v0x149773450_97 .array/port v0x149773450, 97;
v0x149773450_98 .array/port v0x149773450, 98;
E_0x149773410/24 .event anyedge, v0x149773450_95, v0x149773450_96, v0x149773450_97, v0x149773450_98;
v0x149773450_99 .array/port v0x149773450, 99;
v0x149773450_100 .array/port v0x149773450, 100;
v0x149773450_101 .array/port v0x149773450, 101;
v0x149773450_102 .array/port v0x149773450, 102;
E_0x149773410/25 .event anyedge, v0x149773450_99, v0x149773450_100, v0x149773450_101, v0x149773450_102;
v0x149773450_103 .array/port v0x149773450, 103;
v0x149773450_104 .array/port v0x149773450, 104;
v0x149773450_105 .array/port v0x149773450, 105;
v0x149773450_106 .array/port v0x149773450, 106;
E_0x149773410/26 .event anyedge, v0x149773450_103, v0x149773450_104, v0x149773450_105, v0x149773450_106;
v0x149773450_107 .array/port v0x149773450, 107;
v0x149773450_108 .array/port v0x149773450, 108;
v0x149773450_109 .array/port v0x149773450, 109;
v0x149773450_110 .array/port v0x149773450, 110;
E_0x149773410/27 .event anyedge, v0x149773450_107, v0x149773450_108, v0x149773450_109, v0x149773450_110;
v0x149773450_111 .array/port v0x149773450, 111;
v0x149773450_112 .array/port v0x149773450, 112;
v0x149773450_113 .array/port v0x149773450, 113;
v0x149773450_114 .array/port v0x149773450, 114;
E_0x149773410/28 .event anyedge, v0x149773450_111, v0x149773450_112, v0x149773450_113, v0x149773450_114;
v0x149773450_115 .array/port v0x149773450, 115;
v0x149773450_116 .array/port v0x149773450, 116;
v0x149773450_117 .array/port v0x149773450, 117;
v0x149773450_118 .array/port v0x149773450, 118;
E_0x149773410/29 .event anyedge, v0x149773450_115, v0x149773450_116, v0x149773450_117, v0x149773450_118;
v0x149773450_119 .array/port v0x149773450, 119;
v0x149773450_120 .array/port v0x149773450, 120;
v0x149773450_121 .array/port v0x149773450, 121;
v0x149773450_122 .array/port v0x149773450, 122;
E_0x149773410/30 .event anyedge, v0x149773450_119, v0x149773450_120, v0x149773450_121, v0x149773450_122;
v0x149773450_123 .array/port v0x149773450, 123;
v0x149773450_124 .array/port v0x149773450, 124;
v0x149773450_125 .array/port v0x149773450, 125;
v0x149773450_126 .array/port v0x149773450, 126;
E_0x149773410/31 .event anyedge, v0x149773450_123, v0x149773450_124, v0x149773450_125, v0x149773450_126;
v0x149773450_127 .array/port v0x149773450, 127;
v0x149773450_128 .array/port v0x149773450, 128;
v0x149773450_129 .array/port v0x149773450, 129;
v0x149773450_130 .array/port v0x149773450, 130;
E_0x149773410/32 .event anyedge, v0x149773450_127, v0x149773450_128, v0x149773450_129, v0x149773450_130;
v0x149773450_131 .array/port v0x149773450, 131;
v0x149773450_132 .array/port v0x149773450, 132;
v0x149773450_133 .array/port v0x149773450, 133;
v0x149773450_134 .array/port v0x149773450, 134;
E_0x149773410/33 .event anyedge, v0x149773450_131, v0x149773450_132, v0x149773450_133, v0x149773450_134;
v0x149773450_135 .array/port v0x149773450, 135;
v0x149773450_136 .array/port v0x149773450, 136;
v0x149773450_137 .array/port v0x149773450, 137;
v0x149773450_138 .array/port v0x149773450, 138;
E_0x149773410/34 .event anyedge, v0x149773450_135, v0x149773450_136, v0x149773450_137, v0x149773450_138;
v0x149773450_139 .array/port v0x149773450, 139;
v0x149773450_140 .array/port v0x149773450, 140;
v0x149773450_141 .array/port v0x149773450, 141;
v0x149773450_142 .array/port v0x149773450, 142;
E_0x149773410/35 .event anyedge, v0x149773450_139, v0x149773450_140, v0x149773450_141, v0x149773450_142;
v0x149773450_143 .array/port v0x149773450, 143;
v0x149773450_144 .array/port v0x149773450, 144;
v0x149773450_145 .array/port v0x149773450, 145;
v0x149773450_146 .array/port v0x149773450, 146;
E_0x149773410/36 .event anyedge, v0x149773450_143, v0x149773450_144, v0x149773450_145, v0x149773450_146;
v0x149773450_147 .array/port v0x149773450, 147;
v0x149773450_148 .array/port v0x149773450, 148;
v0x149773450_149 .array/port v0x149773450, 149;
v0x149773450_150 .array/port v0x149773450, 150;
E_0x149773410/37 .event anyedge, v0x149773450_147, v0x149773450_148, v0x149773450_149, v0x149773450_150;
v0x149773450_151 .array/port v0x149773450, 151;
v0x149773450_152 .array/port v0x149773450, 152;
v0x149773450_153 .array/port v0x149773450, 153;
v0x149773450_154 .array/port v0x149773450, 154;
E_0x149773410/38 .event anyedge, v0x149773450_151, v0x149773450_152, v0x149773450_153, v0x149773450_154;
v0x149773450_155 .array/port v0x149773450, 155;
v0x149773450_156 .array/port v0x149773450, 156;
v0x149773450_157 .array/port v0x149773450, 157;
v0x149773450_158 .array/port v0x149773450, 158;
E_0x149773410/39 .event anyedge, v0x149773450_155, v0x149773450_156, v0x149773450_157, v0x149773450_158;
v0x149773450_159 .array/port v0x149773450, 159;
v0x149773450_160 .array/port v0x149773450, 160;
v0x149773450_161 .array/port v0x149773450, 161;
v0x149773450_162 .array/port v0x149773450, 162;
E_0x149773410/40 .event anyedge, v0x149773450_159, v0x149773450_160, v0x149773450_161, v0x149773450_162;
v0x149773450_163 .array/port v0x149773450, 163;
v0x149773450_164 .array/port v0x149773450, 164;
v0x149773450_165 .array/port v0x149773450, 165;
v0x149773450_166 .array/port v0x149773450, 166;
E_0x149773410/41 .event anyedge, v0x149773450_163, v0x149773450_164, v0x149773450_165, v0x149773450_166;
v0x149773450_167 .array/port v0x149773450, 167;
v0x149773450_168 .array/port v0x149773450, 168;
v0x149773450_169 .array/port v0x149773450, 169;
v0x149773450_170 .array/port v0x149773450, 170;
E_0x149773410/42 .event anyedge, v0x149773450_167, v0x149773450_168, v0x149773450_169, v0x149773450_170;
v0x149773450_171 .array/port v0x149773450, 171;
v0x149773450_172 .array/port v0x149773450, 172;
v0x149773450_173 .array/port v0x149773450, 173;
v0x149773450_174 .array/port v0x149773450, 174;
E_0x149773410/43 .event anyedge, v0x149773450_171, v0x149773450_172, v0x149773450_173, v0x149773450_174;
v0x149773450_175 .array/port v0x149773450, 175;
v0x149773450_176 .array/port v0x149773450, 176;
v0x149773450_177 .array/port v0x149773450, 177;
v0x149773450_178 .array/port v0x149773450, 178;
E_0x149773410/44 .event anyedge, v0x149773450_175, v0x149773450_176, v0x149773450_177, v0x149773450_178;
v0x149773450_179 .array/port v0x149773450, 179;
v0x149773450_180 .array/port v0x149773450, 180;
v0x149773450_181 .array/port v0x149773450, 181;
v0x149773450_182 .array/port v0x149773450, 182;
E_0x149773410/45 .event anyedge, v0x149773450_179, v0x149773450_180, v0x149773450_181, v0x149773450_182;
v0x149773450_183 .array/port v0x149773450, 183;
v0x149773450_184 .array/port v0x149773450, 184;
v0x149773450_185 .array/port v0x149773450, 185;
v0x149773450_186 .array/port v0x149773450, 186;
E_0x149773410/46 .event anyedge, v0x149773450_183, v0x149773450_184, v0x149773450_185, v0x149773450_186;
v0x149773450_187 .array/port v0x149773450, 187;
v0x149773450_188 .array/port v0x149773450, 188;
v0x149773450_189 .array/port v0x149773450, 189;
v0x149773450_190 .array/port v0x149773450, 190;
E_0x149773410/47 .event anyedge, v0x149773450_187, v0x149773450_188, v0x149773450_189, v0x149773450_190;
v0x149773450_191 .array/port v0x149773450, 191;
v0x149773450_192 .array/port v0x149773450, 192;
v0x149773450_193 .array/port v0x149773450, 193;
v0x149773450_194 .array/port v0x149773450, 194;
E_0x149773410/48 .event anyedge, v0x149773450_191, v0x149773450_192, v0x149773450_193, v0x149773450_194;
v0x149773450_195 .array/port v0x149773450, 195;
v0x149773450_196 .array/port v0x149773450, 196;
v0x149773450_197 .array/port v0x149773450, 197;
v0x149773450_198 .array/port v0x149773450, 198;
E_0x149773410/49 .event anyedge, v0x149773450_195, v0x149773450_196, v0x149773450_197, v0x149773450_198;
v0x149773450_199 .array/port v0x149773450, 199;
v0x149773450_200 .array/port v0x149773450, 200;
v0x149773450_201 .array/port v0x149773450, 201;
v0x149773450_202 .array/port v0x149773450, 202;
E_0x149773410/50 .event anyedge, v0x149773450_199, v0x149773450_200, v0x149773450_201, v0x149773450_202;
v0x149773450_203 .array/port v0x149773450, 203;
v0x149773450_204 .array/port v0x149773450, 204;
v0x149773450_205 .array/port v0x149773450, 205;
v0x149773450_206 .array/port v0x149773450, 206;
E_0x149773410/51 .event anyedge, v0x149773450_203, v0x149773450_204, v0x149773450_205, v0x149773450_206;
v0x149773450_207 .array/port v0x149773450, 207;
v0x149773450_208 .array/port v0x149773450, 208;
v0x149773450_209 .array/port v0x149773450, 209;
v0x149773450_210 .array/port v0x149773450, 210;
E_0x149773410/52 .event anyedge, v0x149773450_207, v0x149773450_208, v0x149773450_209, v0x149773450_210;
v0x149773450_211 .array/port v0x149773450, 211;
v0x149773450_212 .array/port v0x149773450, 212;
v0x149773450_213 .array/port v0x149773450, 213;
v0x149773450_214 .array/port v0x149773450, 214;
E_0x149773410/53 .event anyedge, v0x149773450_211, v0x149773450_212, v0x149773450_213, v0x149773450_214;
v0x149773450_215 .array/port v0x149773450, 215;
v0x149773450_216 .array/port v0x149773450, 216;
v0x149773450_217 .array/port v0x149773450, 217;
v0x149773450_218 .array/port v0x149773450, 218;
E_0x149773410/54 .event anyedge, v0x149773450_215, v0x149773450_216, v0x149773450_217, v0x149773450_218;
v0x149773450_219 .array/port v0x149773450, 219;
v0x149773450_220 .array/port v0x149773450, 220;
v0x149773450_221 .array/port v0x149773450, 221;
v0x149773450_222 .array/port v0x149773450, 222;
E_0x149773410/55 .event anyedge, v0x149773450_219, v0x149773450_220, v0x149773450_221, v0x149773450_222;
v0x149773450_223 .array/port v0x149773450, 223;
v0x149773450_224 .array/port v0x149773450, 224;
v0x149773450_225 .array/port v0x149773450, 225;
v0x149773450_226 .array/port v0x149773450, 226;
E_0x149773410/56 .event anyedge, v0x149773450_223, v0x149773450_224, v0x149773450_225, v0x149773450_226;
v0x149773450_227 .array/port v0x149773450, 227;
v0x149773450_228 .array/port v0x149773450, 228;
v0x149773450_229 .array/port v0x149773450, 229;
v0x149773450_230 .array/port v0x149773450, 230;
E_0x149773410/57 .event anyedge, v0x149773450_227, v0x149773450_228, v0x149773450_229, v0x149773450_230;
v0x149773450_231 .array/port v0x149773450, 231;
v0x149773450_232 .array/port v0x149773450, 232;
v0x149773450_233 .array/port v0x149773450, 233;
v0x149773450_234 .array/port v0x149773450, 234;
E_0x149773410/58 .event anyedge, v0x149773450_231, v0x149773450_232, v0x149773450_233, v0x149773450_234;
v0x149773450_235 .array/port v0x149773450, 235;
v0x149773450_236 .array/port v0x149773450, 236;
v0x149773450_237 .array/port v0x149773450, 237;
v0x149773450_238 .array/port v0x149773450, 238;
E_0x149773410/59 .event anyedge, v0x149773450_235, v0x149773450_236, v0x149773450_237, v0x149773450_238;
v0x149773450_239 .array/port v0x149773450, 239;
v0x149773450_240 .array/port v0x149773450, 240;
v0x149773450_241 .array/port v0x149773450, 241;
v0x149773450_242 .array/port v0x149773450, 242;
E_0x149773410/60 .event anyedge, v0x149773450_239, v0x149773450_240, v0x149773450_241, v0x149773450_242;
v0x149773450_243 .array/port v0x149773450, 243;
v0x149773450_244 .array/port v0x149773450, 244;
v0x149773450_245 .array/port v0x149773450, 245;
v0x149773450_246 .array/port v0x149773450, 246;
E_0x149773410/61 .event anyedge, v0x149773450_243, v0x149773450_244, v0x149773450_245, v0x149773450_246;
v0x149773450_247 .array/port v0x149773450, 247;
v0x149773450_248 .array/port v0x149773450, 248;
v0x149773450_249 .array/port v0x149773450, 249;
v0x149773450_250 .array/port v0x149773450, 250;
E_0x149773410/62 .event anyedge, v0x149773450_247, v0x149773450_248, v0x149773450_249, v0x149773450_250;
v0x149773450_251 .array/port v0x149773450, 251;
v0x149773450_252 .array/port v0x149773450, 252;
v0x149773450_253 .array/port v0x149773450, 253;
v0x149773450_254 .array/port v0x149773450, 254;
E_0x149773410/63 .event anyedge, v0x149773450_251, v0x149773450_252, v0x149773450_253, v0x149773450_254;
v0x149773450_255 .array/port v0x149773450, 255;
E_0x149773410/64 .event anyedge, v0x149773450_255, v0x1497709d0_0, v0x149770920_0;
E_0x149773410 .event/or E_0x149773410/0, E_0x149773410/1, E_0x149773410/2, E_0x149773410/3, E_0x149773410/4, E_0x149773410/5, E_0x149773410/6, E_0x149773410/7, E_0x149773410/8, E_0x149773410/9, E_0x149773410/10, E_0x149773410/11, E_0x149773410/12, E_0x149773410/13, E_0x149773410/14, E_0x149773410/15, E_0x149773410/16, E_0x149773410/17, E_0x149773410/18, E_0x149773410/19, E_0x149773410/20, E_0x149773410/21, E_0x149773410/22, E_0x149773410/23, E_0x149773410/24, E_0x149773410/25, E_0x149773410/26, E_0x149773410/27, E_0x149773410/28, E_0x149773410/29, E_0x149773410/30, E_0x149773410/31, E_0x149773410/32, E_0x149773410/33, E_0x149773410/34, E_0x149773410/35, E_0x149773410/36, E_0x149773410/37, E_0x149773410/38, E_0x149773410/39, E_0x149773410/40, E_0x149773410/41, E_0x149773410/42, E_0x149773410/43, E_0x149773410/44, E_0x149773410/45, E_0x149773410/46, E_0x149773410/47, E_0x149773410/48, E_0x149773410/49, E_0x149773410/50, E_0x149773410/51, E_0x149773410/52, E_0x149773410/53, E_0x149773410/54, E_0x149773410/55, E_0x149773410/56, E_0x149773410/57, E_0x149773410/58, E_0x149773410/59, E_0x149773410/60, E_0x149773410/61, E_0x149773410/62, E_0x149773410/63, E_0x149773410/64;
    .scope S_0x1497230c0;
T_0 ;
    %wait E_0x1497308a0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14975bba0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976aa60_0, 0, 1;
    %load/vec4 v0x14976a900_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x14976ab00_0;
    %load/vec4 v0x14976abf0_0;
    %add;
    %store/vec4 v0x14975bba0_0, 0, 16;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x14976ab00_0;
    %load/vec4 v0x14976abf0_0;
    %sub;
    %store/vec4 v0x14975bba0_0, 0, 16;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x14976ab00_0;
    %load/vec4 v0x14976abf0_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976aa60_0, 0, 1;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x14976ab00_0;
    %load/vec4 v0x14976abf0_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976aa60_0, 0, 1;
T_0.8 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x14976abf0_0;
    %load/vec4 v0x14976ab00_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976aa60_0, 0, 1;
T_0.10 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14972c030;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time=%0t | alu_code=%b | reg1=%b | reg2=%b | accum=%b | pc_branch=%b", $time, v0x14976aea0_0, v0x14976afe0_0, v0x14976b090_0, v0x14976adf0_0, v0x14976af30_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14976aea0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x14976afe0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x14976b090_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14976b160;
T_2 ;
    %wait E_0x14976b450;
    %load/vec4 v0x14976b9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14976b8f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14976b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14976b840_0;
    %assign/vec4 v0x14976b8f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14976b560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14976b600_0;
    %assign/vec4 v0x14976b8f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x14976b8f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14976b8f0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14976b160;
T_3 ;
    %wait E_0x14976b410;
    %load/vec4 v0x14976b8f0_0;
    %store/vec4 v0x14976b4a0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14972c1a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976bce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976bf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976bd90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14976be60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976bba0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14976bc30_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x14972c1a0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x14976bce0_0;
    %inv;
    %store/vec4 v0x14976bce0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14972c1a0;
T_6 ;
    %vpi_call 4 34 "$monitor", "Time=%0t | jump=%b | branch=%b | address=%b", $time, v0x14976bd90_0, v0x14976bba0_0, v0x14976baf0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976bf10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976bd90_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14976be60_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976bd90_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976bba0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x14976bc30_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976bba0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 4 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14976bfc0;
T_7 ;
    %wait E_0x14976c240;
    %load/vec4 v0x14976d500_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x14976c280, 4;
    %assign/vec4 v0x14976d5f0_0, 0;
    %load/vec4 v0x14976d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x14976d2f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x14976c280, 4;
    %assign/vec4 v0x14976d450_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x149713400;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x14976d880_0;
    %inv;
    %store/vec4 v0x14976d880_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x149713400;
T_9 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976c280, 4, 0;
    %pushi/vec4 61695, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976c280, 4, 0;
    %pushi/vec4 61667, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976c280, 4, 0;
    %pushi/vec4 12515, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976c280, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976d880_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x149713400;
T_10 ;
    %vpi_call 6 33 "$monitor", "Time=%0t | read=%b | adr=%b | pc_adr=%b | out=%b | pc_out=%b", $time, v0x14976db60_0, v0x14976d7d0_0, v0x14976d9e0_0, v0x14976d910_0, v0x14976da90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976db60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14976d7d0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14976d9e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976db60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976db60_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x14976d7d0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x14976d9e0_0, 0, 8;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 6 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x14976dc10;
T_11 ;
    %wait E_0x14976df90;
    %load/vec4 v0x14976e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14976e410, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14976e410, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14976e410, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14976e410, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14976e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x14976e6c0_0;
    %load/vec4 v0x14976e590_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14976e410, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14976dc10;
T_12 ;
    %wait E_0x14976df10;
    %load/vec4 v0x14976e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x14976e060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14976e410, 4;
    %assign/vec4 v0x14976e1d0_0, 0;
    %load/vec4 v0x14976e110_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14976e410, 4;
    %assign/vec4 v0x14976e280_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x14976e1d0_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x14976e280_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x149713570;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x14976e900_0;
    %inv;
    %store/vec4 v0x14976e900_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x149713570;
T_14 ;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976e410, 4, 0;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976e410, 4, 0;
    %pushi/vec4 61680, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976e410, 4, 0;
    %pushi/vec4 36408, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14976e410, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976e900_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x149713570;
T_15 ;
    %vpi_call 8 41 "$monitor", "Time=%0t | read_en=%b | write_en=%b | read_data1 =%b | read_data2 = %b", $time, v0x14976ec50_0, v0x14976ef90_0, v0x14976ead0_0, v0x14976eb80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976ec50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14976e990_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14976ea20_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976ed00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976ec50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976ed00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976ef90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14976edb0_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x14976ee60_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976ec50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14976e990_0, 0, 2;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 8 61 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x14976f020;
T_16 ;
    %wait E_0x14976f310;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x14976f6a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976f3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976f470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976f8b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x14976f9c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x14976fa60_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x14976f350_0, 0, 8;
    %load/vec4 v0x14976f800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %jmp T_16.7;
T_16.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14976f6a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976f520_0, 0, 1;
    %load/vec4 v0x14976fb10_0;
    %store/vec4 v0x14976f9c0_0, 0, 2;
    %load/vec4 v0x14976fbc0_0;
    %store/vec4 v0x14976fa60_0, 0, 2;
    %jmp T_16.7;
T_16.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14976f6a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976f520_0, 0, 1;
    %load/vec4 v0x14976fb10_0;
    %store/vec4 v0x14976f9c0_0, 0, 2;
    %load/vec4 v0x14976fbc0_0;
    %store/vec4 v0x14976fa60_0, 0, 2;
    %jmp T_16.7;
T_16.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14976f6a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976f520_0, 0, 1;
    %load/vec4 v0x14976fb10_0;
    %store/vec4 v0x14976f9c0_0, 0, 2;
    %load/vec4 v0x14976f5b0_0;
    %store/vec4 v0x14976f350_0, 0, 8;
    %jmp T_16.7;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14976f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976f470_0, 0, 1;
    %load/vec4 v0x14976f5b0_0;
    %store/vec4 v0x14976f350_0, 0, 8;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x14976f800_0;
    %store/vec4 v0x14976f6a0_0, 0, 4;
    %load/vec4 v0x14976fb10_0;
    %store/vec4 v0x14976f9c0_0, 0, 2;
    %load/vec4 v0x14976fbc0_0;
    %store/vec4 v0x14976fa60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976f3e0_0, 0, 1;
    %load/vec4 v0x14976f5b0_0;
    %store/vec4 v0x14976f350_0, 0, 8;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x14976f800_0;
    %store/vec4 v0x14976f6a0_0, 0, 4;
    %load/vec4 v0x14976fb10_0;
    %store/vec4 v0x14976f9c0_0, 0, 2;
    %load/vec4 v0x14976fbc0_0;
    %store/vec4 v0x14976fa60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976f3e0_0, 0, 1;
    %load/vec4 v0x14976f5b0_0;
    %store/vec4 v0x14976f350_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x14976f800_0;
    %store/vec4 v0x14976f6a0_0, 0, 4;
    %load/vec4 v0x14976fb10_0;
    %store/vec4 v0x14976f9c0_0, 0, 2;
    %load/vec4 v0x14976fbc0_0;
    %store/vec4 v0x14976fa60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14976f3e0_0, 0, 1;
    %load/vec4 v0x14976f5b0_0;
    %store/vec4 v0x14976f350_0, 0, 8;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x149727540;
T_17 ;
    %vpi_call 10 31 "$monitor", "Time=%0t | Instr=%b | ALU=%b | R_Read=%b | R_Write=%b | Jmp=%b | Reg1=%b | Reg2=%b | RAM_Adr=%b | RAM_read=%b", $time, v0x1497700a0_0, v0x14976ffd0_0, v0x14976fe70_0, v0x14976ff20_0, v0x149770150_0, v0x149770200_0, v0x1497702b0_0, v0x14976fd50_0, v0x14976fde0_0 {0 0 0};
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x1497700a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x1497700a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x1497700a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x1497700a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x1497700a0_0, 0, 16;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 10 56 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x149771360;
T_18 ;
    %wait E_0x149771600;
    %load/vec4 v0x149771b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x149771a90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1497718f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1497719c0_0;
    %assign/vec4 v0x149771a90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x1497716f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x149771790_0;
    %assign/vec4 v0x149771a90_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x149771a90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x149771a90_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x149771360;
T_19 ;
    %wait E_0x1497715c0;
    %load/vec4 v0x149771a90_0;
    %store/vec4 v0x149771640_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x149773190;
T_20 ;
    %wait E_0x149773410;
    %load/vec4 v0x1497746c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x149773450, 4;
    %assign/vec4 v0x1497747a0_0, 0;
    %load/vec4 v0x149774850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1497744f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x149773450, 4;
    %assign/vec4 v0x149774620_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x149771c90;
T_21 ;
    %wait E_0x149771600;
    %load/vec4 v0x149772510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149772420, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149772420, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149772420, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149772420, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x149772780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1497726d0_0;
    %load/vec4 v0x1497725c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149772420, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x149771c90;
T_22 ;
    %wait E_0x1497714d0;
    %load/vec4 v0x149772390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x149772090_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x149772420, 4;
    %assign/vec4 v0x149772210_0, 0;
    %load/vec4 v0x149772140_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x149772420, 4;
    %assign/vec4 v0x1497722a0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x149772210_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x1497722a0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1497705d0;
T_23 ;
    %wait E_0x1497708c0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x149770cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1497709d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149770a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149770b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149770ec0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x149770fd0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x149771070_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x149770920_0, 0, 8;
    %load/vec4 v0x149770e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x149770cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149770b20_0, 0, 1;
    %load/vec4 v0x149771120_0;
    %store/vec4 v0x149770fd0_0, 0, 2;
    %load/vec4 v0x1497711d0_0;
    %store/vec4 v0x149771070_0, 0, 2;
    %jmp T_23.7;
T_23.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x149770cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149770b20_0, 0, 1;
    %load/vec4 v0x149771120_0;
    %store/vec4 v0x149770fd0_0, 0, 2;
    %load/vec4 v0x1497711d0_0;
    %store/vec4 v0x149771070_0, 0, 2;
    %jmp T_23.7;
T_23.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x149770cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149770b20_0, 0, 1;
    %load/vec4 v0x149771120_0;
    %store/vec4 v0x149770fd0_0, 0, 2;
    %load/vec4 v0x149770bc0_0;
    %store/vec4 v0x149770920_0, 0, 8;
    %jmp T_23.7;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149770ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149770a70_0, 0, 1;
    %load/vec4 v0x149770bc0_0;
    %store/vec4 v0x149770920_0, 0, 8;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0x149770e10_0;
    %store/vec4 v0x149770cb0_0, 0, 4;
    %load/vec4 v0x149771120_0;
    %store/vec4 v0x149770fd0_0, 0, 2;
    %load/vec4 v0x1497711d0_0;
    %store/vec4 v0x149771070_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1497709d0_0, 0, 1;
    %load/vec4 v0x149770bc0_0;
    %store/vec4 v0x149770920_0, 0, 8;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0x149770e10_0;
    %store/vec4 v0x149770cb0_0, 0, 4;
    %load/vec4 v0x149771120_0;
    %store/vec4 v0x149770fd0_0, 0, 2;
    %load/vec4 v0x1497711d0_0;
    %store/vec4 v0x149771070_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1497709d0_0, 0, 1;
    %load/vec4 v0x149770bc0_0;
    %store/vec4 v0x149770920_0, 0, 8;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x149770e10_0;
    %store/vec4 v0x149770cb0_0, 0, 4;
    %load/vec4 v0x149771120_0;
    %store/vec4 v0x149770fd0_0, 0, 2;
    %load/vec4 v0x1497711d0_0;
    %store/vec4 v0x149771070_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1497709d0_0, 0, 1;
    %load/vec4 v0x149770bc0_0;
    %store/vec4 v0x149770920_0, 0, 8;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1497728f0;
T_24 ;
    %wait E_0x149772b50;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x149772bc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149772e30_0, 0, 1;
    %load/vec4 v0x149772c80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %jmp T_24.5;
T_24.0 ;
    %load/vec4 v0x149772ec0_0;
    %load/vec4 v0x149772f90_0;
    %add;
    %store/vec4 v0x149772bc0_0, 0, 16;
    %jmp T_24.5;
T_24.1 ;
    %load/vec4 v0x149772ec0_0;
    %load/vec4 v0x149772f90_0;
    %sub;
    %store/vec4 v0x149772bc0_0, 0, 16;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v0x149772ec0_0;
    %load/vec4 v0x149772f90_0;
    %cmp/e;
    %jmp/0xz  T_24.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149772e30_0, 0, 1;
T_24.6 ;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0x149772ec0_0;
    %load/vec4 v0x149772f90_0;
    %cmp/u;
    %jmp/0xz  T_24.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149772e30_0, 0, 1;
T_24.8 ;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x149772f90_0;
    %load/vec4 v0x149772ec0_0;
    %cmp/u;
    %jmp/0xz  T_24.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149772e30_0, 0, 1;
T_24.10 ;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1497276b0;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0x149775ae0_0;
    %inv;
    %store/vec4 v0x149775ae0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1497276b0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149775b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149775ae0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149775b70_0, 0, 1;
    %pushi/vec4 16385, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149773450, 4, 0;
    %pushi/vec4 17408, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149773450, 4, 0;
    %pushi/vec4 32771, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149773450, 4, 0;
    %pushi/vec4 57605, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149773450, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149773450, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x149773450, 4, 0;
    %delay 500000, 0;
    %vpi_call 12 25 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x1497276b0;
T_27 ;
    %wait E_0x149770060;
    %vpi_call 12 30 "$display", "Time=%0t | PC Address=%b | instruction=%b | reg_1=%b | pc_branch=%b | pc_jump=%b | RAM_adress", $time, v0x149775260_0, v0x1497751d0_0, &A<v0x149772420, 0>, v0x149775340_0, v0x149775410_0, v0x149774970_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "Program_counter_tb.v";
    "Program_counter.v";
    "RAM_tb.v";
    "RAM.v";
    "Register_file_tb.v";
    "Register_file.v";
    "Control_unit_tb.v";
    "Control_unit.v";
    "cpu_tb.v";
    "cpu.v";
