# Hack-verilog

Module        | Behavior | Structure | Test coverage
------        | :------: | :-------: | :-----------:
Mux8Way16     |    X     |    X      |       X       
Mux16         |    X     |    X      |       X       
Mux4Way16     |    X     |    X      |       X       
Mux           |    X     |    X      |       X
DMux          |    X     |    X      |       X
And16         |          |           |
DMux4Way      |          |           |
DMux8Way      |          |           |
Decoder2      |          |           |
Mux16         |          |           |
Mux4Way16     |          |           |
Mux8Way16     |          |           |
Not16         |          |           |
Or16          |          |           |
Or8Way        |          |           |

# Prerequisites

  * gsed (in script/add.sh)
