$date
	Sat Sep 28 14:45:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! Zero $end
$var wire 16 " Y [15:0] $end
$var reg 16 # A [15:0] $end
$var reg 16 $ B [15:0] $end
$var reg 3 % F [2:0] $end
$scope module uut $end
$var wire 16 & A [15:0] $end
$var wire 16 ' B [15:0] $end
$var wire 3 ( F [2:0] $end
$var wire 1 ! Zero $end
$var reg 16 ) Y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#1
b1 %
b1 (
#2
b10 %
b10 (
#3
b11 %
b11 (
#4
b100 %
b100 (
#5
b101 %
b101 (
#6
b110 %
b110 (
#7
b111 %
b111 (
#8
0!
b10 "
b10 )
b0 %
b0 (
b11 $
b11 '
b10 #
b10 &
#9
b11 "
b11 )
b1 %
b1 (
#10
b101 "
b101 )
b10 %
b10 (
#11
1!
b0 "
b0 )
b11 %
b11 (
#12
b100 %
b100 (
#13
b101 %
b101 (
#14
0!
b1111111111111111 "
b1111111111111111 )
b110 %
b110 (
#15
b1 "
b1 )
b111 %
b111 (
#16
b101 "
b101 )
b0 %
b0 (
b111 $
b111 '
b101 #
b101 &
#17
b111 "
b111 )
b1 %
b1 (
#18
b1100 "
b1100 )
b10 %
b10 (
#19
1!
b0 "
b0 )
b11 %
b11 (
#20
b100 %
b100 (
#21
b101 %
b101 (
#22
0!
b1111111111111110 "
b1111111111111110 )
b110 %
b110 (
#23
b1 "
b1 )
b111 %
b111 (
#24
b1000 "
b1000 )
b0 %
b0 (
b1010 $
b1010 '
b1101 #
b1101 &
#25
b1111 "
b1111 )
b1 %
b1 (
#26
b10111 "
b10111 )
b10 %
b10 (
#27
1!
b0 "
b0 )
b11 %
b11 (
#28
b100 %
b100 (
#29
b101 %
b101 (
#30
0!
b11 "
b11 )
b110 %
b110 (
#31
1!
b0 "
b0 )
b111 %
b111 (
#32
0!
b11001 "
b11001 )
b0 %
b0 (
b11001 $
b11001 '
b11001 #
b11001 &
#33
b1 %
b1 (
#34
b110010 "
b110010 )
b10 %
b10 (
#35
1!
b0 "
b0 )
b11 %
b11 (
#36
b100 %
b100 (
#37
b101 %
b101 (
#38
b110 %
b110 (
#39
b111 %
b111 (
#40
0!
b100000 "
b100000 )
b0 %
b0 (
b111000 $
b111000 '
b100011 #
b100011 &
#41
b111011 "
b111011 )
b1 %
b1 (
#42
b1011011 "
b1011011 )
b10 %
b10 (
#43
1!
b0 "
b0 )
b11 %
b11 (
#44
b100 %
b100 (
#45
b101 %
b101 (
#46
0!
b1111111111101011 "
b1111111111101011 )
b110 %
b110 (
#47
b1 "
b1 )
b111 %
b111 (
#48
b1000000 "
b1000000 )
b0 %
b0 (
b1100100 $
b1100100 '
b1001011 #
b1001011 &
#49
b1101111 "
b1101111 )
b1 %
b1 (
#50
b10101111 "
b10101111 )
b10 %
b10 (
#51
1!
b0 "
b0 )
b11 %
b11 (
#52
b100 %
b100 (
#53
b101 %
b101 (
#54
0!
b1111111111100111 "
b1111111111100111 )
b110 %
b110 (
#55
b1 "
b1 )
b111 %
b111 (
#56
b10001000 "
b10001000 )
b0 %
b0 (
b10011011 $
b10011011 '
b11001000 #
b11001000 &
#57
b11011011 "
b11011011 )
b1 %
b1 (
#58
b101100011 "
b101100011 )
b10 %
b10 (
#59
1!
b0 "
b0 )
b11 %
b11 (
#60
b100 %
b100 (
#61
b101 %
b101 (
#62
0!
b101101 "
b101101 )
b110 %
b110 (
#63
1!
b0 "
b0 )
b111 %
b111 (
#64
0!
b100000000 "
b100000000 )
b0 %
b0 (
b110010000 $
b110010000 '
b101101000 #
b101101000 &
#65
b111111000 "
b111111000 )
b1 %
b1 (
#66
b1011111000 "
b1011111000 )
b10 %
b10 (
#67
1!
b0 "
b0 )
b11 %
b11 (
#68
b100 %
b100 (
#69
b101 %
b101 (
#70
0!
b1111111111011000 "
b1111111111011000 )
b110 %
b110 (
#71
b1 "
b1 )
b111 %
b111 (
#72
b1100001100 "
b1100001100 )
b0 %
b0 (
b1100001100 $
b1100001100 '
b1111111111 #
b1111111111 &
