Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 23:27:52 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : ejemplo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               24          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.042       -0.042                      1                   48        0.064        0.000                      0                   48        1.705        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.205}        4.410           226.757         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.042       -0.042                      1                   48        0.064        0.000                      0                   48        1.705        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.042ns,  Total Violation       -0.042ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 rB_reg[1]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 2.081ns (50.254%)  route 2.060ns (49.746%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 9.424 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.707     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[1]__1/Q
                         net (fo=16, estimated)       0.550     6.316    rB[1]
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.150     6.466 r  rD[2]_i_9/O
                         net (fo=1, estimated)        0.448     6.914    rD[2]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rD[2]_i_5/O
                         net (fo=1, routed)           0.000     7.240    rD[2]_i_5_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.641    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, estimated)        0.733     8.596    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.895 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.895    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.122 r  rD_reg[6]_i_1/O[1]
                         net (fo=1, estimated)        0.329     9.451    rD0[4]
    SLICE_X1Y103         FDRE                                         r  rD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.588     9.424    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rD_reg[4]/C
                         clock pessimism              0.257     9.681    
                         clock uncertainty           -0.035     9.645    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)       -0.237     9.408    rD_reg[4]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 rB_reg[1]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 2.627ns (60.280%)  route 1.731ns (39.720%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 9.424 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.707     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[1]__1/Q
                         net (fo=16, estimated)       0.550     6.316    rB[1]
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.150     6.466 r  rD[2]_i_9/O
                         net (fo=1, estimated)        0.448     6.914    rD[2]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rD[2]_i_5/O
                         net (fo=1, routed)           0.000     7.240    rD[2]_i_5_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.641    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, estimated)        0.733     8.596    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.895 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.895    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.445 r  rD_reg[6]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.445    rD_reg[6]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.668 r  rD_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.668    rD0[7]
    SLICE_X3Y104         FDRE                                         r  rD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.588     9.424    clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  rD_reg[7]/C
                         clock pessimism              0.257     9.681    
                         clock uncertainty           -0.035     9.645    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.062     9.707    rD_reg[7]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 rA_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 2.223ns (51.806%)  route 2.068ns (48.194%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 9.442 - 4.410 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  rA_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rA_reg[3]__0/Q
                         net (fo=12, estimated)       1.008     6.777    rA_reg[3]__0_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  rC[2]_i_2/O
                         net (fo=1, estimated)        0.327     7.228    rC[2]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.613 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.613    rC_reg[2]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.947 r  rC_reg[6]_i_3/O[1]
                         net (fo=2, estimated)        0.733     8.680    rC_reg[6]_i_3_n_6
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.303     8.983 r  rC[6]_i_5/O
                         net (fo=1, routed)           0.000     8.983    rC[6]_i_5_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.381 r  rC_reg[6]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.381    rC_reg[6]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.604 r  rC_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.604    rC0[7]
    SLICE_X1Y99          FDRE                                         r  rC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.606     9.442    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  rC_reg[7]/C
                         clock pessimism              0.177     9.619    
                         clock uncertainty           -0.035     9.583    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.062     9.645    rC_reg[7]
  -------------------------------------------------------------------
                         required time                          9.645    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 rE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.920ns (44.219%)  route 2.422ns (55.781%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.425 - 4.410 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.709     5.312    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  rE_reg[0]/Q
                         net (fo=14, estimated)       0.849     6.617    rE[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.741 r  Y[6]_i_11/O
                         net (fo=2, estimated)        0.432     7.173    Y[6]_i_11_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.297 r  Y[6]_i_15/O
                         net (fo=1, routed)           0.000     7.297    Y[6]_i_15_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.841 r  Y_reg[6]_i_3/O[2]
                         net (fo=4, estimated)        0.738     8.579    Y_reg[6]_i_3_n_5
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.301     8.880 r  Y[7]_i_3/O
                         net (fo=1, estimated)        0.403     9.283    Y[7]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I2_O)        0.124     9.407 r  Y[7]_i_2/O
                         net (fo=1, routed)           0.000     9.407    Y[7]_i_2_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.654 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.654    Y0[7]
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.589     9.425    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.257     9.682    
                         clock uncertainty           -0.035     9.646    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.062     9.708    Y_reg[7]
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 rB_X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.962ns (44.723%)  route 2.425ns (55.277%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 9.424 - 4.410 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.709     5.312    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  rB_X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  rB_X_reg[0]/Q
                         net (fo=14, estimated)       0.989     6.757    rB_X_reg_n_0_[0]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.881 r  rE[6]_i_27/O
                         net (fo=1, estimated)        0.293     7.174    rE[6]_i_27_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  rE[6]_i_14/O
                         net (fo=1, routed)           0.000     7.298    rE[6]_i_14_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.878 r  rE_reg[6]_i_3/O[2]
                         net (fo=4, estimated)        0.734     8.612    rE_reg[6]_i_3_n_5
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.302     8.914 r  rE[7]_i_3/O
                         net (fo=1, estimated)        0.409     9.323    rE[7]_i_3_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.124     9.447 r  rE[7]_i_2/O
                         net (fo=1, routed)           0.000     9.447    rE[7]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.699 r  rE_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.699    rE0[7]
    SLICE_X2Y103         FDRE                                         r  rE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.588     9.424    clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  rE_reg[7]/C
                         clock pessimism              0.273     9.697    
                         clock uncertainty           -0.035     9.661    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)        0.109     9.770    rE_reg[7]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 rB_reg[1]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 2.494ns (59.030%)  route 1.731ns (40.970%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 9.424 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.707     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[1]__1/Q
                         net (fo=16, estimated)       0.550     6.316    rB[1]
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.150     6.466 r  rD[2]_i_9/O
                         net (fo=1, estimated)        0.448     6.914    rD[2]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rD[2]_i_5/O
                         net (fo=1, routed)           0.000     7.240    rD[2]_i_5_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.641    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, estimated)        0.733     8.596    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.895 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.895    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.535 r  rD_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.535    rD0[6]
    SLICE_X3Y103         FDRE                                         r  rD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.588     9.424    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  rD_reg[6]/C
                         clock pessimism              0.257     9.681    
                         clock uncertainty           -0.035     9.645    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062     9.707    rD_reg[6]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 rA_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 2.032ns (49.561%)  route 2.068ns (50.439%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 9.442 - 4.410 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  rA_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rA_reg[3]__0/Q
                         net (fo=12, estimated)       1.008     6.777    rA_reg[3]__0_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  rC[2]_i_2/O
                         net (fo=1, estimated)        0.327     7.228    rC[2]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.613 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.613    rC_reg[2]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.947 r  rC_reg[6]_i_3/O[1]
                         net (fo=2, estimated)        0.733     8.680    rC_reg[6]_i_3_n_6
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.733     9.413 r  rC_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.413    rC0[6]
    SLICE_X1Y98          FDRE                                         r  rC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.606     9.442    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[6]/C
                         clock pessimism              0.177     9.619    
                         clock uncertainty           -0.035     9.583    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.062     9.645    rC_reg[6]
  -------------------------------------------------------------------
                         required time                          9.645    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 rB_reg[1]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 2.434ns (58.439%)  route 1.731ns (41.561%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 9.424 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.707     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[1]__1/Q
                         net (fo=16, estimated)       0.550     6.316    rB[1]
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.150     6.466 r  rD[2]_i_9/O
                         net (fo=1, estimated)        0.448     6.914    rD[2]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.326     7.240 r  rD[2]_i_5/O
                         net (fo=1, routed)           0.000     7.240    rD[2]_i_5_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.641    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, estimated)        0.733     8.596    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.895 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.895    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.475 r  rD_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.475    rD0[5]
    SLICE_X3Y103         FDRE                                         r  rD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.588     9.424    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  rD_reg[5]/C
                         clock pessimism              0.257     9.681    
                         clock uncertainty           -0.035     9.645    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062     9.707    rD_reg[5]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 rA_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.066ns (51.975%)  route 1.909ns (48.025%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 9.442 - 4.410 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  rA_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rA_reg[3]__0/Q
                         net (fo=12, estimated)       1.008     6.777    rA_reg[3]__0_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  rC[2]_i_2/O
                         net (fo=1, estimated)        0.327     7.228    rC[2]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.613 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.613    rC_reg[2]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.835 r  rC_reg[6]_i_3/O[0]
                         net (fo=2, estimated)        0.574     8.409    rC_reg[6]_i_3_n_7
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.299     8.708 r  rC[6]_i_6/O
                         net (fo=1, routed)           0.000     8.708    rC[6]_i_6_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.288 r  rC_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.288    rC0[5]
    SLICE_X1Y98          FDRE                                         r  rC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.606     9.442    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[5]/C
                         clock pessimism              0.177     9.619    
                         clock uncertainty           -0.035     9.583    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.062     9.645    rC_reg[5]
  -------------------------------------------------------------------
                         required time                          9.645    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 rC_X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 2.130ns (53.801%)  route 1.829ns (46.199%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.425 - 4.410 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.709     5.312    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rC_X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  rC_X_reg[3]/Q
                         net (fo=12, estimated)       1.021     6.789    rC_X[3]
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  Y[2]_i_2/O
                         net (fo=1, estimated)        0.191     7.104    Y[2]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.500 r  Y_reg[2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     7.500    Y_reg[2]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.719 r  Y_reg[6]_i_3/O[0]
                         net (fo=2, estimated)        0.617     8.336    Y_reg[6]_i_3_n_7
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.295     8.631 r  Y[6]_i_6/O
                         net (fo=1, routed)           0.000     8.631    Y[6]_i_6_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.271 r  Y_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.271    Y0[6]
    SLICE_X1Y100         FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     7.745    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.589     9.425    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.257     9.682    
                         clock uncertainty           -0.035     9.646    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.062     9.708    Y_reg[6]
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.416%)  route 0.257ns (64.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.874 r  rC_reg[5]/Q
                         net (fo=1, estimated)        0.257     2.131    rC[5]
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.868     2.233    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[5]/C
                         clock pessimism             -0.236     1.997    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.070     2.067    rC_X_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.971%)  route 0.262ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.874 r  rC_reg[4]/Q
                         net (fo=1, estimated)        0.262     2.136    rC[4]
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.868     2.233    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[4]/C
                         clock pessimism             -0.236     1.997    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.072     2.069    rC_X_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.341%)  route 0.258ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.874 r  rC_reg[6]/Q
                         net (fo=1, estimated)        0.258     2.132    rC[6]
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.868     2.233    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[6]/C
                         clock pessimism             -0.236     1.997    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.066     2.063    rC_X_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.826%)  route 0.264ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  rC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.874 r  rC_reg[7]/Q
                         net (fo=1, estimated)        0.264     2.138    rC[7]
    SLICE_X7Y101         FDRE                                         r  rC_X_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.868     2.233    clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  rC_X_reg[7]/C
                         clock pessimism             -0.236     1.997    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.070     2.067    rC_X_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.610%)  route 0.266ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.874 r  rC_reg[3]/Q
                         net (fo=1, estimated)        0.266     2.141    rC[3]
    SLICE_X5Y101         FDRE                                         r  rC_X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.868     2.233    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rC_X_reg[3]/C
                         clock pessimism             -0.236     1.997    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.072     2.069    rC_X_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.145%)  route 0.270ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.861 r  rC_reg[2]/Q
                         net (fo=1, estimated)        0.270     2.131    rC[2]
    SLICE_X4Y101         FDRE                                         r  rC_X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.868     2.233    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rC_X_reg[2]/C
                         clock pessimism             -0.236     1.997    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.017     2.014    rC_X_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.639%)  route 0.335ns (72.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.861 r  rC_reg[0]/Q
                         net (fo=1, estimated)        0.335     2.196    rC[0]
    SLICE_X0Y101         FDRE                                         r  rC_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.871     2.236    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  rC_X_reg[0]/C
                         clock pessimism             -0.236     2.000    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.009     2.009    rC_X_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.436%)  route 0.356ns (73.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.604     1.733    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.861 r  rC_reg[1]/Q
                         net (fo=1, estimated)        0.356     2.217    rC[1]
    SLICE_X4Y102         FDRE                                         r  rC_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.868     2.233    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  rC_X_reg[1]/C
                         clock pessimism             -0.236     1.997    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.013     2.010    rC_X_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.256ns (62.654%)  route 0.153ns (37.346%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.597     1.726    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.867 r  rE_reg[0]/Q
                         net (fo=14, estimated)       0.153     2.020    rE[0]
    SLICE_X2Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.065 r  Y[2]_i_8/O
                         net (fo=1, routed)           0.000     2.065    Y[2]_i_8_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.135 r  Y_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.135    Y0[0]
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.871     2.236    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.470     1.766    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.900    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 rB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rB_X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.213%)  route 0.207ns (61.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.597     1.726    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     1.854 r  rB_reg[1]/Q
                         net (fo=1, estimated)        0.207     2.061    rB_reg_n_0_[1]
    SLICE_X1Y103         FDRE                                         r  rB_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.870     2.235    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  rB_X_reg[1]/C
                         clock pessimism             -0.470     1.765    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.016     1.781    rB_X_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.205 }
Period(ns):         4.410
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.410       2.255      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X2Y100    Y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X3Y101    Y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X2Y100    Y_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y101    Y_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X5Y98     rA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.004ns (56.297%)  route 3.108ns (43.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  Y_reg[7]/Q
                         net (fo=1, estimated)        3.108     8.877    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.424 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.424    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 4.008ns (56.609%)  route 3.072ns (43.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  Y_reg[4]/Q
                         net (fo=1, estimated)        3.072     8.841    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.393 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.393    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 4.011ns (56.701%)  route 3.063ns (43.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  Y_reg[5]/Q
                         net (fo=1, estimated)        3.063     8.832    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.387 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.387    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 4.011ns (56.815%)  route 3.049ns (43.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  Y_reg[6]/Q
                         net (fo=1, estimated)        3.049     8.818    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.373 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.373    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.038ns (64.766%)  route 2.197ns (35.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.831 r  Y_reg[0]/Q
                         net (fo=1, estimated)        2.197     8.028    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.548 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.548    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.200ns  (logic 4.069ns (65.626%)  route 2.131ns (34.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.831 r  Y_reg[2]/Q
                         net (fo=1, estimated)        2.131     7.962    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.512 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.512    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 4.009ns (65.047%)  route 2.154ns (34.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  Y_reg[1]/Q
                         net (fo=1, estimated)        2.154     7.923    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.475 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.475    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 4.008ns (65.822%)  route 2.081ns (34.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.710     5.313    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  Y_reg[3]/Q
                         net (fo=1, estimated)        2.081     7.850    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.402 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.402    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.393ns (61.367%)  route 0.877ns (38.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  Y_reg[3]/Q
                         net (fo=1, estimated)        0.877     2.745    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.998 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.998    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.394ns (60.562%)  route 0.908ns (39.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  Y_reg[1]/Q
                         net (fo=1, estimated)        0.908     2.776    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.029 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.029    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.385ns (59.935%)  route 0.926ns (40.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.891 r  Y_reg[0]/Q
                         net (fo=1, estimated)        0.926     2.817    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.039 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.039    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.415ns (61.173%)  route 0.898ns (38.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.891 r  Y_reg[2]/Q
                         net (fo=1, estimated)        0.898     2.789    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.041 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.041    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.397ns (52.082%)  route 1.285ns (47.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  Y_reg[6]/Q
                         net (fo=1, estimated)        1.285     3.153    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.409 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.409    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.397ns (51.963%)  route 1.291ns (48.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  Y_reg[5]/Q
                         net (fo=1, estimated)        1.291     3.159    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.415 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.415    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.393ns (51.833%)  route 1.295ns (48.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  Y_reg[4]/Q
                         net (fo=1, estimated)        1.295     3.163    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.416 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.416    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.389ns (51.467%)  route 1.310ns (48.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.598     1.727    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  Y_reg[7]/Q
                         net (fo=1, estimated)        1.310     3.178    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.427 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.427    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 0.967ns (19.129%)  route 4.088ns (80.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  B_IBUF[1]_inst/O
                         net (fo=3, estimated)        4.088     5.055    B_IBUF[1]
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 0.982ns (19.613%)  route 4.025ns (80.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, estimated)        4.025     5.007    B_IBUF[0]
    SLICE_X7Y103         FDRE                                         r  rB_reg[0]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  rB_reg[0]__1/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 0.982ns (19.649%)  route 4.016ns (80.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, estimated)        4.016     4.998    B_IBUF[0]
    SLICE_X5Y102         FDRE                                         r  rB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.587     5.013    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  rB_reg[0]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.967ns (19.375%)  route 4.024ns (80.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  B_IBUF[1]_inst/O
                         net (fo=3, estimated)        4.024     4.991    B_IBUF[1]
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__0/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 0.982ns (19.728%)  route 3.996ns (80.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, estimated)        3.996     4.978    B_IBUF[0]
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.949ns  (logic 0.967ns (19.539%)  route 3.982ns (80.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  B_IBUF[1]_inst/O
                         net (fo=3, estimated)        3.982     4.949    B_IBUF[1]
    SLICE_X5Y101         FDRE                                         r  rB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.587     5.013    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rB_reg[1]/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.516ns  (logic 1.467ns (32.478%)  route 3.049ns (67.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, estimated)        3.049     4.516    B_IBUF[4]
    SLICE_X6Y103         FDRE                                         r  rB_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  rB_reg[4]__0/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.443ns  (logic 1.467ns (33.012%)  route 2.976ns (66.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, estimated)        2.976     4.443    B_IBUF[4]
    SLICE_X6Y103         FDRE                                         r  rB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  rB_reg[4]/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 1.467ns (33.049%)  route 2.971ns (66.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, estimated)        2.971     4.438    B_IBUF[4]
    SLICE_X6Y105         FDRE                                         r  rB_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  rB_reg[4]__1/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            rB_reg[3]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.502ns (34.996%)  route 2.790ns (65.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  B_IBUF[3]_inst/O
                         net (fo=3, estimated)        2.790     4.292    B_IBUF[3]
    SLICE_X7Y104         FDRE                                         r  rB_reg[3]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       1.586     5.012    clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  rB_reg[3]__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            rA_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.245ns (35.629%)  route 0.443ns (64.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=2, estimated)        0.443     0.689    A_IBUF[0]
    SLICE_X1Y97          FDRE                                         r  rA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.877     2.242    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  rA_reg[0]__0/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            rA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.245ns (35.305%)  route 0.450ns (64.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=2, estimated)        0.450     0.695    A_IBUF[0]
    SLICE_X5Y98          FDRE                                         r  rA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.874     2.239    clk_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  rA_reg[0]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            rA_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.247ns (34.448%)  route 0.471ns (65.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  A_IBUF[1]_inst/O
                         net (fo=2, estimated)        0.471     0.718    A_IBUF[1]
    SLICE_X7Y98          FDRE                                         r  rA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.874     2.239    clk_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  rA_reg[1]__0/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            rA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.253ns (34.015%)  route 0.491ns (65.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=2, estimated)        0.491     0.744    A_IBUF[2]
    SLICE_X3Y98          FDRE                                         r  rA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.877     2.242    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  rA_reg[2]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            rA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.217%)  route 0.521ns (67.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  A_IBUF[1]_inst/O
                         net (fo=2, estimated)        0.521     0.768    A_IBUF[1]
    SLICE_X5Y99          FDRE                                         r  rA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.874     2.239    clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  rA_reg[1]/C

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            rA_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.275ns (34.208%)  route 0.530ns (65.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  A_IBUF[7]_inst/O
                         net (fo=2, estimated)        0.530     0.805    A_IBUF[7]
    SLICE_X2Y99          FDRE                                         r  rA_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.877     2.242    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rA_reg[7]__0/C

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            rA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.265ns (32.499%)  route 0.551ns (67.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  A_IBUF[5]_inst/O
                         net (fo=2, estimated)        0.551     0.816    A_IBUF[5]
    SLICE_X1Y97          FDRE                                         r  rA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.877     2.242    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  rA_reg[5]/C

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            rA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.275ns (33.150%)  route 0.556ns (66.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  A_IBUF[7]_inst/O
                         net (fo=2, estimated)        0.556     0.831    A_IBUF[7]
    SLICE_X1Y99          FDRE                                         r  rA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.877     2.242    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  rA_reg[7]/C

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            rA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.245ns (28.844%)  route 0.604ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=2, estimated)        0.604     0.849    A_IBUF[3]
    SLICE_X1Y96          FDRE                                         r  rA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.876     2.241    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  rA_reg[3]/C

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            rA_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.265ns (30.887%)  route 0.593ns (69.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  A_IBUF[5]_inst/O
                         net (fo=2, estimated)        0.593     0.858    A_IBUF[5]
    SLICE_X5Y99          FDRE                                         r  rA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, estimated)       0.874     2.239    clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  rA_reg[5]__0/C





