Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 15:25:17 2024
| Host         : DESKTOP-5CTLBIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (554)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/start_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (554)
--------------------------------
 There are 554 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.482        0.000                      0                 1134        0.006        0.000                      0                 1134        4.500        0.000                       0                   560  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           3.482        0.000                      0                 1134        0.249        0.000                      0                 1134        4.500        0.000                       0                   556  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         3.499        0.000                      0                 1134        0.249        0.000                      0                 1134        4.500        0.000                       0                   556  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          3.482        0.000                      0                 1134        0.006        0.000                      0                 1134  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        3.482        0.000                      0                 1134        0.006        0.000                      0                 1134  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.841ns (45.203%)  route 3.444ns (54.797%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.904     5.283    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.407 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.407    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029     8.889    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.435ns (38.884%)  route 3.827ns (61.116%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.777     4.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.441 r  dataConsume1/maxIndex[0][3]_i_2/O
                         net (fo=3, routed)           0.823     5.264    dataConsume1/maxIndex[0][3]_i_2_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.388    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.032     8.892    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.435ns (39.657%)  route 3.705ns (60.343%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.803     4.166    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.468 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=1, routed)           0.674     5.142    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.266 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.266    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.525    dataConsume1/CLK
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.561     9.086    
                         clock uncertainty           -0.242     8.843    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.029     8.872    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.841ns (46.444%)  route 3.276ns (53.556%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.736     5.115    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.239 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.239    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031     8.891    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.841ns (47.244%)  route 3.172ns (52.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.633     5.011    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.135 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.135    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.525    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.857    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.029     8.886    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.841ns (47.268%)  route 3.169ns (52.732%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.630     5.008    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.525    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.857    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     8.888    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.435ns (40.758%)  route 3.539ns (59.242%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.698     4.060    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.362 r  dataConsume1/maxIndex[0][3]_i_3/O
                         net (fo=4, routed)           0.614     4.976    dataConsume1/maxIndex[0][3]_i_3_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.100 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.100    dataConsume1/maxIndex_reg[0]0[2]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.527    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.577     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.029     8.890    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.435ns (41.436%)  route 3.441ns (58.564%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.702     4.878    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.002 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.002    dataConsume1/maxIndex_reg[0]0[3]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.527    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.577     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.892    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.311ns (40.969%)  route 3.330ns (59.031%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.590     4.767    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.047     8.813    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.311ns (41.545%)  route 3.252ns (58.455%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           1.024     4.386    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.688 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.688    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.527    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.577     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.892    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  4.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.515%)  route 0.130ns (36.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    cmdProc1/CLK
    SLICE_X1Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  cmdProc1/dataResultsBuffer_reg[6][3]/Q
                         net (fo=1, routed)           0.130    -0.314    cmdProc1/dataResultsBuffer_reg[6][3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.098    -0.216 r  cmdProc1/dataResultLBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    cmdProc1/dataResultsBuffer[0]_0[3]
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092    -0.465    cmdProc1/dataResultLBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  dataConsume1/dataResults_reg_reg[6][5]/Q
                         net (fo=1, routed)           0.170    -0.267    dataConsume1/dataResults_reg_reg[6][5]
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.063    -0.523    dataConsume1/dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.175    -0.260    dataGen1/index[1]
    SLICE_X12Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index_0[4]
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.121    -0.479    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  dataConsume1/counter_reg[8]/Q
                         net (fo=6, routed)           0.190    -0.225    dataConsume1/counter_reg[8]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.182 r  dataConsume1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    dataConsume1/p_0_in[9]
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.817    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.131    -0.448    dataConsume1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.344%)  route 0.165ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X8Y88          FDRE                                         r  dataConsume1/reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/reg6_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.289    dataConsume1/reg6[1]
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/C
                         clock pessimism              0.273    -0.566    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.010    -0.556    dataConsume1/dataResults_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.597%)  route 0.172ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X0Y94          FDRE                                         r  dataConsume1/dataResults_reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg_reg[5][6]/Q
                         net (fo=1, routed)           0.172    -0.270    dataConsume1/dataResults_reg_reg[5][6]
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.017    -0.538    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_cur_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.589    -0.575    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  cmdProc1/FSM_onehot_cur_state_reg[13]/Q
                         net (fo=10, routed)          0.192    -0.242    cmdProc1/Q[5]
    SLICE_X7Y88          LUT4 (Prop_lut4_I0_O)        0.042    -0.200 r  cmdProc1/FSM_onehot_cur_state[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    cmdProc1/FSM_onehot_cur_state[14]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.811    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/C
                         clock pessimism              0.236    -0.575    
    SLICE_X7Y88          FDCE (Hold_fdce_C_D)         0.107    -0.468    cmdProc1/FSM_onehot_cur_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cmdProc1/numWords_bcd_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/numWords_bcd_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.267%)  route 0.169ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X6Y82          FDRE                                         r  cmdProc1/numWords_bcd_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  cmdProc1/numWords_bcd_reg[1][2]/Q
                         net (fo=1, routed)           0.169    -0.246    dataConsume1/numWords_bcd_reg_reg[1][3]_0[2]
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.818    dataConsume1/CLK
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.052    -0.514    dataConsume1/numWords_bcd_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.629%)  route 0.179ns (58.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    dataConsume1/CLK
    SLICE_X0Y91          FDRE                                         r  dataConsume1/dataResults_reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  dataConsume1/dataResults_reg_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.264    dataConsume1/dataResults_reg_reg[6][3]
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    dataConsume1/CLK
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.023    -0.533    dataConsume1/dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.176%)  route 0.175ns (57.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.590    -0.574    dataConsume1/CLK
    SLICE_X5Y91          FDRE                                         r  dataConsume1/dataResults_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  dataConsume1/dataResults_reg[3][2]/Q
                         net (fo=1, routed)           0.175    -0.270    cmdProc1/dataResultsBuffer_reg[3][7]_1[2]
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.017    -0.541    cmdProc1/dataResultsBuffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.841ns (45.203%)  route 3.444ns (54.797%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.904     5.283    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.407 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.407    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.226     8.877    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029     8.906    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.435ns (38.884%)  route 3.827ns (61.116%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.777     4.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.441 r  dataConsume1/maxIndex[0][3]_i_2/O
                         net (fo=3, routed)           0.823     5.264    dataConsume1/maxIndex[0][3]_i_2_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.388    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.226     8.877    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.032     8.909    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.435ns (39.657%)  route 3.705ns (60.343%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.803     4.166    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.468 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=1, routed)           0.674     5.142    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.266 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.266    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.524    dataConsume1/CLK
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.561     9.085    
                         clock uncertainty           -0.226     8.860    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.029     8.889    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.841ns (46.444%)  route 3.276ns (53.556%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.736     5.115    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.239 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.239    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.226     8.877    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031     8.908    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.841ns (47.244%)  route 3.172ns (52.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.633     5.011    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.135 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.135    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.524    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.226     8.874    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.029     8.903    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.841ns (47.268%)  route 3.169ns (52.732%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.630     5.008    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.524    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.226     8.874    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     8.905    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.435ns (40.758%)  route 3.539ns (59.242%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.698     4.060    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.362 r  dataConsume1/maxIndex[0][3]_i_3/O
                         net (fo=4, routed)           0.614     4.976    dataConsume1/maxIndex[0][3]_i_3_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.100 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.100    dataConsume1/maxIndex_reg[0]0[2]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.526    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.029     8.907    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.435ns (41.436%)  route 3.441ns (58.564%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.702     4.878    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.002 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.002    dataConsume1/maxIndex_reg[0]0[3]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.526    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.909    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.311ns (40.969%)  route 3.330ns (59.031%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.590     4.767    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.226     8.877    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.047     8.830    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.311ns (41.545%)  route 3.252ns (58.455%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           1.024     4.386    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.688 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.688    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.526    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.226     8.878    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.909    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  4.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.515%)  route 0.130ns (36.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    cmdProc1/CLK
    SLICE_X1Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  cmdProc1/dataResultsBuffer_reg[6][3]/Q
                         net (fo=1, routed)           0.130    -0.314    cmdProc1/dataResultsBuffer_reg[6][3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.098    -0.216 r  cmdProc1/dataResultLBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    cmdProc1/dataResultsBuffer[0]_0[3]
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092    -0.465    cmdProc1/dataResultLBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  dataConsume1/dataResults_reg_reg[6][5]/Q
                         net (fo=1, routed)           0.170    -0.267    dataConsume1/dataResults_reg_reg[6][5]
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.063    -0.523    dataConsume1/dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.175    -0.260    dataGen1/index[1]
    SLICE_X12Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index_0[4]
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.121    -0.479    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  dataConsume1/counter_reg[8]/Q
                         net (fo=6, routed)           0.190    -0.225    dataConsume1/counter_reg[8]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.182 r  dataConsume1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    dataConsume1/p_0_in[9]
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.817    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/C
                         clock pessimism              0.238    -0.579    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.131    -0.448    dataConsume1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.344%)  route 0.165ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X8Y88          FDRE                                         r  dataConsume1/reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/reg6_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.289    dataConsume1/reg6[1]
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/C
                         clock pessimism              0.273    -0.566    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.010    -0.556    dataConsume1/dataResults_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.597%)  route 0.172ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X0Y94          FDRE                                         r  dataConsume1/dataResults_reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg_reg[5][6]/Q
                         net (fo=1, routed)           0.172    -0.270    dataConsume1/dataResults_reg_reg[5][6]
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.017    -0.538    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_cur_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.589    -0.575    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  cmdProc1/FSM_onehot_cur_state_reg[13]/Q
                         net (fo=10, routed)          0.192    -0.242    cmdProc1/Q[5]
    SLICE_X7Y88          LUT4 (Prop_lut4_I0_O)        0.042    -0.200 r  cmdProc1/FSM_onehot_cur_state[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    cmdProc1/FSM_onehot_cur_state[14]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.811    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/C
                         clock pessimism              0.236    -0.575    
    SLICE_X7Y88          FDCE (Hold_fdce_C_D)         0.107    -0.468    cmdProc1/FSM_onehot_cur_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cmdProc1/numWords_bcd_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/numWords_bcd_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.267%)  route 0.169ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X6Y82          FDRE                                         r  cmdProc1/numWords_bcd_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  cmdProc1/numWords_bcd_reg[1][2]/Q
                         net (fo=1, routed)           0.169    -0.246    dataConsume1/numWords_bcd_reg_reg[1][3]_0[2]
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.818    dataConsume1/CLK
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.052    -0.514    dataConsume1/numWords_bcd_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.629%)  route 0.179ns (58.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    dataConsume1/CLK
    SLICE_X0Y91          FDRE                                         r  dataConsume1/dataResults_reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  dataConsume1/dataResults_reg_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.264    dataConsume1/dataResults_reg_reg[6][3]
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    dataConsume1/CLK
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.023    -0.533    dataConsume1/dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.176%)  route 0.175ns (57.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.590    -0.574    dataConsume1/CLK
    SLICE_X5Y91          FDRE                                         r  dataConsume1/dataResults_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  dataConsume1/dataResults_reg[3][2]/Q
                         net (fo=1, routed)           0.175    -0.270    cmdProc1/dataResultsBuffer_reg[3][7]_1[2]
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.017    -0.541    cmdProc1/dataResultsBuffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y88      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y88      cmdProc1/FSM_onehot_cur_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.841ns (45.203%)  route 3.444ns (54.797%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.904     5.283    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.407 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.407    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029     8.889    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.435ns (38.884%)  route 3.827ns (61.116%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.777     4.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.441 r  dataConsume1/maxIndex[0][3]_i_2/O
                         net (fo=3, routed)           0.823     5.264    dataConsume1/maxIndex[0][3]_i_2_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.388    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.032     8.892    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.435ns (39.657%)  route 3.705ns (60.343%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.803     4.166    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.468 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=1, routed)           0.674     5.142    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.266 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.266    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.525    dataConsume1/CLK
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.561     9.086    
                         clock uncertainty           -0.242     8.843    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.029     8.872    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.841ns (46.444%)  route 3.276ns (53.556%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.736     5.115    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.239 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.239    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031     8.891    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.841ns (47.244%)  route 3.172ns (52.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.633     5.011    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.135 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.135    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.525    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.857    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.029     8.886    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.841ns (47.268%)  route 3.169ns (52.732%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.630     5.008    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.525    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.857    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     8.888    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.435ns (40.758%)  route 3.539ns (59.242%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.698     4.060    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.362 r  dataConsume1/maxIndex[0][3]_i_3/O
                         net (fo=4, routed)           0.614     4.976    dataConsume1/maxIndex[0][3]_i_3_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.100 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.100    dataConsume1/maxIndex_reg[0]0[2]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.527    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.577     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.029     8.890    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.435ns (41.436%)  route 3.441ns (58.564%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.702     4.878    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.002 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.002    dataConsume1/maxIndex_reg[0]0[3]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.527    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.577     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.892    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.311ns (40.969%)  route 3.330ns (59.031%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.590     4.767    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.528    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.103    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.047     8.813    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.311ns (41.545%)  route 3.252ns (58.455%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           1.024     4.386    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.688 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.688    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.527    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.577     9.104    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.892    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  4.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.515%)  route 0.130ns (36.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    cmdProc1/CLK
    SLICE_X1Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  cmdProc1/dataResultsBuffer_reg[6][3]/Q
                         net (fo=1, routed)           0.130    -0.314    cmdProc1/dataResultsBuffer_reg[6][3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.098    -0.216 r  cmdProc1/dataResultLBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    cmdProc1/dataResultsBuffer[0]_0[3]
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092    -0.222    cmdProc1/dataResultLBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  dataConsume1/dataResults_reg_reg[6][5]/Q
                         net (fo=1, routed)           0.170    -0.267    dataConsume1/dataResults_reg_reg[6][5]
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.242    -0.343    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.063    -0.280    dataConsume1/dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.175    -0.260    dataGen1/index[1]
    SLICE_X12Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index_0[4]
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.121    -0.236    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  dataConsume1/counter_reg[8]/Q
                         net (fo=6, routed)           0.190    -0.225    dataConsume1/counter_reg[8]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.182 r  dataConsume1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    dataConsume1/p_0_in[9]
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.817    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.131    -0.205    dataConsume1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.344%)  route 0.165ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X8Y88          FDRE                                         r  dataConsume1/reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/reg6_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.289    dataConsume1/reg6[1]
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/C
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.242    -0.323    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.010    -0.313    dataConsume1/dataResults_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.597%)  route 0.172ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X0Y94          FDRE                                         r  dataConsume1/dataResults_reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg_reg[5][6]/Q
                         net (fo=1, routed)           0.172    -0.270    dataConsume1/dataResults_reg_reg[5][6]
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.017    -0.295    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_cur_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.589    -0.575    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  cmdProc1/FSM_onehot_cur_state_reg[13]/Q
                         net (fo=10, routed)          0.192    -0.242    cmdProc1/Q[5]
    SLICE_X7Y88          LUT4 (Prop_lut4_I0_O)        0.042    -0.200 r  cmdProc1/FSM_onehot_cur_state[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    cmdProc1/FSM_onehot_cur_state[14]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.811    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/C
                         clock pessimism              0.236    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X7Y88          FDCE (Hold_fdce_C_D)         0.107    -0.225    cmdProc1/FSM_onehot_cur_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cmdProc1/numWords_bcd_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/numWords_bcd_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.267%)  route 0.169ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X6Y82          FDRE                                         r  cmdProc1/numWords_bcd_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  cmdProc1/numWords_bcd_reg[1][2]/Q
                         net (fo=1, routed)           0.169    -0.246    dataConsume1/numWords_bcd_reg_reg[1][3]_0[2]
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.818    dataConsume1/CLK
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.242    -0.323    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.052    -0.271    dataConsume1/numWords_bcd_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.629%)  route 0.179ns (58.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    dataConsume1/CLK
    SLICE_X0Y91          FDRE                                         r  dataConsume1/dataResults_reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  dataConsume1/dataResults_reg_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.264    dataConsume1/dataResults_reg_reg[6][3]
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    dataConsume1/CLK
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.242    -0.313    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.023    -0.290    dataConsume1/dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.176%)  route 0.175ns (57.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.590    -0.574    dataConsume1/CLK
    SLICE_X5Y91          FDRE                                         r  dataConsume1/dataResults_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  dataConsume1/dataResults_reg[3][2]/Q
                         net (fo=1, routed)           0.175    -0.270    cmdProc1/dataResultsBuffer_reg[3][7]_1[2]
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.242    -0.315    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.017    -0.298    cmdProc1/dataResultsBuffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.841ns (45.203%)  route 3.444ns (54.797%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.904     5.283    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.407 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.407    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.029     8.889    dataConsume1/maxIndex_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.435ns (38.884%)  route 3.827ns (61.116%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.777     4.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.441 r  dataConsume1/maxIndex[0][3]_i_2/O
                         net (fo=3, routed)           0.823     5.264    dataConsume1/maxIndex[0][3]_i_2_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.388    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.032     8.892    dataConsume1/maxIndex_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.435ns (39.657%)  route 3.705ns (60.343%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.803     4.166    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.468 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=1, routed)           0.674     5.142    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.266 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.266    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.524    dataConsume1/CLK
    SLICE_X4Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C
                         clock pessimism              0.561     9.085    
                         clock uncertainty           -0.242     8.843    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.029     8.872    dataConsume1/maxIndex_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.841ns (46.444%)  route 3.276ns (53.556%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.736     5.115    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.239 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.239    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031     8.891    dataConsume1/maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.841ns (47.244%)  route 3.172ns (52.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.633     5.011    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.124     5.135 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.135    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.524    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.242     8.857    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.029     8.886    dataConsume1/maxIndex_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.841ns (47.268%)  route 3.169ns (52.732%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.615    -0.878    dataConsume1/CLK
    SLICE_X2Y81          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.825     0.425    dataConsume1/maxIndex_int[4]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.295     0.720 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.720    dataConsume1/maxIndex_reg[2]0_carry__0_i_3_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.270    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[2]
                         net (fo=11, routed)          1.007     2.516    dataConsume1/maxIndex_reg[2]0_carry__1_n_5
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.331     2.847 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_1/O
                         net (fo=2, routed)           0.708     3.555    dataConsume1/maxIndex_reg[2]0__14_carry_i_1_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.331     3.886 r  dataConsume1/maxIndex_reg[2]0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     3.886    dataConsume1/maxIndex_reg[2]0__14_carry_i_4_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.262 r  dataConsume1/maxIndex_reg[2]0__14_carry/CO[3]
                         net (fo=1, routed)           0.000     4.262    dataConsume1/maxIndex_reg[2]0__14_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.379 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.630     5.008    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.501     8.524    dataConsume1/CLK
    SLICE_X0Y82          FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C
                         clock pessimism              0.575     9.099    
                         clock uncertainty           -0.242     8.857    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     8.888    dataConsume1/maxIndex_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.435ns (40.758%)  route 3.539ns (59.242%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.698     4.060    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.362 r  dataConsume1/maxIndex[0][3]_i_3/O
                         net (fo=4, routed)           0.614     4.976    dataConsume1/maxIndex[0][3]_i_3_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.124     5.100 r  dataConsume1/maxIndex[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.100    dataConsume1/maxIndex_reg[0]0[2]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.526    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.029     8.890    dataConsume1/maxIndex_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.435ns (41.436%)  route 3.441ns (58.564%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.702     4.878    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.124     5.002 r  dataConsume1/maxIndex[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.002    dataConsume1/maxIndex_reg[0]0[3]
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.526    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.892    dataConsume1/maxIndex_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.311ns (40.969%)  route 3.330ns (59.031%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           0.512     3.874    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.302     4.176 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=5, routed)           0.590     4.767    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.504     8.527    dataConsume1/CLK
    SLICE_X3Y85          FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.047     8.813    dataConsume1/maxIndex_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.311ns (41.545%)  route 3.252ns (58.455%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X2Y84          FDRE                                         r  dataConsume1/maxIndex_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.960     0.564    dataConsume1/maxIndex_int[9]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.295     0.859 r  dataConsume1/maxIndex_reg[1]1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.859    dataConsume1/maxIndex_reg[1]1_carry__1_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.391 r  dataConsume1/maxIndex_reg[1]1_carry__1/CO[3]
                         net (fo=3, routed)           1.267     2.658    dataConsume1/maxIndex_reg[1]1_carry__1_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     2.782 r  dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.782    dataConsume1/maxIndex_reg[1]1__13_carry__0_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.362 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[2]
                         net (fo=9, routed)           1.024     4.386    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.302     4.688 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.688    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.503     8.526    dataConsume1/CLK
    SLICE_X3Y84          FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C
                         clock pessimism              0.577     9.103    
                         clock uncertainty           -0.242     8.861    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031     8.892    dataConsume1/maxIndex_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  4.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.515%)  route 0.130ns (36.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    cmdProc1/CLK
    SLICE_X1Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  cmdProc1/dataResultsBuffer_reg[6][3]/Q
                         net (fo=1, routed)           0.130    -0.314    cmdProc1/dataResultsBuffer_reg[6][3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.098    -0.216 r  cmdProc1/dataResultLBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    cmdProc1/dataResultsBuffer[0]_0[3]
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y89          FDRE                                         r  cmdProc1/dataResultLBuffer_reg[4]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092    -0.222    cmdProc1/dataResultLBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  dataConsume1/dataResults_reg_reg[6][5]/Q
                         net (fo=1, routed)           0.170    -0.267    dataConsume1/dataResults_reg_reg[6][5]
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y89         FDRE                                         r  dataConsume1/dataResults_reg[6][5]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.242    -0.343    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.063    -0.280    dataConsume1/dataResults_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.564    -0.600    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.175    -0.260    dataGen1/index[1]
    SLICE_X12Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index_0[4]
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.833    -0.837    dataGen1/CLK
    SLICE_X12Y93         FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.121    -0.236    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  dataConsume1/counter_reg[8]/Q
                         net (fo=6, routed)           0.190    -0.225    dataConsume1/counter_reg[8]
    SLICE_X2Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.182 r  dataConsume1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    dataConsume1/p_0_in[9]
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.817    dataConsume1/CLK
    SLICE_X2Y80          FDRE                                         r  dataConsume1/counter_reg[9]/C
                         clock pessimism              0.238    -0.579    
                         clock uncertainty            0.242    -0.336    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.131    -0.205    dataConsume1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.344%)  route 0.165ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.562    -0.602    dataConsume1/CLK
    SLICE_X8Y88          FDRE                                         r  dataConsume1/reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  dataConsume1/reg6_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.289    dataConsume1/reg6[1]
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.831    -0.839    dataConsume1/CLK
    SLICE_X10Y88         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][1]/C
                         clock pessimism              0.273    -0.566    
                         clock uncertainty            0.242    -0.323    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.010    -0.313    dataConsume1/dataResults_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.597%)  route 0.172ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X0Y94          FDRE                                         r  dataConsume1/dataResults_reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  dataConsume1/dataResults_reg_reg[5][6]/Q
                         net (fo=1, routed)           0.172    -0.270    dataConsume1/dataResults_reg_reg[5][6]
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X0Y93          FDRE                                         r  dataConsume1/dataResults_reg[5][6]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.242    -0.312    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.017    -0.295    dataConsume1/dataResults_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/FSM_onehot_cur_state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.589    -0.575    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  cmdProc1/FSM_onehot_cur_state_reg[13]/Q
                         net (fo=10, routed)          0.192    -0.242    cmdProc1/Q[5]
    SLICE_X7Y88          LUT4 (Prop_lut4_I0_O)        0.042    -0.200 r  cmdProc1/FSM_onehot_cur_state[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    cmdProc1/FSM_onehot_cur_state[14]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.811    cmdProc1/CLK
    SLICE_X7Y88          FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[14]/C
                         clock pessimism              0.236    -0.575    
                         clock uncertainty            0.242    -0.332    
    SLICE_X7Y88          FDCE (Hold_fdce_C_D)         0.107    -0.225    cmdProc1/FSM_onehot_cur_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cmdProc1/numWords_bcd_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/numWords_bcd_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.267%)  route 0.169ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X6Y82          FDRE                                         r  cmdProc1/numWords_bcd_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  cmdProc1/numWords_bcd_reg[1][2]/Q
                         net (fo=1, routed)           0.169    -0.246    dataConsume1/numWords_bcd_reg_reg[1][3]_0[2]
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.853    -0.818    dataConsume1/CLK
    SLICE_X6Y81          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[1][2]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.242    -0.323    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.052    -0.271    dataConsume1/numWords_bcd_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.629%)  route 0.179ns (58.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.592    -0.572    dataConsume1/CLK
    SLICE_X0Y91          FDRE                                         r  dataConsume1/dataResults_reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  dataConsume1/dataResults_reg_reg[6][3]/Q
                         net (fo=1, routed)           0.179    -0.264    dataConsume1/dataResults_reg_reg[6][3]
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    dataConsume1/CLK
    SLICE_X0Y90          FDRE                                         r  dataConsume1/dataResults_reg[6][3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.242    -0.313    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.023    -0.290    dataConsume1/dataResults_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.176%)  route 0.175ns (57.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.590    -0.574    dataConsume1/CLK
    SLICE_X5Y91          FDRE                                         r  dataConsume1/dataResults_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  dataConsume1/dataResults_reg[3][2]/Q
                         net (fo=1, routed)           0.175    -0.270    cmdProc1/dataResultsBuffer_reg[3][7]_1[2]
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X4Y90          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[3][2]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.242    -0.315    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.017    -0.298    cmdProc1/dataResultsBuffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.028    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 4.043ns (53.345%)  route 3.536ns (46.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.552    -0.941    tx/clk_out
    SLICE_X8Y85          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDSE (Prop_fdse_C_Q)         0.518    -0.423 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.536     3.112    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.637 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.637    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.815ns  (logic 1.802ns (37.421%)  route 3.013ns (62.579%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.614    -0.879    dataConsume1/CLK
    SLICE_X1Y80          FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  dataConsume1/counter_reg[3]/Q
                         net (fo=12, routed)          1.480     1.057    dataConsume1/counter_reg[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124     1.181 r  dataConsume1/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.181    dataConsume1/next_state1_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.731 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.731    dataConsume1/next_state1_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.002 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           1.146     3.148    dataConsume1/next_state1_carry__0_n_3
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.401     3.549 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.387     3.936    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.400ns  (logic 1.774ns (40.314%)  route 2.626ns (59.686%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.614    -0.879    dataConsume1/CLK
    SLICE_X1Y80          FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  dataConsume1/counter_reg[3]/Q
                         net (fo=12, routed)          1.480     1.057    dataConsume1/counter_reg[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124     1.181 r  dataConsume1/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.181    dataConsume1/next_state1_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.731 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.731    dataConsume1/next_state1_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.002 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           1.146     3.148    dataConsume1/next_state1_carry__0_n_3
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.373     3.521 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.521    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.449ns  (logic 0.580ns (40.026%)  route 0.869ns (59.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.623    -0.870    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.414 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=13, routed)          0.869     0.455    dataConsume1/cur_state[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.124     0.579 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.579    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.733ns  (logic 0.467ns (63.690%)  route 0.266ns (36.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.506    -1.470    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.367    -1.103 f  dataConsume1/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.266    -0.837    dataConsume1/cur_state[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.100    -0.737 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.737    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.467ns (63.517%)  route 0.268ns (36.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.506    -1.470    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.367    -1.103 r  dataConsume1/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.268    -0.835    dataConsume1/cur_state[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.100    -0.735 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.735    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.056ns  (logic 0.463ns (43.831%)  route 0.593ns (56.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.506    -1.470    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.367    -1.103 r  dataConsume1/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.268    -0.835    dataConsume1/cur_state[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.096    -0.739 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.325    -0.414    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.390ns (54.234%)  route 1.173ns (45.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.560    -0.604    tx/clk_out
    SLICE_X8Y85          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  tx/txBit_reg/Q
                         net (fo=1, routed)           1.173     0.733    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.959 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.959    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 4.043ns (53.345%)  route 3.536ns (46.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.552    -0.941    tx/clk_out
    SLICE_X8Y85          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDSE (Prop_fdse_C_Q)         0.518    -0.423 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.536     3.112    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.637 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.637    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.815ns  (logic 1.802ns (37.421%)  route 3.013ns (62.579%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.614    -0.879    dataConsume1/CLK
    SLICE_X1Y80          FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  dataConsume1/counter_reg[3]/Q
                         net (fo=12, routed)          1.480     1.057    dataConsume1/counter_reg[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124     1.181 r  dataConsume1/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.181    dataConsume1/next_state1_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.731 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.731    dataConsume1/next_state1_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.002 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           1.146     3.148    dataConsume1/next_state1_carry__0_n_3
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.401     3.549 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.387     3.936    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.400ns  (logic 1.774ns (40.314%)  route 2.626ns (59.686%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.614    -0.879    dataConsume1/CLK
    SLICE_X1Y80          FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  dataConsume1/counter_reg[3]/Q
                         net (fo=12, routed)          1.480     1.057    dataConsume1/counter_reg[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124     1.181 r  dataConsume1/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.181    dataConsume1/next_state1_carry_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.731 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.731    dataConsume1/next_state1_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.002 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           1.146     3.148    dataConsume1/next_state1_carry__0_n_3
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.373     3.521 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.521    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.449ns  (logic 0.580ns (40.026%)  route 0.869ns (59.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.623    -0.870    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.414 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=13, routed)          0.869     0.455    dataConsume1/cur_state[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.124     0.579 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.579    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.733ns  (logic 0.467ns (63.690%)  route 0.266ns (36.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.506    -1.470    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.367    -1.103 f  dataConsume1/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.266    -0.837    dataConsume1/cur_state[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.100    -0.737 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.737    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.467ns (63.517%)  route 0.268ns (36.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.506    -1.470    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.367    -1.103 r  dataConsume1/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.268    -0.835    dataConsume1/cur_state[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.100    -0.735 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.735    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.056ns  (logic 0.463ns (43.831%)  route 0.593ns (56.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.506    -1.470    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.367    -1.103 r  dataConsume1/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.268    -0.835    dataConsume1/cur_state[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.096    -0.739 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.325    -0.414    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.390ns (54.234%)  route 1.173ns (45.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.560    -0.604    tx/clk_out
    SLICE_X8Y85          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  tx/txBit_reg/Q
                         net (fo=1, routed)           1.173     0.733    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.959 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.959    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           431 Endpoints
Min Delay           431 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.616ns (22.363%)  route 5.610ns (77.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.261     5.724    dataConsume1/reset_IBUF
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.153     5.877 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.350     7.226    dataConsume1/reg00
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.616ns (22.363%)  route 5.610ns (77.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.261     5.724    dataConsume1/reset_IBUF
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.153     5.877 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.350     7.226    dataConsume1/reg00
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.616ns (22.363%)  route 5.610ns (77.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.261     5.724    dataConsume1/reset_IBUF
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.153     5.877 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.350     7.226    dataConsume1/reg00
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.204ns  (logic 1.613ns (22.389%)  route 5.591ns (77.611%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.942     7.204    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.204ns  (logic 1.613ns (22.389%)  route 5.591ns (77.611%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.942     7.204    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.204ns  (logic 1.613ns (22.389%)  route 5.591ns (77.611%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.942     7.204    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.699%)  route 0.118ns (34.301%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[1]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  dataConsume1/next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     0.344    dataConsume1/next_state[1]
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[1]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.763%)  route 0.179ns (44.237%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[2]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  dataConsume1/next_state_reg[2]/Q
                         net (fo=1, routed)           0.179     0.405    dataConsume1/next_state[2]
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[2]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.226ns (37.988%)  route 0.369ns (62.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[0]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  dataConsume1/next_state_reg[0]/Q
                         net (fo=1, routed)           0.369     0.595    dataConsume1/next_state[0]
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[1][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[2][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[4][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[6][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.231ns (24.411%)  route 0.715ns (75.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.715     0.946    cmdProc1/reset_IBUF
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    cmdProc1/CLK
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.231ns (24.411%)  route 0.715ns (75.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.715     0.946    cmdProc1/reset_IBUF
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    cmdProc1/CLK
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           431 Endpoints
Min Delay           431 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.616ns (22.363%)  route 5.610ns (77.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.261     5.724    dataConsume1/reset_IBUF
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.153     5.877 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.350     7.226    dataConsume1/reg00
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.616ns (22.363%)  route 5.610ns (77.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.261     5.724    dataConsume1/reset_IBUF
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.153     5.877 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.350     7.226    dataConsume1/reg00
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/reg0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.226ns  (logic 1.616ns (22.363%)  route 5.610ns (77.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.261     5.724    dataConsume1/reset_IBUF
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.153     5.877 r  dataConsume1/reg0[7]_i_1/O
                         net (fo=8, routed)           1.350     7.226    dataConsume1/reg00
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.439    -1.537    dataConsume1/CLK
    SLICE_X8Y92          FDRE                                         r  dataConsume1/reg0_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.613ns (22.375%)  route 5.596ns (77.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.946     7.209    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X4Y77          FDRE                                         r  rx/bitTmr_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.204ns  (logic 1.613ns (22.389%)  route 5.591ns (77.611%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.942     7.204    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.204ns  (logic 1.613ns (22.389%)  route 5.591ns (77.611%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.942     7.204    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.204ns  (logic 1.613ns (22.389%)  route 5.591ns (77.611%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=277, routed)         4.649     6.112    rx/reset_IBUF
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.262 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.942     7.204    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         1.493    -1.483    rx/clk_out
    SLICE_X5Y77          FDRE                                         r  rx/bitTmr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.699%)  route 0.118ns (34.301%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[1]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  dataConsume1/next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     0.344    dataConsume1/next_state[1]
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[1]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.763%)  route 0.179ns (44.237%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[2]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  dataConsume1/next_state_reg[2]/Q
                         net (fo=1, routed)           0.179     0.405    dataConsume1/next_state[2]
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[2]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.226ns (37.988%)  route 0.369ns (62.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[0]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.226     0.226 r  dataConsume1/next_state_reg[0]/Q
                         net (fo=1, routed)           0.369     0.595    dataConsume1/next_state[0]
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.861    -0.809    dataConsume1/CLK
    SLICE_X1Y88          FDCE                                         r  dataConsume1/cur_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[1][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[2][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[4][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[6][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.556%)  route 0.673ns (74.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.673     0.904    cmdProc1/reset_IBUF
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X1Y93          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.231ns (24.411%)  route 0.715ns (75.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.715     0.946    cmdProc1/reset_IBUF
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    cmdProc1/CLK
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/dataResultsBuffer_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.231ns (24.411%)  route 0.715ns (75.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=277, routed)         0.715     0.946    cmdProc1/reset_IBUF
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=554, routed)         0.862    -0.808    cmdProc1/CLK
    SLICE_X2Y92          FDRE                                         r  cmdProc1/dataResultsBuffer_reg[0][6]/C





