
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 461.328 ; gain = 185.500
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.922 ; gain = 439.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_10' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_10' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'motherboard_1' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/motherboard_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'beta_cpu_7' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/beta_cpu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_14' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/control_unit_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/control_unit_14.v:48]
INFO: [Synth 8-6155] done synthesizing module 'control_unit_14' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/control_unit_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_15' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2_25' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/mux_2_25.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/mux_2_25.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_25' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/mux_2_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4_26' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/mux_4_26.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/mux_4_26.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_26' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/mux_4_26.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_20' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'thirtytwobit_rca_28' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/thirtytwobit_rca_28.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_31' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/full_adder_31.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_31' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/full_adder_31.v:7]
INFO: [Synth 8-6155] done synthesizing module 'thirtytwobit_rca_28' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/thirtytwobit_rca_28.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_20' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_21' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_21' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_22' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/shifter_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_shifter_29' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/x_bit_shifter_29.v:7]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_shifter_29' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/x_bit_shifter_29.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_22' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/shifter_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_23' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_23' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_24' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/multiplier_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'rca_adderarray_30' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/rca_adderarray_30.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rca_adderarray_30' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/rca_adderarray_30.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_24' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/multiplier_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_15' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_unit_16' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/regfile_unit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_memory_27' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/regfile_memory_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_memory_27' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/regfile_memory_27.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/regfile_unit_16.v:59]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/regfile_unit_16.v:71]
INFO: [Synth 8-6155] done synthesizing module 'regfile_unit_16' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/regfile_unit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_unit_17' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/pc_unit_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/pc_unit_17.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/pc_unit_17.v:75]
INFO: [Synth 8-6155] done synthesizing module 'pc_unit_17' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/pc_unit_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/beta_cpu_7.v:149]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/beta_cpu_7.v:161]
INFO: [Synth 8-6155] done synthesizing module 'beta_cpu_7' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/beta_cpu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'instruction_rom_8' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/instruction_rom_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'instruction_rom_8' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/instruction_rom_8.v:11]
INFO: [Synth 8-6157] synthesizing module 'memory_unit_9' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/memory_unit_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'simple_ram_18' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/simple_ram_18.v:50]
	Parameter SIZE bound to: 6'b100000 
	Parameter DEPTH bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram_18' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/simple_ram_18.v:50]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_19' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/simple_dual_ram_19.v:48]
	Parameter SIZE bound to: 6'b100000 
	Parameter DEPTH bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_19' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/simple_dual_ram_19.v:48]
INFO: [Synth 8-6155] done synthesizing module 'memory_unit_9' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/memory_unit_9.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/motherboard_1.v:127]
INFO: [Synth 8-6155] done synthesizing module 'motherboard_1' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/motherboard_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_11' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_12' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/seven_seg_12.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_12' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_13' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/decoder_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_13' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/decoder_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_6' [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_6' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/au_top_0.v:182]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3936] Found unconnected internal register 'pc_4_sxtc_32_sig_reg' and it is trimmed from '32' to '31' bits. [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/pc_unit_17.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'wdsel_out_reg' and it is trimmed from '32' to '16' bits. [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/beta_cpu_7.v:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'asel_out_reg' and it is trimmed from '32' to '16' bits. [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/beta_cpu_7.v:151]
WARNING: [Synth 8-3936] Found unconnected internal register 'bsel_out_reg' and it is trimmed from '32' to '16' bits. [C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.srcs/sources_1/imports/verilog/beta_cpu_7.v:163]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[18] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[17] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[16] driven by constant 0
WARNING: [Synth 8-7129] Port raddr[1] in module memory_unit_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[0] in module memory_unit_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[1] in module memory_unit_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[0] in module memory_unit_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ia[1] in module memory_unit_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ia[0] in module memory_unit_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data_1[1] in module pc_unit_17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data_1[0] in module pc_unit_17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compare_23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compare_23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compare_23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[0] in module compare_23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module x_bit_shifter_29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module x_bit_shifter_29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module x_bit_shifter_29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module x_bit_shifter_29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder_20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.324 ; gain = 559.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.324 ; gain = 559.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1412.324 ; gain = 559.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1412.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rapha/Desktop/beta-starter/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rapha/Desktop/beta-starter/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1518.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1518.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1518.586 ; gain = 665.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1518.586 ; gain = 665.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1518.586 ; gain = 665.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_motherboard_q_reg' in module 'motherboard_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
INSTRUCTIONLOAD_motherboard |                              000 |                              000
         RUN_motherboard |                              001 |                              001
 LOAD_OUTPUT_motherboard |                              010 |                              010
DISPLAY_OUTPUT_motherboard |                              011 |                              011
UPDATE_INPUT_motherboard |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_motherboard_q_reg' using encoding 'sequential' in module 'motherboard_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1518.586 ; gain = 665.914
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[17].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[18].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[19].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[20].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[21].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[22].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[23].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[24].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[25].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[26].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[27].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[28].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[29].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[30].mux_b'
INFO: [Synth 8-223] decloning instance 'motherboard/beta/alu_system/mux_b_gen_0[16].mux_b' (mux_4_26) to 'motherboard/beta/alu_system/mux_b_gen_0[31].mux_b'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1024  
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 199   
	   4 Input    1 Bit        Muxes := 50    
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[18] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[17] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[16] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-7129] Port addr[4] in module instruction_rom_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module instruction_rom_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1582.934 ; gain = 730.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | motherboard/memory_unit/instruction_memory/ram_reg | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|au_top_0    | motherboard/memory_unit/data_memory/mem_reg        | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1582.934 ; gain = 730.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal "au_top_0/motherboard/memory_unit/instruction_memory/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1652.891 ; gain = 800.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | motherboard/memory_unit/data_memory/mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance motherboard/memory_unit/data_memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1661.477 ; gain = 808.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    50|
|3     |LUT1     |    21|
|4     |LUT2     |   171|
|5     |LUT3     |   111|
|6     |LUT4     |   147|
|7     |LUT5     |   293|
|8     |LUT6     |   646|
|9     |MUXF7    |    19|
|10    |RAM32X1S |     9|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   433|
|13    |FDSE     |     5|
|14    |IBUF     |    18|
|15    |OBUF     |    45|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1668.641 ; gain = 709.707
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1668.641 ; gain = 815.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1680.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1689.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 9 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 537745ab
INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 1689.312 ; gain = 1227.984
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1689.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 00:16:05 2024...
