[
	{
		"original_line": "            $finish;", 
		"bug_line": "            $finish",
		"error_description": "Missing semicolon at the end of the $finish statement, causing a syntax error as VerilogA requires terminating semicolons for all statements."
	},
	{
		"original_line": "        rect_dir_p = `ON;", 
		"bug_line": "        rect_dir_p = `ON",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "   real tfire_dir_n ;  // time at which start to rectify negative", 
		"bug_line": "   real tfire_dir_n ,  // time at which start to rectify negative",
		"error_description": "Replaced semicolon with comma, causing a syntax error due to incomplete variable declaration (expecting another identifier after comma)."
	},
	{
		"original_line": "         rect_dir_n = `OFF;", 
		"bug_line": "         rect_dir_n = `OFF",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "   real tfire_dir_n ;  // time at which start to rectify negative", 
		"bug_line": "   real tfire_dir_n :  // time at which start to rectify negative",
		"error_description": "Replaced semicolon with colon, causing invalid termination of variable declaration"
	},
	{
		"original_line": "real switch_p_until; // keep trying to switch on pos. rect. until ...", 
		"bug_line": "real switch_p_until // keep trying to switch on pos. rect. until ...",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error as VerilogA requires all statements to be properly terminated."
	},
	{
		"original_line": "         rect_dir_p = `OFF;", 
		"bug_line": "         rect_dir_p = `OFF",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "            $finish;", 
		"bug_line": "            $finissh;",
		"error_description": "Misspelled system task name: '$finissh' instead of '$finish'"
	},
	{
		"original_line": "output vout_p, vout_n;", 
		"bug_line": "output vout_p, vout_n",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "`define OFF 0", 
		"bug_line": "`define OFF 0;",
		"error_description": "Adding a semicolon after the macro value creates an invalid preprocessor directive. Verilog-A `define macros must not be terminated with semicolons as they are compiler directives, not statements."
	},
	{
		"original_line": "         tfire_dir_n = 1M;", 
		"bug_line": "         tfire_dir_n = 1M",
		"error_description": "Missing semicolon at end of assignment statement"
	},
	{
		"original_line": "   tfire_dir_n = 1M;", 
		"bug_line": "   tfire_dir_n = 1M",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements within analog blocks."
	},
	{
		"original_line": "   integer switching_n;   // boolean: true if trying to switch on neg. dir.", 
		"bug_line": "   integer switching_n   // boolean: true if trying to switch on neg. dir.",
		"error_description": "Missing semicolon at the end of the integer variable declaration statement."
	},
	{
		"original_line": "         switching_p = 1;", 
		"bug_line": "         switching_p = 1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "         switch_n_until = 1M;", 
		"bug_line": "         switch_n_until = 1X;",
		"error_description": "Invalid real number format: 'X' is not a valid scaling suffix in VerilogA (valid suffixes: T,G,M,K,m,u,n,p,f)."
	},
	{
		"original_line": "         switching_n = 0;", 
		"bug_line": "         switching_n = 0",
		"error_description": "Missing semicolon at end of assignment statement. VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "   real switch_p_until; // keep trying to switch on pos. rect. until ...", 
		"bug_line": "   reel switch_p_until; // keep trying to switch on pos. rect. until ...",
		"error_description": "Misspelled keyword 'real' as 'reel', which is not a valid data type in VerilogA"
	},
	{
		"original_line": "      if (rect_dir_p == `ON) begin", 
		"bug_line": "      if (rect_dir_p == `ON begin",
		"error_description": "Missing closing parenthesis ')' for the conditional expression in the if statement"
	},
	{
		"original_line": "         tfire_dir_p = 1M;", 
		"bug_line": "         tfire_dir_p = 1M",
		"error_description": "Missing semicolon at the end of the assignment statement. This causes the parser to treat the next line as part of the same statement, resulting in invalid token sequence."
	},
	{
		"original_line": "`define ON 1", 
		"bug_line": "`defin ON 1",
		"error_description": "Misspelled compiler directive 'defin' instead of 'define', causing an unrecognized preprocessor command error"
	}
]