Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6e0c1f6482ee4249ad763d96ff281c97 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_behav xil_defaultlib.Main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:57]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:58]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:59]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:60]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:61]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Navneel/Desktop/Lab-5/Lab-5/Week5/Week5.srcs/sources_1/new/display_interface.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_cpu of entity xil_defaultlib.CPU [cpu_default]
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling architecture behavioral of entity xil_defaultlib.Clock_Generator [clock_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture arch_main of entity xil_defaultlib.main
Built simulation snapshot Main_behav
