{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644523059556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644523059556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 14:57:32 2022 " "Processing started: Thu Feb 10 14:57:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644523059556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644523059556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644523059556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644523060621 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" topLevel.vhd(17) " "VHDL syntax error at topLevel.vhd(17) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" topLevel.vhd(22) " "VHDL syntax error at topLevel.vhd(22) near text \")\";  expecting \":\", or \",\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" topLevel.vhd(28) " "VHDL syntax error at topLevel.vhd(28) near text \"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  topLevel.vhd(41) " "VHDL syntax error at topLevel.vhd(41) near text \")\"; mismatched closing parenthesis " {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"begin\", or a declaration statement topLevel.vhd(41) " "VHDL syntax error at topLevel.vhd(41) near text \";\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" topLevel.vhd(94) " "VHDL syntax error at topLevel.vhd(94) near text \")\";  expecting \";\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(112) " "VHDL syntax error at topLevel.vhd(112) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(119) " "VHDL syntax error at topLevel.vhd(119) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(124) " "VHDL syntax error at topLevel.vhd(124) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 124 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(129) " "VHDL syntax error at topLevel.vhd(129) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator topLevel.vhd(134) " "VHDL syntax error at topLevel.vhd(134) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 134 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ARCHITECTURE\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\" topLevel.vhd(143) " "VHDL syntax error at topLevel.vhd(143) near text \"ARCHITECTURE\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\"" {  } { { "topLevel.vhd" "" { Text "C:/Users/Clapp/Documents/Clarkson_Senior/EE 312 Junior Lab/VIsual Code/Project 2/EE316P2/TopLevel/topLevel.vhd" 143 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644523061276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644523061391 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 10 14:57:41 2022 " "Processing ended: Thu Feb 10 14:57:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644523061391 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644523061391 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644523061391 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644523061391 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 0 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644523062023 ""}
