$date
	Thu May 04 16:12:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2s_tb $end
$var wire 1 ! out $end
$var reg 2 " A [1:0] $end
$var reg 1 # S $end
$scope module uut $end
$var wire 2 $ A [1:0] $end
$var wire 1 # S $end
$var wire 1 % w3 $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 1 ! out $end
$scope module u0 $end
$var wire 1 ' d $end
$var wire 1 # e $end
$upscope $end
$scope module u1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$upscope $end
$scope module u2 $end
$var wire 1 % a $end
$var wire 1 # b $end
$var wire 1 ) c $end
$upscope $end
$scope module u3 $end
$var wire 1 ! l $end
$var wire 1 & m $end
$var wire 1 % n $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
1'
0&
0%
b0 $
0#
b0 "
0!
$end
#20
1)
b1 "
b1 $
#40
1!
1&
1(
0)
b10 "
b10 $
#60
1)
b11 "
b11 $
#80
0!
0&
0'
0(
0)
1#
b0 "
b0 $
#100
1!
1%
1)
b1 "
b1 $
#120
0!
0%
1(
0)
b10 "
b10 $
#140
1!
1%
1)
b11 "
b11 $
#160
