{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713113620540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713113620541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 10:53:40 2024 " "Processing started: Sun Apr 14 10:53:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713113620541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713113620541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713113620541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713113621003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713113621003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Processor/adder.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "Processor/arm.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file Processor/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Processor/condlogic.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637085 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "Processor/condlogic.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Processor/controller.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Processor/datapath.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "Processor/decoder.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1713113637090 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(45) " "Verilog HDL warning at decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "Processor/decoder.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1713113637090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Processor/decoder.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637091 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(14) " "Verilog HDL warning at extend.sv(14): extended using \"x\" or \"z\"" {  } { { "Processor/extend.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1713113637092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Processor/extend.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "Processor/flopenr.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Processor/flopr.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Processor/mux2.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Processor/regfile.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA/pll.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/generate_graphic.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA/generate_graphic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_graphic " "Found entity 1: generate_graphic" {  } { { "VGA/generate_graphic.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/generate_graphic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/generate_rectangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA/generate_rectangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_rectangle " "Found entity 1: generate_rectangle" {  } { { "VGA/generate_rectangle.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/generate_rectangle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/vga_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/vga_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_tb " "Found entity 1: vga_controller_tb" {  } { { "Testbenches/vga_controller_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/vga_controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/CPU_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/CPU_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "Testbenches/CPU_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637109 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Memory/dmem.sv " "Can't analyze file -- file Memory/dmem.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1713113637111 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Memory/imem.sv " "Can't analyze file -- file Memory/imem.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1713113637112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/ALU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "Testbenches/adder_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/mux2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/mux2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "Testbenches/mux2_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/mux2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "Testbenches/regfile_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "Testbenches/flopr_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/flopenr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/flopenr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr_tb " "Found entity 1: flopenr_tb" {  } { { "Testbenches/flopenr_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/flopenr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "Testbenches/extend_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "Testbenches/decoder_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/condlogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/condlogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic_tb " "Found entity 1: condlogic_tb" {  } { { "Testbenches/condlogic_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/condlogic_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "Testbenches/arm_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/arm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DemoRAM/demo_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file DemoRAM/demo_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_ram " "Found entity 1: demo_ram" {  } { { "DemoRAM/demo_ram.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/demo_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DemoRAM/Counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DemoRAM/Counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "DemoRAM/Counter.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DemoRAM/hhclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file DemoRAM/hhclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hhclock " "Found entity 1: hhclock" {  } { { "DemoRAM/hhclock.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/hhclock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DemoRAM/write_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file DemoRAM/write_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_mem " "Found entity 1: write_mem" {  } { { "DemoRAM/write_mem.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/write_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DemoRAM/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file DemoRAM/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "DemoRAM/mux_21.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DemoRAM/demo_ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file DemoRAM/demo_ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_ram_tb " "Found entity 1: demo_ram_tb" {  } { { "DemoRAM/demo_ram_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/demo_ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "Testbenches/alu_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/RAM_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/RAM_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "Testbenches/RAM_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/RAM_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/ROM_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/ROM_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "Testbenches/ROM_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/ROM_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "Testbenches/datapath_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/datapath_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory/ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Memory/ROM.v" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memToVGA.sv 1 1 " "Found 1 design units, including 1 entities, in source file memToVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memToVGA " "Found entity 1: memToVGA" {  } { { "memToVGA.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/memToVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "Memory/RAM.v" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/memToVGA_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/memToVGA_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memToVGA_tb " "Found entity 1: memToVGA_tb" {  } { { "Testbenches/memToVGA_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/memToVGA_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/CPU_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/CPU_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_2_tb " "Found entity 1: CPU_2_tb" {  } { { "Testbenches/CPU_2_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/CPU_2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_controller_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA/vga_controller_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_2 " "Found entity 1: vga_controller_2" {  } { { "VGA/vga_controller_2.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/vga_controller_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/TopModule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/TopModule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule_tb " "Found entity 1: TopModule_tb" {  } { { "Testbenches/TopModule_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/TopModule_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA/vga_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "VGA/vga_module.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/vga_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CondEx condlogic_tb.sv(54) " "Verilog HDL Implicit Net warning at condlogic_tb.sv(54): created implicit net for \"CondEx\"" {  } { { "Testbenches/condlogic_tb.sv" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/condlogic_tb.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1713113637165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713113637287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vga_pll " "Elaborating entity \"pll\" for hierarchy \"pll:vga_pll\"" {  } { { "TopModule.sv" "vga_pll" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgaCont " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgaCont\"" {  } { { "TopModule.sv" "vgaCont" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_graphic generate_graphic:gen_grid " "Elaborating entity \"generate_graphic\" for hierarchy \"generate_graphic:gen_grid\"" {  } { { "TopModule.sv" "gen_grid" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_rectangle generate_graphic:gen_grid\|generate_rectangle:rectImage " "Elaborating entity \"generate_rectangle\" for hierarchy \"generate_graphic:gen_grid\|generate_rectangle:rectImage\"" {  } { { "VGA/generate_graphic.sv" "rectImage" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/generate_graphic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU_inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU_inst\"" {  } { { "TopModule.sv" "CPU_inst" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:CPU_inst\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"CPU:CPU_inst\|ROM:rom\"" {  } { { "CPU.sv" "rom" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "Memory/ROM.v" "altsyncram_component" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "Memory/ROM.v" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1713113637432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/ROM.mif " "Parameter \"init_file\" = \"./Memory/ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637434 ""}  } { { "Memory/ROM.v" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1713113637434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bq91 " "Found entity 1: altsyncram_bq91" {  } { { "db/altsyncram_bq91.tdf" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_bq91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bq91 CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_bq91:auto_generated " "Elaborating entity \"altsyncram_bq91\" for hierarchy \"CPU:CPU_inst\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_bq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bojorge/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm CPU:CPU_inst\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"CPU:CPU_inst\|arm:arm\"" {  } { { "CPU.sv" "arm" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:CPU_inst\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"CPU:CPU_inst\|arm:arm\|controller:c\"" {  } { { "Processor/arm.sv" "c" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/arm.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU:CPU_inst\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"CPU:CPU_inst\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "Processor/controller.sv" "dec" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/controller.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic CPU:CPU_inst\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"CPU:CPU_inst\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "Processor/controller.sv" "cl" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr CPU:CPU_inst\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"CPU:CPU_inst\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "Processor/condlogic.sv" "flagreg1" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck CPU:CPU_inst\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"CPU:CPU_inst\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "Processor/condlogic.sv" "cc" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CPU:CPU_inst\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\"" {  } { { "Processor/arm.sv" "dp" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/arm.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 CPU:CPU_inst\|arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "Processor/datapath.sv" "pcmux" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr CPU:CPU_inst\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "Processor/datapath.sv" "pcreg" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:CPU_inst\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "Processor/datapath.sv" "pcadd1" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 CPU:CPU_inst\|arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "Processor/datapath.sv" "ra1mux" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile CPU:CPU_inst\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "Processor/datapath.sv" "rf" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:CPU_inst\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "Processor/datapath.sv" "ext" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:CPU_inst\|arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"CPU:CPU_inst\|arm:arm\|datapath:dp\|alu:alu\"" {  } { { "Processor/datapath.sv" "alu" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:CPU_inst\|RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"CPU:CPU_inst\|RAM:ram\"" {  } { { "CPU.sv" "ram" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM.v" "altsyncram_component" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM.v" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637611 ""}  } { { "Memory/RAM.v" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1713113637611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ari2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ari2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ari2 " "Found entity 1: altsyncram_ari2" {  } { { "db/altsyncram_ari2.tdf" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113637831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113637831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ari2 CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated " "Elaborating entity \"altsyncram_ari2\" for hierarchy \"CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bojorge/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113637832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113640867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113640867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated\|decode_h7a:decode2 " "Elaborating entity \"decode_h7a\" for hierarchy \"CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated\|decode_h7a:decode2\"" {  } { { "db/altsyncram_ari2.tdf" "decode2" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113640868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113640953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113640953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated\|decode_aj9:rden_decode_a " "Elaborating entity \"decode_aj9\" for hierarchy \"CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated\|decode_aj9:rden_decode_a\"" {  } { { "db/altsyncram_ari2.tdf" "rden_decode_a" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113640954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e3b " "Found entity 1: mux_e3b" {  } { { "db/mux_e3b.tdf" "" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/mux_e3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713113641051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713113641051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e3b CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated\|mux_e3b:mux4 " "Elaborating entity \"mux_e3b\" for hierarchy \"CPU:CPU_inst\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_ari2:auto_generated\|mux_e3b:mux4\"" {  } { { "db/altsyncram_ari2.tdf" "mux4" { Text "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713113641052 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1713113641586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/output_files/Proyecto.map.smsg " "Generated suppressed messages file /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/output_files/Proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1713113641666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713113641686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 10:54:01 2024 " "Processing ended: Sun Apr 14 10:54:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713113641686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713113641686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713113641686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713113641686 ""}
