# Reading C:/intelFPGA/16.1/Modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do VGA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/Modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/IC\ Design\ Course/DLD/XGA {C:/Users/PC/Desktop/IC Design Course/DLD/XGA/programc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:58 on Oct 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/IC Design Course/DLD/XGA" C:/Users/PC/Desktop/IC Design Course/DLD/XGA/programc.v 
# -- Compiling module programc
# -- Compiling module adder
# -- Compiling module instructmem
# -- Compiling module instruction_fetch
# -- Compiling module programc_tb
# 
# Top level modules:
# 	programc_tb
# End time: 23:28:58 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.programc_tb
# vsim work.programc_tb 
# Start time: 23:29:04 on Oct 22,2024
# Loading work.programc_tb
# Loading work.instruction_fetch
# Loading work.programc
# Loading work.instructmem
# Loading work.adder
add wave -position end  sim:/programc_tb/I
add wave -position end  sim:/programc_tb/clk
add wave -position end  sim:/programc_tb/reset
run
# End time: 23:36:57 on Oct 22,2024, Elapsed time: 0:07:53
# Errors: 0, Warnings: 0
