

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 77a622890ae65f822dc29cde3807d463  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x556653ef849e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f00270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f00500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f00790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f00a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f00cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f00f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f011d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f01460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f016e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f01960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f01be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f01e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f020e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f02360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f025e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556653f02860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f02a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f02ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f02ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f030e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f03300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f03520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f03740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f03960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f03b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f03da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f03fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f041e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f04400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f04620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f04840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556653f04a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419c100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419c140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419c180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419c1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419b380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419c0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556653f07900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556653f07920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419c0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556653f07904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55665419c0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fffd8e44020..

GPGPU-Sim PTX: cudaLaunch for 0x0x556653ef849e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 97492
gpu_sim_insn = 73768960
gpu_ipc =     756.6668
gpu_tot_sim_cycle = 97492
gpu_tot_sim_insn = 73768960
gpu_tot_ipc =     756.6668
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4661% 
gpu_tot_occupancy = 12.4661% 
max_total_param_size = 0
gpu_stall_dramfull = 607
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.0750
partiton_level_parallism_total  =       9.0750
partiton_level_parallism_util =      17.0266
partiton_level_parallism_util_total  =      17.0266
L2_BW  =     328.7314 GB/Sec
L2_BW_total  =     328.7314 GB/Sec
gpu_total_sim_rate=194128

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[1]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1212
	L1D_cache_core[2]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 748
	L1D_cache_core[3]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 981
	L1D_cache_core[4]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[5]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1042
	L1D_cache_core[6]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679
	L1D_cache_core[7]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 568
	L1D_cache_core[8]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 381
	L1D_cache_core[9]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780
	L1D_cache_core[10]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 886
	L1D_cache_core[11]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[12]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[13]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 215
	L1D_cache_core[14]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[15]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1034
	L1D_cache_core[16]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[17]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 449
	L1D_cache_core[18]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[19]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691
	L1D_cache_core[20]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 433
	L1D_cache_core[21]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[22]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[23]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[24]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[25]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[26]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[27]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 456
	L1D_cache_core[28]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 804
	L1D_cache_core[29]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 398
	L1D_cache_core[30]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[31]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[32]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 716
	L1D_cache_core[33]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[34]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
	L1D_cache_core[35]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[36]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[37]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[38]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 565
	L1D_cache_core[39]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 795
	L1D_cache_core[40]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[41]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 726
	L1D_cache_core[42]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1052
	L1D_cache_core[43]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[44]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[45]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[46]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[47]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1047
	L1D_cache_core[48]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[49]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 948
	L1D_cache_core[50]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[51]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
	L1D_cache_core[52]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[53]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 836
	L1D_cache_core[54]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[55]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[56]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 455
	L1D_cache_core[57]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 416
	L1D_cache_core[58]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 191
	L1D_cache_core[59]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[60]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[61]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[62]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[63]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 352
	L1D_cache_core[64]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 884736
	L1D_total_cache_misses = 884736
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 36392
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.152
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 720896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3556
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32836
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3097, 3097, 3097, 3097, 3097, 3097, 3097, 3097, 
gpgpu_n_tot_thrd_icount = 75685888
gpgpu_n_tot_w_icount = 2365184
gpgpu_n_stall_shd_mem = 1212769
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 720896
gpgpu_n_mem_write_global = 163840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1441792
gpgpu_n_store_insn = 327680
gpgpu_n_shmem_insn = 6873088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 532480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 349440
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 863329
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9904876	W0_Idle:1230069	W0_Scoreboard:5434007	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2365184
single_issue_nums: WS0:591296	WS1:591296	WS2:591296	WS3:591296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5767168 {8:720896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6553600 {40:163840,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28835840 {40:720896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1310720 {8:163840,}
maxmflatency = 2324 
max_icnt2mem_latency = 2052 
maxmrqlatency = 419 
max_icnt2sh_latency = 973 
averagemflatency = 747 
avg_icnt2mem_latency = 367 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 177 
mrq_lat_table:47880 	24539 	10090 	4121 	12428 	92983 	10340 	1597 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43092 	190375 	479603 	170828 	838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	106828 	98427 	94442 	117489 	210367 	205408 	51772 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	134065 	50732 	46169 	52737 	72519 	102285 	167905 	196722 	61602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	42 	59 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8        10         8         8        10         8         8         8         8         8         8        12 
dram[1]:         8        16         8         8         8        12        12         8        10        16         8         8         8         8         8        12 
dram[2]:         8         8         8         8         8        12        12         8         8        12        12         8         8         8         8        12 
dram[3]:         8         8         8         8         8         8         8         8         8         8        12        12        12         8         8         8 
dram[4]:        11         8         8         8         8        12         8        12        12         8        10        12        12         8         8        12 
dram[5]:         8        12         8         8         8         8        12        12        10        16        12         8        12         8         8        16 
dram[6]:         8        12         8         8         8         8        12         8         8        12        12         8         8        12         8        12 
dram[7]:        12        12         8         8        12         8        10        12         8         8        12        16        12         8         8        12 
dram[8]:        11         8         8         8         8         8         8         8         8         8         8         8         8         8         8        12 
dram[9]:        10        12         8         8         8        16        12         8         8        12        12         8         8         8         8        12 
dram[10]:         9         8         8         8         8        12        12         8         8        12        12         8         8         8         8         8 
dram[11]:        12         8         8         8         8         8         8         8         9         8        12         8        12         8         8         8 
dram[12]:        13        12         8         8         8         8         8         8         8         8        12         8         8         8        12        12 
dram[13]:        11        12         8        12         8        12         8         8         8        20         8         8        12         8        12        12 
dram[14]:         8        12         8         8         8        12        12         8         8        12        12         8         8         8        12        12 
dram[15]:         8         8         8         8         8         8         8         8         8         8        12        12        12         8         8        12 
dram[16]:         8        12         8         8        12         8        12         8         8        16         8        12         8         8         8        12 
dram[17]:         8        12         8         8         8         8        12         8         8        12         8         8        12         8         8        12 
dram[18]:         8         8         8         8         8         8        12         8         8         8         8        12        12        12         8        12 
dram[19]:         8         8         8         8         8        12        12         8         8        12        12         8        16         8        12         8 
dram[20]:         8        12         8         8        12         8        12         8         8        16         8        12        12         8        12        12 
dram[21]:         9         8         8         8         8         8        12        12         8        12         8         8        12         8         8        16 
dram[22]:         8         8         8         8         8        12        12         8         8         8         8         8        12        12         8        16 
dram[23]:         8         8         8         8         8        12        12         8         8        12         8        12        12        12         8        12 
dram[24]:         8        12         8         8        12         8        12         8        12        12         8         8         8         8        12        12 
dram[25]:         8        12         8         8         8         8        12        12         8        12         8         8         8         8         8        12 
dram[26]:         8        12         8         8         8         8        12         8         8         8         8         8        12        12         8        12 
dram[27]:         8         8         8         8         8         8        12         8         8         8         8        12        12         8         8         8 
dram[28]:         8         8         8         8         8         8        12         8         8        16         8        12         8         8        12        12 
dram[29]:         8        12         8         8        12         8        12        12         8        12         8         8        12         8         8        12 
dram[30]:         8         8         8         8         8        12        12         8         8         8         8        12        12        12         8        12 
dram[31]:         8         8         8         8         8        12        12         8         8        12         8         8        16         8        12         8 
maximum service time to same row:
dram[0]:     11632     12101     11589     11655     11889     12690     11718     10980     10659     12089     11963     11362     12993     11296     12516     12773 
dram[1]:     11790     16648     11721     11041     11747     12769     11994     12078     12183     12640     12543     10009     12963     11829     10962     12527 
dram[2]:     11714     11996     11142     11546     11231     12742     12453     11963     12035     12388     12712     12327     13073     11488     11387     12115 
dram[3]:     11980     12422     11242     11130     12692     12243     11769     11036     11323     12633     11984     12964     13165     12742     12116     12557 
dram[4]:     11625     12111     11600     11670     11888     12705     11734     12091     12535     10902     11979     11338     12985     12428     12525     12775 
dram[5]:     11785     11890     11737     11733     11730     12773     12002     12095     10437     12624     12545     11989     12960     13002     12769     12548 
dram[6]:     11709     12001     11794     11554     11224     11111     12468     11433     12026     12389     12707     10618     13058     13208     12508     12119 
dram[7]:     11306     12438     12209     11151     11688     12250     11272     12600     11303     11734     10850     12982     13165     12724     12124     12580 
dram[8]:     11637     11749     11552     11853     11878     12013     11721     12071     12537     10903     11950     11355     12980     11292     12522     12794 
dram[9]:     11789     11794     11707     12023     11750     12432     12001     12084     12188     12649     12546     10674     12965     11834     10958     12543 
dram[10]:     12293     11999     11144     12288     11233     12717     12456     11410     12055     12393     12718     10493     13035     11483     11385     12123 
dram[11]:     11994     12418     11212     11782     11686     12243     11262     12570     10111     12633     10850     11141     13154     12709     12122     12592 
dram[12]:     11628     11738     11557     11858     11868     12216     11732     10983     12538     10905     11973     12670     12983     12419     12538     12806 
dram[13]:     11789     11774     11721     16636     11723     12436     10726     12095     12174     12640     12541     11992     12958     12977     12777     12581 
dram[14]:     11735     11446     11157     12283     11216     12747     12468     11428     12048     12389     12717     12340     13031     11488     12530     12131 
dram[15]:     11300     11577     12148     11785     12703     12243     11273     11027     11311     11759     10857     12977     13141     12693     12103     12617 
dram[16]:     11737     11861     11786     11809     12298     11986     12236     11811     12366     12631     10744     12663     13064     10907     12777     12564 
dram[17]:     11697     11756     11751     11912     12151     11581     11554     12142     12036     12009     10594     10694     12922     11710     10641     12522 
dram[18]:     11497     12133     11513     12023     11873     12037     11933     12511     11450     11699     11946     12085     12942     11534     12111     12305 
dram[19]:     11446     12440     11352     11818     11131     11914     12456     11991     12135     12359     12292     11243     13223     12557     11245     12051 
dram[20]:     11714     12081     11787     11672     12303     11975     12241     11826     12333     12620     11890     11404     13064     10913     10844     12584 
dram[21]:     11698     12047     11756     11205     12142     11580     11561     12162     12015     12000     12415     11984     12922     11726     12548     12535 
dram[22]:     11490     12140     11526     10742     11865     12042     11948     11704     11434     11695     11957     12094     12942     11535     10781     12306 
dram[23]:     11449     12455     11375     11241     11843     12771     12360     11366     12128     12360     12304     12970     13226     11204     12523     12064 
dram[24]:     11725     12065     11802     11814     12334     12360     12226     11800     12336     12635     11870     11413     13054     10902     10914     12578 
dram[25]:     11696     12046     11743     11209     11962     11535     11553     12141     12027     12021     12385     10132     12919     11682     12528     12526 
dram[26]:     11504     12138     11508     11995     11856     12579     11930     11698     11450     11704     11926     12078     12943     11520     10812     12299 
dram[27]:     11450     12434     11344     11829     11111     12769     12355     11346     12134     12369     12294     12949     13231     12564     12517     12051 
dram[28]:     11714     12072     11813     11661     11395     12357     12244     11820     12323     12612     11885     12657     11763     10898     10891     12589 
dram[29]:     11699     12041     11746     11166     12140     11551     11562     12150     10234     10909     12397     11980     11673     11710     12539     12540 
dram[30]:     11500     12143     11495     11301     11848     12598     11938     11707     11418     11689     11943     12093     12945     11527     10787     12297 
dram[31]:     11445     12445     11352     11261     11101     12769     12334     11370     12134     12363     12311     11227     13230     10822     11233     12059 
average row accesses per activate:
dram[0]:  5.518987  6.531250  4.688172  5.120482  4.561224  4.730337  4.761905  5.430555  4.839506  4.701299  4.750000  5.041096  5.054054  5.650794  5.428571  5.257143 
dram[1]:  6.507463  5.985507  4.888889  5.417722  4.705263  5.023809  5.063291  5.471428  5.173333  5.447761  4.384615  4.717949  4.934210  5.650794  4.974026  5.825397 
dram[2]:  6.055555  5.675676  5.000000  5.350000  4.763441  4.885057  4.511111  5.528572  4.886076  5.569231  4.411111  5.376812  4.883117  5.625000  5.133333  5.935484 
dram[3]:  5.142857  6.253731  4.888889  5.417722  4.525773  4.840909  4.620690  5.514286  4.386364  4.250000  4.483146  4.881579  4.947369  5.333333  5.291667  5.200000 
dram[4]:  5.353659  6.603175  4.638298  5.121951  4.556701  4.752809  5.128205  5.436620  4.722891  4.727273  4.902439  5.109589  5.205480  5.500000  5.162162  5.432836 
dram[5]:  6.376812  6.000000  4.888889  5.435897  4.593750  4.988095  5.391892  5.436620  4.901235  5.515152  4.010000  4.740260  5.135135  5.770492  4.728395  6.133333 
dram[6]:  6.000000  5.753425  5.011494  5.296296  4.702127  4.886364  4.880952  5.571429  4.546512  5.687500  4.279570  5.208333  4.947369  5.741935  4.871795  6.169491 
dram[7]:  5.214286  6.363636  4.954545  5.375000  4.505051  4.965117  5.100000  5.805970  4.393259  4.333333  4.843373  4.870130  5.081081  5.333333  5.352113  5.515152 
dram[8]:  5.419753  6.593750  4.739130  5.060241  4.494845  4.666667  4.927711  5.400000  4.388889  4.753247  5.146667  4.855263  4.934210  5.507692  5.565217  5.432836 
dram[9]:  6.285714  6.000000  4.943820  5.316456  4.709677  4.965117  4.869048  5.385714  5.116883  5.402985  4.546512  4.743590  5.136986  5.593750  5.146667  6.066667 
dram[10]:  5.891892  5.648649  5.116279  5.250000  4.731183  5.012048  4.430108  5.571429  4.678571  5.707692  4.600000  5.095891  4.973333  5.600000  4.850000  6.101695 
dram[11]:  5.304878  6.057971  5.000000  5.300000  4.536082  4.952381  4.779070  5.746269  4.422222  4.333333  4.876543  4.794872  4.973333  5.373134  5.408451  5.454545 
dram[12]:  5.531646  6.578125  4.688172  4.964286  4.638298  4.719101  4.835294  5.270270  4.522727  4.683544  4.937500  4.815790  5.082192  5.446154  5.216216  5.432836 
dram[13]:  6.185714  5.847222  4.943820  5.333333  4.844444  4.917647  5.000000  5.544117  4.795181  5.514706  4.073684  4.705128  5.236111  5.446154  4.765432  6.066667 
dram[14]:  5.714286  5.808219  5.057471  5.209877  4.739130  4.895349  4.916667  5.328767  4.449438  5.575758  4.296703  5.590909  5.040541  5.569231  5.105263  6.169491 
dram[15]:  5.116279  6.176471  4.954545  5.209877  4.595745  4.806818  5.024390  5.549296  4.114583  4.305882  4.551724  4.972973  5.040541  5.268657  5.408451  5.515152 
dram[16]:  5.518987  6.730159  4.688172  5.600000  4.670213  4.806818  4.689655  5.189189  4.397727  5.692307  4.666667  4.409638  4.812500  5.308824  4.961039  5.590909 
dram[17]:  6.055555  5.729730  4.536082  5.546667  4.621053  4.988095  4.891566  5.263889  4.073684  5.887097  4.619048  4.881579  5.485714  5.188406  4.873418  5.983606 
dram[18]:  6.140845  5.613333  4.782609  5.454545  4.546392  5.333333  4.835294  5.105263  4.528736  5.362319  4.420455  4.918919  5.222222  5.854839  4.935065  5.687500 
dram[19]:  5.736842  6.191176  4.688172  5.435897  4.731183  4.952941  4.511111  5.146667  4.477273  4.855263  4.558139  4.986667  4.772152  5.159420  5.565217  5.600000 
dram[20]:  5.289156  6.698413  4.688172  5.653333  4.965909  4.852273  5.112500  5.246575  4.528736  5.661539  4.552941  4.445783  5.039474  5.373134  5.012987  5.454545 
dram[21]:  5.932433  5.662162  4.625000  5.329114  4.698925  5.144578  5.589041  5.457143  4.326087  5.687500  4.719512  5.013699  5.478261  5.235294  4.787500  6.237288 
dram[22]:  5.932433  5.621622  4.731183  5.333333  4.720430  5.379747  4.892857  5.120000  4.415730  5.275362  4.722891  5.041096  5.164383  5.569231  4.662651  5.750000 
dram[23]:  5.569620  6.208955  4.731183  5.468354  4.943182  4.952941  5.036585  5.565217  4.236559  4.842105  4.465909  4.868421  4.650000  5.114286  5.175676  5.750000 
dram[24]:  5.589744  6.730159  4.898876  5.600000  4.815217  4.827586  4.694118  5.388889  4.666667  5.630769  4.690476  4.302326  4.986842  5.373134  5.078948  5.545455 
dram[25]:  5.972603  5.729730  4.583333  5.506494  4.430000  5.011905  5.063291  5.701492  4.482759  5.887097  4.974684  4.934210  5.611940  5.235294  4.897436  6.100000 
dram[26]:  6.140845  5.729730  4.791209  5.454545  4.723404  5.172840  4.666667  5.160000  4.756098  5.228571  4.551724  4.960000  5.338028  5.806452  5.039474  5.646154 
dram[27]:  5.736842  6.000000  4.782609  5.316456  4.774194  4.860465  4.678161  5.213333  4.311111  4.766234  4.449438  4.805195  4.807693  5.101449  5.727273  5.560606 
dram[28]:  5.589744  6.634921  4.898876  5.675676  4.744681  4.604395  5.129870  5.361111  4.765432  5.646154  4.204301  4.463415  5.202703  5.373134  4.987342  5.411765 
dram[29]:  6.055555  5.702703  4.631579  5.506494  4.694737  4.806818  5.577465  5.536232  4.528736  5.734375  4.333333  4.866667  5.422535  5.235294  4.936709  5.841270 
dram[30]:  5.789474  5.648649  4.835165  5.461538  4.804348  5.250000  4.867470  5.189189  4.948718  5.214286  4.395605  5.138889  5.040000  5.806452  4.860759  5.545455 
dram[31]:  5.556962  6.147059  4.835165  5.375000  4.857143  4.839080  4.926829  5.647059  4.337079  4.792208  4.166667  4.934210  4.858974  5.014084  5.436620  5.575758 
average row locality = 204128/39965 = 5.107669
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       420       416       420       424       416       408       364       368       364       360       360       364       352       356       360       364 
dram[1]:       420       412       424       428       416       408       364       360       360       364       360       364       352       356       364       364 
dram[2]:       420       416       424       428       412       412       368       368       360       360       364       364       352       360       364       364 
dram[3]:       416       416       424       428       408       412       364       368       360       356       364       364       352       352       360       360 
dram[4]:       420       416       420       420       412       408       364       364       364       364       364       368       356       352       360       364 
dram[5]:       420       420       424       424       412       404       364       364       368       364       364       360       356       352       360       368 
dram[6]:       420       420       420       428       412       416       368       368       364       364       364       368       352       356       360       364 
dram[7]:       420       420       420       428       416       412       368       368       364       364       368       368       352       352       360       364 
dram[8]:       416       420       420       420       412       408       364       360       360       364       360       364       352       356       360       364 
dram[9]:       416       424       424       420       412       416       364       360       360       360       364       364       352       356       364       364 
dram[10]:       416       416       424       420       412       412       368       368       360       364       364       368       352       360       364       360 
dram[11]:       416       416       424       424       412       412       368       364       364       356       368       368       352       356       360       360 
dram[12]:       420       420       420       416       412       412       364       368       360       364       368       360       352       352       364       364 
dram[13]:       416       420       424       416       412       412       368       356       360       368       360       360       356       352       364       364 
dram[14]:       420       424       424       420       412       412       368       368       360       364       364       364       352       360       364       364 
dram[15]:       420       420       420       420       408       412       368       372       360       364       368       364       352       352       360       364 
dram[16]:       420       420       420       420       412       416       364       364       360       364       368       360       356       360       360       368 
dram[17]:       420       420       424       416       412       412       364       360       360       360       364       364       356       356       364       364 
dram[18]:       420       416       424       420       412       412       368       364       360       364       364       360       356       360       360       364 
dram[19]:       420       416       420       424       412       416       364       364       360       364       368       368       356       352       364       364 
dram[20]:       420       420       420       424       412       416       364       364       360       364       360       364       360       360       364       360 
dram[21]:       420       416       428       420       412       416       364       364       364       360       360       360       356       356       360       368 
dram[22]:       420       416       424       428       412       416       368       368       360       360       364       360       356       360       364       368 
dram[23]:       420       416       424       428       408       412       368       368       360       364       364       364       352       356       360       368 
dram[24]:       420       420       420       420       412       412       364       368       364       360       360       364       356       360       364       364 
dram[25]:       420       420       424       424       412       412       364       364       364       360       360       368       352       356       360       364 
dram[26]:       420       420       420       420       412       408       368       368       364       360       364       364       356       360       364       364 
dram[27]:       420       416       424       420       412       408       368       372       360       360       364       364       352       352       360       364 
dram[28]:       420       416       420       420       416       408       364       368       360       364       360       360       360       360       364       364 
dram[29]:       420       420       424       424       416       412       364       364       368       364       360       360       360       356       360       364 
dram[30]:       420       416       424       424       412       412       368       368       360       360       364       364       356       360       364       364 
dram[31]:       420       416       424       428       412       412       368       368       360       364       364       368       356       356       364       364 
total dram reads = 196032
bank skew: 428/352 = 1.22
chip skew: 6144/6100 = 1.01
number of total write accesses:
dram[0]:        64         8        64         4       124        52       144        92       112         8       156        16        88         0        80        16 
dram[1]:        64         4        64         0       124        56       144        92       112         4       156        16        92         0        76        12 
dram[2]:        64        16        64         0       124        52       152        76       104         8       132        28        96         0        84        16 
dram[3]:        64        12        64         0       124        56       152        72       104         4       140        28        96         0        84        16 
dram[4]:        76         0        64         0       120        60       144        88       112         0       152        20        96         0        88         0 
dram[5]:        80         0        64         0       116        60       140        88       116         0       148        20        96         0        92         0 
dram[6]:        72         0        64         4       120        56       168        88       108         0       136        28        96         0        80         0 
dram[7]:        72         0        64         8       120        60       160        84       108         0       136        28        96         0        80         0 
dram[8]:        92         8        64         0        96        48       180        72       140         8       104        20        92         8        96         0 
dram[9]:        96         8        64         0       104        44       180        68       136         8       108        24        92         8        88         0 
dram[10]:        80         8        64         0       112        16       176        88       132        28       108        16        84        16        96         0 
dram[11]:        76         8        64         0       112        16       172        84       136        32       108        24        84        16        96         0 
dram[12]:        68         4        64         4        96        32       188        88       152        24       108        24        76         8        88         0 
dram[13]:        68         4        64         0        96        24       188        84       152        28       108        28        84         8        88         0 
dram[14]:        80         0        64         8        96        36       180        84       144        16       108        20        84         8        96         0 
dram[15]:        80         0        64         8        96        44       176        88       140         8       112        16        84         4        96         0 
dram[16]:        64        16        64         0       108        28       176        80       108        24        96        24       116         4        88         4 
dram[17]:        64        16        64         0       108        28       168        76       108        20        96        28       112         8        84         4 
dram[18]:        64        20        64         0       116        16       172        96       136        24       100        16        80        12        80         0 
dram[19]:        64        20        64         0       112        20       168        88       136        20        96        24        84        16        80         0 
dram[20]:        76         8        64         0       100        44       180        76       136        16       108        20        92         0        88         0 
dram[21]:        76        12        64         4       100        44       176        72       136        16       108        24        88         0        92         0 
dram[22]:        76         0        64        16       108        36       172        64       132        16       112        32        84         8        92         0 
dram[23]:        80         0        64        16       108        36       180        64       136        16       116        24        80         8        92         0 
dram[24]:        64        16        64         0       124        32       140        80       112        24       136        24        92         0        88         8 
dram[25]:        64        16        64         0       124        36       144        72       104        20       132        28        96         0        88         8 
dram[26]:        64        16        64         0       128        44       152        76       104        24       128        32        92         0        76        12 
dram[27]:        64        16        64         0       128        40       156        76       112        28       128        24        92         0        72        12 
dram[28]:        64         8        64         0       120        44       124        72       104        12       124        24       100         0       120        16 
dram[29]:        64         8        64         0       120        44       128        72       104        12       120        20       100         0       120        16 
dram[30]:        80         8        64         8       120        32       144        64       104        20       144        24        88         0        80         8 
dram[31]:        76         8        64         8       120        36       144        64       104        20       144        28        92         0        88        16 
total dram writes = 32384
min_bank_accesses = 0!
chip skew: 1028/984 = 1.04
average mf latency per bank:
dram[0]:       5458      6173      5808      6515      2457      2838      1216      1337      1383      1808      1358      1848      1586      1933      1686      1921
dram[1]:       5529      6309      5803      6583      2522      2864      1221      1397      1414      1852      1379      1879      1576      1953      1728      1966
dram[2]:       5504      6063      5827      6561      2581      2975      1191      1415      1422      1831      1438      1816      1573      1939      1651      1991
dram[3]:       5475      6071      5754      6476      2555      2878      1171      1368      1385      1841      1390      1777      1539      1960      1626      1976
dram[4]:       5343      6395      5852      6675      2479      2854      1223      1358      1421      1849      1374      1844      1587      1928      1633      2072
dram[5]:       5065      5950      5528      6237      2493      2806      1181      1335      1342      1789      1341      1830      1546      1888      1601      1962
dram[6]:       5446      6376      5939      6613      2644      2975      1148      1380      1428      1882      1457      1809      1581      1926      1696      2089
dram[7]:       5486      6424      5994      6608      2567      3001      1164      1361      1418      1882      1438      1807      1586      1960      1678      2078
dram[8]:       5201      6166      5864      6736      2634      2933      1169      1458      1380      1866      1498      1831      1581      1950      1697      2033
dram[9]:       5424      6344      6100      7072      2700      2939      1198      1552      1435      1962      1518      1868      1612      1991      1799      2095
dram[10]:       5580      6489      6102      7067      2751      3285      1209      1475      1451      1817      1546      1899      1656      1940      1718      2114
dram[11]:       5467      6318      5935      6773      2650      3259      1172      1430      1389      1794      1490      1811      1609      1928      1672      2066
dram[12]:       5279      6059      5773      6570      2608      2927      1125      1341      1301      1721      1439      1789      1635      1902      1613      2031
dram[13]:       5368      6051      5712      6663      2595      3022      1116      1432      1316      1706      1452      1811      1599      1895      1661      2047
dram[14]:       5773      6868      6366      7254      2823      3242      1232      1513      1458      1948      1553      1933      1718      2044      1730      2196
dram[15]:       5486      6484      6093      6794      2800      3105      1186      1393      1419      1913      1477      1878      1646      2048      1656      2115
dram[16]:       5373      5955      5712      6632      2525      2833      1157      1338      1409      1655      1481      1696      1486      1990      1633      1989
dram[17]:       5459      6065      5773      6820      2549      2958      1191      1368      1433      1725      1530      1677      1540      2019      1665      2087
dram[18]:       5441      6021      5780      6763      2566      3087      1150      1310      1328      1731      1489      1770      1674      1933      1716      2101
dram[19]:       5343      5956      5682      6626      2513      3020      1131      1286      1303      1680      1432      1648      1597      1887      1668      2058
dram[20]:       5486      6341      5996      6894      2631      2866      1176      1408      1396      1724      1504      1763      1624      2022      1701      2131
dram[21]:       5182      6060      5605      6568      2620      2811      1147      1348      1343      1694      1470      1714      1621      1995      1637      2056
dram[22]:       5314      6377      5800      6445      2646      2985      1169      1435      1371      1783      1454      1758      1654      2002      1654      2074
dram[23]:       5108      6141      5609      6221      2483      2956      1090      1347      1301      1667      1347      1671      1589      1906      1610      2004
dram[24]:       5617      6239      5960      6912      2535      2995      1239      1364      1406      1681      1432      1757      1585      1996      1733      2064
dram[25]:       5501      6184      5821      6802      2533      3030      1232      1378      1453      1702      1454      1726      1597      2034      1718      2113
dram[26]:       5898      6654      6355      7348      2741      3247      1292      1464      1526      1883      1524      1870      1695      2137      1870      2219
dram[27]:       5427      6116      5765      6718      2528      2981      1157      1312      1385      1683      1372      1716      1562      1991      1749      2057
dram[28]:       5556      6289      5911      6801      2484      2902      1266      1376      1456      1694      1436      1781      1529      1973      1577      2071
dram[29]:       5106      5841      5438      6317      2379      2774      1171      1287      1348      1586      1365      1692      1462      1884      1518      2004
dram[30]:       5605      6732      6186      7011      2681      3227      1268      1517      1535      1825      1433      1893      1699      2109      1853      2178
dram[31]:       5372      6329      5873      6574      2537      3005      1182      1390      1439      1665      1328      1713      1568      1986      1715      2026
maximum mf latency per bank:
dram[0]:       2116      2068      2153      2084      1435      1448      1410      1244      1640      1560      1896      1593      1287      1242      1453      1340
dram[1]:       2179      2183      2324      2284      1429      1450      1401      1251      1678      1560      1877      1584      1251      1320      1415      1364
dram[2]:       2019      2058      1995      1901      1572      1461      1323      1394      1577      1587      1925      1559      1274      1320      1348      1417
dram[3]:       1954      1979      1873      1845      1728      1686      1310      1291      1578      1600      1936      1565      1272      1349      1349      1449
dram[4]:       2193      2071      2248      2088      1346      1517      1564      1387      1623      1560      1885      1562      1370      1351      1448      1419
dram[5]:       2096      2081      2237      2194      1352      1438      1568      1398      1641      1591      1900      1515      1377      1240      1467      1345
dram[6]:       2047      2049      2053      1910      1596      1548      1461      1436      1436      1427      1703      1521      1387      1330      1395      1357
dram[7]:       2008      1975      1924      1847      1732      1698      1455      1316      1642      1415      1746      1534      1419      1475      1495      1398
dram[8]:       2100      2087      2147      2105      1566      1444      1372      1277      1796      1491      1670      1644      1335      1309      1556      1284
dram[9]:       2087      2160      2241      2267      1568      1443      1327      1407      1821      1531      1713      1613      1375      1382      1554      1322
dram[10]:       2052      2063      2056      1907      1628      1505      1399      1441      1518      1399      1637      1535      1396      1338      1514      1341
dram[11]:       2022      1954      1963      1849      1765      1695      1409      1286      1553      1409      1620      1496      1414      1324      1514      1342
dram[12]:       2089      2093      2136      2104      1461      1507      1574      1359      1670      1639      1666      1673      1528      1485      1407      1501
dram[13]:       2155      2157      2269      2270      1478      1397      1636      1400      1691      1490      1716      1642      1388      1388      1367      1337
dram[14]:       2070      2046      2066      1915      1635      1520      1334      1544      1781      1449      1627      1600      1438      1355      1518      1452
dram[15]:       2004      1952      1953      1850      1799      1697      1360      1428      1798      1415      1678      1595      1370      1477      1549      1487
dram[16]:       2066      2173      2078      2190      1561      1460      1338      1268      1482      1374      1342      1316      1938      1573      1551      1618
dram[17]:       2123      2079      2169      2225      1554      1425      1352      1477      1448      1470      1342      1227      1991      1623      1658      1612
dram[18]:       2027      2007      1921      1943      1618      1455      1533      1285      1464      1358      1415      1299      1988      1558      1674      1634
dram[19]:       1969      1926      1833      1852      1700      1755      1576      1153      1470      1309      1260      1328      1920      1491      1661      1603
dram[20]:       2057      2181      2071      2203      1738      1669      1545      1288      1435      1390      1394      1295      2063      1697      1667      1719
dram[21]:       2132      2085      2188      2223      1608      1621      1494      1600      1460      1337      1403      1305      2023      1713      1644      1640
dram[22]:       2081      2002      1984      1971      1641      1526      1403      1350      1337      1274      1288      1331      1778      1616      1484      1629
dram[23]:       1971      1934      1835      1884      1700      1756      1429      1121      1383      1241      1269      1311      1752      1595      1518      1617
dram[24]:       2049      2035      2063      2144      1557      1586      1367      1228      1498      1190      1610      1477      1651      1574      1791      1607
dram[25]:       2151      2066      2220      2222      1560      1493      1218      1148      1467      1117      1583      1497      1525      1627      1678      1587
dram[26]:       2027      1985      1950      1994      1575      1545      1270      1395      1368      1422      1547      1271      1656      1639      1602      1484
dram[27]:       1966      1932      1840      1873      1703      1755      1275      1099      1383      1235      1460      1234      1680      1661      1623      1524
dram[28]:       2103      2155      2116      2197      1488      1445      1379      1169      1295      1180      1534      1339      1727      1653      1753      1639
dram[29]:       2137      2082      2206      2221      1495      1453      1341      1280      1239      1377      1523      1392      1701      1615      1769      1698
dram[30]:       2043      1997      1972      2001      1643      1435      1385      1609      1379      1560      1375      1421      1598      1629      1867      1525
dram[31]:       1991      1934      1849      1891      1722      1754      1366      1163      1381      1211      1379      1368      1582      1632      1846      1530
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64384 n_act=1254 n_pre=1238 n_ref_event=0 n_req=6373 n_rd=6116 n_rd_L2_A=0 n_write=0 n_wr_bk=1028 bw_util=0.09759
n_activity=23120 dram_eff=0.309
bk0: 420a 70446i bk1: 416a 71181i bk2: 420a 70012i bk3: 424a 70563i bk4: 416a 69590i bk5: 408a 70266i bk6: 364a 69737i bk7: 368a 70591i bk8: 364a 70186i bk9: 360a 70743i bk10: 360a 70177i bk11: 364a 70676i bk12: 352a 70450i bk13: 356a 71045i bk14: 360a 70790i bk15: 364a 70852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803232
Row_Buffer_Locality_read = 0.812950
Row_Buffer_Locality_write = 0.571984
Bank_Level_Parallism = 2.572845
Bank_Level_Parallism_Col = 1.962250
Bank_Level_Parallism_Ready = 1.256439
write_to_read_ratio_blp_rw_average = 0.141499
GrpLevelPara = 1.607437 

BW Util details:
bwutil = 0.097589 
total_CMD = 73205 
util_bw = 7144 
Wasted_Col = 9175 
Wasted_Row = 3250 
Idle = 53636 

BW Util Bottlenecks: 
RCDc_limit = 8833 
RCDWRc_limit = 680 
WTRc_limit = 821 
RTWc_limit = 1386 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4212 
WTRc_limit_alone = 728 
RTWc_limit_alone = 1299 

Commands details: 
total_CMD = 73205 
n_nop = 64384 
Read = 6116 
Write = 0 
L2_Alloc = 0 
L2_WB = 1028 
n_act = 1254 
n_pre = 1238 
n_ref = 0 
n_req = 6373 
total_req = 7144 

Dual Bus Interface Util: 
issued_total_row = 2492 
issued_total_col = 7144 
Row_Bus_Util =  0.034041 
CoL_Bus_Util = 0.097589 
Either_Row_CoL_Bus_Util = 0.120497 
Issued_on_Two_Bus_Simul_Util = 0.011133 
issued_two_Eff = 0.092393 
queue_avg = 1.589659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.58966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64465 n_act=1223 n_pre=1207 n_ref_event=0 n_req=6370 n_rd=6116 n_rd_L2_A=0 n_write=0 n_wr_bk=1016 bw_util=0.09743
n_activity=22798 dram_eff=0.3128
bk0: 420a 70725i bk1: 412a 71029i bk2: 424a 69934i bk3: 428a 70583i bk4: 416a 69826i bk5: 408a 70461i bk6: 364a 69894i bk7: 360a 70526i bk8: 360a 70091i bk9: 364a 70925i bk10: 360a 69782i bk11: 364a 70455i bk12: 352a 70360i bk13: 356a 71100i bk14: 364a 70481i bk15: 364a 71137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808006
Row_Buffer_Locality_read = 0.818018
Row_Buffer_Locality_write = 0.566929
Bank_Level_Parallism = 2.596235
Bank_Level_Parallism_Col = 2.021672
Bank_Level_Parallism_Ready = 1.310993
write_to_read_ratio_blp_rw_average = 0.153801
GrpLevelPara = 1.645377 

BW Util details:
bwutil = 0.097425 
total_CMD = 73205 
util_bw = 7132 
Wasted_Col = 8927 
Wasted_Row = 3331 
Idle = 53815 

BW Util Bottlenecks: 
RCDc_limit = 8514 
RCDWRc_limit = 647 
WTRc_limit = 776 
RTWc_limit = 1769 
CCDLc_limit = 4160 
rwq = 0 
CCDLc_limit_alone = 3953 
WTRc_limit_alone = 667 
RTWc_limit_alone = 1671 

Commands details: 
total_CMD = 73205 
n_nop = 64465 
Read = 6116 
Write = 0 
L2_Alloc = 0 
L2_WB = 1016 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 6370 
total_req = 7132 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 7132 
Row_Bus_Util =  0.033194 
CoL_Bus_Util = 0.097425 
Either_Row_CoL_Bus_Util = 0.119391 
Issued_on_Two_Bus_Simul_Util = 0.011229 
issued_two_Eff = 0.094050 
queue_avg = 1.553569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.55357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64388 n_act=1235 n_pre=1219 n_ref_event=0 n_req=6390 n_rd=6136 n_rd_L2_A=0 n_write=0 n_wr_bk=1016 bw_util=0.0977
n_activity=22821 dram_eff=0.3134
bk0: 420a 70644i bk1: 416a 70918i bk2: 424a 70069i bk3: 428a 70672i bk4: 412a 69747i bk5: 412a 70450i bk6: 368a 69550i bk7: 368a 70510i bk8: 360a 70193i bk9: 360a 71019i bk10: 364a 69893i bk11: 364a 70916i bk12: 352a 70362i bk13: 360a 71057i bk14: 364a 70676i bk15: 364a 71193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806729
Row_Buffer_Locality_read = 0.816330
Row_Buffer_Locality_write = 0.574803
Bank_Level_Parallism = 2.552719
Bank_Level_Parallism_Col = 1.957880
Bank_Level_Parallism_Ready = 1.244407
write_to_read_ratio_blp_rw_average = 0.150982
GrpLevelPara = 1.625798 

BW Util details:
bwutil = 0.097698 
total_CMD = 73205 
util_bw = 7152 
Wasted_Col = 9159 
Wasted_Row = 3198 
Idle = 53696 

BW Util Bottlenecks: 
RCDc_limit = 8710 
RCDWRc_limit = 691 
WTRc_limit = 768 
RTWc_limit = 1776 
CCDLc_limit = 4140 
rwq = 0 
CCDLc_limit_alone = 3963 
WTRc_limit_alone = 715 
RTWc_limit_alone = 1652 

Commands details: 
total_CMD = 73205 
n_nop = 64388 
Read = 6136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1016 
n_act = 1235 
n_pre = 1219 
n_ref = 0 
n_req = 6390 
total_req = 7152 

Dual Bus Interface Util: 
issued_total_row = 2454 
issued_total_col = 7152 
Row_Bus_Util =  0.033522 
CoL_Bus_Util = 0.097698 
Either_Row_CoL_Bus_Util = 0.120443 
Issued_on_Two_Bus_Simul_Util = 0.010778 
issued_two_Eff = 0.089486 
queue_avg = 1.528775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.52878
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64369 n_act=1283 n_pre=1267 n_ref_event=0 n_req=6358 n_rd=6104 n_rd_L2_A=0 n_write=0 n_wr_bk=1016 bw_util=0.09726
n_activity=23033 dram_eff=0.3091
bk0: 416a 70337i bk1: 416a 71032i bk2: 424a 69991i bk3: 428a 70739i bk4: 408a 69814i bk5: 412a 70276i bk6: 364a 69836i bk7: 368a 70845i bk8: 360a 70019i bk9: 356a 70527i bk10: 364a 69980i bk11: 364a 70779i bk12: 352a 70301i bk13: 352a 71044i bk14: 360a 70680i bk15: 360a 70894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798207
Row_Buffer_Locality_read = 0.808322
Row_Buffer_Locality_write = 0.555118
Bank_Level_Parallism = 2.564774
Bank_Level_Parallism_Col = 1.930753
Bank_Level_Parallism_Ready = 1.258989
write_to_read_ratio_blp_rw_average = 0.150418
GrpLevelPara = 1.614938 

BW Util details:
bwutil = 0.097261 
total_CMD = 73205 
util_bw = 7120 
Wasted_Col = 9392 
Wasted_Row = 3195 
Idle = 53498 

BW Util Bottlenecks: 
RCDc_limit = 8999 
RCDWRc_limit = 682 
WTRc_limit = 826 
RTWc_limit = 1421 
CCDLc_limit = 4151 
rwq = 0 
CCDLc_limit_alone = 4007 
WTRc_limit_alone = 754 
RTWc_limit_alone = 1349 

Commands details: 
total_CMD = 73205 
n_nop = 64369 
Read = 6104 
Write = 0 
L2_Alloc = 0 
L2_WB = 1016 
n_act = 1283 
n_pre = 1267 
n_ref = 0 
n_req = 6358 
total_req = 7120 

Dual Bus Interface Util: 
issued_total_row = 2550 
issued_total_col = 7120 
Row_Bus_Util =  0.034834 
CoL_Bus_Util = 0.097261 
Either_Row_CoL_Bus_Util = 0.120702 
Issued_on_Two_Bus_Simul_Util = 0.011393 
issued_two_Eff = 0.094387 
queue_avg = 1.558623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.55862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64420 n_act=1249 n_pre=1233 n_ref_event=0 n_req=6371 n_rd=6116 n_rd_L2_A=0 n_write=0 n_wr_bk=1020 bw_util=0.09748
n_activity=23039 dram_eff=0.3097
bk0: 420a 70359i bk1: 416a 71161i bk2: 420a 69919i bk3: 420a 70559i bk4: 412a 69826i bk5: 408a 70255i bk6: 364a 70202i bk7: 364a 70632i bk8: 364a 70171i bk9: 364a 70838i bk10: 364a 70010i bk11: 368a 70495i bk12: 356a 70406i bk13: 352a 71119i bk14: 360a 70641i bk15: 364a 70954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803955
Row_Buffer_Locality_read = 0.812623
Row_Buffer_Locality_write = 0.596078
Bank_Level_Parallism = 2.586547
Bank_Level_Parallism_Col = 1.952587
Bank_Level_Parallism_Ready = 1.272001
write_to_read_ratio_blp_rw_average = 0.139800
GrpLevelPara = 1.604660 

BW Util details:
bwutil = 0.097480 
total_CMD = 73205 
util_bw = 7136 
Wasted_Col = 9140 
Wasted_Row = 3095 
Idle = 53834 

BW Util Bottlenecks: 
RCDc_limit = 8803 
RCDWRc_limit = 637 
WTRc_limit = 890 
RTWc_limit = 1232 
CCDLc_limit = 4298 
rwq = 0 
CCDLc_limit_alone = 4147 
WTRc_limit_alone = 789 
RTWc_limit_alone = 1182 

Commands details: 
total_CMD = 73205 
n_nop = 64420 
Read = 6116 
Write = 0 
L2_Alloc = 0 
L2_WB = 1020 
n_act = 1249 
n_pre = 1233 
n_ref = 0 
n_req = 6371 
total_req = 7136 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 7136 
Row_Bus_Util =  0.033905 
CoL_Bus_Util = 0.097480 
Either_Row_CoL_Bus_Util = 0.120005 
Issued_on_Two_Bus_Simul_Util = 0.011379 
issued_two_Eff = 0.094821 
queue_avg = 1.587296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.5873
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64465 n_act=1232 n_pre=1216 n_ref_event=0 n_req=6379 n_rd=6124 n_rd_L2_A=0 n_write=0 n_wr_bk=1020 bw_util=0.09759
n_activity=22778 dram_eff=0.3136
bk0: 420a 70753i bk1: 420a 70935i bk2: 424a 70065i bk3: 424a 70729i bk4: 412a 69764i bk5: 404a 70430i bk6: 364a 70225i bk7: 364a 70585i bk8: 368a 70196i bk9: 364a 70971i bk10: 364a 69499i bk11: 360a 70683i bk12: 356a 70445i bk13: 352a 71023i bk14: 360a 70318i bk15: 368a 71230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806866
Row_Buffer_Locality_read = 0.817113
Row_Buffer_Locality_write = 0.560784
Bank_Level_Parallism = 2.563327
Bank_Level_Parallism_Col = 1.976123
Bank_Level_Parallism_Ready = 1.282055
write_to_read_ratio_blp_rw_average = 0.145986
GrpLevelPara = 1.637152 

BW Util details:
bwutil = 0.097589 
total_CMD = 73205 
util_bw = 7144 
Wasted_Col = 8964 
Wasted_Row = 3323 
Idle = 53774 

BW Util Bottlenecks: 
RCDc_limit = 8499 
RCDWRc_limit = 652 
WTRc_limit = 904 
RTWc_limit = 1386 
CCDLc_limit = 4142 
rwq = 0 
CCDLc_limit_alone = 4003 
WTRc_limit_alone = 813 
RTWc_limit_alone = 1338 

Commands details: 
total_CMD = 73205 
n_nop = 64465 
Read = 6124 
Write = 0 
L2_Alloc = 0 
L2_WB = 1020 
n_act = 1232 
n_pre = 1216 
n_ref = 0 
n_req = 6379 
total_req = 7144 

Dual Bus Interface Util: 
issued_total_row = 2448 
issued_total_col = 7144 
Row_Bus_Util =  0.033440 
CoL_Bus_Util = 0.097589 
Either_Row_CoL_Bus_Util = 0.119391 
Issued_on_Two_Bus_Simul_Util = 0.011639 
issued_two_Eff = 0.097483 
queue_avg = 1.521426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.52143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64389 n_act=1240 n_pre=1224 n_ref_event=0 n_req=6399 n_rd=6144 n_rd_L2_A=0 n_write=0 n_wr_bk=1020 bw_util=0.09786
n_activity=22701 dram_eff=0.3156
bk0: 420a 70562i bk1: 420a 70921i bk2: 420a 70065i bk3: 428a 70599i bk4: 412a 69513i bk5: 416a 70267i bk6: 368a 69953i bk7: 368a 70586i bk8: 364a 70016i bk9: 364a 71059i bk10: 364a 69723i bk11: 368a 70671i bk12: 352a 70306i bk13: 356a 71099i bk14: 360a 70536i bk15: 364a 71307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806220
Row_Buffer_Locality_read = 0.815267
Row_Buffer_Locality_write = 0.588235
Bank_Level_Parallism = 2.614206
Bank_Level_Parallism_Col = 1.992471
Bank_Level_Parallism_Ready = 1.277080
write_to_read_ratio_blp_rw_average = 0.150364
GrpLevelPara = 1.616953 

BW Util details:
bwutil = 0.097862 
total_CMD = 73205 
util_bw = 7164 
Wasted_Col = 9093 
Wasted_Row = 3059 
Idle = 53889 

BW Util Bottlenecks: 
RCDc_limit = 8811 
RCDWRc_limit = 632 
WTRc_limit = 926 
RTWc_limit = 1744 
CCDLc_limit = 4262 
rwq = 0 
CCDLc_limit_alone = 4123 
WTRc_limit_alone = 878 
RTWc_limit_alone = 1653 

Commands details: 
total_CMD = 73205 
n_nop = 64389 
Read = 6144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1020 
n_act = 1240 
n_pre = 1224 
n_ref = 0 
n_req = 6399 
total_req = 7164 

Dual Bus Interface Util: 
issued_total_row = 2464 
issued_total_col = 7164 
Row_Bus_Util =  0.033659 
CoL_Bus_Util = 0.097862 
Either_Row_CoL_Bus_Util = 0.120429 
Issued_on_Two_Bus_Simul_Util = 0.011092 
issued_two_Eff = 0.092105 
queue_avg = 1.552899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.5529
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64397 n_act=1260 n_pre=1244 n_ref_event=0 n_req=6398 n_rd=6144 n_rd_L2_A=0 n_write=0 n_wr_bk=1016 bw_util=0.09781
n_activity=23089 dram_eff=0.3101
bk0: 420a 70326i bk1: 420a 71096i bk2: 420a 70139i bk3: 428a 70715i bk4: 416a 69654i bk5: 412a 70322i bk6: 368a 69837i bk7: 368a 70786i bk8: 364a 69781i bk9: 364a 70613i bk10: 368a 70035i bk11: 368a 70627i bk12: 352a 70512i bk13: 352a 71051i bk14: 360a 70594i bk15: 364a 71149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803063
Row_Buffer_Locality_read = 0.810384
Row_Buffer_Locality_write = 0.625984
Bank_Level_Parallism = 2.563580
Bank_Level_Parallism_Col = 1.941635
Bank_Level_Parallism_Ready = 1.259078
write_to_read_ratio_blp_rw_average = 0.145352
GrpLevelPara = 1.633100 

BW Util details:
bwutil = 0.097808 
total_CMD = 73205 
util_bw = 7160 
Wasted_Col = 9329 
Wasted_Row = 3187 
Idle = 53529 

BW Util Bottlenecks: 
RCDc_limit = 9082 
RCDWRc_limit = 544 
WTRc_limit = 753 
RTWc_limit = 1666 
CCDLc_limit = 4182 
rwq = 0 
CCDLc_limit_alone = 4043 
WTRc_limit_alone = 692 
RTWc_limit_alone = 1588 

Commands details: 
total_CMD = 73205 
n_nop = 64397 
Read = 6144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1016 
n_act = 1260 
n_pre = 1244 
n_ref = 0 
n_req = 6398 
total_req = 7160 

Dual Bus Interface Util: 
issued_total_row = 2504 
issued_total_col = 7160 
Row_Bus_Util =  0.034205 
CoL_Bus_Util = 0.097808 
Either_Row_CoL_Bus_Util = 0.120320 
Issued_on_Two_Bus_Simul_Util = 0.011693 
issued_two_Eff = 0.097184 
queue_avg = 1.601516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.60152
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64392 n_act=1255 n_pre=1239 n_ref_event=0 n_req=6357 n_rd=6100 n_rd_L2_A=0 n_write=0 n_wr_bk=1028 bw_util=0.09737
n_activity=23015 dram_eff=0.3097
bk0: 416a 70388i bk1: 420a 71044i bk2: 420a 69976i bk3: 420a 70415i bk4: 412a 69727i bk5: 408a 70165i bk6: 364a 69594i bk7: 360a 70745i bk8: 360a 69823i bk9: 364a 70851i bk10: 360a 70392i bk11: 364a 70590i bk12: 352a 70477i bk13: 356a 70982i bk14: 360a 70771i bk15: 364a 70997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802580
Row_Buffer_Locality_read = 0.812295
Row_Buffer_Locality_write = 0.571984
Bank_Level_Parallism = 2.594943
Bank_Level_Parallism_Col = 1.967180
Bank_Level_Parallism_Ready = 1.289843
write_to_read_ratio_blp_rw_average = 0.152157
GrpLevelPara = 1.610704 

BW Util details:
bwutil = 0.097370 
total_CMD = 73205 
util_bw = 7128 
Wasted_Col = 9283 
Wasted_Row = 3127 
Idle = 53667 

BW Util Bottlenecks: 
RCDc_limit = 8860 
RCDWRc_limit = 663 
WTRc_limit = 755 
RTWc_limit = 1411 
CCDLc_limit = 4220 
rwq = 0 
CCDLc_limit_alone = 4053 
WTRc_limit_alone = 672 
RTWc_limit_alone = 1327 

Commands details: 
total_CMD = 73205 
n_nop = 64392 
Read = 6100 
Write = 0 
L2_Alloc = 0 
L2_WB = 1028 
n_act = 1255 
n_pre = 1239 
n_ref = 0 
n_req = 6357 
total_req = 7128 

Dual Bus Interface Util: 
issued_total_row = 2494 
issued_total_col = 7128 
Row_Bus_Util =  0.034069 
CoL_Bus_Util = 0.097370 
Either_Row_CoL_Bus_Util = 0.120388 
Issued_on_Two_Bus_Simul_Util = 0.011051 
issued_two_Eff = 0.091796 
queue_avg = 1.611229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.61123
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64425 n_act=1222 n_pre=1206 n_ref_event=0 n_req=6377 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=1028 bw_util=0.09764
n_activity=22934 dram_eff=0.3117
bk0: 416a 70706i bk1: 424a 70924i bk2: 424a 70040i bk3: 420a 70591i bk4: 412a 69626i bk5: 416a 70326i bk6: 364a 69633i bk7: 360a 70468i bk8: 360a 70196i bk9: 360a 70893i bk10: 364a 70144i bk11: 364a 70487i bk12: 352a 70503i bk13: 356a 70936i bk14: 364a 70532i bk15: 364a 71256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808374
Row_Buffer_Locality_read = 0.817484
Row_Buffer_Locality_write = 0.591440
Bank_Level_Parallism = 2.566903
Bank_Level_Parallism_Col = 2.003950
Bank_Level_Parallism_Ready = 1.292390
write_to_read_ratio_blp_rw_average = 0.156749
GrpLevelPara = 1.642275 

BW Util details:
bwutil = 0.097644 
total_CMD = 73205 
util_bw = 7148 
Wasted_Col = 9135 
Wasted_Row = 3350 
Idle = 53572 

BW Util Bottlenecks: 
RCDc_limit = 8585 
RCDWRc_limit = 658 
WTRc_limit = 910 
RTWc_limit = 1777 
CCDLc_limit = 4290 
rwq = 0 
CCDLc_limit_alone = 4103 
WTRc_limit_alone = 831 
RTWc_limit_alone = 1669 

Commands details: 
total_CMD = 73205 
n_nop = 64425 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1028 
n_act = 1222 
n_pre = 1206 
n_ref = 0 
n_req = 6377 
total_req = 7148 

Dual Bus Interface Util: 
issued_total_row = 2428 
issued_total_col = 7148 
Row_Bus_Util =  0.033167 
CoL_Bus_Util = 0.097644 
Either_Row_CoL_Bus_Util = 0.119937 
Issued_on_Two_Bus_Simul_Util = 0.010874 
issued_two_Eff = 0.090661 
queue_avg = 1.593061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=1.59306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64402 n_act=1239 n_pre=1223 n_ref_event=0 n_req=6384 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=1024 bw_util=0.0977
n_activity=22799 dram_eff=0.3137
bk0: 416a 70625i bk1: 416a 70900i bk2: 424a 70005i bk3: 420a 70596i bk4: 412a 69873i bk5: 412a 70474i bk6: 368a 69486i bk7: 368a 70464i bk8: 360a 70080i bk9: 364a 70995i bk10: 364a 70146i bk11: 368a 70798i bk12: 352a 70449i bk13: 360a 71022i bk14: 364a 70526i bk15: 360a 71332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805921
Row_Buffer_Locality_read = 0.815601
Row_Buffer_Locality_write = 0.574219
Bank_Level_Parallism = 2.554685
Bank_Level_Parallism_Col = 1.961110
Bank_Level_Parallism_Ready = 1.254754
write_to_read_ratio_blp_rw_average = 0.146632
GrpLevelPara = 1.616045 

BW Util details:
bwutil = 0.097698 
total_CMD = 73205 
util_bw = 7152 
Wasted_Col = 9160 
Wasted_Row = 3218 
Idle = 53675 

BW Util Bottlenecks: 
RCDc_limit = 8721 
RCDWRc_limit = 638 
WTRc_limit = 760 
RTWc_limit = 1514 
CCDLc_limit = 4187 
rwq = 0 
CCDLc_limit_alone = 4018 
WTRc_limit_alone = 697 
RTWc_limit_alone = 1408 

Commands details: 
total_CMD = 73205 
n_nop = 64402 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 1024 
n_act = 1239 
n_pre = 1223 
n_ref = 0 
n_req = 6384 
total_req = 7152 

Dual Bus Interface Util: 
issued_total_row = 2462 
issued_total_col = 7152 
Row_Bus_Util =  0.033632 
CoL_Bus_Util = 0.097698 
Either_Row_CoL_Bus_Util = 0.120251 
Issued_on_Two_Bus_Simul_Util = 0.011078 
issued_two_Eff = 0.092128 
queue_avg = 1.510716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.51072
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64367 n_act=1265 n_pre=1249 n_ref_event=0 n_req=6377 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=1028 bw_util=0.09764
n_activity=22996 dram_eff=0.3108
bk0: 416a 70306i bk1: 416a 70989i bk2: 424a 70045i bk3: 424a 70705i bk4: 412a 69953i bk5: 412a 70463i bk6: 368a 69617i bk7: 364a 70653i bk8: 364a 69897i bk9: 356a 70517i bk10: 368a 70192i bk11: 368a 70582i bk12: 352a 70429i bk13: 356a 70978i bk14: 360a 70632i bk15: 360a 71038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801631
Row_Buffer_Locality_read = 0.809477
Row_Buffer_Locality_write = 0.614786
Bank_Level_Parallism = 2.571494
Bank_Level_Parallism_Col = 1.935218
Bank_Level_Parallism_Ready = 1.256715
write_to_read_ratio_blp_rw_average = 0.151994
GrpLevelPara = 1.628056 

BW Util details:
bwutil = 0.097644 
total_CMD = 73205 
util_bw = 7148 
Wasted_Col = 9419 
Wasted_Row = 3134 
Idle = 53504 

BW Util Bottlenecks: 
RCDc_limit = 9043 
RCDWRc_limit = 615 
WTRc_limit = 663 
RTWc_limit = 1674 
CCDLc_limit = 4040 
rwq = 0 
CCDLc_limit_alone = 3881 
WTRc_limit_alone = 585 
RTWc_limit_alone = 1593 

Commands details: 
total_CMD = 73205 
n_nop = 64367 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1028 
n_act = 1265 
n_pre = 1249 
n_ref = 0 
n_req = 6377 
total_req = 7148 

Dual Bus Interface Util: 
issued_total_row = 2514 
issued_total_col = 7148 
Row_Bus_Util =  0.034342 
CoL_Bus_Util = 0.097644 
Either_Row_CoL_Bus_Util = 0.120729 
Issued_on_Two_Bus_Simul_Util = 0.011256 
issued_two_Eff = 0.093234 
queue_avg = 1.624425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.62442
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64353 n_act=1264 n_pre=1248 n_ref_event=0 n_req=6372 n_rd=6116 n_rd_L2_A=0 n_write=0 n_wr_bk=1024 bw_util=0.09753
n_activity=23107 dram_eff=0.309
bk0: 420a 70500i bk1: 420a 71099i bk2: 420a 69951i bk3: 416a 70442i bk4: 412a 69797i bk5: 412a 70137i bk6: 364a 69723i bk7: 368a 70526i bk8: 360a 69828i bk9: 364a 70704i bk10: 368a 70089i bk11: 360a 70689i bk12: 352a 70459i bk13: 352a 71029i bk14: 364a 70308i bk15: 364a 70947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801632
Row_Buffer_Locality_read = 0.811969
Row_Buffer_Locality_write = 0.554688
Bank_Level_Parallism = 2.630653
Bank_Level_Parallism_Col = 2.015883
Bank_Level_Parallism_Ready = 1.312605
write_to_read_ratio_blp_rw_average = 0.152091
GrpLevelPara = 1.627717 

BW Util details:
bwutil = 0.097534 
total_CMD = 73205 
util_bw = 7140 
Wasted_Col = 9230 
Wasted_Row = 3178 
Idle = 53657 

BW Util Bottlenecks: 
RCDc_limit = 8915 
RCDWRc_limit = 724 
WTRc_limit = 853 
RTWc_limit = 1789 
CCDLc_limit = 4318 
rwq = 0 
CCDLc_limit_alone = 4135 
WTRc_limit_alone = 747 
RTWc_limit_alone = 1712 

Commands details: 
total_CMD = 73205 
n_nop = 64353 
Read = 6116 
Write = 0 
L2_Alloc = 0 
L2_WB = 1024 
n_act = 1264 
n_pre = 1248 
n_ref = 0 
n_req = 6372 
total_req = 7140 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 7140 
Row_Bus_Util =  0.034315 
CoL_Bus_Util = 0.097534 
Either_Row_CoL_Bus_Util = 0.120921 
Issued_on_Two_Bus_Simul_Util = 0.010928 
issued_two_Eff = 0.090375 
queue_avg = 1.675200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.6752
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64426 n_act=1237 n_pre=1221 n_ref_event=0 n_req=6364 n_rd=6108 n_rd_L2_A=0 n_write=0 n_wr_bk=1024 bw_util=0.09743
n_activity=22892 dram_eff=0.3115
bk0: 416a 70663i bk1: 420a 70892i bk2: 424a 70032i bk3: 416a 70516i bk4: 412a 69866i bk5: 412a 70480i bk6: 368a 69899i bk7: 356a 70674i bk8: 360a 69874i bk9: 368a 70926i bk10: 360a 69657i bk11: 360a 70446i bk12: 356a 70382i bk13: 352a 70984i bk14: 364a 70321i bk15: 364a 71100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805625
Row_Buffer_Locality_read = 0.816306
Row_Buffer_Locality_write = 0.550781
Bank_Level_Parallism = 2.614982
Bank_Level_Parallism_Col = 2.040045
Bank_Level_Parallism_Ready = 1.313096
write_to_read_ratio_blp_rw_average = 0.154488
GrpLevelPara = 1.656392 

BW Util details:
bwutil = 0.097425 
total_CMD = 73205 
util_bw = 7132 
Wasted_Col = 9034 
Wasted_Row = 3311 
Idle = 53728 

BW Util Bottlenecks: 
RCDc_limit = 8580 
RCDWRc_limit = 680 
WTRc_limit = 834 
RTWc_limit = 1821 
CCDLc_limit = 4155 
rwq = 0 
CCDLc_limit_alone = 3971 
WTRc_limit_alone = 750 
RTWc_limit_alone = 1721 

Commands details: 
total_CMD = 73205 
n_nop = 64426 
Read = 6108 
Write = 0 
L2_Alloc = 0 
L2_WB = 1024 
n_act = 1237 
n_pre = 1221 
n_ref = 0 
n_req = 6364 
total_req = 7132 

Dual Bus Interface Util: 
issued_total_row = 2458 
issued_total_col = 7132 
Row_Bus_Util =  0.033577 
CoL_Bus_Util = 0.097425 
Either_Row_CoL_Bus_Util = 0.119924 
Issued_on_Two_Bus_Simul_Util = 0.011078 
issued_two_Eff = 0.092380 
queue_avg = 1.598689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.59869
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64420 n_act=1239 n_pre=1223 n_ref_event=0 n_req=6396 n_rd=6140 n_rd_L2_A=0 n_write=0 n_wr_bk=1024 bw_util=0.09786
n_activity=22676 dram_eff=0.3159
bk0: 420a 70526i bk1: 424a 70840i bk2: 424a 70078i bk3: 420a 70543i bk4: 412a 69970i bk5: 412a 70486i bk6: 368a 69928i bk7: 368a 70568i bk8: 360a 69937i bk9: 364a 71057i bk10: 364a 69811i bk11: 364a 70966i bk12: 352a 70342i bk13: 360a 70965i bk14: 364a 70642i bk15: 364a 71274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806285
Row_Buffer_Locality_read = 0.816775
Row_Buffer_Locality_write = 0.554688
Bank_Level_Parallism = 2.567646
Bank_Level_Parallism_Col = 1.956216
Bank_Level_Parallism_Ready = 1.265634
write_to_read_ratio_blp_rw_average = 0.151537
GrpLevelPara = 1.619119 

BW Util details:
bwutil = 0.097862 
total_CMD = 73205 
util_bw = 7164 
Wasted_Col = 9112 
Wasted_Row = 3097 
Idle = 53832 

BW Util Bottlenecks: 
RCDc_limit = 8688 
RCDWRc_limit = 690 
WTRc_limit = 764 
RTWc_limit = 1561 
CCDLc_limit = 4338 
rwq = 0 
CCDLc_limit_alone = 4173 
WTRc_limit_alone = 692 
RTWc_limit_alone = 1468 

Commands details: 
total_CMD = 73205 
n_nop = 64420 
Read = 6140 
Write = 0 
L2_Alloc = 0 
L2_WB = 1024 
n_act = 1239 
n_pre = 1223 
n_ref = 0 
n_req = 6396 
total_req = 7164 

Dual Bus Interface Util: 
issued_total_row = 2462 
issued_total_col = 7164 
Row_Bus_Util =  0.033632 
CoL_Bus_Util = 0.097862 
Either_Row_CoL_Bus_Util = 0.120005 
Issued_on_Two_Bus_Simul_Util = 0.011488 
issued_two_Eff = 0.095731 
queue_avg = 1.512315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.51231
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64369 n_act=1278 n_pre=1262 n_ref_event=0 n_req=6378 n_rd=6124 n_rd_L2_A=0 n_write=0 n_wr_bk=1016 bw_util=0.09753
n_activity=23119 dram_eff=0.3088
bk0: 420a 70217i bk1: 420a 70939i bk2: 420a 70038i bk3: 420a 70624i bk4: 408a 69999i bk5: 412a 70312i bk6: 368a 69779i bk7: 372a 70722i bk8: 360a 69694i bk9: 364a 70492i bk10: 368a 69879i bk11: 364a 70774i bk12: 352a 70485i bk13: 352a 70984i bk14: 360a 70604i bk15: 364a 71052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799624
Row_Buffer_Locality_read = 0.809602
Row_Buffer_Locality_write = 0.559055
Bank_Level_Parallism = 2.578729
Bank_Level_Parallism_Col = 1.951610
Bank_Level_Parallism_Ready = 1.276331
write_to_read_ratio_blp_rw_average = 0.149032
GrpLevelPara = 1.609568 

BW Util details:
bwutil = 0.097534 
total_CMD = 73205 
util_bw = 7140 
Wasted_Col = 9502 
Wasted_Row = 3160 
Idle = 53403 

BW Util Bottlenecks: 
RCDc_limit = 9051 
RCDWRc_limit = 663 
WTRc_limit = 843 
RTWc_limit = 1609 
CCDLc_limit = 4212 
rwq = 0 
CCDLc_limit_alone = 4086 
WTRc_limit_alone = 776 
RTWc_limit_alone = 1550 

Commands details: 
total_CMD = 73205 
n_nop = 64369 
Read = 6124 
Write = 0 
L2_Alloc = 0 
L2_WB = 1016 
n_act = 1278 
n_pre = 1262 
n_ref = 0 
n_req = 6378 
total_req = 7140 

Dual Bus Interface Util: 
issued_total_row = 2540 
issued_total_col = 7140 
Row_Bus_Util =  0.034697 
CoL_Bus_Util = 0.097534 
Either_Row_CoL_Bus_Util = 0.120702 
Issued_on_Two_Bus_Simul_Util = 0.011529 
issued_two_Eff = 0.095518 
queue_avg = 1.612035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.61203
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64398 n_act=1264 n_pre=1248 n_ref_event=0 n_req=6382 n_rd=6132 n_rd_L2_A=0 n_write=0 n_wr_bk=1000 bw_util=0.09743
n_activity=22319 dram_eff=0.3195
bk0: 420a 70306i bk1: 420a 71237i bk2: 420a 69854i bk3: 420a 70771i bk4: 412a 69660i bk5: 416a 70331i bk6: 364a 69523i bk7: 364a 70569i bk8: 360a 69722i bk9: 364a 71034i bk10: 368a 70019i bk11: 360a 70387i bk12: 356a 69996i bk13: 360a 70968i bk14: 360a 70378i bk15: 368a 71114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801943
Row_Buffer_Locality_read = 0.812622
Row_Buffer_Locality_write = 0.540000
Bank_Level_Parallism = 2.681630
Bank_Level_Parallism_Col = 2.061964
Bank_Level_Parallism_Ready = 1.291083
write_to_read_ratio_blp_rw_average = 0.150131
GrpLevelPara = 1.642163 

BW Util details:
bwutil = 0.097425 
total_CMD = 73205 
util_bw = 7132 
Wasted_Col = 9047 
Wasted_Row = 3135 
Idle = 53891 

BW Util Bottlenecks: 
RCDc_limit = 8828 
RCDWRc_limit = 666 
WTRc_limit = 601 
RTWc_limit = 2229 
CCDLc_limit = 4291 
rwq = 0 
CCDLc_limit_alone = 4128 
WTRc_limit_alone = 561 
RTWc_limit_alone = 2106 

Commands details: 
total_CMD = 73205 
n_nop = 64398 
Read = 6132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1000 
n_act = 1264 
n_pre = 1248 
n_ref = 0 
n_req = 6382 
total_req = 7132 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 7132 
Row_Bus_Util =  0.034315 
CoL_Bus_Util = 0.097425 
Either_Row_CoL_Bus_Util = 0.120306 
Issued_on_Two_Bus_Simul_Util = 0.011434 
issued_two_Eff = 0.095038 
queue_avg = 1.607786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.60779
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64471 n_act=1248 n_pre=1232 n_ref_event=0 n_req=6362 n_rd=6116 n_rd_L2_A=0 n_write=0 n_wr_bk=984 bw_util=0.09699
n_activity=22386 dram_eff=0.3172
bk0: 420a 70683i bk1: 420a 70750i bk2: 424a 69831i bk3: 416a 70709i bk4: 412a 69755i bk5: 412a 70474i bk6: 364a 69820i bk7: 360a 70633i bk8: 360a 69740i bk9: 360a 71085i bk10: 364a 69936i bk11: 364a 70554i bk12: 356a 70490i bk13: 356a 70771i bk14: 364a 70350i bk15: 364a 71169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803835
Row_Buffer_Locality_read = 0.815239
Row_Buffer_Locality_write = 0.520325
Bank_Level_Parallism = 2.671075
Bank_Level_Parallism_Col = 2.047650
Bank_Level_Parallism_Ready = 1.345070
write_to_read_ratio_blp_rw_average = 0.145368
GrpLevelPara = 1.660745 

BW Util details:
bwutil = 0.096988 
total_CMD = 73205 
util_bw = 7100 
Wasted_Col = 8818 
Wasted_Row = 3135 
Idle = 54152 

BW Util Bottlenecks: 
RCDc_limit = 8445 
RCDWRc_limit = 673 
WTRc_limit = 763 
RTWc_limit = 1538 
CCDLc_limit = 3999 
rwq = 0 
CCDLc_limit_alone = 3870 
WTRc_limit_alone = 702 
RTWc_limit_alone = 1470 

Commands details: 
total_CMD = 73205 
n_nop = 64471 
Read = 6116 
Write = 0 
L2_Alloc = 0 
L2_WB = 984 
n_act = 1248 
n_pre = 1232 
n_ref = 0 
n_req = 6362 
total_req = 7100 

Dual Bus Interface Util: 
issued_total_row = 2480 
issued_total_col = 7100 
Row_Bus_Util =  0.033877 
CoL_Bus_Util = 0.096988 
Either_Row_CoL_Bus_Util = 0.119309 
Issued_on_Two_Bus_Simul_Util = 0.011557 
issued_two_Eff = 0.096863 
queue_avg = 1.581381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.58138
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64449 n_act=1244 n_pre=1228 n_ref_event=0 n_req=6373 n_rd=6124 n_rd_L2_A=0 n_write=0 n_wr_bk=996 bw_util=0.09726
n_activity=22510 dram_eff=0.3163
bk0: 420a 70550i bk1: 416a 70826i bk2: 424a 69886i bk3: 420a 70798i bk4: 412a 69801i bk5: 412a 70740i bk6: 368a 69717i bk7: 364a 70479i bk8: 360a 69946i bk9: 364a 70855i bk10: 364a 69807i bk11: 360a 70624i bk12: 356a 70304i bk13: 360a 71080i bk14: 360a 70449i bk15: 364a 71175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804802
Row_Buffer_Locality_read = 0.814500
Row_Buffer_Locality_write = 0.566265
Bank_Level_Parallism = 2.631864
Bank_Level_Parallism_Col = 2.016735
Bank_Level_Parallism_Ready = 1.293258
write_to_read_ratio_blp_rw_average = 0.149212
GrpLevelPara = 1.631070 

BW Util details:
bwutil = 0.097261 
total_CMD = 73205 
util_bw = 7120 
Wasted_Col = 9045 
Wasted_Row = 3067 
Idle = 53973 

BW Util Bottlenecks: 
RCDc_limit = 8757 
RCDWRc_limit = 582 
WTRc_limit = 610 
RTWc_limit = 1853 
CCDLc_limit = 4164 
rwq = 0 
CCDLc_limit_alone = 4019 
WTRc_limit_alone = 545 
RTWc_limit_alone = 1773 

Commands details: 
total_CMD = 73205 
n_nop = 64449 
Read = 6124 
Write = 0 
L2_Alloc = 0 
L2_WB = 996 
n_act = 1244 
n_pre = 1228 
n_ref = 0 
n_req = 6373 
total_req = 7120 

Dual Bus Interface Util: 
issued_total_row = 2472 
issued_total_col = 7120 
Row_Bus_Util =  0.033768 
CoL_Bus_Util = 0.097261 
Either_Row_CoL_Bus_Util = 0.119609 
Issued_on_Two_Bus_Simul_Util = 0.011420 
issued_two_Eff = 0.095477 
queue_avg = 1.558159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.55816
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64396 n_act=1265 n_pre=1249 n_ref_event=0 n_req=6380 n_rd=6132 n_rd_L2_A=0 n_write=0 n_wr_bk=992 bw_util=0.09732
n_activity=22866 dram_eff=0.3116
bk0: 420a 70464i bk1: 416a 70923i bk2: 420a 69986i bk3: 424a 70665i bk4: 412a 69972i bk5: 416a 70421i bk6: 364a 69686i bk7: 364a 70406i bk8: 360a 69941i bk9: 364a 70661i bk10: 368a 70093i bk11: 368a 70699i bk12: 356a 70280i bk13: 352a 70838i bk14: 364a 70811i bk15: 364a 71069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801724
Row_Buffer_Locality_read = 0.812296
Row_Buffer_Locality_write = 0.540323
Bank_Level_Parallism = 2.606318
Bank_Level_Parallism_Col = 1.975690
Bank_Level_Parallism_Ready = 1.293515
write_to_read_ratio_blp_rw_average = 0.144631
GrpLevelPara = 1.626504 

BW Util details:
bwutil = 0.097316 
total_CMD = 73205 
util_bw = 7124 
Wasted_Col = 9255 
Wasted_Row = 3091 
Idle = 53735 

BW Util Bottlenecks: 
RCDc_limit = 8907 
RCDWRc_limit = 679 
WTRc_limit = 936 
RTWc_limit = 1555 
CCDLc_limit = 4164 
rwq = 0 
CCDLc_limit_alone = 4022 
WTRc_limit_alone = 865 
RTWc_limit_alone = 1484 

Commands details: 
total_CMD = 73205 
n_nop = 64396 
Read = 6132 
Write = 0 
L2_Alloc = 0 
L2_WB = 992 
n_act = 1265 
n_pre = 1249 
n_ref = 0 
n_req = 6380 
total_req = 7124 

Dual Bus Interface Util: 
issued_total_row = 2514 
issued_total_col = 7124 
Row_Bus_Util =  0.034342 
CoL_Bus_Util = 0.097316 
Either_Row_CoL_Bus_Util = 0.120333 
Issued_on_Two_Bus_Simul_Util = 0.011324 
issued_two_Eff = 0.094108 
queue_avg = 1.572857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.57286
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64385 n_act=1249 n_pre=1233 n_ref_event=0 n_req=6384 n_rd=6132 n_rd_L2_A=0 n_write=0 n_wr_bk=1008 bw_util=0.09753
n_activity=22500 dram_eff=0.3173
bk0: 420a 70204i bk1: 420a 71130i bk2: 420a 70062i bk3: 424a 70765i bk4: 412a 70096i bk5: 416a 70229i bk6: 364a 70112i bk7: 364a 70479i bk8: 360a 69856i bk9: 364a 71020i bk10: 360a 69906i bk11: 364a 70521i bk12: 360a 70353i bk13: 360a 70866i bk14: 364a 70330i bk15: 360a 70989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804355
Row_Buffer_Locality_read = 0.812948
Row_Buffer_Locality_write = 0.595238
Bank_Level_Parallism = 2.620230
Bank_Level_Parallism_Col = 1.999560
Bank_Level_Parallism_Ready = 1.303221
write_to_read_ratio_blp_rw_average = 0.145066
GrpLevelPara = 1.626727 

BW Util details:
bwutil = 0.097534 
total_CMD = 73205 
util_bw = 7140 
Wasted_Col = 9104 
Wasted_Row = 3123 
Idle = 53838 

BW Util Bottlenecks: 
RCDc_limit = 8885 
RCDWRc_limit = 629 
WTRc_limit = 964 
RTWc_limit = 1417 
CCDLc_limit = 4150 
rwq = 0 
CCDLc_limit_alone = 3984 
WTRc_limit_alone = 887 
RTWc_limit_alone = 1328 

Commands details: 
total_CMD = 73205 
n_nop = 64385 
Read = 6132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1008 
n_act = 1249 
n_pre = 1233 
n_ref = 0 
n_req = 6384 
total_req = 7140 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 7140 
Row_Bus_Util =  0.033905 
CoL_Bus_Util = 0.097534 
Either_Row_CoL_Bus_Util = 0.120484 
Issued_on_Two_Bus_Simul_Util = 0.010956 
issued_two_Eff = 0.090930 
queue_avg = 1.600205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.6002
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64474 n_act=1229 n_pre=1213 n_ref_event=0 n_req=6377 n_rd=6124 n_rd_L2_A=0 n_write=0 n_wr_bk=1012 bw_util=0.09748
n_activity=22683 dram_eff=0.3146
bk0: 420a 70379i bk1: 416a 70768i bk2: 428a 69802i bk3: 420a 70695i bk4: 412a 69951i bk5: 416a 70449i bk6: 364a 70356i bk7: 364a 70656i bk8: 364a 69896i bk9: 360a 71001i bk10: 360a 70109i bk11: 360a 70645i bk12: 356a 70340i bk13: 356a 70839i bk14: 360a 70279i bk15: 368a 71188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807276
Row_Buffer_Locality_read = 0.816460
Row_Buffer_Locality_write = 0.584980
Bank_Level_Parallism = 2.607506
Bank_Level_Parallism_Col = 2.024400
Bank_Level_Parallism_Ready = 1.326794
write_to_read_ratio_blp_rw_average = 0.144383
GrpLevelPara = 1.643244 

BW Util details:
bwutil = 0.097480 
total_CMD = 73205 
util_bw = 7136 
Wasted_Col = 8893 
Wasted_Row = 3263 
Idle = 53913 

BW Util Bottlenecks: 
RCDc_limit = 8444 
RCDWRc_limit = 658 
WTRc_limit = 872 
RTWc_limit = 1381 
CCDLc_limit = 4005 
rwq = 0 
CCDLc_limit_alone = 3879 
WTRc_limit_alone = 815 
RTWc_limit_alone = 1312 

Commands details: 
total_CMD = 73205 
n_nop = 64474 
Read = 6124 
Write = 0 
L2_Alloc = 0 
L2_WB = 1012 
n_act = 1229 
n_pre = 1213 
n_ref = 0 
n_req = 6377 
total_req = 7136 

Dual Bus Interface Util: 
issued_total_row = 2442 
issued_total_col = 7136 
Row_Bus_Util =  0.033358 
CoL_Bus_Util = 0.097480 
Either_Row_CoL_Bus_Util = 0.119268 
Issued_on_Two_Bus_Simul_Util = 0.011570 
issued_two_Eff = 0.097011 
queue_avg = 1.579919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=1.57992
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64410 n_act=1252 n_pre=1236 n_ref_event=0 n_req=6397 n_rd=6144 n_rd_L2_A=0 n_write=0 n_wr_bk=1012 bw_util=0.09775
n_activity=22732 dram_eff=0.3148
bk0: 420a 70533i bk1: 416a 70823i bk2: 424a 70024i bk3: 428a 70621i bk4: 412a 69861i bk5: 416a 70577i bk6: 368a 69693i bk7: 368a 70554i bk8: 360a 69808i bk9: 360a 70851i bk10: 364a 69977i bk11: 360a 70742i bk12: 356a 70183i bk13: 360a 70964i bk14: 364a 70228i bk15: 368a 71123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804283
Row_Buffer_Locality_read = 0.813802
Row_Buffer_Locality_write = 0.573123
Bank_Level_Parallism = 2.628967
Bank_Level_Parallism_Col = 2.031246
Bank_Level_Parallism_Ready = 1.303941
write_to_read_ratio_blp_rw_average = 0.150883
GrpLevelPara = 1.656168 

BW Util details:
bwutil = 0.097753 
total_CMD = 73205 
util_bw = 7156 
Wasted_Col = 9053 
Wasted_Row = 3234 
Idle = 53762 

BW Util Bottlenecks: 
RCDc_limit = 8821 
RCDWRc_limit = 656 
WTRc_limit = 786 
RTWc_limit = 1718 
CCDLc_limit = 4076 
rwq = 0 
CCDLc_limit_alone = 3892 
WTRc_limit_alone = 711 
RTWc_limit_alone = 1609 

Commands details: 
total_CMD = 73205 
n_nop = 64410 
Read = 6144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1012 
n_act = 1252 
n_pre = 1236 
n_ref = 0 
n_req = 6397 
total_req = 7156 

Dual Bus Interface Util: 
issued_total_row = 2488 
issued_total_col = 7156 
Row_Bus_Util =  0.033987 
CoL_Bus_Util = 0.097753 
Either_Row_CoL_Bus_Util = 0.120142 
Issued_on_Two_Bus_Simul_Util = 0.011598 
issued_two_Eff = 0.096532 
queue_avg = 1.565549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.56555
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64385 n_act=1263 n_pre=1247 n_ref_event=0 n_req=6387 n_rd=6132 n_rd_L2_A=0 n_write=0 n_wr_bk=1020 bw_util=0.0977
n_activity=22818 dram_eff=0.3134
bk0: 420a 70369i bk1: 416a 71001i bk2: 424a 69920i bk3: 428a 70595i bk4: 408a 70248i bk5: 412a 70330i bk6: 368a 69884i bk7: 368a 70562i bk8: 360a 69883i bk9: 364a 70590i bk10: 364a 69900i bk11: 364a 70486i bk12: 352a 70202i bk13: 356a 70793i bk14: 360a 70659i bk15: 368a 71020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802255
Row_Buffer_Locality_read = 0.812296
Row_Buffer_Locality_write = 0.560784
Bank_Level_Parallism = 2.619802
Bank_Level_Parallism_Col = 1.992865
Bank_Level_Parallism_Ready = 1.313059
write_to_read_ratio_blp_rw_average = 0.147387
GrpLevelPara = 1.617795 

BW Util details:
bwutil = 0.097698 
total_CMD = 73205 
util_bw = 7152 
Wasted_Col = 9292 
Wasted_Row = 3109 
Idle = 53652 

BW Util Bottlenecks: 
RCDc_limit = 8828 
RCDWRc_limit = 702 
WTRc_limit = 1060 
RTWc_limit = 1359 
CCDLc_limit = 4278 
rwq = 0 
CCDLc_limit_alone = 4122 
WTRc_limit_alone = 972 
RTWc_limit_alone = 1291 

Commands details: 
total_CMD = 73205 
n_nop = 64385 
Read = 6132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1020 
n_act = 1263 
n_pre = 1247 
n_ref = 0 
n_req = 6387 
total_req = 7152 

Dual Bus Interface Util: 
issued_total_row = 2510 
issued_total_col = 7152 
Row_Bus_Util =  0.034287 
CoL_Bus_Util = 0.097698 
Either_Row_CoL_Bus_Util = 0.120484 
Issued_on_Two_Bus_Simul_Util = 0.011502 
issued_two_Eff = 0.095465 
queue_avg = 1.587719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=1.58772
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64393 n_act=1245 n_pre=1229 n_ref_event=0 n_req=6379 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=1004 bw_util=0.09743
n_activity=22513 dram_eff=0.3168
bk0: 420a 70305i bk1: 420a 71120i bk2: 420a 70031i bk3: 420a 70752i bk4: 412a 69799i bk5: 412a 70164i bk6: 364a 70034i bk7: 368a 70689i bk8: 364a 70059i bk9: 360a 71131i bk10: 360a 70049i bk11: 364a 70252i bk12: 356a 70121i bk13: 360a 71020i bk14: 364a 70351i bk15: 364a 71135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804828
Row_Buffer_Locality_read = 0.813642
Row_Buffer_Locality_write = 0.589641
Bank_Level_Parallism = 2.597016
Bank_Level_Parallism_Col = 1.991318
Bank_Level_Parallism_Ready = 1.292485
write_to_read_ratio_blp_rw_average = 0.141532
GrpLevelPara = 1.609869 

BW Util details:
bwutil = 0.097425 
total_CMD = 73205 
util_bw = 7132 
Wasted_Col = 9213 
Wasted_Row = 3157 
Idle = 53703 

BW Util Bottlenecks: 
RCDc_limit = 8752 
RCDWRc_limit = 632 
WTRc_limit = 729 
RTWc_limit = 1628 
CCDLc_limit = 4077 
rwq = 0 
CCDLc_limit_alone = 3978 
WTRc_limit_alone = 699 
RTWc_limit_alone = 1559 

Commands details: 
total_CMD = 73205 
n_nop = 64393 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 1004 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 6379 
total_req = 7132 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 7132 
Row_Bus_Util =  0.033796 
CoL_Bus_Util = 0.097425 
Either_Row_CoL_Bus_Util = 0.120374 
Issued_on_Two_Bus_Simul_Util = 0.010846 
issued_two_Eff = 0.090104 
queue_avg = 1.597350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.59735
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64529 n_act=1227 n_pre=1211 n_ref_event=0 n_req=6373 n_rd=6124 n_rd_L2_A=0 n_write=0 n_wr_bk=996 bw_util=0.09726
n_activity=22683 dram_eff=0.3139
bk0: 420a 70666i bk1: 420a 70795i bk2: 424a 69914i bk3: 424a 70681i bk4: 412a 69446i bk5: 412a 70469i bk6: 364a 70028i bk7: 364a 70883i bk8: 364a 69668i bk9: 360a 71150i bk10: 360a 70248i bk11: 368a 70521i bk12: 352a 70305i bk13: 356a 70839i bk14: 360a 70385i bk15: 364a 71137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807469
Row_Buffer_Locality_read = 0.815643
Row_Buffer_Locality_write = 0.606426
Bank_Level_Parallism = 2.628408
Bank_Level_Parallism_Col = 2.019741
Bank_Level_Parallism_Ready = 1.317837
write_to_read_ratio_blp_rw_average = 0.148240
GrpLevelPara = 1.639393 

BW Util details:
bwutil = 0.097261 
total_CMD = 73205 
util_bw = 7120 
Wasted_Col = 8951 
Wasted_Row = 3149 
Idle = 53985 

BW Util Bottlenecks: 
RCDc_limit = 8473 
RCDWRc_limit = 633 
WTRc_limit = 641 
RTWc_limit = 1678 
CCDLc_limit = 4037 
rwq = 0 
CCDLc_limit_alone = 3931 
WTRc_limit_alone = 603 
RTWc_limit_alone = 1610 

Commands details: 
total_CMD = 73205 
n_nop = 64529 
Read = 6124 
Write = 0 
L2_Alloc = 0 
L2_WB = 996 
n_act = 1227 
n_pre = 1211 
n_ref = 0 
n_req = 6373 
total_req = 7120 

Dual Bus Interface Util: 
issued_total_row = 2438 
issued_total_col = 7120 
Row_Bus_Util =  0.033304 
CoL_Bus_Util = 0.097261 
Either_Row_CoL_Bus_Util = 0.118516 
Issued_on_Two_Bus_Simul_Util = 0.012048 
issued_two_Eff = 0.101660 
queue_avg = 1.609671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=1.60967
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64408 n_act=1238 n_pre=1222 n_ref_event=0 n_req=6385 n_rd=6132 n_rd_L2_A=0 n_write=0 n_wr_bk=1012 bw_util=0.09759
n_activity=22681 dram_eff=0.315
bk0: 420a 70618i bk1: 420a 70775i bk2: 420a 69966i bk3: 420a 70726i bk4: 412a 69792i bk5: 408a 70604i bk6: 368a 69604i bk7: 368a 70652i bk8: 364a 70284i bk9: 360a 70855i bk10: 364a 69875i bk11: 364a 70566i bk12: 356a 70322i bk13: 360a 71161i bk14: 364a 70423i bk15: 364a 71083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806108
Row_Buffer_Locality_read = 0.814579
Row_Buffer_Locality_write = 0.600791
Bank_Level_Parallism = 2.593151
Bank_Level_Parallism_Col = 1.985735
Bank_Level_Parallism_Ready = 1.310050
write_to_read_ratio_blp_rw_average = 0.144721
GrpLevelPara = 1.614215 

BW Util details:
bwutil = 0.097589 
total_CMD = 73205 
util_bw = 7144 
Wasted_Col = 9172 
Wasted_Row = 3104 
Idle = 53785 

BW Util Bottlenecks: 
RCDc_limit = 8866 
RCDWRc_limit = 613 
WTRc_limit = 657 
RTWc_limit = 1535 
CCDLc_limit = 4237 
rwq = 0 
CCDLc_limit_alone = 4079 
WTRc_limit_alone = 565 
RTWc_limit_alone = 1469 

Commands details: 
total_CMD = 73205 
n_nop = 64408 
Read = 6132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1012 
n_act = 1238 
n_pre = 1222 
n_ref = 0 
n_req = 6385 
total_req = 7144 

Dual Bus Interface Util: 
issued_total_row = 2460 
issued_total_col = 7144 
Row_Bus_Util =  0.033604 
CoL_Bus_Util = 0.097589 
Either_Row_CoL_Bus_Util = 0.120169 
Issued_on_Two_Bus_Simul_Util = 0.011024 
issued_two_Eff = 0.091736 
queue_avg = 1.573281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.57328
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64428 n_act=1270 n_pre=1254 n_ref_event=0 n_req=6369 n_rd=6116 n_rd_L2_A=0 n_write=0 n_wr_bk=1012 bw_util=0.09737
n_activity=22579 dram_eff=0.3157
bk0: 420a 70497i bk1: 416a 70895i bk2: 424a 70018i bk3: 420a 70671i bk4: 412a 69993i bk5: 408a 70350i bk6: 368a 69615i bk7: 372a 70515i bk8: 360a 69966i bk9: 360a 70661i bk10: 364a 69970i bk11: 364a 70638i bk12: 352a 70217i bk13: 352a 70935i bk14: 360a 70769i bk15: 364a 70981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800597
Row_Buffer_Locality_read = 0.810988
Row_Buffer_Locality_write = 0.549407
Bank_Level_Parallism = 2.626160
Bank_Level_Parallism_Col = 1.981338
Bank_Level_Parallism_Ready = 1.278620
write_to_read_ratio_blp_rw_average = 0.158075
GrpLevelPara = 1.634003 

BW Util details:
bwutil = 0.097370 
total_CMD = 73205 
util_bw = 7128 
Wasted_Col = 9224 
Wasted_Row = 3052 
Idle = 53801 

BW Util Bottlenecks: 
RCDc_limit = 8751 
RCDWRc_limit = 711 
WTRc_limit = 691 
RTWc_limit = 1711 
CCDLc_limit = 4283 
rwq = 0 
CCDLc_limit_alone = 4150 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1638 

Commands details: 
total_CMD = 73205 
n_nop = 64428 
Read = 6116 
Write = 0 
L2_Alloc = 0 
L2_WB = 1012 
n_act = 1270 
n_pre = 1254 
n_ref = 0 
n_req = 6369 
total_req = 7128 

Dual Bus Interface Util: 
issued_total_row = 2524 
issued_total_col = 7128 
Row_Bus_Util =  0.034479 
CoL_Bus_Util = 0.097370 
Either_Row_CoL_Bus_Util = 0.119896 
Issued_on_Two_Bus_Simul_Util = 0.011953 
issued_two_Eff = 0.099692 
queue_avg = 1.573212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.57321
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64416 n_act=1247 n_pre=1231 n_ref_event=0 n_req=6373 n_rd=6124 n_rd_L2_A=0 n_write=0 n_wr_bk=996 bw_util=0.09726
n_activity=22538 dram_eff=0.3159
bk0: 420a 70346i bk1: 416a 71104i bk2: 420a 69922i bk3: 420a 70808i bk4: 416a 69862i bk5: 408a 70011i bk6: 364a 70277i bk7: 368a 70601i bk8: 360a 70151i bk9: 364a 71103i bk10: 360a 69545i bk11: 360a 70530i bk12: 360a 70137i bk13: 360a 70992i bk14: 364a 70298i bk15: 364a 71021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804331
Row_Buffer_Locality_read = 0.813521
Row_Buffer_Locality_write = 0.578313
Bank_Level_Parallism = 2.614978
Bank_Level_Parallism_Col = 2.011347
Bank_Level_Parallism_Ready = 1.305197
write_to_read_ratio_blp_rw_average = 0.148008
GrpLevelPara = 1.629929 

BW Util details:
bwutil = 0.097261 
total_CMD = 73205 
util_bw = 7120 
Wasted_Col = 9155 
Wasted_Row = 3207 
Idle = 53723 

BW Util Bottlenecks: 
RCDc_limit = 8847 
RCDWRc_limit = 586 
WTRc_limit = 643 
RTWc_limit = 1818 
CCDLc_limit = 4079 
rwq = 0 
CCDLc_limit_alone = 3939 
WTRc_limit_alone = 610 
RTWc_limit_alone = 1711 

Commands details: 
total_CMD = 73205 
n_nop = 64416 
Read = 6124 
Write = 0 
L2_Alloc = 0 
L2_WB = 996 
n_act = 1247 
n_pre = 1231 
n_ref = 0 
n_req = 6373 
total_req = 7120 

Dual Bus Interface Util: 
issued_total_row = 2478 
issued_total_col = 7120 
Row_Bus_Util =  0.033850 
CoL_Bus_Util = 0.097261 
Either_Row_CoL_Bus_Util = 0.120060 
Issued_on_Two_Bus_Simul_Util = 0.011051 
issued_two_Eff = 0.092047 
queue_avg = 1.603415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.60342
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64490 n_act=1238 n_pre=1222 n_ref_event=0 n_req=6384 n_rd=6136 n_rd_L2_A=0 n_write=0 n_wr_bk=992 bw_util=0.09737
n_activity=22671 dram_eff=0.3144
bk0: 420a 70661i bk1: 420a 70770i bk2: 424a 69988i bk3: 424a 70667i bk4: 416a 69745i bk5: 412a 70190i bk6: 364a 70228i bk7: 364a 70761i bk8: 368a 69808i bk9: 364a 71041i bk10: 360a 69747i bk11: 360a 70661i bk12: 360a 70283i bk13: 356a 70878i bk14: 360a 70256i bk15: 364a 71097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806078
Row_Buffer_Locality_read = 0.815841
Row_Buffer_Locality_write = 0.564516
Bank_Level_Parallism = 2.635060
Bank_Level_Parallism_Col = 2.034562
Bank_Level_Parallism_Ready = 1.310466
write_to_read_ratio_blp_rw_average = 0.145592
GrpLevelPara = 1.644346 

BW Util details:
bwutil = 0.097370 
total_CMD = 73205 
util_bw = 7128 
Wasted_Col = 8939 
Wasted_Row = 3243 
Idle = 53895 

BW Util Bottlenecks: 
RCDc_limit = 8610 
RCDWRc_limit = 628 
WTRc_limit = 817 
RTWc_limit = 1554 
CCDLc_limit = 4031 
rwq = 0 
CCDLc_limit_alone = 3867 
WTRc_limit_alone = 728 
RTWc_limit_alone = 1479 

Commands details: 
total_CMD = 73205 
n_nop = 64490 
Read = 6136 
Write = 0 
L2_Alloc = 0 
L2_WB = 992 
n_act = 1238 
n_pre = 1222 
n_ref = 0 
n_req = 6384 
total_req = 7128 

Dual Bus Interface Util: 
issued_total_row = 2460 
issued_total_col = 7128 
Row_Bus_Util =  0.033604 
CoL_Bus_Util = 0.097370 
Either_Row_CoL_Bus_Util = 0.119049 
Issued_on_Two_Bus_Simul_Util = 0.011925 
issued_two_Eff = 0.100172 
queue_avg = 1.586271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=1.58627
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64429 n_act=1241 n_pre=1225 n_ref_event=0 n_req=6383 n_rd=6136 n_rd_L2_A=0 n_write=0 n_wr_bk=988 bw_util=0.09732
n_activity=22600 dram_eff=0.3152
bk0: 420a 70465i bk1: 416a 70859i bk2: 424a 69810i bk3: 424a 70700i bk4: 412a 69730i bk5: 412a 70634i bk6: 368a 69948i bk7: 368a 70693i bk8: 360a 70176i bk9: 360a 70980i bk10: 364a 69709i bk11: 364a 70705i bk12: 356a 70308i bk13: 360a 71150i bk14: 364a 70381i bk15: 364a 71018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805577
Row_Buffer_Locality_read = 0.814863
Row_Buffer_Locality_write = 0.574899
Bank_Level_Parallism = 2.597917
Bank_Level_Parallism_Col = 1.988132
Bank_Level_Parallism_Ready = 1.262353
write_to_read_ratio_blp_rw_average = 0.153384
GrpLevelPara = 1.619906 

BW Util details:
bwutil = 0.097316 
total_CMD = 73205 
util_bw = 7124 
Wasted_Col = 9112 
Wasted_Row = 3163 
Idle = 53806 

BW Util Bottlenecks: 
RCDc_limit = 8810 
RCDWRc_limit = 601 
WTRc_limit = 629 
RTWc_limit = 1913 
CCDLc_limit = 4272 
rwq = 0 
CCDLc_limit_alone = 4123 
WTRc_limit_alone = 593 
RTWc_limit_alone = 1800 

Commands details: 
total_CMD = 73205 
n_nop = 64429 
Read = 6136 
Write = 0 
L2_Alloc = 0 
L2_WB = 988 
n_act = 1241 
n_pre = 1225 
n_ref = 0 
n_req = 6383 
total_req = 7124 

Dual Bus Interface Util: 
issued_total_row = 2466 
issued_total_col = 7124 
Row_Bus_Util =  0.033686 
CoL_Bus_Util = 0.097316 
Either_Row_CoL_Bus_Util = 0.119883 
Issued_on_Two_Bus_Simul_Util = 0.011119 
issued_two_Eff = 0.092753 
queue_avg = 1.573403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.5734
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73205 n_nop=64389 n_act=1270 n_pre=1254 n_ref_event=0 n_req=6397 n_rd=6144 n_rd_L2_A=0 n_write=0 n_wr_bk=1012 bw_util=0.09775
n_activity=22758 dram_eff=0.3144
bk0: 420a 70409i bk1: 416a 70971i bk2: 424a 69871i bk3: 428a 70641i bk4: 412a 70003i bk5: 412a 70336i bk6: 368a 70065i bk7: 368a 70808i bk8: 360a 70121i bk9: 364a 70630i bk10: 364a 69466i bk11: 368a 70706i bk12: 356a 70284i bk13: 356a 70948i bk14: 364a 70532i bk15: 364a 70955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801469
Row_Buffer_Locality_read = 0.812012
Row_Buffer_Locality_write = 0.545455
Bank_Level_Parallism = 2.604900
Bank_Level_Parallism_Col = 1.983319
Bank_Level_Parallism_Ready = 1.270542
write_to_read_ratio_blp_rw_average = 0.152690
GrpLevelPara = 1.623304 

BW Util details:
bwutil = 0.097753 
total_CMD = 73205 
util_bw = 7156 
Wasted_Col = 9241 
Wasted_Row = 3155 
Idle = 53653 

BW Util Bottlenecks: 
RCDc_limit = 8852 
RCDWRc_limit = 717 
WTRc_limit = 792 
RTWc_limit = 1732 
CCDLc_limit = 4240 
rwq = 0 
CCDLc_limit_alone = 4080 
WTRc_limit_alone = 723 
RTWc_limit_alone = 1641 

Commands details: 
total_CMD = 73205 
n_nop = 64389 
Read = 6144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1012 
n_act = 1270 
n_pre = 1254 
n_ref = 0 
n_req = 6397 
total_req = 7156 

Dual Bus Interface Util: 
issued_total_row = 2524 
issued_total_col = 7156 
Row_Bus_Util =  0.034479 
CoL_Bus_Util = 0.097753 
Either_Row_CoL_Bus_Util = 0.120429 
Issued_on_Two_Bus_Simul_Util = 0.011802 
issued_two_Eff = 0.098004 
queue_avg = 1.577502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.5775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 827, Reservation_fails = 133
L2_cache_bank[1]: Access = 13824, Miss = 5604, Miss_rate = 0.405, Pending_hits = 859, Reservation_fails = 0
L2_cache_bank[2]: Access = 13824, Miss = 5616, Miss_rate = 0.406, Pending_hits = 778, Reservation_fails = 34
L2_cache_bank[3]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 805, Reservation_fails = 0
L2_cache_bank[4]: Access = 13824, Miss = 5624, Miss_rate = 0.407, Pending_hits = 812, Reservation_fails = 32
L2_cache_bank[5]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 814, Reservation_fails = 0
L2_cache_bank[6]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 848, Reservation_fails = 43
L2_cache_bank[7]: Access = 13824, Miss = 5604, Miss_rate = 0.405, Pending_hits = 834, Reservation_fails = 0
L2_cache_bank[8]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 827, Reservation_fails = 98
L2_cache_bank[9]: Access = 13824, Miss = 5616, Miss_rate = 0.406, Pending_hits = 853, Reservation_fails = 0
L2_cache_bank[10]: Access = 13824, Miss = 5624, Miss_rate = 0.407, Pending_hits = 799, Reservation_fails = 35
L2_cache_bank[11]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 804, Reservation_fails = 0
L2_cache_bank[12]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 818, Reservation_fails = 23
L2_cache_bank[13]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 814, Reservation_fails = 0
L2_cache_bank[14]: Access = 13824, Miss = 5640, Miss_rate = 0.408, Pending_hits = 832, Reservation_fails = 78
L2_cache_bank[15]: Access = 13824, Miss = 5624, Miss_rate = 0.407, Pending_hits = 821, Reservation_fails = 0
L2_cache_bank[16]: Access = 13824, Miss = 5612, Miss_rate = 0.406, Pending_hits = 846, Reservation_fails = 83
L2_cache_bank[17]: Access = 13824, Miss = 5608, Miss_rate = 0.406, Pending_hits = 857, Reservation_fails = 0
L2_cache_bank[18]: Access = 13824, Miss = 5612, Miss_rate = 0.406, Pending_hits = 797, Reservation_fails = 31
L2_cache_bank[19]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 812, Reservation_fails = 24
L2_cache_bank[20]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 810, Reservation_fails = 7
L2_cache_bank[21]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 797, Reservation_fails = 0
L2_cache_bank[22]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 832, Reservation_fails = 79
L2_cache_bank[23]: Access = 13824, Miss = 5608, Miss_rate = 0.406, Pending_hits = 825, Reservation_fails = 0
L2_cache_bank[24]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 819, Reservation_fails = 78
L2_cache_bank[25]: Access = 13824, Miss = 5608, Miss_rate = 0.406, Pending_hits = 853, Reservation_fails = 0
L2_cache_bank[26]: Access = 13824, Miss = 5612, Miss_rate = 0.406, Pending_hits = 806, Reservation_fails = 31
L2_cache_bank[27]: Access = 13824, Miss = 5616, Miss_rate = 0.406, Pending_hits = 811, Reservation_fails = 37
L2_cache_bank[28]: Access = 13824, Miss = 5624, Miss_rate = 0.407, Pending_hits = 820, Reservation_fails = 0
L2_cache_bank[29]: Access = 13824, Miss = 5636, Miss_rate = 0.408, Pending_hits = 802, Reservation_fails = 0
L2_cache_bank[30]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 830, Reservation_fails = 68
L2_cache_bank[31]: Access = 13824, Miss = 5616, Miss_rate = 0.406, Pending_hits = 839, Reservation_fails = 0
L2_cache_bank[32]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 772, Reservation_fails = 76
L2_cache_bank[33]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 803, Reservation_fails = 8
L2_cache_bank[34]: Access = 13824, Miss = 5608, Miss_rate = 0.406, Pending_hits = 811, Reservation_fails = 202
L2_cache_bank[35]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 808, Reservation_fails = 0
L2_cache_bank[36]: Access = 13824, Miss = 5612, Miss_rate = 0.406, Pending_hits = 862, Reservation_fails = 25
L2_cache_bank[37]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 818, Reservation_fails = 0
L2_cache_bank[38]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 786, Reservation_fails = 11
L2_cache_bank[39]: Access = 13824, Miss = 5624, Miss_rate = 0.407, Pending_hits = 825, Reservation_fails = 0
L2_cache_bank[40]: Access = 13824, Miss = 5640, Miss_rate = 0.408, Pending_hits = 787, Reservation_fails = 76
L2_cache_bank[41]: Access = 13824, Miss = 5612, Miss_rate = 0.406, Pending_hits = 819, Reservation_fails = 12
L2_cache_bank[42]: Access = 13824, Miss = 5616, Miss_rate = 0.406, Pending_hits = 817, Reservation_fails = 239
L2_cache_bank[43]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 814, Reservation_fails = 0
L2_cache_bank[44]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 864, Reservation_fails = 21
L2_cache_bank[45]: Access = 13824, Miss = 5636, Miss_rate = 0.408, Pending_hits = 825, Reservation_fails = 0
L2_cache_bank[46]: Access = 13824, Miss = 5636, Miss_rate = 0.408, Pending_hits = 782, Reservation_fails = 11
L2_cache_bank[47]: Access = 13824, Miss = 5616, Miss_rate = 0.406, Pending_hits = 819, Reservation_fails = 0
L2_cache_bank[48]: Access = 13824, Miss = 5640, Miss_rate = 0.408, Pending_hits = 781, Reservation_fails = 110
L2_cache_bank[49]: Access = 13824, Miss = 5608, Miss_rate = 0.406, Pending_hits = 807, Reservation_fails = 9
L2_cache_bank[50]: Access = 13824, Miss = 5608, Miss_rate = 0.406, Pending_hits = 834, Reservation_fails = 156
L2_cache_bank[51]: Access = 13824, Miss = 5636, Miss_rate = 0.408, Pending_hits = 796, Reservation_fails = 0
L2_cache_bank[52]: Access = 13824, Miss = 5624, Miss_rate = 0.407, Pending_hits = 877, Reservation_fails = 60
L2_cache_bank[53]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 824, Reservation_fails = 0
L2_cache_bank[54]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 792, Reservation_fails = 12
L2_cache_bank[55]: Access = 13824, Miss = 5608, Miss_rate = 0.406, Pending_hits = 829, Reservation_fails = 0
L2_cache_bank[56]: Access = 13824, Miss = 5628, Miss_rate = 0.407, Pending_hits = 777, Reservation_fails = 93
L2_cache_bank[57]: Access = 13824, Miss = 5616, Miss_rate = 0.406, Pending_hits = 804, Reservation_fails = 6
L2_cache_bank[58]: Access = 13824, Miss = 5624, Miss_rate = 0.407, Pending_hits = 830, Reservation_fails = 195
L2_cache_bank[59]: Access = 13824, Miss = 5632, Miss_rate = 0.407, Pending_hits = 809, Reservation_fails = 0
L2_cache_bank[60]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 877, Reservation_fails = 100
L2_cache_bank[61]: Access = 13824, Miss = 5636, Miss_rate = 0.408, Pending_hits = 808, Reservation_fails = 0
L2_cache_bank[62]: Access = 13824, Miss = 5644, Miss_rate = 0.408, Pending_hits = 783, Reservation_fails = 4
L2_cache_bank[63]: Access = 13824, Miss = 5620, Miss_rate = 0.407, Pending_hits = 837, Reservation_fails = 0
L2_total_cache_accesses = 884736
L2_total_cache_misses = 359872
L2_total_cache_miss_rate = 0.4068
L2_total_cache_pending_hits = 52378
L2_total_cache_reservation_fails = 2340
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 147024
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122880
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 720896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2340
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.031
average_pipeline_duty_cycle=3701.898682
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803168
	Total NON REG=254208
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804928
	Total NON REG=254208
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807456
	Total NON REG=254208
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805248
	Total NON REG=254208
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802624
	Total NON REG=254208
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803968
	Total NON REG=254208
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807072
	Total NON REG=254208
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809024
	Total NON REG=254208
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805664
	Total NON REG=254208
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807872
	Total NON REG=254208
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806368
	Total NON REG=254208
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804192
	Total NON REG=254208
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808800
	Total NON REG=254208
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806176
	Total NON REG=254208
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807072
	Total NON REG=254208
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806496
	Total NON REG=254208
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803744
	Total NON REG=254208
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806336
	Total NON REG=254208
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806400
	Total NON REG=254208
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807232
	Total NON REG=254208
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809376
	Total NON REG=254208
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808096
	Total NON REG=254208
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803936
	Total NON REG=254208
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807136
	Total NON REG=254208
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1811200
	Total NON REG=254208
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807296
	Total NON REG=254208
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806752
	Total NON REG=254208
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805216
	Total NON REG=254208
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805280
	Total NON REG=254208
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806848
	Total NON REG=254208
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804288
	Total NON REG=254208
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806912
	Total NON REG=254208
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805696
	Total NON REG=254208
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805056
	Total NON REG=254208
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806688
	Total NON REG=254208
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806816
	Total NON REG=254208
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806784
	Total NON REG=254208
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807552
	Total NON REG=254208
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809856
	Total NON REG=254208
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806784
	Total NON REG=254208
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805600
	Total NON REG=254208
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808544
	Total NON REG=254208
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807136
	Total NON REG=254208
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807136
	Total NON REG=254208
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804800
	Total NON REG=254208
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804640
	Total NON REG=254208
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807936
	Total NON REG=254208
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808704
	Total NON REG=254208
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805856
	Total NON REG=254208
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805056
	Total NON REG=254208
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807776
	Total NON REG=254208
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808384
	Total NON REG=254208
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805440
	Total NON REG=254208
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807456
	Total NON REG=254208
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809120
	Total NON REG=254208
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808704
	Total NON REG=254208
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806720
	Total NON REG=254208
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807648
	Total NON REG=254208
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805728
	Total NON REG=254208
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807808
	Total NON REG=254208
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808256
	Total NON REG=254208
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805792
	Total NON REG=254208
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805888
	Total NON REG=254208
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804672
	Total NON REG=254208
core 64:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3062336
	Total NON REG=495616
core 65:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3078624
	Total NON REG=495616
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3079008
	Total NON REG=495616
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3068480
	Total NON REG=495616
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3073760
	Total NON REG=495616
core 69:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3072416
	Total NON REG=495616
core 70:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3069280
	Total NON REG=495616
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3079264
	Total NON REG=495616
core 72:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3074048
	Total NON REG=495616
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3076000
	Total NON REG=495616
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3079840
	Total NON REG=495616
core 75:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3079776
	Total NON REG=495616
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3077216
	Total NON REG=495616
core 77:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3080928
	Total NON REG=495616
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3080128
	Total NON REG=495616
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49872
	Total FP Deocded Instructions=8512
	Total INT Deocded Instructions=38704
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28049408
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2124288
	Total MEM Acesses=182272
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5696
	Total REG Reads=4933632
	Total REG Writes=3069024
	Total NON REG=495616


==========Power Metrics -- Memory==========
Total memory controller accesses: 196032
Total memory controller reads: 196032
Total memory controller writes: 0
!!!Total Shared memory access: 188416
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 720896
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 3556
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 163840
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 32836
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 720896
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 472486
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 52378
	Cache_stats[GLOBAL_ACC_R][MISS] = 49008
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 2340
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 147024
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 40960
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 122880
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 720896
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840

icnt_total_pkts_mem_to_simt=884736
icnt_total_pkts_simt_to_mem=884736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 884736
Req_Network_cycles = 97492
Req_Network_injected_packets_per_cycle =       9.0750 
Req_Network_conflicts_per_cycle =       6.4152
Req_Network_conflicts_per_cycle_util =      12.0364
Req_Bank_Level_Parallism =      17.0266
Req_Network_in_buffer_full_per_cycle =       0.4199
Req_Network_in_buffer_avg_util =      38.8476
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1462

Reply_Network_injected_packets_num = 884736
Reply_Network_cycles = 97492
Reply_Network_injected_packets_per_cycle =        9.0750
Reply_Network_conflicts_per_cycle =       19.1307
Reply_Network_conflicts_per_cycle_util =      33.8621
Reply_Bank_Level_Parallism =      16.0630
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      24.8374
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 194128 (inst/sec)
gpgpu_simulation_rate = 256 (cycle/sec)
gpgpu_silicon_slowdown = 4421875x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
