Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: DIVIDER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DIVIDER.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DIVIDER"
Output Format                      : NGC
Target Device                      : xa7z020-1I-clg400

---- Source Options
Top Module Name                    : DIVIDER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\VSOIZM\vsoizm\Practice\DIVIDER.vhd" into library work
Parsing entity <DIVIDER>.
Parsing architecture <Behavioral> of entity <divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DIVIDER> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DIVIDER>.
    Related source file is "E:\Master Degree\VSOIZM\vsoizm\Practice\DIVIDER.vhd".
        WORD = 8
    Found 24-bit comparator greater for signal <GND_4_o_conv_result[23]_LessThan_5_o> created at line 51
    Found 24-bit comparator greater for signal <conv_result[23]_GND_4_o_LessThan_6_o> created at line 53
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <DIVIDER> synthesized.

Synthesizing Unit <div_24s_16s>.
    Related source file is "".
    Found 24-bit subtractor for signal <a[23]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 40-bit adder for signal <n1739> created at line 0.
    Found 40-bit adder for signal <GND_5_o_b[15]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <n1743> created at line 0.
    Found 39-bit adder for signal <GND_5_o_b[15]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <n1747> created at line 0.
    Found 38-bit adder for signal <GND_5_o_b[15]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <n1751> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[15]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <n1755> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[15]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <n1759> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[15]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <n1763> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[15]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <n1767> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[15]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n1771> created at line 0.
    Found 32-bit adder for signal <GND_5_o_b[15]_add_21_OUT> created at line 0.
    Found 31-bit adder for signal <n1775> created at line 0.
    Found 31-bit adder for signal <GND_5_o_b[15]_add_23_OUT> created at line 0.
    Found 30-bit adder for signal <n1779> created at line 0.
    Found 30-bit adder for signal <GND_5_o_b[15]_add_25_OUT> created at line 0.
    Found 29-bit adder for signal <n1783> created at line 0.
    Found 29-bit adder for signal <GND_5_o_b[15]_add_27_OUT> created at line 0.
    Found 28-bit adder for signal <n1787> created at line 0.
    Found 28-bit adder for signal <GND_5_o_b[15]_add_29_OUT> created at line 0.
    Found 27-bit adder for signal <n1791> created at line 0.
    Found 27-bit adder for signal <GND_5_o_b[15]_add_31_OUT> created at line 0.
    Found 26-bit adder for signal <n1795> created at line 0.
    Found 26-bit adder for signal <GND_5_o_b[15]_add_33_OUT> created at line 0.
    Found 25-bit adder for signal <n1799> created at line 0.
    Found 25-bit adder for signal <GND_5_o_b[15]_add_35_OUT> created at line 0.
    Found 24-bit adder for signal <n1803> created at line 0.
    Found 24-bit adder for signal <a[23]_b[15]_add_37_OUT> created at line 0.
    Found 24-bit adder for signal <n1807> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_5_o_add_39_OUT> created at line 0.
    Found 24-bit adder for signal <n1811> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_5_o_add_41_OUT> created at line 0.
    Found 24-bit adder for signal <n1815> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_5_o_add_43_OUT> created at line 0.
    Found 24-bit adder for signal <n1819> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_5_o_add_45_OUT> created at line 0.
    Found 24-bit adder for signal <n1823> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_5_o_add_47_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <n1827> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_5_o_add_49_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <n1831> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_5_o_add_51_OUT[23:0]> created at line 0.
    Found 25-bit adder for signal <GND_5_o_BUS_0001_add_54_OUT[24:0]> created at line 0.
    Found 40-bit comparator greater for signal <BUS_0001_INV_827_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0002_INV_826_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0003_INV_825_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0004_INV_824_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0005_INV_823_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0006_INV_822_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0007_INV_821_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0008_INV_820_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_819_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0010_INV_818_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0011_INV_817_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0012_INV_816_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0013_INV_815_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0014_INV_814_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0015_INV_813_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0016_INV_812_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0017_INV_811_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0018_INV_810_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0019_INV_809_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0020_INV_808_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0021_INV_807_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0022_INV_806_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0023_INV_805_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0024_INV_804_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0025_INV_803_o> created at line 0
    Summary:
	inferred  51 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred 510 Multiplexer(s).
Unit <div_24s_16s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 51
 16-bit subtractor                                     : 1
 24-bit adder                                          : 16
 24-bit subtractor                                     : 1
 25-bit adder                                          : 3
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
# Comparators                                          : 27
 24-bit comparator greater                             : 11
 25-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 33-bit comparator greater                             : 1
 34-bit comparator greater                             : 1
 35-bit comparator greater                             : 1
 36-bit comparator greater                             : 1
 37-bit comparator greater                             : 1
 38-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 40-bit comparator greater                             : 1
# Multiplexers                                         : 513
 1-bit 2-to-1 multiplexer                              : 504
 16-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 5
 25-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 27
 16-bit subtractor                                     : 1
 24-bit adder carry in                                 : 24
 24-bit subtractor                                     : 1
 25-bit adder                                          : 1
# Comparators                                          : 27
 24-bit comparator greater                             : 11
 25-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 33-bit comparator greater                             : 1
 34-bit comparator greater                             : 1
 35-bit comparator greater                             : 1
 36-bit comparator greater                             : 1
 37-bit comparator greater                             : 1
 38-bit comparator greater                             : 1
 39-bit comparator greater                             : 1
 40-bit comparator greater                             : 1
# Multiplexers                                         : 513
 1-bit 2-to-1 multiplexer                              : 504
 16-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 5
 25-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DIVIDER> ...

Optimizing unit <div_24s_16s> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DIVIDER, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DIVIDER.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1765
#      GND                         : 1
#      INV                         : 51
#      LUT2                        : 7
#      LUT3                        : 146
#      LUT4                        : 238
#      LUT5                        : 209
#      LUT6                        : 336
#      MUXCY                       : 451
#      VCC                         : 1
#      XORCY                       : 325
# IO Buffers                       : 48
#      IBUF                        : 40
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : xa7z020clg400-1i 


Slice Logic Utilization: 
 Number of Slice LUTs:                  987  out of  53200     1%  
    Number used as Logic:               987  out of  53200     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    987
   Number with an unused Flip Flop:     987  out of    987   100%  
   Number with an unused LUT:             0  out of    987     0%  
   Number of fully used LUT-FF pairs:     0  out of    987     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    125    38%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 51.462ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3076276228128971400000000000000000000 / 8
-------------------------------------------------------------------------
Delay:               51.462ns (Levels of Logic = 235)
  Source:            DIVIDER<0> (PAD)
  Destination:       RESULT<7> (PAD)

  Data Path: DIVIDER<0> to RESULT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   0.000   0.550  DIVIDER_0_IBUF (DIVIDER_0_IBUF)
     INV:I->O              1   0.053   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_lut<0>_INV_0 (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_lut<0>)
     MUXCY:S->O            1   0.230   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<9> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<10> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<11> (VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_cy<11>)
     XORCY:CI->O           9   0.251   0.516  VALUE[23]_DIVIDER[15]_div_1/Msub_b[15]_unary_minus_3_OUT_xor<12> (VALUE[23]_DIVIDER[15]_div_1/b[15]_unary_minus_3_OUT<12>)
     LUT3:I1->O           35   0.043   0.823  VALUE[23]_DIVIDER[15]_div_1/Mmux_b[15]_b[15]_mux_3_OUT41 (VALUE[23]_DIVIDER[15]_div_1/b[15]_b[15]_mux_3_OUT<12>)
     LUT6:I0->O            1   0.043   0.670  VALUE[23]_DIVIDER[15]_div_1/BUS_0004_INV_824_o324_SW0 (N20)
     LUT6:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/BUS_0004_INV_824_o324 (VALUE[23]_DIVIDER[15]_div_1/BUS_0004_INV_824_o32)
     LUT6:I2->O            4   0.043   0.682  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_251_o111 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_252_o)
     LUT6:I1->O            4   0.043   0.682  VALUE[23]_DIVIDER[15]_div_1/BUS_0004_INV_824_o3 (VALUE[23]_DIVIDER[15]_div_1/BUS_0004_INV_824_o)
     LUT5:I0->O            5   0.043   0.603  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_325_o121 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_327_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<3>)
     MUXCY:CI->O           6   0.147   0.695  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0005_INV_823_o_cy<4>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_397_o131 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_400_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<3>)
     MUXCY:CI->O          16   0.147   0.768  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0006_INV_822_o_cy<4>)
     LUT6:I0->O            7   0.043   0.616  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_467_o111 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_468_o)
     LUT5:I1->O            1   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_lut<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_lut<2>)
     MUXCY:S->O            1   0.230   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_cy<3>)
     MUXCY:CI->O          16   0.147   0.760  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0007_INV_821_o_cy<4>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_535_o151 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_540_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<4>)
     MUXCY:CI->O          26   0.147   0.813  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0008_INV_820_o_cy<5>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_601_o161 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_607_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<4>)
     MUXCY:CI->O          22   0.147   0.798  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0009_INV_819_o_cy<5>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_665_o171 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_672_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<4>)
     MUXCY:CI->O          32   0.147   0.815  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0010_INV_818_o_cy<5>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_727_o181 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_735_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<4>)
     MUXCY:CI->O          28   0.147   0.814  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0011_INV_817_o_cy<5>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_787_o191 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_796_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<5>)
     MUXCY:CI->O          38   0.147   0.816  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0012_INV_816_o_cy<6>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_845_o1101 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_855_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<5>)
     MUXCY:CI->O          34   0.147   0.815  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0013_INV_815_o_cy<6>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_901_o1111 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_912_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<4>)
     MUXCY:CI->O           2   0.147   0.415  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<5>)
     LUT6:I5->O           53   0.043   0.819  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0014_INV_814_o_cy<6>)
     LUT5:I0->O            2   0.043   0.582  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_955_o1121 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_967_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<6>)
     MUXCY:CI->O          30   0.147   0.814  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0015_INV_813_o_cy<7>)
     LUT5:I0->O            4   0.043   0.596  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_1007_o1131 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_1020_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<5>)
     MUXCY:CI->O          18   0.147   0.688  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0016_INV_812_o_cy<6>)
     LUT6:I2->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_GND_5_o_MUX_1057_o1141 (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_MUX_1071_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<5>)
     MUXCY:CI->O           5   0.147   0.436  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<6>)
     LUT6:I5->O           56   0.043   0.820  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0017_INV_811_o_cy<7>)
     LUT5:I0->O            6   0.043   0.609  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1105_o1151 (VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1120_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<5>)
     MUXCY:CI->O           2   0.147   0.554  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<6>)
     LUT6:I3->O           42   0.043   0.817  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0018_INV_810_o_cy<7>)
     LUT5:I0->O            4   0.043   0.596  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1129_o1161 (VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1145_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<7>)
     MUXCY:CI->O          38   0.147   0.816  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0019_INV_809_o_cy<8>)
     LUT5:I0->O            4   0.043   0.596  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1153_o1171 (VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1170_o)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<6>)
     MUXCY:CI->O          40   0.148   0.617  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0020_INV_808_o_cy<7>)
     LUT5:I3->O            4   0.043   0.419  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1177_o1181 (VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1195_o)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<9> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<10> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<10>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<11> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<11>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<12> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<12>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<13> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<13>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<14> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<14>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<15> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<15>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<16> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<16>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<17> (VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_cy<17>)
     XORCY:CI->O           2   0.251   0.676  VALUE[23]_DIVIDER[15]_div_1/Madd_a[23]_GND_5_o_add_45_OUT_Madd_xor<18> (VALUE[23]_DIVIDER[15]_div_1/a[23]_GND_5_o_add_45_OUT<18>)
     LUT6:I0->O            6   0.043   0.695  VALUE[23]_DIVIDER[15]_div_1/Mmux_a[23]_a[23]_MUX_1201_o151 (VALUE[23]_DIVIDER[15]_div_1/a[23]_a[23]_MUX_1206_o)
     LUT5:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_806_o_lutdi7 (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_806_o_lutdi7)
     MUXCY:DI->O           6   0.353   0.442  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_806_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_806_o_cy<7>)
     LUT5:I4->O           80   0.043   0.825  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_806_o_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0022_INV_806_o_cy<8>)
     LUT5:I0->O            5   0.043   0.603  VALUE[23]_DIVIDER[15]_div_1/Mmux_n1825181 (VALUE[23]_DIVIDER[15]_div_1/n1825<3>)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<6>)
     MUXCY:CI->O           2   0.148   0.415  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<7>)
     LUT6:I5->O           68   0.043   0.822  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0023_INV_805_o_cy<8>)
     LUT5:I0->O            2   0.043   0.582  VALUE[23]_DIVIDER[15]_div_1/Mmux_n1829171 (VALUE[23]_DIVIDER[15]_div_1/n1829<2>)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<7>)
     MUXCY:CI->O           2   0.148   0.469  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<8>)
     LUT6:I4->O           24   0.043   0.808  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<9> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0024_INV_804_o_cy<9>)
     LUT5:I0->O            2   0.043   0.582  VALUE[23]_DIVIDER[15]_div_1/Mmux_n1731121 (VALUE[23]_DIVIDER[15]_div_1/n1731<1>)
     LUT4:I0->O            0   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_lutdi (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<7>)
     MUXCY:CI->O           2   0.148   0.415  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<8>)
     LUT3:I2->O            1   0.043   0.000  VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<9> (VALUE[23]_DIVIDER[15]_div_1/Mcompar_BUS_0025_INV_803_o_cy<9>)
     MUXCY:S->O            1   0.230   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<0> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<1> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<2> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<3> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<4> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<5> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<6> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<7> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<8> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<9> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<10> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<11> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<12> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<13> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<14> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<15> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<16> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<17> (VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_cy<17>)
     XORCY:CI->O           1   0.251   0.662  VALUE[23]_DIVIDER[15]_div_1/Madd_GND_5_o_BUS_0001_add_54_OUT[24:0]_xor<18> (VALUE[23]_DIVIDER[15]_div_1/GND_5_o_BUS_0001_add_54_OUT[24:0]<18>)
     LUT6:I1->O            1   0.043   0.662  Mmux_RESULT1211 (Mmux_RESULT1211)
     LUT5:I0->O            1   0.043   0.548  Mmux_RESULT1214_SW0 (N18)
     LUT6:I3->O            8   0.043   0.455  Mmux_RESULT1214 (Mmux_RESULT12)
     LUT6:I5->O            1   0.043   0.399  Mmux_RESULT1 (RESULT_0_OBUF)
     OBUF:I->O                 0.000          RESULT_0_OBUF (RESULT<0>)
    ----------------------------------------
    Total                     51.462ns (12.883ns logic, 38.580ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.29 secs
 
--> 

Total memory usage is 4717384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

