//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31968024
// Cuda compilation tools, release 12.0, V12.0.76
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	__raygen__oxMain
.const .align 16 .b8 params[1184];
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry __raygen__oxMain()
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<161>;
	.reg .b16 	%rs<169>;
	.reg .f32 	%f<1265>;
	.reg .b32 	%r<361>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<118>;


	mov.u64 	%SPL, __local_depot0;
	add.u64 	%rd1, %SPL, 0;
	// begin inline asm
	call (%r52), _optix_get_launch_index_x, ();
	// end inline asm
	// begin inline asm
	call (%r53), _optix_get_launch_index_y, ();
	// end inline asm
	ld.const.u32 	%r3, [params+540];
	ld.const.u64 	%rd25, [params+400];
	cvta.to.global.u64 	%rd26, %rd25;
	ld.const.u32 	%r58, [params+392];
	mad.lo.s32 	%r59, %r58, %r53, %r52;
	mul.wide.u32 	%rd27, %r59, 4;
	add.s64 	%rd2, %rd26, %rd27;
	ld.global.v2.u8 	{%rs16, %rs164}, [%rd2];
	or.b16  	%rs18, %rs16, %rs164;
	and.b16  	%rs19, %rs18, 255;
	setp.eq.s16 	%p7, %rs19, 0;
	@%p7 bra 	$L__BB0_2;

	ld.global.u8 	%rs163, [%rd2+2];
	bra.uni 	$L__BB0_3;

$L__BB0_2:
	ld.global.u8 	%rs163, [%rd2+2];
	setp.eq.s16 	%p8, %rs163, 0;
	mov.f32 	%f1190, 0f00000000;
	mov.u16 	%rs164, 0;
	mov.f32 	%f1191, %f1190;
	mov.f32 	%f1192, %f1190;
	@%p8 bra 	$L__BB0_4;

$L__BB0_3:
	cvt.rn.f32.u16 	%f244, %rs16;
	div.rn.f32 	%f245, %f244, 0f437F0000;
	fma.rn.f32 	%f246, %f245, 0f40000000, 0fBF800000;
	and.b16  	%rs22, %rs164, 255;
	cvt.rn.f32.u16 	%f247, %rs22;
	div.rn.f32 	%f248, %f247, 0f437F0000;
	fma.rn.f32 	%f249, %f248, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16 	%f250, %rs163;
	div.rn.f32 	%f251, %f250, 0f437F0000;
	fma.rn.f32 	%f252, %f251, 0f40000000, 0fBF800000;
	mul.f32 	%f253, %f249, %f249;
	fma.rn.f32 	%f254, %f246, %f246, %f253;
	fma.rn.f32 	%f255, %f252, %f252, %f254;
	sqrt.rn.f32 	%f256, %f255;
	rcp.rn.f32 	%f257, %f256;
	mul.f32 	%f1192, %f257, %f252;
	mul.f32 	%f1191, %f257, %f249;
	mul.f32 	%f1190, %f246, %f257;

$L__BB0_4:
	ld.const.v2.u32 	{%r60, %r61}, [params];
	add.s32 	%r4, %r60, %r52;
	add.s32 	%r5, %r61, %r53;
	setp.eq.f32 	%p9, %f1190, 0f00000000;
	setp.eq.f32 	%p10, %f1191, 0f00000000;
	and.pred  	%p11, %p9, %p10;
	setp.eq.f32 	%p12, %f1192, 0f00000000;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_5;

$L__BB0_133:
	ld.const.u32 	%r50, [params+104];
	and.b32  	%r315, %r50, 1;
	setp.eq.b32 	%p151, %r315, 1;
	mov.pred 	%p152, 0;
	xor.pred  	%p153, %p151, %p152;
	not.pred 	%p154, %p153;
	@%p154 bra 	$L__BB0_135;

	ld.const.u64 	%rd89, [params+144];
	cvta.to.global.u64 	%rd90, %rd89;
	ld.const.u32 	%r316, [params+136];
	mad.lo.s32 	%r317, %r316, %r5, %r4;
	mul.wide.u32 	%rd91, %r317, 4;
	add.s64 	%rd92, %rd90, %rd91;
	mov.u16 	%rs109, 0;
	st.global.v4.u8 	[%rd92], {%rs109, %rs109, %rs109, %rs109};

$L__BB0_135:
	and.b32  	%r318, %r50, 4;
	setp.eq.s32 	%p155, %r318, 0;
	@%p155 bra 	$L__BB0_137;

	ld.const.u64 	%rd93, [params+224];
	cvta.to.global.u64 	%rd94, %rd93;
	ld.const.u32 	%r319, [params+216];
	mad.lo.s32 	%r320, %r319, %r5, %r4;
	mov.f32 	%f1129, 0f00000000;
	mul.wide.u32 	%rd95, %r320, 8;
	add.s64 	%rd96, %rd94, %rd95;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs112, %f1129;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs111, %f1129;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs110, %f1129;}

	// end inline asm
	mov.u16 	%rs113, 0;
	st.global.v4.u16 	[%rd96], {%rs110, %rs111, %rs112, %rs113};

$L__BB0_137:
	and.b32  	%r321, %r50, 16;
	setp.eq.s32 	%p156, %r321, 0;
	@%p156 bra 	$L__BB0_139;

	ld.const.u64 	%rd97, [params+240];
	cvta.to.global.u64 	%rd98, %rd97;
	ld.const.u32 	%r322, [params+232];
	mad.lo.s32 	%r323, %r322, %r5, %r4;
	mov.f32 	%f1132, 0f00000000;
	mul.wide.u32 	%rd99, %r323, 8;
	add.s64 	%rd100, %rd98, %rd99;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs116, %f1132;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs115, %f1132;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs114, %f1132;}

	// end inline asm
	mov.u16 	%rs117, 0;
	st.global.v4.u16 	[%rd100], {%rs114, %rs115, %rs116, %rs117};

$L__BB0_139:
	ld.const.u32 	%r51, [params+108];
	setp.eq.s32 	%p157, %r51, 0;
	ld.const.u64 	%rd101, [params+256];
	cvta.to.global.u64 	%rd102, %rd101;
	ld.const.u32 	%r324, [params+248];
	mad.lo.s32 	%r325, %r324, %r5, %r4;
	mul.wide.u32 	%rd103, %r325, 8;
	add.s64 	%rd21, %rd102, %rd103;
	@%p157 bra 	$L__BB0_141;

	ld.global.v4.u16 	{%rs124, %rs125, %rs126, %rs127}, [%rd21];
	// begin inline asm
	{  cvt.f32.f16 %f1133, %rs124;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1134, %rs125;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1135, %rs126;}

	// end inline asm
	add.f32 	%f1136, %f1133, 0f00000000;
	add.f32 	%f1137, %f1134, 0f00000000;
	add.f32 	%f1138, %f1135, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs123, %f1138;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs122, %f1137;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs121, %f1136;}

	// end inline asm
	mov.u16 	%rs128, 0;
	st.global.v4.u16 	[%rd21], {%rs121, %rs122, %rs123, %rs128};
	bra.uni 	$L__BB0_142;

$L__BB0_5:
	ld.const.u64 	%rd28, [params+496];
	cvta.to.global.u64 	%rd29, %rd28;
	ld.const.u32 	%r64, [params+488];
	mad.lo.s32 	%r65, %r64, %r53, %r52;
	mul.wide.u32 	%rd30, %r65, 8;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.v4.u16 	{%rs28, %rs29, %rs30, %rs31}, [%rd31];
	// begin inline asm
	{  cvt.f32.f16 %f258, %rs28;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f259, %rs29;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f260, %rs30;}

	// end inline asm
	ld.const.u64 	%rd32, [params+432];
	cvta.to.global.u64 	%rd33, %rd32;
	ld.const.u32 	%r66, [params+424];
	mad.lo.s32 	%r67, %r66, %r53, %r52;
	mul.wide.u32 	%rd34, %r67, 12;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f262, [%rd35];
	mul.f32 	%f263, %f262, 0f3456BF95;
	ld.global.f32 	%f264, [%rd35+4];
	mul.f32 	%f265, %f264, 0f3456BF95;
	ld.global.f32 	%f266, [%rd35+8];
	mul.f32 	%f267, %f266, 0f3456BF95;
	abs.f32 	%f268, %f1190;
	div.rn.f32 	%f269, %f263, %f268;
	abs.f32 	%f270, %f1191;
	div.rn.f32 	%f271, %f265, %f270;
	abs.f32 	%f272, %f1192;
	div.rn.f32 	%f273, %f267, %f272;
	abs.f32 	%f274, %f269;
	abs.f32 	%f275, %f271;
	abs.f32 	%f276, %f273;
	mov.f32 	%f277, 0f38D1B717;
	max.f32 	%f278, %f274, %f277;
	max.f32 	%f279, %f275, %f277;
	max.f32 	%f280, %f276, %f277;
	fma.rn.f32 	%f13, %f1190, %f278, %f262;
	fma.rn.f32 	%f14, %f1191, %f279, %f264;
	fma.rn.f32 	%f15, %f1192, %f280, %f266;
	setp.gt.f32 	%p14, %f268, %f272;
	neg.f32 	%f281, %f1191;
	selp.f32 	%f282, %f281, 0f00000000, %p14;
	neg.f32 	%f283, %f1192;
	selp.f32 	%f284, %f1190, %f283, %p14;
	selp.f32 	%f285, 0f00000000, %f1191, %p14;
	mul.f32 	%f286, %f284, %f284;
	fma.rn.f32 	%f287, %f282, %f282, %f286;
	fma.rn.f32 	%f288, %f285, %f285, %f287;
	sqrt.rn.f32 	%f289, %f288;
	rcp.rn.f32 	%f290, %f289;
	mul.f32 	%f16, %f282, %f290;
	mul.f32 	%f17, %f284, %f290;
	mul.f32 	%f18, %f285, %f290;
	ld.const.u64 	%rd36, [params+128];
	cvta.to.global.u64 	%rd37, %rd36;
	ld.const.u32 	%r68, [params+120];
	mad.lo.s32 	%r69, %r68, %r53, %r52;
	mul.wide.u32 	%rd38, %r69, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.u32 	%r353, [%rd39];
	ld.const.u64 	%rd40, [params+464];
	cvta.to.global.u64 	%rd41, %rd40;
	ld.const.u32 	%r70, [params+456];
	mad.lo.s32 	%r71, %r70, %r53, %r52;
	mul.wide.u32 	%rd42, %r71, 4;
	add.s64 	%rd3, %rd41, %rd42;
	ld.global.v2.u8 	{%rs32, %rs167}, [%rd3];
	or.b16  	%rs34, %rs32, %rs167;
	and.b16  	%rs35, %rs34, 255;
	setp.eq.s16 	%p15, %rs35, 0;
	@%p15 bra 	$L__BB0_7;

	ld.global.u8 	%rs165, [%rd3+2];
	bra.uni 	$L__BB0_8;

$L__BB0_141:
	mov.f32 	%f1141, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs131, %f1141;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs130, %f1141;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs129, %f1141;}

	// end inline asm
	mov.u16 	%rs132, 0;
	st.global.v4.u16 	[%rd21], {%rs129, %rs130, %rs131, %rs132};

$L__BB0_142:
	ld.const.u64 	%rd104, [params+272];
	cvta.to.global.u64 	%rd105, %rd104;
	ld.const.u32 	%r326, [params+264];
	mad.lo.s32 	%r327, %r326, %r5, %r4;
	mul.wide.u32 	%rd106, %r327, 8;
	add.s64 	%rd22, %rd105, %rd106;
	@%p157 bra 	$L__BB0_144;

	ld.global.v4.u16 	{%rs139, %rs140, %rs141, %rs142}, [%rd22];
	// begin inline asm
	{  cvt.f32.f16 %f1142, %rs139;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1143, %rs140;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1144, %rs141;}

	// end inline asm
	add.f32 	%f1145, %f1142, 0f00000000;
	add.f32 	%f1146, %f1143, 0f00000000;
	add.f32 	%f1147, %f1144, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs138, %f1147;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs137, %f1146;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs136, %f1145;}

	// end inline asm
	mov.u16 	%rs143, 0;
	st.global.v4.u16 	[%rd22], {%rs136, %rs137, %rs138, %rs143};
	bra.uni 	$L__BB0_145;

$L__BB0_7:
	ld.global.u8 	%rs165, [%rd3+2];
	setp.eq.s16 	%p16, %rs165, 0;
	mov.f32 	%f1193, 0f00000000;
	mov.u16 	%rs167, 0;
	mov.u16 	%rs168, %rs167;
	mov.f32 	%f1194, %f1193;
	mov.f32 	%f1195, %f1193;
	@%p16 bra 	$L__BB0_9;

$L__BB0_8:
	mov.u16 	%rs168, %rs167;
	cvt.rn.f32.u16 	%f294, %rs32;
	div.rn.f32 	%f295, %f294, 0f437F0000;
	fma.rn.f32 	%f296, %f295, 0f40000000, 0fBF800000;
	and.b16  	%rs40, %rs168, 255;
	cvt.rn.f32.u16 	%f297, %rs40;
	div.rn.f32 	%f298, %f297, 0f437F0000;
	fma.rn.f32 	%f299, %f298, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16 	%f300, %rs165;
	div.rn.f32 	%f301, %f300, 0f437F0000;
	fma.rn.f32 	%f302, %f301, 0f40000000, 0fBF800000;
	mul.f32 	%f303, %f299, %f299;
	fma.rn.f32 	%f304, %f296, %f296, %f303;
	fma.rn.f32 	%f305, %f302, %f302, %f304;
	sqrt.rn.f32 	%f306, %f305;
	rcp.rn.f32 	%f307, %f306;
	mul.f32 	%f1195, %f307, %f302;
	mul.f32 	%f1194, %f307, %f299;
	mul.f32 	%f1193, %f296, %f307;
	mov.u16 	%rs167, %rs165;

$L__BB0_9:
	mul.f32 	%f311, %f1191, %f1195;
	mul.f32 	%f312, %f1192, %f1194;
	sub.f32 	%f313, %f311, %f312;
	mul.f32 	%f314, %f1192, %f1193;
	mul.f32 	%f315, %f1190, %f1195;
	sub.f32 	%f316, %f314, %f315;
	mul.f32 	%f317, %f1190, %f1194;
	mul.f32 	%f318, %f1191, %f1193;
	sub.f32 	%f319, %f317, %f318;
	ld.global.u8 	%rs42, [%rd3+3];
	setp.eq.s16 	%p17, %rs42, 0;
	selp.f32 	%f25, 0fBF800000, 0f3F800000, %p17;
	mul.f32 	%f320, %f313, %f25;
	mul.f32 	%f321, %f316, %f25;
	mul.f32 	%f322, %f319, %f25;
	mul.f32 	%f323, %f320, 0f00000000;
	mul.f32 	%f324, %f321, 0f00000000;
	mul.f32 	%f325, %f322, 0f00000000;
	fma.rn.f32 	%f326, %f1193, 0f3F5105EC, %f323;
	fma.rn.f32 	%f327, %f1194, 0f3F5105EC, %f324;
	fma.rn.f32 	%f328, %f1195, 0f3F5105EC, %f325;
	mul.f32 	%f26, %f1190, 0f3F13CD3A;
	add.f32 	%f27, %f26, %f326;
	mul.f32 	%f28, %f1191, 0f3F13CD3A;
	add.f32 	%f29, %f28, %f327;
	mul.f32 	%f30, %f1192, 0f3F13CD3A;
	add.f32 	%f31, %f30, %f328;
	or.b16  	%rs43, %rs32, %rs168;
	or.b16  	%rs15, %rs43, %rs167;
	and.b16  	%rs44, %rs15, 255;
	setp.eq.s16 	%p18, %rs44, 0;
	mov.f32 	%f1199, 0f00000000;
	mov.f32 	%f1196, %f1199;
	mov.f32 	%f1197, %f1199;
	mov.f32 	%f1198, %f1199;
	@%p18 bra 	$L__BB0_11;

	cvt.rn.f32.u16 	%f329, %rs32;
	div.rn.f32 	%f330, %f329, 0f437F0000;
	fma.rn.f32 	%f331, %f330, 0f40000000, 0fBF800000;
	and.b16  	%rs46, %rs168, 255;
	cvt.rn.f32.u16 	%f332, %rs46;
	div.rn.f32 	%f333, %f332, 0f437F0000;
	fma.rn.f32 	%f334, %f333, 0f40000000, 0fBF800000;
	and.b16  	%rs47, %rs167, 255;
	cvt.rn.f32.u16 	%f335, %rs47;
	div.rn.f32 	%f336, %f335, 0f437F0000;
	fma.rn.f32 	%f337, %f336, 0f40000000, 0fBF800000;
	mul.f32 	%f338, %f334, %f334;
	fma.rn.f32 	%f339, %f331, %f331, %f338;
	fma.rn.f32 	%f340, %f337, %f337, %f339;
	sqrt.rn.f32 	%f341, %f340;
	rcp.rn.f32 	%f342, %f341;
	mul.f32 	%f1198, %f342, %f337;
	mul.f32 	%f1197, %f342, %f334;
	mul.f32 	%f1196, %f331, %f342;

$L__BB0_11:
	mul.f32 	%f346, %f1191, %f1198;
	mul.f32 	%f347, %f1192, %f1197;
	sub.f32 	%f348, %f346, %f347;
	mul.f32 	%f349, %f1192, %f1196;
	mul.f32 	%f350, %f1190, %f1198;
	sub.f32 	%f351, %f349, %f350;
	mul.f32 	%f352, %f1190, %f1197;
	mul.f32 	%f353, %f1191, %f1196;
	sub.f32 	%f354, %f352, %f353;
	mul.f32 	%f355, %f348, %f25;
	mul.f32 	%f356, %f351, %f25;
	mul.f32 	%f357, %f354, %f25;
	mul.f32 	%f358, %f1196, 0f3ED105EC;
	mul.f32 	%f359, %f1197, 0f3ED105EC;
	mul.f32 	%f360, %f1198, 0f3ED105EC;
	mul.f32 	%f361, %f355, 0f3F3504F3;
	mul.f32 	%f362, %f356, 0f3F3504F3;
	mul.f32 	%f363, %f357, 0f3F3504F3;
	sub.f32 	%f364, %f361, %f358;
	sub.f32 	%f365, %f362, %f359;
	sub.f32 	%f366, %f363, %f360;
	add.f32 	%f38, %f26, %f364;
	add.f32 	%f39, %f28, %f365;
	add.f32 	%f40, %f30, %f366;
	mov.f32 	%f1200, %f1199;
	mov.f32 	%f1201, %f1199;
	@%p18 bra 	$L__BB0_13;

	cvt.rn.f32.u16 	%f367, %rs32;
	div.rn.f32 	%f368, %f367, 0f437F0000;
	fma.rn.f32 	%f369, %f368, 0f40000000, 0fBF800000;
	and.b16  	%rs50, %rs168, 255;
	cvt.rn.f32.u16 	%f370, %rs50;
	div.rn.f32 	%f371, %f370, 0f437F0000;
	fma.rn.f32 	%f372, %f371, 0f40000000, 0fBF800000;
	and.b16  	%rs51, %rs167, 255;
	cvt.rn.f32.u16 	%f373, %rs51;
	div.rn.f32 	%f374, %f373, 0f437F0000;
	fma.rn.f32 	%f375, %f374, 0f40000000, 0fBF800000;
	mul.f32 	%f376, %f372, %f372;
	fma.rn.f32 	%f377, %f369, %f369, %f376;
	fma.rn.f32 	%f378, %f375, %f375, %f377;
	sqrt.rn.f32 	%f379, %f378;
	rcp.rn.f32 	%f380, %f379;
	mul.f32 	%f1201, %f380, %f375;
	mul.f32 	%f1200, %f380, %f372;
	mul.f32 	%f1199, %f369, %f380;

$L__BB0_13:
	mul.f32 	%f393, %f1191, %f1201;
	mul.f32 	%f394, %f1192, %f1200;
	sub.f32 	%f395, %f393, %f394;
	mul.f32 	%f396, %f1192, %f1199;
	mul.f32 	%f397, %f1190, %f1201;
	sub.f32 	%f398, %f396, %f397;
	mul.f32 	%f399, %f1190, %f1200;
	mul.f32 	%f400, %f1191, %f1199;
	sub.f32 	%f401, %f399, %f400;
	mul.f32 	%f402, %f395, %f25;
	mul.f32 	%f403, %f398, %f25;
	mul.f32 	%f404, %f401, %f25;
	mul.f32 	%f405, %f1199, 0f3ED105EC;
	mul.f32 	%f406, %f1200, 0f3ED105EC;
	mul.f32 	%f407, %f1201, 0f3ED105EC;
	mul.f32 	%f408, %f402, 0fBF3504F3;
	mul.f32 	%f409, %f403, 0fBF3504F3;
	mul.f32 	%f410, %f404, 0fBF3504F3;
	sub.f32 	%f411, %f408, %f405;
	sub.f32 	%f412, %f409, %f406;
	sub.f32 	%f413, %f410, %f407;
	add.f32 	%f47, %f26, %f411;
	add.f32 	%f48, %f28, %f412;
	add.f32 	%f49, %f30, %f413;
	setp.lt.s32 	%p20, %r3, 1;
	mov.f32 	%f1225, 0f00000000;
	mov.f32 	%f1224, %f1225;
	mov.f32 	%f1223, %f1225;
	mov.f32 	%f1222, %f1225;
	mov.f32 	%f1221, %f1225;
	mov.f32 	%f1220, %f1225;
	mov.f32 	%f1219, %f1225;
	mov.f32 	%f1218, %f1225;
	mov.f32 	%f1217, %f1225;
	mov.f32 	%f1216, %f1225;
	mov.f32 	%f1215, %f1225;
	mov.f32 	%f1214, %f1225;
	@%p20 bra 	$L__BB0_42;

	cvt.rn.f32.s32 	%f426, %r3;
	rcp.rn.f32 	%f50, %f426;
	mul.f32 	%f51, %f13, 0f3456BF95;
	mul.f32 	%f52, %f14, 0f3456BF95;
	mul.f32 	%f53, %f15, 0f3456BF95;
	ld.const.u64 	%rd4, [params+96];
	mul.f32 	%f427, %f1192, %f17;
	mul.f32 	%f428, %f1191, %f18;
	sub.f32 	%f54, %f427, %f428;
	mul.f32 	%f429, %f1190, %f18;
	mul.f32 	%f430, %f1192, %f16;
	sub.f32 	%f55, %f429, %f430;
	mul.f32 	%f431, %f1191, %f16;
	mul.f32 	%f432, %f1190, %f17;
	sub.f32 	%f56, %f431, %f432;
	mov.u32 	%r72, 0;
	add.s64 	%rd5, %rd1, 24;
	mov.u64 	%rd43, __cudart_i2opi_f;
	abs.f32 	%f495, %f52;
	abs.f32 	%f496, %f51;
	max.f32 	%f497, %f496, %f495;
	abs.f32 	%f498, %f53;
	max.f32 	%f499, %f497, %f498;
	mov.u32 	%r350, %r72;

$L__BB0_15:
	mov.u32 	%r352, %r72;

$L__BB0_16:
	cvt.rn.f32.s32 	%f1166, %r350;
	mad.lo.s32 	%r74, %r353, 1664525, 1013904223;
	and.b32  	%r75, %r74, 16777215;
	cvt.rn.f32.u32 	%f433, %r75;
	fma.rn.f32 	%f434, %f433, 0f33800000, %f1166;
	mul.f32 	%f82, %f50, %f434;
	mad.lo.s32 	%r353, %r74, 1664525, 1013904223;
	and.b32  	%r76, %r353, 16777215;
	cvt.rn.f32.u32 	%f435, %r76;
	cvt.rn.f32.s32 	%f436, %r352;
	fma.rn.f32 	%f437, %f435, 0f33800000, %f436;
	mul.f32 	%f438, %f50, %f437;
	mul.f32 	%f439, %f82, %f82;
	mov.f32 	%f440, 0f3F800000;
	sub.f32 	%f441, %f440, %f439;
	mov.f32 	%f442, 0f00000000;
	max.f32 	%f443, %f442, %f441;
	sqrt.rn.f32 	%f83, %f443;
	mul.f32 	%f84, %f438, 0f40C90FDB;
	mul.f32 	%f444, %f84, 0f3F22F983;
	cvt.rni.s32.f32 	%r357, %f444;
	cvt.rn.f32.s32 	%f445, %r357;
	mov.f32 	%f446, 0fBFC90FDA;
	fma.rn.f32 	%f447, %f445, %f446, %f84;
	mov.f32 	%f448, 0fB3A22168;
	fma.rn.f32 	%f449, %f445, %f448, %f447;
	mov.f32 	%f450, 0fA7C234C5;
	fma.rn.f32 	%f1229, %f445, %f450, %f449;
	abs.f32 	%f86, %f84;
	setp.ltu.f32 	%p21, %f86, 0f47CE4780;
	mov.f32 	%f1226, %f1229;
	@%p21 bra 	$L__BB0_24;

	setp.eq.f32 	%p22, %f86, 0f7F800000;
	@%p22 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_18;

$L__BB0_23:
	mov.f32 	%f453, 0f00000000;
	mul.rn.f32 	%f1226, %f84, %f453;
	mov.u32 	%r357, 0;
	bra.uni 	$L__BB0_24;

$L__BB0_18:
	mov.b32 	%r13, %f84;
	bfe.u32 	%r78, %r13, 23, 8;
	mov.u64 	%rd115, 0;
	mov.u32 	%r354, 0;
	mov.u64 	%rd113, %rd1;
	mov.u64 	%rd114, %rd43;

$L__BB0_19:
	.pragma "nounroll";
	mov.b32 	%r333, %f84;
	shl.b32 	%r332, %r333, 8;
	or.b32  	%r331, %r332, -2147483648;
	ld.global.nc.u32 	%r80, [%rd114];
	mad.wide.u32 	%rd45, %r80, %r331, %rd115;
	shr.u64 	%rd115, %rd45, 32;
	st.local.u32 	[%rd113], %rd45;
	add.s64 	%rd114, %rd114, 4;
	add.s64 	%rd113, %rd113, 4;
	add.s32 	%r354, %r354, 1;
	setp.ne.s32 	%p23, %r354, 6;
	@%p23 bra 	$L__BB0_19;

	add.s32 	%r338, %r78, -128;
	mov.b32 	%r337, %f84;
	bfe.u32 	%r336, %r337, 23, 8;
	add.s32 	%r335, %r336, -128;
	shr.u32 	%r334, %r335, 5;
	st.local.u32 	[%rd5], %rd115;
	mov.u32 	%r82, 6;
	sub.s32 	%r83, %r82, %r334;
	mul.wide.s32 	%rd46, %r83, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.local.u32 	%r355, [%rd47];
	ld.local.u32 	%r356, [%rd47+-4];
	and.b32  	%r22, %r335, 31;
	setp.eq.s32 	%p24, %r22, 0;
	@%p24 bra 	$L__BB0_22;

	mov.b32 	%r345, %f84;
	bfe.u32 	%r344, %r345, 23, 8;
	add.s32 	%r343, %r344, -128;
	shr.u32 	%r342, %r343, 5;
	mov.u32 	%r341, 4;
	sub.s32 	%r340, %r341, %r342;
	mov.u32 	%r84, 32;
	sub.s32 	%r85, %r84, %r22;
	shr.u32 	%r86, %r356, %r85;
	shl.b32 	%r87, %r355, %r22;
	add.s32 	%r355, %r86, %r87;
	mul.wide.s32 	%rd48, %r340, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.local.u32 	%r88, [%rd49];
	shr.u32 	%r89, %r88, %r85;
	shl.b32 	%r90, %r356, %r22;
	add.s32 	%r356, %r89, %r90;

$L__BB0_22:
	mov.b32 	%r339, %f84;
	and.b32  	%r91, %r339, -2147483648;
	shr.u32 	%r92, %r356, 30;
	shl.b32 	%r93, %r355, 2;
	or.b32  	%r94, %r92, %r93;
	shr.u32 	%r95, %r94, 31;
	shr.u32 	%r96, %r355, 30;
	add.s32 	%r97, %r95, %r96;
	neg.s32 	%r98, %r97;
	setp.eq.s32 	%p25, %r91, 0;
	selp.b32 	%r357, %r97, %r98, %p25;
	setp.ne.s32 	%p26, %r95, 0;
	xor.b32  	%r99, %r91, -2147483648;
	selp.b32 	%r100, %r99, %r91, %p26;
	selp.b32 	%r101, -1, 0, %p26;
	xor.b32  	%r102, %r94, %r101;
	shl.b32 	%r103, %r356, 2;
	xor.b32  	%r104, %r103, %r101;
	cvt.u64.u32 	%rd50, %r102;
	cvt.u64.u32 	%rd51, %r104;
	bfi.b64 	%rd52, %rd50, %rd51, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd52;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f451, %fd2;
	setp.eq.s32 	%p27, %r100, 0;
	neg.f32 	%f452, %f451;
	selp.f32 	%f1226, %f451, %f452, %p27;

$L__BB0_24:
	add.s32 	%r29, %r357, 1;
	and.b32  	%r30, %r29, 1;
	setp.eq.s32 	%p28, %r30, 0;
	selp.f32 	%f90, %f1226, 0f3F800000, %p28;
	mul.rn.f32 	%f91, %f1226, %f1226;
	mov.f32 	%f1227, 0fB94D4153;
	@%p28 bra 	$L__BB0_26;

	mov.f32 	%f455, 0fBAB607ED;
	mov.f32 	%f456, 0f37CBAC00;
	fma.rn.f32 	%f1227, %f456, %f91, %f455;

$L__BB0_26:
	selp.f32 	%f457, 0f3C0885E4, 0f3D2AAABB, %p28;
	fma.rn.f32 	%f458, %f1227, %f91, %f457;
	selp.f32 	%f459, 0fBE2AAAA8, 0fBEFFFFFF, %p28;
	fma.rn.f32 	%f460, %f458, %f91, %f459;
	mov.f32 	%f461, 0f00000000;
	fma.rn.f32 	%f462, %f91, %f90, %f461;
	fma.rn.f32 	%f1228, %f460, %f462, %f90;
	and.b32  	%r106, %r29, 2;
	setp.eq.s32 	%p30, %r106, 0;
	@%p30 bra 	$L__BB0_28;

	mov.f32 	%f464, 0fBF800000;
	fma.rn.f32 	%f1228, %f1228, %f464, %f461;

$L__BB0_28:
	mul.f32 	%f1167, %f84, 0f3F22F983;
	cvt.rni.s32.f32 	%r360, %f1167;
	setp.ltu.f32 	%p160, %f86, 0f47CE4780;
	@%p160 bra 	$L__BB0_36;

	setp.eq.f32 	%p32, %f86, 0f7F800000;
	@%p32 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_30;

$L__BB0_35:
	mov.f32 	%f467, 0f00000000;
	mul.rn.f32 	%f1229, %f84, %f467;
	mov.u32 	%r360, 0;
	bra.uni 	$L__BB0_36;

$L__BB0_30:
	mov.b32 	%r31, %f84;
	bfe.u32 	%r107, %r31, 23, 8;
	add.s32 	%r32, %r107, -128;
	shl.b32 	%r108, %r31, 8;
	or.b32  	%r33, %r108, -2147483648;
	shr.u32 	%r34, %r32, 5;
	mov.u64 	%rd116, 0;
	mov.u64 	%rd117, %rd116;

$L__BB0_31:
	.pragma "nounroll";
	shl.b64 	%rd55, %rd116, 2;
	mov.u64 	%rd56, __cudart_i2opi_f;
	add.s64 	%rd57, %rd56, %rd55;
	ld.global.nc.u32 	%r109, [%rd57];
	mad.wide.u32 	%rd58, %r109, %r33, %rd117;
	shr.u64 	%rd117, %rd58, 32;
	add.s64 	%rd59, %rd1, %rd55;
	st.local.u32 	[%rd59], %rd58;
	cvt.u32.u64 	%r110, %rd116;
	add.s32 	%r111, %r110, 1;
	cvt.s64.s32 	%rd116, %r111;
	setp.ne.s32 	%p33, %r111, 6;
	@%p33 bra 	$L__BB0_31;

	st.local.u32 	[%rd5], %rd117;
	mov.u32 	%r112, 4;
	sub.s32 	%r35, %r112, %r34;
	mov.u32 	%r113, 6;
	sub.s32 	%r114, %r113, %r34;
	mul.wide.s32 	%rd60, %r114, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.local.u32 	%r358, [%rd61];
	ld.local.u32 	%r359, [%rd61+-4];
	and.b32  	%r38, %r32, 31;
	setp.eq.s32 	%p34, %r38, 0;
	@%p34 bra 	$L__BB0_34;

	mov.u32 	%r115, 32;
	sub.s32 	%r116, %r115, %r38;
	shr.u32 	%r117, %r359, %r116;
	shl.b32 	%r118, %r358, %r38;
	add.s32 	%r358, %r117, %r118;
	mul.wide.s32 	%rd62, %r35, 4;
	add.s64 	%rd63, %rd1, %rd62;
	ld.local.u32 	%r119, [%rd63];
	shr.u32 	%r120, %r119, %r116;
	shl.b32 	%r121, %r359, %r38;
	add.s32 	%r359, %r120, %r121;

$L__BB0_34:
	and.b32  	%r122, %r31, -2147483648;
	shr.u32 	%r123, %r359, 30;
	shl.b32 	%r124, %r358, 2;
	or.b32  	%r125, %r123, %r124;
	shr.u32 	%r126, %r125, 31;
	shr.u32 	%r127, %r358, 30;
	add.s32 	%r128, %r126, %r127;
	neg.s32 	%r129, %r128;
	setp.eq.s32 	%p35, %r122, 0;
	selp.b32 	%r360, %r128, %r129, %p35;
	setp.ne.s32 	%p36, %r126, 0;
	xor.b32  	%r130, %r122, -2147483648;
	selp.b32 	%r131, %r130, %r122, %p36;
	selp.b32 	%r132, -1, 0, %p36;
	xor.b32  	%r133, %r125, %r132;
	shl.b32 	%r134, %r359, 2;
	xor.b32  	%r135, %r134, %r132;
	cvt.u64.u32 	%rd64, %r133;
	cvt.u64.u32 	%rd65, %r135;
	bfi.b64 	%rd66, %rd64, %rd65, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd66;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f465, %fd4;
	setp.eq.s32 	%p37, %r131, 0;
	neg.f32 	%f466, %f465;
	selp.f32 	%f1229, %f465, %f466, %p37;

$L__BB0_36:
	mul.f32 	%f100, %f83, %f1228;
	and.b32  	%r45, %r360, 1;
	setp.eq.s32 	%p38, %r45, 0;
	mul.rn.f32 	%f102, %f1229, %f1229;
	mov.f32 	%f1230, 0fB94D4153;
	@%p38 bra 	$L__BB0_38;

	mov.f32 	%f469, 0fBAB607ED;
	mov.f32 	%f470, 0f37CBAC00;
	fma.rn.f32 	%f1230, %f470, %f102, %f469;

$L__BB0_38:
	selp.f32 	%f1168, %f1229, 0f3F800000, %p38;
	selp.f32 	%f471, 0f3C0885E4, 0f3D2AAABB, %p38;
	fma.rn.f32 	%f472, %f1230, %f102, %f471;
	selp.f32 	%f473, 0fBE2AAAA8, 0fBEFFFFFF, %p38;
	fma.rn.f32 	%f474, %f472, %f102, %f473;
	mov.f32 	%f475, 0f00000000;
	fma.rn.f32 	%f476, %f102, %f1168, %f475;
	fma.rn.f32 	%f1231, %f474, %f476, %f1168;
	and.b32  	%r137, %r360, 2;
	setp.eq.s32 	%p40, %r137, 0;
	@%p40 bra 	$L__BB0_40;

	mov.f32 	%f478, 0fBF800000;
	fma.rn.f32 	%f1231, %f1231, %f478, %f475;

$L__BB0_40:
	mul.f32 	%f488, %f83, %f1231;
	mul.f32 	%f489, %f16, %f488;
	mul.f32 	%f490, %f17, %f488;
	mul.f32 	%f491, %f18, %f488;
	fma.rn.f32 	%f492, %f54, %f100, %f489;
	fma.rn.f32 	%f493, %f55, %f100, %f490;
	fma.rn.f32 	%f494, %f56, %f100, %f491;
	fma.rn.f32 	%f482, %f1190, %f82, %f492;
	fma.rn.f32 	%f483, %f1191, %f82, %f493;
	fma.rn.f32 	%f484, %f1192, %f82, %f494;
	mov.f32 	%f500, 0f38D1B717;
	max.f32 	%f485, %f499, %f500;
	mov.f32 	%f486, 0f6C4ECB8F;
	mov.u32 	%r171, 1;
	mov.u32 	%r174, 2;
	mov.u32 	%r176, 3;
	mov.u32 	%r208, 0;
	// begin inline asm
	call(%r138,%r139,%r140,%r141,%r142,%r143,%r144,%r145,%r146,%r147,%r148,%r149,%r150,%r151,%r152,%r153,%r154,%r155,%r156,%r157,%r158,%r159,%r160,%r161,%r162,%r163,%r164,%r165,%r166,%r167,%r168,%r169),_optix_trace_typed_32,(%r208,%rd4,%f13,%f14,%f15,%f482,%f483,%f484,%f485,%f486,%f475,%r171,%r208,%r208,%r174,%r208,%r176,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208,%r208);
	// end inline asm
	mov.b32 	%f501, %r138;
	mov.b32 	%f502, %r139;
	mov.b32 	%f503, %r140;
	mul.f32 	%f504, %f29, %f483;
	fma.rn.f32 	%f505, %f27, %f482, %f504;
	fma.rn.f32 	%f506, %f31, %f484, %f505;
	cvt.sat.f32.f32 	%f507, %f506;
	fma.rn.f32 	%f1219, %f507, %f501, %f1219;
	fma.rn.f32 	%f1218, %f507, %f502, %f1218;
	fma.rn.f32 	%f1217, %f507, %f503, %f1217;
	mul.f32 	%f508, %f39, %f483;
	fma.rn.f32 	%f509, %f38, %f482, %f508;
	fma.rn.f32 	%f510, %f40, %f484, %f509;
	cvt.sat.f32.f32 	%f511, %f510;
	fma.rn.f32 	%f1222, %f511, %f501, %f1222;
	fma.rn.f32 	%f1221, %f511, %f502, %f1221;
	fma.rn.f32 	%f1220, %f511, %f503, %f1220;
	mul.f32 	%f512, %f48, %f483;
	fma.rn.f32 	%f513, %f47, %f482, %f512;
	fma.rn.f32 	%f514, %f49, %f484, %f513;
	cvt.sat.f32.f32 	%f515, %f514;
	fma.rn.f32 	%f1225, %f515, %f501, %f1225;
	fma.rn.f32 	%f1224, %f515, %f502, %f1224;
	fma.rn.f32 	%f1223, %f515, %f503, %f1223;
	mul.f32 	%f516, %f1191, %f483;
	fma.rn.f32 	%f517, %f1190, %f482, %f516;
	fma.rn.f32 	%f518, %f1192, %f484, %f517;
	cvt.sat.f32.f32 	%f519, %f518;
	fma.rn.f32 	%f1216, %f519, %f501, %f1216;
	fma.rn.f32 	%f1215, %f519, %f502, %f1215;
	fma.rn.f32 	%f1214, %f519, %f503, %f1214;
	add.s32 	%r352, %r352, 1;
	setp.lt.s32 	%p41, %r352, %r3;
	@%p41 bra 	$L__BB0_16;

	add.s32 	%r350, %r350, 1;
	setp.lt.s32 	%p42, %r350, %r3;
	@%p42 bra 	$L__BB0_15;

$L__BB0_42:
	mov.f32 	%f1244, 0f00000000;
	mul.lo.s32 	%r209, %r3, %r3;
	cvt.rn.f32.s32 	%f523, %r209;
	rcp.rn.f32 	%f524, %f523;
	mul.f32 	%f525, %f524, %f1216;
	mul.f32 	%f526, %f524, %f1215;
	mul.f32 	%f527, %f524, %f1214;
	mul.f32 	%f132, %f524, %f1219;
	mul.f32 	%f133, %f524, %f1218;
	mul.f32 	%f134, %f524, %f1217;
	mul.f32 	%f135, %f524, %f1222;
	mul.f32 	%f136, %f524, %f1221;
	mul.f32 	%f137, %f524, %f1220;
	mul.f32 	%f138, %f524, %f1225;
	mul.f32 	%f139, %f524, %f1224;
	mul.f32 	%f140, %f524, %f1223;
	fma.rn.f32 	%f141, %f524, %f1216, %f525;
	fma.rn.f32 	%f142, %f524, %f1215, %f526;
	fma.rn.f32 	%f143, %f524, %f1214, %f527;
	ld.const.u64 	%rd68, [params+504];
	cvt.rn.f32.u32 	%f528, %r5;
	cvt.rn.f32.u32 	%f529, %r4;
	tex.2d.v4.f32.f32 	{%f530, %f531, %f532, %f533}, [%rd68, {%f529, %f528}];
	mul.f32 	%f144, %f141, %f530;
	mul.f32 	%f145, %f142, %f531;
	mul.f32 	%f146, %f143, %f532;
	add.f32 	%f147, %f258, %f144;
	add.f32 	%f148, %f259, %f145;
	add.f32 	%f149, %f260, %f146;
	abs.f32 	%f534, %f147;
	setp.gtu.f32 	%p43, %f534, 0f7F800000;
	mov.f32 	%f1245, %f1244;
	mov.f32 	%f1246, %f1244;
	@%p43 bra 	$L__BB0_46;

	mov.f32 	%f1244, 0f00000000;
	abs.f32 	%f538, %f148;
	setp.gtu.f32 	%p44, %f538, 0f7F800000;
	@%p44 bra 	$L__BB0_46;

	mov.f32 	%f1244, 0f00000000;
	abs.f32 	%f542, %f149;
	setp.gtu.f32 	%p45, %f542, 0f7F800000;
	mov.f32 	%f1245, %f1244;
	mov.f32 	%f1246, %f1244;
	@%p45 bra 	$L__BB0_46;

	mov.f32 	%f1244, %f147;
	mov.f32 	%f1245, %f148;
	mov.f32 	%f1246, %f149;

$L__BB0_46:
	ld.const.u32 	%r48, [params+104];
	and.b32  	%r210, %r48, 1;
	setp.eq.b32 	%p46, %r210, 1;
	mov.pred 	%p47, 0;
	xor.pred  	%p48, %p46, %p47;
	not.pred 	%p49, %p48;
	@%p49 bra 	$L__BB0_120;

	mov.f32 	%f547, 0f3EE66666;
	abs.f32 	%f160, %f1244;
	setp.lt.f32 	%p50, %f160, 0f00800000;
	mul.f32 	%f549, %f160, 0f4B800000;
	selp.f32 	%f550, %f549, %f160, %p50;
	selp.f32 	%f551, 0fC3170000, 0fC2FE0000, %p50;
	mov.b32 	%r211, %f550;
	and.b32  	%r212, %r211, 8388607;
	or.b32  	%r213, %r212, 1065353216;
	mov.b32 	%f552, %r213;
	shr.u32 	%r214, %r211, 23;
	cvt.rn.f32.u32 	%f553, %r214;
	add.f32 	%f554, %f551, %f553;
	setp.gt.f32 	%p51, %f552, 0f3FB504F3;
	mul.f32 	%f555, %f552, 0f3F000000;
	add.f32 	%f556, %f554, 0f3F800000;
	selp.f32 	%f557, %f556, %f554, %p51;
	selp.f32 	%f558, %f555, %f552, %p51;
	add.f32 	%f559, %f558, 0fBF800000;
	add.f32 	%f560, %f558, 0f3F800000;
	rcp.approx.ftz.f32 	%f561, %f560;
	add.f32 	%f562, %f559, %f559;
	mul.f32 	%f563, %f562, %f561;
	mul.f32 	%f564, %f563, %f563;
	mov.f32 	%f565, 0f3C4CAF63;
	mov.f32 	%f566, 0f3B18F0FE;
	fma.rn.f32 	%f567, %f566, %f564, %f565;
	mov.f32 	%f568, 0f3DAAAABD;
	fma.rn.f32 	%f569, %f567, %f564, %f568;
	mul.rn.f32 	%f570, %f569, %f564;
	mul.rn.f32 	%f571, %f570, %f563;
	sub.f32 	%f572, %f559, %f563;
	add.f32 	%f573, %f572, %f572;
	neg.f32 	%f574, %f563;
	fma.rn.f32 	%f575, %f574, %f559, %f573;
	mul.rn.f32 	%f576, %f561, %f575;
	add.f32 	%f577, %f571, %f563;
	sub.f32 	%f578, %f563, %f577;
	add.f32 	%f579, %f571, %f578;
	add.f32 	%f580, %f576, %f579;
	add.f32 	%f581, %f577, %f580;
	sub.f32 	%f582, %f577, %f581;
	add.f32 	%f583, %f580, %f582;
	mov.f32 	%f584, 0f3F317200;
	mul.rn.f32 	%f585, %f557, %f584;
	mov.f32 	%f586, 0f35BFBE8E;
	mul.rn.f32 	%f587, %f557, %f586;
	add.f32 	%f588, %f585, %f581;
	sub.f32 	%f589, %f585, %f588;
	add.f32 	%f590, %f581, %f589;
	add.f32 	%f591, %f583, %f590;
	add.f32 	%f592, %f587, %f591;
	add.f32 	%f593, %f588, %f592;
	sub.f32 	%f594, %f588, %f593;
	add.f32 	%f595, %f592, %f594;
	mul.rn.f32 	%f596, %f547, %f593;
	neg.f32 	%f597, %f596;
	fma.rn.f32 	%f598, %f547, %f593, %f597;
	fma.rn.f32 	%f599, %f547, %f595, %f598;
	mov.f32 	%f600, 0f00000000;
	fma.rn.f32 	%f601, %f600, %f593, %f599;
	add.rn.f32 	%f602, %f596, %f601;
	neg.f32 	%f603, %f602;
	add.rn.f32 	%f604, %f596, %f603;
	add.rn.f32 	%f605, %f604, %f601;
	mov.b32 	%r215, %f602;
	setp.eq.s32 	%p52, %r215, 1118925336;
	add.s32 	%r216, %r215, -1;
	mov.b32 	%f606, %r216;
	add.f32 	%f607, %f605, 0f37000000;
	selp.f32 	%f161, %f607, %f605, %p52;
	selp.f32 	%f608, %f606, %f602, %p52;
	mov.f32 	%f609, 0f3FB8AA3B;
	mul.rn.f32 	%f610, %f608, %f609;
	cvt.rzi.f32.f32 	%f611, %f610;
	abs.f32 	%f612, %f611;
	setp.gt.f32 	%p53, %f612, 0f42FC0000;
	mov.b32 	%r217, %f611;
	and.b32  	%r218, %r217, -2147483648;
	or.b32  	%r219, %r218, 1123811328;
	mov.b32 	%f613, %r219;
	selp.f32 	%f614, %f613, %f611, %p53;
	mov.f32 	%f615, 0fBF317218;
	fma.rn.f32 	%f616, %f614, %f615, %f608;
	mov.f32 	%f617, 0f3102E308;
	fma.rn.f32 	%f618, %f614, %f617, %f616;
	mul.f32 	%f619, %f618, 0f3FB8AA3B;
	add.f32 	%f620, %f614, 0f4B40007F;
	mov.b32 	%r220, %f620;
	shl.b32 	%r221, %r220, 23;
	mov.b32 	%f621, %r221;
	ex2.approx.ftz.f32 	%f622, %f619;
	mul.f32 	%f162, %f622, %f621;
	setp.eq.f32 	%p54, %f162, 0f7F800000;
	mov.f32 	%f1247, 0f7F800000;
	@%p54 bra 	$L__BB0_49;

	fma.rn.f32 	%f1247, %f162, %f161, %f162;

$L__BB0_49:
	mov.f32 	%f1174, 0f3E666666;
	cvt.rzi.f32.f32 	%f1173, %f1174;
	add.f32 	%f1172, %f1173, %f1173;
	mov.f32 	%f1171, 0f3EE66666;
	sub.f32 	%f1170, %f1171, %f1172;
	abs.f32 	%f1169, %f1170;
	setp.lt.f32 	%p55, %f1244, 0f00000000;
	setp.eq.f32 	%p56, %f1169, 0f3F800000;
	and.pred  	%p1, %p55, %p56;
	setp.eq.f32 	%p57, %f1244, 0f00000000;
	@%p57 bra 	$L__BB0_53;
	bra.uni 	$L__BB0_50;

$L__BB0_53:
	add.f32 	%f627, %f1244, %f1244;
	selp.f32 	%f1249, %f627, 0f00000000, %p56;
	bra.uni 	$L__BB0_54;

$L__BB0_144:
	mov.f32 	%f1150, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs146, %f1150;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs145, %f1150;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs144, %f1150;}

	// end inline asm
	mov.u16 	%rs147, 0;
	st.global.v4.u16 	[%rd22], {%rs144, %rs145, %rs146, %rs147};

$L__BB0_145:
	ld.const.u64 	%rd107, [params+288];
	cvta.to.global.u64 	%rd108, %rd107;
	ld.const.u32 	%r328, [params+280];
	mad.lo.s32 	%r329, %r328, %r5, %r4;
	mul.wide.u32 	%rd109, %r329, 8;
	add.s64 	%rd23, %rd108, %rd109;
	@%p157 bra 	$L__BB0_147;

	ld.global.v4.u16 	{%rs154, %rs155, %rs156, %rs157}, [%rd23];
	// begin inline asm
	{  cvt.f32.f16 %f1151, %rs154;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1152, %rs155;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1153, %rs156;}

	// end inline asm
	add.f32 	%f1154, %f1151, 0f00000000;
	add.f32 	%f1155, %f1152, 0f00000000;
	add.f32 	%f1156, %f1153, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs153, %f1156;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs152, %f1155;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs151, %f1154;}

	// end inline asm
	mov.u16 	%rs158, 0;
	st.global.v4.u16 	[%rd23], {%rs151, %rs152, %rs153, %rs158};
	bra.uni 	$L__BB0_148;

$L__BB0_147:
	mov.f32 	%f1159, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs161, %f1159;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs160, %f1159;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs159, %f1159;}

	// end inline asm
	mov.u16 	%rs162, 0;
	st.global.v4.u16 	[%rd23], {%rs159, %rs160, %rs161, %rs162};
	bra.uni 	$L__BB0_148;

$L__BB0_50:
	mov.b32 	%r222, %f1247;
	xor.b32  	%r223, %r222, -2147483648;
	mov.b32 	%f623, %r223;
	selp.f32 	%f1249, %f623, %f1247, %p1;
	setp.geu.f32 	%p58, %f1244, 0f00000000;
	@%p58 bra 	$L__BB0_54;

	mov.f32 	%f624, 0f3EE66666;
	cvt.rzi.f32.f32 	%f625, %f624;
	setp.eq.f32 	%p59, %f625, 0f3EE66666;
	@%p59 bra 	$L__BB0_54;

	mov.f32 	%f1249, 0f7FFFFFFF;

$L__BB0_54:
	abs.f32 	%f1175, %f1244;
	add.f32 	%f628, %f1175, 0f3EE66666;
	mov.b32 	%r224, %f628;
	setp.lt.s32 	%p61, %r224, 2139095040;
	@%p61 bra 	$L__BB0_59;

	abs.f32 	%f1176, %f1244;
	setp.gtu.f32 	%p62, %f1176, 0f7F800000;
	@%p62 bra 	$L__BB0_58;
	bra.uni 	$L__BB0_56;

$L__BB0_58:
	add.f32 	%f1249, %f1244, 0f3EE66666;
	bra.uni 	$L__BB0_59;

$L__BB0_56:
	abs.f32 	%f1177, %f1244;
	setp.neu.f32 	%p63, %f1177, 0f7F800000;
	@%p63 bra 	$L__BB0_59;

	selp.f32 	%f1249, 0fFF800000, 0f7F800000, %p1;

$L__BB0_59:
	setp.eq.f32 	%p64, %f1244, 0f3F800000;
	selp.f32 	%f171, 0f3F800000, %f1249, %p64;
	abs.f32 	%f172, %f1245;
	setp.lt.f32 	%p65, %f172, 0f00800000;
	mul.f32 	%f630, %f172, 0f4B800000;
	selp.f32 	%f631, %f630, %f172, %p65;
	selp.f32 	%f632, 0fC3170000, 0fC2FE0000, %p65;
	mov.b32 	%r225, %f631;
	and.b32  	%r226, %r225, 8388607;
	or.b32  	%r227, %r226, 1065353216;
	mov.b32 	%f633, %r227;
	shr.u32 	%r228, %r225, 23;
	cvt.rn.f32.u32 	%f634, %r228;
	add.f32 	%f635, %f632, %f634;
	setp.gt.f32 	%p66, %f633, 0f3FB504F3;
	mul.f32 	%f636, %f633, 0f3F000000;
	add.f32 	%f637, %f635, 0f3F800000;
	selp.f32 	%f638, %f637, %f635, %p66;
	selp.f32 	%f639, %f636, %f633, %p66;
	add.f32 	%f640, %f639, 0fBF800000;
	add.f32 	%f641, %f639, 0f3F800000;
	rcp.approx.ftz.f32 	%f642, %f641;
	add.f32 	%f643, %f640, %f640;
	mul.f32 	%f644, %f643, %f642;
	mul.f32 	%f645, %f644, %f644;
	mov.f32 	%f646, 0f3C4CAF63;
	mov.f32 	%f647, 0f3B18F0FE;
	fma.rn.f32 	%f648, %f647, %f645, %f646;
	mov.f32 	%f649, 0f3DAAAABD;
	fma.rn.f32 	%f650, %f648, %f645, %f649;
	mul.rn.f32 	%f651, %f650, %f645;
	mul.rn.f32 	%f652, %f651, %f644;
	sub.f32 	%f653, %f640, %f644;
	add.f32 	%f654, %f653, %f653;
	neg.f32 	%f655, %f644;
	fma.rn.f32 	%f656, %f655, %f640, %f654;
	mul.rn.f32 	%f657, %f642, %f656;
	add.f32 	%f658, %f652, %f644;
	sub.f32 	%f659, %f644, %f658;
	add.f32 	%f660, %f652, %f659;
	add.f32 	%f661, %f657, %f660;
	add.f32 	%f662, %f658, %f661;
	sub.f32 	%f663, %f658, %f662;
	add.f32 	%f664, %f661, %f663;
	mov.f32 	%f665, 0f3F317200;
	mul.rn.f32 	%f666, %f638, %f665;
	mov.f32 	%f667, 0f35BFBE8E;
	mul.rn.f32 	%f668, %f638, %f667;
	add.f32 	%f669, %f666, %f662;
	sub.f32 	%f670, %f666, %f669;
	add.f32 	%f671, %f662, %f670;
	add.f32 	%f672, %f664, %f671;
	add.f32 	%f673, %f668, %f672;
	add.f32 	%f674, %f669, %f673;
	sub.f32 	%f675, %f669, %f674;
	add.f32 	%f676, %f673, %f675;
	mov.f32 	%f677, 0f3EE66666;
	mul.rn.f32 	%f678, %f677, %f674;
	neg.f32 	%f679, %f678;
	fma.rn.f32 	%f680, %f677, %f674, %f679;
	fma.rn.f32 	%f681, %f677, %f676, %f680;
	mov.f32 	%f682, 0f00000000;
	fma.rn.f32 	%f683, %f682, %f674, %f681;
	add.rn.f32 	%f684, %f678, %f683;
	neg.f32 	%f685, %f684;
	add.rn.f32 	%f686, %f678, %f685;
	add.rn.f32 	%f687, %f686, %f683;
	mov.b32 	%r229, %f684;
	setp.eq.s32 	%p67, %r229, 1118925336;
	add.s32 	%r230, %r229, -1;
	mov.b32 	%f688, %r230;
	add.f32 	%f689, %f687, 0f37000000;
	selp.f32 	%f173, %f689, %f687, %p67;
	selp.f32 	%f690, %f688, %f684, %p67;
	mov.f32 	%f691, 0f3FB8AA3B;
	mul.rn.f32 	%f692, %f690, %f691;
	cvt.rzi.f32.f32 	%f693, %f692;
	abs.f32 	%f694, %f693;
	setp.gt.f32 	%p68, %f694, 0f42FC0000;
	mov.b32 	%r231, %f693;
	and.b32  	%r232, %r231, -2147483648;
	or.b32  	%r233, %r232, 1123811328;
	mov.b32 	%f695, %r233;
	selp.f32 	%f696, %f695, %f693, %p68;
	mov.f32 	%f697, 0fBF317218;
	fma.rn.f32 	%f698, %f696, %f697, %f690;
	mov.f32 	%f699, 0f3102E308;
	fma.rn.f32 	%f700, %f696, %f699, %f698;
	mul.f32 	%f701, %f700, 0f3FB8AA3B;
	add.f32 	%f702, %f696, 0f4B40007F;
	mov.b32 	%r234, %f702;
	shl.b32 	%r235, %r234, 23;
	mov.b32 	%f703, %r235;
	ex2.approx.ftz.f32 	%f704, %f701;
	mul.f32 	%f174, %f704, %f703;
	setp.eq.f32 	%p69, %f174, 0f7F800000;
	mov.f32 	%f1250, 0f7F800000;
	@%p69 bra 	$L__BB0_61;

	fma.rn.f32 	%f1250, %f174, %f173, %f174;

$L__BB0_61:
	setp.lt.f32 	%p70, %f1245, 0f00000000;
	and.pred  	%p2, %p70, %p56;
	setp.eq.f32 	%p72, %f1245, 0f00000000;
	@%p72 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_62;

$L__BB0_65:
	add.f32 	%f709, %f1245, %f1245;
	selp.f32 	%f1252, %f709, 0f00000000, %p56;
	bra.uni 	$L__BB0_66;

$L__BB0_62:
	mov.b32 	%r236, %f1250;
	xor.b32  	%r237, %r236, -2147483648;
	mov.b32 	%f705, %r237;
	selp.f32 	%f1252, %f705, %f1250, %p2;
	setp.geu.f32 	%p73, %f1245, 0f00000000;
	@%p73 bra 	$L__BB0_66;

	mov.f32 	%f706, 0f3EE66666;
	cvt.rzi.f32.f32 	%f707, %f706;
	setp.eq.f32 	%p74, %f707, 0f3EE66666;
	@%p74 bra 	$L__BB0_66;

	mov.f32 	%f1252, 0f7FFFFFFF;

$L__BB0_66:
	abs.f32 	%f1178, %f1245;
	add.f32 	%f710, %f1178, 0f3EE66666;
	mov.b32 	%r238, %f710;
	setp.lt.s32 	%p76, %r238, 2139095040;
	@%p76 bra 	$L__BB0_71;

	abs.f32 	%f1179, %f1245;
	setp.gtu.f32 	%p77, %f1179, 0f7F800000;
	@%p77 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_68;

$L__BB0_70:
	add.f32 	%f1252, %f1245, 0f3EE66666;
	bra.uni 	$L__BB0_71;

$L__BB0_68:
	abs.f32 	%f1180, %f1245;
	setp.neu.f32 	%p78, %f1180, 0f7F800000;
	@%p78 bra 	$L__BB0_71;

	selp.f32 	%f1252, 0fFF800000, 0f7F800000, %p2;

$L__BB0_71:
	setp.eq.f32 	%p79, %f1245, 0f3F800000;
	selp.f32 	%f183, 0f3F800000, %f1252, %p79;
	abs.f32 	%f184, %f1246;
	setp.lt.f32 	%p80, %f184, 0f00800000;
	mul.f32 	%f712, %f184, 0f4B800000;
	selp.f32 	%f713, %f712, %f184, %p80;
	selp.f32 	%f714, 0fC3170000, 0fC2FE0000, %p80;
	mov.b32 	%r239, %f713;
	and.b32  	%r240, %r239, 8388607;
	or.b32  	%r241, %r240, 1065353216;
	mov.b32 	%f715, %r241;
	shr.u32 	%r242, %r239, 23;
	cvt.rn.f32.u32 	%f716, %r242;
	add.f32 	%f717, %f714, %f716;
	setp.gt.f32 	%p81, %f715, 0f3FB504F3;
	mul.f32 	%f718, %f715, 0f3F000000;
	add.f32 	%f719, %f717, 0f3F800000;
	selp.f32 	%f720, %f719, %f717, %p81;
	selp.f32 	%f721, %f718, %f715, %p81;
	add.f32 	%f722, %f721, 0fBF800000;
	add.f32 	%f723, %f721, 0f3F800000;
	rcp.approx.ftz.f32 	%f724, %f723;
	add.f32 	%f725, %f722, %f722;
	mul.f32 	%f726, %f725, %f724;
	mul.f32 	%f727, %f726, %f726;
	mov.f32 	%f728, 0f3C4CAF63;
	mov.f32 	%f729, 0f3B18F0FE;
	fma.rn.f32 	%f730, %f729, %f727, %f728;
	mov.f32 	%f731, 0f3DAAAABD;
	fma.rn.f32 	%f732, %f730, %f727, %f731;
	mul.rn.f32 	%f733, %f732, %f727;
	mul.rn.f32 	%f734, %f733, %f726;
	sub.f32 	%f735, %f722, %f726;
	add.f32 	%f736, %f735, %f735;
	neg.f32 	%f737, %f726;
	fma.rn.f32 	%f738, %f737, %f722, %f736;
	mul.rn.f32 	%f739, %f724, %f738;
	add.f32 	%f740, %f734, %f726;
	sub.f32 	%f741, %f726, %f740;
	add.f32 	%f742, %f734, %f741;
	add.f32 	%f743, %f739, %f742;
	add.f32 	%f744, %f740, %f743;
	sub.f32 	%f745, %f740, %f744;
	add.f32 	%f746, %f743, %f745;
	mov.f32 	%f747, 0f3F317200;
	mul.rn.f32 	%f748, %f720, %f747;
	mov.f32 	%f749, 0f35BFBE8E;
	mul.rn.f32 	%f750, %f720, %f749;
	add.f32 	%f751, %f748, %f744;
	sub.f32 	%f752, %f748, %f751;
	add.f32 	%f753, %f744, %f752;
	add.f32 	%f754, %f746, %f753;
	add.f32 	%f755, %f750, %f754;
	add.f32 	%f756, %f751, %f755;
	sub.f32 	%f757, %f751, %f756;
	add.f32 	%f758, %f755, %f757;
	mov.f32 	%f759, 0f3EE66666;
	mul.rn.f32 	%f760, %f759, %f756;
	neg.f32 	%f761, %f760;
	fma.rn.f32 	%f762, %f759, %f756, %f761;
	fma.rn.f32 	%f763, %f759, %f758, %f762;
	mov.f32 	%f764, 0f00000000;
	fma.rn.f32 	%f765, %f764, %f756, %f763;
	add.rn.f32 	%f766, %f760, %f765;
	neg.f32 	%f767, %f766;
	add.rn.f32 	%f768, %f760, %f767;
	add.rn.f32 	%f769, %f768, %f765;
	mov.b32 	%r243, %f766;
	setp.eq.s32 	%p82, %r243, 1118925336;
	add.s32 	%r244, %r243, -1;
	mov.b32 	%f770, %r244;
	add.f32 	%f771, %f769, 0f37000000;
	selp.f32 	%f185, %f771, %f769, %p82;
	selp.f32 	%f772, %f770, %f766, %p82;
	mov.f32 	%f773, 0f3FB8AA3B;
	mul.rn.f32 	%f774, %f772, %f773;
	cvt.rzi.f32.f32 	%f775, %f774;
	abs.f32 	%f776, %f775;
	setp.gt.f32 	%p83, %f776, 0f42FC0000;
	mov.b32 	%r245, %f775;
	and.b32  	%r246, %r245, -2147483648;
	or.b32  	%r247, %r246, 1123811328;
	mov.b32 	%f777, %r247;
	selp.f32 	%f778, %f777, %f775, %p83;
	mov.f32 	%f779, 0fBF317218;
	fma.rn.f32 	%f780, %f778, %f779, %f772;
	mov.f32 	%f781, 0f3102E308;
	fma.rn.f32 	%f782, %f778, %f781, %f780;
	mul.f32 	%f783, %f782, 0f3FB8AA3B;
	add.f32 	%f784, %f778, 0f4B40007F;
	mov.b32 	%r248, %f784;
	shl.b32 	%r249, %r248, 23;
	mov.b32 	%f785, %r249;
	ex2.approx.ftz.f32 	%f786, %f783;
	mul.f32 	%f186, %f786, %f785;
	setp.eq.f32 	%p84, %f186, 0f7F800000;
	mov.f32 	%f1253, 0f7F800000;
	@%p84 bra 	$L__BB0_73;

	fma.rn.f32 	%f1253, %f186, %f185, %f186;

$L__BB0_73:
	setp.lt.f32 	%p85, %f1246, 0f00000000;
	and.pred  	%p3, %p85, %p56;
	setp.eq.f32 	%p87, %f1246, 0f00000000;
	@%p87 bra 	$L__BB0_77;
	bra.uni 	$L__BB0_74;

$L__BB0_77:
	add.f32 	%f791, %f1246, %f1246;
	selp.f32 	%f1255, %f791, 0f00000000, %p56;
	bra.uni 	$L__BB0_78;

$L__BB0_74:
	mov.b32 	%r250, %f1253;
	xor.b32  	%r251, %r250, -2147483648;
	mov.b32 	%f787, %r251;
	selp.f32 	%f1255, %f787, %f1253, %p3;
	setp.geu.f32 	%p88, %f1246, 0f00000000;
	@%p88 bra 	$L__BB0_78;

	mov.f32 	%f788, 0f3EE66666;
	cvt.rzi.f32.f32 	%f789, %f788;
	setp.eq.f32 	%p89, %f789, 0f3EE66666;
	@%p89 bra 	$L__BB0_78;

	mov.f32 	%f1255, 0f7FFFFFFF;

$L__BB0_78:
	abs.f32 	%f1181, %f1246;
	add.f32 	%f792, %f1181, 0f3EE66666;
	mov.b32 	%r252, %f792;
	setp.lt.s32 	%p91, %r252, 2139095040;
	@%p91 bra 	$L__BB0_83;

	abs.f32 	%f1182, %f1246;
	setp.gtu.f32 	%p92, %f1182, 0f7F800000;
	@%p92 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_80;

$L__BB0_82:
	add.f32 	%f1255, %f1246, 0f3EE66666;
	bra.uni 	$L__BB0_83;

$L__BB0_80:
	abs.f32 	%f1183, %f1246;
	setp.neu.f32 	%p93, %f1183, 0f7F800000;
	@%p93 bra 	$L__BB0_83;

	selp.f32 	%f1255, 0fFF800000, 0f7F800000, %p3;

$L__BB0_83:
	setp.eq.f32 	%p94, %f1246, 0f3F800000;
	mov.f32 	%f794, 0f3F800000;
	selp.f32 	%f795, 0f3F800000, %f1255, %p94;
	min.f32 	%f796, %f171, %f794;
	mov.f32 	%f797, 0f00000000;
	max.f32 	%f195, %f797, %f796;
	min.f32 	%f798, %f183, %f794;
	max.f32 	%f196, %f797, %f798;
	min.f32 	%f799, %f795, %f794;
	max.f32 	%f197, %f797, %f799;
	mov.f32 	%f803, 0f3ED55555;
	abs.f32 	%f199, %f195;
	setp.lt.f32 	%p95, %f199, 0f00800000;
	mul.f32 	%f805, %f199, 0f4B800000;
	selp.f32 	%f806, %f805, %f199, %p95;
	selp.f32 	%f807, 0fC3170000, 0fC2FE0000, %p95;
	mov.b32 	%r255, %f806;
	and.b32  	%r256, %r255, 8388607;
	or.b32  	%r257, %r256, 1065353216;
	mov.b32 	%f808, %r257;
	shr.u32 	%r258, %r255, 23;
	cvt.rn.f32.u32 	%f809, %r258;
	add.f32 	%f810, %f807, %f809;
	setp.gt.f32 	%p96, %f808, 0f3FB504F3;
	mul.f32 	%f811, %f808, 0f3F000000;
	add.f32 	%f812, %f810, 0f3F800000;
	selp.f32 	%f813, %f812, %f810, %p96;
	selp.f32 	%f814, %f811, %f808, %p96;
	add.f32 	%f815, %f814, 0fBF800000;
	add.f32 	%f816, %f814, 0f3F800000;
	rcp.approx.ftz.f32 	%f817, %f816;
	add.f32 	%f818, %f815, %f815;
	mul.f32 	%f819, %f818, %f817;
	mul.f32 	%f820, %f819, %f819;
	mov.f32 	%f821, 0f3C4CAF63;
	mov.f32 	%f822, 0f3B18F0FE;
	fma.rn.f32 	%f823, %f822, %f820, %f821;
	mov.f32 	%f824, 0f3DAAAABD;
	fma.rn.f32 	%f825, %f823, %f820, %f824;
	mul.rn.f32 	%f826, %f825, %f820;
	mul.rn.f32 	%f827, %f826, %f819;
	sub.f32 	%f828, %f815, %f819;
	add.f32 	%f829, %f828, %f828;
	neg.f32 	%f830, %f819;
	fma.rn.f32 	%f831, %f830, %f815, %f829;
	mul.rn.f32 	%f832, %f817, %f831;
	add.f32 	%f833, %f827, %f819;
	sub.f32 	%f834, %f819, %f833;
	add.f32 	%f835, %f827, %f834;
	add.f32 	%f836, %f832, %f835;
	add.f32 	%f837, %f833, %f836;
	sub.f32 	%f838, %f833, %f837;
	add.f32 	%f839, %f836, %f838;
	mov.f32 	%f840, 0f3F317200;
	mul.rn.f32 	%f841, %f813, %f840;
	mov.f32 	%f842, 0f35BFBE8E;
	mul.rn.f32 	%f843, %f813, %f842;
	add.f32 	%f844, %f841, %f837;
	sub.f32 	%f845, %f841, %f844;
	add.f32 	%f846, %f837, %f845;
	add.f32 	%f847, %f839, %f846;
	add.f32 	%f848, %f843, %f847;
	add.f32 	%f849, %f844, %f848;
	sub.f32 	%f850, %f844, %f849;
	add.f32 	%f851, %f848, %f850;
	mul.rn.f32 	%f852, %f803, %f849;
	neg.f32 	%f853, %f852;
	fma.rn.f32 	%f854, %f803, %f849, %f853;
	fma.rn.f32 	%f855, %f803, %f851, %f854;
	fma.rn.f32 	%f856, %f797, %f849, %f855;
	add.rn.f32 	%f857, %f852, %f856;
	neg.f32 	%f858, %f857;
	add.rn.f32 	%f859, %f852, %f858;
	add.rn.f32 	%f860, %f859, %f856;
	mov.b32 	%r259, %f857;
	setp.eq.s32 	%p97, %r259, 1118925336;
	add.s32 	%r260, %r259, -1;
	mov.b32 	%f861, %r260;
	add.f32 	%f862, %f860, 0f37000000;
	selp.f32 	%f200, %f862, %f860, %p97;
	selp.f32 	%f863, %f861, %f857, %p97;
	mov.f32 	%f864, 0f3FB8AA3B;
	mul.rn.f32 	%f865, %f863, %f864;
	cvt.rzi.f32.f32 	%f866, %f865;
	abs.f32 	%f867, %f866;
	setp.gt.f32 	%p98, %f867, 0f42FC0000;
	mov.b32 	%r261, %f866;
	and.b32  	%r262, %r261, -2147483648;
	or.b32  	%r263, %r262, 1123811328;
	mov.b32 	%f868, %r263;
	selp.f32 	%f869, %f868, %f866, %p98;
	mov.f32 	%f870, 0fBF317218;
	fma.rn.f32 	%f871, %f869, %f870, %f863;
	mov.f32 	%f872, 0f3102E308;
	fma.rn.f32 	%f873, %f869, %f872, %f871;
	mul.f32 	%f874, %f873, 0f3FB8AA3B;
	add.f32 	%f875, %f869, 0f4B40007F;
	mov.b32 	%r264, %f875;
	shl.b32 	%r265, %r264, 23;
	mov.b32 	%f876, %r265;
	ex2.approx.ftz.f32 	%f877, %f874;
	mul.f32 	%f201, %f877, %f876;
	setp.eq.f32 	%p99, %f201, 0f7F800000;
	mov.f32 	%f1256, 0f7F800000;
	@%p99 bra 	$L__BB0_85;

	fma.rn.f32 	%f1256, %f201, %f200, %f201;

$L__BB0_85:
	mov.f32 	%f1189, 0f3E555555;
	cvt.rzi.f32.f32 	%f1188, %f1189;
	add.f32 	%f1187, %f1188, %f1188;
	mov.f32 	%f1186, 0f3ED55555;
	sub.f32 	%f1185, %f1186, %f1187;
	abs.f32 	%f1184, %f1185;
	setp.lt.f32 	%p100, %f195, 0f00000000;
	setp.eq.f32 	%p101, %f1184, 0f3F800000;
	and.pred  	%p4, %p100, %p101;
	setp.eq.f32 	%p102, %f195, 0f00000000;
	@%p102 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_86;

$L__BB0_89:
	add.f32 	%f882, %f195, %f195;
	selp.f32 	%f1258, %f882, 0f00000000, %p101;
	bra.uni 	$L__BB0_90;

$L__BB0_86:
	mov.b32 	%r266, %f1256;
	xor.b32  	%r267, %r266, -2147483648;
	mov.b32 	%f878, %r267;
	selp.f32 	%f1258, %f878, %f1256, %p4;
	setp.geu.f32 	%p103, %f195, 0f00000000;
	@%p103 bra 	$L__BB0_90;

	mov.f32 	%f879, 0f3ED55555;
	cvt.rzi.f32.f32 	%f880, %f879;
	setp.eq.f32 	%p104, %f880, 0f3ED55555;
	@%p104 bra 	$L__BB0_90;

	mov.f32 	%f1258, 0f7FFFFFFF;

$L__BB0_90:
	add.f32 	%f883, %f199, 0f3ED55555;
	mov.b32 	%r268, %f883;
	setp.lt.s32 	%p106, %r268, 2139095040;
	@%p106 bra 	$L__BB0_95;

	setp.gtu.f32 	%p107, %f199, 0f7F800000;
	@%p107 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_92;

$L__BB0_94:
	add.f32 	%f1258, %f195, 0f3ED55555;
	bra.uni 	$L__BB0_95;

$L__BB0_92:
	setp.neu.f32 	%p108, %f199, 0f7F800000;
	@%p108 bra 	$L__BB0_95;

	selp.f32 	%f1258, 0fFF800000, 0f7F800000, %p4;

$L__BB0_95:
	abs.f32 	%f210, %f196;
	setp.lt.f32 	%p109, %f210, 0f00800000;
	mul.f32 	%f885, %f210, 0f4B800000;
	selp.f32 	%f886, %f885, %f210, %p109;
	selp.f32 	%f887, 0fC3170000, 0fC2FE0000, %p109;
	mov.b32 	%r269, %f886;
	and.b32  	%r270, %r269, 8388607;
	or.b32  	%r271, %r270, 1065353216;
	mov.b32 	%f888, %r271;
	shr.u32 	%r272, %r269, 23;
	cvt.rn.f32.u32 	%f889, %r272;
	add.f32 	%f890, %f887, %f889;
	setp.gt.f32 	%p110, %f888, 0f3FB504F3;
	mul.f32 	%f891, %f888, 0f3F000000;
	add.f32 	%f892, %f890, 0f3F800000;
	selp.f32 	%f893, %f892, %f890, %p110;
	selp.f32 	%f894, %f891, %f888, %p110;
	add.f32 	%f895, %f894, 0fBF800000;
	add.f32 	%f896, %f894, 0f3F800000;
	rcp.approx.ftz.f32 	%f897, %f896;
	add.f32 	%f898, %f895, %f895;
	mul.f32 	%f899, %f898, %f897;
	mul.f32 	%f900, %f899, %f899;
	mov.f32 	%f901, 0f3C4CAF63;
	mov.f32 	%f902, 0f3B18F0FE;
	fma.rn.f32 	%f903, %f902, %f900, %f901;
	mov.f32 	%f904, 0f3DAAAABD;
	fma.rn.f32 	%f905, %f903, %f900, %f904;
	mul.rn.f32 	%f906, %f905, %f900;
	mul.rn.f32 	%f907, %f906, %f899;
	sub.f32 	%f908, %f895, %f899;
	add.f32 	%f909, %f908, %f908;
	neg.f32 	%f910, %f899;
	fma.rn.f32 	%f911, %f910, %f895, %f909;
	mul.rn.f32 	%f912, %f897, %f911;
	add.f32 	%f913, %f907, %f899;
	sub.f32 	%f914, %f899, %f913;
	add.f32 	%f915, %f907, %f914;
	add.f32 	%f916, %f912, %f915;
	add.f32 	%f917, %f913, %f916;
	sub.f32 	%f918, %f913, %f917;
	add.f32 	%f919, %f916, %f918;
	mov.f32 	%f920, 0f3F317200;
	mul.rn.f32 	%f921, %f893, %f920;
	mov.f32 	%f922, 0f35BFBE8E;
	mul.rn.f32 	%f923, %f893, %f922;
	add.f32 	%f924, %f921, %f917;
	sub.f32 	%f925, %f921, %f924;
	add.f32 	%f926, %f917, %f925;
	add.f32 	%f927, %f919, %f926;
	add.f32 	%f928, %f923, %f927;
	add.f32 	%f929, %f924, %f928;
	sub.f32 	%f930, %f924, %f929;
	add.f32 	%f931, %f928, %f930;
	mov.f32 	%f932, 0f3ED55555;
	mul.rn.f32 	%f933, %f932, %f929;
	neg.f32 	%f934, %f933;
	fma.rn.f32 	%f935, %f932, %f929, %f934;
	fma.rn.f32 	%f936, %f932, %f931, %f935;
	mov.f32 	%f937, 0f00000000;
	fma.rn.f32 	%f938, %f937, %f929, %f936;
	add.rn.f32 	%f939, %f933, %f938;
	neg.f32 	%f940, %f939;
	add.rn.f32 	%f941, %f933, %f940;
	add.rn.f32 	%f942, %f941, %f938;
	mov.b32 	%r273, %f939;
	setp.eq.s32 	%p111, %r273, 1118925336;
	add.s32 	%r274, %r273, -1;
	mov.b32 	%f943, %r274;
	add.f32 	%f944, %f942, 0f37000000;
	selp.f32 	%f211, %f944, %f942, %p111;
	selp.f32 	%f945, %f943, %f939, %p111;
	mov.f32 	%f946, 0f3FB8AA3B;
	mul.rn.f32 	%f947, %f945, %f946;
	cvt.rzi.f32.f32 	%f948, %f947;
	abs.f32 	%f949, %f948;
	setp.gt.f32 	%p112, %f949, 0f42FC0000;
	mov.b32 	%r275, %f948;
	and.b32  	%r276, %r275, -2147483648;
	or.b32  	%r277, %r276, 1123811328;
	mov.b32 	%f950, %r277;
	selp.f32 	%f951, %f950, %f948, %p112;
	mov.f32 	%f952, 0fBF317218;
	fma.rn.f32 	%f953, %f951, %f952, %f945;
	mov.f32 	%f954, 0f3102E308;
	fma.rn.f32 	%f955, %f951, %f954, %f953;
	mul.f32 	%f956, %f955, 0f3FB8AA3B;
	add.f32 	%f957, %f951, 0f4B40007F;
	mov.b32 	%r278, %f957;
	shl.b32 	%r279, %r278, 23;
	mov.b32 	%f958, %r279;
	ex2.approx.ftz.f32 	%f959, %f956;
	mul.f32 	%f212, %f959, %f958;
	setp.eq.f32 	%p113, %f212, 0f7F800000;
	mov.f32 	%f1259, 0f7F800000;
	@%p113 bra 	$L__BB0_97;

	fma.rn.f32 	%f1259, %f212, %f211, %f212;

$L__BB0_97:
	setp.lt.f32 	%p114, %f196, 0f00000000;
	and.pred  	%p5, %p114, %p101;
	setp.eq.f32 	%p116, %f196, 0f00000000;
	@%p116 bra 	$L__BB0_101;
	bra.uni 	$L__BB0_98;

$L__BB0_101:
	add.f32 	%f964, %f196, %f196;
	selp.f32 	%f1261, %f964, 0f00000000, %p101;
	bra.uni 	$L__BB0_102;

$L__BB0_98:
	mov.b32 	%r280, %f1259;
	xor.b32  	%r281, %r280, -2147483648;
	mov.b32 	%f960, %r281;
	selp.f32 	%f1261, %f960, %f1259, %p5;
	setp.geu.f32 	%p117, %f196, 0f00000000;
	@%p117 bra 	$L__BB0_102;

	mov.f32 	%f961, 0f3ED55555;
	cvt.rzi.f32.f32 	%f962, %f961;
	setp.eq.f32 	%p118, %f962, 0f3ED55555;
	@%p118 bra 	$L__BB0_102;

	mov.f32 	%f1261, 0f7FFFFFFF;

$L__BB0_102:
	add.f32 	%f965, %f210, 0f3ED55555;
	mov.b32 	%r282, %f965;
	setp.lt.s32 	%p120, %r282, 2139095040;
	@%p120 bra 	$L__BB0_107;

	setp.gtu.f32 	%p121, %f210, 0f7F800000;
	@%p121 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_104;

$L__BB0_106:
	add.f32 	%f1261, %f196, 0f3ED55555;
	bra.uni 	$L__BB0_107;

$L__BB0_104:
	setp.neu.f32 	%p122, %f210, 0f7F800000;
	@%p122 bra 	$L__BB0_107;

	selp.f32 	%f1261, 0fFF800000, 0f7F800000, %p5;

$L__BB0_107:
	abs.f32 	%f221, %f197;
	setp.lt.f32 	%p123, %f221, 0f00800000;
	mul.f32 	%f967, %f221, 0f4B800000;
	selp.f32 	%f968, %f967, %f221, %p123;
	selp.f32 	%f969, 0fC3170000, 0fC2FE0000, %p123;
	mov.b32 	%r283, %f968;
	and.b32  	%r284, %r283, 8388607;
	or.b32  	%r285, %r284, 1065353216;
	mov.b32 	%f970, %r285;
	shr.u32 	%r286, %r283, 23;
	cvt.rn.f32.u32 	%f971, %r286;
	add.f32 	%f972, %f969, %f971;
	setp.gt.f32 	%p124, %f970, 0f3FB504F3;
	mul.f32 	%f973, %f970, 0f3F000000;
	add.f32 	%f974, %f972, 0f3F800000;
	selp.f32 	%f975, %f974, %f972, %p124;
	selp.f32 	%f976, %f973, %f970, %p124;
	add.f32 	%f977, %f976, 0fBF800000;
	add.f32 	%f978, %f976, 0f3F800000;
	rcp.approx.ftz.f32 	%f979, %f978;
	add.f32 	%f980, %f977, %f977;
	mul.f32 	%f981, %f980, %f979;
	mul.f32 	%f982, %f981, %f981;
	mov.f32 	%f983, 0f3C4CAF63;
	mov.f32 	%f984, 0f3B18F0FE;
	fma.rn.f32 	%f985, %f984, %f982, %f983;
	mov.f32 	%f986, 0f3DAAAABD;
	fma.rn.f32 	%f987, %f985, %f982, %f986;
	mul.rn.f32 	%f988, %f987, %f982;
	mul.rn.f32 	%f989, %f988, %f981;
	sub.f32 	%f990, %f977, %f981;
	add.f32 	%f991, %f990, %f990;
	neg.f32 	%f992, %f981;
	fma.rn.f32 	%f993, %f992, %f977, %f991;
	mul.rn.f32 	%f994, %f979, %f993;
	add.f32 	%f995, %f989, %f981;
	sub.f32 	%f996, %f981, %f995;
	add.f32 	%f997, %f989, %f996;
	add.f32 	%f998, %f994, %f997;
	add.f32 	%f999, %f995, %f998;
	sub.f32 	%f1000, %f995, %f999;
	add.f32 	%f1001, %f998, %f1000;
	mov.f32 	%f1002, 0f3F317200;
	mul.rn.f32 	%f1003, %f975, %f1002;
	mov.f32 	%f1004, 0f35BFBE8E;
	mul.rn.f32 	%f1005, %f975, %f1004;
	add.f32 	%f1006, %f1003, %f999;
	sub.f32 	%f1007, %f1003, %f1006;
	add.f32 	%f1008, %f999, %f1007;
	add.f32 	%f1009, %f1001, %f1008;
	add.f32 	%f1010, %f1005, %f1009;
	add.f32 	%f1011, %f1006, %f1010;
	sub.f32 	%f1012, %f1006, %f1011;
	add.f32 	%f1013, %f1010, %f1012;
	mov.f32 	%f1014, 0f3ED55555;
	mul.rn.f32 	%f1015, %f1014, %f1011;
	neg.f32 	%f1016, %f1015;
	fma.rn.f32 	%f1017, %f1014, %f1011, %f1016;
	fma.rn.f32 	%f1018, %f1014, %f1013, %f1017;
	mov.f32 	%f1019, 0f00000000;
	fma.rn.f32 	%f1020, %f1019, %f1011, %f1018;
	add.rn.f32 	%f1021, %f1015, %f1020;
	neg.f32 	%f1022, %f1021;
	add.rn.f32 	%f1023, %f1015, %f1022;
	add.rn.f32 	%f1024, %f1023, %f1020;
	mov.b32 	%r287, %f1021;
	setp.eq.s32 	%p125, %r287, 1118925336;
	add.s32 	%r288, %r287, -1;
	mov.b32 	%f1025, %r288;
	add.f32 	%f1026, %f1024, 0f37000000;
	selp.f32 	%f222, %f1026, %f1024, %p125;
	selp.f32 	%f1027, %f1025, %f1021, %p125;
	mov.f32 	%f1028, 0f3FB8AA3B;
	mul.rn.f32 	%f1029, %f1027, %f1028;
	cvt.rzi.f32.f32 	%f1030, %f1029;
	abs.f32 	%f1031, %f1030;
	setp.gt.f32 	%p126, %f1031, 0f42FC0000;
	mov.b32 	%r289, %f1030;
	and.b32  	%r290, %r289, -2147483648;
	or.b32  	%r291, %r290, 1123811328;
	mov.b32 	%f1032, %r291;
	selp.f32 	%f1033, %f1032, %f1030, %p126;
	mov.f32 	%f1034, 0fBF317218;
	fma.rn.f32 	%f1035, %f1033, %f1034, %f1027;
	mov.f32 	%f1036, 0f3102E308;
	fma.rn.f32 	%f1037, %f1033, %f1036, %f1035;
	mul.f32 	%f1038, %f1037, 0f3FB8AA3B;
	add.f32 	%f1039, %f1033, 0f4B40007F;
	mov.b32 	%r292, %f1039;
	shl.b32 	%r293, %r292, 23;
	mov.b32 	%f1040, %r293;
	ex2.approx.ftz.f32 	%f1041, %f1038;
	mul.f32 	%f223, %f1041, %f1040;
	setp.eq.f32 	%p127, %f223, 0f7F800000;
	mov.f32 	%f1262, 0f7F800000;
	@%p127 bra 	$L__BB0_109;

	fma.rn.f32 	%f1262, %f223, %f222, %f223;

$L__BB0_109:
	setp.lt.f32 	%p128, %f197, 0f00000000;
	and.pred  	%p6, %p128, %p101;
	setp.eq.f32 	%p130, %f197, 0f00000000;
	@%p130 bra 	$L__BB0_113;
	bra.uni 	$L__BB0_110;

$L__BB0_113:
	add.f32 	%f1046, %f197, %f197;
	selp.f32 	%f1264, %f1046, 0f00000000, %p101;
	bra.uni 	$L__BB0_114;

$L__BB0_110:
	mov.b32 	%r294, %f1262;
	xor.b32  	%r295, %r294, -2147483648;
	mov.b32 	%f1042, %r295;
	selp.f32 	%f1264, %f1042, %f1262, %p6;
	setp.geu.f32 	%p131, %f197, 0f00000000;
	@%p131 bra 	$L__BB0_114;

	mov.f32 	%f1043, 0f3ED55555;
	cvt.rzi.f32.f32 	%f1044, %f1043;
	setp.eq.f32 	%p132, %f1044, 0f3ED55555;
	@%p132 bra 	$L__BB0_114;

	mov.f32 	%f1264, 0f7FFFFFFF;

$L__BB0_114:
	add.f32 	%f1047, %f221, 0f3ED55555;
	mov.b32 	%r296, %f1047;
	setp.lt.s32 	%p134, %r296, 2139095040;
	@%p134 bra 	$L__BB0_119;

	setp.gtu.f32 	%p135, %f221, 0f7F800000;
	@%p135 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_116;

$L__BB0_118:
	add.f32 	%f1264, %f197, 0f3ED55555;
	bra.uni 	$L__BB0_119;

$L__BB0_116:
	setp.neu.f32 	%p136, %f221, 0f7F800000;
	@%p136 bra 	$L__BB0_119;

	selp.f32 	%f1264, 0fFF800000, 0f7F800000, %p6;

$L__BB0_119:
	ld.const.u64 	%rd112, [params+144];
	cvta.to.global.u64 	%rd111, %rd112;
	ld.const.u32 	%r349, [params+136];
	mad.lo.s32 	%r348, %r349, %r5, %r4;
	cvt.u64.u32 	%rd110, %r348;
	fma.rn.f32 	%f1048, %f1258, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p137, %f195, 0f3F800000;
	mov.f32 	%f1049, 0f3F800000;
	selp.f32 	%f1050, 0f3F7FFFFF, %f1048, %p137;
	mul.f32 	%f1051, %f195, 0f414EB852;
	setp.lt.f32 	%p138, %f195, 0f3B4D2E1C;
	selp.f32 	%f1052, %f1051, %f1050, %p138;
	fma.rn.f32 	%f1053, %f1261, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p139, %f196, 0f3F800000;
	selp.f32 	%f1054, 0f3F7FFFFF, %f1053, %p139;
	mul.f32 	%f1055, %f196, 0f414EB852;
	setp.lt.f32 	%p140, %f196, 0f3B4D2E1C;
	selp.f32 	%f1056, %f1055, %f1054, %p140;
	fma.rn.f32 	%f1057, %f1264, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p141, %f197, 0f3F800000;
	selp.f32 	%f1058, 0f3F7FFFFF, %f1057, %p141;
	mul.f32 	%f1059, %f197, 0f414EB852;
	setp.lt.f32 	%p142, %f197, 0f3B4D2E1C;
	selp.f32 	%f1060, %f1059, %f1058, %p142;
	min.f32 	%f1061, %f1052, %f1049;
	mov.f32 	%f1062, 0f00000000;
	max.f32 	%f1063, %f1062, %f1061;
	mul.f32 	%f1064, %f1063, 0f43800000;
	cvt.rzi.u32.f32 	%r297, %f1064;
	min.u32 	%r298, %r297, 255;
	min.f32 	%f1065, %f1056, %f1049;
	max.f32 	%f1066, %f1062, %f1065;
	mul.f32 	%f1067, %f1066, 0f43800000;
	cvt.rzi.u32.f32 	%r299, %f1067;
	min.u32 	%r300, %r299, 255;
	min.f32 	%f1068, %f1060, %f1049;
	max.f32 	%f1069, %f1062, %f1068;
	mul.f32 	%f1070, %f1069, 0f43800000;
	cvt.rzi.u32.f32 	%r301, %f1070;
	min.u32 	%r302, %r301, 255;
	shl.b64 	%rd70, %rd110, 2;
	add.s64 	%rd71, %rd111, %rd70;
	cvt.u16.u32 	%rs52, %r302;
	cvt.u16.u32 	%rs53, %r300;
	cvt.u16.u32 	%rs54, %r298;
	mov.u16 	%rs55, 255;
	st.global.v4.u8 	[%rd71], {%rs54, %rs53, %rs52, %rs55};

$L__BB0_120:
	ld.const.u32 	%r346, [params+104];
	and.b32  	%r303, %r346, 4;
	setp.eq.s32 	%p143, %r303, 0;
	@%p143 bra 	$L__BB0_122;

	ld.const.u64 	%rd72, [params+224];
	cvta.to.global.u64 	%rd73, %rd72;
	ld.const.u32 	%r304, [params+216];
	mad.lo.s32 	%r305, %r304, %r5, %r4;
	mov.f32 	%f1074, 0f3F800000;
	mul.wide.u32 	%rd74, %r305, 8;
	add.s64 	%rd75, %rd73, %rd74;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs59, %f1074;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs58, %f1246;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs57, %f1245;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs56, %f1244;}

	// end inline asm
	st.global.v4.u16 	[%rd75], {%rs56, %rs57, %rs58, %rs59};

$L__BB0_122:
	ld.const.u32 	%r347, [params+104];
	and.b32  	%r306, %r347, 16;
	setp.eq.s32 	%p144, %r306, 0;
	@%p144 bra 	$L__BB0_124;

	ld.const.u64 	%rd76, [params+240];
	cvta.to.global.u64 	%rd77, %rd76;
	ld.const.u32 	%r307, [params+232];
	mad.lo.s32 	%r308, %r307, %r5, %r4;
	mov.f32 	%f1078, 0f3F800000;
	mul.wide.u32 	%rd78, %r308, 8;
	add.s64 	%rd79, %rd77, %rd78;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs63, %f1078;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs62, %f146;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs61, %f145;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs60, %f144;}

	// end inline asm
	st.global.v4.u16 	[%rd79], {%rs60, %rs61, %rs62, %rs63};

$L__BB0_124:
	add.f32 	%f1079, %f135, %f132;
	add.f32 	%f1080, %f138, %f1079;
	add.f32 	%f1081, %f136, %f133;
	add.f32 	%f1082, %f139, %f1081;
	add.f32 	%f1083, %f137, %f134;
	add.f32 	%f1084, %f140, %f1083;
	mul.f32 	%f1085, %f1080, 0f3F13CD3A;
	mul.f32 	%f1086, %f1082, 0f3F13CD3A;
	mul.f32 	%f1087, %f1084, 0f3F13CD3A;
	div.rn.f32 	%f1088, %f141, %f1085;
	div.rn.f32 	%f1089, %f142, %f1086;
	div.rn.f32 	%f1090, %f143, %f1087;
	setp.eq.f32 	%p145, %f141, 0f00000000;
	selp.f32 	%f1091, 0f00000000, %f1088, %p145;
	setp.eq.f32 	%p146, %f142, 0f00000000;
	selp.f32 	%f1092, 0f00000000, %f1089, %p146;
	setp.eq.f32 	%p147, %f143, 0f00000000;
	selp.f32 	%f1093, 0f00000000, %f1090, %p147;
	mul.f32 	%f232, %f132, %f1091;
	mul.f32 	%f233, %f133, %f1092;
	mul.f32 	%f234, %f134, %f1093;
	mul.f32 	%f235, %f135, %f1091;
	mul.f32 	%f236, %f136, %f1092;
	mul.f32 	%f237, %f137, %f1093;
	mul.f32 	%f238, %f138, %f1091;
	mul.f32 	%f239, %f139, %f1092;
	mul.f32 	%f240, %f140, %f1093;
	ld.const.u32 	%r49, [params+108];
	setp.eq.s32 	%p148, %r49, 0;
	ld.const.u64 	%rd80, [params+256];
	cvta.to.global.u64 	%rd81, %rd80;
	ld.const.u32 	%r309, [params+248];
	mad.lo.s32 	%r310, %r309, %r5, %r4;
	mul.wide.u32 	%rd82, %r310, 8;
	add.s64 	%rd18, %rd81, %rd82;
	@%p148 bra 	$L__BB0_126;

	ld.global.v4.u16 	{%rs71, %rs72, %rs73, %rs74}, [%rd18];
	// begin inline asm
	{  cvt.f32.f16 %f1094, %rs71;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1095, %rs72;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1096, %rs73;}

	// end inline asm
	add.f32 	%f1097, %f232, %f1094;
	add.f32 	%f1098, %f233, %f1095;
	add.f32 	%f1099, %f234, %f1096;
	mov.f32 	%f1100, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs69, %f1099;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs68, %f1098;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs67, %f1097;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs70, %f1100;}

	// end inline asm
	st.global.v4.u16 	[%rd18], {%rs67, %rs68, %rs69, %rs70};
	bra.uni 	$L__BB0_127;

$L__BB0_126:
	mov.f32 	%f1104, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs78, %f1104;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs77, %f234;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs76, %f233;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs75, %f232;}

	// end inline asm
	st.global.v4.u16 	[%rd18], {%rs75, %rs76, %rs77, %rs78};

$L__BB0_127:
	ld.const.u64 	%rd83, [params+272];
	cvta.to.global.u64 	%rd84, %rd83;
	ld.const.u32 	%r311, [params+264];
	mad.lo.s32 	%r312, %r311, %r5, %r4;
	mul.wide.u32 	%rd85, %r312, 8;
	add.s64 	%rd19, %rd84, %rd85;
	@%p148 bra 	$L__BB0_129;

	ld.global.v4.u16 	{%rs86, %rs87, %rs88, %rs89}, [%rd19];
	// begin inline asm
	{  cvt.f32.f16 %f1105, %rs86;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1106, %rs87;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1107, %rs88;}

	// end inline asm
	add.f32 	%f1108, %f235, %f1105;
	add.f32 	%f1109, %f236, %f1106;
	add.f32 	%f1110, %f237, %f1107;
	mov.f32 	%f1111, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs84, %f1110;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs83, %f1109;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs82, %f1108;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs85, %f1111;}

	// end inline asm
	st.global.v4.u16 	[%rd19], {%rs82, %rs83, %rs84, %rs85};
	bra.uni 	$L__BB0_130;

$L__BB0_129:
	mov.f32 	%f1115, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs93, %f1115;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs92, %f237;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs91, %f236;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs90, %f235;}

	// end inline asm
	st.global.v4.u16 	[%rd19], {%rs90, %rs91, %rs92, %rs93};

$L__BB0_130:
	ld.const.u64 	%rd86, [params+288];
	cvta.to.global.u64 	%rd87, %rd86;
	ld.const.u32 	%r313, [params+280];
	mad.lo.s32 	%r314, %r313, %r5, %r4;
	mul.wide.u32 	%rd88, %r314, 8;
	add.s64 	%rd20, %rd87, %rd88;
	@%p148 bra 	$L__BB0_132;

	ld.global.v4.u16 	{%rs101, %rs102, %rs103, %rs104}, [%rd20];
	// begin inline asm
	{  cvt.f32.f16 %f1116, %rs101;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1117, %rs102;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1118, %rs103;}

	// end inline asm
	add.f32 	%f1119, %f238, %f1116;
	add.f32 	%f1120, %f239, %f1117;
	add.f32 	%f1121, %f240, %f1118;
	mov.f32 	%f1122, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs99, %f1121;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs98, %f1120;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs97, %f1119;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs100, %f1122;}

	// end inline asm
	st.global.v4.u16 	[%rd20], {%rs97, %rs98, %rs99, %rs100};
	bra.uni 	$L__BB0_148;

$L__BB0_132:
	mov.f32 	%f1126, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs108, %f1126;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs107, %f240;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs106, %f239;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs105, %f238;}

	// end inline asm
	st.global.v4.u16 	[%rd20], {%rs105, %rs106, %rs107, %rs108};

$L__BB0_148:
	ret;

}

