Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/quocna/tools/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log -L UVM -timescale 1ns/1ps 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 208 differs from formal bit length 200 for port 'kernel' [/home/quocna/project/uvm_conv/rtl/DUT.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_1117_2127/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_DUT_sv_3602534647
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dr_cb
Compiling module xil_defaultlib.rc_cb
Compiling module xil_defaultlib.conv_interface
Compiling module xil_defaultlib.valid_data
Compiling module xil_defaultlib.rowbuf(COL=32)
Compiling module xil_defaultlib.row4buf(COL=32)
Compiling module xil_defaultlib.conv_default
Compiling module xil_defaultlib.DUT
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
