// Seed: 732688962
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3
);
  logic id_5;
  wire  id_6;
  wire  id_7;
  logic id_8, id_9, id_10, id_11;
  assign id_9 = -1;
  wor id_12;
  assign id_12 = 1;
  logic [1 : 1] id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    inout tri1 id_5,
    output wire id_6,
    output wor id_7,
    input wand id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input tri1 id_12,
    output tri0 id_13
    , id_29,
    input tri id_14,
    input tri1 id_15,
    input wire id_16,
    output tri id_17,
    input supply1 id_18,
    input supply0 id_19,
    input supply0 id_20,
    input supply0 id_21,
    input tri1 id_22,
    input supply1 id_23,
    input uwire id_24,
    input tri0 id_25,
    input tri0 id_26,
    input tri0 id_27
);
  assign id_5 = -1 ==? id_5;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_26,
      id_5
  );
  assign modCall_1.id_2 = 0;
  integer id_30 = id_1;
  wire id_31;
  assign id_13 = id_26;
  wire  id_32;
  logic id_33;
  assign id_6 = id_33;
endmodule
