Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2fadc37718ac4c398c83e82276f73845 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_master_behav xil_defaultlib.tb_master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'ss0' might have multiple concurrent drivers [G:/labint/lab2/lab2.srcs/sim_1/new/tb_master.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.mpu
Compiling module xil_defaultlib.tb_master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_master_behav
