# å®éªŒå…« R å‹æŒ‡ä»¤ CPU è®¾è®¡

æºç å­¦ä¹ é€šä¸Šå·²ç»æœ‰äº†çš„è¯´,ä¸‹é¢æ˜¯å¯¹ PPT å†…å®¹è¿›è¡Œ markdown æ ¼å¼çš„ç¬”è®°æ‘˜æŠ„å’Œæ•´ç†

## ç›®å½•

[[toc]]

## 1ã€å®éªŒç›®çš„

1. æŒæ¡ **MIPS R å‹æŒ‡ä»¤çš„æ•°æ®é€šè·¯è®¾è®¡**ï¼ŒæŒæ¡æŒ‡ä»¤æµå’Œæ•°æ®æµçš„æ§åˆ¶æ–¹æ³•ï¼›
2. æŒæ¡**å®Œæ•´çš„å•å‘¨æœŸ CPU é¡¶å±‚æ¨¡å—**çš„è®¾è®¡æ–¹æ³•ï¼›
3. **å®ç° MIPS R å‹æŒ‡ä»¤çš„åŠŸèƒ½**ï¼›

## 2ã€å®éªŒå†…å®¹ä¸åŸç†

è®¾è®¡å®ç°ä¸€ä¸ªå•å‘¨æœŸ CPUï¼Œå®ç° 8 æ¡ `R` å‹æŒ‡ä»¤ï¼›

1. å»ºç«‹ R å‹æŒ‡ä»¤çš„æ•°æ®é€šè·¯ï¼›
2. æ„é€ é¡¶å±‚æ¨¡å—ï¼Œå«éƒ¨ä»¶ï¼š
   1. æŒ‡ä»¤å­˜å‚¨å™¨ï¼ˆå®éªŒä¸ƒï¼‰
   2. PC åŠè‡ªå¢ç”µè·¯ï¼ˆå®éªŒä¸ƒï¼‰
   3. å¯„å­˜å™¨å †æ¨¡å—ï¼ˆå®éªŒå››ï¼‰
   4. ALU æ¨¡å—ï¼ˆå®éªŒä¸‰ï¼‰
   5. æŒ‡ä»¤è¯‘ç ä¸æ§åˆ¶å•å…ƒï¼šæ–°å¢
      1. æ ¹æ®æŒ‡ä»¤ç å’ŒåŠŸèƒ½ç ï¼Œä¸ºæ•°æ®é€šè·¯ä¸Šå„éƒ¨ä»¶å‘é€æ§åˆ¶ä¿¡å·ï¼ˆç½®ä½æˆ–å¤ä½ï¼‰ï¼›

### ï¼ˆ1ï¼‰R å‹æŒ‡ä»¤çš„æ•°æ®é€šè·¯

![image-20240103145238234](./assets/image-20240103145238234.png)

### ï¼ˆ2ï¼‰R å‹æŒ‡ä»¤é›†

![image-20240103145302333](./assets/image-20240103145302333.png)

ç”±ä¸Šè¡¨å¯çŸ¥

#### R å‹æŒ‡ä»¤çš„å…±åŒç‰¹å¾ï¼š

- æ“ä½œç å­—æ®µ OP=000000b
- æŒ‡ä»¤çš„åŠŸèƒ½åˆ™ç”±åŠŸèƒ½ç å­—æ®µ func æŒ‡å‡º
- R å‹æŒ‡ä»¤çš„æ“ä½œæ•°æœ‰ 3 ä¸ª
  - ä¸¤ä¸ªæºæ“ä½œæ•°åœ¨ rs å’Œ rt å­—æ®µæ‰€æŒ‡å®šçš„å¯„å­˜å™¨ä¸­
  - ç›®çš„æ“ä½œæ•°æ˜¯ rt å­—æ®µæ‰€æŒ‡å®šçš„å¯„å­˜å™¨

**æ±‡ç¼–åŠ©è®°ç¬¦**ä¸­ï¼Œç´§è·ŸæŒ‡ä»¤ç¬¦å·å³è¾¹çš„å¯„å­˜å™¨æ˜¯ç›®çš„å¯„å­˜å™¨ï¼Œè¿™å’Œ**æŒ‡ä»¤æœºå™¨ç **çš„æ’åˆ—é¡ºåºæœ‰å·®å¼‚

### ï¼ˆ3ï¼‰æ„é€  CPU é¡¶å±‚æ¨¡å—ï¼š

1. æ–°å»ºä¸€ä¸ªå·¥ç¨‹ï¼›
2. æ–°å»ºä¸€ä¸ª Veilog Module ä½œä¸º CPU é¡¶å±‚æ¨¡å—ï¼›
3. æ‹·è´å„ä¸ªæ¨¡å—çš„\*.v æ–‡ä»¶åˆ°å½“å‰å·¥ç¨‹ç›®å½•ä¸‹ï¼›
4. å°†å„ä¸ª\*.v æ–‡ä»¶åŠ åˆ°å·¥ç¨‹ä¸­æ¥ï¼›
   1. å¯¹äºæŒ‡ä»¤å­˜å‚¨å™¨çš„\*.xcoï¼Œå¤„ç†è¾ƒå¤æ‚ï¼ˆå¯é‡æ–°åœ¨å·¥ç¨‹ä¸­ç”Ÿæˆ ROM çš„ IP æ ¸ï¼‰
5. åœ¨é¡¶å±‚æ¨¡å—ä¸­ï¼Œå¼•ç”¨å„ä¸ªæ¨¡å—çš„å®ä¾‹ï¼›
   1. å®šä¹‰ä¸€ç»„ä¿¡å·åšä¸ºå„ä¸ªæ¨¡å—é—´çš„ä¿¡å·è¿æ¥ï¼›
6. åœ¨é¡¶å±‚æ¨¡å—ä¸­ï¼Œç¼–å†™æœ‰å…³æŒ‡ä»¤è¯‘ç å’Œæ§åˆ¶å•å…ƒçš„ç¨‹åºï¼›

#### æ³¨æ„ï¼š

- å¯„å­˜å™¨æ¨¡å—ï¼š$0 è¦å§‹ç»ˆç½®ä¸º 0ï¼Œä¸”ä¸å…è®¸å†™æ“ä½œï¼›
- æŒ‡ä»¤è¯‘ç ï¼šOP=000000 ä¸º R å‹æŒ‡ä»¤ï¼Œç”± func å­—æ®µè¯†åˆ«å…·ä½“ R å‹æŒ‡ä»¤ï¼›
- æ§åˆ¶ä¿¡å·èµ‹å€¼ï¼šä¾æ®æŒ‡ä»¤è¯‘ç ï¼Œè§ä¸‹è¡¨

##### æŒ‡ä»¤è¯‘ç ä¸æ§åˆ¶ï¼šOP=6â€˜b000000

![image-20240103145748981](./assets/image-20240103145748981.png)

#### æ—¶åºè®¾è®¡

- æ—¶é’Ÿæºä¸º CPU çš„ä¸»é¢‘è„‰å†² clk
- clk çš„ä¸Šå‡æ²¿ï¼Œå¯åŠ¨æŒ‡ä»¤å­˜å‚¨å™¨ä¾æ® PC è¯»æŒ‡ä»¤
- clk é«˜ç”µå¹³æŒç»­æœŸé—´ï¼Œå®Œæˆ PC å€¼çš„è‡ªå¢ã€æŒ‡ä»¤è¯‘ç ã€å¯„å­˜å™¨è¯»æ“ä½œï¼Œéšåå®Œæˆ ALU è¿ç®—
- clk çš„ä¸‹é™æ²¿åˆ™å®Œæˆç›®çš„å¯„å­˜å™¨çš„å†™å…¥ã€PC å€¼çš„æ›´æ–°å’Œæ ‡å¿—å¯„å­˜å™¨çš„æ›´æ–°
- æ—¶åºå®ç°æ—¶ï¼š
  - æŒ‡ä»¤å­˜å‚¨å™¨çš„ clkï¼šclk
  - PC å¯„å­˜å™¨çš„æ‰“å…¥ clkï¼š~clk
  - å¯„å­˜å™¨å †çš„å†™å…¥ clkï¼š~clk

#### æŒ‡ä»¤å¯¹æ ‡å¿—å¯„å­˜å™¨çš„å½±å“

- **ä¼ é€ç±»æŒ‡ä»¤**å’Œ**è·³è½¬ç±»æŒ‡ä»¤**ä¸å½±å“æ ‡å¿—ä½
- **æœ‰ç¬¦å·ç®—æœ¯è¿ç®—ç±»æŒ‡ä»¤**ï¼ˆåŒ…æ‹¬ slt å’Œç®—æœ¯ç§»ä½æŒ‡ä»¤ï¼‰**å½±å“ ZF å’Œ OF**
- **æ— ç¬¦å·ç®—æœ¯è¿ç®—ç±»æŒ‡ä»¤**å’Œ**é€»è¾‘è¿ç®—ç±»**æŒ‡ä»¤**å½±å“ ZF**ï¼Œ**ä¸å½±å“ OF**
- **æ¡ä»¶è½¬ç§»ç±»**æŒ‡ä»¤ä¸€èˆ¬ä¼šä½¿ç”¨**æ ‡å¿—ä½ ZF**

#### æ ‡å¿—å¯„å­˜å™¨çš„èµ‹å€¼

- ç®—æœ¯è¿ç®—ç±»æŒ‡ä»¤ï¼šå½±å“æ ‡å¿—ä½ ZF å’Œ OF
- é€»è¾‘è¿ç®—ç±»æŒ‡ä»¤ï¼šåªå½±å“æ ‡å¿—ä½ ZF
- å­˜å‚¨å™¨è®¿é—®æŒ‡ä»¤ï¼šä¸å½±å“æ ‡å¿—ä½
- æ— æ¡ä»¶è·³è½¬æŒ‡ä»¤ï¼šä¸å½±å“æ ‡å¿—ä½
- æœ‰æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤ï¼šå½±å“æ ‡å¿—ä½ ZF

> å½±å“ â†’ èµ‹å€¼
> ä¸å½±å“ â†’ ä¸èµ‹å€¼

### ï¼ˆ4ï¼‰æŒ‡ä»¤æµ‹è¯•

- å®ç°çš„ CPU èƒ½å¤Ÿæ”¯æŒ 8 æ¡ R å‹æŒ‡ä»¤å­é›†å—ï¼Ÿ
- ç”¨ 8 æ¡ R å‹æŒ‡ä»¤ç¼–å†™ä¸€æ®µç¨‹åºï¼Œç”¨äºæµ‹è¯• CPU çš„åŠŸèƒ½ï¼š

#### æµ‹è¯•ç¨‹åºï¼šæ±‡ç¼–

```assembly
nor $1, $0,$0;  	#$1=FFFF_FFFF
sltu $2, $0, $1;  	#$2=0000_0001
add $3, $2, $2;  	#$3=0000_0002
add $4, $3, $2;  	#$4=0000_0003
add $5, $4, $3;  	#$5=0000_0005
add $6, $5, $3;  	#$6=0000_0007
sllv $7, $6, $2;  	#$7=0000_000E
add $9, $5, $6;  	#$9=0000_000C
sllv $8, $6, $9;  	#$8=0000_7000
xor $9, $1, $8;  	#$9=FFFF_8FFF
add $10, $9, $1; 	#$10=FFFF_8FFE
sub $11, $8, $7; 	#$11=0000_6FF2
sub $12, $7, $8;  	#$12=FFFF_900E
and $13, $9, $12;	#$13=FFFF_800E
or $14, $9, $12;  	#$14=FFFF_9FFF
or $15, $6, $7;  	#$15=0000_000F
nor $16, $6, $7; 	    #$16=FFFF_FFF0
add $17, $7, $3;	    #$17=0000_0010
sllv  $18, $8, $17;    #$18=7000_0000
sllv  $19, $3, $17;    #$19=0002_0000
sllv $20, $19, $7;    #$20=8000_0000
add  $21, $20, $1;   #$21=7FFF_FFFF
or $22, $18, $21;    #$22=7FFF_FFFF
add  $23, $20, $22; #$23=FFFF_FFFF
sub $24, $20, $22;  #$24=0000_0001
sub $25, $22, $20;  #$25=FFFF_FFFF
xor $26, $18, $1;     #$26=8FFF_FFFF
sltu $27, $22, $20;  #$27=0000_0001
sltu $28, $26, $20;  #$28=0000_0000
add $29, $22, $2;    #$29=8000_0000
sub $30, $20, $2;    #$30=7FFF_FFFF
add $31, $11, $26;  #$30=9000_6FF1
```

#### æµ‹è¯•ç¨‹åºï¼šæœºå™¨æŒ‡ä»¤ç¼–ç 

```bash
00000827, 0001102b, 00421820, 00622020, 00832820, 00a33020, 00463804, 00a64820, 01264004, 00284826, 01215020, 01075822, 00e86022, 012c6824, 012c7025, 00c77825, 00c78027, 00e38820, 02289004, 02239804, 00f3a004, 0281a820, 0255b025, 0296b820, 0296c022, 02d4c822, 0241d026, 02d4d82b, 0354e02b, 02c2e820, 0282f022, 017af820
```

1. å°†æœºå™¨ä»£ç ç¼–è¾‘æˆ\*.coe æ–‡ä»¶ï¼ˆæ ¼å¼åŒ–ï¼‰ï¼›
2. ä¸æŒ‡ä»¤å­˜å‚¨å™¨å…³è”ï¼›
3. é‡æ–°ç”Ÿæˆ ROM æ ¸ï¼š**Regenerate Core æ“ä½œ**

### ï¼ˆ5ï¼‰å®éªŒéªŒè¯

> åœ¨æ¿å¡ä¸Šå¦‚ä½•çœ‹åˆ°æµ‹è¯•ç¨‹åºçš„æ¯æ¡æŒ‡ä»¤çš„æ‰§è¡Œç»“æœï¼Ÿå¦‚ä½•éªŒè¯åŠŸèƒ½æ˜¯å¦æ­£ç¡®ï¼Ÿ

- åœ¨ CPU æ¨¡å—ä¹‹ä¸Šï¼Œ**å†æ„é€ ä¸€ä¸ªå®éªŒéªŒè¯æ¨¡å—**ï¼Œå…¶ä¸­å¼•ç”¨æ”¹é€ è¿‡çš„ CPU æ¨¡å—ï¼ˆ**å¼•å‡º ALU çš„è¿ç®—ç»“æœ**ï¼‰

![image-20240103150743081](./assets/image-20240103150743081.png)

## 3ã€å®éªŒè¦æ±‚

- åœ¨å®éªŒä¸‰ã€å®éªŒå››ã€å®éªŒäº”å’Œå®éªŒå…­çš„åŸºç¡€ä¸Šï¼Œ**ç¼–å†™ä¸€ä¸ª CPU æ¨¡å—**ï¼Œ**èƒ½å¤Ÿå®ç° 8 æ¡æŒ‡å®šçš„ R å‹æŒ‡ä»¤**ã€‚
- ç¼–å†™ä¸€æ®µ**æµ‹è¯• 8 æ¡æŒ‡ä»¤çš„æ±‡ç¼–ç¨‹åº**ï¼Œä½¿ç”¨**å®éªŒå…­çš„æ±‡ç¼–å™¨**ï¼Œå°†å…¶ç¿»è¯‘æˆ**äºŒè¿›åˆ¶æœºå™¨ç **ï¼Œå¹¶é€šè¿‡**å…³è”æ–‡ä»¶åˆå§‹åŒ–æŒ‡ä»¤å­˜å‚¨å™¨**ã€‚
- ç¼–å†™ä¸€ä¸ª**å®éªŒéªŒè¯çš„é¡¶å±‚æ¨¡å—**ï¼Œç”¨äºéªŒè¯å®éªŒã€‚
- æ’°å†™å®éªŒæŠ¥å‘Šã€‚

## 4ã€å®éªŒä»£ç 

- [ ] é¡¶å±‚æ¨¡å—
- [ ] PC
- [ ] æŒ‡ä»¤å­˜å‚¨å™¨
- [ ] å¯„å­˜å™¨å †
- [ ] ALU

### ï¼ˆ1ï¼‰CPU é¡¶å±‚æ¨¡å—



```verilog
//R_CPU.v
`timescale 1ns / 1ps // å®šä¹‰æ¨¡æ‹Ÿçš„æ—¶é—´å•ä½å’Œæ—¶é—´ç²¾åº¦

module R_CPU(clk, rst, // å®šä¹‰R_CPUæ¨¡å—å’Œå®ƒçš„è¾“å…¥ç«¯å£
    PC, PC_new, Inst_code, OP, func, rs, rt, rd,
    Write_Reg,ALU_OP,
    RF_A, RF_B,
    ALU_F, ZF, CF, OF, SF, PF,
    );

    input clk, rst; // å®šä¹‰è¾“å…¥ç«¯å£
    output [31:0] PC, PC_new, Inst_code; // å®šä¹‰è¾“å‡ºç«¯å£
    output [5:0] OP, func; // å®šä¹‰è¾“å‡ºç«¯å£
    output [4:0] rs, rt, rd; // å®šä¹‰è¾“å‡ºç«¯å£
    Instruct Instruct_Instance(.clk(clk),.rst(rst), // å®ä¾‹åŒ–Instructæ¨¡å—
        .PC(PC),.PC_new(PC_new),.Inst_code(Inst_code),
        .OP(OP),.rs(rs),.rt(rt),.rd(rd),.func(func),
        .shamt(),.imm(),.addr());

    output reg CF; // å®šä¹‰è¾“å‡ºå¯„å­˜å™¨
    output Write_Reg; // å®šä¹‰è¾“å‡ºç«¯å£
    output [3:0] ALU_OP; // å®šä¹‰è¾“å‡ºç«¯å£
    Control Ctrl_Instance(OP, func, CF, // å®ä¾‹åŒ–Controlæ¨¡å—
            Write_Reg,ALU_OP);

    wire [31:0] W_Data; // å®šä¹‰çº¿ç½‘
    output [31:0] RF_A,RF_B; // å®šä¹‰è¾“å‡ºç«¯å£
    RegFile RegFile_Instance( // å®ä¾‹åŒ–RegFileæ¨¡å—
        .Clk(~clk),
        .Clr(rst),
        .Write_Reg(Write_Reg),
        .R_Addr_A(rs),
        .R_Addr_B(rt),
        .W_Addr(rd),
        .W_Data(W_Data),
        .R_Data_A(RF_A),
        .R_Data_B(RF_B));

    output reg ZF, OF, SF, PF; // å®šä¹‰è¾“å‡ºå¯„å­˜å™¨
    output [31:0] ALU_F; // å®šä¹‰è¾“å‡ºç«¯å£
    wire ALU_ZF, ALU_CF, ALU_OF, ALU_SF, ALU_PF; // å®šä¹‰çº¿ç½‘
    ALU ALU_Instance( // å®ä¾‹åŒ–ALUæ¨¡å—
        .OP(ALU_OP),
        .A(RF_A),
        .B(RF_B),
        .F(ALU_F),
        .ZF(ALU_ZF),
        .CF(ALU_CF),
        .OF(ALU_OF),
        .SF(ALU_SF),
        .PF(ALU_PF));

    assign W_Data = ALU_F; // å°†ALU_Fçš„å€¼èµ‹ç»™W_Data

    always @(negedge clk) begin // åœ¨æ—¶é’Ÿçš„ä¸‹é™æ²¿æ‰§è¡Œä»¥ä¸‹æ“ä½œ
        if (rst) begin // å¦‚æœå¤ä½ä¿¡å·ä¸ºçœŸ
            ZF <= 0; // å°†æ‰€æœ‰æ ‡å¿—ä½æ¸…é›¶
            CF <= 0;
            OF <= 0;
            SF <= 0;
            PF <= 0;
        end
        else if (ALU_OP !== 4'bXXXX) begin // å¦‚æœALU_OPä¸ç­‰äº4'bXXXX
            ZF <= ALU_ZF; // å°†ALUçš„æ ‡å¿—ä½èµ‹ç»™å¯¹åº”çš„è¾“å‡ºå¯„å­˜å™¨
            CF <= ALU_CF;
            OF <= ALU_OF;
            SF <= ALU_SF;
            PF <= ALU_PF;
        end
    end
endmodule // ç»“æŸæ¨¡å—å®šä¹‰
```

æœ¬æ¨¡å—å®ä¾‹åŒ–äº†æŒ‡ä»¤å­˜å‚¨å™¨ã€å¯„å­˜å™¨å †ã€ALUã€æ§åˆ¶å•å…ƒï¼Œå®ç°äº† R å‹æŒ‡ä»¤çš„åŠŸèƒ½ã€‚

åŠŸèƒ½å®ç°æ–¹å¼ï¼šå®ä¾‹åŒ–å„ä¸ªæ¨¡å—ï¼Œå°†å„ä¸ªæ¨¡å—çš„è¾“å…¥è¾“å‡ºç«¯å£è¿æ¥èµ·æ¥ã€‚

### ï¼ˆ2.1ï¼‰ğŸŒPC åŠè‡ªå¢ç”µè·¯(å®éªŒä¸ƒ)

![image-20240103160837459](./assets/image-20240103160837459.png)

![image-20240103160914653](./assets/image-20240103160914653.png)

**PCåŠå…¶è‡ªå¢ç”µè·¯ï¼š**

- MIPSåœ°å€32ä½ï¼ŒæŒ‰å­—èŠ‚ç¼–å€ï¼›æŒ‡ä»¤å­˜å‚¨å™¨ï¼š256Ã—8ä½
- PCæ˜¯32ä½ï¼Œä½†æ˜¯æŒ‡ä»¤å­˜å‚¨å™¨åœ°å€åªéœ€8ä½
- åœ¨æŒ‡ä»¤å‘¨æœŸï¼ˆå³æ—¶é’Ÿå‘¨æœŸï¼‰clkä¸Šè·³æ²¿ï¼Œæ‰§è¡Œå–æŒ‡ä»¤æ“ä½œï¼Œåœ¨clkä¸‹è·³æ²¿æ›´æ–°PCå€¼ã€‚
- å¤ä½ä¿¡å·rstï¼š=1æ—¶ï¼ŒPCæ¸…é›¶ï¼Œå³æŒ‡å®šMIPS CPUä»0å·ä¸»å­˜å¼€å§‹æ‰§è¡Œç¨‹åºã€‚

```verilog
//instract.v
`timescale 1ns / 1ps
// å–æŒ‡ä»¤å’ŒæŒ‡ä»¤åˆ†æ®µæ¨¡å—
module Instruct(clk, rst,
    PC, PC_new, Inst_code,
    OP, rs, rt, rd, shamt, func, imm, addr);
    input clk, rst; // æ—¶é’ŸåŠé‡ç½®ä¿¡å·
    output reg [31:0] PC; // Program Counter, ç¨‹åºè®¡æ•°å™¨
    output [31:0] PC_new; // PCè‡ªå¢å€¼
    output [31:0] Inst_code; // æŒ‡ä»¤æœºå™¨ç 

    always @(negedge clk)
        if (rst) PC <= 32'h0000_0000; // åŒæ­¥æ¸…é›¶
        else PC <= PC_new; // æ›´æ–°PC
    assign PC_new = PC + 4; // ç»„åˆé€»è¾‘, æš‚å­˜PCè‡ªå¢å€¼

    // å®ä¾‹åŒ–æŒ‡ä»¤å­˜å‚¨å™¨IPæ ¸
    Rom_Instraction ROM_Instruction_Instance(
        .clka(clk),         // input wire clka
        .addra(PC[7:2]),    // input wire [5 : 0] addra
        .douta(Inst_code)); // output wire [31 : 0] douta

    // æŒ‡ä»¤åˆ†æ®µ
    output [5:0] OP, func;
    output [4:0] rs, rt, rd, shamt;
    output [15:0] imm; // offset/immediate of I-Type
    output [25:0] addr; // address of J-Type
    assign OP    = Inst_code[31:26];
    assign rs    = Inst_code[25:21];
    assign rt    = Inst_code[20:16];
    assign rd    = Inst_code[15:11];
    assign shamt = Inst_code[10: 6];
    assign func  = Inst_code[ 5: 0];
    assign imm   = Inst_code[15: 0];
    assign addr  = Inst_code[25: 0];
endmodule
```

æœ¬æ¨¡å—å®ç°äº† PC åŠè‡ªå¢ç”µè·¯çš„åŠŸèƒ½ã€‚

åŠŸèƒ½å®ç°æ–¹å¼ï¼šä½¿ç”¨ ROM IP æ ¸å®ç°æŒ‡ä»¤å­˜å‚¨å™¨ï¼Œä½¿ç”¨æ—¶é’Ÿä¸‹é™æ²¿è§¦å‘ PC è‡ªå¢ã€‚

### ï¼ˆ2.2ï¼‰ğŸŒæŒ‡ä»¤å­˜å‚¨å™¨(å®éªŒä¸ƒ)

PS:è¿™è¾¹ç›´æ¥iseç”Ÿæˆå°±å¥½äº†çš„è¯´

å®éªŒä¸ƒæ˜¯è¦æ±‚ï¼šè®¾è®¡ä¸€ä¸ªæŒ‡ä»¤å­˜å‚¨å™¨ï¼Œåªè¯»ï¼Œç‰©ç†å¤§å°`64Ã—32`ä½ï¼›

è¿™ä¸ªæ˜¯åŸºäºå®éªŒäº”çš„ï¼Œçœ‹çœ‹å®éªŒäº”è¿™è¾¹ï¼Œå…¶å®å·®ä¸å¤šï¼ˆç”Ÿæˆåªè¯»çš„æŒ‡ä»¤å­˜å‚¨å™¨æ—¶ï¼Œä½¿ç”¨Memory IPæ ¸ï¼ŒåŒå®éªŒäº”ï¼Œä½†æ˜¯é€‰æ‹©single port ROMï¼‰

ä¸ºMIPSå¤„ç†å™¨è®¾è®¡ä¸€ä¸ª`256Ã—8`ä½çš„ç‰©ç†å­˜å‚¨å™¨ï¼Œå…·æœ‰è¯»å†™åŠŸèƒ½ï¼ŒæŒ‰**å­—èŠ‚ç¼–å€**ï¼Œ**æŒ‰å­—è®¿é—®**ï¼Œå³`64Ã—32`ä½ 

#### å­˜å‚¨å™¨æ¨¡å—è¾“å…¥è¾“å‡ºç«¯å£ 

![å­˜å‚¨å™¨æ¨¡å—è¾“å…¥è¾“å‡ºç«¯å£ ](./assets/image-20240103161005934.png)

#### å­—åœ°å€å°ç«¯æ ¼å¼

![image-20240103161126953](./assets/image-20240103161126953.png)

#### å­˜å‚¨å™¨åŠŸèƒ½è¡¨

![image-20240103161227007](./assets/image-20240103161227007.png)

#### ä¿¡å·é…ç½®è¡¨

![image-20240103161511071](./assets/image-20240103161511071.png)

```verilog
//ROM_Instruction.v
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2018 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file Rom_Instraction.v when simulating
// the core, Rom_Instraction. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module Rom_Instraction(
  clka,
  addra,
  douta
);

input clka;
input [5 : 0] addra;
output [31 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_3 #(
    .C_ADDRA_WIDTH(6),
    .C_ADDRB_WIDTH(6),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("artix7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(0),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(0),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE("BlankString"),
    .C_INIT_FILE_NAME("Rom_Instraction.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(64),
    .C_READ_DEPTH_B(64),
    .C_READ_WIDTH_A(32),
    .C_READ_WIDTH_B(32),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BRAM_BLOCK(0),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(64),
    .C_WRITE_DEPTH_B(64),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(32),
    .C_WRITE_WIDTH_B(32),
    .C_XDEVICEFAMILY("artix7")
  )
  inst (
    .CLKA(clka),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .ENA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
```

æœ¬æ¨¡å—å®ç°äº†æŒ‡ä»¤å­˜å‚¨å™¨çš„åŠŸèƒ½ã€‚

åŠŸèƒ½å®ç°æ–¹å¼ï¼šä½¿ç”¨ IP æ ¸ç”ŸæˆæŒ‡ä»¤å­˜å‚¨å™¨ã€‚

### ï¼ˆ3ï¼‰ğŸŒå¯„å­˜å™¨å †(å®éªŒå››)

è®¾è®¡ä¸€ä¸ª32Ã—32ä½çš„å¯„å­˜å™¨å †ï¼ˆå³å«æœ‰32ä¸ªå¯„å­˜å™¨ï¼Œæ¯ä¸ªå¯„å­˜å™¨32ä½ï¼‰

- åŒç«¯å£è¯»ï¼š2ä¸ªè¯»ç«¯å£
- å•ç«¯å£å†™ï¼š1ä¸ªå†™ç«¯å£

#### è¾“å…¥è¾“å‡ºç«¯å£ç¤ºæ„å›¾

![image-20240103162528310](./assets/image-20240103162528310.png)

- è¯»è®¿é—®æ“ä½œï¼šæ— éœ€æ—¶é’ŸåŒæ­¥ï¼Œåªè¦ç»™å‡ºå¯„å­˜å™¨åœ°å€ï¼Œå³å¯è¯»å‡ºå¯„å­˜å™¨ä¸­çš„æ•°æ®ã€‚
- å†™è®¿é—®æ“ä½œï¼šéœ€è¦æ—¶é’ŸåŒæ­¥ï¼Œæ‰€æœ‰å†™å…¥æ“ä½œçš„è¾“å…¥ä¿¡å·å¿…é¡»åœ¨æ—¶é’Ÿè¾¹æ²¿æ¥ä¸´æ—¶ï¼Œå·²ç»æœ‰æ•ˆï¼ˆWrite_Reg=1ã€åœ°å€å’Œæ•°æ®ï¼‰ ã€‚

#### å¯„å­˜å™¨å †åŠŸèƒ½è¡¨

![image-20240103163011613](./assets/image-20240103163011613.png)

#### å¯„å­˜å™¨å †é€»è¾‘ç»“æ„å›¾

![image-20240103163026132](./assets/image-20240103163026132.png)

#### å®ç°

- å¯„å­˜å™¨å †ï¼š
  - regç±»å‹ä¿¡å·çš„æ•°ç»„
  - reg [31:0] REG_Files[0:31];
- è¯»æ“ä½œï¼š
  - ç»„åˆé€»è¾‘ç”µè·¯
  - assign R_Data_A = REG_Files[R_Addr_A];
  - assign R_Data_B = REG_Files[R_Addr_B];
- å†™æ“ä½œï¼š
  - æ—¶åºé€»è¾‘ç”µè·¯
  - éœ€è¦Resetä¿¡å·ï¼šç”¨äºåˆå§‹åŒ–å¯„å­˜å™¨ï¼ˆå…¨éƒ¨æ¸…é›¶ï¼‰
  - éœ€è¦clkä¿¡å·ï¼šç”¨äºå†™å…¥å¯„å­˜å™¨

#### ä¿¡å·é…ç½®è¡¨

![image-20240103163219921](./assets/image-20240103163219921.png)



```verilog
`timescale 1ns / 1ps
// å¯„å­˜å™¨å †æ¨¡å—
module RegFile(Clk, Clr, Write_Reg,
    R_Addr_A, R_Addr_B, W_Addr,
    W_Data, R_Data_A, R_Data_B);
    parameter ADDR = 5; // åœ°å€ä½å®½
    parameter SIZE = 32; // æ•°æ®ä½å®½
    parameter NUMB = 1<<ADDR; // å¯„å­˜å™¨ä¸ªæ•°

    input Clk, Clr, Write_Reg; // æ—¶é’ŸåŠæ¸…é›¶ä¿¡å·, å†™æ§åˆ¶ä¿¡å·
    input [ADDR:1] R_Addr_A, R_Addr_B; // ABä¸¤ç«¯å£è¯»å¯„å­˜å™¨åœ°å€
    input [ADDR:1] W_Addr; // å†™å¯„å­˜å™¨åœ°å€
    input [SIZE:1] W_Data; // å†™å…¥æ•°æ®
    output [SIZE:1] R_Data_A, R_Data_B; // ABä¸¤ç«¯å£è¯»å‡ºæ•°æ®

    reg [SIZE:1] REG_Files[0:NUMB-1]; // NUMBä¸ªSIZEä½å¯„å­˜å™¨æ„æˆå¯„å­˜å™¨å †
    integer i; // ç”¨äºéå†NUMBä¸ªå¯„å­˜å™¨

    always @(posedge Clk) begin
        if (Clr) for(i=0;i<NUMB;i=i+1) REG_Files[i] <= 0; // åŒæ­¥æ¸…é›¶
        else if(Write_Reg && W_Addr) REG_Files[W_Addr] <= W_Data;
    end // æ—¶é’Ÿä¸Šè·³ä¸”å†™æ§åˆ¶é«˜ç”µå¹³æ—¶å†™å…¥, REG_Files[0]å³ R0 åªè¯»

    // è¯»æ“ä½œæ²¡æœ‰ä½¿èƒ½æˆ–æ§åˆ¶ä¿¡å·, æ˜¯ç»„åˆé€»è¾‘ç”µè·¯, ä½¿ç”¨æ•°æ®æµæè¿°æ–¹å¼å»ºæ¨¡.
    assign R_Data_A = REG_Files[R_Addr_A];
    assign R_Data_B = REG_Files[R_Addr_B];
endmodule
```

æœ¬æ¨¡å—å®ç°äº†å¯„å­˜å™¨å †çš„åŠŸèƒ½ã€‚

åŠŸèƒ½å®ç°æ–¹å¼ï¼šä½¿ç”¨æ•°ç»„å®ç°å¯„å­˜å™¨å †ï¼Œä½¿ç”¨æ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘å†™å…¥ï¼Œä½¿ç”¨ç»„åˆé€»è¾‘å®ç°è¯»å–ã€‚

### ï¼ˆ4ï¼‰ğŸŒALU(å®éªŒä¸‰)

8ç§è¿ç®—åŠŸèƒ½ç”±**å¤šä¸ªéƒ¨ä»¶å¹¶è¡Œå®ç°**ï¼Œè¿ç®—ç»“æœåˆ™ç»è¿‡ä¸€ä¸ªå…«é€‰ä¸€å¤šè·¯æ•°æ®é€‰æ‹©å™¨ç”±3æ ¹æ§åˆ¶çº¿ALU_OP[2:0]é€‰é€šè¾“å‡ºã€‚

![image-20240103163834989](./assets/image-20240103163834989.png)

ä»ä¸Šåˆ°ä¸‹æ˜¯

1. and -> 0
2. or -> 1
3. xor -> 2
4. nor -> 3
5. åŠ å‡ -> 4/5
6. æ¯”è¾ƒ -> 6
7. ç§»ä½ -> 7

![image-20240103164009770](./assets/image-20240103164009770.png)

![image-20240103164230385](./assets/image-20240103164230385.png)

![image-20240103164236030](./assets/image-20240103164236030.png)

#### ä¿¡å·é…ç½®è¡¨ 

![image-20240103164324960](./assets/image-20240103164324960.png)



```verilog
`timescale 1ns / 1ps
// ALU æ¨¡å—, æ·»åŠ  ADC è¿ç®—.
module ALU(OP, A, B, F, ZF, CF, OF, SF, PF);
    parameter SIZE = 32;    // è¿ç®—ä½æ•°
    input [3:0] OP;         // è¿ç®—ç¬¦ç¼–ç (å‰©ä½™7ä¸ªç©ºä½)
    input [SIZE:1] A;       // å·¦æ“ä½œæ•° 
    input [SIZE:1] B;       // å³æ“ä½œæ•°
    output reg [SIZE:1] F;  // è¿ç®—ç»“æœF
    output reg ZF, CF, OF, SF, PF; // æ ‡å¿—ä½
    reg C; // æœ€é«˜ä½è¿›ä½(å‡æ³•æ—¶å°†è‡ªåŠ¨å–å)
    always @(*) begin
        case(OP) // åˆ¤æ–­è¿ç®—ç¬¦å¹¶è¿›è¡Œè¿ç®—
            0: {C,F} <= A & B;        // æŒ‰ä½ä¸
            1: {C,F} <= A | B;        // æŒ‰ä½æˆ–
            2: {C,F} <= A ^ B;        // æŒ‰ä½å¼‚æˆ–
            3: {C,F} <= ~(A | B);     // æŒ‰ä½æˆ–é
            4: {C,F} <= A + B;        // åŠ æ³•
            5: {C,F} <= A - B;        // å‡æ³•
            6: {C,F} <= A < B;        // A<B åˆ™ç»“æœä¸º1, å¦åˆ™ä¸º0
            7: {C,F} <= B << A;       // å°† B å·¦ç§» A ä½
            8: {C,F} <= A + B + 1;    // ä½ä½æœ‰è¿›ä½åŠ æ³•(ADC)
            default: {C,F} <= 0;    // æœªå®šä¹‰è¿ç®—, ç»“æœç½®é›¶
        endcase
        ZF <= F==0; // é›¶æ ‡å¿—, ç»“æœä¸ºå…¨é›¶åˆ™ç½®1, å¦åˆ™ç½®0
        CF <= C;    // è¿›å€Ÿä½æ ‡å¿—å–æœ€é«˜ä½è¿›ä½(å‡æ³•æ—¶éœ€å–å)(åªå¯¹æ— ç¬¦å·æ•°æœ‰æ„ä¹‰)
        OF <= A[SIZE]^B[SIZE]^F[SIZE]^C; // æº¢å‡ºæ ‡å¿—ç”±åˆ¤æº¢å…¬å¼è®¡ç®—(åªå¯¹æœ‰ç¬¦å·æ•°æœ‰æ„ä¹‰)
        SF <= F[SIZE]; // ç¬¦å·æ ‡å¿—å–ç»“æœæœ€é«˜ä½(è¡¥ç ç¬¦å·ä½0æ­£1è´Ÿ)(åªå¯¹æœ‰ç¬¦å·æ•°æœ‰æ„ä¹‰)
        PF <= ~^F;     // å¥‡å¶æ ‡å¿—, ç»“æœä¸­1ä¸ºå¶æ•°ä¸ªåˆ™ç½®1, å¦åˆ™ç½®0
    end
endmodule
```

æœ¬æ¨¡å—å®ç°äº† ALU çš„åŠŸèƒ½ã€‚

åŠŸèƒ½å®ç°æ–¹å¼ï¼šä½¿ç”¨ case è¯­å¥å®ç°ä¸åŒçš„è¿ç®—ã€‚

### ï¼ˆ5ï¼‰æŒ‡ä»¤è¯‘ç ä¸æ§åˆ¶å•å…ƒ

```verilog
`timescale 1ns / 1ps
// æŒ‡ä»¤è¯‘ç åŠæ§åˆ¶æ¨¡å—
module Control(OP, func, CF,
    Write_Reg,ALU_OP); // æ§åˆ¶ä¿¡å·
    input [5:0] OP, func; // Inst_code: OP func å­—æ®µ
    input CF; // è¿›å€Ÿä½æ ‡å¿—å¯„å­˜å™¨CF, ç”¨äºåˆ¤æ–­adcæŒ‡ä»¤è°ƒç”¨çš„å®é™…è¿ç®—
    output reg Write_Reg;// è¾“å‡ºæ§åˆ¶ä¿¡å·
    output reg [3:0] ALU_OP; // ALU è¿ç®—ç¬¦ç¼–ç 

    always @(*) begin
        if (OP === 6'b00_0000) begin// Rå‹æŒ‡ä»¤, åˆ¤æ–­ func å­—æ®µ
            Write_Reg <= (func !== 6'b00_1111); //åˆ™å†™å…¥å¯„å­˜å™¨å †
            case(func)// æ·»åŠ æŒ‡ä»¤ adc(00_D)
                6'b10_0100: ALU_OP <= 4'b0000; // 0 and   æŒ‰ä½ä¸
                6'b10_0101: ALU_OP <= 4'b0001; // 1 or    æŒ‰ä½æˆ–
                6'b10_0110: ALU_OP <= 4'b0010; // 2 xor   æŒ‰ä½å¼‚æˆ–
                6'b10_0111: ALU_OP <= 4'b0011; // 3 nor   æŒ‰ä½æˆ–é
                6'b10_0000: ALU_OP <= 4'b0100; // 4 add   åŠ æ³•è¿ç®—(ä½ä½æ— è¿›ä½ adc)
                6'b10_0010: ALU_OP <= 4'b0101; // 5 sub   å‡æ³•è¿ç®—
                6'b10_1011: ALU_OP <= 4'b0110; // 6 sltu  æ— ç¬¦å·Aå°äºBåˆ™ç½®ä½
                6'b00_0100: ALU_OP <= 4'b0111; // 7 sllv  å°†Bå·¦ç§»Aä½
                default: ALU_OP <= 4'bXXXX; // Rå‹éç®—æœ¯è¿ç®—æŒ‡ä»¤, ALU ç»“æœç½®é›¶
            endcase
        end
        else begin // æœªå®šä¹‰æŒ‡ä»¤
            Write_Reg <= 1'bX;
            ALU_OP <= 4'bXXXX;
        end
    end
endmodule
```

## æµ‹è¯•æ¨¡å—

ç”¨äºæµ‹è¯•å…«æ¡æŒ‡ä»¤çš„åŠŸèƒ½æ˜¯å¦æ­£ç¡®ã€‚

```verilog
//simu.v
`timescale 1ns / 1ps
// Rå‹æŒ‡ä»¤CPUæµ‹è¯•
module CPU_R_simu();
    reg clk, rst;
    wire [31:0] Inst_code, PC, PC_new, RF_A, RF_B, ALU_F;
    wire [5:0] OP, func;
    wire [4:0] rs, rt, rd;
    wire [3:0] ALU_OP;
    wire Write_Reg,ZF, CF, OF, SF, PF;

    R_CPU CPU_Instance1(clk, rst, // è¾“å…¥æ§åˆ¶ä¿¡å·
        PC, PC_new, Inst_code, OP, func, rs, rt, rd, // å–æŒ‡ä»¤å’ŒæŒ‡ä»¤åˆ†æ®µæ¨¡å—è¾“å‡º
        Write_Reg, ALU_OP, // æŒ‡ä»¤è¯‘ç åŠæ§åˆ¶æ¨¡å—è¾“å‡º
        RF_A, RF_B, // å¯„å­˜å™¨å †è¾“å‡º
        ALU_F, ZF, CF, OF, SF, PF // ALU è¾“å‡º
        ); // å¯„å­˜å™¨å †Bç«¯å£æ•°æ®è¾“å‡º

    always #50 clk = ~clk;
    initial begin
        clk = 0; rst = 1; #20; rst = 0;

    end
endmodule
```

## ç¬¦å·è§£é‡Š

### ğŸŒ

ğŸŒè¿™ä¸ªç¬¦å·æˆ‘ç”¨æ¥è¯´æ˜è¿™ä¸ªæ¨¡å—å¯ä»¥æ²¿ç”¨ä¹‹å‰çš„ä»£ç 