// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Sun Sep 24 16:46:15 2023
// Host        : Kamal-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ modefilter_design_modefilter_accel_0_0_sim_netlist.v
// Design      : modefilter_design_modefilter_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_in_TDATA,
    img_in_TKEEP,
    img_in_TSTRB,
    img_in_TUSER,
    img_in_TLAST,
    img_in_TID,
    img_in_TDEST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST,
    img_in_TVALID,
    img_in_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [4:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]img_in_TDATA;
  input [2:0]img_in_TKEEP;
  input [2:0]img_in_TSTRB;
  input [0:0]img_in_TUSER;
  input [0:0]img_in_TLAST;
  input [0:0]img_in_TID;
  input [0:0]img_in_TDEST;
  output [23:0]img_out_TDATA;
  output [2:0]img_out_TKEEP;
  output [2:0]img_out_TSTRB;
  output [0:0]img_out_TUSER;
  output [0:0]img_out_TLAST;
  output [0:0]img_out_TID;
  output [0:0]img_out_TDEST;
  input img_in_TVALID;
  output img_in_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire [31:0]Block_entry1_proc_U0_ap_return_0;
  wire [31:0]Block_entry1_proc_U0_ap_return_1;
  wire [31:0]Block_entry1_proc_U0_ap_return_2;
  wire [31:0]Block_entry1_proc_U0_ap_return_3;
  wire Block_entry1_proc_U0_ap_start;
  wire [11:1]\SRL_SIG_reg[0]_3 ;
  wire [11:1]\SRL_SIG_reg[1]_4 ;
  wire addr;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_12;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_channel_write_imgInput_cols_c10_channel0;
  wire ap_sync_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_channel_write_imgInput_rows_c9_channel0;
  wire ap_sync_channel_write_imgOutput_cols_channel;
  wire ap_sync_channel_write_imgOutput_rows_channel;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_5;
  wire [23:0]axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_10;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_11;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_12;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_13;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_14;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_15;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_16;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_17;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_18;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_21;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_36;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_7;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_8;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_9;
  wire [31:0]cols;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_5;
  wire \grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ;
  wire \grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state6 ;
  wire \grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state9 ;
  wire [23:0]\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_d1 ;
  wire \grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133/ap_block_pp0_stage0_subdone ;
  wire \grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133/ap_enable_reg_pp0_iter1 ;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [11:0]i_fu_76_reg;
  wire icmp_ln58_fu_141_p2;
  wire icmp_ln83_fu_131_p2;
  wire imgInput_cols_c10_channel_U_n_22;
  wire imgInput_cols_c10_channel_U_n_23;
  wire imgInput_cols_c10_channel_U_n_24;
  wire imgInput_cols_c10_channel_U_n_25;
  wire imgInput_cols_c10_channel_U_n_26;
  wire imgInput_cols_c10_channel_U_n_27;
  wire imgInput_cols_c10_channel_U_n_28;
  wire imgInput_cols_c10_channel_U_n_29;
  wire imgInput_cols_c10_channel_U_n_30;
  wire imgInput_cols_c10_channel_U_n_31;
  wire imgInput_cols_c10_channel_U_n_32;
  wire imgInput_cols_c10_channel_U_n_33;
  wire imgInput_cols_c10_channel_U_n_34;
  wire imgInput_cols_c10_channel_U_n_35;
  wire imgInput_cols_c10_channel_U_n_36;
  wire imgInput_cols_c10_channel_U_n_40;
  wire imgInput_cols_c10_channel_U_n_41;
  wire imgInput_cols_c10_channel_U_n_42;
  wire imgInput_cols_c10_channel_U_n_43;
  wire imgInput_cols_c10_channel_U_n_44;
  wire imgInput_cols_c10_channel_U_n_45;
  wire imgInput_cols_c10_channel_U_n_46;
  wire imgInput_cols_c10_channel_U_n_47;
  wire imgInput_cols_c10_channel_U_n_5;
  wire imgInput_cols_c10_channel_U_n_6;
  wire imgInput_cols_c10_channel_U_n_7;
  wire imgInput_cols_c10_channel_U_n_8;
  wire [11:0]imgInput_cols_c10_channel_dout;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c10_channel_full_n;
  wire [11:0]imgInput_cols_c_dout;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire imgInput_rows_c9_channel_U_n_18;
  wire [11:0]imgInput_rows_c9_channel_dout;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c9_channel_full_n;
  wire [11:0]imgInput_rows_c_dout;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire imgOutput_cols_channel_U_n_51;
  wire imgOutput_cols_channel_U_n_52;
  wire imgOutput_cols_channel_U_n_53;
  wire imgOutput_cols_channel_U_n_54;
  wire imgOutput_cols_channel_U_n_55;
  wire imgOutput_cols_channel_U_n_56;
  wire imgOutput_cols_channel_U_n_57;
  wire imgOutput_cols_channel_U_n_58;
  wire imgOutput_cols_channel_U_n_59;
  wire imgOutput_cols_channel_U_n_60;
  wire imgOutput_cols_channel_U_n_62;
  wire imgOutput_cols_channel_U_n_63;
  wire imgOutput_cols_channel_U_n_64;
  wire imgOutput_cols_channel_U_n_65;
  wire imgOutput_cols_channel_U_n_66;
  wire imgOutput_cols_channel_U_n_67;
  wire imgOutput_cols_channel_U_n_68;
  wire imgOutput_cols_channel_U_n_69;
  wire imgOutput_cols_channel_U_n_70;
  wire imgOutput_cols_channel_U_n_71;
  wire [11:0]imgOutput_cols_channel_dout;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_cols_channel_full_n;
  wire [23:0]imgOutput_data_dout;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire imgOutput_rows_channel_U_n_33;
  wire imgOutput_rows_channel_U_n_34;
  wire imgOutput_rows_channel_U_n_36;
  wire imgOutput_rows_channel_U_n_37;
  wire [11:0]imgOutput_rows_channel_dout;
  wire imgOutput_rows_channel_empty_n;
  wire imgOutput_rows_channel_full_n;
  wire [23:0]img_in_TDATA;
  wire img_in_TREADY;
  wire img_in_TVALID;
  wire [23:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [0:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr0__0_11;
  wire mOutPtr17_out;
  wire mOutPtr17_out_10;
  wire [0:0]mOutPtr_5;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  wire [23:0]modefilter_3_1_16_3840_2160_1_2_2_U0_imgOutput_data_din;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_n_10;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_n_8;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  wire pop;
  wire pop_9;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_6;
  wire push_7;
  wire push_8;
  wire [31:0]rows;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire [11:0]sub13_fu_112_p2;
  wire [31:0]sub_fu_106_p2;
  wire [23:0]tmp_reg_186;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  wire xfMat2axis_24_16_3840_2160_1_U0_n_11;
  wire xfMat2axis_24_16_3840_2160_1_U0_n_6;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_Block_entry1_proc Block_entry1_proc_U0
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(Block_entry1_proc_U0_ap_return_2),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry1_proc_U0_ap_return_1),
        .ap_done_reg_reg_1(control_s_axi_U_n_5),
        .\ap_return_1_preg_reg[31]_0 (cols),
        .\ap_return_3_preg_reg[31]_0 (Block_entry1_proc_U0_ap_return_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(Block_entry1_proc_U0_ap_return_0));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgInput_cols_c10_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgInput_cols_c10_channel),
        .Q(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .R(control_s_axi_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgInput_rows_c9_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgInput_rows_c9_channel),
        .Q(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .R(control_s_axi_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgOutput_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgOutput_cols_channel),
        .Q(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .R(control_s_axi_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgOutput_rows_channel),
        .Q(ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_5),
        .R(control_s_axi_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_axis2xfMat_24_16_3840_2160_1_s axis2xfMat_24_16_3840_2160_1_U0
       (.\B_V_data_1_state_reg[1] (img_in_TREADY),
        .CO(icmp_ln58_fu_141_p2),
        .D(imgInput_cols_c10_channel_dout),
        .DI({imgInput_cols_c10_channel_U_n_26,imgInput_cols_c10_channel_U_n_27}),
        .Q({axis2xfMat_24_16_3840_2160_1_U0_n_7,axis2xfMat_24_16_3840_2160_1_U0_n_8,axis2xfMat_24_16_3840_2160_1_U0_n_9,axis2xfMat_24_16_3840_2160_1_U0_n_10,axis2xfMat_24_16_3840_2160_1_U0_n_11,axis2xfMat_24_16_3840_2160_1_U0_n_12}),
        .S({imgInput_cols_c10_channel_U_n_5,imgInput_cols_c10_channel_U_n_6,imgInput_cols_c10_channel_U_n_7,imgInput_cols_c10_channel_U_n_8}),
        .addr(addr),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,axis2xfMat_24_16_3840_2160_1_U0_n_21}),
        .\ap_CS_fsm_reg[1]_1 (axis2xfMat_24_16_3840_2160_1_U0_n_36),
        .\ap_CS_fsm_reg[1]_2 (imgInput_cols_c10_channel_U_n_36),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_loop_init_int_reg(axis2xfMat_24_16_3840_2160_1_U0_n_13),
        .ap_loop_init_int_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_14),
        .ap_loop_init_int_reg_1(axis2xfMat_24_16_3840_2160_1_U0_n_15),
        .ap_loop_init_int_reg_2(axis2xfMat_24_16_3840_2160_1_U0_n_16),
        .ap_loop_init_int_reg_3(axis2xfMat_24_16_3840_2160_1_U0_n_17),
        .ap_loop_init_int_reg_4(axis2xfMat_24_16_3840_2160_1_U0_n_18),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23] (axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din),
        .icmp_ln60_fu_107_p2_carry__0_i_7({\SRL_SIG_reg[0]_3 [11],\SRL_SIG_reg[0]_3 [9],\SRL_SIG_reg[0]_3 [7],\SRL_SIG_reg[0]_3 [5],\SRL_SIG_reg[0]_3 [3],\SRL_SIG_reg[0]_3 [1]}),
        .icmp_ln60_fu_107_p2_carry__0_i_7_0({\SRL_SIG_reg[1]_4 [11],\SRL_SIG_reg[1]_4 [9],\SRL_SIG_reg[1]_4 [7],\SRL_SIG_reg[1]_4 [5],\SRL_SIG_reg[1]_4 [3],\SRL_SIG_reg[1]_4 [1]}),
        .icmp_ln60_fu_107_p2_carry__1({imgInput_cols_c10_channel_U_n_22,imgInput_cols_c10_channel_U_n_23,imgInput_cols_c10_channel_U_n_24,imgInput_cols_c10_channel_U_n_25}),
        .icmp_ln60_fu_107_p2_carry__2({imgInput_cols_c10_channel_U_n_28,imgInput_cols_c10_channel_U_n_29,imgInput_cols_c10_channel_U_n_30,imgInput_cols_c10_channel_U_n_31}),
        .icmp_ln60_fu_107_p2_carry__2_0({imgInput_cols_c10_channel_U_n_40,imgInput_cols_c10_channel_U_n_41,imgInput_cols_c10_channel_U_n_42,imgInput_cols_c10_channel_U_n_43}),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .img_in_TDATA(img_in_TDATA),
        .img_in_TVALID(img_in_TVALID),
        .\j_fu_60_reg[11] ({imgInput_cols_c10_channel_U_n_32,imgInput_cols_c10_channel_U_n_33,imgInput_cols_c10_channel_U_n_34,imgInput_cols_c10_channel_U_n_35}),
        .\j_fu_60_reg[11]_0 ({imgInput_cols_c10_channel_U_n_44,imgInput_cols_c10_channel_U_n_45,imgInput_cols_c10_channel_U_n_46,imgInput_cols_c10_channel_U_n_47}),
        .out(i_fu_76_reg),
        .push(push_2),
        .push_0(push_1),
        .push_1(push_0),
        .push_2(push),
        .start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(imgInput_rows_c9_channel_U_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_control_s_axi control_s_axi_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(control_s_axi_U_n_11),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgInput_cols_c10_channel(ap_sync_channel_write_imgInput_cols_c10_channel),
        .ap_sync_channel_write_imgInput_cols_c10_channel0(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .ap_sync_channel_write_imgInput_rows_c9_channel(ap_sync_channel_write_imgInput_rows_c9_channel),
        .ap_sync_channel_write_imgInput_rows_c9_channel0(ap_sync_channel_write_imgInput_rows_c9_channel0),
        .ap_sync_channel_write_imgOutput_cols_channel(ap_sync_channel_write_imgOutput_cols_channel),
        .ap_sync_channel_write_imgOutput_rows_channel(ap_sync_channel_write_imgOutput_rows_channel),
        .ap_sync_reg_channel_write_imgInput_cols_c10_channel(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .ap_sync_reg_channel_write_imgInput_rows_c9_channel(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .ap_sync_reg_channel_write_imgOutput_cols_channel(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .ap_sync_reg_channel_write_imgOutput_rows_channel_reg(ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_5),
        .cols(cols),
        .imgInput_cols_c10_channel_full_n(imgInput_cols_c10_channel_full_n),
        .imgInput_rows_c9_channel_full_n(imgInput_rows_c9_channel_full_n),
        .imgOutput_cols_channel_full_n(imgOutput_cols_channel_full_n),
        .imgOutput_rows_channel_full_n(imgOutput_rows_channel_full_n),
        .interrupt(interrupt),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S imgInput_cols_c10_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(icmp_ln58_fu_141_p2),
        .D(imgInput_cols_c10_channel_dout),
        .DI({imgInput_cols_c10_channel_U_n_26,imgInput_cols_c10_channel_U_n_27}),
        .Q({\SRL_SIG_reg[1]_4 [11],\SRL_SIG_reg[1]_4 [9],\SRL_SIG_reg[1]_4 [7],\SRL_SIG_reg[1]_4 [5],\SRL_SIG_reg[1]_4 [3],\SRL_SIG_reg[1]_4 [1]}),
        .S({imgInput_cols_c10_channel_U_n_5,imgInput_cols_c10_channel_U_n_6,imgInput_cols_c10_channel_U_n_7,imgInput_cols_c10_channel_U_n_8}),
        .\SRL_SIG_reg[0][11] ({\SRL_SIG_reg[0]_3 [11],\SRL_SIG_reg[0]_3 [9],\SRL_SIG_reg[0]_3 [7],\SRL_SIG_reg[0]_3 [5],\SRL_SIG_reg[0]_3 [3],\SRL_SIG_reg[0]_3 [1]}),
        .\SRL_SIG_reg[0][14] ({imgInput_cols_c10_channel_U_n_22,imgInput_cols_c10_channel_U_n_23,imgInput_cols_c10_channel_U_n_24,imgInput_cols_c10_channel_U_n_25}),
        .\SRL_SIG_reg[0][22] ({imgInput_cols_c10_channel_U_n_40,imgInput_cols_c10_channel_U_n_41,imgInput_cols_c10_channel_U_n_42,imgInput_cols_c10_channel_U_n_43}),
        .\SRL_SIG_reg[0][30] ({imgInput_cols_c10_channel_U_n_32,imgInput_cols_c10_channel_U_n_33,imgInput_cols_c10_channel_U_n_34,imgInput_cols_c10_channel_U_n_35}),
        .\SRL_SIG_reg[0][30]_0 ({imgInput_cols_c10_channel_U_n_44,imgInput_cols_c10_channel_U_n_45,imgInput_cols_c10_channel_U_n_46,imgInput_cols_c10_channel_U_n_47}),
        .\SRL_SIG_reg[1][22] ({imgInput_cols_c10_channel_U_n_28,imgInput_cols_c10_channel_U_n_29,imgInput_cols_c10_channel_U_n_30,imgInput_cols_c10_channel_U_n_31}),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init(\grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgInput_cols_c10_channel0(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .ap_sync_reg_channel_write_imgInput_cols_c10_channel(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .empty_n_reg_0(imgInput_cols_c10_channel_U_n_36),
        .full_n_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_36),
        .icmp_ln60_fu_107_p2_carry(axis2xfMat_24_16_3840_2160_1_U0_n_13),
        .icmp_ln60_fu_107_p2_carry_0(axis2xfMat_24_16_3840_2160_1_U0_n_14),
        .icmp_ln60_fu_107_p2_carry_1(axis2xfMat_24_16_3840_2160_1_U0_n_15),
        .icmp_ln60_fu_107_p2_carry_2(axis2xfMat_24_16_3840_2160_1_U0_n_16),
        .icmp_ln60_fu_107_p2_carry__0({axis2xfMat_24_16_3840_2160_1_U0_n_7,axis2xfMat_24_16_3840_2160_1_U0_n_8,axis2xfMat_24_16_3840_2160_1_U0_n_9,axis2xfMat_24_16_3840_2160_1_U0_n_10,axis2xfMat_24_16_3840_2160_1_U0_n_11,axis2xfMat_24_16_3840_2160_1_U0_n_12}),
        .icmp_ln60_fu_107_p2_carry__0_0(axis2xfMat_24_16_3840_2160_1_U0_n_17),
        .icmp_ln60_fu_107_p2_carry__0_1(axis2xfMat_24_16_3840_2160_1_U0_n_18),
        .if_din(Block_entry1_proc_U0_ap_return_3),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_cols_c10_channel_full_n(imgInput_cols_c10_channel_full_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state2),
        .start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_0 imgInput_cols_c_U
       (.D(imgInput_cols_c_dout),
        .Q(modefilter_3_1_16_3840_2160_1_2_2_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(imgInput_cols_c10_channel_dout),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S imgInput_data_U
       (.D(axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din),
        .E(\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133/ap_block_pp0_stage0_subdone ),
        .Q({\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state9 ,\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state6 }),
        .\SRL_SIG_reg[1][23] (imgInput_data_dout),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_d1 ),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr_5),
        .\mOutPtr_reg[0]_1 (modefilter_3_1_16_3840_2160_1_2_2_U0_n_10),
        .pop(pop_9),
        .push(push_2),
        .tmp_reg_186(tmp_reg_186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_1 imgInput_rows_c9_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(icmp_ln58_fu_141_p2),
        .D(imgInput_rows_c9_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgInput_rows_c9_channel0(ap_sync_channel_write_imgInput_rows_c9_channel0),
        .ap_sync_reg_channel_write_imgInput_rows_c9_channel(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .empty_n_reg_0(imgInput_rows_c9_channel_U_n_18),
        .full_n_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_36),
        .if_din(Block_entry1_proc_U0_ap_return_2),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgInput_rows_c9_channel_full_n(imgInput_rows_c9_channel_full_n),
        .out(i_fu_76_reg),
        .start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_CS_fsm_state2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_2 imgInput_rows_c_U
       (.D(imgInput_rows_c_dout),
        .Q(modefilter_3_1_16_3840_2160_1_2_2_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(imgInput_rows_c9_channel_dout),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S imgOutput_cols_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(sub_fu_106_p2),
        .DI({imgOutput_cols_channel_U_n_51,imgOutput_cols_channel_U_n_52}),
        .S({imgOutput_cols_channel_U_n_62,imgOutput_cols_channel_U_n_63}),
        .ap_clk(ap_clk),
        .ap_clk_0({imgOutput_cols_channel_U_n_53,imgOutput_cols_channel_U_n_54,imgOutput_cols_channel_U_n_55,imgOutput_cols_channel_U_n_56}),
        .ap_clk_1({imgOutput_cols_channel_U_n_57,imgOutput_cols_channel_U_n_58,imgOutput_cols_channel_U_n_59,imgOutput_cols_channel_U_n_60}),
        .ap_clk_2({imgOutput_cols_channel_U_n_64,imgOutput_cols_channel_U_n_65,imgOutput_cols_channel_U_n_66,imgOutput_cols_channel_U_n_67}),
        .ap_clk_3({imgOutput_cols_channel_U_n_68,imgOutput_cols_channel_U_n_69,imgOutput_cols_channel_U_n_70,imgOutput_cols_channel_U_n_71}),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_imgOutput_cols_channel(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_cols_channel_full_n(imgOutput_cols_channel_full_n),
        .in(Block_entry1_proc_U0_ap_return_1),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr17_out(mOutPtr17_out),
        .out(imgOutput_cols_channel_dout),
        .push(push_6),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S_3 imgOutput_data_U
       (.D(imgOutput_data_dout),
        .Q(modefilter_3_1_16_3840_2160_1_2_2_U0_imgOutput_data_din),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (xfMat2axis_24_16_3840_2160_1_U0_n_11),
        .push(push_8),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S_4 imgOutput_rows_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(xfMat2axis_24_16_3840_2160_1_U0_n_6),
        .D(sub13_fu_112_p2),
        .DI({imgOutput_rows_channel_U_n_33,imgOutput_rows_channel_U_n_34}),
        .Q(ap_CS_fsm_state2_12),
        .S({imgOutput_rows_channel_U_n_36,imgOutput_rows_channel_U_n_37}),
        .\ap_CS_fsm[3]_i_11 (icmp_ln83_fu_131_p2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .imgOutput_rows_channel_full_n(imgOutput_rows_channel_full_n),
        .in(Block_entry1_proc_U0_ap_return_0),
        .mOutPtr0__0(mOutPtr0__0_11),
        .mOutPtr17_out(mOutPtr17_out_10),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_5),
        .out(imgOutput_rows_channel_dout),
        .push(push_7),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_modefilter_3_1_16_3840_2160_1_2_2_s modefilter_3_1_16_3840_2160_1_2_2_U0
       (.D(imgInput_cols_c_dout),
        .E(\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133/ap_block_pp0_stage0_subdone ),
        .\OutputValues_reg_736_reg[23] (modefilter_3_1_16_3840_2160_1_2_2_U0_imgOutput_data_din),
        .Q({\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state9 ,\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/ap_CS_fsm_state6 }),
        .\ap_CS_fsm_reg[0]_0 (modefilter_3_1_16_3840_2160_1_2_2_U0_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(\grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_d1 ),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .\imgheight_reg_64_reg[11]_0 (imgInput_rows_c_dout),
        .\mOutPtr_reg[0] (modefilter_3_1_16_3840_2160_1_2_2_U0_n_10),
        .\mOutPtr_reg[0]_0 (mOutPtr_5),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .pop(pop_9),
        .pop_0(pop),
        .push(push_8),
        .push_1(push_2),
        .ram_reg_2(imgInput_data_dout),
        .tmp_reg_186(tmp_reg_186));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_start_for_modefilter_3_1_16_3840_2160_1_2_2_U0 start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .\imgheight_reg_64_reg[0] (modefilter_3_1_16_3840_2160_1_2_2_U0_n_8),
        .\mOutPtr_reg[1]_0 (imgInput_cols_c10_channel_U_n_36),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .pop(pop),
        .push(push_1),
        .start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xfMat2axis_24_16_3840_2160_1_s xfMat2axis_24_16_3840_2160_1_U0
       (.\B_V_data_1_payload_B_reg[23] (imgOutput_data_dout),
        .\B_V_data_1_state_reg[0] (img_out_TVALID),
        .Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(xfMat2axis_24_16_3840_2160_1_U0_n_6),
        .D(sub_fu_106_p2),
        .DI({imgOutput_cols_channel_U_n_51,imgOutput_cols_channel_U_n_52}),
        .Q(ap_CS_fsm_state2_12),
        .S({imgOutput_cols_channel_U_n_62,imgOutput_cols_channel_U_n_63}),
        .\ap_CS_fsm_reg[2]_0 (icmp_ln83_fu_131_p2),
        .\ap_CS_fsm_reg[3]_i_12_0 (imgOutput_rows_channel_dout),
        .\ap_CS_fsm_reg[3]_i_3 ({imgOutput_rows_channel_U_n_33,imgOutput_rows_channel_U_n_34}),
        .\ap_CS_fsm_reg[3]_i_3_0 ({imgOutput_rows_channel_U_n_36,imgOutput_rows_channel_U_n_37}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg({imgOutput_cols_channel_U_n_57,imgOutput_cols_channel_U_n_58,imgOutput_cols_channel_U_n_59,imgOutput_cols_channel_U_n_60}),
        .ap_enable_reg_pp0_iter1_reg_0({imgOutput_cols_channel_U_n_68,imgOutput_cols_channel_U_n_69,imgOutput_cols_channel_U_n_70,imgOutput_cols_channel_U_n_71}),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(xfMat2axis_24_16_3840_2160_1_U0_n_11),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .icmp_ln85_fu_151_p2_carry__2({imgOutput_cols_channel_U_n_53,imgOutput_cols_channel_U_n_54,imgOutput_cols_channel_U_n_55,imgOutput_cols_channel_U_n_56}),
        .icmp_ln85_fu_151_p2_carry__2_0({imgOutput_cols_channel_U_n_64,imgOutput_cols_channel_U_n_65,imgOutput_cols_channel_U_n_66,imgOutput_cols_channel_U_n_67}),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .int_ap_idle_reg(modefilter_3_1_16_3840_2160_1_2_2_U0_n_8),
        .int_ap_idle_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_21),
        .int_ap_idle_reg_1(imgInput_cols_c10_channel_U_n_36),
        .mOutPtr0__0(mOutPtr0__0_11),
        .mOutPtr0__0_0(mOutPtr0__0),
        .mOutPtr17_out(mOutPtr17_out_10),
        .mOutPtr17_out_1(mOutPtr17_out),
        .\mOutPtr_reg[0] (mOutPtr),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .out(imgOutput_cols_channel_dout),
        .push(push_8),
        .push_2(push_7),
        .push_3(push_6),
        .\sub13_reg_169_reg[11]_0 (sub13_fu_112_p2),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_Block_entry1_proc
   (ap_done_reg,
    in,
    ap_done_reg_reg_0,
    D,
    \ap_return_3_preg_reg[31]_0 ,
    ap_rst_n_inv,
    ap_done_reg_reg_1,
    ap_clk,
    Q,
    Block_entry1_proc_U0_ap_start,
    \ap_return_1_preg_reg[31]_0 ,
    ap_rst_n);
  output ap_done_reg;
  output [31:0]in;
  output [31:0]ap_done_reg_reg_0;
  output [31:0]D;
  output [31:0]\ap_return_3_preg_reg[31]_0 ;
  output ap_rst_n_inv;
  input ap_done_reg_reg_1;
  input ap_clk;
  input [31:0]Q;
  input Block_entry1_proc_U0_ap_start;
  input [31:0]\ap_return_1_preg_reg[31]_0 ;
  input ap_rst_n;

  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire [31:0]ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [31:0]ap_return_0_preg;
  wire [31:0]ap_return_1_preg;
  wire [31:0]\ap_return_1_preg_reg[31]_0 ;
  wire [31:0]ap_return_2_preg;
  wire [31:0]ap_return_3_preg;
  wire [31:0]\ap_return_3_preg_reg[31]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[16]),
        .Q(ap_return_0_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[17]),
        .Q(ap_return_0_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[18]),
        .Q(ap_return_0_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[19]),
        .Q(ap_return_0_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[20]),
        .Q(ap_return_0_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[21]),
        .Q(ap_return_0_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[22]),
        .Q(ap_return_0_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[23]),
        .Q(ap_return_0_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[24]),
        .Q(ap_return_0_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[25]),
        .Q(ap_return_0_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[26]),
        .Q(ap_return_0_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[27]),
        .Q(ap_return_0_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[28]),
        .Q(ap_return_0_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[29]),
        .Q(ap_return_0_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[30]),
        .Q(ap_return_0_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[31]),
        .Q(ap_return_0_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[10]),
        .O(ap_done_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[11]),
        .O(ap_done_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[12]),
        .O(ap_done_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[13]),
        .O(ap_done_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[14]),
        .O(ap_done_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[15]),
        .O(ap_done_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[16]),
        .O(ap_done_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[17]),
        .O(ap_done_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[18]),
        .O(ap_done_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[19]),
        .O(ap_done_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[20]),
        .O(ap_done_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[21]),
        .O(ap_done_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[22]),
        .O(ap_done_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[23]),
        .O(ap_done_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[24]),
        .O(ap_done_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[25]),
        .O(ap_done_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[26]),
        .O(ap_done_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[27]),
        .O(ap_done_reg_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[28]),
        .O(ap_done_reg_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[29]),
        .O(ap_done_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[30]),
        .O(ap_done_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[31]),
        .O(ap_done_reg_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[8]),
        .O(ap_done_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[9]),
        .O(ap_done_reg_reg_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[16]),
        .Q(ap_return_1_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[17]),
        .Q(ap_return_1_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[18]),
        .Q(ap_return_1_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[19]),
        .Q(ap_return_1_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[20]),
        .Q(ap_return_1_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[21]),
        .Q(ap_return_1_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[22]),
        .Q(ap_return_1_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[23]),
        .Q(ap_return_1_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[24]),
        .Q(ap_return_1_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[25]),
        .Q(ap_return_1_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[26]),
        .Q(ap_return_1_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[27]),
        .Q(ap_return_1_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[28]),
        .Q(ap_return_1_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[29]),
        .Q(ap_return_1_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[30]),
        .Q(ap_return_1_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[31]),
        .Q(ap_return_1_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(ap_return_2_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(ap_return_2_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(ap_return_2_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(ap_return_2_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(ap_return_2_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(ap_return_2_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(ap_return_2_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(ap_return_2_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(ap_return_2_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(ap_return_2_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(ap_return_2_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(ap_return_2_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(ap_return_2_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(ap_return_2_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(ap_return_2_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(ap_return_2_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_return_3_preg[0]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [0]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_return_3_preg[10]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [10]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_return_3_preg[11]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [11]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_return_3_preg[12]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [12]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_return_3_preg[13]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [13]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_return_3_preg[14]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [14]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_return_3_preg[15]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [15]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[16]_i_1 
       (.I0(ap_return_3_preg[16]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [16]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[17]_i_1 
       (.I0(ap_return_3_preg[17]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [17]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[18]_i_1 
       (.I0(ap_return_3_preg[18]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [18]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[19]_i_1 
       (.I0(ap_return_3_preg[19]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [19]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_return_3_preg[1]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [1]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[20]_i_1 
       (.I0(ap_return_3_preg[20]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [20]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[21]_i_1 
       (.I0(ap_return_3_preg[21]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [21]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[22]_i_1 
       (.I0(ap_return_3_preg[22]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [22]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[23]_i_1 
       (.I0(ap_return_3_preg[23]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [23]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[24]_i_1 
       (.I0(ap_return_3_preg[24]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [24]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[25]_i_1 
       (.I0(ap_return_3_preg[25]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [25]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[26]_i_1 
       (.I0(ap_return_3_preg[26]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [26]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[27]_i_1 
       (.I0(ap_return_3_preg[27]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [27]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[28]_i_1 
       (.I0(ap_return_3_preg[28]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [28]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[29]_i_1 
       (.I0(ap_return_3_preg[29]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [29]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_return_3_preg[2]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [2]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[30]_i_1 
       (.I0(ap_return_3_preg[30]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [30]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[31]_i_1 
       (.I0(ap_return_3_preg[31]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [31]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_return_3_preg[3]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [3]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_return_3_preg[4]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [4]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_return_3_preg[5]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [5]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_return_3_preg[6]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [6]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_return_3_preg[7]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [7]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_return_3_preg[8]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [8]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_return_3_preg[9]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [9]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [16]),
        .Q(ap_return_3_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [17]),
        .Q(ap_return_3_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [18]),
        .Q(ap_return_3_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [19]),
        .Q(ap_return_3_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [20]),
        .Q(ap_return_3_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [21]),
        .Q(ap_return_3_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [22]),
        .Q(ap_return_3_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [23]),
        .Q(ap_return_3_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [24]),
        .Q(ap_return_3_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [25]),
        .Q(ap_return_3_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [26]),
        .Q(ap_return_3_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [27]),
        .Q(ap_return_3_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [28]),
        .Q(ap_return_3_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [29]),
        .Q(ap_return_3_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [30]),
        .Q(ap_return_3_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [31]),
        .Q(ap_return_3_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat
   (CO,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \axi_data_reg_138_reg[23]_0 ,
    S,
    DI,
    icmp_ln60_fu_107_p2_carry__1_0,
    icmp_ln60_fu_107_p2_carry__2_0,
    icmp_ln60_fu_107_p2_carry__2_1,
    \j_fu_60_reg[11]_0 ,
    \j_fu_60_reg[11]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    imgInput_data_full_n,
    img_in_TVALID_int_regslice,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    D,
    addr,
    icmp_ln60_fu_107_p2_carry__0_i_7,
    icmp_ln60_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1]_1 ,
    imgInput_rows_c_full_n,
    imgInput_cols_c_full_n,
    E,
    \axi_data_reg_138_reg[23]_1 ,
    \axi_data_reg_138_reg[23]_2 );
  output [0:0]CO;
  output ap_enable_reg_pp0_iter1;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]\axi_data_reg_138_reg[23]_0 ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln60_fu_107_p2_carry__1_0;
  input [3:0]icmp_ln60_fu_107_p2_carry__2_0;
  input [3:0]icmp_ln60_fu_107_p2_carry__2_1;
  input [3:0]\j_fu_60_reg[11]_0 ;
  input [3:0]\j_fu_60_reg[11]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input imgInput_data_full_n;
  input img_in_TVALID_int_regslice;
  input grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln60_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln60_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input imgInput_rows_c_full_n;
  input imgInput_cols_c_full_n;
  input [0:0]E;
  input [0:0]\axi_data_reg_138_reg[23]_1 ;
  input [23:0]\axi_data_reg_138_reg[23]_2 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23]_0 ;
  wire [0:0]\axi_data_reg_138_reg[23]_1 ;
  wire [23:0]\axi_data_reg_138_reg[23]_2 ;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0_i_7_0;
  wire icmp_ln60_fu_107_p2_carry__0_n_5;
  wire icmp_ln60_fu_107_p2_carry__0_n_6;
  wire icmp_ln60_fu_107_p2_carry__0_n_7;
  wire icmp_ln60_fu_107_p2_carry__0_n_8;
  wire [3:0]icmp_ln60_fu_107_p2_carry__1_0;
  wire icmp_ln60_fu_107_p2_carry__1_n_5;
  wire icmp_ln60_fu_107_p2_carry__1_n_6;
  wire icmp_ln60_fu_107_p2_carry__1_n_7;
  wire icmp_ln60_fu_107_p2_carry__1_n_8;
  wire [3:0]icmp_ln60_fu_107_p2_carry__2_0;
  wire [3:0]icmp_ln60_fu_107_p2_carry__2_1;
  wire icmp_ln60_fu_107_p2_carry__2_n_6;
  wire icmp_ln60_fu_107_p2_carry__2_n_7;
  wire icmp_ln60_fu_107_p2_carry__2_n_8;
  wire icmp_ln60_fu_107_p2_carry_n_5;
  wire icmp_ln60_fu_107_p2_carry_n_6;
  wire icmp_ln60_fu_107_p2_carry_n_7;
  wire icmp_ln60_fu_107_p2_carry_n_8;
  wire imgInput_cols_c_full_n;
  wire imgInput_data_full_n;
  wire imgInput_rows_c_full_n;
  wire img_in_TVALID_int_regslice;
  wire [11:0]j_4_fu_113_p2;
  wire [3:0]\j_fu_60_reg[11]_0 ;
  wire [3:0]\j_fu_60_reg[11]_1 ;
  wire \j_fu_60_reg_n_5_[11] ;
  wire \j_fu_60_reg_n_5_[1] ;
  wire \j_fu_60_reg_n_5_[3] ;
  wire \j_fu_60_reg_n_5_[5] ;
  wire \j_fu_60_reg_n_5_[7] ;
  wire \j_fu_60_reg_n_5_[9] ;
  wire [3:0]NLW_icmp_ln60_fu_107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln60_fu_107_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln60_fu_107_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln60_fu_107_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8A888A000A000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(imgInput_data_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_in_TVALID_int_regslice),
        .I5(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [0]),
        .Q(\axi_data_reg_138_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [10]),
        .Q(\axi_data_reg_138_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [11]),
        .Q(\axi_data_reg_138_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [12]),
        .Q(\axi_data_reg_138_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [13]),
        .Q(\axi_data_reg_138_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [14]),
        .Q(\axi_data_reg_138_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [15]),
        .Q(\axi_data_reg_138_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [16]),
        .Q(\axi_data_reg_138_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [17]),
        .Q(\axi_data_reg_138_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [18]),
        .Q(\axi_data_reg_138_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [19]),
        .Q(\axi_data_reg_138_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [1]),
        .Q(\axi_data_reg_138_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [20]),
        .Q(\axi_data_reg_138_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [21]),
        .Q(\axi_data_reg_138_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [22]),
        .Q(\axi_data_reg_138_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [23]),
        .Q(\axi_data_reg_138_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [2]),
        .Q(\axi_data_reg_138_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [3]),
        .Q(\axi_data_reg_138_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [4]),
        .Q(\axi_data_reg_138_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [5]),
        .Q(\axi_data_reg_138_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [6]),
        .Q(\axi_data_reg_138_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [7]),
        .Q(\axi_data_reg_138_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [8]),
        .Q(\axi_data_reg_138_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [9]),
        .Q(\axi_data_reg_138_reg[23]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_17 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8}),
        .Q({\j_fu_60_reg_n_5_[11] ,Q[5],\j_fu_60_reg_n_5_[9] ,Q[4],\j_fu_60_reg_n_5_[7] ,Q[3],\j_fu_60_reg_n_5_[5] ,Q[2],\j_fu_60_reg_n_5_[3] ,Q[1],\j_fu_60_reg_n_5_[1] ,Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_32),
        .addr(addr),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_5(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln60_fu_107_p2_carry__0_i_7(icmp_ln60_fu_107_p2_carry__0_i_7),
        .icmp_ln60_fu_107_p2_carry__0_i_7_0(icmp_ln60_fu_107_p2_carry__0_i_7_0),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .img_in_TVALID_int_regslice(img_in_TVALID_int_regslice),
        .\j_fu_60_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .\j_fu_60_reg[11] (j_4_fu_113_p2),
        .\j_fu_60_reg[11]_0 (ap_enable_reg_pp0_iter1));
  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .I5(CO),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln60_fu_107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln60_fu_107_p2_carry_n_5,icmp_ln60_fu_107_p2_carry_n_6,icmp_ln60_fu_107_p2_carry_n_7,icmp_ln60_fu_107_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8}),
        .O(NLW_icmp_ln60_fu_107_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln60_fu_107_p2_carry__0
       (.CI(icmp_ln60_fu_107_p2_carry_n_5),
        .CO({icmp_ln60_fu_107_p2_carry__0_n_5,icmp_ln60_fu_107_p2_carry__0_n_6,icmp_ln60_fu_107_p2_carry__0_n_7,icmp_ln60_fu_107_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .O(NLW_icmp_ln60_fu_107_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln60_fu_107_p2_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln60_fu_107_p2_carry__1
       (.CI(icmp_ln60_fu_107_p2_carry__0_n_5),
        .CO({icmp_ln60_fu_107_p2_carry__1_n_5,icmp_ln60_fu_107_p2_carry__1_n_6,icmp_ln60_fu_107_p2_carry__1_n_7,icmp_ln60_fu_107_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(icmp_ln60_fu_107_p2_carry__2_0),
        .O(NLW_icmp_ln60_fu_107_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln60_fu_107_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln60_fu_107_p2_carry__2
       (.CI(icmp_ln60_fu_107_p2_carry__1_n_5),
        .CO({CO,icmp_ln60_fu_107_p2_carry__2_n_6,icmp_ln60_fu_107_p2_carry__2_n_7,icmp_ln60_fu_107_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(\j_fu_60_reg[11]_0 ),
        .O(NLW_icmp_ln60_fu_107_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\j_fu_60_reg[11]_1 ));
  FDRE \j_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[0]),
        .Q(Q[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[10]),
        .Q(Q[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[11]),
        .Q(\j_fu_60_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[1]),
        .Q(\j_fu_60_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[2]),
        .Q(Q[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[3]),
        .Q(\j_fu_60_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[4]),
        .Q(Q[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[5]),
        .Q(\j_fu_60_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[6]),
        .Q(Q[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[7]),
        .Q(\j_fu_60_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[8]),
        .Q(Q[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \j_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_4_fu_113_p2[9]),
        .Q(\j_fu_60_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_axis2xfMat_24_16_3840_2160_1_s
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[1]_0 ,
    out,
    push,
    push_0,
    \ap_CS_fsm_reg[1]_1 ,
    push_1,
    push_2,
    \axi_data_reg_138_reg[23] ,
    ap_rst_n_inv,
    ap_clk,
    S,
    DI,
    icmp_ln60_fu_107_p2_carry__1,
    icmp_ln60_fu_107_p2_carry__2,
    icmp_ln60_fu_107_p2_carry__2_0,
    \j_fu_60_reg[11] ,
    \j_fu_60_reg[11]_0 ,
    start_once_reg_reg_0,
    ap_rst_n,
    imgInput_data_full_n,
    D,
    addr,
    icmp_ln60_fu_107_p2_carry__0_i_7,
    icmp_ln60_fu_107_p2_carry__0_i_7_0,
    img_in_TVALID,
    CO,
    \ap_CS_fsm_reg[1]_2 ,
    imgInput_rows_c_full_n,
    imgInput_cols_c_full_n,
    imgInput_cols_c10_channel_empty_n,
    imgInput_rows_c9_channel_empty_n,
    start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n,
    img_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [11:0]out;
  output push;
  output push_0;
  output \ap_CS_fsm_reg[1]_1 ;
  output push_1;
  output push_2;
  output [23:0]\axi_data_reg_138_reg[23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln60_fu_107_p2_carry__1;
  input [3:0]icmp_ln60_fu_107_p2_carry__2;
  input [3:0]icmp_ln60_fu_107_p2_carry__2_0;
  input [3:0]\j_fu_60_reg[11] ;
  input [3:0]\j_fu_60_reg[11]_0 ;
  input start_once_reg_reg_0;
  input ap_rst_n;
  input imgInput_data_full_n;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln60_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln60_fu_107_p2_carry__0_i_7_0;
  input img_in_TVALID;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_2 ;
  input imgInput_rows_c_full_n;
  input imgInput_cols_c_full_n;
  input imgInput_cols_c10_channel_empty_n;
  input imgInput_rows_c9_channel_empty_n;
  input start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  input [23:0]img_in_TDATA;

  wire [23:0]B_V_data_1_data_out;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire \ap_CS_fsm[0]_i_1__2_n_5 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23] ;
  wire axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_20;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_21;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22;
  wire \i_fu_76[0]_i_4_n_5 ;
  wire \i_fu_76_reg[0]_i_3_n_10 ;
  wire \i_fu_76_reg[0]_i_3_n_11 ;
  wire \i_fu_76_reg[0]_i_3_n_12 ;
  wire \i_fu_76_reg[0]_i_3_n_5 ;
  wire \i_fu_76_reg[0]_i_3_n_6 ;
  wire \i_fu_76_reg[0]_i_3_n_7 ;
  wire \i_fu_76_reg[0]_i_3_n_8 ;
  wire \i_fu_76_reg[0]_i_3_n_9 ;
  wire \i_fu_76_reg[4]_i_1_n_10 ;
  wire \i_fu_76_reg[4]_i_1_n_11 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_5 ;
  wire \i_fu_76_reg[4]_i_1_n_6 ;
  wire \i_fu_76_reg[4]_i_1_n_7 ;
  wire \i_fu_76_reg[4]_i_1_n_8 ;
  wire \i_fu_76_reg[4]_i_1_n_9 ;
  wire \i_fu_76_reg[8]_i_1_n_10 ;
  wire \i_fu_76_reg[8]_i_1_n_11 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_6 ;
  wire \i_fu_76_reg[8]_i_1_n_7 ;
  wire \i_fu_76_reg[8]_i_1_n_8 ;
  wire \i_fu_76_reg[8]_i_1_n_9 ;
  wire icmp_ln60_fu_107_p2;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0_i_7_0;
  wire [3:0]icmp_ln60_fu_107_p2_carry__1;
  wire [3:0]icmp_ln60_fu_107_p2_carry__2;
  wire [3:0]icmp_ln60_fu_107_p2_carry__2_0;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c_full_n;
  wire imgInput_data_full_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c_full_n;
  wire [23:0]img_in_TDATA;
  wire img_in_TVALID;
  wire img_in_TVALID_int_regslice;
  wire [3:0]\j_fu_60_reg[11] ;
  wire [3:0]\j_fu_60_reg[11]_0 ;
  wire [11:0]out;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire regslice_both_img_in_V_data_V_U_n_7;
  wire regslice_both_img_in_V_data_V_U_n_9;
  wire start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [3:3]\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(imgInput_rows_c_full_n),
        .I3(imgInput_cols_c_full_n),
        .O(push_1));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(imgInput_rows_c_full_n),
        .I3(imgInput_cols_c_full_n),
        .O(push_2));
  LUT6 #(
    .INIT(64'hAAAAFFFF2AAA2AAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(imgInput_rows_c_full_n),
        .I3(imgInput_cols_c_full_n),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[1]_0 [1]),
        .O(\ap_CS_fsm[0]_i_1__2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_5 ),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_21),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_20),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4000)) 
    empty_n_i_3
       (.I0(start_once_reg),
        .I1(imgInput_cols_c10_channel_empty_n),
        .I2(imgInput_rows_c9_channel_empty_n),
        .I3(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .O(push_0));
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__1
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108
       (.CO(icmp_ln60_fu_107_p2),
        .D(D),
        .DI(DI),
        .E(regslice_both_img_in_V_data_V_U_n_9),
        .Q(Q),
        .S(S),
        .addr(addr),
        .\ap_CS_fsm_reg[0] ({grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_20,grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_21}),
        .\ap_CS_fsm_reg[1] (grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state3,\ap_CS_fsm_reg[1]_0 }),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23]_0 (\axi_data_reg_138_reg[23] ),
        .\axi_data_reg_138_reg[23]_1 (regslice_both_img_in_V_data_V_U_n_7),
        .\axi_data_reg_138_reg[23]_2 (B_V_data_1_data_out),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln60_fu_107_p2_carry__0_i_7(icmp_ln60_fu_107_p2_carry__0_i_7),
        .icmp_ln60_fu_107_p2_carry__0_i_7_0(icmp_ln60_fu_107_p2_carry__0_i_7_0),
        .icmp_ln60_fu_107_p2_carry__1_0(icmp_ln60_fu_107_p2_carry__1),
        .icmp_ln60_fu_107_p2_carry__2_0(icmp_ln60_fu_107_p2_carry__2),
        .icmp_ln60_fu_107_p2_carry__2_1(icmp_ln60_fu_107_p2_carry__2_0),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .img_in_TVALID_int_regslice(img_in_TVALID_int_regslice),
        .\j_fu_60_reg[11]_0 (\j_fu_60_reg[11] ),
        .\j_fu_60_reg[11]_1 (\j_fu_60_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22),
        .Q(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_76[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[1]_2 ),
        .I2(imgInput_rows_c_full_n),
        .I3(imgInput_cols_c_full_n),
        .O(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[0]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_4 
       (.I0(out[0]),
        .O(\i_fu_76[0]_i_4_n_5 ));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_12 ),
        .Q(out[0]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_3_n_5 ,\i_fu_76_reg[0]_i_3_n_6 ,\i_fu_76_reg[0]_i_3_n_7 ,\i_fu_76_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_76_reg[0]_i_3_n_9 ,\i_fu_76_reg[0]_i_3_n_10 ,\i_fu_76_reg[0]_i_3_n_11 ,\i_fu_76_reg[0]_i_3_n_12 }),
        .S({out[3:1],\i_fu_76[0]_i_4_n_5 }));
  FDRE \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_10 ),
        .Q(out[10]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_9 ),
        .Q(out[11]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_11 ),
        .Q(out[1]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_10 ),
        .Q(out[2]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[0]_i_3_n_9 ),
        .Q(out[3]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_12 ),
        .Q(out[4]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_3_n_5 ),
        .CO({\i_fu_76_reg[4]_i_1_n_5 ,\i_fu_76_reg[4]_i_1_n_6 ,\i_fu_76_reg[4]_i_1_n_7 ,\i_fu_76_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[4]_i_1_n_9 ,\i_fu_76_reg[4]_i_1_n_10 ,\i_fu_76_reg[4]_i_1_n_11 ,\i_fu_76_reg[4]_i_1_n_12 }),
        .S(out[7:4]));
  FDRE \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_11 ),
        .Q(out[5]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_10 ),
        .Q(out[6]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[4]_i_1_n_9 ),
        .Q(out[7]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_12 ),
        .Q(out[8]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_5 ),
        .CO({\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[8]_i_1_n_6 ,\i_fu_76_reg[8]_i_1_n_7 ,\i_fu_76_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_9 ,\i_fu_76_reg[8]_i_1_n_10 ,\i_fu_76_reg[8]_i_1_n_11 ,\i_fu_76_reg[8]_i_1_n_12 }),
        .S(out[11:8]));
  FDRE \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0),
        .D(\i_fu_76_reg[8]_i_1_n_11 ),
        .Q(out[9]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_regslice_both_16 regslice_both_img_in_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln60_fu_107_p2),
        .E(regslice_both_img_in_V_data_V_U_n_9),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(regslice_both_img_in_V_data_V_U_n_7),
        .imgInput_data_full_n(imgInput_data_full_n),
        .img_in_TDATA(img_in_TDATA),
        .img_in_TVALID(img_in_TVALID),
        .img_in_TVALID_int_regslice(img_in_TVALID_int_regslice),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_control_s_axi
   (ap_rst_n_0,
    Block_entry1_proc_U0_ap_start,
    ap_sync_channel_write_imgOutput_rows_channel,
    ap_sync_channel_write_imgOutput_cols_channel,
    ap_sync_channel_write_imgInput_rows_c9_channel,
    ap_sync_channel_write_imgInput_cols_c10_channel,
    ap_done_reg_reg,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    ap_rst_n,
    ap_done_reg,
    ap_sync_channel_write_imgInput_cols_c10_channel0,
    ap_sync_reg_channel_write_imgInput_cols_c10_channel,
    ap_sync_channel_write_imgInput_rows_c9_channel0,
    ap_sync_reg_channel_write_imgInput_rows_c9_channel,
    imgOutput_rows_channel_full_n,
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg,
    imgInput_rows_c9_channel_full_n,
    imgOutput_cols_channel_full_n,
    ap_sync_reg_channel_write_imgOutput_cols_channel,
    imgInput_cols_c10_channel_full_n,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    s_axi_control_ARADDR,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    ap_idle);
  output ap_rst_n_0;
  output Block_entry1_proc_U0_ap_start;
  output ap_sync_channel_write_imgOutput_rows_channel;
  output ap_sync_channel_write_imgOutput_cols_channel;
  output ap_sync_channel_write_imgInput_rows_c9_channel;
  output ap_sync_channel_write_imgInput_cols_c10_channel;
  output ap_done_reg_reg;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_rst_n;
  input ap_done_reg;
  input ap_sync_channel_write_imgInput_cols_c10_channel0;
  input ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  input ap_sync_channel_write_imgInput_rows_c9_channel0;
  input ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  input imgOutput_rows_channel_full_n;
  input ap_sync_reg_channel_write_imgOutput_rows_channel_reg;
  input imgInput_rows_c9_channel_full_n;
  input imgOutput_cols_channel_full_n;
  input ap_sync_reg_channel_write_imgOutput_cols_channel;
  input imgInput_cols_c10_channel_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  input [4:0]s_axi_control_ARADDR;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input ap_idle;

  wire Block_entry1_proc_U0_ap_continue;
  wire Block_entry1_proc_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_channel_write_imgInput_cols_c10_channel0;
  wire ap_sync_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_channel_write_imgInput_rows_c9_channel0;
  wire ap_sync_channel_write_imgOutput_cols_channel;
  wire ap_sync_channel_write_imgOutput_rows_channel;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire [31:0]cols;
  wire imgInput_cols_c10_channel_full_n;
  wire imgInput_rows_c9_channel_full_n;
  wire imgOutput_cols_channel_full_n;
  wire imgOutput_rows_channel_full_n;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_5 ;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_i_3_n_5;
  wire int_gie_reg_n_5;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_5 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_2_n_5;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_2_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[31]_i_3_n_5 ;
  wire \rdata[31]_i_4_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire [31:0]rows;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(Block_entry1_proc_U0_ap_continue),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hE000E000E0000000)) 
    ap_done_reg_i_2
       (.I0(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .I1(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .I2(ap_sync_channel_write_imgOutput_rows_channel),
        .I3(ap_sync_channel_write_imgOutput_cols_channel),
        .I4(ap_sync_channel_write_imgInput_rows_c9_channel0),
        .I5(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .O(Block_entry1_proc_U0_ap_continue));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_imgInput_cols_c10_channel_i_1
       (.I0(Block_entry1_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(imgInput_cols_c10_channel_full_n),
        .I3(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .O(ap_sync_channel_write_imgInput_cols_c10_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_imgInput_rows_c9_channel_i_1
       (.I0(Block_entry1_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(imgInput_rows_c9_channel_full_n),
        .I3(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .O(ap_sync_channel_write_imgInput_rows_c9_channel));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    ap_sync_reg_channel_write_imgOutput_cols_channel_i_1
       (.I0(Block_entry1_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_rst_n),
        .O(ap_done_reg_reg));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_imgOutput_cols_channel_i_2
       (.I0(Block_entry1_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(imgOutput_cols_channel_full_n),
        .I3(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .O(ap_sync_channel_write_imgOutput_cols_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_imgOutput_rows_channel_i_1
       (.I0(Block_entry1_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(imgOutput_rows_channel_full_n),
        .I3(ap_sync_reg_channel_write_imgOutput_rows_channel_reg),
        .O(ap_sync_channel_write_imgOutput_rows_channel));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_2_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_2_in[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h55750030)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(p_2_in[7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_done_reg),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFE0)) 
    int_ap_start_i_1
       (.I0(p_2_in[7]),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(int_ap_start5_out),
        .O(int_ap_start_i_1_n_5));
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(s_axi_control_WDATA[0]),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\int_ier[1]_i_2_n_5 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(Block_entry1_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\int_ier[1]_i_2_n_5 ),
        .I5(p_2_in[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_2_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .O(\int_cols[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_5 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_5),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_gie_i_3_n_5),
        .I5(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_gie_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_5_[4] ),
        .O(int_gie_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(int_gie_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\int_ier[1]_i_2_n_5 ),
        .I5(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\int_ier[1]_i_2_n_5 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_5_[0] ),
        .I3(\waddr_reg_n_5_[1] ),
        .I4(\waddr_reg_n_5_[2] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(int_gie_reg_n_5),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_gie_i_3_n_5),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(Block_entry1_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .O(\int_rows[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_5 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I2(auto_restart_status_reg_n_5),
        .I3(p_2_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(ar_hs),
        .O(int_task_ap_done_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(rows[0]),
        .I2(\rdata[31]_i_3_n_5 ),
        .I3(cols[0]),
        .I4(\rdata[0]_i_2_n_5 ),
        .I5(\rdata[0]_i_3_n_5 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_5_[0] ),
        .I1(\int_isr_reg_n_5_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(Block_entry1_proc_U0_ap_start),
        .I5(int_gie_reg_n_5),
        .O(\rdata[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[10]_i_1 
       (.I0(cols[10]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[10]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[11]_i_1 
       (.I0(cols[11]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[11]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[12]_i_1 
       (.I0(cols[12]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[12]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[13]_i_1 
       (.I0(cols[13]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[13]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[14]_i_1 
       (.I0(cols[14]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[14]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[15]_i_1 
       (.I0(cols[15]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[15]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[16]_i_1 
       (.I0(cols[16]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[16]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[17]_i_1 
       (.I0(cols[17]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[17]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[18]_i_1 
       (.I0(cols[18]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[18]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[19]_i_1 
       (.I0(cols[19]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[19]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(rows[1]),
        .I3(\rdata[31]_i_3_n_5 ),
        .I4(cols[1]),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hCC00AA000000F000)) 
    \rdata[1]_i_2 
       (.I0(p_0_in),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(int_task_ap_done__0),
        .I3(\rdata[0]_i_3_n_5 ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[20]_i_1 
       (.I0(cols[20]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[20]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[21]_i_1 
       (.I0(cols[21]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[21]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[22]_i_1 
       (.I0(cols[22]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[22]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[23]_i_1 
       (.I0(cols[23]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[23]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[24]_i_1 
       (.I0(cols[24]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[24]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[25]_i_1 
       (.I0(cols[25]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[25]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[26]_i_1 
       (.I0(cols[26]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[26]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[27]_i_1 
       (.I0(cols[27]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[27]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[28]_i_1 
       (.I0(cols[28]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[28]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[29]_i_1 
       (.I0(cols[29]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[29]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(rows[2]),
        .I2(\rdata[31]_i_3_n_5 ),
        .I3(cols[2]),
        .I4(p_2_in[2]),
        .I5(\rdata[9]_i_2_n_5 ),
        .O(rdata[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[30]_i_1 
       (.I0(cols[30]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[30]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_2 
       (.I0(cols[31]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[31]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[31]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(rows[3]),
        .I2(\rdata[31]_i_3_n_5 ),
        .I3(cols[3]),
        .I4(int_ap_ready__0),
        .I5(\rdata[9]_i_2_n_5 ),
        .O(rdata[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[4]_i_1 
       (.I0(cols[4]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[4]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[5]_i_1 
       (.I0(cols[5]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[5]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[6]_i_1 
       (.I0(cols[6]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[6]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(rows[7]),
        .I2(\rdata[31]_i_3_n_5 ),
        .I3(cols[7]),
        .I4(p_2_in[7]),
        .I5(\rdata[9]_i_2_n_5 ),
        .O(rdata[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[8]_i_1 
       (.I0(cols[8]),
        .I1(\rdata[31]_i_3_n_5 ),
        .I2(rows[8]),
        .I3(\rdata[31]_i_4_n_5 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(rows[9]),
        .I2(\rdata[31]_i_3_n_5 ),
        .I3(cols[9]),
        .I4(interrupt),
        .I5(\rdata[9]_i_2_n_5 ),
        .O(rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_2_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    imgInput_data_empty_n,
    imgInput_data_full_n,
    E,
    d1,
    \SRL_SIG_reg[1][23] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    Q,
    tmp_reg_186,
    push,
    pop,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output imgInput_data_empty_n;
  output imgInput_data_full_n;
  output [0:0]E;
  output [23:0]d1;
  output [23:0]\SRL_SIG_reg[1][23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input [1:0]Q;
  input [23:0]tmp_reg_186;
  input push;
  input pop;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire addr;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire [23:0]d1;
  wire empty_n_i_1__1_n_5;
  wire full_n_i_1__1_n_5;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire pop;
  wire push;
  wire [23:0]tmp_reg_186;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S_ShiftReg_13 U_modefilter_accel_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .d1(d1),
        .mOutPtr(mOutPtr),
        .push(push),
        .ram_reg_2(\mOutPtr_reg[0]_0 ),
        .tmp_reg_186(tmp_reg_186));
  LUT2 #(
    .INIT(4'hB)) 
    \col_3_reg_180[11]_i_1 
       (.I0(imgInput_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__1
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(pop),
        .I3(push),
        .I4(imgInput_data_empty_n),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(imgInput_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__1
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(pop),
        .I4(imgInput_data_full_n),
        .O(full_n_i_1__1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(imgInput_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_40
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .O(addr));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w24_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    imgOutput_data_empty_n,
    imgOutput_data_full_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    Q);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output imgOutput_data_empty_n;
  output imgOutput_data_full_n;
  output [23:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  input [23:0]Q;

  wire [23:0]D;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__4_n_5;
  wire full_n_i_1__4_n_5;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S_ShiftReg U_modefilter_accel_fifo_w24_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[23] (\mOutPtr_reg[0]_0 ),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__4
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I3(imgOutput_data_empty_n),
        .I4(push),
        .O(empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(imgOutput_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__4
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I4(imgOutput_data_empty_n),
        .I5(imgOutput_data_full_n),
        .O(full_n_i_1__4_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(imgOutput_data_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(imgOutput_data_empty_n),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S_ShiftReg
   (D,
    push,
    Q,
    ap_clk,
    \B_V_data_1_payload_B_reg[23] ,
    mOutPtr);
  output [23:0]D;
  input push;
  input [23:0]Q;
  input ap_clk;
  input \B_V_data_1_payload_B_reg[23] ;
  input [0:0]mOutPtr;

  wire \B_V_data_1_payload_B_reg[23] ;
  wire [23:0]D;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]mOutPtr;
  wire push;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w24_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w24_d2_S_ShiftReg_13
   (d1,
    \SRL_SIG_reg[1][23]_0 ,
    addr,
    Q,
    tmp_reg_186,
    push,
    D,
    ap_clk,
    ram_reg_2,
    mOutPtr);
  output [23:0]d1;
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  input addr;
  input [1:0]Q;
  input [23:0]tmp_reg_186;
  input push;
  input [23:0]D;
  input ap_clk;
  input ram_reg_2;
  input [0:0]mOutPtr;

  wire [23:0]D;
  wire [1:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire ap_clk;
  wire [23:0]d1;
  wire [0:0]mOutPtr;
  wire push;
  wire ram_reg_2;
  wire [23:0]tmp_reg_186;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_14
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_15
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_16
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_17
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_18
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_19
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_20
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_21
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_22
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [8]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_27
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[7]),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_28
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[6]),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_29
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[5]),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_30
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[4]),
        .O(d1[4]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_31
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[3]),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_32
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[2]),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_33
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[1]),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_34
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[0]),
        .O(d1[0]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_0_i_35
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_1
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[16]),
        .O(d1[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [16]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_2
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[15]),
        .O(d1[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [15]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_3
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[14]),
        .O(d1[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [14]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_4
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[13]),
        .O(d1[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [13]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_5
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[12]),
        .O(d1[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [12]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_6
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[11]),
        .O(d1[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [11]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[10]),
        .O(d1[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [10]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_8
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[9]),
        .O(d1[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [9]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_1_i_9
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[17]),
        .O(d1[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_9__0
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [17]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_2_i_1
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[23]),
        .O(d1[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [23]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[22]),
        .O(d1[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [22]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[21]),
        .O(d1[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [21]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[20]),
        .O(d1[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [20]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_2_i_5
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[19]),
        .O(d1[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [19]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    ram_reg_2_i_6
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(addr),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_reg_186[18]),
        .O(d1[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(ram_reg_2),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [18]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S
   (S,
    Q,
    \SRL_SIG_reg[0][11] ,
    addr,
    \SRL_SIG_reg[0][14] ,
    DI,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[0][30] ,
    empty_n_reg_0,
    imgInput_cols_c10_channel_empty_n,
    ap_sync_channel_write_imgInput_cols_c10_channel0,
    imgInput_cols_c10_channel_full_n,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][30]_0 ,
    D,
    icmp_ln60_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln60_fu_107_p2_carry,
    icmp_ln60_fu_107_p2_carry_0,
    icmp_ln60_fu_107_p2_carry_1,
    icmp_ln60_fu_107_p2_carry_2,
    icmp_ln60_fu_107_p2_carry__0_0,
    icmp_ln60_fu_107_p2_carry__0_1,
    imgInput_rows_c9_channel_empty_n,
    start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n,
    start_once_reg,
    ap_sync_reg_channel_write_imgInput_cols_c10_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    CO,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [3:0]S;
  output [5:0]Q;
  output [5:0]\SRL_SIG_reg[0][11] ;
  output addr;
  output [3:0]\SRL_SIG_reg[0][14] ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\SRL_SIG_reg[0][30] ;
  output empty_n_reg_0;
  output imgInput_cols_c10_channel_empty_n;
  output ap_sync_channel_write_imgInput_cols_c10_channel0;
  output imgInput_cols_c10_channel_full_n;
  output [3:0]\SRL_SIG_reg[0][22] ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [11:0]D;
  input [5:0]icmp_ln60_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln60_fu_107_p2_carry;
  input icmp_ln60_fu_107_p2_carry_0;
  input icmp_ln60_fu_107_p2_carry_1;
  input icmp_ln60_fu_107_p2_carry_2;
  input icmp_ln60_fu_107_p2_carry__0_0;
  input icmp_ln60_fu_107_p2_carry__0_1;
  input imgInput_rows_c9_channel_empty_n;
  input start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  input start_once_reg;
  input ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input [0:0]CO;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11] ;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][22] ;
  wire [3:0]\SRL_SIG_reg[0][30] ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput_cols_c10_channel0;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire empty_n_i_1__0_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_5;
  wire full_n_reg_0;
  wire icmp_ln60_fu_107_p2_carry;
  wire icmp_ln60_fu_107_p2_carry_0;
  wire icmp_ln60_fu_107_p2_carry_1;
  wire icmp_ln60_fu_107_p2_carry_2;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0;
  wire icmp_ln60_fu_107_p2_carry__0_0;
  wire icmp_ln60_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c10_channel_full_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg_15 U_modefilter_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .E(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][30]_1 (\SRL_SIG_reg[0][30]_0 ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init(ap_loop_init),
        .ap_sync_reg_channel_write_imgInput_cols_c10_channel(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .icmp_ln60_fu_107_p2_carry(addr),
        .icmp_ln60_fu_107_p2_carry_0(icmp_ln60_fu_107_p2_carry),
        .icmp_ln60_fu_107_p2_carry_1(icmp_ln60_fu_107_p2_carry_0),
        .icmp_ln60_fu_107_p2_carry_2(icmp_ln60_fu_107_p2_carry_1),
        .icmp_ln60_fu_107_p2_carry_3(icmp_ln60_fu_107_p2_carry_2),
        .icmp_ln60_fu_107_p2_carry__0(icmp_ln60_fu_107_p2_carry__0),
        .icmp_ln60_fu_107_p2_carry__0_0(icmp_ln60_fu_107_p2_carry__0_0),
        .icmp_ln60_fu_107_p2_carry__0_1(icmp_ln60_fu_107_p2_carry__0_1),
        .if_din(if_din),
        .imgInput_cols_c10_channel_full_n(imgInput_cols_c10_channel_full_n),
        .mOutPtr(mOutPtr));
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(imgInput_cols_c10_channel_empty_n),
        .I1(imgInput_rows_c9_channel_empty_n),
        .I2(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .I3(start_once_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(CO),
        .I4(imgInput_cols_c10_channel_empty_n),
        .I5(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .O(empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(imgInput_cols_c10_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .I3(full_n_reg_0),
        .I4(imgInput_cols_c10_channel_empty_n),
        .I5(imgInput_cols_c10_channel_full_n),
        .O(full_n_i_1__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(imgInput_cols_c10_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln60_fu_107_p2_carry_i_9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(CO),
        .I2(imgInput_cols_c10_channel_empty_n),
        .I3(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_channel_write_imgInput_cols_c10_channel0),
        .I2(imgInput_cols_c10_channel_empty_n),
        .I3(CO),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_0
   (imgInput_cols_c_empty_n,
    D,
    imgInput_cols_c_full_n,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start,
    Q,
    imgInput_rows_c_empty_n,
    push,
    modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output imgInput_cols_c_empty_n;
  output [11:0]D;
  output imgInput_cols_c_full_n;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  input [0:0]Q;
  input imgInput_rows_c_empty_n;
  input push;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;

  wire [11:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__3_n_5;
  wire [11:0]if_din;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire imgInput_rows_c_empty_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg_14 U_modefilter_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I3(imgInput_cols_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(imgInput_cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I4(imgInput_cols_c_empty_n),
        .I5(imgInput_cols_c_full_n),
        .O(full_n_i_1__3_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(imgInput_cols_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__3 
       (.I0(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .I1(Q),
        .I2(imgInput_cols_c_empty_n),
        .I3(imgInput_rows_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgInput_cols_c_empty_n),
        .I3(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_1
   (D,
    CO,
    empty_n_reg_0,
    imgInput_rows_c9_channel_empty_n,
    ap_sync_channel_write_imgInput_rows_c9_channel0,
    imgInput_rows_c9_channel_full_n,
    out,
    imgInput_cols_c10_channel_empty_n,
    start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg,
    ap_sync_reg_channel_write_imgInput_rows_c9_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [11:0]D;
  output [0:0]CO;
  output empty_n_reg_0;
  output imgInput_rows_c9_channel_empty_n;
  output ap_sync_channel_write_imgInput_rows_c9_channel0;
  output imgInput_rows_c9_channel_full_n;
  input [11:0]out;
  input imgInput_cols_c10_channel_empty_n;
  input start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg;
  input ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_20;
  wire U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_21;
  wire U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_22;
  wire addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput_rows_c9_channel0;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire empty_n_reg_0;
  wire full_n_i_1_n_5;
  wire full_n_reg_0;
  wire [31:0]if_din;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c9_channel_full_n;
  wire [1:0]mOutPtr;
  wire [11:0]out;
  wire start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire [0:0]start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg_12 U_modefilter_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .E(ap_sync_channel_write_imgInput_rows_c9_channel0),
        .addr(addr),
        .\ap_CS_fsm_reg[1] (U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_21),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_imgInput_rows_c9_channel(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .empty_n_reg(empty_n_reg_0),
        .if_din(if_din),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_rows_c9_channel_full_n(imgInput_rows_c9_channel_full_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_20),
        .\mOutPtr_reg[1] (U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_22),
        .out(out),
        .start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(imgInput_rows_c9_channel_empty_n),
        .start_once_reg_reg_0(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_39 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_22),
        .Q(imgInput_rows_c9_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(ap_sync_channel_write_imgInput_rows_c9_channel0),
        .I3(full_n_reg_0),
        .I4(imgInput_rows_c9_channel_empty_n),
        .I5(imgInput_rows_c9_channel_full_n),
        .O(full_n_i_1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(imgInput_rows_c9_channel_full_n),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_21),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_modefilter_accel_fifo_w32_d2_S_ShiftReg_n_20),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_2
   (imgInput_rows_c_empty_n,
    D,
    imgInput_rows_c_full_n,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start,
    Q,
    imgInput_cols_c_empty_n,
    push,
    modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output imgInput_rows_c_empty_n;
  output [11:0]D;
  output imgInput_rows_c_full_n;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  input [0:0]Q;
  input imgInput_cols_c_empty_n;
  input push;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]if_din;

  wire [11:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__2_n_5;
  wire full_n_i_1__2_n_5;
  wire [11:0]if_din;
  wire imgInput_cols_c_empty_n;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg U_modefilter_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I3(imgInput_rows_c_empty_n),
        .I4(push),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(imgInput_rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I4(imgInput_rows_c_empty_n),
        .I5(imgInput_rows_c_full_n),
        .O(full_n_i_1__2_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(imgInput_rows_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__2 
       (.I0(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .I1(Q),
        .I2(imgInput_cols_c_empty_n),
        .I3(imgInput_rows_c_empty_n),
        .I4(push),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgInput_rows_c_empty_n),
        .I3(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg
   (D,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [11:0]D;
  input push;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [11:0]D;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgheight_reg_64[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg_12
   (D,
    CO,
    empty_n_reg,
    E,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \mOutPtr_reg[1] ,
    addr,
    out,
    mOutPtr,
    imgInput_cols_c10_channel_empty_n,
    start_once_reg_reg,
    start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n,
    start_once_reg,
    start_once_reg_reg_0,
    imgInput_rows_c9_channel_full_n,
    ap_sync_reg_channel_write_imgInput_rows_c9_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [11:0]D;
  output [0:0]CO;
  output empty_n_reg;
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output \mOutPtr_reg[1] ;
  input addr;
  input [11:0]out;
  input [1:0]mOutPtr;
  input imgInput_cols_c10_channel_empty_n;
  input start_once_reg_reg;
  input start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]start_once_reg_reg_0;
  input imgInput_rows_c9_channel_full_n;
  input ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire \ap_CS_fsm[2]_i_10_n_5 ;
  wire \ap_CS_fsm[2]_i_11_n_5 ;
  wire \ap_CS_fsm[2]_i_12_n_5 ;
  wire \ap_CS_fsm[2]_i_14_n_5 ;
  wire \ap_CS_fsm[2]_i_15_n_5 ;
  wire \ap_CS_fsm[2]_i_16_n_5 ;
  wire \ap_CS_fsm[2]_i_17_n_5 ;
  wire \ap_CS_fsm[2]_i_18_n_5 ;
  wire \ap_CS_fsm[2]_i_19_n_5 ;
  wire \ap_CS_fsm[2]_i_20_n_5 ;
  wire \ap_CS_fsm[2]_i_21_n_5 ;
  wire \ap_CS_fsm[2]_i_23_n_5 ;
  wire \ap_CS_fsm[2]_i_24_n_5 ;
  wire \ap_CS_fsm[2]_i_25_n_5 ;
  wire \ap_CS_fsm[2]_i_26_n_5 ;
  wire \ap_CS_fsm[2]_i_27_n_5 ;
  wire \ap_CS_fsm[2]_i_28_n_5 ;
  wire \ap_CS_fsm[2]_i_29_n_5 ;
  wire \ap_CS_fsm[2]_i_30_n_5 ;
  wire \ap_CS_fsm[2]_i_31_n_5 ;
  wire \ap_CS_fsm[2]_i_32_n_5 ;
  wire \ap_CS_fsm[2]_i_33_n_5 ;
  wire \ap_CS_fsm[2]_i_34_n_5 ;
  wire \ap_CS_fsm[2]_i_35_n_5 ;
  wire \ap_CS_fsm[2]_i_36_n_5 ;
  wire \ap_CS_fsm[2]_i_37_n_5 ;
  wire \ap_CS_fsm[2]_i_38_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm[2]_i_7_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire \ap_CS_fsm[2]_i_9_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2]_i_13_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_8 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire empty_n_reg;
  wire [31:0]if_din;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_rows_c9_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [11:0]out;
  wire start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [0:0]start_once_reg_reg_0;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(imgInput_rows_c9_channel_full_n),
        .I1(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .I2(ap_done_reg),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(E));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(out[10]),
        .I4(out[11]),
        .I5(D[11]),
        .O(\ap_CS_fsm[2]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(out[8]),
        .I4(out[9]),
        .I5(D[9]),
        .O(\ap_CS_fsm[2]_i_26_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .I3(out[10]),
        .I4(D[11]),
        .I5(out[11]),
        .O(\ap_CS_fsm[2]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .I3(out[8]),
        .I4(D[9]),
        .I5(out[9]),
        .O(\ap_CS_fsm[2]_i_30_n_5 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(out[6]),
        .I4(out[7]),
        .I5(D[7]),
        .O(\ap_CS_fsm[2]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(out[4]),
        .I4(out[5]),
        .I5(D[5]),
        .O(\ap_CS_fsm[2]_i_32_n_5 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(out[2]),
        .I4(out[3]),
        .I5(D[3]),
        .O(\ap_CS_fsm[2]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(D[1]),
        .O(\ap_CS_fsm[2]_i_34_n_5 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(out[6]),
        .I4(D[7]),
        .I5(out[7]),
        .O(\ap_CS_fsm[2]_i_35_n_5 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(out[4]),
        .I4(D[5]),
        .I5(out[5]),
        .O(\ap_CS_fsm[2]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(out[2]),
        .I4(D[3]),
        .I5(out[3]),
        .O(\ap_CS_fsm[2]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(out[0]),
        .I4(D[1]),
        .I5(out[1]),
        .O(\ap_CS_fsm[2]_i_38_n_5 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_13 
       (.CI(\ap_CS_fsm_reg[2]_i_22_n_5 ),
        .CO({\ap_CS_fsm_reg[2]_i_13_n_5 ,\ap_CS_fsm_reg[2]_i_13_n_6 ,\ap_CS_fsm_reg[2]_i_13_n_7 ,\ap_CS_fsm_reg[2]_i_13_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_23_n_5 ,\ap_CS_fsm[2]_i_24_n_5 ,\ap_CS_fsm[2]_i_25_n_5 ,\ap_CS_fsm[2]_i_26_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_27_n_5 ,\ap_CS_fsm[2]_i_28_n_5 ,\ap_CS_fsm[2]_i_29_n_5 ,\ap_CS_fsm[2]_i_30_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_5 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_6 ,\ap_CS_fsm_reg[2]_i_2_n_7 ,\ap_CS_fsm_reg[2]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_5 ,\ap_CS_fsm[2]_i_6_n_5 ,\ap_CS_fsm[2]_i_7_n_5 ,\ap_CS_fsm[2]_i_8_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_5 ,\ap_CS_fsm[2]_i_10_n_5 ,\ap_CS_fsm[2]_i_11_n_5 ,\ap_CS_fsm[2]_i_12_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_22_n_5 ,\ap_CS_fsm_reg[2]_i_22_n_6 ,\ap_CS_fsm_reg[2]_i_22_n_7 ,\ap_CS_fsm_reg[2]_i_22_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_31_n_5 ,\ap_CS_fsm[2]_i_32_n_5 ,\ap_CS_fsm[2]_i_33_n_5 ,\ap_CS_fsm[2]_i_34_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_35_n_5 ,\ap_CS_fsm[2]_i_36_n_5 ,\ap_CS_fsm[2]_i_37_n_5 ,\ap_CS_fsm[2]_i_38_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_13_n_5 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_5 ,\ap_CS_fsm_reg[2]_i_4_n_6 ,\ap_CS_fsm_reg[2]_i_4_n_7 ,\ap_CS_fsm_reg[2]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_14_n_5 ,\ap_CS_fsm[2]_i_15_n_5 ,\ap_CS_fsm[2]_i_16_n_5 ,\ap_CS_fsm[2]_i_17_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_18_n_5 ,\ap_CS_fsm[2]_i_19_n_5 ,\ap_CS_fsm[2]_i_20_n_5 ,\ap_CS_fsm[2]_i_21_n_5 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg_reg_0),
        .I3(CO),
        .I4(start_once_reg_reg),
        .I5(E),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(CO),
        .I2(start_once_reg_reg),
        .I3(E),
        .I4(mOutPtr[0]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(E),
        .I2(start_once_reg_reg),
        .I3(CO),
        .I4(start_once_reg_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hFF800000FF80FF80)) 
    start_once_reg_i_1
       (.I0(imgInput_cols_c10_channel_empty_n),
        .I1(start_once_reg_reg),
        .I2(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .I3(start_once_reg),
        .I4(CO),
        .I5(start_once_reg_reg_0),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg_14
   (D,
    push,
    if_din,
    ap_clk,
    mOutPtr);
  output [11:0]D;
  input push;
  input [11:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [11:0]D;
  wire [11:0]\SRL_SIG_reg[0]_0 ;
  wire [11:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [11:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \imgwidth_reg_69[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d2_S_ShiftReg_15
   (S,
    \SRL_SIG_reg[0][14]_0 ,
    DI,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    E,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    \SRL_SIG_reg[0][11]_0 ,
    Q,
    D,
    icmp_ln60_fu_107_p2_carry,
    icmp_ln60_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln60_fu_107_p2_carry_0,
    icmp_ln60_fu_107_p2_carry_1,
    icmp_ln60_fu_107_p2_carry_2,
    icmp_ln60_fu_107_p2_carry_3,
    icmp_ln60_fu_107_p2_carry__0_0,
    icmp_ln60_fu_107_p2_carry__0_1,
    mOutPtr,
    imgInput_cols_c10_channel_full_n,
    ap_sync_reg_channel_write_imgInput_cols_c10_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[0][14]_0 ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [0:0]E;
  output [3:0]\SRL_SIG_reg[0][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_1 ;
  output [5:0]\SRL_SIG_reg[0][11]_0 ;
  output [5:0]Q;
  output [11:0]D;
  input icmp_ln60_fu_107_p2_carry;
  input [5:0]icmp_ln60_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln60_fu_107_p2_carry_0;
  input icmp_ln60_fu_107_p2_carry_1;
  input icmp_ln60_fu_107_p2_carry_2;
  input icmp_ln60_fu_107_p2_carry_3;
  input icmp_ln60_fu_107_p2_carry__0_0;
  input icmp_ln60_fu_107_p2_carry__0_1;
  input [1:0]mOutPtr;
  input imgInput_cols_c10_channel_full_n;
  input ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][22]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire icmp_ln60_fu_107_p2_carry;
  wire icmp_ln60_fu_107_p2_carry_0;
  wire icmp_ln60_fu_107_p2_carry_1;
  wire icmp_ln60_fu_107_p2_carry_2;
  wire icmp_ln60_fu_107_p2_carry_3;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0;
  wire icmp_ln60_fu_107_p2_carry__0_0;
  wire icmp_ln60_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire imgInput_cols_c10_channel_full_n;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_2__0 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][11]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][11]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(imgInput_cols_c10_channel_full_n),
        .I1(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .I2(ap_done_reg),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(E));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][11]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][11]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][11]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][11]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0][11]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0][11]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][14]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln60_fu_107_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(icmp_ln60_fu_107_p2_carry),
        .I3(icmp_ln60_fu_107_p2_carry__0[5]),
        .I4(ap_loop_init),
        .I5(icmp_ln60_fu_107_p2_carry__0_1),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln60_fu_107_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(icmp_ln60_fu_107_p2_carry),
        .I3(icmp_ln60_fu_107_p2_carry__0[4]),
        .I4(ap_loop_init),
        .I5(icmp_ln60_fu_107_p2_carry__0_0),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][22]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][22]_0 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][22]_0 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    icmp_ln60_fu_107_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln60_fu_107_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_1 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_1 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_1 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln60_fu_107_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_1 [0]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln60_fu_107_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(icmp_ln60_fu_107_p2_carry),
        .I3(icmp_ln60_fu_107_p2_carry__0[3]),
        .I4(ap_loop_init),
        .I5(icmp_ln60_fu_107_p2_carry_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln60_fu_107_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(icmp_ln60_fu_107_p2_carry),
        .I3(icmp_ln60_fu_107_p2_carry__0[2]),
        .I4(ap_loop_init),
        .I5(icmp_ln60_fu_107_p2_carry_2),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln60_fu_107_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(icmp_ln60_fu_107_p2_carry),
        .I3(icmp_ln60_fu_107_p2_carry__0[1]),
        .I4(ap_loop_init),
        .I5(icmp_ln60_fu_107_p2_carry_1),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln60_fu_107_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(icmp_ln60_fu_107_p2_carry),
        .I3(icmp_ln60_fu_107_p2_carry__0[0]),
        .I4(ap_loop_init),
        .I5(icmp_ln60_fu_107_p2_carry_0),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S
   (imgOutput_cols_channel_empty_n,
    imgOutput_cols_channel_full_n,
    D,
    out,
    DI,
    ap_clk_0,
    ap_clk_1,
    push,
    S,
    ap_clk_2,
    ap_clk_3,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_imgOutput_cols_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    mOutPtr17_out,
    mOutPtr0__0,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    in);
  output imgOutput_cols_channel_empty_n;
  output imgOutput_cols_channel_full_n;
  output [31:0]D;
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output push;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_imgOutput_cols_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input mOutPtr17_out;
  input mOutPtr0__0;
  input xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  input [31:0]in;

  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel;
  wire empty_n_i_1__6_n_5;
  wire full_n_i_1__6_n_5;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_cols_channel_full_n;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire [11:0]out;
  wire push;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S_ShiftReg_11 U_modefilter_accel_fifo_w32_d4_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_imgOutput_cols_channel(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .imgOutput_cols_channel_full_n(imgOutput_cols_channel_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .sel(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(imgOutput_cols_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(imgOutput_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0__0),
        .I5(imgOutput_cols_channel_full_n),
        .O(full_n_i_1__6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(imgOutput_cols_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I1(imgOutput_cols_channel_empty_n),
        .I2(push),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgOutput_cols_channel_empty_n),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(imgOutput_cols_channel_empty_n),
        .I4(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S_4
   (imgOutput_rows_channel_empty_n,
    imgOutput_rows_channel_full_n,
    D,
    out,
    \ap_CS_fsm[3]_i_11 ,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
    DI,
    push,
    S,
    ap_rst_n_inv,
    ap_clk,
    CO,
    Q,
    \mOutPtr_reg[0]_0 ,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    mOutPtr17_out,
    mOutPtr0__0,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    in);
  output imgOutput_rows_channel_empty_n;
  output imgOutput_rows_channel_full_n;
  output [11:0]D;
  output [11:0]out;
  output [0:0]\ap_CS_fsm[3]_i_11 ;
  output grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  output [1:0]DI;
  output push;
  output [1:0]S;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input mOutPtr17_out;
  input mOutPtr0__0;
  input xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  input [31:0]in;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]\ap_CS_fsm[3]_i_11 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire empty_n_i_1__5_n_5;
  wire full_n_i_1__5_n_5;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire imgOutput_rows_channel_empty_n;
  wire imgOutput_rows_channel_full_n;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [11:0]out;
  wire push;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S_ShiftReg U_modefilter_accel_fifo_w32_d4_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm[3]_i_11_0 (\ap_CS_fsm[3]_i_11 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .imgOutput_rows_channel_full_n(imgOutput_rows_channel_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .out(out),
        .sel(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(imgOutput_rows_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(imgOutput_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(mOutPtr0__0),
        .I5(imgOutput_rows_channel_full_n),
        .O(full_n_i_1__5_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(imgOutput_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I1(imgOutput_rows_channel_empty_n),
        .I2(push),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgOutput_rows_channel_empty_n),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(imgOutput_rows_channel_empty_n),
        .I4(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S_ShiftReg
   (D,
    out,
    \ap_CS_fsm[3]_i_11_0 ,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
    DI,
    sel,
    S,
    CO,
    Q,
    imgOutput_rows_channel_full_n,
    \mOutPtr_reg[0] ,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    mOutPtr,
    in,
    ap_clk);
  output [11:0]D;
  output [11:0]out;
  output [0:0]\ap_CS_fsm[3]_i_11_0 ;
  output grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  output [1:0]DI;
  output sel;
  output [1:0]S;
  input [0:0]CO;
  input [0:0]Q;
  input imgOutput_rows_channel_full_n;
  input \mOutPtr_reg[0] ;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input [2:0]mOutPtr;
  input [31:0]in;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]addr;
  wire \ap_CS_fsm[3]_i_10_n_5 ;
  wire [0:0]\ap_CS_fsm[3]_i_11_0 ;
  wire \ap_CS_fsm[3]_i_11_n_5 ;
  wire \ap_CS_fsm[3]_i_13_n_5 ;
  wire \ap_CS_fsm[3]_i_14_n_5 ;
  wire \ap_CS_fsm[3]_i_15_n_5 ;
  wire \ap_CS_fsm[3]_i_16_n_5 ;
  wire \ap_CS_fsm[3]_i_17_n_5 ;
  wire \ap_CS_fsm[3]_i_18_n_5 ;
  wire \ap_CS_fsm[3]_i_19_n_5 ;
  wire \ap_CS_fsm[3]_i_20_n_5 ;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire \ap_CS_fsm[3]_i_7_n_5 ;
  wire \ap_CS_fsm[3]_i_8_n_5 ;
  wire \ap_CS_fsm[3]_i_9_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_8 ;
  wire ap_clk;
  wire ap_done_reg;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [31:12]imgOutput_rows_channel_dout;
  wire imgOutput_rows_channel_full_n;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire [11:0]out;
  wire sel;
  wire \sub13_reg_169[11]_i_2_n_5 ;
  wire \sub13_reg_169[11]_i_3_n_5 ;
  wire \sub13_reg_169[11]_i_4_n_5 ;
  wire \sub13_reg_169[4]_i_2_n_5 ;
  wire \sub13_reg_169[4]_i_3_n_5 ;
  wire \sub13_reg_169[4]_i_4_n_5 ;
  wire \sub13_reg_169[4]_i_5_n_5 ;
  wire \sub13_reg_169[8]_i_2_n_5 ;
  wire \sub13_reg_169[8]_i_3_n_5 ;
  wire \sub13_reg_169[8]_i_4_n_5 ;
  wire \sub13_reg_169[8]_i_5_n_5 ;
  wire \sub13_reg_169_reg[11]_i_1_n_7 ;
  wire \sub13_reg_169_reg[11]_i_1_n_8 ;
  wire \sub13_reg_169_reg[4]_i_1_n_5 ;
  wire \sub13_reg_169_reg[4]_i_1_n_6 ;
  wire \sub13_reg_169_reg[4]_i_1_n_7 ;
  wire \sub13_reg_169_reg[4]_i_1_n_8 ;
  wire \sub13_reg_169_reg[8]_i_1_n_5 ;
  wire \sub13_reg_169_reg[8]_i_1_n_6 ;
  wire \sub13_reg_169_reg[8]_i_1_n_7 ;
  wire \sub13_reg_169_reg[8]_i_1_n_8 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(imgOutput_rows_channel_full_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(ap_done_reg),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(imgOutput_rows_channel_dout[12]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(imgOutput_rows_channel_dout[13]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(imgOutput_rows_channel_dout[14]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(imgOutput_rows_channel_dout[15]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(imgOutput_rows_channel_dout[16]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(imgOutput_rows_channel_dout[17]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(imgOutput_rows_channel_dout[18]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(imgOutput_rows_channel_dout[19]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(imgOutput_rows_channel_dout[20]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(imgOutput_rows_channel_dout[21]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(imgOutput_rows_channel_dout[22]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(imgOutput_rows_channel_dout[23]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(imgOutput_rows_channel_dout[24]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(imgOutput_rows_channel_dout[25]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(imgOutput_rows_channel_dout[26]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(imgOutput_rows_channel_dout[27]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(imgOutput_rows_channel_dout[28]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(imgOutput_rows_channel_dout[29]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(imgOutput_rows_channel_dout[30]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(imgOutput_rows_channel_dout[31]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(imgOutput_rows_channel_dout[26]),
        .I1(imgOutput_rows_channel_dout[27]),
        .O(\ap_CS_fsm[3]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(imgOutput_rows_channel_dout[24]),
        .I1(imgOutput_rows_channel_dout[25]),
        .O(\ap_CS_fsm[3]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(imgOutput_rows_channel_dout[23]),
        .I1(imgOutput_rows_channel_dout[22]),
        .O(\ap_CS_fsm[3]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(imgOutput_rows_channel_dout[21]),
        .I1(imgOutput_rows_channel_dout[20]),
        .O(\ap_CS_fsm[3]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(imgOutput_rows_channel_dout[19]),
        .I1(imgOutput_rows_channel_dout[18]),
        .O(\ap_CS_fsm[3]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(imgOutput_rows_channel_dout[17]),
        .I1(imgOutput_rows_channel_dout[16]),
        .O(\ap_CS_fsm[3]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(imgOutput_rows_channel_dout[22]),
        .I1(imgOutput_rows_channel_dout[23]),
        .O(\ap_CS_fsm[3]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(imgOutput_rows_channel_dout[20]),
        .I1(imgOutput_rows_channel_dout[21]),
        .O(\ap_CS_fsm[3]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(imgOutput_rows_channel_dout[18]),
        .I1(imgOutput_rows_channel_dout[19]),
        .O(\ap_CS_fsm[3]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(imgOutput_rows_channel_dout[16]),
        .I1(imgOutput_rows_channel_dout[17]),
        .O(\ap_CS_fsm[3]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_22 
       (.I0(imgOutput_rows_channel_dout[15]),
        .I1(imgOutput_rows_channel_dout[14]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(imgOutput_rows_channel_dout[13]),
        .I1(imgOutput_rows_channel_dout[12]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(imgOutput_rows_channel_dout[14]),
        .I1(imgOutput_rows_channel_dout[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(imgOutput_rows_channel_dout[12]),
        .I1(imgOutput_rows_channel_dout[13]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(imgOutput_rows_channel_dout[30]),
        .I1(imgOutput_rows_channel_dout[31]),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(imgOutput_rows_channel_dout[29]),
        .I1(imgOutput_rows_channel_dout[28]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(imgOutput_rows_channel_dout[27]),
        .I1(imgOutput_rows_channel_dout[26]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(imgOutput_rows_channel_dout[25]),
        .I1(imgOutput_rows_channel_dout[24]),
        .O(\ap_CS_fsm[3]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(imgOutput_rows_channel_dout[31]),
        .I1(imgOutput_rows_channel_dout[30]),
        .O(\ap_CS_fsm[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(imgOutput_rows_channel_dout[28]),
        .I1(imgOutput_rows_channel_dout[29]),
        .O(\ap_CS_fsm[3]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_5 ),
        .CO({\ap_CS_fsm[3]_i_11_0 ,\ap_CS_fsm_reg[3]_i_2_n_6 ,\ap_CS_fsm_reg[3]_i_2_n_7 ,\ap_CS_fsm_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_4_n_5 ,\ap_CS_fsm[3]_i_5_n_5 ,\ap_CS_fsm[3]_i_6_n_5 ,\ap_CS_fsm[3]_i_7_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8_n_5 ,\ap_CS_fsm[3]_i_9_n_5 ,\ap_CS_fsm[3]_i_10_n_5 ,\ap_CS_fsm[3]_i_11_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(CO),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_5 ,\ap_CS_fsm_reg[3]_i_3_n_6 ,\ap_CS_fsm_reg[3]_i_3_n_7 ,\ap_CS_fsm_reg[3]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_13_n_5 ,\ap_CS_fsm[3]_i_14_n_5 ,\ap_CS_fsm[3]_i_15_n_5 ,\ap_CS_fsm[3]_i_16_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_17_n_5 ,\ap_CS_fsm[3]_i_18_n_5 ,\ap_CS_fsm[3]_i_19_n_5 ,\ap_CS_fsm[3]_i_20_n_5 }));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_11_0 ),
        .I1(Q),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_2 
       (.I0(out[11]),
        .O(\sub13_reg_169[11]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_3 
       (.I0(out[10]),
        .O(\sub13_reg_169[11]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_4 
       (.I0(out[9]),
        .O(\sub13_reg_169[11]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_2 
       (.I0(out[4]),
        .O(\sub13_reg_169[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_3 
       (.I0(out[3]),
        .O(\sub13_reg_169[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_4 
       (.I0(out[2]),
        .O(\sub13_reg_169[4]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_5 
       (.I0(out[1]),
        .O(\sub13_reg_169[4]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_2 
       (.I0(out[8]),
        .O(\sub13_reg_169[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_3 
       (.I0(out[7]),
        .O(\sub13_reg_169[8]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_4 
       (.I0(out[6]),
        .O(\sub13_reg_169[8]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_5 
       (.I0(out[5]),
        .O(\sub13_reg_169[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[11]_i_1 
       (.CI(\sub13_reg_169_reg[8]_i_1_n_5 ),
        .CO({\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED [3:2],\sub13_reg_169_reg[11]_i_1_n_7 ,\sub13_reg_169_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[10:9]}),
        .O({\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,\sub13_reg_169[11]_i_2_n_5 ,\sub13_reg_169[11]_i_3_n_5 ,\sub13_reg_169[11]_i_4_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub13_reg_169_reg[4]_i_1_n_5 ,\sub13_reg_169_reg[4]_i_1_n_6 ,\sub13_reg_169_reg[4]_i_1_n_7 ,\sub13_reg_169_reg[4]_i_1_n_8 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub13_reg_169[4]_i_2_n_5 ,\sub13_reg_169[4]_i_3_n_5 ,\sub13_reg_169[4]_i_4_n_5 ,\sub13_reg_169[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[8]_i_1 
       (.CI(\sub13_reg_169_reg[4]_i_1_n_5 ),
        .CO({\sub13_reg_169_reg[8]_i_1_n_5 ,\sub13_reg_169_reg[8]_i_1_n_6 ,\sub13_reg_169_reg[8]_i_1_n_7 ,\sub13_reg_169_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub13_reg_169[8]_i_2_n_5 ,\sub13_reg_169[8]_i_3_n_5 ,\sub13_reg_169[8]_i_4_n_5 ,\sub13_reg_169[8]_i_5_n_5 }));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_fifo_w32_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_fifo_w32_d4_S_ShiftReg_11
   (D,
    out,
    DI,
    ap_clk_0,
    ap_clk_1,
    sel,
    S,
    ap_clk_2,
    ap_clk_3,
    imgOutput_cols_channel_full_n,
    ap_sync_reg_channel_write_imgOutput_cols_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    mOutPtr,
    in,
    ap_clk);
  output [31:0]D;
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output sel;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input imgOutput_cols_channel_full_n;
  input ap_sync_reg_channel_write_imgOutput_cols_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input [2:0]mOutPtr;
  input [31:0]in;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire [1:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel;
  wire [31:12]imgOutput_cols_channel_dout;
  wire imgOutput_cols_channel_full_n;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire sel;
  wire \sub_reg_164[12]_i_2_n_5 ;
  wire \sub_reg_164[12]_i_3_n_5 ;
  wire \sub_reg_164[12]_i_4_n_5 ;
  wire \sub_reg_164[12]_i_5_n_5 ;
  wire \sub_reg_164[16]_i_2_n_5 ;
  wire \sub_reg_164[16]_i_3_n_5 ;
  wire \sub_reg_164[16]_i_4_n_5 ;
  wire \sub_reg_164[16]_i_5_n_5 ;
  wire \sub_reg_164[20]_i_2_n_5 ;
  wire \sub_reg_164[20]_i_3_n_5 ;
  wire \sub_reg_164[20]_i_4_n_5 ;
  wire \sub_reg_164[20]_i_5_n_5 ;
  wire \sub_reg_164[24]_i_2_n_5 ;
  wire \sub_reg_164[24]_i_3_n_5 ;
  wire \sub_reg_164[24]_i_4_n_5 ;
  wire \sub_reg_164[24]_i_5_n_5 ;
  wire \sub_reg_164[28]_i_2_n_5 ;
  wire \sub_reg_164[28]_i_3_n_5 ;
  wire \sub_reg_164[28]_i_4_n_5 ;
  wire \sub_reg_164[28]_i_5_n_5 ;
  wire \sub_reg_164[31]_i_3_n_5 ;
  wire \sub_reg_164[31]_i_4_n_5 ;
  wire \sub_reg_164[31]_i_5_n_5 ;
  wire \sub_reg_164[4]_i_2_n_5 ;
  wire \sub_reg_164[4]_i_3_n_5 ;
  wire \sub_reg_164[4]_i_4_n_5 ;
  wire \sub_reg_164[4]_i_5_n_5 ;
  wire \sub_reg_164[8]_i_2_n_5 ;
  wire \sub_reg_164[8]_i_3_n_5 ;
  wire \sub_reg_164[8]_i_4_n_5 ;
  wire \sub_reg_164[8]_i_5_n_5 ;
  wire \sub_reg_164_reg[12]_i_1_n_5 ;
  wire \sub_reg_164_reg[12]_i_1_n_6 ;
  wire \sub_reg_164_reg[12]_i_1_n_7 ;
  wire \sub_reg_164_reg[12]_i_1_n_8 ;
  wire \sub_reg_164_reg[16]_i_1_n_5 ;
  wire \sub_reg_164_reg[16]_i_1_n_6 ;
  wire \sub_reg_164_reg[16]_i_1_n_7 ;
  wire \sub_reg_164_reg[16]_i_1_n_8 ;
  wire \sub_reg_164_reg[20]_i_1_n_5 ;
  wire \sub_reg_164_reg[20]_i_1_n_6 ;
  wire \sub_reg_164_reg[20]_i_1_n_7 ;
  wire \sub_reg_164_reg[20]_i_1_n_8 ;
  wire \sub_reg_164_reg[24]_i_1_n_5 ;
  wire \sub_reg_164_reg[24]_i_1_n_6 ;
  wire \sub_reg_164_reg[24]_i_1_n_7 ;
  wire \sub_reg_164_reg[24]_i_1_n_8 ;
  wire \sub_reg_164_reg[28]_i_1_n_5 ;
  wire \sub_reg_164_reg[28]_i_1_n_6 ;
  wire \sub_reg_164_reg[28]_i_1_n_7 ;
  wire \sub_reg_164_reg[28]_i_1_n_8 ;
  wire \sub_reg_164_reg[31]_i_2_n_7 ;
  wire \sub_reg_164_reg[31]_i_2_n_8 ;
  wire \sub_reg_164_reg[4]_i_1_n_5 ;
  wire \sub_reg_164_reg[4]_i_1_n_6 ;
  wire \sub_reg_164_reg[4]_i_1_n_7 ;
  wire \sub_reg_164_reg[4]_i_1_n_8 ;
  wire \sub_reg_164_reg[8]_i_1_n_5 ;
  wire \sub_reg_164_reg[8]_i_1_n_6 ;
  wire \sub_reg_164_reg[8]_i_1_n_7 ;
  wire \sub_reg_164_reg[8]_i_1_n_8 ;
  wire [3:2]\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(imgOutput_cols_channel_full_n),
        .I1(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .I2(ap_done_reg),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(imgOutput_cols_channel_dout[12]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(imgOutput_cols_channel_dout[13]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(imgOutput_cols_channel_dout[14]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(imgOutput_cols_channel_dout[15]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(imgOutput_cols_channel_dout[16]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(imgOutput_cols_channel_dout[17]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(imgOutput_cols_channel_dout[18]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(imgOutput_cols_channel_dout[19]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(imgOutput_cols_channel_dout[20]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(imgOutput_cols_channel_dout[21]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(imgOutput_cols_channel_dout[22]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(imgOutput_cols_channel_dout[23]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(imgOutput_cols_channel_dout[24]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(imgOutput_cols_channel_dout[25]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(imgOutput_cols_channel_dout[26]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(imgOutput_cols_channel_dout[27]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(imgOutput_cols_channel_dout[28]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(imgOutput_cols_channel_dout[29]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(imgOutput_cols_channel_dout[30]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(imgOutput_cols_channel_dout[31]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__0_i_1
       (.I0(imgOutput_cols_channel_dout[14]),
        .I1(imgOutput_cols_channel_dout[15]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__0_i_2
       (.I0(imgOutput_cols_channel_dout[12]),
        .I1(imgOutput_cols_channel_dout[13]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__0_i_5
       (.I0(imgOutput_cols_channel_dout[15]),
        .I1(imgOutput_cols_channel_dout[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__0_i_6
       (.I0(imgOutput_cols_channel_dout[13]),
        .I1(imgOutput_cols_channel_dout[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__1_i_1
       (.I0(imgOutput_cols_channel_dout[22]),
        .I1(imgOutput_cols_channel_dout[23]),
        .O(ap_clk_0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__1_i_2
       (.I0(imgOutput_cols_channel_dout[20]),
        .I1(imgOutput_cols_channel_dout[21]),
        .O(ap_clk_0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__1_i_3
       (.I0(imgOutput_cols_channel_dout[18]),
        .I1(imgOutput_cols_channel_dout[19]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__1_i_4
       (.I0(imgOutput_cols_channel_dout[16]),
        .I1(imgOutput_cols_channel_dout[17]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__1_i_5
       (.I0(imgOutput_cols_channel_dout[23]),
        .I1(imgOutput_cols_channel_dout[22]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__1_i_6
       (.I0(imgOutput_cols_channel_dout[21]),
        .I1(imgOutput_cols_channel_dout[20]),
        .O(ap_clk_2[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__1_i_7
       (.I0(imgOutput_cols_channel_dout[19]),
        .I1(imgOutput_cols_channel_dout[18]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__1_i_8
       (.I0(imgOutput_cols_channel_dout[17]),
        .I1(imgOutput_cols_channel_dout[16]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln85_fu_151_p2_carry__2_i_1
       (.I0(imgOutput_cols_channel_dout[30]),
        .I1(imgOutput_cols_channel_dout[31]),
        .O(ap_clk_1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__2_i_2
       (.I0(imgOutput_cols_channel_dout[28]),
        .I1(imgOutput_cols_channel_dout[29]),
        .O(ap_clk_1[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__2_i_3
       (.I0(imgOutput_cols_channel_dout[26]),
        .I1(imgOutput_cols_channel_dout[27]),
        .O(ap_clk_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln85_fu_151_p2_carry__2_i_4
       (.I0(imgOutput_cols_channel_dout[24]),
        .I1(imgOutput_cols_channel_dout[25]),
        .O(ap_clk_1[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__2_i_5
       (.I0(imgOutput_cols_channel_dout[30]),
        .I1(imgOutput_cols_channel_dout[31]),
        .O(ap_clk_3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__2_i_6
       (.I0(imgOutput_cols_channel_dout[29]),
        .I1(imgOutput_cols_channel_dout[28]),
        .O(ap_clk_3[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__2_i_7
       (.I0(imgOutput_cols_channel_dout[27]),
        .I1(imgOutput_cols_channel_dout[26]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln85_fu_151_p2_carry__2_i_8
       (.I0(imgOutput_cols_channel_dout[25]),
        .I1(imgOutput_cols_channel_dout[24]),
        .O(ap_clk_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_2 
       (.I0(imgOutput_cols_channel_dout[12]),
        .O(\sub_reg_164[12]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_3 
       (.I0(out[11]),
        .O(\sub_reg_164[12]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_4 
       (.I0(out[10]),
        .O(\sub_reg_164[12]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_5 
       (.I0(out[9]),
        .O(\sub_reg_164[12]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_2 
       (.I0(imgOutput_cols_channel_dout[16]),
        .O(\sub_reg_164[16]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_3 
       (.I0(imgOutput_cols_channel_dout[15]),
        .O(\sub_reg_164[16]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_4 
       (.I0(imgOutput_cols_channel_dout[14]),
        .O(\sub_reg_164[16]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_5 
       (.I0(imgOutput_cols_channel_dout[13]),
        .O(\sub_reg_164[16]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_2 
       (.I0(imgOutput_cols_channel_dout[20]),
        .O(\sub_reg_164[20]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_3 
       (.I0(imgOutput_cols_channel_dout[19]),
        .O(\sub_reg_164[20]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_4 
       (.I0(imgOutput_cols_channel_dout[18]),
        .O(\sub_reg_164[20]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_5 
       (.I0(imgOutput_cols_channel_dout[17]),
        .O(\sub_reg_164[20]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_2 
       (.I0(imgOutput_cols_channel_dout[24]),
        .O(\sub_reg_164[24]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_3 
       (.I0(imgOutput_cols_channel_dout[23]),
        .O(\sub_reg_164[24]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_4 
       (.I0(imgOutput_cols_channel_dout[22]),
        .O(\sub_reg_164[24]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_5 
       (.I0(imgOutput_cols_channel_dout[21]),
        .O(\sub_reg_164[24]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_2 
       (.I0(imgOutput_cols_channel_dout[28]),
        .O(\sub_reg_164[28]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_3 
       (.I0(imgOutput_cols_channel_dout[27]),
        .O(\sub_reg_164[28]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_4 
       (.I0(imgOutput_cols_channel_dout[26]),
        .O(\sub_reg_164[28]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_5 
       (.I0(imgOutput_cols_channel_dout[25]),
        .O(\sub_reg_164[28]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_3 
       (.I0(imgOutput_cols_channel_dout[31]),
        .O(\sub_reg_164[31]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_4 
       (.I0(imgOutput_cols_channel_dout[30]),
        .O(\sub_reg_164[31]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_5 
       (.I0(imgOutput_cols_channel_dout[29]),
        .O(\sub_reg_164[31]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_2 
       (.I0(out[4]),
        .O(\sub_reg_164[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_3 
       (.I0(out[3]),
        .O(\sub_reg_164[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_4 
       (.I0(out[2]),
        .O(\sub_reg_164[4]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_5 
       (.I0(out[1]),
        .O(\sub_reg_164[4]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_2 
       (.I0(out[8]),
        .O(\sub_reg_164[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_3 
       (.I0(out[7]),
        .O(\sub_reg_164[8]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_4 
       (.I0(out[6]),
        .O(\sub_reg_164[8]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_5 
       (.I0(out[5]),
        .O(\sub_reg_164[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[12]_i_1 
       (.CI(\sub_reg_164_reg[8]_i_1_n_5 ),
        .CO({\sub_reg_164_reg[12]_i_1_n_5 ,\sub_reg_164_reg[12]_i_1_n_6 ,\sub_reg_164_reg[12]_i_1_n_7 ,\sub_reg_164_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({imgOutput_cols_channel_dout[12],out[11:9]}),
        .O(D[12:9]),
        .S({\sub_reg_164[12]_i_2_n_5 ,\sub_reg_164[12]_i_3_n_5 ,\sub_reg_164[12]_i_4_n_5 ,\sub_reg_164[12]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[16]_i_1 
       (.CI(\sub_reg_164_reg[12]_i_1_n_5 ),
        .CO({\sub_reg_164_reg[16]_i_1_n_5 ,\sub_reg_164_reg[16]_i_1_n_6 ,\sub_reg_164_reg[16]_i_1_n_7 ,\sub_reg_164_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[16:13]),
        .O(D[16:13]),
        .S({\sub_reg_164[16]_i_2_n_5 ,\sub_reg_164[16]_i_3_n_5 ,\sub_reg_164[16]_i_4_n_5 ,\sub_reg_164[16]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[20]_i_1 
       (.CI(\sub_reg_164_reg[16]_i_1_n_5 ),
        .CO({\sub_reg_164_reg[20]_i_1_n_5 ,\sub_reg_164_reg[20]_i_1_n_6 ,\sub_reg_164_reg[20]_i_1_n_7 ,\sub_reg_164_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[20:17]),
        .O(D[20:17]),
        .S({\sub_reg_164[20]_i_2_n_5 ,\sub_reg_164[20]_i_3_n_5 ,\sub_reg_164[20]_i_4_n_5 ,\sub_reg_164[20]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[24]_i_1 
       (.CI(\sub_reg_164_reg[20]_i_1_n_5 ),
        .CO({\sub_reg_164_reg[24]_i_1_n_5 ,\sub_reg_164_reg[24]_i_1_n_6 ,\sub_reg_164_reg[24]_i_1_n_7 ,\sub_reg_164_reg[24]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[24:21]),
        .O(D[24:21]),
        .S({\sub_reg_164[24]_i_2_n_5 ,\sub_reg_164[24]_i_3_n_5 ,\sub_reg_164[24]_i_4_n_5 ,\sub_reg_164[24]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[28]_i_1 
       (.CI(\sub_reg_164_reg[24]_i_1_n_5 ),
        .CO({\sub_reg_164_reg[28]_i_1_n_5 ,\sub_reg_164_reg[28]_i_1_n_6 ,\sub_reg_164_reg[28]_i_1_n_7 ,\sub_reg_164_reg[28]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[28:25]),
        .O(D[28:25]),
        .S({\sub_reg_164[28]_i_2_n_5 ,\sub_reg_164[28]_i_3_n_5 ,\sub_reg_164[28]_i_4_n_5 ,\sub_reg_164[28]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[31]_i_2 
       (.CI(\sub_reg_164_reg[28]_i_1_n_5 ),
        .CO({\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED [3:2],\sub_reg_164_reg[31]_i_2_n_7 ,\sub_reg_164_reg[31]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,imgOutput_cols_channel_dout[30:29]}),
        .O({\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,\sub_reg_164[31]_i_3_n_5 ,\sub_reg_164[31]_i_4_n_5 ,\sub_reg_164[31]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_164_reg[4]_i_1_n_5 ,\sub_reg_164_reg[4]_i_1_n_6 ,\sub_reg_164_reg[4]_i_1_n_7 ,\sub_reg_164_reg[4]_i_1_n_8 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub_reg_164[4]_i_2_n_5 ,\sub_reg_164[4]_i_3_n_5 ,\sub_reg_164[4]_i_4_n_5 ,\sub_reg_164[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[8]_i_1 
       (.CI(\sub_reg_164_reg[4]_i_1_n_5 ),
        .CO({\sub_reg_164_reg[8]_i_1_n_5 ,\sub_reg_164_reg[8]_i_1_n_6 ,\sub_reg_164_reg[8]_i_1_n_7 ,\sub_reg_164_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub_reg_164[8]_i_2_n_5 ,\sub_reg_164[8]_i_3_n_5 ,\sub_reg_164[8]_i_4_n_5 ,\sub_reg_164[8]_i_5_n_5 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    D,
    \ap_CS_fsm_reg[0] ,
    DI,
    S,
    \j_fu_74_reg[10] ,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \sub_reg_164_reg[10] ,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_1,
    Q,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[1] ,
    CO,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    \j_fu_74_reg[11] ,
    out,
    icmp_ln90_fu_163_p2_carry,
    icmp_ln90_fu_163_p2_carry_0,
    icmp_ln90_fu_163_p2_carry_1,
    icmp_ln90_fu_163_p2_carry_2,
    icmp_ln90_fu_163_p2_carry_3);
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output [11:0]D;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [3:0]DI;
  output [3:0]S;
  output [1:0]\j_fu_74_reg[10] ;
  output [1:0]grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output [3:0]\sub_reg_164_reg[10] ;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_loop_init_int_reg_1;
  input [1:0]Q;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [11:0]\j_fu_74_reg[11] ;
  input [11:0]out;
  input [11:0]icmp_ln90_fu_163_p2_carry;
  input icmp_ln90_fu_163_p2_carry_0;
  input icmp_ln90_fu_163_p2_carry_1;
  input icmp_ln90_fu_163_p2_carry_2;
  input icmp_ln90_fu_163_p2_carry_3;

  wire [0:0]CO;
  wire [11:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_2__2_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [1:0]grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [11:0]icmp_ln90_fu_163_p2_carry;
  wire icmp_ln90_fu_163_p2_carry_0;
  wire icmp_ln90_fu_163_p2_carry_1;
  wire icmp_ln90_fu_163_p2_carry_2;
  wire icmp_ln90_fu_163_p2_carry_3;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [1:0]\j_fu_74_reg[10] ;
  wire [11:0]\j_fu_74_reg[11] ;
  wire \j_fu_74_reg[11]_i_3_n_7 ;
  wire \j_fu_74_reg[11]_i_3_n_8 ;
  wire \j_fu_74_reg[4]_i_1_n_5 ;
  wire \j_fu_74_reg[4]_i_1_n_6 ;
  wire \j_fu_74_reg[4]_i_1_n_7 ;
  wire \j_fu_74_reg[4]_i_1_n_8 ;
  wire \j_fu_74_reg[8]_i_1_n_5 ;
  wire \j_fu_74_reg[8]_i_1_n_6 ;
  wire \j_fu_74_reg[8]_i_1_n_7 ;
  wire \j_fu_74_reg[8]_i_1_n_8 ;
  wire [11:0]out;
  wire [11:0]p_0_in;
  wire [3:0]\sub_reg_164_reg[10] ;
  wire [3:2]\NLW_j_fu_74_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_74_reg[11]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[0]),
        .I1(imgOutput_rows_channel_empty_n),
        .I2(imgOutput_cols_channel_empty_n),
        .I3(\ap_CS_fsm[1]_i_2__2_n_5 ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0DFF08000D000800)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(CO),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(Q[1]),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[1]_i_2__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_reg_1),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln85_fu_151_p2_carry__0_i_3
       (.I0(\j_fu_74_reg[11] [10]),
        .I1(out[10]),
        .I2(\j_fu_74_reg[11] [11]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[11]),
        .O(\j_fu_74_reg[10] [1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln85_fu_151_p2_carry__0_i_4
       (.I0(\j_fu_74_reg[11] [8]),
        .I1(out[8]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[9]),
        .I5(\j_fu_74_reg[11] [9]),
        .O(\j_fu_74_reg[10] [0]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln85_fu_151_p2_carry__0_i_7
       (.I0(out[10]),
        .I1(out[11]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_74_reg[11] [10]),
        .I5(\j_fu_74_reg[11] [11]),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln85_fu_151_p2_carry__0_i_8
       (.I0(out[8]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[9]),
        .I4(\j_fu_74_reg[11] [9]),
        .I5(\j_fu_74_reg[11] [8]),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln85_fu_151_p2_carry_i_1
       (.I0(\j_fu_74_reg[11] [6]),
        .I1(out[6]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[7]),
        .I5(\j_fu_74_reg[11] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln85_fu_151_p2_carry_i_2
       (.I0(\j_fu_74_reg[11] [4]),
        .I1(out[4]),
        .I2(\j_fu_74_reg[11] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln85_fu_151_p2_carry_i_3
       (.I0(\j_fu_74_reg[11] [2]),
        .I1(out[2]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[3]),
        .I5(\j_fu_74_reg[11] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln85_fu_151_p2_carry_i_4
       (.I0(\j_fu_74_reg[11] [0]),
        .I1(out[0]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[1]),
        .I5(\j_fu_74_reg[11] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln85_fu_151_p2_carry_i_5
       (.I0(out[6]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[7]),
        .I4(\j_fu_74_reg[11] [7]),
        .I5(\j_fu_74_reg[11] [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln85_fu_151_p2_carry_i_6
       (.I0(out[4]),
        .I1(out[5]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_74_reg[11] [4]),
        .I5(\j_fu_74_reg[11] [5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln85_fu_151_p2_carry_i_7
       (.I0(out[2]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[3]),
        .I4(\j_fu_74_reg[11] [3]),
        .I5(\j_fu_74_reg[11] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln85_fu_151_p2_carry_i_8
       (.I0(out[0]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[1]),
        .I4(\j_fu_74_reg[11] [1]),
        .I5(\j_fu_74_reg[11] [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln90_fu_163_p2_carry_i_1
       (.I0(icmp_ln90_fu_163_p2_carry[10]),
        .I1(icmp_ln90_fu_163_p2_carry[9]),
        .I2(icmp_ln90_fu_163_p2_carry[11]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln90_fu_163_p2_carry_3),
        .O(\sub_reg_164_reg[10] [3]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln90_fu_163_p2_carry_i_2
       (.I0(icmp_ln90_fu_163_p2_carry[7]),
        .I1(icmp_ln90_fu_163_p2_carry[6]),
        .I2(icmp_ln90_fu_163_p2_carry[8]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln90_fu_163_p2_carry_2),
        .O(\sub_reg_164_reg[10] [2]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln90_fu_163_p2_carry_i_3
       (.I0(icmp_ln90_fu_163_p2_carry[4]),
        .I1(icmp_ln90_fu_163_p2_carry[3]),
        .I2(icmp_ln90_fu_163_p2_carry[5]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln90_fu_163_p2_carry_1),
        .O(\sub_reg_164_reg[10] [1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln90_fu_163_p2_carry_i_4
       (.I0(icmp_ln90_fu_163_p2_carry[1]),
        .I1(icmp_ln90_fu_163_p2_carry[0]),
        .I2(icmp_ln90_fu_163_p2_carry[2]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln90_fu_163_p2_carry_0),
        .O(\sub_reg_164_reg[10] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_74[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_fu_74_reg[11] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[11]_i_5 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [11]),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[11]_i_6 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[11]_i_7 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_2 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_3 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_4 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_5 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [2]),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_6 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_2 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_3 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_4 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_5 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [5]),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_74_reg[11]_i_3 
       (.CI(\j_fu_74_reg[8]_i_1_n_5 ),
        .CO({\NLW_j_fu_74_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_74_reg[11]_i_3_n_7 ,\j_fu_74_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_74_reg[11]_i_3_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_74_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_74_reg[4]_i_1_n_5 ,\j_fu_74_reg[4]_i_1_n_6 ,\j_fu_74_reg[4]_i_1_n_7 ,\j_fu_74_reg[4]_i_1_n_8 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_74_reg[8]_i_1 
       (.CI(\j_fu_74_reg[4]_i_1_n_5 ),
        .CO({\j_fu_74_reg[8]_i_1_n_5 ,\j_fu_74_reg[8]_i_1_n_6 ,\j_fu_74_reg[8]_i_1_n_7 ,\j_fu_74_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_10
   (SR,
    ap_block_pp0_stage0_11001__0,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg,
    E,
    D,
    ap_NS_fsm1__0,
    \icmp_ln178_reg_641_pp0_iter10_reg_reg[0] ,
    S,
    \col_4_fu_94_reg[12] ,
    \add_ln446_reg_503_reg[10] ,
    DI,
    \imgwidth_reg_69_reg[6] ,
    ap_loop_init_int_reg_0,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready,
    \col_4_fu_94_reg[12]_0 ,
    \ap_CS_fsm_reg[7] ,
    \icmp_ln185_reg_645_reg[0] ,
    \cmp_i_i321_i_reg_531_reg[0] ,
    \add_ln446_reg_503_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg,
    CO,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter10_reg,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp0_iter11,
    imgOutput_data_full_n,
    p_16_in,
    ap_enable_reg_pp0_iter1,
    imgInput_data_empty_n,
    icmp_ln178_reg_641_pp0_iter10_reg,
    icmp_ln333_reg_671_pp0_iter10_reg,
    Q,
    \icmp_ln178_reg_641_reg[0] ,
    icmp_ln185_fu_349_p2_carry__0,
    \icmp_ln185_reg_645_reg[0]_0 ,
    icmp_ln185_reg_645,
    cmp_i_i321_i_reg_531,
    and_ln185_reg_652);
  output [0:0]SR;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg;
  output [0:0]E;
  output [0:0]D;
  output ap_NS_fsm1__0;
  output \icmp_ln178_reg_641_pp0_iter10_reg_reg[0] ;
  output [2:0]S;
  output [12:0]\col_4_fu_94_reg[12] ;
  output [3:0]\add_ln446_reg_503_reg[10] ;
  output [1:0]DI;
  output [3:0]\imgwidth_reg_69_reg[6] ;
  output [3:0]ap_loop_init_int_reg_0;
  output grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready;
  output [12:0]\col_4_fu_94_reg[12]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \icmp_ln185_reg_645_reg[0] ;
  output \cmp_i_i321_i_reg_531_reg[0] ;
  output [0:0]\add_ln446_reg_503_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg;
  input [0:0]CO;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input [1:0]\ap_CS_fsm_reg[8] ;
  input ap_enable_reg_pp0_iter11;
  input imgOutput_data_full_n;
  input p_16_in;
  input ap_enable_reg_pp0_iter1;
  input imgInput_data_empty_n;
  input icmp_ln178_reg_641_pp0_iter10_reg;
  input icmp_ln333_reg_671_pp0_iter10_reg;
  input [12:0]Q;
  input [12:0]\icmp_ln178_reg_641_reg[0] ;
  input [11:0]icmp_ln185_fu_349_p2_carry__0;
  input [0:0]\icmp_ln185_reg_645_reg[0]_0 ;
  input icmp_ln185_reg_645;
  input cmp_i_i321_i_reg_531;
  input and_ln185_reg_652;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [12:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [3:0]\add_ln446_reg_503_reg[10] ;
  wire [0:0]\add_ln446_reg_503_reg[12] ;
  wire and_ln185_reg_652;
  wire \ap_CS_fsm_reg[7] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm1__0;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire [3:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp_i_i321_i_reg_531;
  wire \cmp_i_i321_i_reg_531_reg[0] ;
  wire \col_4_fu_94[12]_i_4_n_5 ;
  wire \col_4_fu_94[12]_i_5_n_5 ;
  wire \col_4_fu_94[12]_i_6_n_5 ;
  wire \col_4_fu_94[12]_i_7_n_5 ;
  wire \col_4_fu_94[4]_i_2_n_5 ;
  wire \col_4_fu_94[4]_i_3_n_5 ;
  wire \col_4_fu_94[4]_i_4_n_5 ;
  wire \col_4_fu_94[4]_i_5_n_5 ;
  wire \col_4_fu_94[8]_i_2_n_5 ;
  wire \col_4_fu_94[8]_i_3_n_5 ;
  wire \col_4_fu_94[8]_i_4_n_5 ;
  wire \col_4_fu_94[8]_i_5_n_5 ;
  wire [12:0]\col_4_fu_94_reg[12] ;
  wire [12:0]\col_4_fu_94_reg[12]_0 ;
  wire \col_4_fu_94_reg[12]_i_3_n_6 ;
  wire \col_4_fu_94_reg[12]_i_3_n_7 ;
  wire \col_4_fu_94_reg[12]_i_3_n_8 ;
  wire \col_4_fu_94_reg[4]_i_1_n_5 ;
  wire \col_4_fu_94_reg[4]_i_1_n_6 ;
  wire \col_4_fu_94_reg[4]_i_1_n_7 ;
  wire \col_4_fu_94_reg[4]_i_1_n_8 ;
  wire \col_4_fu_94_reg[8]_i_1_n_5 ;
  wire \col_4_fu_94_reg[8]_i_1_n_6 ;
  wire \col_4_fu_94_reg[8]_i_1_n_7 ;
  wire \col_4_fu_94_reg[8]_i_1_n_8 ;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg;
  wire [0:0]grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg;
  wire icmp_ln178_reg_641_pp0_iter10_reg;
  wire \icmp_ln178_reg_641_pp0_iter10_reg_reg[0] ;
  wire [12:0]\icmp_ln178_reg_641_reg[0] ;
  wire [11:0]icmp_ln185_fu_349_p2_carry__0;
  wire icmp_ln185_reg_645;
  wire \icmp_ln185_reg_645_reg[0] ;
  wire [0:0]\icmp_ln185_reg_645_reg[0]_0 ;
  wire icmp_ln333_reg_671_pp0_iter10_reg;
  wire imgInput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [3:0]\imgwidth_reg_69_reg[6] ;
  wire p_16_in;
  wire [3:3]\NLW_col_4_fu_94_reg[12]_i_3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(icmp_ln178_reg_641_pp0_iter10_reg),
        .I1(icmp_ln333_reg_671_pp0_iter10_reg),
        .O(\icmp_ln178_reg_641_pp0_iter10_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hFFF80008)) 
    \and_ln185_reg_652[0]_i_1 
       (.I0(cmp_i_i321_i_reg_531),
        .I1(\icmp_ln185_reg_645_reg[0]_0 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(CO),
        .I4(and_ln185_reg_652),
        .O(\cmp_i_i321_i_reg_531_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .O(ap_NS_fsm1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(\ap_CS_fsm_reg[8] [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__3
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter10_reg),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I1(CO),
        .O(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFDF55DD)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter10_reg),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \col_4_fu_94[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\col_4_fu_94_reg[12]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \col_4_fu_94[12]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \col_4_fu_94[12]_i_2 
       (.I0(CO),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[12]_i_4 
       (.I0(Q[12]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[12]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[12]_i_5 
       (.I0(Q[11]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[12]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[12]_i_6 
       (.I0(Q[10]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[12]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[12]_i_7 
       (.I0(Q[9]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[12]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[4]_i_2 
       (.I0(Q[4]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[4]_i_3 
       (.I0(Q[3]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[4]_i_4 
       (.I0(Q[2]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[4]_i_5 
       (.I0(Q[1]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_4_fu_94[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94[8]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_4_fu_94_reg[12]_i_3 
       (.CI(\col_4_fu_94_reg[8]_i_1_n_5 ),
        .CO({\NLW_col_4_fu_94_reg[12]_i_3_CO_UNCONNECTED [3],\col_4_fu_94_reg[12]_i_3_n_6 ,\col_4_fu_94_reg[12]_i_3_n_7 ,\col_4_fu_94_reg[12]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_4_fu_94_reg[12]_0 [12:9]),
        .S({\col_4_fu_94[12]_i_4_n_5 ,\col_4_fu_94[12]_i_5_n_5 ,\col_4_fu_94[12]_i_6_n_5 ,\col_4_fu_94[12]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_4_fu_94_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\col_4_fu_94_reg[4]_i_1_n_5 ,\col_4_fu_94_reg[4]_i_1_n_6 ,\col_4_fu_94_reg[4]_i_1_n_7 ,\col_4_fu_94_reg[4]_i_1_n_8 }),
        .CYINIT(\col_4_fu_94_reg[12] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_4_fu_94_reg[12]_0 [4:1]),
        .S({\col_4_fu_94[4]_i_2_n_5 ,\col_4_fu_94[4]_i_3_n_5 ,\col_4_fu_94[4]_i_4_n_5 ,\col_4_fu_94[4]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_4_fu_94_reg[8]_i_1 
       (.CI(\col_4_fu_94_reg[4]_i_1_n_5 ),
        .CO({\col_4_fu_94_reg[8]_i_1_n_5 ,\col_4_fu_94_reg[8]_i_1_n_6 ,\col_4_fu_94_reg[8]_i_1_n_7 ,\col_4_fu_94_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\col_4_fu_94_reg[12]_0 [8:5]),
        .S({\col_4_fu_94[8]_i_2_n_5 ,\col_4_fu_94[8]_i_3_n_5 ,\col_4_fu_94[8]_i_4_n_5 ,\col_4_fu_94[8]_i_5_n_5 }));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[10]_i_1 
       (.I0(Q[10]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[11]_i_1 
       (.I0(Q[11]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[12]_i_1 
       (.I0(Q[12]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[1]_i_1 
       (.I0(Q[1]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[2]_i_1 
       (.I0(Q[2]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[4]_i_1 
       (.I0(Q[4]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[5]_i_1 
       (.I0(Q[5]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[6]_i_1 
       (.I0(Q[6]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[7]_i_1 
       (.I0(Q[7]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[8]_i_1 
       (.I0(Q[8]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_reg_634[9]_i_1 
       (.I0(Q[9]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_4_fu_94_reg[12] [9]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .O(\ap_CS_fsm_reg[7] ));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln178_fu_337_p2_carry__0_i_1
       (.I0(\icmp_ln178_reg_641_reg[0] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I3(Q[12]),
        .O(\add_ln446_reg_503_reg[12] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln178_fu_337_p2_carry_i_1
       (.I0(\col_4_fu_94_reg[12] [10]),
        .I1(\icmp_ln178_reg_641_reg[0] [10]),
        .I2(\col_4_fu_94_reg[12] [9]),
        .I3(\icmp_ln178_reg_641_reg[0] [9]),
        .I4(\col_4_fu_94_reg[12] [11]),
        .I5(\icmp_ln178_reg_641_reg[0] [11]),
        .O(\add_ln446_reg_503_reg[10] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln178_fu_337_p2_carry_i_2
       (.I0(\col_4_fu_94_reg[12] [7]),
        .I1(\icmp_ln178_reg_641_reg[0] [7]),
        .I2(\col_4_fu_94_reg[12] [6]),
        .I3(\icmp_ln178_reg_641_reg[0] [6]),
        .I4(\col_4_fu_94_reg[12] [8]),
        .I5(\icmp_ln178_reg_641_reg[0] [8]),
        .O(\add_ln446_reg_503_reg[10] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln178_fu_337_p2_carry_i_3
       (.I0(\col_4_fu_94_reg[12] [4]),
        .I1(\icmp_ln178_reg_641_reg[0] [4]),
        .I2(\col_4_fu_94_reg[12] [3]),
        .I3(\icmp_ln178_reg_641_reg[0] [3]),
        .I4(\col_4_fu_94_reg[12] [5]),
        .I5(\icmp_ln178_reg_641_reg[0] [5]),
        .O(\add_ln446_reg_503_reg[10] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln178_fu_337_p2_carry_i_4
       (.I0(\col_4_fu_94_reg[12] [1]),
        .I1(\icmp_ln178_reg_641_reg[0] [1]),
        .I2(\col_4_fu_94_reg[12] [0]),
        .I3(\icmp_ln178_reg_641_reg[0] [0]),
        .I4(\col_4_fu_94_reg[12] [2]),
        .I5(\icmp_ln178_reg_641_reg[0] [2]),
        .O(\add_ln446_reg_503_reg[10] [0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln185_fu_349_p2_carry__0_i_1
       (.I0(icmp_ln185_fu_349_p2_carry__0[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln185_fu_349_p2_carry__0[11]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln185_fu_349_p2_carry__0_i_2
       (.I0(icmp_ln185_fu_349_p2_carry__0[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln185_fu_349_p2_carry__0[9]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln185_fu_349_p2_carry__0_i_3
       (.I0(ap_loop_init_int),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(Q[12]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln185_fu_349_p2_carry__0_i_4
       (.I0(ap_loop_init_int),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(Q[11]),
        .I3(icmp_ln185_fu_349_p2_carry__0[11]),
        .I4(Q[10]),
        .I5(icmp_ln185_fu_349_p2_carry__0[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln185_fu_349_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(Q[9]),
        .I3(icmp_ln185_fu_349_p2_carry__0[9]),
        .I4(Q[8]),
        .I5(icmp_ln185_fu_349_p2_carry__0[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln185_fu_349_p2_carry_i_1
       (.I0(icmp_ln185_fu_349_p2_carry__0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln185_fu_349_p2_carry__0[7]),
        .O(\imgwidth_reg_69_reg[6] [3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln185_fu_349_p2_carry_i_2
       (.I0(icmp_ln185_fu_349_p2_carry__0[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln185_fu_349_p2_carry__0[5]),
        .O(\imgwidth_reg_69_reg[6] [2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln185_fu_349_p2_carry_i_3
       (.I0(icmp_ln185_fu_349_p2_carry__0[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln185_fu_349_p2_carry__0[3]),
        .O(\imgwidth_reg_69_reg[6] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln185_fu_349_p2_carry_i_4
       (.I0(icmp_ln185_fu_349_p2_carry__0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln185_fu_349_p2_carry__0[1]),
        .O(\imgwidth_reg_69_reg[6] [0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln185_fu_349_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(Q[7]),
        .I3(icmp_ln185_fu_349_p2_carry__0[7]),
        .I4(Q[6]),
        .I5(icmp_ln185_fu_349_p2_carry__0[6]),
        .O(ap_loop_init_int_reg_0[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln185_fu_349_p2_carry_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(Q[5]),
        .I3(icmp_ln185_fu_349_p2_carry__0[5]),
        .I4(Q[4]),
        .I5(icmp_ln185_fu_349_p2_carry__0[4]),
        .O(ap_loop_init_int_reg_0[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln185_fu_349_p2_carry_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(Q[3]),
        .I3(icmp_ln185_fu_349_p2_carry__0[3]),
        .I4(Q[2]),
        .I5(icmp_ln185_fu_349_p2_carry__0[2]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln185_fu_349_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I2(Q[1]),
        .I3(icmp_ln185_fu_349_p2_carry__0[1]),
        .I4(Q[0]),
        .I5(icmp_ln185_fu_349_p2_carry__0[0]),
        .O(ap_loop_init_int_reg_0[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln185_reg_645[0]_i_1 
       (.I0(\icmp_ln185_reg_645_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(icmp_ln185_reg_645),
        .O(\icmp_ln185_reg_645_reg[0] ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    ram_reg_0_i_39
       (.I0(\icmp_ln178_reg_641_pp0_iter10_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(imgOutput_data_full_n),
        .I3(p_16_in),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(imgInput_data_empty_n),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_1_fu_118[23]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_17
   (DI,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \j_fu_60_reg[10] ,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \j_fu_60_reg[11] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    D,
    Q,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    addr,
    icmp_ln60_fu_107_p2_carry__0_i_7,
    icmp_ln60_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    CO,
    imgInput_data_full_n,
    \j_fu_60_reg[11]_0 ,
    img_in_TVALID_int_regslice,
    \ap_CS_fsm_reg[1]_0 ,
    imgInput_rows_c_full_n,
    imgInput_cols_c_full_n);
  output [3:0]DI;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output [1:0]\j_fu_60_reg[10] ;
  output ap_loop_init_int_reg_4;
  output ap_loop_init_int_reg_5;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [11:0]\j_fu_60_reg[11] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]D;
  input [11:0]Q;
  input grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input addr;
  input [5:0]icmp_ln60_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln60_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input [0:0]CO;
  input imgInput_data_full_n;
  input \j_fu_60_reg[11]_0 ;
  input img_in_TVALID_int_regslice;
  input \ap_CS_fsm_reg[1]_0 ;
  input imgInput_rows_c_full_n;
  input imgInput_cols_c_full_n;

  wire [0:0]CO;
  wire [11:0]D;
  wire [3:0]DI;
  wire [11:0]Q;
  wire [0:0]SR;
  wire addr;
  wire \ap_CS_fsm[2]_i_3__0_n_5 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_loop_init_int_reg_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln60_fu_107_p2_carry__0_i_7_0;
  wire imgInput_cols_c_full_n;
  wire imgInput_data_full_n;
  wire imgInput_rows_c_full_n;
  wire img_in_TVALID_int_regslice;
  wire [1:0]\j_fu_60_reg[10] ;
  wire [11:0]\j_fu_60_reg[11] ;
  wire \j_fu_60_reg[11]_0 ;
  wire \j_fu_60_reg[11]_i_3_n_7 ;
  wire \j_fu_60_reg[11]_i_3_n_8 ;
  wire \j_fu_60_reg[4]_i_1_n_5 ;
  wire \j_fu_60_reg[4]_i_1_n_6 ;
  wire \j_fu_60_reg[4]_i_1_n_7 ;
  wire \j_fu_60_reg[4]_i_1_n_8 ;
  wire \j_fu_60_reg[8]_i_1_n_5 ;
  wire \j_fu_60_reg[8]_i_1_n_6 ;
  wire \j_fu_60_reg[8]_i_1_n_7 ;
  wire \j_fu_60_reg[8]_i_1_n_8 ;
  wire [11:0]p_0_in;
  wire [3:2]\NLW_j_fu_60_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_60_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000D55500008000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(imgInput_rows_c_full_n),
        .I3(imgInput_cols_c_full_n),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .I5(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT6 #(
    .INIT(64'h00F0DDF000000000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\j_fu_60_reg[11]_0 ),
        .I1(imgInput_data_full_n),
        .I2(ap_done_cache),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3__0_n_5 ));
  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    ap_done_cache_i_1
       (.I0(imgInput_data_full_n),
        .I1(\j_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBBB3FBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1_n_5));
  LUT5 #(
    .INIT(32'h44F44444)) 
    ap_loop_init_int_i_2
       (.I0(imgInput_data_full_n),
        .I1(\j_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(img_in_TVALID_int_regslice),
        .I4(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln60_fu_107_p2_carry__0_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[9]),
        .I3(addr),
        .I4(icmp_ln60_fu_107_p2_carry__0_i_7[4]),
        .I5(icmp_ln60_fu_107_p2_carry__0_i_7_0[4]),
        .O(ap_loop_init_int_reg_4));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln60_fu_107_p2_carry__0_i_3
       (.I0(D[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[11]),
        .O(\j_fu_60_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln60_fu_107_p2_carry__0_i_4
       (.I0(D[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[9]),
        .O(\j_fu_60_reg[10] [0]));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln60_fu_107_p2_carry__0_i_9
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[11]),
        .I3(addr),
        .I4(icmp_ln60_fu_107_p2_carry__0_i_7[5]),
        .I5(icmp_ln60_fu_107_p2_carry__0_i_7_0[5]),
        .O(ap_loop_init_int_reg_5));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln60_fu_107_p2_carry_i_1
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[7]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln60_fu_107_p2_carry_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln60_fu_107_p2_carry_i_11
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[7]),
        .I3(addr),
        .I4(icmp_ln60_fu_107_p2_carry__0_i_7[3]),
        .I5(icmp_ln60_fu_107_p2_carry__0_i_7_0[3]),
        .O(ap_loop_init_int_reg_3));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln60_fu_107_p2_carry_i_12
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[5]),
        .I3(addr),
        .I4(icmp_ln60_fu_107_p2_carry__0_i_7[2]),
        .I5(icmp_ln60_fu_107_p2_carry__0_i_7_0[2]),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln60_fu_107_p2_carry_i_13
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[3]),
        .I3(addr),
        .I4(icmp_ln60_fu_107_p2_carry__0_i_7[1]),
        .I5(icmp_ln60_fu_107_p2_carry__0_i_7_0[1]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln60_fu_107_p2_carry_i_14
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[1]),
        .I3(addr),
        .I4(icmp_ln60_fu_107_p2_carry__0_i_7[0]),
        .I5(icmp_ln60_fu_107_p2_carry__0_i_7_0[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln60_fu_107_p2_carry_i_2
       (.I0(D[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln60_fu_107_p2_carry_i_3
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln60_fu_107_p2_carry_i_4
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_60[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\j_fu_60_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \j_fu_60[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(\j_fu_60_reg[11]_0 ),
        .I4(imgInput_data_full_n),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[11]_i_4 
       (.I0(Q[11]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[11]_i_5 
       (.I0(Q[10]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[11]_i_6 
       (.I0(Q[9]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_60[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_60_reg[11]_i_3 
       (.CI(\j_fu_60_reg[8]_i_1_n_5 ),
        .CO({\NLW_j_fu_60_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_60_reg[11]_i_3_n_7 ,\j_fu_60_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_60_reg[11]_i_3_O_UNCONNECTED [3],\j_fu_60_reg[11] [11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_60_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_60_reg[4]_i_1_n_5 ,\j_fu_60_reg[4]_i_1_n_6 ,\j_fu_60_reg[4]_i_1_n_7 ,\j_fu_60_reg[4]_i_1_n_8 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_fu_60_reg[11] [4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_60_reg[8]_i_1 
       (.CI(\j_fu_60_reg[4]_i_1_n_5 ),
        .CO({\j_fu_60_reg[8]_i_1_n_5 ,\j_fu_60_reg[8]_i_1_n_6 ,\j_fu_60_reg[8]_i_1_n_7 ,\j_fu_60_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_fu_60_reg[11] [8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_7
   (SR,
    E,
    icmp_ln431_fu_119_p2_carry,
    S,
    D,
    address0,
    ap_rst_n_0,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready,
    \ap_CS_fsm_reg[8] ,
    ap_loop_init_int_reg_0,
    \col_fu_52_reg[4] ,
    \col_fu_52_reg[8] ,
    \col_fu_52_reg[11] ,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_inv,
    ap_clk,
    CO,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg,
    icmp_ln431_fu_119_p2_carry_0,
    ram_reg_2,
    Q,
    ram_reg_2_0,
    ap_rst_n,
    ap_NS_fsm1__0,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[5] );
  output [0:0]SR;
  output [0:0]E;
  output [0:0]icmp_ln431_fu_119_p2_carry;
  output [3:0]S;
  output [11:0]D;
  output [11:0]address0;
  output ap_rst_n_0;
  output grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready;
  output [1:0]\ap_CS_fsm_reg[8] ;
  output [0:0]ap_loop_init_int_reg_0;
  output [3:0]\col_fu_52_reg[4] ;
  output [3:0]\col_fu_52_reg[8] ;
  output [2:0]\col_fu_52_reg[11] ;
  output \ap_CS_fsm_reg[3] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg;
  input [11:0]icmp_ln431_fu_119_p2_carry_0;
  input [11:0]ram_reg_2;
  input [2:0]Q;
  input [11:0]ram_reg_2_0;
  input ap_rst_n;
  input ap_NS_fsm1__0;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[5] ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]address0;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm1__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [2:0]\col_fu_52_reg[11] ;
  wire [3:0]\col_fu_52_reg[4] ;
  wire [3:0]\col_fu_52_reg[8] ;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg;
  wire [0:0]icmp_ln431_fu_119_p2_carry;
  wire [11:0]icmp_ln431_fu_119_p2_carry_0;
  wire [11:0]ram_reg_2;
  wire [11:0]ram_reg_2_0;

  LUT6 #(
    .INIT(64'h0D000D00FFFF0D00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_NS_fsm1__0),
        .I1(Q[2]),
        .I2(ap_done_cache),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I1(CO),
        .O(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[0]_i_1 
       (.I0(ram_reg_2_0[0]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[10]_i_1 
       (.I0(ram_reg_2_0[10]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \buf_addr_reg_170[11]_i_1 
       (.I0(CO),
        .O(icmp_ln431_fu_119_p2_carry));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[11]_i_2 
       (.I0(ram_reg_2_0[11]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[1]_i_1 
       (.I0(ram_reg_2_0[1]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[2]_i_1 
       (.I0(ram_reg_2_0[2]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[3]_i_1 
       (.I0(ram_reg_2_0[3]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[4]_i_1 
       (.I0(ram_reg_2_0[4]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[5]_i_1 
       (.I0(ram_reg_2_0[5]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[6]_i_1 
       (.I0(ram_reg_2_0[6]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[7]_i_1 
       (.I0(ram_reg_2_0[7]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[8]_i_1 
       (.I0(ram_reg_2_0[8]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_addr_reg_170[9]_i_1 
       (.I0(ram_reg_2_0[9]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry__0_i_1
       (.I0(ram_reg_2_0[8]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[8] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry__0_i_2
       (.I0(ram_reg_2_0[7]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[8] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry__0_i_3
       (.I0(ram_reg_2_0[6]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry__0_i_4
       (.I0(ram_reg_2_0[5]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[8] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry__1_i_1
       (.I0(ram_reg_2_0[11]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry__1_i_2
       (.I0(ram_reg_2_0[10]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[11] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry__1_i_3
       (.I0(ram_reg_2_0[9]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[11] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry_i_1
       (.I0(ram_reg_2_0[4]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[4] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry_i_2
       (.I0(ram_reg_2_0[3]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[4] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry_i_3
       (.I0(ram_reg_2_0[2]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_2_fu_125_p2_carry_i_4
       (.I0(ram_reg_2_0[1]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_52_reg[4] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ram_reg_2_0[0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_fu_52[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \col_fu_52[11]_i_2 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I1(CO),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[0]),
        .I2(CO),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln431_fu_119_p2_carry_i_1
       (.I0(D[10]),
        .I1(icmp_ln431_fu_119_p2_carry_0[10]),
        .I2(D[9]),
        .I3(icmp_ln431_fu_119_p2_carry_0[9]),
        .I4(icmp_ln431_fu_119_p2_carry_0[11]),
        .I5(D[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln431_fu_119_p2_carry_i_2
       (.I0(D[7]),
        .I1(icmp_ln431_fu_119_p2_carry_0[7]),
        .I2(D[6]),
        .I3(icmp_ln431_fu_119_p2_carry_0[6]),
        .I4(icmp_ln431_fu_119_p2_carry_0[8]),
        .I5(D[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln431_fu_119_p2_carry_i_3
       (.I0(D[4]),
        .I1(icmp_ln431_fu_119_p2_carry_0[4]),
        .I2(D[3]),
        .I3(icmp_ln431_fu_119_p2_carry_0[3]),
        .I4(icmp_ln431_fu_119_p2_carry_0[5]),
        .I5(D[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln431_fu_119_p2_carry_i_4
       (.I0(D[1]),
        .I1(icmp_ln431_fu_119_p2_carry_0[1]),
        .I2(D[0]),
        .I3(icmp_ln431_fu_119_p2_carry_0[0]),
        .I4(icmp_ln431_fu_119_p2_carry_0[2]),
        .I5(D[2]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_15
       (.I0(ram_reg_2[11]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[11]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[11]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_16
       (.I0(ram_reg_2[10]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[10]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[10]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_17
       (.I0(ram_reg_2[9]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[9]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[9]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_18
       (.I0(ram_reg_2[8]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[8]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[8]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_19
       (.I0(ram_reg_2[7]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[7]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[7]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_20
       (.I0(ram_reg_2[6]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[6]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[6]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_21
       (.I0(ram_reg_2[5]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[5]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[5]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_22
       (.I0(ram_reg_2[4]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[4]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[4]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_23__0
       (.I0(ram_reg_2[3]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[3]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[3]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_24__0
       (.I0(ram_reg_2[2]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[2]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[2]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_25
       (.I0(ram_reg_2[1]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[1]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[1]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    ram_reg_0_i_26
       (.I0(ram_reg_2[0]),
        .I1(Q[2]),
        .I2(ram_reg_2_0[0]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(address0[0]));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_8
   (ap_rst_n_0,
    D,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    S,
    \col_fu_62_reg[11] ,
    ap_loop_init_int_reg_0,
    \col_fu_62_reg[4] ,
    \col_fu_62_reg[8] ,
    \col_fu_62_reg[11]_0 ,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    imgInput_data_empty_n,
    \col_fu_62_reg[0] ,
    CO,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg,
    E,
    Q,
    \ap_CS_fsm_reg[4] ,
    icmp_ln419_fu_146_p2_carry,
    \col_3_reg_180_reg[11] );
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output [3:0]S;
  output [11:0]\col_fu_62_reg[11] ;
  output [0:0]ap_loop_init_int_reg_0;
  output [3:0]\col_fu_62_reg[4] ;
  output [3:0]\col_fu_62_reg[8] ;
  output [2:0]\col_fu_62_reg[11]_0 ;
  output \ap_CS_fsm_reg[3] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input imgInput_data_empty_n;
  input \col_fu_62_reg[0] ;
  input [0:0]CO;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg;
  input [0:0]E;
  input [2:0]Q;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input [11:0]icmp_ln419_fu_146_p2_carry;
  input [11:0]\col_3_reg_180_reg[11] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_done_reg1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [11:0]\col_3_reg_180_reg[11] ;
  wire \col_fu_62_reg[0] ;
  wire [11:0]\col_fu_62_reg[11] ;
  wire [2:0]\col_fu_62_reg[11]_0 ;
  wire [3:0]\col_fu_62_reg[4] ;
  wire [3:0]\col_fu_62_reg[8] ;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg;
  wire [11:0]icmp_ln419_fu_146_p2_carry;
  wire imgInput_data_empty_n;

  LUT6 #(
    .INIT(64'hFFFFFFFFC0AA0000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(E),
        .I2(CO),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF0D000D000D00)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[4] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(imgInput_data_empty_n),
        .I1(\col_fu_62_reg[0] ),
        .I2(CO),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'hA2FFA200)) 
    ap_done_cache_i_1__1
       (.I0(CO),
        .I1(\col_fu_62_reg[0] ),
        .I2(imgInput_data_empty_n),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h20AA2020)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(imgInput_data_empty_n),
        .I2(\col_fu_62_reg[0] ),
        .I3(CO),
        .I4(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hDFDFFFDFD5D555D5)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I3(\col_fu_62_reg[0] ),
        .I4(imgInput_data_empty_n),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[0]_i_1 
       (.I0(\col_3_reg_180_reg[11] [0]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[10]_i_1 
       (.I0(\col_3_reg_180_reg[11] [10]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [10]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[11]_i_2 
       (.I0(\col_3_reg_180_reg[11] [11]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [11]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[1]_i_1 
       (.I0(\col_3_reg_180_reg[11] [1]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[2]_i_1 
       (.I0(\col_3_reg_180_reg[11] [2]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[3]_i_1 
       (.I0(\col_3_reg_180_reg[11] [3]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[4]_i_1 
       (.I0(\col_3_reg_180_reg[11] [4]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[5]_i_1 
       (.I0(\col_3_reg_180_reg[11] [5]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[6]_i_1 
       (.I0(\col_3_reg_180_reg[11] [6]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[7]_i_1 
       (.I0(\col_3_reg_180_reg[11] [7]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[8]_i_1 
       (.I0(\col_3_reg_180_reg[11] [8]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [8]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \col_3_reg_180[9]_i_1 
       (.I0(\col_3_reg_180_reg[11] [9]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11] [9]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry__0_i_1
       (.I0(\col_3_reg_180_reg[11] [8]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[8] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry__0_i_2
       (.I0(\col_3_reg_180_reg[11] [7]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[8] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry__0_i_3
       (.I0(\col_3_reg_180_reg[11] [6]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry__0_i_4
       (.I0(\col_3_reg_180_reg[11] [5]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[8] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry__1_i_1
       (.I0(\col_3_reg_180_reg[11] [11]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry__1_i_2
       (.I0(\col_3_reg_180_reg[11] [10]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry__1_i_3
       (.I0(\col_3_reg_180_reg[11] [9]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry_i_1
       (.I0(\col_3_reg_180_reg[11] [4]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[4] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry_i_2
       (.I0(\col_3_reg_180_reg[11] [3]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[4] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry_i_3
       (.I0(\col_3_reg_180_reg[11] [2]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    col_4_fu_152_p2_carry_i_4
       (.I0(\col_3_reg_180_reg[11] [1]),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\col_fu_62_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_62[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\col_3_reg_180_reg[11] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \col_fu_62[11]_i_1 
       (.I0(CO),
        .I1(imgInput_data_empty_n),
        .I2(\col_fu_62_reg[0] ),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \col_fu_62[11]_i_2 
       (.I0(\col_fu_62_reg[0] ),
        .I1(imgInput_data_empty_n),
        .I2(CO),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8F88FFFF88888888)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(imgInput_data_empty_n),
        .I3(\col_fu_62_reg[0] ),
        .I4(CO),
        .I5(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln419_fu_146_p2_carry_i_1
       (.I0(\col_fu_62_reg[11] [10]),
        .I1(icmp_ln419_fu_146_p2_carry[10]),
        .I2(\col_fu_62_reg[11] [9]),
        .I3(icmp_ln419_fu_146_p2_carry[9]),
        .I4(\col_fu_62_reg[11] [11]),
        .I5(icmp_ln419_fu_146_p2_carry[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln419_fu_146_p2_carry_i_2
       (.I0(\col_fu_62_reg[11] [7]),
        .I1(icmp_ln419_fu_146_p2_carry[7]),
        .I2(\col_fu_62_reg[11] [6]),
        .I3(icmp_ln419_fu_146_p2_carry[6]),
        .I4(\col_fu_62_reg[11] [8]),
        .I5(icmp_ln419_fu_146_p2_carry[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln419_fu_146_p2_carry_i_3
       (.I0(\col_fu_62_reg[11] [4]),
        .I1(icmp_ln419_fu_146_p2_carry[4]),
        .I2(\col_fu_62_reg[11] [3]),
        .I3(icmp_ln419_fu_146_p2_carry[3]),
        .I4(\col_fu_62_reg[11] [5]),
        .I5(icmp_ln419_fu_146_p2_carry[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln419_fu_146_p2_carry_i_4
       (.I0(\col_fu_62_reg[11] [1]),
        .I1(icmp_ln419_fu_146_p2_carry[1]),
        .I2(\col_fu_62_reg[11] [0]),
        .I3(icmp_ln419_fu_146_p2_carry[0]),
        .I4(\col_fu_62_reg[11] [2]),
        .I5(icmp_ln419_fu_146_p2_carry[2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_9
   (ap_loop_init_int,
    D,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg,
    Q,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg);
  output ap_loop_init_int;
  output [1:0]D;
  output grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg;
  input [1:0]Q;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg;

  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg;

  LUT6 #(
    .INIT(64'hFFFF0D000D000D00)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_done_cache_reg_0),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_1),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h08AA00AA08000000)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_1),
        .I2(ap_loop_init_int),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I4(ap_done_cache_reg_0),
        .I5(ap_done_cache),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_cache_reg_1),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h55FFD555)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_done_cache_reg_0),
        .I2(ap_done_cache_reg_1),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF888F88FF88FF88)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg_i_1
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_done_cache_reg_0),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_done_cache_reg_1),
        .O(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_modefilter_3_1_16_3840_2160_1_2_2_s
   (Q,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[0]_0 ,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready,
    \mOutPtr_reg[0] ,
    pop,
    push,
    pop_0,
    \OutputValues_reg_736_reg[23] ,
    tmp_reg_186,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    imgInput_data_empty_n,
    E,
    imgOutput_data_full_n,
    modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read,
    push_1,
    \mOutPtr_reg[0]_0 ,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start,
    d1,
    ram_reg_2,
    D,
    \imgheight_reg_64_reg[11]_0 );
  output [1:0]Q;
  output ap_enable_reg_pp0_iter1;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready;
  output \mOutPtr_reg[0] ;
  output pop;
  output push;
  output pop_0;
  output [23:0]\OutputValues_reg_736_reg[23] ;
  output [23:0]tmp_reg_186;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input imgInput_data_empty_n;
  input [0:0]E;
  input imgOutput_data_full_n;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  input push_1;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [11:0]D;
  input [11:0]\imgheight_reg_64_reg[11]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [23:0]\OutputValues_reg_736_reg[23] ;
  wire [1:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]d1;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_n_11;
  wire imgInput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [11:0]imgheight_reg_64;
  wire [11:0]\imgheight_reg_64_reg[11]_0 ;
  wire [11:0]imgwidth_reg_69;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  wire pop;
  wire pop_0;
  wire push;
  wire push_1;
  wire [23:0]ram_reg_2;
  wire [23:0]tmp_reg_186;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44
       (.D(ap_NS_fsm),
        .E(E),
        .\OutputValues_reg_736_reg[23] (\OutputValues_reg_736_reg[23] ),
        .Q(Q),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .\ap_CS_fsm_reg[6]_0 (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1(d1),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .\img_height_cast_reg_492_reg[11]_0 (imgheight_reg_64),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .pop(pop),
        .pop_0(pop_0),
        .push(push),
        .push_1(push_1),
        .ram_reg_2(ram_reg_2),
        .tmp_reg_186(tmp_reg_186),
        .\zext_ln415_2_reg_446_reg[11]_0 (imgwidth_reg_69));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_n_11),
        .Q(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \imgheight_reg_64_reg[0] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [0]),
        .Q(imgheight_reg_64[0]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[10] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [10]),
        .Q(imgheight_reg_64[10]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[11] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [11]),
        .Q(imgheight_reg_64[11]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[1] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [1]),
        .Q(imgheight_reg_64[1]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[2] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [2]),
        .Q(imgheight_reg_64[2]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[3] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [3]),
        .Q(imgheight_reg_64[3]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[4] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [4]),
        .Q(imgheight_reg_64[4]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[5] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [5]),
        .Q(imgheight_reg_64[5]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[6] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [6]),
        .Q(imgheight_reg_64[6]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[7] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [7]),
        .Q(imgheight_reg_64[7]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[8] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [8]),
        .Q(imgheight_reg_64[8]),
        .R(1'b0));
  FDRE \imgheight_reg_64_reg[9] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(\imgheight_reg_64_reg[11]_0 [9]),
        .Q(imgheight_reg_64[9]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[0] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[0]),
        .Q(imgwidth_reg_69[0]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[10] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[10]),
        .Q(imgwidth_reg_69[10]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[11] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[11]),
        .Q(imgwidth_reg_69[11]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[1] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[1]),
        .Q(imgwidth_reg_69[1]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[2] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[2]),
        .Q(imgwidth_reg_69[2]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[3] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[3]),
        .Q(imgwidth_reg_69[3]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[4] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[4]),
        .Q(imgwidth_reg_69[4]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[5] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[5]),
        .Q(imgwidth_reg_69[5]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[6] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[6]),
        .Q(imgwidth_reg_69[6]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[7] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[7]),
        .Q(imgwidth_reg_69[7]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[8] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[8]),
        .Q(imgwidth_reg_69[8]),
        .R(1'b0));
  FDRE \imgwidth_reg_69_reg[9] 
       (.C(ap_clk),
        .CE(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .D(D[9]),
        .Q(imgwidth_reg_69[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_regslice_both
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    ap_rst_n_0,
    ap_block_pp0_stage0_subdone,
    SR,
    E,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    empty_n_reg,
    mOutPtr0__0,
    mOutPtr17_out,
    mOutPtr0__0_0,
    mOutPtr17_out_1,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    imgOutput_data_empty_n,
    img_out_TREADY,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    CO,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    ap_loop_init_int,
    \ap_CS_fsm_reg[2]_1 ,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    ap_done_cache,
    push,
    \mOutPtr_reg[0] ,
    push_2,
    push_3,
    \B_V_data_1_payload_B_reg[23]_0 );
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  output ap_rst_n_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]SR;
  output [0:0]E;
  output \B_V_data_1_state_reg[1]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [2:0]D;
  output xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  output grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  output empty_n_reg;
  output mOutPtr0__0;
  output mOutPtr17_out;
  output mOutPtr0__0_0;
  output mOutPtr17_out_1;
  output [23:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input imgOutput_data_empty_n;
  input img_out_TREADY;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [0:0]CO;
  input grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input ap_loop_init_int;
  input [0:0]\ap_CS_fsm_reg[2]_1 ;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input ap_done_cache;
  input push;
  input [0:0]\mOutPtr_reg[0] ;
  input push_2;
  input push_3;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire \grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [23:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire mOutPtr0__0;
  wire mOutPtr0__0_0;
  wire mOutPtr17_out;
  wire mOutPtr17_out_1;
  wire [0:0]\mOutPtr_reg[0] ;
  wire push;
  wire push_2;
  wire push_3;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(img_out_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(imgOutput_data_empty_n),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF5F5F5FC0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(img_out_TREADY),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[2]),
        .I4(imgOutput_data_empty_n),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(imgOutput_data_empty_n),
        .I1(Q[2]),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF5555)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(imgOutput_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_out_TREADY_int_regslice),
        .I5(img_out_TREADY),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[2]),
        .I1(img_out_TREADY_int_regslice),
        .I2(imgOutput_data_empty_n),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(img_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(imgOutput_rows_channel_empty_n),
        .I1(imgOutput_cols_channel_empty_n),
        .I2(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(img_out_TREADY_int_regslice),
        .I1(Q[2]),
        .I2(imgOutput_data_empty_n),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2_n_5 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE040EF40)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(CO),
        .I1(\ap_CS_fsm[2]_i_3_n_5 ),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(Q[2]),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(Q[2]),
        .I1(imgOutput_data_empty_n),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(img_out_TREADY),
        .I4(img_out_TREADY_int_regslice),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__4
       (.I0(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_done_cache),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[2]),
        .I1(img_out_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h7FFF7555)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ap_loop_init_int_i_2__0
       (.I0(imgOutput_data_empty_n),
        .I1(Q[2]),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    full_n_i_2
       (.I0(push_2),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(img_out_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(imgOutput_rows_channel_empty_n),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h0888AAAAAAAAAAAA)) 
    full_n_i_2__0
       (.I0(push_3),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(img_out_TREADY_int_regslice),
        .I4(Q[3]),
        .I5(imgOutput_cols_channel_empty_n),
        .O(mOutPtr17_out_1));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(imgOutput_rows_channel_empty_n),
        .I5(push_2),
        .O(mOutPtr0__0));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(imgOutput_cols_channel_empty_n),
        .I5(push_3),
        .O(mOutPtr0__0_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .O(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_74[11]_i_1 
       (.I0(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \j_fu_74[11]_i_2 
       (.I0(CO),
        .I1(imgOutput_data_empty_n),
        .I2(Q[2]),
        .I3(img_out_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h4000555500000000)) 
    \j_fu_74[11]_i_4 
       (.I0(CO),
        .I1(imgOutput_data_empty_n),
        .I2(Q[2]),
        .I3(img_out_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__4 
       (.I0(imgOutput_data_empty_n),
        .I1(Q[2]),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(push),
        .I5(\mOutPtr_reg[0] ),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_regslice_both_16
   (\B_V_data_1_state_reg[1]_0 ,
    img_in_TVALID_int_regslice,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    push,
    E,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    img_in_TVALID,
    Q,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    imgInput_data_full_n,
    img_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_in_TVALID_int_regslice;
  output [0:0]grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output push;
  output [0:0]E;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input img_in_TVALID;
  input [0:0]Q;
  input grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input imgInput_data_full_n;
  input [23:0]img_in_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[23]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state[1]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [0:0]grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire imgInput_data_full_n;
  wire [23:0]img_in_TDATA;
  wire img_in_TREADY_int_regslice;
  wire img_in_TVALID;
  wire img_in_TVALID_int_regslice;
  wire push;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(img_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_5 ),
        .D(img_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_in_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_in_TVALID_int_regslice),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(img_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(img_in_TREADY_int_regslice),
        .I2(img_in_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_in_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(img_in_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(imgInput_data_full_n),
        .O(img_in_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_in_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_in_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_5 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(img_in_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_5 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_in_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .I5(Q),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \axi_data_reg_138[23]_i_1 
       (.I0(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_in_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .O(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \j_fu_60[11]_i_2 
       (.I0(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_in_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .O(E));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_regslice_both__parameterized1
   (img_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    \B_V_data_1_state_reg[1]_0 ,
    img_out_TREADY,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    axi_last_reg_196,
    imgOutput_data_empty_n,
    Q,
    img_out_TREADY_int_regslice);
  output [0:0]img_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input \B_V_data_1_state_reg[1]_0 ;
  input img_out_TREADY;
  input xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  input axi_last_reg_196;
  input imgOutput_data_empty_n;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire axi_last_reg_196;
  wire imgOutput_data_empty_n;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(axi_last_reg_196),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_reg_196),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(imgOutput_data_empty_n),
        .I2(Q),
        .I3(img_out_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hF7C0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_5_[1] ),
        .I2(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF755)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .I4(img_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \img_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(img_out_TLAST));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_start_for_modefilter_3_1_16_3840_2160_1_2_2_U0
   (modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start,
    start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n,
    modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read,
    ap_rst_n_inv,
    ap_clk,
    \imgheight_reg_64_reg[0] ,
    imgInput_cols_c_empty_n,
    imgInput_rows_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    start_once_reg,
    pop,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready,
    push,
    imgInput_rows_c9_channel_empty_n,
    imgInput_cols_c10_channel_empty_n);
  output modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  output start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  output modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\imgheight_reg_64_reg[0] ;
  input imgInput_cols_c_empty_n;
  input imgInput_rows_c_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input start_once_reg;
  input pop;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready;
  input push;
  input imgInput_rows_c9_channel_empty_n;
  input imgInput_cols_c10_channel_empty_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__7_n_5;
  wire full_n_i_1__7_n_5;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c_empty_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c_empty_n;
  wire [0:0]\imgheight_reg_64_reg[0] ;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  wire pop;
  wire push;
  wire start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready),
        .I3(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .I4(push),
        .O(empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    full_n_i_1__7
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_once_reg),
        .I4(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .I5(pop),
        .O(full_n_i_1__7_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \imgwidth_reg_69[11]_i_1 
       (.I0(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .I1(\imgheight_reg_64_reg[0] ),
        .I2(imgInput_cols_c_empty_n),
        .I3(imgInput_rows_c_empty_n),
        .O(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read));
  LUT6 #(
    .INIT(64'h55559555AAAA6AAA)) 
    \mOutPtr[0]_i_1 
       (.I0(pop),
        .I1(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .I2(imgInput_rows_c9_channel_empty_n),
        .I3(imgInput_cols_c10_channel_empty_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(start_for_modefilter_3_1_16_3840_2160_1_2_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(pop),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop
   (we1,
    empty_n_reg,
    \trunc_ln446_2_reg_523_reg[1] ,
    WEA,
    empty_n_reg_0,
    ce0,
    D,
    ap_NS_fsm1__0,
    \col_reg_634_pp0_iter1_reg_reg[11]_0 ,
    \empty_30_reg_536_reg[0] ,
    \trunc_ln446_2_reg_523_reg[0] ,
    \trunc_ln446_2_reg_523_reg[0]_0 ,
    address1,
    \col_reg_634_reg[11]_0 ,
    \ap_CS_fsm_reg[7] ,
    \mOutPtr_reg[0] ,
    pop,
    push,
    \OutputValues_reg_736_reg[23]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg,
    ap_rst_n,
    Q,
    ram_reg_2,
    imgInput_data_empty_n,
    \ap_CS_fsm_reg[8] ,
    ram_reg_2_0,
    trunc_ln415_1_reg_459,
    ram_reg_2_1,
    ram_reg_2_2,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg,
    imgOutput_data_full_n,
    \icmp_ln178_reg_641_reg[0]_0 ,
    icmp_ln185_fu_349_p2_carry__0_0,
    tmp_23_fu_448_p5,
    tmp_21_fu_400_p5,
    spec_select55_reg_551,
    tmp_s_fu_430_p5,
    spec_select51_reg_546,
    tmp_22_fu_412_p5,
    spec_select47_reg_541,
    q0,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 ,
    \src_buf_1_fu_118[23]_i_5 ,
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 ,
    ram_reg_2_3,
    cmp_i_i321_i_reg_531,
    push_1,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \SRL_SIG_reg[1][0] );
  output we1;
  output empty_n_reg;
  output \trunc_ln446_2_reg_523_reg[1] ;
  output [0:0]WEA;
  output [0:0]empty_n_reg_0;
  output ce0;
  output [0:0]D;
  output ap_NS_fsm1__0;
  output [11:0]\col_reg_634_pp0_iter1_reg_reg[11]_0 ;
  output [0:0]\empty_30_reg_536_reg[0] ;
  output \trunc_ln446_2_reg_523_reg[0] ;
  output \trunc_ln446_2_reg_523_reg[0]_0 ;
  output [11:0]address1;
  output [11:0]\col_reg_634_reg[11]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \mOutPtr_reg[0] ;
  output pop;
  output push;
  output [23:0]\OutputValues_reg_736_reg[23]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input ram_reg_2;
  input imgInput_data_empty_n;
  input [3:0]\ap_CS_fsm_reg[8] ;
  input ram_reg_2_0;
  input [0:0]trunc_ln415_1_reg_459;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg;
  input imgOutput_data_full_n;
  input [12:0]\icmp_ln178_reg_641_reg[0]_0 ;
  input [11:0]icmp_ln185_fu_349_p2_carry__0_0;
  input [23:0]tmp_23_fu_448_p5;
  input [23:0]tmp_21_fu_400_p5;
  input spec_select55_reg_551;
  input [23:0]tmp_s_fu_430_p5;
  input spec_select51_reg_546;
  input [23:0]tmp_22_fu_412_p5;
  input spec_select47_reg_541;
  input [23:0]q0;
  input [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ;
  input [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 ;
  input [1:0]\src_buf_1_fu_118[23]_i_5 ;
  input [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 ;
  input [11:0]ram_reg_2_3;
  input cmp_i_i321_i_reg_531;
  input push_1;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input [0:0]\SRL_SIG_reg[1][0] ;

  wire [0:0]D;
  wire OutputValues_reg_7360;
  wire [23:0]\OutputValues_reg_736_reg[23]_0 ;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire and_ln185_reg_652;
  wire \ap_CS_fsm_reg[7] ;
  wire [3:0]\ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm1__0;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_5;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_5;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_5;
  wire [23:0]ap_phi_reg_pp0_iter4_src_buf_6_reg_273;
  wire ap_phi_reg_pp0_iter4_src_buf_6_reg_2730;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3_n_5 ;
  wire [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 ;
  wire [23:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 ;
  wire [1:0]\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_col;
  wire ce0;
  wire cmp_i_i321_i_reg_531;
  wire col_4_fu_94;
  wire \col_4_fu_94_reg_n_5_[0] ;
  wire \col_4_fu_94_reg_n_5_[10] ;
  wire \col_4_fu_94_reg_n_5_[11] ;
  wire \col_4_fu_94_reg_n_5_[12] ;
  wire \col_4_fu_94_reg_n_5_[1] ;
  wire \col_4_fu_94_reg_n_5_[2] ;
  wire \col_4_fu_94_reg_n_5_[3] ;
  wire \col_4_fu_94_reg_n_5_[4] ;
  wire \col_4_fu_94_reg_n_5_[5] ;
  wire \col_4_fu_94_reg_n_5_[6] ;
  wire \col_4_fu_94_reg_n_5_[7] ;
  wire \col_4_fu_94_reg_n_5_[8] ;
  wire \col_4_fu_94_reg_n_5_[9] ;
  wire [12:0]col_5_fu_343_p2;
  wire [12:12]col_reg_634;
  wire [12:12]col_reg_634_pp0_iter1_reg;
  wire [11:0]\col_reg_634_pp0_iter1_reg_reg[11]_0 ;
  wire [11:0]\col_reg_634_reg[11]_0 ;
  wire [0:0]\empty_30_reg_536_reg[0] ;
  wire empty_n_reg;
  wire [0:0]empty_n_reg_0;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1;
  wire [23:0]grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_10;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_11;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_12;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_13;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_14;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_15;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_7;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_8;
  wire grp_xFModeProc_3_1_16_3_9_s_fu_282_n_9;
  wire \icmp_ln111_15_reg_3175[0]_i_1_n_5 ;
  wire \icmp_ln111_1_reg_3099[0]_i_1_n_5 ;
  wire \icmp_ln111_8_reg_3137[0]_i_1_n_5 ;
  wire icmp_ln178_fu_337_p2;
  wire icmp_ln178_fu_337_p2_carry_n_5;
  wire icmp_ln178_fu_337_p2_carry_n_6;
  wire icmp_ln178_fu_337_p2_carry_n_7;
  wire icmp_ln178_fu_337_p2_carry_n_8;
  wire icmp_ln178_reg_641_pp0_iter10_reg;
  wire icmp_ln178_reg_641_pp0_iter1_reg;
  wire \icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6_n_5 ;
  wire icmp_ln178_reg_641_pp0_iter9_reg;
  wire [12:0]\icmp_ln178_reg_641_reg[0]_0 ;
  wire \icmp_ln178_reg_641_reg_n_5_[0] ;
  wire icmp_ln185_fu_349_p2;
  wire [11:0]icmp_ln185_fu_349_p2_carry__0_0;
  wire icmp_ln185_fu_349_p2_carry__0_n_7;
  wire icmp_ln185_fu_349_p2_carry__0_n_8;
  wire icmp_ln185_fu_349_p2_carry_n_5;
  wire icmp_ln185_fu_349_p2_carry_n_6;
  wire icmp_ln185_fu_349_p2_carry_n_7;
  wire icmp_ln185_fu_349_p2_carry_n_8;
  wire icmp_ln185_reg_645;
  wire icmp_ln185_reg_645_pp0_iter1_reg;
  wire icmp_ln185_reg_645_pp0_iter2_reg;
  wire \icmp_ln333_reg_671[0]_i_1_n_5 ;
  wire \icmp_ln333_reg_671[0]_i_2_n_5 ;
  wire \icmp_ln333_reg_671[0]_i_3_n_5 ;
  wire \icmp_ln333_reg_671[0]_i_4_n_5 ;
  wire \icmp_ln333_reg_671[0]_i_5_n_5 ;
  wire icmp_ln333_reg_671_pp0_iter10_reg;
  wire icmp_ln333_reg_671_pp0_iter3_reg;
  wire \icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6_n_5 ;
  wire \icmp_ln333_reg_671_reg_n_5_[0] ;
  wire imgInput_data_empty_n;
  wire imgOutput_data_full_n;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire p_16_in;
  wire pop;
  wire push;
  wire push_1;
  wire [23:0]q0;
  wire ram_reg_0_i_2__1_n_5;
  wire ram_reg_0_i_38_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire [11:0]ram_reg_2_3;
  wire spec_select47_reg_541;
  wire spec_select51_reg_546;
  wire spec_select55_reg_551;
  wire [23:0]src_buf_12_reg_677;
  wire [23:0]src_buf_13_fu_480_p3;
  wire [23:0]src_buf_13_reg_705;
  wire src_buf_13_reg_7050;
  wire [23:0]src_buf_14_fu_525_p3;
  wire [23:0]src_buf_15_fu_473_p3;
  wire [23:0]src_buf_15_reg_699;
  wire [23:0]src_buf_16_fu_520_p3;
  wire [23:0]src_buf_17_fu_466_p3;
  wire [23:0]src_buf_17_reg_693;
  wire [23:0]src_buf_1_fu_118;
  wire [1:0]\src_buf_1_fu_118[23]_i_5 ;
  wire src_buf_1_fu_118_0;
  wire src_buf_2_fu_102;
  wire \src_buf_2_fu_102_reg_n_5_[0] ;
  wire \src_buf_2_fu_102_reg_n_5_[10] ;
  wire \src_buf_2_fu_102_reg_n_5_[11] ;
  wire \src_buf_2_fu_102_reg_n_5_[12] ;
  wire \src_buf_2_fu_102_reg_n_5_[13] ;
  wire \src_buf_2_fu_102_reg_n_5_[14] ;
  wire \src_buf_2_fu_102_reg_n_5_[15] ;
  wire \src_buf_2_fu_102_reg_n_5_[16] ;
  wire \src_buf_2_fu_102_reg_n_5_[17] ;
  wire \src_buf_2_fu_102_reg_n_5_[18] ;
  wire \src_buf_2_fu_102_reg_n_5_[19] ;
  wire \src_buf_2_fu_102_reg_n_5_[1] ;
  wire \src_buf_2_fu_102_reg_n_5_[20] ;
  wire \src_buf_2_fu_102_reg_n_5_[21] ;
  wire \src_buf_2_fu_102_reg_n_5_[22] ;
  wire \src_buf_2_fu_102_reg_n_5_[23] ;
  wire \src_buf_2_fu_102_reg_n_5_[2] ;
  wire \src_buf_2_fu_102_reg_n_5_[3] ;
  wire \src_buf_2_fu_102_reg_n_5_[4] ;
  wire \src_buf_2_fu_102_reg_n_5_[5] ;
  wire \src_buf_2_fu_102_reg_n_5_[6] ;
  wire \src_buf_2_fu_102_reg_n_5_[7] ;
  wire \src_buf_2_fu_102_reg_n_5_[8] ;
  wire \src_buf_2_fu_102_reg_n_5_[9] ;
  wire [23:0]src_buf_3_fu_106;
  wire [23:0]src_buf_3_load_1_reg_683;
  wire [23:0]src_buf_3_load_reg_711;
  wire src_buf_3_load_reg_7110;
  wire [23:0]src_buf_4_fu_110;
  wire [23:0]src_buf_5_fu_114;
  wire [23:0]src_buf_5_load_1_reg_688;
  wire [23:0]src_buf_5_load_reg_716;
  wire [23:0]src_buf_fu_98;
  wire [23:0]tmp_21_fu_400_p5;
  wire [23:0]tmp_22_fu_412_p5;
  wire [23:0]tmp_23_fu_448_p5;
  wire [23:0]tmp_s_fu_430_p5;
  wire [0:0]trunc_ln415_1_reg_459;
  wire \trunc_ln446_2_reg_523_reg[0] ;
  wire \trunc_ln446_2_reg_523_reg[0]_0 ;
  wire \trunc_ln446_2_reg_523_reg[1] ;
  wire [0:0]trunc_ln_fu_392_p5;
  wire we1;
  wire [3:0]NLW_icmp_ln178_fu_337_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln178_fu_337_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln178_fu_337_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln185_fu_349_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln185_fu_349_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln185_fu_349_p2_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \OutputValues_reg_736[23]_i_1 
       (.I0(icmp_ln178_reg_641_pp0_iter9_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(OutputValues_reg_7360));
  FDRE \OutputValues_reg_736_reg[0] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[0]),
        .Q(\OutputValues_reg_736_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[10] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[10]),
        .Q(\OutputValues_reg_736_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[11] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[11]),
        .Q(\OutputValues_reg_736_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[12] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[12]),
        .Q(\OutputValues_reg_736_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[13] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[13]),
        .Q(\OutputValues_reg_736_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[14] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[14]),
        .Q(\OutputValues_reg_736_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[15] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[15]),
        .Q(\OutputValues_reg_736_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[16] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[16]),
        .Q(\OutputValues_reg_736_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[17] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[17]),
        .Q(\OutputValues_reg_736_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[18] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[18]),
        .Q(\OutputValues_reg_736_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[19] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[19]),
        .Q(\OutputValues_reg_736_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[1] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[1]),
        .Q(\OutputValues_reg_736_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[20] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[20]),
        .Q(\OutputValues_reg_736_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[21] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[21]),
        .Q(\OutputValues_reg_736_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[22] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[22]),
        .Q(\OutputValues_reg_736_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[23] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[23]),
        .Q(\OutputValues_reg_736_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[2] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[2]),
        .Q(\OutputValues_reg_736_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[3] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[3]),
        .Q(\OutputValues_reg_736_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[4] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[4]),
        .Q(\OutputValues_reg_736_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[5] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[5]),
        .Q(\OutputValues_reg_736_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[6] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[6]),
        .Q(\OutputValues_reg_736_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[7] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[7]),
        .Q(\OutputValues_reg_736_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[8] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[8]),
        .Q(\OutputValues_reg_736_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \OutputValues_reg_736_reg[9] 
       (.C(ap_clk),
        .CE(OutputValues_reg_7360),
        .D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return[9]),
        .Q(\OutputValues_reg_736_reg[23]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(imgOutput_data_full_n),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\ap_CS_fsm_reg[8] [3]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_11),
        .O(push));
  FDRE \and_ln185_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(and_ln185_reg_652),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_n_5),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80808C80)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_rst_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter4_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_5),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_5));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[0]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[0]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[0]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [0]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[10]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[10]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [10]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [10]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[10]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [10]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [10]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[11]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[11]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [11]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [11]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[11]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [11]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [11]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[12]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[12]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [12]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [12]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[12]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [12]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [12]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[13]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[13]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [13]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [13]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[13]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [13]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [13]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[14]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[14]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [14]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [14]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[14]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [14]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [14]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[15]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[15]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [15]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [15]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[15]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [15]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [15]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[16]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[16]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [16]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [16]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[16]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [16]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [16]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[17]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[17]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [17]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [17]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[17]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [17]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [17]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[18]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[18]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [18]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [18]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[18]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [18]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [18]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[19]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[19]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [19]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [19]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[19]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [19]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [19]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[1]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[1]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [1]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[1]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [1]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [1]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[20]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[20]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [20]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [20]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[20]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [20]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [20]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[21]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[21]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [21]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [21]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[21]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [21]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [21]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[22]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[22]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [22]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [22]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[22]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [22]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [22]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4_n_5 ),
        .I3(src_buf_1_fu_118[23]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[23]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [23]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [23]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(\empty_30_reg_536_reg[0] ),
        .I2(q0[23]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [23]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [23]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(spec_select47_reg_541),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(spec_select47_reg_541),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_7 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [0]),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .I2(\src_buf_1_fu_118[23]_i_5 [0]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [1]),
        .I4(Q[0]),
        .O(trunc_ln_fu_392_p5));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[2]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[2]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [2]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [2]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[2]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [2]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [2]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[3]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[3]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [3]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [3]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[3]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [3]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [3]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[4]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[4]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [4]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [4]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[4]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [4]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [4]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[5]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[5]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [5]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [5]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[5]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [5]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [5]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[6]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[6]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [6]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[6]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [6]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[7]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[7]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [7]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [7]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[7]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [7]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [7]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[8]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[8]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [8]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [8]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[8]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [8]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [8]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FDFC0000FF00)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1 
       (.I0(icmp_ln185_reg_645_pp0_iter2_reg),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3_n_5 ),
        .I3(src_buf_1_fu_118[9]),
        .I4(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_5_n_5 ),
        .I1(q0[9]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [9]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [9]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_6_n_5 ),
        .I1(q0[9]),
        .I2(\empty_30_reg_536_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 [9]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 [9]),
        .I5(trunc_ln_fu_392_p5),
        .O(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_3_n_5 ));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]_i_2_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_src_buf_6_reg_2730),
        .D(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]),
        .R(1'b0));
  FDRE \col_4_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[0]),
        .Q(\col_4_fu_94_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[10]),
        .Q(\col_4_fu_94_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[11]),
        .Q(\col_4_fu_94_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[12]),
        .Q(\col_4_fu_94_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[1]),
        .Q(\col_4_fu_94_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[2]),
        .Q(\col_4_fu_94_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[3]),
        .Q(\col_4_fu_94_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[4]),
        .Q(\col_4_fu_94_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[5]),
        .Q(\col_4_fu_94_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[6]),
        .Q(\col_4_fu_94_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[7]),
        .Q(\col_4_fu_94_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[8]),
        .Q(\col_4_fu_94_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_4_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(col_4_fu_94),
        .D(col_5_fu_343_p2[9]),
        .Q(\col_4_fu_94_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_reg_634_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [0]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [10]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [11]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(col_reg_634),
        .Q(col_reg_634_pp0_iter1_reg),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [1]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [2]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [3]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [4]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [5]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [6]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [7]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [8]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_reg_634_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\col_reg_634_reg[11]_0 [9]),
        .Q(\col_reg_634_pp0_iter1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \col_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[0]),
        .Q(\col_reg_634_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_reg_634_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[10]),
        .Q(\col_reg_634_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_reg_634_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[11]),
        .Q(\col_reg_634_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_reg_634_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[12]),
        .Q(col_reg_634),
        .R(1'b0));
  FDRE \col_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[1]),
        .Q(\col_reg_634_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[2]),
        .Q(\col_reg_634_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[3]),
        .Q(\col_reg_634_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[4]),
        .Q(\col_reg_634_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[5]),
        .Q(\col_reg_634_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[6]),
        .Q(\col_reg_634_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[7]),
        .Q(\col_reg_634_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_reg_634_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[8]),
        .Q(\col_reg_634_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_reg_634_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_col[9]),
        .Q(\col_reg_634_reg[11]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln178_fu_337_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .E(col_4_fu_94),
        .Q({\col_4_fu_94_reg_n_5_[12] ,\col_4_fu_94_reg_n_5_[11] ,\col_4_fu_94_reg_n_5_[10] ,\col_4_fu_94_reg_n_5_[9] ,\col_4_fu_94_reg_n_5_[8] ,\col_4_fu_94_reg_n_5_[7] ,\col_4_fu_94_reg_n_5_[6] ,\col_4_fu_94_reg_n_5_[5] ,\col_4_fu_94_reg_n_5_[4] ,\col_4_fu_94_reg_n_5_[3] ,\col_4_fu_94_reg_n_5_[2] ,\col_4_fu_94_reg_n_5_[1] ,\col_4_fu_94_reg_n_5_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .\add_ln446_reg_503_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\add_ln446_reg_503_reg[12] (flow_control_loop_pipe_sequential_init_U_n_59),
        .and_ln185_reg_652(and_ln185_reg_652),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] [3:2]),
        .ap_NS_fsm1__0(ap_NS_fsm1__0),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i321_i_reg_531(cmp_i_i321_i_reg_531),
        .\cmp_i_i321_i_reg_531_reg[0] (flow_control_loop_pipe_sequential_init_U_n_58),
        .\col_4_fu_94_reg[12] (ap_sig_allocacmp_col),
        .\col_4_fu_94_reg[12]_0 (col_5_fu_343_p2),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_ready),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_7),
        .icmp_ln178_reg_641_pp0_iter10_reg(icmp_ln178_reg_641_pp0_iter10_reg),
        .\icmp_ln178_reg_641_pp0_iter10_reg_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .\icmp_ln178_reg_641_reg[0] (\icmp_ln178_reg_641_reg[0]_0 ),
        .icmp_ln185_fu_349_p2_carry__0(icmp_ln185_fu_349_p2_carry__0_0),
        .icmp_ln185_reg_645(icmp_ln185_reg_645),
        .\icmp_ln185_reg_645_reg[0] (flow_control_loop_pipe_sequential_init_U_n_57),
        .\icmp_ln185_reg_645_reg[0]_0 (icmp_ln185_fu_349_p2),
        .icmp_ln333_reg_671_pp0_iter10_reg(icmp_ln333_reg_671_pp0_iter10_reg),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .\imgwidth_reg_69_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .p_16_in(p_16_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeProc_3_1_16_3_9_s grp_xFModeProc_3_1_16_3_9_s_fu_282
       (.D(grp_xFModeProc_3_1_16_3_9_s_fu_282_ap_return),
        .Q(src_buf_fu_98),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\icmp_ln111_15_reg_3175_reg[0]_0 (\icmp_ln111_15_reg_3175[0]_i_1_n_5 ),
        .\icmp_ln111_1_reg_3099_reg[0]_0 (\icmp_ln111_1_reg_3099[0]_i_1_n_5 ),
        .\icmp_ln111_8_reg_3137_reg[0]_0 (\icmp_ln111_8_reg_3137[0]_i_1_n_5 ),
        .\max_count_11_reg_3052_reg[2]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_12),
        .\max_count_11_reg_3052_reg[2]_1 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_13),
        .\max_count_11_reg_3052_reg[3]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_8),
        .\max_count_18_reg_3078_reg[2]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_14),
        .\max_count_18_reg_3078_reg[2]_1 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_15),
        .\max_count_18_reg_3078_reg[3]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_9),
        .\max_count_4_reg_3026_reg[2]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_10),
        .\max_count_4_reg_3026_reg[2]_1 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_11),
        .\max_count_4_reg_3026_reg[3]_0 (grp_xFModeProc_3_1_16_3_9_s_fu_282_n_7),
        .\src_buf_0_1_val_int_reg_reg[23]_0 (src_buf_12_reg_677),
        .\src_buf_0_2_val_int_reg_reg[23]_0 (src_buf_13_reg_705),
        .\src_buf_1_0_val_int_reg_reg[23]_0 ({\src_buf_2_fu_102_reg_n_5_[23] ,\src_buf_2_fu_102_reg_n_5_[22] ,\src_buf_2_fu_102_reg_n_5_[21] ,\src_buf_2_fu_102_reg_n_5_[20] ,\src_buf_2_fu_102_reg_n_5_[19] ,\src_buf_2_fu_102_reg_n_5_[18] ,\src_buf_2_fu_102_reg_n_5_[17] ,\src_buf_2_fu_102_reg_n_5_[16] ,\src_buf_2_fu_102_reg_n_5_[15] ,\src_buf_2_fu_102_reg_n_5_[14] ,\src_buf_2_fu_102_reg_n_5_[13] ,\src_buf_2_fu_102_reg_n_5_[12] ,\src_buf_2_fu_102_reg_n_5_[11] ,\src_buf_2_fu_102_reg_n_5_[10] ,\src_buf_2_fu_102_reg_n_5_[9] ,\src_buf_2_fu_102_reg_n_5_[8] ,\src_buf_2_fu_102_reg_n_5_[7] ,\src_buf_2_fu_102_reg_n_5_[6] ,\src_buf_2_fu_102_reg_n_5_[5] ,\src_buf_2_fu_102_reg_n_5_[4] ,\src_buf_2_fu_102_reg_n_5_[3] ,\src_buf_2_fu_102_reg_n_5_[2] ,\src_buf_2_fu_102_reg_n_5_[1] ,\src_buf_2_fu_102_reg_n_5_[0] }),
        .\src_buf_1_1_val_int_reg_reg[23]_0 (src_buf_3_load_1_reg_683),
        .\src_buf_1_2_val_int_reg_reg[23]_0 (src_buf_15_reg_699),
        .\src_buf_2_0_val_int_reg_reg[23]_0 (src_buf_4_fu_110),
        .\src_buf_2_1_val_int_reg_reg[23]_0 (src_buf_5_load_1_reg_688),
        .\src_buf_2_2_val_int_reg_reg[23]_0 (src_buf_17_reg_693));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln111_15_reg_3175[0]_i_1 
       (.I0(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_14),
        .I1(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_9),
        .I2(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_15),
        .I3(ap_ce_reg),
        .O(\icmp_ln111_15_reg_3175[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln111_1_reg_3099[0]_i_1 
       (.I0(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_10),
        .I1(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_7),
        .I2(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_11),
        .I3(ap_ce_reg),
        .O(\icmp_ln111_1_reg_3099[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln111_8_reg_3137[0]_i_1 
       (.I0(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_12),
        .I1(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_8),
        .I2(grp_xFModeProc_3_1_16_3_9_s_fu_282_n_13),
        .I3(ap_ce_reg),
        .O(\icmp_ln111_8_reg_3137[0]_i_1_n_5 ));
  CARRY4 icmp_ln178_fu_337_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln178_fu_337_p2_carry_n_5,icmp_ln178_fu_337_p2_carry_n_6,icmp_ln178_fu_337_p2_carry_n_7,icmp_ln178_fu_337_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln178_fu_337_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  CARRY4 icmp_ln178_fu_337_p2_carry__0
       (.CI(icmp_ln178_fu_337_p2_carry_n_5),
        .CO({NLW_icmp_ln178_fu_337_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln178_fu_337_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln178_fu_337_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_59}));
  FDRE \icmp_ln178_reg_641_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln178_reg_641_pp0_iter9_reg),
        .Q(icmp_ln178_reg_641_pp0_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln178_reg_641_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .Q(icmp_ln178_reg_641_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln178_reg_641_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln178_reg_641_pp0_iter1_reg),
        .Q(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/icmp_ln178_reg_641_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(\icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln178_reg_641_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln178_reg_641_pp0_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln178_reg_641_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln178_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln178_fu_337_p2),
        .Q(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln185_fu_349_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln185_fu_349_p2_carry_n_5,icmp_ln185_fu_349_p2_carry_n_6,icmp_ln185_fu_349_p2_carry_n_7,icmp_ln185_fu_349_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .O(NLW_icmp_ln185_fu_349_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln185_fu_349_p2_carry__0
       (.CI(icmp_ln185_fu_349_p2_carry_n_5),
        .CO({NLW_icmp_ln185_fu_349_p2_carry__0_CO_UNCONNECTED[3],icmp_ln185_fu_349_p2,icmp_ln185_fu_349_p2_carry__0_n_7,icmp_ln185_fu_349_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .O(NLW_icmp_ln185_fu_349_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  FDRE \icmp_ln185_reg_645_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln185_reg_645),
        .Q(icmp_ln185_reg_645_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln185_reg_645_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln185_reg_645_pp0_iter1_reg),
        .Q(icmp_ln185_reg_645_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln185_reg_645_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(icmp_ln185_reg_645),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF8000008080)) 
    \icmp_ln333_reg_671[0]_i_1 
       (.I0(\icmp_ln333_reg_671[0]_i_2_n_5 ),
        .I1(\icmp_ln333_reg_671[0]_i_3_n_5 ),
        .I2(\icmp_ln333_reg_671[0]_i_4_n_5 ),
        .I3(icmp_ln178_reg_641_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .O(\icmp_ln333_reg_671[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln333_reg_671[0]_i_2 
       (.I0(\col_reg_634_pp0_iter1_reg_reg[11]_0 [10]),
        .I1(\col_reg_634_pp0_iter1_reg_reg[11]_0 [11]),
        .I2(\col_reg_634_pp0_iter1_reg_reg[11]_0 [9]),
        .I3(\col_reg_634_pp0_iter1_reg_reg[11]_0 [7]),
        .I4(\col_reg_634_pp0_iter1_reg_reg[11]_0 [8]),
        .I5(\col_reg_634_pp0_iter1_reg_reg[11]_0 [6]),
        .O(\icmp_ln333_reg_671[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000023)) 
    \icmp_ln333_reg_671[0]_i_3 
       (.I0(\col_reg_634_pp0_iter1_reg_reg[11]_0 [4]),
        .I1(\col_reg_634_pp0_iter1_reg_reg[11]_0 [5]),
        .I2(\col_reg_634_pp0_iter1_reg_reg[11]_0 [3]),
        .I3(\col_reg_634_pp0_iter1_reg_reg[11]_0 [0]),
        .I4(\col_reg_634_pp0_iter1_reg_reg[11]_0 [1]),
        .I5(\col_reg_634_pp0_iter1_reg_reg[11]_0 [2]),
        .O(\icmp_ln333_reg_671[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln333_reg_671[0]_i_4 
       (.I0(\col_reg_634_pp0_iter1_reg_reg[11]_0 [10]),
        .I1(\col_reg_634_pp0_iter1_reg_reg[11]_0 [11]),
        .I2(col_reg_634_pp0_iter1_reg),
        .I3(icmp_ln178_reg_641_pp0_iter1_reg),
        .I4(\icmp_ln333_reg_671[0]_i_5_n_5 ),
        .O(\icmp_ln333_reg_671[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln333_reg_671[0]_i_5 
       (.I0(\col_reg_634_pp0_iter1_reg_reg[11]_0 [8]),
        .I1(\col_reg_634_pp0_iter1_reg_reg[11]_0 [7]),
        .I2(\col_reg_634_pp0_iter1_reg_reg[11]_0 [5]),
        .I3(\col_reg_634_pp0_iter1_reg_reg[11]_0 [4]),
        .O(\icmp_ln333_reg_671[0]_i_5_n_5 ));
  FDRE \icmp_ln333_reg_671_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln333_reg_671_pp0_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln333_reg_671_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .Q(icmp_ln333_reg_671_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/icmp_ln333_reg_671_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln333_reg_671_pp0_iter3_reg),
        .Q(\icmp_ln333_reg_671_pp0_iter9_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln333_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln333_reg_671[0]_i_1_n_5 ),
        .Q(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__1 
       (.I0(pop),
        .I1(push_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888A8888888)) 
    \mOutPtr[1]_i_2 
       (.I0(imgInput_data_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(p_16_in),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0_i_38_n_5),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .I4(and_ln185_reg_652),
        .I5(ram_reg_2),
        .O(we1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__0
       (.I0(\col_reg_634_reg[11]_0 [3]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[3]),
        .O(address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__0
       (.I0(\col_reg_634_reg[11]_0 [2]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[2]),
        .O(address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__0
       (.I0(\col_reg_634_reg[11]_0 [1]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[1]),
        .O(address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__0
       (.I0(\col_reg_634_reg[11]_0 [0]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_i_2__1_n_5),
        .I1(imgInput_data_empty_n),
        .I2(\ap_CS_fsm_reg[8] [0]),
        .I3(ram_reg_2_0),
        .I4(trunc_ln415_1_reg_459),
        .I5(\ap_CS_fsm_reg[8] [3]),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    ram_reg_0_i_1__1
       (.I0(ram_reg_2_1),
        .I1(ram_reg_0_i_38_n_5),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .I5(and_ln185_reg_652),
        .O(\trunc_ln446_2_reg_523_reg[1] ));
  LUT5 #(
    .INIT(32'h4F404040)) 
    ram_reg_0_i_2
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[8] [3]),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .O(ce0));
  LUT6 #(
    .INIT(64'h00FF000080808080)) 
    ram_reg_0_i_23
       (.I0(imgInput_data_empty_n),
        .I1(\ap_CS_fsm_reg[8] [0]),
        .I2(ram_reg_2_0),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\ap_CS_fsm_reg[8] [3]),
        .O(empty_n_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__0
       (.I0(\col_reg_634_reg[11]_0 [11]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[11]),
        .O(address1[11]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_0_i_2__1
       (.I0(p_16_in),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(Q[1]),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_2__1_n_5));
  LUT6 #(
    .INIT(64'h22FF22F0220022F0)) 
    ram_reg_0_i_36
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ram_reg_2_2),
        .I3(\ap_CS_fsm_reg[8] [3]),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_38
       (.I0(\ap_CS_fsm_reg[8] [3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(ram_reg_0_i_38_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__0
       (.I0(\col_reg_634_reg[11]_0 [10]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[10]),
        .O(address1[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_42
       (.I0(and_ln185_reg_652),
        .I1(\icmp_ln178_reg_641_reg_n_5_[0] ),
        .O(p_16_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__0
       (.I0(\col_reg_634_reg[11]_0 [9]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[9]),
        .O(address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__0
       (.I0(\col_reg_634_reg[11]_0 [8]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[8]),
        .O(address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__0
       (.I0(\col_reg_634_reg[11]_0 [7]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[7]),
        .O(address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__0
       (.I0(\col_reg_634_reg[11]_0 [6]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[6]),
        .O(address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__0
       (.I0(\col_reg_634_reg[11]_0 [5]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[5]),
        .O(address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__0
       (.I0(\col_reg_634_reg[11]_0 [4]),
        .I1(\ap_CS_fsm_reg[8] [3]),
        .I2(ram_reg_2_3[4]),
        .O(address1[4]));
  FDRE \src_buf_12_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[0]),
        .Q(src_buf_12_reg_677[0]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[10]),
        .Q(src_buf_12_reg_677[10]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[11]),
        .Q(src_buf_12_reg_677[11]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[12]),
        .Q(src_buf_12_reg_677[12]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[13]),
        .Q(src_buf_12_reg_677[13]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[14]),
        .Q(src_buf_12_reg_677[14]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[15]),
        .Q(src_buf_12_reg_677[15]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[16]),
        .Q(src_buf_12_reg_677[16]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[17]),
        .Q(src_buf_12_reg_677[17]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[18]),
        .Q(src_buf_12_reg_677[18]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[19]),
        .Q(src_buf_12_reg_677[19]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[1]),
        .Q(src_buf_12_reg_677[1]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[20]),
        .Q(src_buf_12_reg_677[20]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[21]),
        .Q(src_buf_12_reg_677[21]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[22]),
        .Q(src_buf_12_reg_677[22]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[23]),
        .Q(src_buf_12_reg_677[23]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[2]),
        .Q(src_buf_12_reg_677[2]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[3]),
        .Q(src_buf_12_reg_677[3]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[4]),
        .Q(src_buf_12_reg_677[4]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[5]),
        .Q(src_buf_12_reg_677[5]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[6]),
        .Q(src_buf_12_reg_677[6]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[7]),
        .Q(src_buf_12_reg_677[7]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[8]),
        .Q(src_buf_12_reg_677[8]),
        .R(1'b0));
  FDRE \src_buf_12_reg_677_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(src_buf_1_fu_118[9]),
        .Q(src_buf_12_reg_677[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \src_buf_13_reg_705[23]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .O(src_buf_13_reg_7050));
  FDRE \src_buf_13_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[0]),
        .Q(src_buf_13_reg_705[0]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[10]),
        .Q(src_buf_13_reg_705[10]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[11]),
        .Q(src_buf_13_reg_705[11]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[12]),
        .Q(src_buf_13_reg_705[12]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[13]),
        .Q(src_buf_13_reg_705[13]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[14]),
        .Q(src_buf_13_reg_705[14]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[15]),
        .Q(src_buf_13_reg_705[15]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[16]),
        .Q(src_buf_13_reg_705[16]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[17]),
        .Q(src_buf_13_reg_705[17]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[18]),
        .Q(src_buf_13_reg_705[18]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[19]),
        .Q(src_buf_13_reg_705[19]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[1]),
        .Q(src_buf_13_reg_705[1]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[20]),
        .Q(src_buf_13_reg_705[20]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[21]),
        .Q(src_buf_13_reg_705[21]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[22]),
        .Q(src_buf_13_reg_705[22]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[23]),
        .Q(src_buf_13_reg_705[23]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[2]),
        .Q(src_buf_13_reg_705[2]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[3]),
        .Q(src_buf_13_reg_705[3]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[4]),
        .Q(src_buf_13_reg_705[4]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[5]),
        .Q(src_buf_13_reg_705[5]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[6]),
        .Q(src_buf_13_reg_705[6]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[7]),
        .Q(src_buf_13_reg_705[7]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[8]),
        .Q(src_buf_13_reg_705[8]),
        .R(1'b0));
  FDRE \src_buf_13_reg_705_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_13_fu_480_p3[9]),
        .Q(src_buf_13_reg_705[9]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[0]),
        .Q(src_buf_15_reg_699[0]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[10]),
        .Q(src_buf_15_reg_699[10]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[11]),
        .Q(src_buf_15_reg_699[11]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[12]),
        .Q(src_buf_15_reg_699[12]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[13]),
        .Q(src_buf_15_reg_699[13]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[14]),
        .Q(src_buf_15_reg_699[14]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[15]),
        .Q(src_buf_15_reg_699[15]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[16]),
        .Q(src_buf_15_reg_699[16]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[17]),
        .Q(src_buf_15_reg_699[17]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[18]),
        .Q(src_buf_15_reg_699[18]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[19]),
        .Q(src_buf_15_reg_699[19]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[1]),
        .Q(src_buf_15_reg_699[1]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[20]),
        .Q(src_buf_15_reg_699[20]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[21]),
        .Q(src_buf_15_reg_699[21]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[22]),
        .Q(src_buf_15_reg_699[22]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[23]),
        .Q(src_buf_15_reg_699[23]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[2]),
        .Q(src_buf_15_reg_699[2]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[3]),
        .Q(src_buf_15_reg_699[3]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[4]),
        .Q(src_buf_15_reg_699[4]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[5]),
        .Q(src_buf_15_reg_699[5]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[6]),
        .Q(src_buf_15_reg_699[6]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[7]),
        .Q(src_buf_15_reg_699[7]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[8]),
        .Q(src_buf_15_reg_699[8]),
        .R(1'b0));
  FDRE \src_buf_15_reg_699_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_15_fu_473_p3[9]),
        .Q(src_buf_15_reg_699[9]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[0]),
        .Q(src_buf_17_reg_693[0]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[10]),
        .Q(src_buf_17_reg_693[10]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[11]),
        .Q(src_buf_17_reg_693[11]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[12]),
        .Q(src_buf_17_reg_693[12]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[13]),
        .Q(src_buf_17_reg_693[13]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[14]),
        .Q(src_buf_17_reg_693[14]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[15]),
        .Q(src_buf_17_reg_693[15]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[16]),
        .Q(src_buf_17_reg_693[16]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[17]),
        .Q(src_buf_17_reg_693[17]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[18]),
        .Q(src_buf_17_reg_693[18]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[19]),
        .Q(src_buf_17_reg_693[19]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[1]),
        .Q(src_buf_17_reg_693[1]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[20]),
        .Q(src_buf_17_reg_693[20]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[21]),
        .Q(src_buf_17_reg_693[21]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[22]),
        .Q(src_buf_17_reg_693[22]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[23]),
        .Q(src_buf_17_reg_693[23]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[2]),
        .Q(src_buf_17_reg_693[2]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[3]),
        .Q(src_buf_17_reg_693[3]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[4]),
        .Q(src_buf_17_reg_693[4]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[5]),
        .Q(src_buf_17_reg_693[5]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[6]),
        .Q(src_buf_17_reg_693[6]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[7]),
        .Q(src_buf_17_reg_693[7]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[8]),
        .Q(src_buf_17_reg_693[8]),
        .R(1'b0));
  FDRE \src_buf_17_reg_693_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_17_fu_466_p3[9]),
        .Q(src_buf_17_reg_693[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[0]_i_1 
       (.I0(src_buf_1_fu_118[0]),
        .I1(tmp_22_fu_412_p5[0]),
        .I2(tmp_21_fu_400_p5[0]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[10]_i_1 
       (.I0(src_buf_1_fu_118[10]),
        .I1(tmp_22_fu_412_p5[10]),
        .I2(tmp_21_fu_400_p5[10]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[11]_i_1 
       (.I0(src_buf_1_fu_118[11]),
        .I1(tmp_22_fu_412_p5[11]),
        .I2(tmp_21_fu_400_p5[11]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[12]_i_1 
       (.I0(src_buf_1_fu_118[12]),
        .I1(tmp_22_fu_412_p5[12]),
        .I2(tmp_21_fu_400_p5[12]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[13]_i_1 
       (.I0(src_buf_1_fu_118[13]),
        .I1(tmp_22_fu_412_p5[13]),
        .I2(tmp_21_fu_400_p5[13]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[14]_i_1 
       (.I0(src_buf_1_fu_118[14]),
        .I1(tmp_22_fu_412_p5[14]),
        .I2(tmp_21_fu_400_p5[14]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[15]_i_1 
       (.I0(src_buf_1_fu_118[15]),
        .I1(tmp_22_fu_412_p5[15]),
        .I2(tmp_21_fu_400_p5[15]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[16]_i_1 
       (.I0(src_buf_1_fu_118[16]),
        .I1(tmp_22_fu_412_p5[16]),
        .I2(tmp_21_fu_400_p5[16]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[17]_i_1 
       (.I0(src_buf_1_fu_118[17]),
        .I1(tmp_22_fu_412_p5[17]),
        .I2(tmp_21_fu_400_p5[17]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[18]_i_1 
       (.I0(src_buf_1_fu_118[18]),
        .I1(tmp_22_fu_412_p5[18]),
        .I2(tmp_21_fu_400_p5[18]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[18]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[19]_i_1 
       (.I0(src_buf_1_fu_118[19]),
        .I1(tmp_22_fu_412_p5[19]),
        .I2(tmp_21_fu_400_p5[19]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[1]_i_1 
       (.I0(src_buf_1_fu_118[1]),
        .I1(tmp_22_fu_412_p5[1]),
        .I2(tmp_21_fu_400_p5[1]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[1]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[20]_i_1 
       (.I0(src_buf_1_fu_118[20]),
        .I1(tmp_22_fu_412_p5[20]),
        .I2(tmp_21_fu_400_p5[20]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[20]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[21]_i_1 
       (.I0(src_buf_1_fu_118[21]),
        .I1(tmp_22_fu_412_p5[21]),
        .I2(tmp_21_fu_400_p5[21]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[21]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[22]_i_1 
       (.I0(src_buf_1_fu_118[22]),
        .I1(tmp_22_fu_412_p5[22]),
        .I2(tmp_21_fu_400_p5[22]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[22]));
  LUT3 #(
    .INIT(8'h02)) 
    \src_buf_1_fu_118[23]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .O(src_buf_1_fu_118_0));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[23]_i_3 
       (.I0(src_buf_1_fu_118[23]),
        .I1(tmp_22_fu_412_p5[23]),
        .I2(tmp_21_fu_400_p5[23]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[23]));
  LUT6 #(
    .INIT(64'h1015101510101515)) 
    \src_buf_1_fu_118[23]_i_6 
       (.I0(\empty_30_reg_536_reg[0] ),
        .I1(Q[0]),
        .I2(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [1]),
        .I3(\src_buf_1_fu_118[23]_i_5 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .I5(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [0]),
        .O(\trunc_ln446_2_reg_523_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8BB88)) 
    \src_buf_1_fu_118[23]_i_7 
       (.I0(Q[0]),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [1]),
        .I2(\src_buf_1_fu_118[23]_i_5 [0]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [0]),
        .I4(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [0]),
        .I5(\empty_30_reg_536_reg[0] ),
        .O(\trunc_ln446_2_reg_523_reg[0] ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[23]_i_8 
       (.I0(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [0]),
        .I1(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 [1]),
        .I2(\src_buf_1_fu_118[23]_i_5 [1]),
        .I3(\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 [1]),
        .I4(Q[1]),
        .O(\empty_30_reg_536_reg[0] ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[2]_i_1 
       (.I0(src_buf_1_fu_118[2]),
        .I1(tmp_22_fu_412_p5[2]),
        .I2(tmp_21_fu_400_p5[2]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[3]_i_1 
       (.I0(src_buf_1_fu_118[3]),
        .I1(tmp_22_fu_412_p5[3]),
        .I2(tmp_21_fu_400_p5[3]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[3]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[4]_i_1 
       (.I0(src_buf_1_fu_118[4]),
        .I1(tmp_22_fu_412_p5[4]),
        .I2(tmp_21_fu_400_p5[4]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[5]_i_1 
       (.I0(src_buf_1_fu_118[5]),
        .I1(tmp_22_fu_412_p5[5]),
        .I2(tmp_21_fu_400_p5[5]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[5]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[6]_i_1 
       (.I0(src_buf_1_fu_118[6]),
        .I1(tmp_22_fu_412_p5[6]),
        .I2(tmp_21_fu_400_p5[6]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[7]_i_1 
       (.I0(src_buf_1_fu_118[7]),
        .I1(tmp_22_fu_412_p5[7]),
        .I2(tmp_21_fu_400_p5[7]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[7]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[8]_i_1 
       (.I0(src_buf_1_fu_118[8]),
        .I1(tmp_22_fu_412_p5[8]),
        .I2(tmp_21_fu_400_p5[8]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[8]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \src_buf_1_fu_118[9]_i_1 
       (.I0(src_buf_1_fu_118[9]),
        .I1(tmp_22_fu_412_p5[9]),
        .I2(tmp_21_fu_400_p5[9]),
        .I3(icmp_ln185_reg_645_pp0_iter2_reg),
        .I4(spec_select47_reg_541),
        .O(src_buf_13_fu_480_p3[9]));
  FDRE \src_buf_1_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[0]),
        .Q(src_buf_1_fu_118[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[10]),
        .Q(src_buf_1_fu_118[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[11]),
        .Q(src_buf_1_fu_118[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[12]),
        .Q(src_buf_1_fu_118[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[13]),
        .Q(src_buf_1_fu_118[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[14]),
        .Q(src_buf_1_fu_118[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[15]),
        .Q(src_buf_1_fu_118[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[16]),
        .Q(src_buf_1_fu_118[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[17]),
        .Q(src_buf_1_fu_118[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[18]),
        .Q(src_buf_1_fu_118[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[19]),
        .Q(src_buf_1_fu_118[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[1]),
        .Q(src_buf_1_fu_118[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[20]),
        .Q(src_buf_1_fu_118[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[21]),
        .Q(src_buf_1_fu_118[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[22]),
        .Q(src_buf_1_fu_118[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[23]),
        .Q(src_buf_1_fu_118[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[2]),
        .Q(src_buf_1_fu_118[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[3]),
        .Q(src_buf_1_fu_118[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[4]),
        .Q(src_buf_1_fu_118[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[5]),
        .Q(src_buf_1_fu_118[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[6]),
        .Q(src_buf_1_fu_118[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[7]),
        .Q(src_buf_1_fu_118[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[8]),
        .Q(src_buf_1_fu_118[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_1_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_13_fu_480_p3[9]),
        .Q(src_buf_1_fu_118[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[0]_i_1 
       (.I0(src_buf_15_reg_699[0]),
        .I1(src_buf_3_load_reg_711[0]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[10]_i_1 
       (.I0(src_buf_15_reg_699[10]),
        .I1(src_buf_3_load_reg_711[10]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[11]_i_1 
       (.I0(src_buf_15_reg_699[11]),
        .I1(src_buf_3_load_reg_711[11]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[12]_i_1 
       (.I0(src_buf_15_reg_699[12]),
        .I1(src_buf_3_load_reg_711[12]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[13]_i_1 
       (.I0(src_buf_15_reg_699[13]),
        .I1(src_buf_3_load_reg_711[13]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[14]_i_1 
       (.I0(src_buf_15_reg_699[14]),
        .I1(src_buf_3_load_reg_711[14]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[15]_i_1 
       (.I0(src_buf_15_reg_699[15]),
        .I1(src_buf_3_load_reg_711[15]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[16]_i_1 
       (.I0(src_buf_15_reg_699[16]),
        .I1(src_buf_3_load_reg_711[16]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[17]_i_1 
       (.I0(src_buf_15_reg_699[17]),
        .I1(src_buf_3_load_reg_711[17]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[18]_i_1 
       (.I0(src_buf_15_reg_699[18]),
        .I1(src_buf_3_load_reg_711[18]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[19]_i_1 
       (.I0(src_buf_15_reg_699[19]),
        .I1(src_buf_3_load_reg_711[19]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[1]_i_1 
       (.I0(src_buf_15_reg_699[1]),
        .I1(src_buf_3_load_reg_711[1]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[20]_i_1 
       (.I0(src_buf_15_reg_699[20]),
        .I1(src_buf_3_load_reg_711[20]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[21]_i_1 
       (.I0(src_buf_15_reg_699[21]),
        .I1(src_buf_3_load_reg_711[21]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[22]_i_1 
       (.I0(src_buf_15_reg_699[22]),
        .I1(src_buf_3_load_reg_711[22]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[23]_i_1 
       (.I0(src_buf_15_reg_699[23]),
        .I1(src_buf_3_load_reg_711[23]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[2]_i_1 
       (.I0(src_buf_15_reg_699[2]),
        .I1(src_buf_3_load_reg_711[2]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[3]_i_1 
       (.I0(src_buf_15_reg_699[3]),
        .I1(src_buf_3_load_reg_711[3]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[4]_i_1 
       (.I0(src_buf_15_reg_699[4]),
        .I1(src_buf_3_load_reg_711[4]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[5]_i_1 
       (.I0(src_buf_15_reg_699[5]),
        .I1(src_buf_3_load_reg_711[5]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[6]_i_1 
       (.I0(src_buf_15_reg_699[6]),
        .I1(src_buf_3_load_reg_711[6]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[7]_i_1 
       (.I0(src_buf_15_reg_699[7]),
        .I1(src_buf_3_load_reg_711[7]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[8]_i_1 
       (.I0(src_buf_15_reg_699[8]),
        .I1(src_buf_3_load_reg_711[8]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_2_fu_102[9]_i_1 
       (.I0(src_buf_15_reg_699[9]),
        .I1(src_buf_3_load_reg_711[9]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_14_fu_525_p3[9]));
  FDRE \src_buf_2_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[0]),
        .Q(\src_buf_2_fu_102_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[10]),
        .Q(\src_buf_2_fu_102_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[11]),
        .Q(\src_buf_2_fu_102_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[12]),
        .Q(\src_buf_2_fu_102_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[13]),
        .Q(\src_buf_2_fu_102_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[14]),
        .Q(\src_buf_2_fu_102_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[15]),
        .Q(\src_buf_2_fu_102_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[16]),
        .Q(\src_buf_2_fu_102_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[17]),
        .Q(\src_buf_2_fu_102_reg_n_5_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[18]),
        .Q(\src_buf_2_fu_102_reg_n_5_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[19]),
        .Q(\src_buf_2_fu_102_reg_n_5_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[1]),
        .Q(\src_buf_2_fu_102_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[20]),
        .Q(\src_buf_2_fu_102_reg_n_5_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[21]),
        .Q(\src_buf_2_fu_102_reg_n_5_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[22]),
        .Q(\src_buf_2_fu_102_reg_n_5_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[23]),
        .Q(\src_buf_2_fu_102_reg_n_5_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[2]),
        .Q(\src_buf_2_fu_102_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[3]),
        .Q(\src_buf_2_fu_102_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[4]),
        .Q(\src_buf_2_fu_102_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[5]),
        .Q(\src_buf_2_fu_102_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[6]),
        .Q(\src_buf_2_fu_102_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[7]),
        .Q(\src_buf_2_fu_102_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[8]),
        .Q(\src_buf_2_fu_102_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_2_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_14_fu_525_p3[9]),
        .Q(\src_buf_2_fu_102_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[0]_i_1 
       (.I0(src_buf_3_fu_106[0]),
        .I1(tmp_s_fu_430_p5[0]),
        .I2(tmp_21_fu_400_p5[0]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[10]_i_1 
       (.I0(src_buf_3_fu_106[10]),
        .I1(tmp_s_fu_430_p5[10]),
        .I2(tmp_21_fu_400_p5[10]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[11]_i_1 
       (.I0(src_buf_3_fu_106[11]),
        .I1(tmp_s_fu_430_p5[11]),
        .I2(tmp_21_fu_400_p5[11]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[12]_i_1 
       (.I0(src_buf_3_fu_106[12]),
        .I1(tmp_s_fu_430_p5[12]),
        .I2(tmp_21_fu_400_p5[12]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[13]_i_1 
       (.I0(src_buf_3_fu_106[13]),
        .I1(tmp_s_fu_430_p5[13]),
        .I2(tmp_21_fu_400_p5[13]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[14]_i_1 
       (.I0(src_buf_3_fu_106[14]),
        .I1(tmp_s_fu_430_p5[14]),
        .I2(tmp_21_fu_400_p5[14]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[15]_i_1 
       (.I0(src_buf_3_fu_106[15]),
        .I1(tmp_s_fu_430_p5[15]),
        .I2(tmp_21_fu_400_p5[15]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[16]_i_1 
       (.I0(src_buf_3_fu_106[16]),
        .I1(tmp_s_fu_430_p5[16]),
        .I2(tmp_21_fu_400_p5[16]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[17]_i_1 
       (.I0(src_buf_3_fu_106[17]),
        .I1(tmp_s_fu_430_p5[17]),
        .I2(tmp_21_fu_400_p5[17]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[17]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[18]_i_1 
       (.I0(src_buf_3_fu_106[18]),
        .I1(tmp_s_fu_430_p5[18]),
        .I2(tmp_21_fu_400_p5[18]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[18]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[19]_i_1 
       (.I0(src_buf_3_fu_106[19]),
        .I1(tmp_s_fu_430_p5[19]),
        .I2(tmp_21_fu_400_p5[19]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[19]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[1]_i_1 
       (.I0(src_buf_3_fu_106[1]),
        .I1(tmp_s_fu_430_p5[1]),
        .I2(tmp_21_fu_400_p5[1]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[20]_i_1 
       (.I0(src_buf_3_fu_106[20]),
        .I1(tmp_s_fu_430_p5[20]),
        .I2(tmp_21_fu_400_p5[20]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[20]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[21]_i_1 
       (.I0(src_buf_3_fu_106[21]),
        .I1(tmp_s_fu_430_p5[21]),
        .I2(tmp_21_fu_400_p5[21]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[21]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[22]_i_1 
       (.I0(src_buf_3_fu_106[22]),
        .I1(tmp_s_fu_430_p5[22]),
        .I2(tmp_21_fu_400_p5[22]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[22]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[23]_i_1 
       (.I0(src_buf_3_fu_106[23]),
        .I1(tmp_s_fu_430_p5[23]),
        .I2(tmp_21_fu_400_p5[23]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[23]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[2]_i_1 
       (.I0(src_buf_3_fu_106[2]),
        .I1(tmp_s_fu_430_p5[2]),
        .I2(tmp_21_fu_400_p5[2]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[3]_i_1 
       (.I0(src_buf_3_fu_106[3]),
        .I1(tmp_s_fu_430_p5[3]),
        .I2(tmp_21_fu_400_p5[3]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[4]_i_1 
       (.I0(src_buf_3_fu_106[4]),
        .I1(tmp_s_fu_430_p5[4]),
        .I2(tmp_21_fu_400_p5[4]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[5]_i_1 
       (.I0(src_buf_3_fu_106[5]),
        .I1(tmp_s_fu_430_p5[5]),
        .I2(tmp_21_fu_400_p5[5]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[6]_i_1 
       (.I0(src_buf_3_fu_106[6]),
        .I1(tmp_s_fu_430_p5[6]),
        .I2(tmp_21_fu_400_p5[6]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[7]_i_1 
       (.I0(src_buf_3_fu_106[7]),
        .I1(tmp_s_fu_430_p5[7]),
        .I2(tmp_21_fu_400_p5[7]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[8]_i_1 
       (.I0(src_buf_3_fu_106[8]),
        .I1(tmp_s_fu_430_p5[8]),
        .I2(tmp_21_fu_400_p5[8]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_3_fu_106[9]_i_1 
       (.I0(src_buf_3_fu_106[9]),
        .I1(tmp_s_fu_430_p5[9]),
        .I2(tmp_21_fu_400_p5[9]),
        .I3(spec_select51_reg_546),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_15_fu_473_p3[9]));
  FDRE \src_buf_3_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[0]),
        .Q(src_buf_3_fu_106[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[10]),
        .Q(src_buf_3_fu_106[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[11]),
        .Q(src_buf_3_fu_106[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[12]),
        .Q(src_buf_3_fu_106[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[13]),
        .Q(src_buf_3_fu_106[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[14]),
        .Q(src_buf_3_fu_106[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[15]),
        .Q(src_buf_3_fu_106[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[16]),
        .Q(src_buf_3_fu_106[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[17]),
        .Q(src_buf_3_fu_106[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[18]),
        .Q(src_buf_3_fu_106[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[19]),
        .Q(src_buf_3_fu_106[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[1]),
        .Q(src_buf_3_fu_106[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[20]),
        .Q(src_buf_3_fu_106[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[21]),
        .Q(src_buf_3_fu_106[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[22]),
        .Q(src_buf_3_fu_106[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[23]),
        .Q(src_buf_3_fu_106[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[2]),
        .Q(src_buf_3_fu_106[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[3]),
        .Q(src_buf_3_fu_106[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[4]),
        .Q(src_buf_3_fu_106[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[5]),
        .Q(src_buf_3_fu_106[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[6]),
        .Q(src_buf_3_fu_106[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[7]),
        .Q(src_buf_3_fu_106[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[8]),
        .Q(src_buf_3_fu_106[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_15_fu_473_p3[9]),
        .Q(src_buf_3_fu_106[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_3_load_1_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[0]),
        .Q(src_buf_3_load_1_reg_683[0]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[10]),
        .Q(src_buf_3_load_1_reg_683[10]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[11]),
        .Q(src_buf_3_load_1_reg_683[11]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[12]),
        .Q(src_buf_3_load_1_reg_683[12]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[13]),
        .Q(src_buf_3_load_1_reg_683[13]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[14]),
        .Q(src_buf_3_load_1_reg_683[14]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[15]),
        .Q(src_buf_3_load_1_reg_683[15]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[16]),
        .Q(src_buf_3_load_1_reg_683[16]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[17]),
        .Q(src_buf_3_load_1_reg_683[17]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[18]),
        .Q(src_buf_3_load_1_reg_683[18]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[19]),
        .Q(src_buf_3_load_1_reg_683[19]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[1]),
        .Q(src_buf_3_load_1_reg_683[1]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[20]),
        .Q(src_buf_3_load_1_reg_683[20]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[21]),
        .Q(src_buf_3_load_1_reg_683[21]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[22]),
        .Q(src_buf_3_load_1_reg_683[22]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[23]),
        .Q(src_buf_3_load_1_reg_683[23]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[2]),
        .Q(src_buf_3_load_1_reg_683[2]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[3]),
        .Q(src_buf_3_load_1_reg_683[3]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[4]),
        .Q(src_buf_3_load_1_reg_683[4]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[5]),
        .Q(src_buf_3_load_1_reg_683[5]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[6]),
        .Q(src_buf_3_load_1_reg_683[6]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[7]),
        .Q(src_buf_3_load_1_reg_683[7]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[8]),
        .Q(src_buf_3_load_1_reg_683[8]),
        .R(1'b0));
  FDRE \src_buf_3_load_1_reg_683_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_3_fu_106[9]),
        .Q(src_buf_3_load_1_reg_683[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \src_buf_3_load_reg_711[23]_i_1 
       (.I0(\icmp_ln178_reg_641_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(\icmp_ln333_reg_671_reg_n_5_[0] ),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(src_buf_3_load_reg_7110));
  FDRE \src_buf_3_load_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[0]),
        .Q(src_buf_3_load_reg_711[0]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[10]),
        .Q(src_buf_3_load_reg_711[10]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[11]),
        .Q(src_buf_3_load_reg_711[11]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[12]),
        .Q(src_buf_3_load_reg_711[12]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[13]),
        .Q(src_buf_3_load_reg_711[13]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[14]),
        .Q(src_buf_3_load_reg_711[14]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[15]),
        .Q(src_buf_3_load_reg_711[15]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[16]),
        .Q(src_buf_3_load_reg_711[16]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[17]),
        .Q(src_buf_3_load_reg_711[17]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[18]),
        .Q(src_buf_3_load_reg_711[18]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[19]),
        .Q(src_buf_3_load_reg_711[19]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[1]),
        .Q(src_buf_3_load_reg_711[1]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[20]),
        .Q(src_buf_3_load_reg_711[20]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[21]),
        .Q(src_buf_3_load_reg_711[21]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[22]),
        .Q(src_buf_3_load_reg_711[22]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[23]),
        .Q(src_buf_3_load_reg_711[23]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[2]),
        .Q(src_buf_3_load_reg_711[2]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[3]),
        .Q(src_buf_3_load_reg_711[3]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[4]),
        .Q(src_buf_3_load_reg_711[4]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[5]),
        .Q(src_buf_3_load_reg_711[5]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[6]),
        .Q(src_buf_3_load_reg_711[6]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[7]),
        .Q(src_buf_3_load_reg_711[7]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[8]),
        .Q(src_buf_3_load_reg_711[8]),
        .R(1'b0));
  FDRE \src_buf_3_load_reg_711_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_3_fu_106[9]),
        .Q(src_buf_3_load_reg_711[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[0]_i_1 
       (.I0(src_buf_17_reg_693[0]),
        .I1(src_buf_5_load_reg_716[0]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[10]_i_1 
       (.I0(src_buf_17_reg_693[10]),
        .I1(src_buf_5_load_reg_716[10]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[11]_i_1 
       (.I0(src_buf_17_reg_693[11]),
        .I1(src_buf_5_load_reg_716[11]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[12]_i_1 
       (.I0(src_buf_17_reg_693[12]),
        .I1(src_buf_5_load_reg_716[12]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[13]_i_1 
       (.I0(src_buf_17_reg_693[13]),
        .I1(src_buf_5_load_reg_716[13]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[14]_i_1 
       (.I0(src_buf_17_reg_693[14]),
        .I1(src_buf_5_load_reg_716[14]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[15]_i_1 
       (.I0(src_buf_17_reg_693[15]),
        .I1(src_buf_5_load_reg_716[15]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[16]_i_1 
       (.I0(src_buf_17_reg_693[16]),
        .I1(src_buf_5_load_reg_716[16]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[17]_i_1 
       (.I0(src_buf_17_reg_693[17]),
        .I1(src_buf_5_load_reg_716[17]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[18]_i_1 
       (.I0(src_buf_17_reg_693[18]),
        .I1(src_buf_5_load_reg_716[18]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[19]_i_1 
       (.I0(src_buf_17_reg_693[19]),
        .I1(src_buf_5_load_reg_716[19]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[1]_i_1 
       (.I0(src_buf_17_reg_693[1]),
        .I1(src_buf_5_load_reg_716[1]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[20]_i_1 
       (.I0(src_buf_17_reg_693[20]),
        .I1(src_buf_5_load_reg_716[20]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[21]_i_1 
       (.I0(src_buf_17_reg_693[21]),
        .I1(src_buf_5_load_reg_716[21]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[22]_i_1 
       (.I0(src_buf_17_reg_693[22]),
        .I1(src_buf_5_load_reg_716[22]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[23]_i_1 
       (.I0(src_buf_17_reg_693[23]),
        .I1(src_buf_5_load_reg_716[23]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[2]_i_1 
       (.I0(src_buf_17_reg_693[2]),
        .I1(src_buf_5_load_reg_716[2]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[3]_i_1 
       (.I0(src_buf_17_reg_693[3]),
        .I1(src_buf_5_load_reg_716[3]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[4]_i_1 
       (.I0(src_buf_17_reg_693[4]),
        .I1(src_buf_5_load_reg_716[4]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[5]_i_1 
       (.I0(src_buf_17_reg_693[5]),
        .I1(src_buf_5_load_reg_716[5]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[6]_i_1 
       (.I0(src_buf_17_reg_693[6]),
        .I1(src_buf_5_load_reg_716[6]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[7]_i_1 
       (.I0(src_buf_17_reg_693[7]),
        .I1(src_buf_5_load_reg_716[7]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[8]_i_1 
       (.I0(src_buf_17_reg_693[8]),
        .I1(src_buf_5_load_reg_716[8]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \src_buf_4_fu_110[9]_i_1 
       (.I0(src_buf_17_reg_693[9]),
        .I1(src_buf_5_load_reg_716[9]),
        .I2(icmp_ln333_reg_671_pp0_iter3_reg),
        .O(src_buf_16_fu_520_p3[9]));
  FDRE \src_buf_4_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[0]),
        .Q(src_buf_4_fu_110[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[10]),
        .Q(src_buf_4_fu_110[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[11]),
        .Q(src_buf_4_fu_110[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[12]),
        .Q(src_buf_4_fu_110[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[13]),
        .Q(src_buf_4_fu_110[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[14]),
        .Q(src_buf_4_fu_110[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[15]),
        .Q(src_buf_4_fu_110[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[16]),
        .Q(src_buf_4_fu_110[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[17]),
        .Q(src_buf_4_fu_110[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[18]),
        .Q(src_buf_4_fu_110[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[19]),
        .Q(src_buf_4_fu_110[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[1]),
        .Q(src_buf_4_fu_110[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[20]),
        .Q(src_buf_4_fu_110[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[21]),
        .Q(src_buf_4_fu_110[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[22]),
        .Q(src_buf_4_fu_110[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[23]),
        .Q(src_buf_4_fu_110[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[2]),
        .Q(src_buf_4_fu_110[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[3]),
        .Q(src_buf_4_fu_110[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[4]),
        .Q(src_buf_4_fu_110[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[5]),
        .Q(src_buf_4_fu_110[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[6]),
        .Q(src_buf_4_fu_110[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[7]),
        .Q(src_buf_4_fu_110[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[8]),
        .Q(src_buf_4_fu_110[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_4_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(src_buf_16_fu_520_p3[9]),
        .Q(src_buf_4_fu_110[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[0]_i_1 
       (.I0(src_buf_5_fu_114[0]),
        .I1(tmp_23_fu_448_p5[0]),
        .I2(tmp_21_fu_400_p5[0]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[10]_i_1 
       (.I0(src_buf_5_fu_114[10]),
        .I1(tmp_23_fu_448_p5[10]),
        .I2(tmp_21_fu_400_p5[10]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[11]_i_1 
       (.I0(src_buf_5_fu_114[11]),
        .I1(tmp_23_fu_448_p5[11]),
        .I2(tmp_21_fu_400_p5[11]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[12]_i_1 
       (.I0(src_buf_5_fu_114[12]),
        .I1(tmp_23_fu_448_p5[12]),
        .I2(tmp_21_fu_400_p5[12]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[13]_i_1 
       (.I0(src_buf_5_fu_114[13]),
        .I1(tmp_23_fu_448_p5[13]),
        .I2(tmp_21_fu_400_p5[13]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[14]_i_1 
       (.I0(src_buf_5_fu_114[14]),
        .I1(tmp_23_fu_448_p5[14]),
        .I2(tmp_21_fu_400_p5[14]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[15]_i_1 
       (.I0(src_buf_5_fu_114[15]),
        .I1(tmp_23_fu_448_p5[15]),
        .I2(tmp_21_fu_400_p5[15]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[16]_i_1 
       (.I0(src_buf_5_fu_114[16]),
        .I1(tmp_23_fu_448_p5[16]),
        .I2(tmp_21_fu_400_p5[16]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[17]_i_1 
       (.I0(src_buf_5_fu_114[17]),
        .I1(tmp_23_fu_448_p5[17]),
        .I2(tmp_21_fu_400_p5[17]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[17]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[18]_i_1 
       (.I0(src_buf_5_fu_114[18]),
        .I1(tmp_23_fu_448_p5[18]),
        .I2(tmp_21_fu_400_p5[18]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[18]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[19]_i_1 
       (.I0(src_buf_5_fu_114[19]),
        .I1(tmp_23_fu_448_p5[19]),
        .I2(tmp_21_fu_400_p5[19]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[19]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[1]_i_1 
       (.I0(src_buf_5_fu_114[1]),
        .I1(tmp_23_fu_448_p5[1]),
        .I2(tmp_21_fu_400_p5[1]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[20]_i_1 
       (.I0(src_buf_5_fu_114[20]),
        .I1(tmp_23_fu_448_p5[20]),
        .I2(tmp_21_fu_400_p5[20]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[20]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[21]_i_1 
       (.I0(src_buf_5_fu_114[21]),
        .I1(tmp_23_fu_448_p5[21]),
        .I2(tmp_21_fu_400_p5[21]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[21]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[22]_i_1 
       (.I0(src_buf_5_fu_114[22]),
        .I1(tmp_23_fu_448_p5[22]),
        .I2(tmp_21_fu_400_p5[22]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[22]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[23]_i_1 
       (.I0(src_buf_5_fu_114[23]),
        .I1(tmp_23_fu_448_p5[23]),
        .I2(tmp_21_fu_400_p5[23]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[23]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[2]_i_1 
       (.I0(src_buf_5_fu_114[2]),
        .I1(tmp_23_fu_448_p5[2]),
        .I2(tmp_21_fu_400_p5[2]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[3]_i_1 
       (.I0(src_buf_5_fu_114[3]),
        .I1(tmp_23_fu_448_p5[3]),
        .I2(tmp_21_fu_400_p5[3]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[4]_i_1 
       (.I0(src_buf_5_fu_114[4]),
        .I1(tmp_23_fu_448_p5[4]),
        .I2(tmp_21_fu_400_p5[4]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[5]_i_1 
       (.I0(src_buf_5_fu_114[5]),
        .I1(tmp_23_fu_448_p5[5]),
        .I2(tmp_21_fu_400_p5[5]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[6]_i_1 
       (.I0(src_buf_5_fu_114[6]),
        .I1(tmp_23_fu_448_p5[6]),
        .I2(tmp_21_fu_400_p5[6]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[7]_i_1 
       (.I0(src_buf_5_fu_114[7]),
        .I1(tmp_23_fu_448_p5[7]),
        .I2(tmp_21_fu_400_p5[7]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[8]_i_1 
       (.I0(src_buf_5_fu_114[8]),
        .I1(tmp_23_fu_448_p5[8]),
        .I2(tmp_21_fu_400_p5[8]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \src_buf_5_fu_114[9]_i_1 
       (.I0(src_buf_5_fu_114[9]),
        .I1(tmp_23_fu_448_p5[9]),
        .I2(tmp_21_fu_400_p5[9]),
        .I3(spec_select55_reg_551),
        .I4(icmp_ln185_reg_645_pp0_iter2_reg),
        .O(src_buf_17_fu_466_p3[9]));
  FDRE \src_buf_5_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[0]),
        .Q(src_buf_5_fu_114[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[10]),
        .Q(src_buf_5_fu_114[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[11]),
        .Q(src_buf_5_fu_114[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[12]),
        .Q(src_buf_5_fu_114[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[13]),
        .Q(src_buf_5_fu_114[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[14]),
        .Q(src_buf_5_fu_114[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[15]),
        .Q(src_buf_5_fu_114[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[16]),
        .Q(src_buf_5_fu_114[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[17]),
        .Q(src_buf_5_fu_114[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[18]),
        .Q(src_buf_5_fu_114[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[19]),
        .Q(src_buf_5_fu_114[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[1]),
        .Q(src_buf_5_fu_114[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[20]),
        .Q(src_buf_5_fu_114[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[21]),
        .Q(src_buf_5_fu_114[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[22]),
        .Q(src_buf_5_fu_114[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[23]),
        .Q(src_buf_5_fu_114[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[2]),
        .Q(src_buf_5_fu_114[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[3]),
        .Q(src_buf_5_fu_114[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[4]),
        .Q(src_buf_5_fu_114[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[5]),
        .Q(src_buf_5_fu_114[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[6]),
        .Q(src_buf_5_fu_114[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[7]),
        .Q(src_buf_5_fu_114[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[8]),
        .Q(src_buf_5_fu_114[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_1_fu_118_0),
        .D(src_buf_17_fu_466_p3[9]),
        .Q(src_buf_5_fu_114[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_5_load_1_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[0]),
        .Q(src_buf_5_load_1_reg_688[0]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[10]),
        .Q(src_buf_5_load_1_reg_688[10]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[11]),
        .Q(src_buf_5_load_1_reg_688[11]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[12]),
        .Q(src_buf_5_load_1_reg_688[12]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[13]),
        .Q(src_buf_5_load_1_reg_688[13]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[14]),
        .Q(src_buf_5_load_1_reg_688[14]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[15]),
        .Q(src_buf_5_load_1_reg_688[15]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[16]),
        .Q(src_buf_5_load_1_reg_688[16]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[17]),
        .Q(src_buf_5_load_1_reg_688[17]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[18]),
        .Q(src_buf_5_load_1_reg_688[18]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[19]),
        .Q(src_buf_5_load_1_reg_688[19]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[1]),
        .Q(src_buf_5_load_1_reg_688[1]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[20]),
        .Q(src_buf_5_load_1_reg_688[20]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[21]),
        .Q(src_buf_5_load_1_reg_688[21]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[22]),
        .Q(src_buf_5_load_1_reg_688[22]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[23]),
        .Q(src_buf_5_load_1_reg_688[23]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[2]),
        .Q(src_buf_5_load_1_reg_688[2]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[3]),
        .Q(src_buf_5_load_1_reg_688[3]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[4]),
        .Q(src_buf_5_load_1_reg_688[4]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[5]),
        .Q(src_buf_5_load_1_reg_688[5]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[6]),
        .Q(src_buf_5_load_1_reg_688[6]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[7]),
        .Q(src_buf_5_load_1_reg_688[7]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[8]),
        .Q(src_buf_5_load_1_reg_688[8]),
        .R(1'b0));
  FDRE \src_buf_5_load_1_reg_688_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_13_reg_7050),
        .D(src_buf_5_fu_114[9]),
        .Q(src_buf_5_load_1_reg_688[9]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[0]),
        .Q(src_buf_5_load_reg_716[0]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[10]),
        .Q(src_buf_5_load_reg_716[10]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[11]),
        .Q(src_buf_5_load_reg_716[11]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[12]),
        .Q(src_buf_5_load_reg_716[12]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[13]),
        .Q(src_buf_5_load_reg_716[13]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[14]),
        .Q(src_buf_5_load_reg_716[14]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[15]),
        .Q(src_buf_5_load_reg_716[15]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[16]),
        .Q(src_buf_5_load_reg_716[16]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[17]),
        .Q(src_buf_5_load_reg_716[17]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[18]),
        .Q(src_buf_5_load_reg_716[18]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[19]),
        .Q(src_buf_5_load_reg_716[19]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[1]),
        .Q(src_buf_5_load_reg_716[1]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[20]),
        .Q(src_buf_5_load_reg_716[20]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[21]),
        .Q(src_buf_5_load_reg_716[21]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[22]),
        .Q(src_buf_5_load_reg_716[22]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[23]),
        .Q(src_buf_5_load_reg_716[23]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[2]),
        .Q(src_buf_5_load_reg_716[2]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[3]),
        .Q(src_buf_5_load_reg_716[3]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[4]),
        .Q(src_buf_5_load_reg_716[4]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[5]),
        .Q(src_buf_5_load_reg_716[5]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[6]),
        .Q(src_buf_5_load_reg_716[6]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[7]),
        .Q(src_buf_5_load_reg_716[7]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[8]),
        .Q(src_buf_5_load_reg_716[8]),
        .R(1'b0));
  FDRE \src_buf_5_load_reg_716_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_3_load_reg_7110),
        .D(src_buf_5_fu_114[9]),
        .Q(src_buf_5_load_reg_716[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \src_buf_fu_98[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(src_buf_2_fu_102));
  FDRE \src_buf_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]),
        .Q(src_buf_fu_98[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[10]),
        .Q(src_buf_fu_98[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[11]),
        .Q(src_buf_fu_98[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[12]),
        .Q(src_buf_fu_98[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[13]),
        .Q(src_buf_fu_98[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[14]),
        .Q(src_buf_fu_98[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[15]),
        .Q(src_buf_fu_98[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[16]),
        .Q(src_buf_fu_98[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[17]),
        .Q(src_buf_fu_98[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[18]),
        .Q(src_buf_fu_98[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[19]),
        .Q(src_buf_fu_98[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[1]),
        .Q(src_buf_fu_98[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[20]),
        .Q(src_buf_fu_98[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[21]),
        .Q(src_buf_fu_98[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[22]),
        .Q(src_buf_fu_98[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[23]),
        .Q(src_buf_fu_98[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[2]),
        .Q(src_buf_fu_98[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[3]),
        .Q(src_buf_fu_98[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[4]),
        .Q(src_buf_fu_98[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[5]),
        .Q(src_buf_fu_98[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[6]),
        .Q(src_buf_fu_98[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[7]),
        .Q(src_buf_fu_98[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[8]),
        .Q(src_buf_fu_98[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \src_buf_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_2_fu_102),
        .D(ap_phi_reg_pp0_iter4_src_buf_6_reg_273[9]),
        .Q(src_buf_fu_98[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1
   (D,
    \row_ind_3_fu_44_reg[1]_0 ,
    \row_ind_3_fu_44_reg[1]_1 ,
    \row_ind_2_fu_40_reg[1]_0 ,
    row_ind_2_fu_40_reg,
    \row_ind_1_fu_36_reg[1]_0 ,
    O,
    \init_buf_fu_70_reg[7] ,
    \init_buf_fu_70_reg[11] ,
    \init_buf_fu_70_reg[15] ,
    \init_buf_fu_70_reg[19] ,
    \init_buf_fu_70_reg[23] ,
    \init_buf_fu_70_reg[27] ,
    \init_buf_fu_70_reg[31] ,
    \init_buf_fu_70_reg[35] ,
    \init_buf_fu_70_reg[39] ,
    \init_buf_fu_70_reg[43] ,
    \init_buf_fu_70_reg[47] ,
    \init_buf_fu_70_reg[51] ,
    \init_buf_fu_70_reg[55] ,
    \init_buf_fu_70_reg[59] ,
    \init_buf_fu_70_reg[63] ,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg,
    Q,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg,
    CO,
    \row_ind_7_fu_110_reg[1] ,
    \row_ind_6_fu_106_reg[1] ,
    \row_ind_fu_102_reg[1] ,
    init_buf_fu_70_reg,
    S,
    \init_buf_fu_70_reg[7]_0 ,
    \init_buf_fu_70_reg[11]_0 ,
    \init_buf_fu_70_reg[15]_0 ,
    \init_buf_fu_70_reg[19]_0 ,
    \init_buf_fu_70_reg[23]_0 ,
    \init_buf_fu_70_reg[27]_0 ,
    \init_buf_fu_70_reg[31]_0 ,
    \init_buf_fu_70_reg[35]_0 ,
    \init_buf_fu_70_reg[39]_0 ,
    \init_buf_fu_70_reg[43]_0 ,
    \init_buf_fu_70_reg[47]_0 ,
    \init_buf_fu_70_reg[51]_0 ,
    \init_buf_fu_70_reg[55]_0 ,
    \init_buf_fu_70_reg[59]_0 ,
    \init_buf_fu_70_reg[63]_0 );
  output [1:0]D;
  output [1:0]\row_ind_3_fu_44_reg[1]_0 ;
  output [1:0]\row_ind_3_fu_44_reg[1]_1 ;
  output [1:0]\row_ind_2_fu_40_reg[1]_0 ;
  output [1:0]row_ind_2_fu_40_reg;
  output [1:0]\row_ind_1_fu_36_reg[1]_0 ;
  output [3:0]O;
  output [3:0]\init_buf_fu_70_reg[7] ;
  output [3:0]\init_buf_fu_70_reg[11] ;
  output [3:0]\init_buf_fu_70_reg[15] ;
  output [3:0]\init_buf_fu_70_reg[19] ;
  output [3:0]\init_buf_fu_70_reg[23] ;
  output [3:0]\init_buf_fu_70_reg[27] ;
  output [3:0]\init_buf_fu_70_reg[31] ;
  output [3:0]\init_buf_fu_70_reg[35] ;
  output [3:0]\init_buf_fu_70_reg[39] ;
  output [3:0]\init_buf_fu_70_reg[43] ;
  output [3:0]\init_buf_fu_70_reg[47] ;
  output [3:0]\init_buf_fu_70_reg[51] ;
  output [3:0]\init_buf_fu_70_reg[55] ;
  output [3:0]\init_buf_fu_70_reg[59] ;
  output [3:0]\init_buf_fu_70_reg[63] ;
  output grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg;
  input [3:0]Q;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg;
  input [0:0]CO;
  input [1:0]\row_ind_7_fu_110_reg[1] ;
  input [1:0]\row_ind_6_fu_106_reg[1] ;
  input [1:0]\row_ind_fu_102_reg[1] ;
  input [1:0]init_buf_fu_70_reg;
  input [1:0]S;
  input [3:0]\init_buf_fu_70_reg[7]_0 ;
  input [3:0]\init_buf_fu_70_reg[11]_0 ;
  input [3:0]\init_buf_fu_70_reg[15]_0 ;
  input [3:0]\init_buf_fu_70_reg[19]_0 ;
  input [3:0]\init_buf_fu_70_reg[23]_0 ;
  input [3:0]\init_buf_fu_70_reg[27]_0 ;
  input [3:0]\init_buf_fu_70_reg[31]_0 ;
  input [3:0]\init_buf_fu_70_reg[35]_0 ;
  input [3:0]\init_buf_fu_70_reg[39]_0 ;
  input [3:0]\init_buf_fu_70_reg[43]_0 ;
  input [3:0]\init_buf_fu_70_reg[47]_0 ;
  input [3:0]\init_buf_fu_70_reg[51]_0 ;
  input [3:0]\init_buf_fu_70_reg[55]_0 ;
  input [3:0]\init_buf_fu_70_reg[59]_0 ;
  input [3:0]\init_buf_fu_70_reg[63]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg;
  wire \init_buf_fu_70[0]_i_3_n_5 ;
  wire \init_buf_fu_70[0]_i_6_n_5 ;
  wire \init_buf_fu_70[0]_i_7_n_5 ;
  wire [1:0]init_buf_fu_70_reg;
  wire \init_buf_fu_70_reg[0]_i_2_n_5 ;
  wire \init_buf_fu_70_reg[0]_i_2_n_6 ;
  wire \init_buf_fu_70_reg[0]_i_2_n_7 ;
  wire \init_buf_fu_70_reg[0]_i_2_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[11] ;
  wire [3:0]\init_buf_fu_70_reg[11]_0 ;
  wire \init_buf_fu_70_reg[12]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[12]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[12]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[12]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[15] ;
  wire [3:0]\init_buf_fu_70_reg[15]_0 ;
  wire \init_buf_fu_70_reg[16]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[16]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[16]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[16]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[19] ;
  wire [3:0]\init_buf_fu_70_reg[19]_0 ;
  wire \init_buf_fu_70_reg[20]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[20]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[20]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[20]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[23] ;
  wire [3:0]\init_buf_fu_70_reg[23]_0 ;
  wire \init_buf_fu_70_reg[24]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[24]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[24]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[24]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[27] ;
  wire [3:0]\init_buf_fu_70_reg[27]_0 ;
  wire \init_buf_fu_70_reg[28]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[28]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[28]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[28]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[31] ;
  wire [3:0]\init_buf_fu_70_reg[31]_0 ;
  wire \init_buf_fu_70_reg[32]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[32]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[32]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[32]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[35] ;
  wire [3:0]\init_buf_fu_70_reg[35]_0 ;
  wire \init_buf_fu_70_reg[36]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[36]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[36]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[36]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[39] ;
  wire [3:0]\init_buf_fu_70_reg[39]_0 ;
  wire \init_buf_fu_70_reg[40]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[40]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[40]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[40]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[43] ;
  wire [3:0]\init_buf_fu_70_reg[43]_0 ;
  wire \init_buf_fu_70_reg[44]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[44]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[44]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[44]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[47] ;
  wire [3:0]\init_buf_fu_70_reg[47]_0 ;
  wire \init_buf_fu_70_reg[48]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[48]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[48]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[48]_i_1_n_8 ;
  wire \init_buf_fu_70_reg[4]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[4]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[4]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[4]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[51] ;
  wire [3:0]\init_buf_fu_70_reg[51]_0 ;
  wire \init_buf_fu_70_reg[52]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[52]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[52]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[52]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[55] ;
  wire [3:0]\init_buf_fu_70_reg[55]_0 ;
  wire \init_buf_fu_70_reg[56]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[56]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[56]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[56]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[59] ;
  wire [3:0]\init_buf_fu_70_reg[59]_0 ;
  wire \init_buf_fu_70_reg[60]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[60]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[60]_i_1_n_8 ;
  wire [3:0]\init_buf_fu_70_reg[63] ;
  wire [3:0]\init_buf_fu_70_reg[63]_0 ;
  wire [3:0]\init_buf_fu_70_reg[7] ;
  wire [3:0]\init_buf_fu_70_reg[7]_0 ;
  wire \init_buf_fu_70_reg[8]_i_1_n_5 ;
  wire \init_buf_fu_70_reg[8]_i_1_n_6 ;
  wire \init_buf_fu_70_reg[8]_i_1_n_7 ;
  wire \init_buf_fu_70_reg[8]_i_1_n_8 ;
  wire \row_ind_1_fu_36[0]_i_1_n_5 ;
  wire \row_ind_1_fu_36[1]_i_1_n_5 ;
  wire [1:0]\row_ind_1_fu_36_reg[1]_0 ;
  wire \row_ind_1_fu_36_reg_n_5_[0] ;
  wire \row_ind_1_fu_36_reg_n_5_[1] ;
  wire \row_ind_2_fu_40[0]_i_1_n_5 ;
  wire \row_ind_2_fu_40[1]_i_1_n_5 ;
  wire [1:0]row_ind_2_fu_40_reg;
  wire [1:0]\row_ind_2_fu_40_reg[1]_0 ;
  wire \row_ind_3_fu_44[0]_i_1_n_5 ;
  wire \row_ind_3_fu_44[1]_i_1_n_5 ;
  wire [1:0]\row_ind_3_fu_44_reg[1]_0 ;
  wire [1:0]\row_ind_3_fu_44_reg[1]_1 ;
  wire [1:0]\row_ind_6_fu_106_reg[1] ;
  wire [1:0]\row_ind_7_fu_110_reg[1] ;
  wire [1:0]\row_ind_fu_102_reg[1] ;
  wire \row_ind_fu_32[0]_i_1_n_5 ;
  wire \row_ind_fu_32[1]_i_1_n_5 ;
  wire \row_ind_fu_32_reg_n_5_[0] ;
  wire \row_ind_fu_32_reg_n_5_[1] ;
  wire [3:3]\NLW_init_buf_fu_70_reg[60]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\row_ind_fu_32_reg_n_5_[0] ),
        .ap_done_cache_reg_1(\row_ind_fu_32_reg_n_5_[1] ),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_fu_70[0]_i_3 
       (.I0(row_ind_2_fu_40_reg[0]),
        .I1(Q[2]),
        .I2(init_buf_fu_70_reg[0]),
        .O(\init_buf_fu_70[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_fu_70[0]_i_6 
       (.I0(row_ind_2_fu_40_reg[1]),
        .I1(Q[2]),
        .I2(init_buf_fu_70_reg[1]),
        .O(\init_buf_fu_70[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \init_buf_fu_70[0]_i_7 
       (.I0(init_buf_fu_70_reg[0]),
        .I1(row_ind_2_fu_40_reg[0]),
        .I2(Q[2]),
        .O(\init_buf_fu_70[0]_i_7_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\init_buf_fu_70_reg[0]_i_2_n_5 ,\init_buf_fu_70_reg[0]_i_2_n_6 ,\init_buf_fu_70_reg[0]_i_2_n_7 ,\init_buf_fu_70_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\init_buf_fu_70[0]_i_3_n_5 }),
        .O(O),
        .S({S,\init_buf_fu_70[0]_i_6_n_5 ,\init_buf_fu_70[0]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[12]_i_1 
       (.CI(\init_buf_fu_70_reg[8]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[12]_i_1_n_5 ,\init_buf_fu_70_reg[12]_i_1_n_6 ,\init_buf_fu_70_reg[12]_i_1_n_7 ,\init_buf_fu_70_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[15] ),
        .S(\init_buf_fu_70_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[16]_i_1 
       (.CI(\init_buf_fu_70_reg[12]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[16]_i_1_n_5 ,\init_buf_fu_70_reg[16]_i_1_n_6 ,\init_buf_fu_70_reg[16]_i_1_n_7 ,\init_buf_fu_70_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[19] ),
        .S(\init_buf_fu_70_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[20]_i_1 
       (.CI(\init_buf_fu_70_reg[16]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[20]_i_1_n_5 ,\init_buf_fu_70_reg[20]_i_1_n_6 ,\init_buf_fu_70_reg[20]_i_1_n_7 ,\init_buf_fu_70_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[23] ),
        .S(\init_buf_fu_70_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[24]_i_1 
       (.CI(\init_buf_fu_70_reg[20]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[24]_i_1_n_5 ,\init_buf_fu_70_reg[24]_i_1_n_6 ,\init_buf_fu_70_reg[24]_i_1_n_7 ,\init_buf_fu_70_reg[24]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[27] ),
        .S(\init_buf_fu_70_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[28]_i_1 
       (.CI(\init_buf_fu_70_reg[24]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[28]_i_1_n_5 ,\init_buf_fu_70_reg[28]_i_1_n_6 ,\init_buf_fu_70_reg[28]_i_1_n_7 ,\init_buf_fu_70_reg[28]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[31] ),
        .S(\init_buf_fu_70_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[32]_i_1 
       (.CI(\init_buf_fu_70_reg[28]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[32]_i_1_n_5 ,\init_buf_fu_70_reg[32]_i_1_n_6 ,\init_buf_fu_70_reg[32]_i_1_n_7 ,\init_buf_fu_70_reg[32]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[35] ),
        .S(\init_buf_fu_70_reg[35]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[36]_i_1 
       (.CI(\init_buf_fu_70_reg[32]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[36]_i_1_n_5 ,\init_buf_fu_70_reg[36]_i_1_n_6 ,\init_buf_fu_70_reg[36]_i_1_n_7 ,\init_buf_fu_70_reg[36]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[39] ),
        .S(\init_buf_fu_70_reg[39]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[40]_i_1 
       (.CI(\init_buf_fu_70_reg[36]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[40]_i_1_n_5 ,\init_buf_fu_70_reg[40]_i_1_n_6 ,\init_buf_fu_70_reg[40]_i_1_n_7 ,\init_buf_fu_70_reg[40]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[43] ),
        .S(\init_buf_fu_70_reg[43]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[44]_i_1 
       (.CI(\init_buf_fu_70_reg[40]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[44]_i_1_n_5 ,\init_buf_fu_70_reg[44]_i_1_n_6 ,\init_buf_fu_70_reg[44]_i_1_n_7 ,\init_buf_fu_70_reg[44]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[47] ),
        .S(\init_buf_fu_70_reg[47]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[48]_i_1 
       (.CI(\init_buf_fu_70_reg[44]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[48]_i_1_n_5 ,\init_buf_fu_70_reg[48]_i_1_n_6 ,\init_buf_fu_70_reg[48]_i_1_n_7 ,\init_buf_fu_70_reg[48]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[51] ),
        .S(\init_buf_fu_70_reg[51]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[4]_i_1 
       (.CI(\init_buf_fu_70_reg[0]_i_2_n_5 ),
        .CO({\init_buf_fu_70_reg[4]_i_1_n_5 ,\init_buf_fu_70_reg[4]_i_1_n_6 ,\init_buf_fu_70_reg[4]_i_1_n_7 ,\init_buf_fu_70_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[7] ),
        .S(\init_buf_fu_70_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[52]_i_1 
       (.CI(\init_buf_fu_70_reg[48]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[52]_i_1_n_5 ,\init_buf_fu_70_reg[52]_i_1_n_6 ,\init_buf_fu_70_reg[52]_i_1_n_7 ,\init_buf_fu_70_reg[52]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[55] ),
        .S(\init_buf_fu_70_reg[55]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[56]_i_1 
       (.CI(\init_buf_fu_70_reg[52]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[56]_i_1_n_5 ,\init_buf_fu_70_reg[56]_i_1_n_6 ,\init_buf_fu_70_reg[56]_i_1_n_7 ,\init_buf_fu_70_reg[56]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[59] ),
        .S(\init_buf_fu_70_reg[59]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[60]_i_1 
       (.CI(\init_buf_fu_70_reg[56]_i_1_n_5 ),
        .CO({\NLW_init_buf_fu_70_reg[60]_i_1_CO_UNCONNECTED [3],\init_buf_fu_70_reg[60]_i_1_n_6 ,\init_buf_fu_70_reg[60]_i_1_n_7 ,\init_buf_fu_70_reg[60]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[63] ),
        .S(\init_buf_fu_70_reg[63]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \init_buf_fu_70_reg[8]_i_1 
       (.CI(\init_buf_fu_70_reg[4]_i_1_n_5 ),
        .CO({\init_buf_fu_70_reg[8]_i_1_n_5 ,\init_buf_fu_70_reg[8]_i_1_n_6 ,\init_buf_fu_70_reg[8]_i_1_n_7 ,\init_buf_fu_70_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\init_buf_fu_70_reg[11] ),
        .S(\init_buf_fu_70_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h5F5D0000)) 
    \row_ind_1_fu_36[0]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .I4(\row_ind_1_fu_36_reg_n_5_[0] ),
        .O(\row_ind_1_fu_36[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h5F5D0000)) 
    \row_ind_1_fu_36[1]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .I4(\row_ind_1_fu_36_reg_n_5_[1] ),
        .O(\row_ind_1_fu_36[1]_i_1_n_5 ));
  FDRE \row_ind_1_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_1_fu_36[0]_i_1_n_5 ),
        .Q(\row_ind_1_fu_36_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_1_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_1_fu_36[1]_i_1_n_5 ),
        .Q(\row_ind_1_fu_36_reg_n_5_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \row_ind_2_fu_40[0]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .I4(row_ind_2_fu_40_reg[0]),
        .O(\row_ind_2_fu_40[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \row_ind_2_fu_40[1]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .I4(row_ind_2_fu_40_reg[1]),
        .O(\row_ind_2_fu_40[1]_i_1_n_5 ));
  FDRE \row_ind_2_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_fu_40[0]_i_1_n_5 ),
        .Q(row_ind_2_fu_40_reg[0]),
        .R(1'b0));
  FDRE \row_ind_2_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_fu_40[1]_i_1_n_5 ),
        .Q(row_ind_2_fu_40_reg[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \row_ind_3_fu_44[0]_i_1 
       (.I0(\row_ind_fu_32_reg_n_5_[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .I4(\row_ind_3_fu_44_reg[1]_1 [0]),
        .O(\row_ind_3_fu_44[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \row_ind_3_fu_44[1]_i_1 
       (.I0(\row_ind_fu_32_reg_n_5_[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .I4(\row_ind_3_fu_44_reg[1]_1 [1]),
        .O(\row_ind_3_fu_44[1]_i_1_n_5 ));
  FDRE \row_ind_3_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_3_fu_44[0]_i_1_n_5 ),
        .Q(\row_ind_3_fu_44_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \row_ind_3_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_3_fu_44[1]_i_1_n_5 ),
        .Q(\row_ind_3_fu_44_reg[1]_1 [1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_6_fu_106[0]_i_1 
       (.I0(row_ind_2_fu_40_reg[0]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_6_fu_106_reg[1] [0]),
        .O(\row_ind_2_fu_40_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_6_fu_106[1]_i_1 
       (.I0(row_ind_2_fu_40_reg[1]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_6_fu_106_reg[1] [1]),
        .O(\row_ind_2_fu_40_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_7_fu_110[0]_i_1 
       (.I0(\row_ind_3_fu_44_reg[1]_1 [0]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_7_fu_110_reg[1] [0]),
        .O(\row_ind_3_fu_44_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_7_fu_110[1]_i_2 
       (.I0(\row_ind_3_fu_44_reg[1]_1 [1]),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_7_fu_110_reg[1] [1]),
        .O(\row_ind_3_fu_44_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_fu_102[0]_i_1 
       (.I0(\row_ind_1_fu_36_reg_n_5_[0] ),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_fu_102_reg[1] [0]),
        .O(\row_ind_1_fu_36_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_ind_fu_102[1]_i_1 
       (.I0(\row_ind_1_fu_36_reg_n_5_[1] ),
        .I1(Q[3]),
        .I2(CO),
        .I3(\row_ind_fu_102_reg[1] [1]),
        .O(\row_ind_1_fu_36_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hEEE6)) 
    \row_ind_fu_32[0]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .O(\row_ind_fu_32[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h5F08)) 
    \row_ind_fu_32[1]_i_1 
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .I1(\row_ind_fu_32_reg_n_5_[0] ),
        .I2(ap_loop_init_int),
        .I3(\row_ind_fu_32_reg_n_5_[1] ),
        .O(\row_ind_fu_32[1]_i_1_n_5 ));
  FDRE \row_ind_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_32[0]_i_1_n_5 ),
        .Q(\row_ind_fu_32_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_fu_32[1]_i_1_n_5 ),
        .Q(\row_ind_fu_32_reg_n_5_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2
   (ap_enable_reg_pp0_iter1_reg_0,
    D,
    \trunc_ln415_1_reg_459_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    empty_n_reg,
    address1,
    \col_3_reg_180_reg[11]_0 ,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    imgInput_data_empty_n,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg,
    E,
    Q,
    CO,
    trunc_ln415_1_reg_459,
    \mOutPtr[1]_i_2 ,
    buf_addr_reg_170_pp0_iter1_reg,
    ram_reg_2,
    icmp_ln419_fu_146_p2_carry_0);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output \trunc_ln415_1_reg_459_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  output empty_n_reg;
  output [11:0]address1;
  output [11:0]\col_3_reg_180_reg[11]_0 ;
  output \ap_CS_fsm_reg[3] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input imgInput_data_empty_n;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg;
  input [0:0]E;
  input [4:0]Q;
  input [0:0]CO;
  input [1:0]trunc_ln415_1_reg_459;
  input [0:0]\mOutPtr[1]_i_2 ;
  input [11:0]buf_addr_reg_170_pp0_iter1_reg;
  input [11:0]ram_reg_2;
  input [11:0]icmp_ln419_fu_146_p2_carry_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [11:0]address1;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_col_3;
  wire [11:0]buf_addr_reg_170_pp0_iter1_reg;
  wire [11:0]\col_3_reg_180_reg[11]_0 ;
  wire [11:0]col_4_fu_152_p2;
  wire col_4_fu_152_p2_carry__0_n_5;
  wire col_4_fu_152_p2_carry__0_n_6;
  wire col_4_fu_152_p2_carry__0_n_7;
  wire col_4_fu_152_p2_carry__0_n_8;
  wire col_4_fu_152_p2_carry__1_n_7;
  wire col_4_fu_152_p2_carry__1_n_8;
  wire col_4_fu_152_p2_carry_n_5;
  wire col_4_fu_152_p2_carry_n_6;
  wire col_4_fu_152_p2_carry_n_7;
  wire col_4_fu_152_p2_carry_n_8;
  wire col_fu_62;
  wire \col_fu_62_reg_n_5_[0] ;
  wire \col_fu_62_reg_n_5_[10] ;
  wire \col_fu_62_reg_n_5_[11] ;
  wire \col_fu_62_reg_n_5_[1] ;
  wire \col_fu_62_reg_n_5_[2] ;
  wire \col_fu_62_reg_n_5_[3] ;
  wire \col_fu_62_reg_n_5_[4] ;
  wire \col_fu_62_reg_n_5_[5] ;
  wire \col_fu_62_reg_n_5_[6] ;
  wire \col_fu_62_reg_n_5_[7] ;
  wire \col_fu_62_reg_n_5_[8] ;
  wire \col_fu_62_reg_n_5_[9] ;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg;
  wire icmp_ln419_fu_146_p2;
  wire [11:0]icmp_ln419_fu_146_p2_carry_0;
  wire icmp_ln419_fu_146_p2_carry_n_6;
  wire icmp_ln419_fu_146_p2_carry_n_7;
  wire icmp_ln419_fu_146_p2_carry_n_8;
  wire imgInput_data_empty_n;
  wire [0:0]\mOutPtr[1]_i_2 ;
  wire [11:0]ram_reg_2;
  wire [1:0]trunc_ln415_1_reg_459;
  wire \trunc_ln415_1_reg_459_reg[0] ;
  wire [3:2]NLW_col_4_fu_152_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_col_4_fu_152_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln419_fu_146_p2_carry_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[0]),
        .Q(\col_3_reg_180_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[10]),
        .Q(\col_3_reg_180_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[11]),
        .Q(\col_3_reg_180_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[1]),
        .Q(\col_3_reg_180_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[2]),
        .Q(\col_3_reg_180_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[3]),
        .Q(\col_3_reg_180_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[4]),
        .Q(\col_3_reg_180_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[5]),
        .Q(\col_3_reg_180_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[6]),
        .Q(\col_3_reg_180_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[7]),
        .Q(\col_3_reg_180_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[8]),
        .Q(\col_3_reg_180_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \col_3_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ap_sig_allocacmp_col_3[9]),
        .Q(\col_3_reg_180_reg[11]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_4_fu_152_p2_carry
       (.CI(1'b0),
        .CO({col_4_fu_152_p2_carry_n_5,col_4_fu_152_p2_carry_n_6,col_4_fu_152_p2_carry_n_7,col_4_fu_152_p2_carry_n_8}),
        .CYINIT(ap_sig_allocacmp_col_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(col_4_fu_152_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_4_fu_152_p2_carry__0
       (.CI(col_4_fu_152_p2_carry_n_5),
        .CO({col_4_fu_152_p2_carry__0_n_5,col_4_fu_152_p2_carry__0_n_6,col_4_fu_152_p2_carry__0_n_7,col_4_fu_152_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(col_4_fu_152_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_4_fu_152_p2_carry__1
       (.CI(col_4_fu_152_p2_carry__0_n_5),
        .CO({NLW_col_4_fu_152_p2_carry__1_CO_UNCONNECTED[3:2],col_4_fu_152_p2_carry__1_n_7,col_4_fu_152_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_col_4_fu_152_p2_carry__1_O_UNCONNECTED[3],col_4_fu_152_p2[11:9]}),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}));
  FDRE \col_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[0]),
        .Q(\col_fu_62_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[10]),
        .Q(\col_fu_62_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[11]),
        .Q(\col_fu_62_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[1]),
        .Q(\col_fu_62_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[2]),
        .Q(\col_fu_62_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[3]),
        .Q(\col_fu_62_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[4]),
        .Q(\col_fu_62_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[5]),
        .Q(\col_fu_62_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[6]),
        .Q(\col_fu_62_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[7]),
        .Q(\col_fu_62_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[8]),
        .Q(\col_fu_62_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_62),
        .D(col_4_fu_152_p2[9]),
        .Q(\col_fu_62_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln419_fu_146_p2),
        .D(D),
        .E(E),
        .Q(Q[2:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4] (CO),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(col_fu_62),
        .ap_loop_init_int_reg_0(col_4_fu_152_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_3_reg_180_reg[11] ({\col_fu_62_reg_n_5_[11] ,\col_fu_62_reg_n_5_[10] ,\col_fu_62_reg_n_5_[9] ,\col_fu_62_reg_n_5_[8] ,\col_fu_62_reg_n_5_[7] ,\col_fu_62_reg_n_5_[6] ,\col_fu_62_reg_n_5_[5] ,\col_fu_62_reg_n_5_[4] ,\col_fu_62_reg_n_5_[3] ,\col_fu_62_reg_n_5_[2] ,\col_fu_62_reg_n_5_[1] ,\col_fu_62_reg_n_5_[0] }),
        .\col_fu_62_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\col_fu_62_reg[11] (ap_sig_allocacmp_col_3),
        .\col_fu_62_reg[11]_0 ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\col_fu_62_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .\col_fu_62_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .icmp_ln419_fu_146_p2_carry(icmp_ln419_fu_146_p2_carry_0),
        .imgInput_data_empty_n(imgInput_data_empty_n));
  CARRY4 icmp_ln419_fu_146_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln419_fu_146_p2,icmp_ln419_fu_146_p2_carry_n_6,icmp_ln419_fu_146_p2_carry_n_7,icmp_ln419_fu_146_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln419_fu_146_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \mOutPtr[1]_i_3 
       (.I0(Q[4]),
        .I1(\mOutPtr[1]_i_2 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[2]),
        .I4(imgInput_data_empty_n),
        .O(\ap_CS_fsm_reg[8] ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_10
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [4]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[4]),
        .I3(Q[4]),
        .I4(ram_reg_2[4]),
        .O(address1[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_11
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [3]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[3]),
        .I3(Q[4]),
        .I4(ram_reg_2[3]),
        .O(address1[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_12
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [2]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[2]),
        .I3(Q[4]),
        .I4(ram_reg_2[2]),
        .O(address1[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_13
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [1]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[1]),
        .I3(Q[4]),
        .I4(ram_reg_2[1]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_14
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [0]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[0]),
        .I3(Q[4]),
        .I4(ram_reg_2[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    ram_reg_0_i_24
       (.I0(trunc_ln415_1_reg_459[0]),
        .I1(trunc_ln415_1_reg_459[1]),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(Q[2]),
        .I5(imgInput_data_empty_n),
        .O(\trunc_ln415_1_reg_459_reg[0] ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_3
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [11]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[11]),
        .I3(Q[4]),
        .I4(ram_reg_2[11]),
        .O(address1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_4
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [10]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[10]),
        .I3(Q[4]),
        .I4(ram_reg_2[10]),
        .O(address1[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_41
       (.I0(imgInput_data_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_5
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [9]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[9]),
        .I3(Q[4]),
        .I4(ram_reg_2[9]),
        .O(address1[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_6
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [8]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[8]),
        .I3(Q[4]),
        .I4(ram_reg_2[8]),
        .O(address1[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_7
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [7]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[7]),
        .I3(Q[4]),
        .I4(ram_reg_2[7]),
        .O(address1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_8
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [6]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[6]),
        .I3(Q[4]),
        .I4(ram_reg_2[6]),
        .O(address1[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_9
       (.I0(Q[3]),
        .I1(\col_3_reg_180_reg[11]_0 [5]),
        .I2(buf_addr_reg_170_pp0_iter1_reg[5]),
        .I3(Q[4]),
        .I4(ram_reg_2[5]),
        .O(address1[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3
   (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1,
    ap_enable_reg_pp0_iter2_reg_0,
    address0,
    D,
    \ap_CS_fsm_reg[3] ,
    buf_addr_reg_170_pp0_iter1_reg,
    tmp_reg_186,
    ap_rst_n_inv,
    ap_clk,
    ram_reg_2,
    trunc_ln415_1_reg_459,
    Q,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg,
    icmp_ln431_fu_119_p2_carry_0,
    ram_reg_2_0,
    ap_rst_n,
    ap_NS_fsm1__0,
    CO,
    tmp_fu_143_p5);
  output grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [11:0]address0;
  output [1:0]D;
  output \ap_CS_fsm_reg[3] ;
  output [11:0]buf_addr_reg_170_pp0_iter1_reg;
  output [23:0]tmp_reg_186;
  input ap_rst_n_inv;
  input ap_clk;
  input ram_reg_2;
  input [1:0]trunc_ln415_1_reg_459;
  input [2:0]Q;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg;
  input [11:0]icmp_ln431_fu_119_p2_carry_0;
  input [11:0]ram_reg_2_0;
  input ap_rst_n;
  input ap_NS_fsm1__0;
  input [0:0]CO;
  input [23:0]tmp_fu_143_p5;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [11:0]address0;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm1__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]buf_addr_reg_170;
  wire [11:0]buf_addr_reg_170_pp0_iter1_reg;
  wire [11:0]col_2_fu_125_p2;
  wire col_2_fu_125_p2_carry__0_n_5;
  wire col_2_fu_125_p2_carry__0_n_6;
  wire col_2_fu_125_p2_carry__0_n_7;
  wire col_2_fu_125_p2_carry__0_n_8;
  wire col_2_fu_125_p2_carry__1_n_7;
  wire col_2_fu_125_p2_carry__1_n_8;
  wire col_2_fu_125_p2_carry_n_5;
  wire col_2_fu_125_p2_carry_n_6;
  wire col_2_fu_125_p2_carry_n_7;
  wire col_2_fu_125_p2_carry_n_8;
  wire col_fu_520;
  wire col_fu_521;
  wire \col_fu_52_reg_n_5_[0] ;
  wire \col_fu_52_reg_n_5_[10] ;
  wire \col_fu_52_reg_n_5_[11] ;
  wire \col_fu_52_reg_n_5_[1] ;
  wire \col_fu_52_reg_n_5_[2] ;
  wire \col_fu_52_reg_n_5_[3] ;
  wire \col_fu_52_reg_n_5_[4] ;
  wire \col_fu_52_reg_n_5_[5] ;
  wire \col_fu_52_reg_n_5_[6] ;
  wire \col_fu_52_reg_n_5_[7] ;
  wire \col_fu_52_reg_n_5_[8] ;
  wire \col_fu_52_reg_n_5_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg;
  wire [11:0]grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1;
  wire icmp_ln431_fu_119_p2;
  wire [11:0]icmp_ln431_fu_119_p2_carry_0;
  wire icmp_ln431_fu_119_p2_carry_n_6;
  wire icmp_ln431_fu_119_p2_carry_n_7;
  wire icmp_ln431_fu_119_p2_carry_n_8;
  wire ram_reg_2;
  wire [11:0]ram_reg_2_0;
  wire [23:0]tmp_fu_143_p5;
  wire [23:0]tmp_reg_186;
  wire [1:0]trunc_ln415_1_reg_459;
  wire [3:2]NLW_col_2_fu_125_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_col_2_fu_125_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln431_fu_119_p2_carry_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[0]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[10]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[11]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[1]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[2]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[3]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[4]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[5]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[6]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[7]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[8]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_170[9]),
        .Q(buf_addr_reg_170_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[0]),
        .Q(buf_addr_reg_170[0]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[10]),
        .Q(buf_addr_reg_170[10]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[11]),
        .Q(buf_addr_reg_170[11]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[1]),
        .Q(buf_addr_reg_170[1]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[2]),
        .Q(buf_addr_reg_170[2]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[3]),
        .Q(buf_addr_reg_170[3]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[4]),
        .Q(buf_addr_reg_170[4]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[5]),
        .Q(buf_addr_reg_170[5]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[6]),
        .Q(buf_addr_reg_170[6]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[7]),
        .Q(buf_addr_reg_170[7]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[8]),
        .Q(buf_addr_reg_170[8]),
        .R(1'b0));
  FDRE \buf_addr_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_521),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[9]),
        .Q(buf_addr_reg_170[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_2_fu_125_p2_carry
       (.CI(1'b0),
        .CO({col_2_fu_125_p2_carry_n_5,col_2_fu_125_p2_carry_n_6,col_2_fu_125_p2_carry_n_7,col_2_fu_125_p2_carry_n_8}),
        .CYINIT(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(col_2_fu_125_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_2_fu_125_p2_carry__0
       (.CI(col_2_fu_125_p2_carry_n_5),
        .CO({col_2_fu_125_p2_carry__0_n_5,col_2_fu_125_p2_carry__0_n_6,col_2_fu_125_p2_carry__0_n_7,col_2_fu_125_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(col_2_fu_125_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 col_2_fu_125_p2_carry__1
       (.CI(col_2_fu_125_p2_carry__0_n_5),
        .CO({NLW_col_2_fu_125_p2_carry__1_CO_UNCONNECTED[3:2],col_2_fu_125_p2_carry__1_n_7,col_2_fu_125_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_col_2_fu_125_p2_carry__1_O_UNCONNECTED[3],col_2_fu_125_p2[11:9]}),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}));
  FDRE \col_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[0]),
        .Q(\col_fu_52_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[10]),
        .Q(\col_fu_52_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[11]),
        .Q(\col_fu_52_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[1]),
        .Q(\col_fu_52_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[2]),
        .Q(\col_fu_52_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[3]),
        .Q(\col_fu_52_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[4]),
        .Q(\col_fu_52_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[5]),
        .Q(\col_fu_52_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[6]),
        .Q(\col_fu_52_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[7]),
        .Q(\col_fu_52_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[8]),
        .Q(\col_fu_52_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \col_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_520),
        .D(col_2_fu_125_p2[9]),
        .Q(\col_fu_52_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln431_fu_119_p2),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_2_address0),
        .E(col_fu_520),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .address0(address0),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[5] (CO),
        .\ap_CS_fsm_reg[8] (D),
        .ap_NS_fsm1__0(ap_NS_fsm1__0),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(col_2_fu_125_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_36),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_52_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51}),
        .\col_fu_52_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .\col_fu_52_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_ready),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .icmp_ln431_fu_119_p2_carry(col_fu_521),
        .icmp_ln431_fu_119_p2_carry_0(icmp_ln431_fu_119_p2_carry_0),
        .ram_reg_2(ram_reg_2_0),
        .ram_reg_2_0({\col_fu_52_reg_n_5_[11] ,\col_fu_52_reg_n_5_[10] ,\col_fu_52_reg_n_5_[9] ,\col_fu_52_reg_n_5_[8] ,\col_fu_52_reg_n_5_[7] ,\col_fu_52_reg_n_5_[6] ,\col_fu_52_reg_n_5_[5] ,\col_fu_52_reg_n_5_[4] ,\col_fu_52_reg_n_5_[3] ,\col_fu_52_reg_n_5_[2] ,\col_fu_52_reg_n_5_[1] ,\col_fu_52_reg_n_5_[0] }));
  CARRY4 icmp_ln431_fu_119_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln431_fu_119_p2,icmp_ln431_fu_119_p2_carry_n_6,icmp_ln431_fu_119_p2_carry_n_7,icmp_ln431_fu_119_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln431_fu_119_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  LUT6 #(
    .INIT(64'h00000000AAAA000C)) 
    ram_reg_0_i_37
       (.I0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1),
        .I1(ram_reg_2),
        .I2(trunc_ln415_1_reg_459[1]),
        .I3(trunc_ln415_1_reg_459[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  FDRE \tmp_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[0]),
        .Q(tmp_reg_186[0]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[10]),
        .Q(tmp_reg_186[10]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[11]),
        .Q(tmp_reg_186[11]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[12]),
        .Q(tmp_reg_186[12]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[13]),
        .Q(tmp_reg_186[13]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[14]),
        .Q(tmp_reg_186[14]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[15]),
        .Q(tmp_reg_186[15]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[16]),
        .Q(tmp_reg_186[16]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[17]),
        .Q(tmp_reg_186[17]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[18]),
        .Q(tmp_reg_186[18]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[19]),
        .Q(tmp_reg_186[19]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[1]),
        .Q(tmp_reg_186[1]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[20]),
        .Q(tmp_reg_186[20]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[21]),
        .Q(tmp_reg_186[21]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[22]),
        .Q(tmp_reg_186[22]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[23]),
        .Q(tmp_reg_186[23]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[2]),
        .Q(tmp_reg_186[2]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[3]),
        .Q(tmp_reg_186[3]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[4]),
        .Q(tmp_reg_186[4]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[5]),
        .Q(tmp_reg_186[5]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[6]),
        .Q(tmp_reg_186[6]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[7]),
        .Q(tmp_reg_186[7]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[8]),
        .Q(tmp_reg_186[8]),
        .R(1'b0));
  FDRE \tmp_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_fu_143_p5[9]),
        .Q(tmp_reg_186[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s
   (Q,
    ap_enable_reg_pp0_iter1_reg,
    D,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready,
    \ap_CS_fsm_reg[6]_0 ,
    \mOutPtr_reg[0] ,
    pop,
    push,
    pop_0,
    \OutputValues_reg_736_reg[23] ,
    tmp_reg_186,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    imgInput_data_empty_n,
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg,
    E,
    \SRL_SIG_reg[1][0] ,
    \zext_ln415_2_reg_446_reg[11]_0 ,
    imgOutput_data_full_n,
    modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read,
    push_1,
    \mOutPtr_reg[0]_0 ,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start,
    d1,
    ram_reg_2,
    \img_height_cast_reg_492_reg[11]_0 );
  output [1:0]Q;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready;
  output \ap_CS_fsm_reg[6]_0 ;
  output \mOutPtr_reg[0] ;
  output pop;
  output push;
  output pop_0;
  output [23:0]\OutputValues_reg_736_reg[23] ;
  output [23:0]tmp_reg_186;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input imgInput_data_empty_n;
  input grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg;
  input [0:0]E;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input [11:0]\zext_ln415_2_reg_446_reg[11]_0 ;
  input imgOutput_data_full_n;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  input push_1;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  input [23:0]d1;
  input [23:0]ram_reg_2;
  input [11:0]\img_height_cast_reg_492_reg[11]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [23:0]\OutputValues_reg_736_reg[23] ;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire [12:0]add_ln446_1_fu_263_p2;
  wire add_ln446_1_fu_263_p2_carry__0_n_5;
  wire add_ln446_1_fu_263_p2_carry__0_n_6;
  wire add_ln446_1_fu_263_p2_carry__0_n_7;
  wire add_ln446_1_fu_263_p2_carry__0_n_8;
  wire add_ln446_1_fu_263_p2_carry__1_n_7;
  wire add_ln446_1_fu_263_p2_carry__1_n_8;
  wire add_ln446_1_fu_263_p2_carry_n_5;
  wire add_ln446_1_fu_263_p2_carry_n_6;
  wire add_ln446_1_fu_263_p2_carry_n_7;
  wire add_ln446_1_fu_263_p2_carry_n_8;
  wire [12:0]add_ln446_1_reg_508;
  wire [12:0]add_ln446_fu_258_p2;
  wire [12:0]add_ln446_reg_503;
  wire \add_ln446_reg_503_reg[12]_i_1_n_7 ;
  wire \add_ln446_reg_503_reg[12]_i_1_n_8 ;
  wire \add_ln446_reg_503_reg[4]_i_1_n_5 ;
  wire \add_ln446_reg_503_reg[4]_i_1_n_6 ;
  wire \add_ln446_reg_503_reg[4]_i_1_n_7 ;
  wire \add_ln446_reg_503_reg[4]_i_1_n_8 ;
  wire \add_ln446_reg_503_reg[8]_i_1_n_5 ;
  wire \add_ln446_reg_503_reg[8]_i_1_n_6 ;
  wire \add_ln446_reg_503_reg[8]_i_1_n_7 ;
  wire \add_ln446_reg_503_reg[8]_i_1_n_8 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_1_ce1;
  wire [23:0]buf_1_q0;
  wire buf_1_we1;
  wire [11:0]buf_2_address0;
  wire [11:0]buf_2_address1;
  wire [23:0]buf_2_q0;
  wire buf_2_we1;
  wire [11:0]buf_addr_reg_170_pp0_iter1_reg;
  wire [11:0]buf_address1;
  wire buf_ce0;
  wire buf_ce1;
  wire [23:0]buf_q0;
  wire buf_we1;
  wire cmp_i_i193_i_1_fu_345_p2;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_10;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_11;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_12;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_6;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_7;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_8;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_2_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_3_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_i_4_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_n_7;
  wire cmp_i_i193_i_1_fu_345_p2_carry__0_n_8;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_1_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_2_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_3_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_4_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_5_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_10;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_11;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_12;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_6;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_7;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_8;
  wire cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_9;
  wire cmp_i_i193_i_1_fu_345_p2_carry_n_5;
  wire cmp_i_i193_i_1_fu_345_p2_carry_n_6;
  wire cmp_i_i193_i_1_fu_345_p2_carry_n_7;
  wire cmp_i_i193_i_1_fu_345_p2_carry_n_8;
  wire cmp_i_i193_i_2_fu_357_p2;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_i_1_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_i_2_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_i_3_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_i_4_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_i_5_n_8;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_i_6_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_i_7_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry__0_n_8;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_6;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_7;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_8;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_6;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_7;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_8;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_12_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_13_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_14_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_15_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_16_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_17_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_18_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_19_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_1_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_2_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_3_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_4_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_5_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_6_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_7_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_8_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_i_9_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_n_5;
  wire cmp_i_i193_i_2_fu_357_p2_carry_n_6;
  wire cmp_i_i193_i_2_fu_357_p2_carry_n_7;
  wire cmp_i_i193_i_2_fu_357_p2_carry_n_8;
  wire cmp_i_i269_i_fu_307_p2;
  wire cmp_i_i269_i_fu_307_p2_carry__0_i_1_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry__0_i_2_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry__0_i_3_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry__0_i_4_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry__0_i_5_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry__0_i_6_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry__0_n_7;
  wire cmp_i_i269_i_fu_307_p2_carry__0_n_8;
  wire cmp_i_i269_i_fu_307_p2_carry_i_1_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_i_2_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_i_3_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_i_4_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_i_5_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_i_6_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_i_7_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_i_8_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_n_5;
  wire cmp_i_i269_i_fu_307_p2_carry_n_6;
  wire cmp_i_i269_i_fu_307_p2_carry_n_7;
  wire cmp_i_i269_i_fu_307_p2_carry_n_8;
  wire cmp_i_i321_i_fu_302_p2;
  wire cmp_i_i321_i_fu_302_p2_carry__0_i_1_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry__0_i_2_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry__0_i_3_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry__0_i_4_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry__0_i_5_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry__0_n_7;
  wire cmp_i_i321_i_fu_302_p2_carry__0_n_8;
  wire cmp_i_i321_i_fu_302_p2_carry_i_1_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_i_2_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_i_3_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_i_4_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_i_5_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_i_6_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_i_7_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_i_8_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_n_5;
  wire cmp_i_i321_i_fu_302_p2_carry_n_6;
  wire cmp_i_i321_i_fu_302_p2_carry_n_7;
  wire cmp_i_i321_i_fu_302_p2_carry_n_8;
  wire cmp_i_i321_i_reg_531;
  wire [11:0]col_3_reg_180;
  wire [11:0]col_reg_634;
  wire [11:0]col_reg_634_pp0_iter1_reg;
  wire [23:0]d1;
  wire [1:0]empty_30_reg_536;
  wire \empty_30_reg_536[0]_i_2_n_5 ;
  wire \empty_30_reg_536[0]_i_3_n_5 ;
  wire \empty_30_reg_536[0]_i_4_n_5 ;
  wire \empty_30_reg_536[0]_i_5_n_5 ;
  wire \empty_30_reg_536_reg[0]_i_1_n_5 ;
  wire \empty_30_reg_536_reg[0]_i_1_n_6 ;
  wire \empty_30_reg_536_reg[0]_i_1_n_7 ;
  wire \empty_30_reg_536_reg[0]_i_1_n_8 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_10 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_11 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_12 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_5 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_6 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_7 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_8 ;
  wire \empty_30_reg_536_reg[1]_i_1_n_9 ;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_26;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_27;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_52;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_11;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_12;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_15;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_16;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_17;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_18;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_19;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_20;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_21;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_22;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_23;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_24;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_25;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_26;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_27;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_28;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_29;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_30;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_31;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_32;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_33;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_34;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_35;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_36;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_37;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_38;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_39;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_40;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_41;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_42;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_43;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_44;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_45;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_46;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_47;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_48;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_49;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_50;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_51;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_52;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_53;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_54;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_55;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_56;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_57;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_58;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_59;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_60;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_61;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_62;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_63;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_64;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_65;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_66;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_67;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_68;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_69;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_7;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_70;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_71;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_72;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_73;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_74;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_75;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_76;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_77;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_78;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_79;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_8;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_80;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_81;
  wire [1:0]grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_row_ind_5_out;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_10;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_35;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_8;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_9;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_n_21;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_n_6;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_ready;
  wire grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg;
  wire i__carry__0_i_1_n_5;
  wire i__carry_i_1_n_5;
  wire i__carry_i_2_n_5;
  wire i__carry_i_3_n_5;
  wire i__carry_i_4_n_5;
  wire icmp_ln415_fu_207_p2;
  wire icmp_ln415_fu_207_p2_carry__0_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry__0_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry__0_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry__0_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry__0_n_5;
  wire icmp_ln415_fu_207_p2_carry__0_n_6;
  wire icmp_ln415_fu_207_p2_carry__0_n_7;
  wire icmp_ln415_fu_207_p2_carry__0_n_8;
  wire icmp_ln415_fu_207_p2_carry__1_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry__1_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry__1_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry__1_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry__1_n_5;
  wire icmp_ln415_fu_207_p2_carry__1_n_6;
  wire icmp_ln415_fu_207_p2_carry__1_n_7;
  wire icmp_ln415_fu_207_p2_carry__1_n_8;
  wire icmp_ln415_fu_207_p2_carry__2_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry__2_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry__2_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry__2_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry__2_n_5;
  wire icmp_ln415_fu_207_p2_carry__2_n_6;
  wire icmp_ln415_fu_207_p2_carry__2_n_7;
  wire icmp_ln415_fu_207_p2_carry__2_n_8;
  wire icmp_ln415_fu_207_p2_carry__3_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry__3_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry__3_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry__3_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry__3_n_5;
  wire icmp_ln415_fu_207_p2_carry__3_n_6;
  wire icmp_ln415_fu_207_p2_carry__3_n_7;
  wire icmp_ln415_fu_207_p2_carry__3_n_8;
  wire icmp_ln415_fu_207_p2_carry__4_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry__4_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry__4_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry__4_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry__4_n_5;
  wire icmp_ln415_fu_207_p2_carry__4_n_6;
  wire icmp_ln415_fu_207_p2_carry__4_n_7;
  wire icmp_ln415_fu_207_p2_carry__4_n_8;
  wire icmp_ln415_fu_207_p2_carry__5_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry__5_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry__5_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry__5_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry__5_n_5;
  wire icmp_ln415_fu_207_p2_carry__5_n_6;
  wire icmp_ln415_fu_207_p2_carry__5_n_7;
  wire icmp_ln415_fu_207_p2_carry__5_n_8;
  wire icmp_ln415_fu_207_p2_carry__6_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry__6_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry__6_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry__6_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry__6_n_6;
  wire icmp_ln415_fu_207_p2_carry__6_n_7;
  wire icmp_ln415_fu_207_p2_carry__6_n_8;
  wire icmp_ln415_fu_207_p2_carry_i_1_n_5;
  wire icmp_ln415_fu_207_p2_carry_i_2_n_5;
  wire icmp_ln415_fu_207_p2_carry_i_3_n_5;
  wire icmp_ln415_fu_207_p2_carry_i_4_n_5;
  wire icmp_ln415_fu_207_p2_carry_i_5_n_5;
  wire icmp_ln415_fu_207_p2_carry_n_5;
  wire icmp_ln415_fu_207_p2_carry_n_6;
  wire icmp_ln415_fu_207_p2_carry_n_7;
  wire icmp_ln415_fu_207_p2_carry_n_8;
  wire icmp_ln446_fu_297_p2;
  wire \icmp_ln446_fu_297_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln446_fu_297_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln446_fu_297_p2_inferred__0/i__carry_n_7 ;
  wire \icmp_ln446_fu_297_p2_inferred__0/i__carry_n_8 ;
  wire imgInput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [11:0]img_height_cast_reg_492_reg;
  wire [11:0]\img_height_cast_reg_492_reg[11]_0 ;
  wire \init_buf_fu_70[0]_i_1_n_5 ;
  wire \init_buf_fu_70[0]_i_4_n_5 ;
  wire \init_buf_fu_70[0]_i_5_n_5 ;
  wire \init_buf_fu_70[12]_i_2_n_5 ;
  wire \init_buf_fu_70[12]_i_3_n_5 ;
  wire \init_buf_fu_70[12]_i_4_n_5 ;
  wire \init_buf_fu_70[12]_i_5_n_5 ;
  wire \init_buf_fu_70[16]_i_2_n_5 ;
  wire \init_buf_fu_70[16]_i_3_n_5 ;
  wire \init_buf_fu_70[16]_i_4_n_5 ;
  wire \init_buf_fu_70[16]_i_5_n_5 ;
  wire \init_buf_fu_70[20]_i_2_n_5 ;
  wire \init_buf_fu_70[20]_i_3_n_5 ;
  wire \init_buf_fu_70[20]_i_4_n_5 ;
  wire \init_buf_fu_70[20]_i_5_n_5 ;
  wire \init_buf_fu_70[24]_i_2_n_5 ;
  wire \init_buf_fu_70[24]_i_3_n_5 ;
  wire \init_buf_fu_70[24]_i_4_n_5 ;
  wire \init_buf_fu_70[24]_i_5_n_5 ;
  wire \init_buf_fu_70[28]_i_2_n_5 ;
  wire \init_buf_fu_70[28]_i_3_n_5 ;
  wire \init_buf_fu_70[28]_i_4_n_5 ;
  wire \init_buf_fu_70[28]_i_5_n_5 ;
  wire \init_buf_fu_70[32]_i_2_n_5 ;
  wire \init_buf_fu_70[32]_i_3_n_5 ;
  wire \init_buf_fu_70[32]_i_4_n_5 ;
  wire \init_buf_fu_70[32]_i_5_n_5 ;
  wire \init_buf_fu_70[36]_i_2_n_5 ;
  wire \init_buf_fu_70[36]_i_3_n_5 ;
  wire \init_buf_fu_70[36]_i_4_n_5 ;
  wire \init_buf_fu_70[36]_i_5_n_5 ;
  wire \init_buf_fu_70[40]_i_2_n_5 ;
  wire \init_buf_fu_70[40]_i_3_n_5 ;
  wire \init_buf_fu_70[40]_i_4_n_5 ;
  wire \init_buf_fu_70[40]_i_5_n_5 ;
  wire \init_buf_fu_70[44]_i_2_n_5 ;
  wire \init_buf_fu_70[44]_i_3_n_5 ;
  wire \init_buf_fu_70[44]_i_4_n_5 ;
  wire \init_buf_fu_70[44]_i_5_n_5 ;
  wire \init_buf_fu_70[48]_i_2_n_5 ;
  wire \init_buf_fu_70[48]_i_3_n_5 ;
  wire \init_buf_fu_70[48]_i_4_n_5 ;
  wire \init_buf_fu_70[48]_i_5_n_5 ;
  wire \init_buf_fu_70[4]_i_2_n_5 ;
  wire \init_buf_fu_70[4]_i_3_n_5 ;
  wire \init_buf_fu_70[4]_i_4_n_5 ;
  wire \init_buf_fu_70[4]_i_5_n_5 ;
  wire \init_buf_fu_70[52]_i_2_n_5 ;
  wire \init_buf_fu_70[52]_i_3_n_5 ;
  wire \init_buf_fu_70[52]_i_4_n_5 ;
  wire \init_buf_fu_70[52]_i_5_n_5 ;
  wire \init_buf_fu_70[56]_i_2_n_5 ;
  wire \init_buf_fu_70[56]_i_3_n_5 ;
  wire \init_buf_fu_70[56]_i_4_n_5 ;
  wire \init_buf_fu_70[56]_i_5_n_5 ;
  wire \init_buf_fu_70[60]_i_2_n_5 ;
  wire \init_buf_fu_70[60]_i_3_n_5 ;
  wire \init_buf_fu_70[60]_i_4_n_5 ;
  wire \init_buf_fu_70[60]_i_5_n_5 ;
  wire \init_buf_fu_70[8]_i_2_n_5 ;
  wire \init_buf_fu_70[8]_i_3_n_5 ;
  wire \init_buf_fu_70[8]_i_4_n_5 ;
  wire \init_buf_fu_70[8]_i_5_n_5 ;
  wire [1:0]init_buf_fu_70_reg;
  wire [63:2]init_buf_fu_70_reg__0;
  wire \mOutPtr[1]_i_4_n_5 ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read;
  wire [12:0]p_0_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push_1;
  wire [23:0]ram_reg_2;
  wire \row_fu_98[0]_i_1_n_5 ;
  wire \row_fu_98[0]_i_3_n_5 ;
  wire [12:0]row_fu_98_reg;
  wire \row_fu_98_reg[0]_i_2_n_10 ;
  wire \row_fu_98_reg[0]_i_2_n_11 ;
  wire \row_fu_98_reg[0]_i_2_n_12 ;
  wire \row_fu_98_reg[0]_i_2_n_5 ;
  wire \row_fu_98_reg[0]_i_2_n_6 ;
  wire \row_fu_98_reg[0]_i_2_n_7 ;
  wire \row_fu_98_reg[0]_i_2_n_8 ;
  wire \row_fu_98_reg[0]_i_2_n_9 ;
  wire \row_fu_98_reg[12]_i_1_n_12 ;
  wire \row_fu_98_reg[4]_i_1_n_10 ;
  wire \row_fu_98_reg[4]_i_1_n_11 ;
  wire \row_fu_98_reg[4]_i_1_n_12 ;
  wire \row_fu_98_reg[4]_i_1_n_5 ;
  wire \row_fu_98_reg[4]_i_1_n_6 ;
  wire \row_fu_98_reg[4]_i_1_n_7 ;
  wire \row_fu_98_reg[4]_i_1_n_8 ;
  wire \row_fu_98_reg[4]_i_1_n_9 ;
  wire \row_fu_98_reg[8]_i_1_n_10 ;
  wire \row_fu_98_reg[8]_i_1_n_11 ;
  wire \row_fu_98_reg[8]_i_1_n_12 ;
  wire \row_fu_98_reg[8]_i_1_n_5 ;
  wire \row_fu_98_reg[8]_i_1_n_6 ;
  wire \row_fu_98_reg[8]_i_1_n_7 ;
  wire \row_fu_98_reg[8]_i_1_n_8 ;
  wire \row_fu_98_reg[8]_i_1_n_9 ;
  wire [1:0]row_ind_2_fu_40_reg;
  wire \row_ind_6_fu_106_reg_n_5_[0] ;
  wire \row_ind_6_fu_106_reg_n_5_[1] ;
  wire \row_ind_7_fu_110_reg_n_5_[0] ;
  wire \row_ind_7_fu_110_reg_n_5_[1] ;
  wire row_ind_fu_102;
  wire \row_ind_fu_102_reg_n_5_[0] ;
  wire \row_ind_fu_102_reg_n_5_[1] ;
  wire [12:1]sext_ln446_reg_497;
  wire spec_select47_fu_339_p2;
  wire spec_select47_reg_541;
  wire spec_select51_fu_351_p2;
  wire spec_select51_reg_546;
  wire spec_select55_fu_363_p2;
  wire spec_select55_reg_551;
  wire [12:1]sub336_i_fu_248_p2;
  wire sub336_i_fu_248_p2_carry__0_i_1_n_5;
  wire sub336_i_fu_248_p2_carry__0_i_2_n_5;
  wire sub336_i_fu_248_p2_carry__0_i_3_n_5;
  wire sub336_i_fu_248_p2_carry__0_i_4_n_5;
  wire sub336_i_fu_248_p2_carry__0_n_5;
  wire sub336_i_fu_248_p2_carry__0_n_6;
  wire sub336_i_fu_248_p2_carry__0_n_7;
  wire sub336_i_fu_248_p2_carry__0_n_8;
  wire sub336_i_fu_248_p2_carry__1_i_1_n_5;
  wire sub336_i_fu_248_p2_carry__1_i_2_n_5;
  wire sub336_i_fu_248_p2_carry__1_i_3_n_5;
  wire sub336_i_fu_248_p2_carry__1_n_6;
  wire sub336_i_fu_248_p2_carry__1_n_7;
  wire sub336_i_fu_248_p2_carry__1_n_8;
  wire sub336_i_fu_248_p2_carry_i_1_n_5;
  wire sub336_i_fu_248_p2_carry_i_2_n_5;
  wire sub336_i_fu_248_p2_carry_i_3_n_5;
  wire sub336_i_fu_248_p2_carry_i_4_n_5;
  wire sub336_i_fu_248_p2_carry_n_5;
  wire sub336_i_fu_248_p2_carry_n_6;
  wire sub336_i_fu_248_p2_carry_n_7;
  wire sub336_i_fu_248_p2_carry_n_8;
  wire [12:12]sub_i213_i_cast13_fu_321_p2;
  wire [0:0]sub_i_i237_i_fu_312_p2;
  wire [13:1]sub_i_i237_i_fu_312_p2__0;
  wire [23:0]tmp_21_fu_400_p5;
  wire [23:0]tmp_22_fu_412_p5;
  wire [23:0]tmp_23_fu_448_p5;
  wire [23:0]tmp_fu_143_p5;
  wire [23:0]tmp_reg_186;
  wire [23:0]tmp_s_fu_430_p5;
  wire [1:0]trunc_ln415_1_reg_459;
  wire \trunc_ln415_1_reg_459[0]_i_1_n_5 ;
  wire \trunc_ln415_1_reg_459[1]_i_1_n_5 ;
  wire [1:0]trunc_ln415_reg_441;
  wire [1:0]trunc_ln446_1_reg_518;
  wire [1:0]trunc_ln446_2_reg_523;
  wire [1:0]trunc_ln446_reg_513;
  wire [1:1]trunc_ln_fu_392_p5;
  wire [1:0]zext_ln415_1_reg_451;
  wire [11:0]zext_ln415_2_reg_446;
  wire [11:0]\zext_ln415_2_reg_446_reg[11]_0 ;
  wire [2:2]NLW_add_ln446_1_fu_263_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln446_1_fu_263_p2_carry__1_O_UNCONNECTED;
  wire [2:2]\NLW_add_ln446_reg_503_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln446_reg_503_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_cmp_i_i193_i_1_fu_345_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_cmp_i_i193_i_1_fu_345_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i193_i_1_fu_345_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i193_i_2_fu_357_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_i_5_CO_UNCONNECTED;
  wire [3:2]NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_i_5_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i269_i_fu_307_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_cmp_i_i269_i_fu_307_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i269_i_fu_307_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i321_i_fu_302_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_cmp_i_i321_i_fu_302_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i321_i_fu_302_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln415_fu_207_p2_carry__6_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln446_fu_297_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln446_fu_297_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln446_fu_297_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_fu_98_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_fu_98_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_sub336_i_fu_248_p2_carry__1_CO_UNCONNECTED;

  CARRY4 add_ln446_1_fu_263_p2_carry
       (.CI(1'b0),
        .CO({add_ln446_1_fu_263_p2_carry_n_5,add_ln446_1_fu_263_p2_carry_n_6,add_ln446_1_fu_263_p2_carry_n_7,add_ln446_1_fu_263_p2_carry_n_8}),
        .CYINIT(\img_height_cast_reg_492_reg[11]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln446_1_fu_263_p2[4:1]),
        .S(\img_height_cast_reg_492_reg[11]_0 [4:1]));
  CARRY4 add_ln446_1_fu_263_p2_carry__0
       (.CI(add_ln446_1_fu_263_p2_carry_n_5),
        .CO({add_ln446_1_fu_263_p2_carry__0_n_5,add_ln446_1_fu_263_p2_carry__0_n_6,add_ln446_1_fu_263_p2_carry__0_n_7,add_ln446_1_fu_263_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln446_1_fu_263_p2[8:5]),
        .S(\img_height_cast_reg_492_reg[11]_0 [8:5]));
  CARRY4 add_ln446_1_fu_263_p2_carry__1
       (.CI(add_ln446_1_fu_263_p2_carry__0_n_5),
        .CO({add_ln446_1_fu_263_p2[12],NLW_add_ln446_1_fu_263_p2_carry__1_CO_UNCONNECTED[2],add_ln446_1_fu_263_p2_carry__1_n_7,add_ln446_1_fu_263_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln446_1_fu_263_p2_carry__1_O_UNCONNECTED[3],add_ln446_1_fu_263_p2[11:9]}),
        .S({1'b1,\img_height_cast_reg_492_reg[11]_0 [11:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln446_1_reg_508[0]_i_1 
       (.I0(\img_height_cast_reg_492_reg[11]_0 [0]),
        .O(add_ln446_1_fu_263_p2[0]));
  FDRE \add_ln446_1_reg_508_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[0]),
        .Q(add_ln446_1_reg_508[0]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[10]),
        .Q(add_ln446_1_reg_508[10]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[11]),
        .Q(add_ln446_1_reg_508[11]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[12]),
        .Q(add_ln446_1_reg_508[12]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[1]),
        .Q(add_ln446_1_reg_508[1]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[2]),
        .Q(add_ln446_1_reg_508[2]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[3]),
        .Q(add_ln446_1_reg_508[3]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[4]),
        .Q(add_ln446_1_reg_508[4]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[5]),
        .Q(add_ln446_1_reg_508[5]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[6]),
        .Q(add_ln446_1_reg_508[6]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[7]),
        .Q(add_ln446_1_reg_508[7]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[8]),
        .Q(add_ln446_1_reg_508[8]),
        .R(1'b0));
  FDRE \add_ln446_1_reg_508_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_1_fu_263_p2[9]),
        .Q(add_ln446_1_reg_508[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln446_reg_503[0]_i_1 
       (.I0(zext_ln415_2_reg_446[0]),
        .O(add_ln446_fu_258_p2[0]));
  FDRE \add_ln446_reg_503_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[0]),
        .Q(add_ln446_reg_503[0]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[10]),
        .Q(add_ln446_reg_503[10]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[11]),
        .Q(add_ln446_reg_503[11]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[12]),
        .Q(add_ln446_reg_503[12]),
        .R(1'b0));
  CARRY4 \add_ln446_reg_503_reg[12]_i_1 
       (.CI(\add_ln446_reg_503_reg[8]_i_1_n_5 ),
        .CO({add_ln446_fu_258_p2[12],\NLW_add_ln446_reg_503_reg[12]_i_1_CO_UNCONNECTED [2],\add_ln446_reg_503_reg[12]_i_1_n_7 ,\add_ln446_reg_503_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln446_reg_503_reg[12]_i_1_O_UNCONNECTED [3],add_ln446_fu_258_p2[11:9]}),
        .S({1'b1,zext_ln415_2_reg_446[11:9]}));
  FDRE \add_ln446_reg_503_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[1]),
        .Q(add_ln446_reg_503[1]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[2]),
        .Q(add_ln446_reg_503[2]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[3]),
        .Q(add_ln446_reg_503[3]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[4]),
        .Q(add_ln446_reg_503[4]),
        .R(1'b0));
  CARRY4 \add_ln446_reg_503_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln446_reg_503_reg[4]_i_1_n_5 ,\add_ln446_reg_503_reg[4]_i_1_n_6 ,\add_ln446_reg_503_reg[4]_i_1_n_7 ,\add_ln446_reg_503_reg[4]_i_1_n_8 }),
        .CYINIT(zext_ln415_2_reg_446[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln446_fu_258_p2[4:1]),
        .S(zext_ln415_2_reg_446[4:1]));
  FDRE \add_ln446_reg_503_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[5]),
        .Q(add_ln446_reg_503[5]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[6]),
        .Q(add_ln446_reg_503[6]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[7]),
        .Q(add_ln446_reg_503[7]),
        .R(1'b0));
  FDRE \add_ln446_reg_503_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[8]),
        .Q(add_ln446_reg_503[8]),
        .R(1'b0));
  CARRY4 \add_ln446_reg_503_reg[8]_i_1 
       (.CI(\add_ln446_reg_503_reg[4]_i_1_n_5 ),
        .CO({\add_ln446_reg_503_reg[8]_i_1_n_5 ,\add_ln446_reg_503_reg[8]_i_1_n_6 ,\add_ln446_reg_503_reg[8]_i_1_n_7 ,\add_ln446_reg_503_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln446_fu_258_p2[8:5]),
        .S(zext_ln415_2_reg_446[8:5]));
  FDRE \add_ln446_reg_503_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(add_ln446_fu_258_p2[9]),
        .Q(add_ln446_reg_503[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln446_fu_297_p2),
        .I1(ap_CS_fsm_state7),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h55555555C0CCC0C0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I1(\SRL_SIG_reg[1][0] [1]),
        .I2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_ready),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(\SRL_SIG_reg[1][0] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8BBB8B8B8BBB8BBB)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(\SRL_SIG_reg[1][0] [1]),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_ready),
        .I4(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(icmp_ln446_fu_297_p2),
        .I1(ap_CS_fsm_state7),
        .O(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_ready));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln446_fu_297_p2),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W buf_1_U
       (.WEA(buf_1_ce1),
        .address0(buf_2_address0),
        .address1(buf_2_address1),
        .ap_clk(ap_clk),
        .ce0(buf_ce0),
        .q0(buf_1_q0),
        .ram_reg_2_0(ram_reg_2),
        .we1(buf_1_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W_5 buf_2_U
       (.WEA(buf_1_ce1),
        .address0(buf_2_address0),
        .address1(buf_2_address1),
        .ap_clk(ap_clk),
        .ce0(buf_ce0),
        .q0(buf_2_q0),
        .ram_reg_2_0(ram_reg_2),
        .we1(buf_2_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W_6 buf_U
       (.Q(trunc_ln446_2_reg_523),
        .WEA(buf_ce1),
        .address0(buf_2_address0),
        .address1(buf_address1),
        .ap_clk(ap_clk),
        .ce0(buf_ce0),
        .d1(d1),
        .q0(buf_q0),
        .\src_buf_13_reg_705_reg[23] (trunc_ln446_reg_513),
        .\src_buf_15_reg_699_reg[23] (trunc_ln446_1_reg_518),
        .\src_buf_17_reg_693_reg[0] (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_27),
        .\src_buf_17_reg_693_reg[0]_0 (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_26),
        .tmp_21_fu_400_p5(tmp_21_fu_400_p5),
        .tmp_22_fu_412_p5(tmp_22_fu_412_p5),
        .tmp_23_fu_448_p5(tmp_23_fu_448_p5),
        .tmp_fu_143_p5(tmp_fu_143_p5),
        .\tmp_reg_186_reg[23] (buf_1_q0),
        .\tmp_reg_186_reg[23]_0 (buf_2_q0),
        .\tmp_reg_186_reg[23]_1 (trunc_ln415_reg_441),
        .tmp_s_fu_430_p5(tmp_s_fu_430_p5),
        .trunc_ln_fu_392_p5(trunc_ln_fu_392_p5),
        .we1(buf_we1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i193_i_1_fu_345_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i193_i_1_fu_345_p2_carry_n_5,cmp_i_i193_i_1_fu_345_p2_carry_n_6,cmp_i_i193_i_1_fu_345_p2_carry_n_7,cmp_i_i193_i_1_fu_345_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cmp_i_i193_i_1_fu_345_p2_carry_i_1_n_5}),
        .O(NLW_cmp_i_i193_i_1_fu_345_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i193_i_1_fu_345_p2_carry_i_2_n_5,cmp_i_i193_i_1_fu_345_p2_carry_i_3_n_5,cmp_i_i193_i_1_fu_345_p2_carry_i_4_n_5,cmp_i_i193_i_1_fu_345_p2_carry_i_5_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i193_i_1_fu_345_p2_carry__0
       (.CI(cmp_i_i193_i_1_fu_345_p2_carry_n_5),
        .CO({NLW_cmp_i_i193_i_1_fu_345_p2_carry__0_CO_UNCONNECTED[3],cmp_i_i193_i_1_fu_345_p2,cmp_i_i193_i_1_fu_345_p2_carry__0_n_7,cmp_i_i193_i_1_fu_345_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,sub_i213_i_cast13_fu_321_p2,1'b0,1'b0}),
        .O(NLW_cmp_i_i193_i_1_fu_345_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cmp_i_i193_i_1_fu_345_p2_carry__0_i_2_n_5,cmp_i_i193_i_1_fu_345_p2_carry__0_i_3_n_5,cmp_i_i193_i_1_fu_345_p2_carry__0_i_4_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cmp_i_i193_i_1_fu_345_p2_carry__0_i_1
       (.CI(cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_5),
        .CO({NLW_cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_CO_UNCONNECTED[3],cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_6,cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_7,cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_i213_i_cast13_fu_321_p2,cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_10,cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_11,cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_12}),
        .S(p_0_in[12:9]));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry__0_i_2
       (.I0(sub_i213_i_cast13_fu_321_p2),
        .O(cmp_i_i193_i_1_fu_345_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry__0_i_3
       (.I0(cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_10),
        .I1(cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_11),
        .O(cmp_i_i193_i_1_fu_345_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry__0_i_4
       (.I0(cmp_i_i193_i_1_fu_345_p2_carry__0_i_1_n_12),
        .I1(cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_9),
        .O(cmp_i_i193_i_1_fu_345_p2_carry__0_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry__0_i_5
       (.I0(sub_i_i237_i_fu_312_p2__0[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry__0_i_6
       (.I0(sub_i_i237_i_fu_312_p2__0[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry__0_i_7
       (.I0(sub_i_i237_i_fu_312_p2__0[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry__0_i_8
       (.I0(sub_i_i237_i_fu_312_p2__0[9]),
        .O(p_0_in[9]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_1
       (.I0(\empty_30_reg_536_reg[1]_i_1_n_12 ),
        .I1(sub_i_i237_i_fu_312_p2),
        .O(cmp_i_i193_i_1_fu_345_p2_carry_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_10
       (.I0(sub_i_i237_i_fu_312_p2__0[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_2
       (.I0(cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_10),
        .I1(cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_11),
        .O(cmp_i_i193_i_1_fu_345_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_3
       (.I0(cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_12),
        .I1(\empty_30_reg_536_reg[1]_i_1_n_9 ),
        .O(cmp_i_i193_i_1_fu_345_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_4
       (.I0(\empty_30_reg_536_reg[1]_i_1_n_10 ),
        .I1(\empty_30_reg_536_reg[1]_i_1_n_11 ),
        .O(cmp_i_i193_i_1_fu_345_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_5
       (.I0(sub_i_i237_i_fu_312_p2),
        .I1(\empty_30_reg_536_reg[1]_i_1_n_12 ),
        .O(cmp_i_i193_i_1_fu_345_p2_carry_i_5_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cmp_i_i193_i_1_fu_345_p2_carry_i_6
       (.CI(\empty_30_reg_536_reg[1]_i_1_n_5 ),
        .CO({cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_5,cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_6,cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_7,cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_9,cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_10,cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_11,cmp_i_i193_i_1_fu_345_p2_carry_i_6_n_12}),
        .S(p_0_in[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_7
       (.I0(sub_i_i237_i_fu_312_p2__0[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_8
       (.I0(sub_i_i237_i_fu_312_p2__0[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_1_fu_345_p2_carry_i_9
       (.I0(sub_i_i237_i_fu_312_p2__0[6]),
        .O(p_0_in[6]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i193_i_2_fu_357_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i193_i_2_fu_357_p2_carry_n_5,cmp_i_i193_i_2_fu_357_p2_carry_n_6,cmp_i_i193_i_2_fu_357_p2_carry_n_7,cmp_i_i193_i_2_fu_357_p2_carry_n_8}),
        .CYINIT(cmp_i_i193_i_2_fu_357_p2_carry_i_1_n_5),
        .DI({cmp_i_i193_i_2_fu_357_p2_carry_i_2_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_3_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_4_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_5_n_5}),
        .O(NLW_cmp_i_i193_i_2_fu_357_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i193_i_2_fu_357_p2_carry_i_6_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_7_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_8_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_9_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i193_i_2_fu_357_p2_carry__0
       (.CI(cmp_i_i193_i_2_fu_357_p2_carry_n_5),
        .CO({NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_CO_UNCONNECTED[3:2],cmp_i_i193_i_2_fu_357_p2,cmp_i_i193_i_2_fu_357_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmp_i_i193_i_2_fu_357_p2_carry__0_i_1_n_5,cmp_i_i193_i_2_fu_357_p2_carry__0_i_2_n_5}),
        .O(NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp_i_i193_i_2_fu_357_p2_carry__0_i_3_n_5,cmp_i_i193_i_2_fu_357_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp_i_i193_i_2_fu_357_p2_carry__0_i_1
       (.I0(sub_i_i237_i_fu_312_p2__0[12]),
        .I1(sub_i_i237_i_fu_312_p2__0[13]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i193_i_2_fu_357_p2_carry__0_i_2
       (.I0(sub_i_i237_i_fu_312_p2__0[10]),
        .I1(sub_i_i237_i_fu_312_p2__0[11]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_2_fu_357_p2_carry__0_i_3
       (.I0(sub_i_i237_i_fu_312_p2__0[12]),
        .I1(sub_i_i237_i_fu_312_p2__0[13]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_2_fu_357_p2_carry__0_i_4
       (.I0(sub_i_i237_i_fu_312_p2__0[11]),
        .I1(sub_i_i237_i_fu_312_p2__0[10]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry__0_i_4_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cmp_i_i193_i_2_fu_357_p2_carry__0_i_5
       (.CI(cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_5),
        .CO({NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_i_5_CO_UNCONNECTED[3:1],cmp_i_i193_i_2_fu_357_p2_carry__0_i_5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,row_fu_98_reg[12]}),
        .O({NLW_cmp_i_i193_i_2_fu_357_p2_carry__0_i_5_O_UNCONNECTED[3:2],sub_i_i237_i_fu_312_p2__0[13:12]}),
        .S({1'b0,1'b0,cmp_i_i193_i_2_fu_357_p2_carry__0_i_6_n_5,cmp_i_i193_i_2_fu_357_p2_carry__0_i_7_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i193_i_2_fu_357_p2_carry__0_i_6
       (.I0(sext_ln446_reg_497[12]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry__0_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry__0_i_7
       (.I0(sext_ln446_reg_497[12]),
        .I1(row_fu_98_reg[12]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry__0_i_7_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_1
       (.I0(sub_i_i237_i_fu_312_p2),
        .I1(sub_i_i237_i_fu_312_p2__0[1]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_1_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cmp_i_i193_i_2_fu_357_p2_carry_i_10
       (.CI(cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_5),
        .CO({cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_6,cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_7,cmp_i_i193_i_2_fu_357_p2_carry_i_10_n_8}),
        .CYINIT(1'b0),
        .DI(row_fu_98_reg[11:8]),
        .O(sub_i_i237_i_fu_312_p2__0[11:8]),
        .S({cmp_i_i193_i_2_fu_357_p2_carry_i_12_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_13_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_14_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_15_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 cmp_i_i193_i_2_fu_357_p2_carry_i_11
       (.CI(\empty_30_reg_536_reg[0]_i_1_n_5 ),
        .CO({cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_6,cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_7,cmp_i_i193_i_2_fu_357_p2_carry_i_11_n_8}),
        .CYINIT(1'b0),
        .DI(row_fu_98_reg[7:4]),
        .O(sub_i_i237_i_fu_312_p2__0[7:4]),
        .S({cmp_i_i193_i_2_fu_357_p2_carry_i_16_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_17_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_18_n_5,cmp_i_i193_i_2_fu_357_p2_carry_i_19_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_12
       (.I0(row_fu_98_reg[11]),
        .I1(sext_ln446_reg_497[11]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_12_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_13
       (.I0(row_fu_98_reg[10]),
        .I1(sext_ln446_reg_497[10]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_14
       (.I0(row_fu_98_reg[9]),
        .I1(sext_ln446_reg_497[9]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_15
       (.I0(row_fu_98_reg[8]),
        .I1(sext_ln446_reg_497[8]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_15_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_16
       (.I0(row_fu_98_reg[7]),
        .I1(sext_ln446_reg_497[7]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_17
       (.I0(row_fu_98_reg[6]),
        .I1(sext_ln446_reg_497[6]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_17_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_18
       (.I0(row_fu_98_reg[5]),
        .I1(sext_ln446_reg_497[5]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_18_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_19
       (.I0(row_fu_98_reg[4]),
        .I1(sext_ln446_reg_497[4]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_19_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_2
       (.I0(sub_i_i237_i_fu_312_p2__0[8]),
        .I1(sub_i_i237_i_fu_312_p2__0[9]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_3
       (.I0(sub_i_i237_i_fu_312_p2__0[6]),
        .I1(sub_i_i237_i_fu_312_p2__0[7]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_4
       (.I0(sub_i_i237_i_fu_312_p2__0[4]),
        .I1(sub_i_i237_i_fu_312_p2__0[5]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_5
       (.I0(sub_i_i237_i_fu_312_p2__0[2]),
        .I1(sub_i_i237_i_fu_312_p2__0[3]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_6
       (.I0(sub_i_i237_i_fu_312_p2__0[9]),
        .I1(sub_i_i237_i_fu_312_p2__0[8]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_7
       (.I0(sub_i_i237_i_fu_312_p2__0[7]),
        .I1(sub_i_i237_i_fu_312_p2__0[6]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_8
       (.I0(sub_i_i237_i_fu_312_p2__0[5]),
        .I1(sub_i_i237_i_fu_312_p2__0[4]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i193_i_2_fu_357_p2_carry_i_9
       (.I0(sub_i_i237_i_fu_312_p2__0[3]),
        .I1(sub_i_i237_i_fu_312_p2__0[2]),
        .O(cmp_i_i193_i_2_fu_357_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i269_i_fu_307_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i269_i_fu_307_p2_carry_n_5,cmp_i_i269_i_fu_307_p2_carry_n_6,cmp_i_i269_i_fu_307_p2_carry_n_7,cmp_i_i269_i_fu_307_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({cmp_i_i269_i_fu_307_p2_carry_i_1_n_5,cmp_i_i269_i_fu_307_p2_carry_i_2_n_5,cmp_i_i269_i_fu_307_p2_carry_i_3_n_5,cmp_i_i269_i_fu_307_p2_carry_i_4_n_5}),
        .O(NLW_cmp_i_i269_i_fu_307_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i269_i_fu_307_p2_carry_i_5_n_5,cmp_i_i269_i_fu_307_p2_carry_i_6_n_5,cmp_i_i269_i_fu_307_p2_carry_i_7_n_5,cmp_i_i269_i_fu_307_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i269_i_fu_307_p2_carry__0
       (.CI(cmp_i_i269_i_fu_307_p2_carry_n_5),
        .CO({NLW_cmp_i_i269_i_fu_307_p2_carry__0_CO_UNCONNECTED[3],cmp_i_i269_i_fu_307_p2,cmp_i_i269_i_fu_307_p2_carry__0_n_7,cmp_i_i269_i_fu_307_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,cmp_i_i269_i_fu_307_p2_carry__0_i_1_n_5,cmp_i_i269_i_fu_307_p2_carry__0_i_2_n_5,cmp_i_i269_i_fu_307_p2_carry__0_i_3_n_5}),
        .O(NLW_cmp_i_i269_i_fu_307_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cmp_i_i269_i_fu_307_p2_carry__0_i_4_n_5,cmp_i_i269_i_fu_307_p2_carry__0_i_5_n_5,cmp_i_i269_i_fu_307_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i269_i_fu_307_p2_carry__0_i_1
       (.I0(row_fu_98_reg[12]),
        .I1(sext_ln446_reg_497[12]),
        .O(cmp_i_i269_i_fu_307_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i269_i_fu_307_p2_carry__0_i_2
       (.I0(row_fu_98_reg[10]),
        .I1(sext_ln446_reg_497[10]),
        .I2(sext_ln446_reg_497[11]),
        .I3(row_fu_98_reg[11]),
        .O(cmp_i_i269_i_fu_307_p2_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i269_i_fu_307_p2_carry__0_i_3
       (.I0(row_fu_98_reg[8]),
        .I1(sext_ln446_reg_497[8]),
        .I2(sext_ln446_reg_497[9]),
        .I3(row_fu_98_reg[9]),
        .O(cmp_i_i269_i_fu_307_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i269_i_fu_307_p2_carry__0_i_4
       (.I0(sext_ln446_reg_497[12]),
        .I1(row_fu_98_reg[12]),
        .O(cmp_i_i269_i_fu_307_p2_carry__0_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i269_i_fu_307_p2_carry__0_i_5
       (.I0(sext_ln446_reg_497[11]),
        .I1(row_fu_98_reg[11]),
        .I2(sext_ln446_reg_497[10]),
        .I3(row_fu_98_reg[10]),
        .O(cmp_i_i269_i_fu_307_p2_carry__0_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i269_i_fu_307_p2_carry__0_i_6
       (.I0(sext_ln446_reg_497[9]),
        .I1(row_fu_98_reg[9]),
        .I2(sext_ln446_reg_497[8]),
        .I3(row_fu_98_reg[8]),
        .O(cmp_i_i269_i_fu_307_p2_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i269_i_fu_307_p2_carry_i_1
       (.I0(row_fu_98_reg[6]),
        .I1(sext_ln446_reg_497[6]),
        .I2(sext_ln446_reg_497[7]),
        .I3(row_fu_98_reg[7]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i269_i_fu_307_p2_carry_i_2
       (.I0(row_fu_98_reg[4]),
        .I1(sext_ln446_reg_497[4]),
        .I2(sext_ln446_reg_497[5]),
        .I3(row_fu_98_reg[5]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i269_i_fu_307_p2_carry_i_3
       (.I0(row_fu_98_reg[2]),
        .I1(sext_ln446_reg_497[2]),
        .I2(sext_ln446_reg_497[3]),
        .I3(row_fu_98_reg[3]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i269_i_fu_307_p2_carry_i_4
       (.I0(row_fu_98_reg[0]),
        .I1(add_ln446_1_reg_508[0]),
        .I2(sext_ln446_reg_497[1]),
        .I3(row_fu_98_reg[1]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i269_i_fu_307_p2_carry_i_5
       (.I0(sext_ln446_reg_497[7]),
        .I1(row_fu_98_reg[7]),
        .I2(sext_ln446_reg_497[6]),
        .I3(row_fu_98_reg[6]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i269_i_fu_307_p2_carry_i_6
       (.I0(sext_ln446_reg_497[5]),
        .I1(row_fu_98_reg[5]),
        .I2(sext_ln446_reg_497[4]),
        .I3(row_fu_98_reg[4]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i269_i_fu_307_p2_carry_i_7
       (.I0(sext_ln446_reg_497[3]),
        .I1(row_fu_98_reg[3]),
        .I2(sext_ln446_reg_497[2]),
        .I3(row_fu_98_reg[2]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i269_i_fu_307_p2_carry_i_8
       (.I0(add_ln446_1_reg_508[0]),
        .I1(row_fu_98_reg[0]),
        .I2(row_fu_98_reg[1]),
        .I3(sext_ln446_reg_497[1]),
        .O(cmp_i_i269_i_fu_307_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i321_i_fu_302_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i321_i_fu_302_p2_carry_n_5,cmp_i_i321_i_fu_302_p2_carry_n_6,cmp_i_i321_i_fu_302_p2_carry_n_7,cmp_i_i321_i_fu_302_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({cmp_i_i321_i_fu_302_p2_carry_i_1_n_5,cmp_i_i321_i_fu_302_p2_carry_i_2_n_5,cmp_i_i321_i_fu_302_p2_carry_i_3_n_5,cmp_i_i321_i_fu_302_p2_carry_i_4_n_5}),
        .O(NLW_cmp_i_i321_i_fu_302_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i321_i_fu_302_p2_carry_i_5_n_5,cmp_i_i321_i_fu_302_p2_carry_i_6_n_5,cmp_i_i321_i_fu_302_p2_carry_i_7_n_5,cmp_i_i321_i_fu_302_p2_carry_i_8_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i321_i_fu_302_p2_carry__0
       (.CI(cmp_i_i321_i_fu_302_p2_carry_n_5),
        .CO({NLW_cmp_i_i321_i_fu_302_p2_carry__0_CO_UNCONNECTED[3],cmp_i_i321_i_fu_302_p2,cmp_i_i321_i_fu_302_p2_carry__0_n_7,cmp_i_i321_i_fu_302_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmp_i_i321_i_fu_302_p2_carry__0_i_1_n_5,cmp_i_i321_i_fu_302_p2_carry__0_i_2_n_5}),
        .O(NLW_cmp_i_i321_i_fu_302_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cmp_i_i321_i_fu_302_p2_carry__0_i_3_n_5,cmp_i_i321_i_fu_302_p2_carry__0_i_4_n_5,cmp_i_i321_i_fu_302_p2_carry__0_i_5_n_5}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i321_i_fu_302_p2_carry__0_i_1
       (.I0(img_height_cast_reg_492_reg[10]),
        .I1(row_fu_98_reg[10]),
        .I2(row_fu_98_reg[11]),
        .I3(img_height_cast_reg_492_reg[11]),
        .O(cmp_i_i321_i_fu_302_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i321_i_fu_302_p2_carry__0_i_2
       (.I0(img_height_cast_reg_492_reg[8]),
        .I1(row_fu_98_reg[8]),
        .I2(row_fu_98_reg[9]),
        .I3(img_height_cast_reg_492_reg[9]),
        .O(cmp_i_i321_i_fu_302_p2_carry__0_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    cmp_i_i321_i_fu_302_p2_carry__0_i_3
       (.I0(row_fu_98_reg[12]),
        .O(cmp_i_i321_i_fu_302_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i321_i_fu_302_p2_carry__0_i_4
       (.I0(row_fu_98_reg[11]),
        .I1(img_height_cast_reg_492_reg[11]),
        .I2(img_height_cast_reg_492_reg[10]),
        .I3(row_fu_98_reg[10]),
        .O(cmp_i_i321_i_fu_302_p2_carry__0_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i321_i_fu_302_p2_carry__0_i_5
       (.I0(row_fu_98_reg[9]),
        .I1(img_height_cast_reg_492_reg[9]),
        .I2(img_height_cast_reg_492_reg[8]),
        .I3(row_fu_98_reg[8]),
        .O(cmp_i_i321_i_fu_302_p2_carry__0_i_5_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i321_i_fu_302_p2_carry_i_1
       (.I0(img_height_cast_reg_492_reg[6]),
        .I1(row_fu_98_reg[6]),
        .I2(row_fu_98_reg[7]),
        .I3(img_height_cast_reg_492_reg[7]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i321_i_fu_302_p2_carry_i_2
       (.I0(img_height_cast_reg_492_reg[4]),
        .I1(row_fu_98_reg[4]),
        .I2(row_fu_98_reg[5]),
        .I3(img_height_cast_reg_492_reg[5]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i321_i_fu_302_p2_carry_i_3
       (.I0(img_height_cast_reg_492_reg[2]),
        .I1(row_fu_98_reg[2]),
        .I2(row_fu_98_reg[3]),
        .I3(img_height_cast_reg_492_reg[3]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i321_i_fu_302_p2_carry_i_4
       (.I0(img_height_cast_reg_492_reg[0]),
        .I1(row_fu_98_reg[0]),
        .I2(row_fu_98_reg[1]),
        .I3(img_height_cast_reg_492_reg[1]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i321_i_fu_302_p2_carry_i_5
       (.I0(row_fu_98_reg[7]),
        .I1(img_height_cast_reg_492_reg[7]),
        .I2(img_height_cast_reg_492_reg[6]),
        .I3(row_fu_98_reg[6]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i321_i_fu_302_p2_carry_i_6
       (.I0(row_fu_98_reg[5]),
        .I1(img_height_cast_reg_492_reg[5]),
        .I2(img_height_cast_reg_492_reg[4]),
        .I3(row_fu_98_reg[4]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i321_i_fu_302_p2_carry_i_7
       (.I0(row_fu_98_reg[3]),
        .I1(img_height_cast_reg_492_reg[3]),
        .I2(img_height_cast_reg_492_reg[2]),
        .I3(row_fu_98_reg[2]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i321_i_fu_302_p2_carry_i_8
       (.I0(row_fu_98_reg[1]),
        .I1(img_height_cast_reg_492_reg[1]),
        .I2(img_height_cast_reg_492_reg[0]),
        .I3(row_fu_98_reg[0]),
        .O(cmp_i_i321_i_fu_302_p2_carry_i_8_n_5));
  FDRE \cmp_i_i321_i_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(cmp_i_i321_i_fu_302_p2),
        .Q(cmp_i_i321_i_reg_531),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_30_reg_536[0]_i_2 
       (.I0(row_fu_98_reg[3]),
        .I1(sext_ln446_reg_497[3]),
        .O(\empty_30_reg_536[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_30_reg_536[0]_i_3 
       (.I0(row_fu_98_reg[2]),
        .I1(sext_ln446_reg_497[2]),
        .O(\empty_30_reg_536[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_30_reg_536[0]_i_4 
       (.I0(row_fu_98_reg[1]),
        .I1(sext_ln446_reg_497[1]),
        .O(\empty_30_reg_536[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_30_reg_536[0]_i_5 
       (.I0(row_fu_98_reg[0]),
        .I1(add_ln446_1_reg_508[0]),
        .O(\empty_30_reg_536[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_536[1]_i_2 
       (.I0(sub_i_i237_i_fu_312_p2),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_536[1]_i_3 
       (.I0(sub_i_i237_i_fu_312_p2__0[1]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_536[1]_i_4 
       (.I0(sub_i_i237_i_fu_312_p2__0[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_536[1]_i_5 
       (.I0(sub_i_i237_i_fu_312_p2__0[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_536[1]_i_6 
       (.I0(sub_i_i237_i_fu_312_p2__0[2]),
        .O(p_0_in[2]));
  FDRE \empty_30_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(sub_i_i237_i_fu_312_p2),
        .Q(empty_30_reg_536[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_30_reg_536_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\empty_30_reg_536_reg[0]_i_1_n_5 ,\empty_30_reg_536_reg[0]_i_1_n_6 ,\empty_30_reg_536_reg[0]_i_1_n_7 ,\empty_30_reg_536_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI(row_fu_98_reg[3:0]),
        .O({sub_i_i237_i_fu_312_p2__0[3:1],sub_i_i237_i_fu_312_p2}),
        .S({\empty_30_reg_536[0]_i_2_n_5 ,\empty_30_reg_536[0]_i_3_n_5 ,\empty_30_reg_536[0]_i_4_n_5 ,\empty_30_reg_536[0]_i_5_n_5 }));
  FDRE \empty_30_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\empty_30_reg_536_reg[1]_i_1_n_12 ),
        .Q(empty_30_reg_536[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_30_reg_536_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\empty_30_reg_536_reg[1]_i_1_n_5 ,\empty_30_reg_536_reg[1]_i_1_n_6 ,\empty_30_reg_536_reg[1]_i_1_n_7 ,\empty_30_reg_536_reg[1]_i_1_n_8 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,p_0_in[1]}),
        .O({\empty_30_reg_536_reg[1]_i_1_n_9 ,\empty_30_reg_536_reg[1]_i_1_n_10 ,\empty_30_reg_536_reg[1]_i_1_n_11 ,\empty_30_reg_536_reg[1]_i_1_n_12 }),
        .S({p_0_in[4:2],sub_i_i237_i_fu_312_p2__0[1]}));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    empty_n_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .I2(icmp_ln446_fu_297_p2),
        .I3(ap_CS_fsm_state7),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153
       (.D(ap_NS_fsm[8]),
        .\OutputValues_reg_736_reg[23]_0 (\OutputValues_reg_736_reg[23] ),
        .Q(trunc_ln446_2_reg_523),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] [1]),
        .WEA(buf_ce1),
        .address1(buf_2_address1),
        .\ap_CS_fsm_reg[7] (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_52),
        .\ap_CS_fsm_reg[8] ({Q[1],ap_CS_fsm_state8,Q[0],ap_CS_fsm_state5}),
        .ap_NS_fsm1__0(ap_NS_fsm1__0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273[0]_i_3_0 (empty_30_reg_536),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_0 (buf_1_q0),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_1 (buf_q0),
        .\ap_phi_reg_pp0_iter4_src_buf_6_reg_273_reg[23]_2 (trunc_ln446_reg_513),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(buf_ce0),
        .cmp_i_i321_i_reg_531(cmp_i_i321_i_reg_531),
        .\col_reg_634_pp0_iter1_reg_reg[11]_0 (col_reg_634_pp0_iter1_reg),
        .\col_reg_634_reg[11]_0 (col_reg_634),
        .\empty_30_reg_536_reg[0] (trunc_ln_fu_392_p5),
        .empty_n_reg(buf_2_we1),
        .empty_n_reg_0(buf_1_ce1),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1),
        .\icmp_ln178_reg_641_reg[0]_0 (add_ln446_reg_503),
        .icmp_ln185_fu_349_p2_carry__0_0(\zext_ln415_2_reg_446_reg[11]_0 ),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_9),
        .\mOutPtr_reg[0]_2 (\mOutPtr[1]_i_4_n_5 ),
        .pop(pop),
        .push(push),
        .push_1(push_1),
        .q0(buf_2_q0),
        .ram_reg_2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_8),
        .ram_reg_2_0(ap_enable_reg_pp0_iter1_reg),
        .ram_reg_2_1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_n_6),
        .ram_reg_2_2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_10),
        .ram_reg_2_3(col_3_reg_180),
        .spec_select47_reg_541(spec_select47_reg_541),
        .spec_select51_reg_546(spec_select51_reg_546),
        .spec_select55_reg_551(spec_select55_reg_551),
        .\src_buf_1_fu_118[23]_i_5 (trunc_ln446_1_reg_518),
        .tmp_21_fu_400_p5(tmp_21_fu_400_p5),
        .tmp_22_fu_412_p5(tmp_22_fu_412_p5),
        .tmp_23_fu_448_p5(tmp_23_fu_448_p5),
        .tmp_s_fu_430_p5(tmp_s_fu_430_p5),
        .trunc_ln415_1_reg_459(trunc_ln415_1_reg_459[1]),
        .\trunc_ln446_2_reg_523_reg[0] (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_26),
        .\trunc_ln446_2_reg_523_reg[0]_0 (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_27),
        .\trunc_ln446_2_reg_523_reg[1] (buf_we1),
        .we1(buf_1_we1));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_n_52),
        .Q(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126
       (.CO(icmp_ln415_fu_207_p2),
        .D(ap_NS_fsm[2:1]),
        .O({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_17,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_18,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_19,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_20}),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .S({\init_buf_fu_70[0]_i_4_n_5 ,\init_buf_fu_70[0]_i_5_n_5 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_81),
        .init_buf_fu_70_reg(init_buf_fu_70_reg),
        .\init_buf_fu_70_reg[11] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_25,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_26,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_27,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_28}),
        .\init_buf_fu_70_reg[11]_0 ({\init_buf_fu_70[8]_i_2_n_5 ,\init_buf_fu_70[8]_i_3_n_5 ,\init_buf_fu_70[8]_i_4_n_5 ,\init_buf_fu_70[8]_i_5_n_5 }),
        .\init_buf_fu_70_reg[15] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_29,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_30,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_31,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_32}),
        .\init_buf_fu_70_reg[15]_0 ({\init_buf_fu_70[12]_i_2_n_5 ,\init_buf_fu_70[12]_i_3_n_5 ,\init_buf_fu_70[12]_i_4_n_5 ,\init_buf_fu_70[12]_i_5_n_5 }),
        .\init_buf_fu_70_reg[19] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_33,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_34,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_35,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_36}),
        .\init_buf_fu_70_reg[19]_0 ({\init_buf_fu_70[16]_i_2_n_5 ,\init_buf_fu_70[16]_i_3_n_5 ,\init_buf_fu_70[16]_i_4_n_5 ,\init_buf_fu_70[16]_i_5_n_5 }),
        .\init_buf_fu_70_reg[23] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_37,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_38,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_39,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_40}),
        .\init_buf_fu_70_reg[23]_0 ({\init_buf_fu_70[20]_i_2_n_5 ,\init_buf_fu_70[20]_i_3_n_5 ,\init_buf_fu_70[20]_i_4_n_5 ,\init_buf_fu_70[20]_i_5_n_5 }),
        .\init_buf_fu_70_reg[27] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_41,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_42,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_43,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_44}),
        .\init_buf_fu_70_reg[27]_0 ({\init_buf_fu_70[24]_i_2_n_5 ,\init_buf_fu_70[24]_i_3_n_5 ,\init_buf_fu_70[24]_i_4_n_5 ,\init_buf_fu_70[24]_i_5_n_5 }),
        .\init_buf_fu_70_reg[31] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_45,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_46,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_47,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_48}),
        .\init_buf_fu_70_reg[31]_0 ({\init_buf_fu_70[28]_i_2_n_5 ,\init_buf_fu_70[28]_i_3_n_5 ,\init_buf_fu_70[28]_i_4_n_5 ,\init_buf_fu_70[28]_i_5_n_5 }),
        .\init_buf_fu_70_reg[35] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_49,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_50,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_51,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_52}),
        .\init_buf_fu_70_reg[35]_0 ({\init_buf_fu_70[32]_i_2_n_5 ,\init_buf_fu_70[32]_i_3_n_5 ,\init_buf_fu_70[32]_i_4_n_5 ,\init_buf_fu_70[32]_i_5_n_5 }),
        .\init_buf_fu_70_reg[39] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_53,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_54,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_55,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_56}),
        .\init_buf_fu_70_reg[39]_0 ({\init_buf_fu_70[36]_i_2_n_5 ,\init_buf_fu_70[36]_i_3_n_5 ,\init_buf_fu_70[36]_i_4_n_5 ,\init_buf_fu_70[36]_i_5_n_5 }),
        .\init_buf_fu_70_reg[43] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_57,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_58,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_59,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_60}),
        .\init_buf_fu_70_reg[43]_0 ({\init_buf_fu_70[40]_i_2_n_5 ,\init_buf_fu_70[40]_i_3_n_5 ,\init_buf_fu_70[40]_i_4_n_5 ,\init_buf_fu_70[40]_i_5_n_5 }),
        .\init_buf_fu_70_reg[47] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_61,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_62,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_63,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_64}),
        .\init_buf_fu_70_reg[47]_0 ({\init_buf_fu_70[44]_i_2_n_5 ,\init_buf_fu_70[44]_i_3_n_5 ,\init_buf_fu_70[44]_i_4_n_5 ,\init_buf_fu_70[44]_i_5_n_5 }),
        .\init_buf_fu_70_reg[51] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_65,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_66,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_67,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_68}),
        .\init_buf_fu_70_reg[51]_0 ({\init_buf_fu_70[48]_i_2_n_5 ,\init_buf_fu_70[48]_i_3_n_5 ,\init_buf_fu_70[48]_i_4_n_5 ,\init_buf_fu_70[48]_i_5_n_5 }),
        .\init_buf_fu_70_reg[55] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_69,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_70,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_71,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_72}),
        .\init_buf_fu_70_reg[55]_0 ({\init_buf_fu_70[52]_i_2_n_5 ,\init_buf_fu_70[52]_i_3_n_5 ,\init_buf_fu_70[52]_i_4_n_5 ,\init_buf_fu_70[52]_i_5_n_5 }),
        .\init_buf_fu_70_reg[59] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_73,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_74,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_75,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_76}),
        .\init_buf_fu_70_reg[59]_0 ({\init_buf_fu_70[56]_i_2_n_5 ,\init_buf_fu_70[56]_i_3_n_5 ,\init_buf_fu_70[56]_i_4_n_5 ,\init_buf_fu_70[56]_i_5_n_5 }),
        .\init_buf_fu_70_reg[63] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_77,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_78,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_79,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_80}),
        .\init_buf_fu_70_reg[63]_0 ({\init_buf_fu_70[60]_i_2_n_5 ,\init_buf_fu_70[60]_i_3_n_5 ,\init_buf_fu_70[60]_i_4_n_5 ,\init_buf_fu_70[60]_i_5_n_5 }),
        .\init_buf_fu_70_reg[7] ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_21,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_22,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_23,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_24}),
        .\init_buf_fu_70_reg[7]_0 ({\init_buf_fu_70[4]_i_2_n_5 ,\init_buf_fu_70[4]_i_3_n_5 ,\init_buf_fu_70[4]_i_4_n_5 ,\init_buf_fu_70[4]_i_5_n_5 }),
        .\row_ind_1_fu_36_reg[1]_0 ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_15,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_16}),
        .row_ind_2_fu_40_reg(row_ind_2_fu_40_reg),
        .\row_ind_2_fu_40_reg[1]_0 ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_11,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_12}),
        .\row_ind_3_fu_44_reg[1]_0 ({grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_7,grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_8}),
        .\row_ind_3_fu_44_reg[1]_1 (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_row_ind_5_out),
        .\row_ind_6_fu_106_reg[1] ({\row_ind_7_fu_110_reg_n_5_[1] ,\row_ind_7_fu_110_reg_n_5_[0] }),
        .\row_ind_7_fu_110_reg[1] ({\row_ind_fu_102_reg_n_5_[1] ,\row_ind_fu_102_reg_n_5_[0] }),
        .\row_ind_fu_102_reg[1] ({\row_ind_6_fu_106_reg_n_5_[1] ,\row_ind_6_fu_106_reg_n_5_[0] }));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_81),
        .Q(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133
       (.CO(icmp_ln415_fu_207_p2),
        .D(ap_NS_fsm[4:3]),
        .E(E),
        .Q({Q,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .address1(buf_address1),
        .\ap_CS_fsm_reg[3] (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_35),
        .\ap_CS_fsm_reg[8] (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_addr_reg_170_pp0_iter1_reg(buf_addr_reg_170_pp0_iter1_reg),
        .\col_3_reg_180_reg[11]_0 (col_3_reg_180),
        .empty_n_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_10),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .icmp_ln419_fu_146_p2_carry_0(\zext_ln415_2_reg_446_reg[11]_0 ),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .\mOutPtr[1]_i_2 (\SRL_SIG_reg[1][0] [1]),
        .ram_reg_2(col_reg_634),
        .trunc_ln415_1_reg_459(trunc_ln415_1_reg_459),
        .\trunc_ln415_1_reg_459_reg[0] (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_8));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_35),
        .Q(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144
       (.CO(icmp_ln415_fu_207_p2),
        .D(ap_NS_fsm[6:5]),
        .Q({Q,ap_CS_fsm_state4}),
        .address0(buf_2_address0),
        .\ap_CS_fsm_reg[3] (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_n_21),
        .ap_NS_fsm1__0(ap_NS_fsm1__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_addr_reg_170_pp0_iter1_reg(buf_addr_reg_170_pp0_iter1_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_buf_r_we1),
        .icmp_ln431_fu_119_p2_carry_0(\zext_ln415_2_reg_446_reg[11]_0 ),
        .ram_reg_2(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_419_2_fu_133_n_10),
        .ram_reg_2_0(col_reg_634_pp0_iter1_reg),
        .tmp_fu_143_p5(tmp_fu_143_p5),
        .tmp_reg_186(tmp_reg_186),
        .trunc_ln415_1_reg_459(trunc_ln415_1_reg_459));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_n_21),
        .Q(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_431_3_fu_144_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg_i_1
       (.I0(modefilter_3_1_16_3840_2160_1_2_2_U0_p_src_cols_read),
        .I1(ap_CS_fsm_state7),
        .I2(icmp_ln446_fu_297_p2),
        .I3(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(add_ln446_1_reg_508[12]),
        .I1(row_fu_98_reg[12]),
        .O(i__carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(row_fu_98_reg[10]),
        .I1(add_ln446_1_reg_508[10]),
        .I2(row_fu_98_reg[9]),
        .I3(add_ln446_1_reg_508[9]),
        .I4(add_ln446_1_reg_508[11]),
        .I5(row_fu_98_reg[11]),
        .O(i__carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(row_fu_98_reg[7]),
        .I1(add_ln446_1_reg_508[7]),
        .I2(row_fu_98_reg[6]),
        .I3(add_ln446_1_reg_508[6]),
        .I4(add_ln446_1_reg_508[8]),
        .I5(row_fu_98_reg[8]),
        .O(i__carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(row_fu_98_reg[4]),
        .I1(add_ln446_1_reg_508[4]),
        .I2(row_fu_98_reg[3]),
        .I3(add_ln446_1_reg_508[3]),
        .I4(add_ln446_1_reg_508[5]),
        .I5(row_fu_98_reg[5]),
        .O(i__carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(row_fu_98_reg[1]),
        .I1(add_ln446_1_reg_508[1]),
        .I2(row_fu_98_reg[2]),
        .I3(add_ln446_1_reg_508[2]),
        .I4(add_ln446_1_reg_508[0]),
        .I5(row_fu_98_reg[0]),
        .O(i__carry_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln415_fu_207_p2_carry_n_5,icmp_ln415_fu_207_p2_carry_n_6,icmp_ln415_fu_207_p2_carry_n_7,icmp_ln415_fu_207_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln415_fu_207_p2_carry_i_1_n_5}),
        .O(NLW_icmp_ln415_fu_207_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry_i_2_n_5,icmp_ln415_fu_207_p2_carry_i_3_n_5,icmp_ln415_fu_207_p2_carry_i_4_n_5,icmp_ln415_fu_207_p2_carry_i_5_n_5}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry__0
       (.CI(icmp_ln415_fu_207_p2_carry_n_5),
        .CO({icmp_ln415_fu_207_p2_carry__0_n_5,icmp_ln415_fu_207_p2_carry__0_n_6,icmp_ln415_fu_207_p2_carry__0_n_7,icmp_ln415_fu_207_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_207_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry__0_i_1_n_5,icmp_ln415_fu_207_p2_carry__0_i_2_n_5,icmp_ln415_fu_207_p2_carry__0_i_3_n_5,icmp_ln415_fu_207_p2_carry__0_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__0_i_1
       (.I0(init_buf_fu_70_reg__0[15]),
        .I1(init_buf_fu_70_reg__0[14]),
        .O(icmp_ln415_fu_207_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__0_i_2
       (.I0(init_buf_fu_70_reg__0[13]),
        .I1(init_buf_fu_70_reg__0[12]),
        .O(icmp_ln415_fu_207_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__0_i_3
       (.I0(init_buf_fu_70_reg__0[11]),
        .I1(init_buf_fu_70_reg__0[10]),
        .O(icmp_ln415_fu_207_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__0_i_4
       (.I0(init_buf_fu_70_reg__0[9]),
        .I1(init_buf_fu_70_reg__0[8]),
        .O(icmp_ln415_fu_207_p2_carry__0_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry__1
       (.CI(icmp_ln415_fu_207_p2_carry__0_n_5),
        .CO({icmp_ln415_fu_207_p2_carry__1_n_5,icmp_ln415_fu_207_p2_carry__1_n_6,icmp_ln415_fu_207_p2_carry__1_n_7,icmp_ln415_fu_207_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_207_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry__1_i_1_n_5,icmp_ln415_fu_207_p2_carry__1_i_2_n_5,icmp_ln415_fu_207_p2_carry__1_i_3_n_5,icmp_ln415_fu_207_p2_carry__1_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__1_i_1
       (.I0(init_buf_fu_70_reg__0[23]),
        .I1(init_buf_fu_70_reg__0[22]),
        .O(icmp_ln415_fu_207_p2_carry__1_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__1_i_2
       (.I0(init_buf_fu_70_reg__0[21]),
        .I1(init_buf_fu_70_reg__0[20]),
        .O(icmp_ln415_fu_207_p2_carry__1_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__1_i_3
       (.I0(init_buf_fu_70_reg__0[19]),
        .I1(init_buf_fu_70_reg__0[18]),
        .O(icmp_ln415_fu_207_p2_carry__1_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__1_i_4
       (.I0(init_buf_fu_70_reg__0[17]),
        .I1(init_buf_fu_70_reg__0[16]),
        .O(icmp_ln415_fu_207_p2_carry__1_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry__2
       (.CI(icmp_ln415_fu_207_p2_carry__1_n_5),
        .CO({icmp_ln415_fu_207_p2_carry__2_n_5,icmp_ln415_fu_207_p2_carry__2_n_6,icmp_ln415_fu_207_p2_carry__2_n_7,icmp_ln415_fu_207_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_207_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry__2_i_1_n_5,icmp_ln415_fu_207_p2_carry__2_i_2_n_5,icmp_ln415_fu_207_p2_carry__2_i_3_n_5,icmp_ln415_fu_207_p2_carry__2_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__2_i_1
       (.I0(init_buf_fu_70_reg__0[31]),
        .I1(init_buf_fu_70_reg__0[30]),
        .O(icmp_ln415_fu_207_p2_carry__2_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__2_i_2
       (.I0(init_buf_fu_70_reg__0[29]),
        .I1(init_buf_fu_70_reg__0[28]),
        .O(icmp_ln415_fu_207_p2_carry__2_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__2_i_3
       (.I0(init_buf_fu_70_reg__0[27]),
        .I1(init_buf_fu_70_reg__0[26]),
        .O(icmp_ln415_fu_207_p2_carry__2_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__2_i_4
       (.I0(init_buf_fu_70_reg__0[25]),
        .I1(init_buf_fu_70_reg__0[24]),
        .O(icmp_ln415_fu_207_p2_carry__2_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry__3
       (.CI(icmp_ln415_fu_207_p2_carry__2_n_5),
        .CO({icmp_ln415_fu_207_p2_carry__3_n_5,icmp_ln415_fu_207_p2_carry__3_n_6,icmp_ln415_fu_207_p2_carry__3_n_7,icmp_ln415_fu_207_p2_carry__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_207_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry__3_i_1_n_5,icmp_ln415_fu_207_p2_carry__3_i_2_n_5,icmp_ln415_fu_207_p2_carry__3_i_3_n_5,icmp_ln415_fu_207_p2_carry__3_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__3_i_1
       (.I0(init_buf_fu_70_reg__0[39]),
        .I1(init_buf_fu_70_reg__0[38]),
        .O(icmp_ln415_fu_207_p2_carry__3_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__3_i_2
       (.I0(init_buf_fu_70_reg__0[37]),
        .I1(init_buf_fu_70_reg__0[36]),
        .O(icmp_ln415_fu_207_p2_carry__3_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__3_i_3
       (.I0(init_buf_fu_70_reg__0[35]),
        .I1(init_buf_fu_70_reg__0[34]),
        .O(icmp_ln415_fu_207_p2_carry__3_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__3_i_4
       (.I0(init_buf_fu_70_reg__0[33]),
        .I1(init_buf_fu_70_reg__0[32]),
        .O(icmp_ln415_fu_207_p2_carry__3_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry__4
       (.CI(icmp_ln415_fu_207_p2_carry__3_n_5),
        .CO({icmp_ln415_fu_207_p2_carry__4_n_5,icmp_ln415_fu_207_p2_carry__4_n_6,icmp_ln415_fu_207_p2_carry__4_n_7,icmp_ln415_fu_207_p2_carry__4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_207_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry__4_i_1_n_5,icmp_ln415_fu_207_p2_carry__4_i_2_n_5,icmp_ln415_fu_207_p2_carry__4_i_3_n_5,icmp_ln415_fu_207_p2_carry__4_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__4_i_1
       (.I0(init_buf_fu_70_reg__0[47]),
        .I1(init_buf_fu_70_reg__0[46]),
        .O(icmp_ln415_fu_207_p2_carry__4_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__4_i_2
       (.I0(init_buf_fu_70_reg__0[45]),
        .I1(init_buf_fu_70_reg__0[44]),
        .O(icmp_ln415_fu_207_p2_carry__4_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__4_i_3
       (.I0(init_buf_fu_70_reg__0[43]),
        .I1(init_buf_fu_70_reg__0[42]),
        .O(icmp_ln415_fu_207_p2_carry__4_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__4_i_4
       (.I0(init_buf_fu_70_reg__0[41]),
        .I1(init_buf_fu_70_reg__0[40]),
        .O(icmp_ln415_fu_207_p2_carry__4_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry__5
       (.CI(icmp_ln415_fu_207_p2_carry__4_n_5),
        .CO({icmp_ln415_fu_207_p2_carry__5_n_5,icmp_ln415_fu_207_p2_carry__5_n_6,icmp_ln415_fu_207_p2_carry__5_n_7,icmp_ln415_fu_207_p2_carry__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_207_p2_carry__5_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry__5_i_1_n_5,icmp_ln415_fu_207_p2_carry__5_i_2_n_5,icmp_ln415_fu_207_p2_carry__5_i_3_n_5,icmp_ln415_fu_207_p2_carry__5_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__5_i_1
       (.I0(init_buf_fu_70_reg__0[55]),
        .I1(init_buf_fu_70_reg__0[54]),
        .O(icmp_ln415_fu_207_p2_carry__5_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__5_i_2
       (.I0(init_buf_fu_70_reg__0[53]),
        .I1(init_buf_fu_70_reg__0[52]),
        .O(icmp_ln415_fu_207_p2_carry__5_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__5_i_3
       (.I0(init_buf_fu_70_reg__0[51]),
        .I1(init_buf_fu_70_reg__0[50]),
        .O(icmp_ln415_fu_207_p2_carry__5_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__5_i_4
       (.I0(init_buf_fu_70_reg__0[49]),
        .I1(init_buf_fu_70_reg__0[48]),
        .O(icmp_ln415_fu_207_p2_carry__5_i_4_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln415_fu_207_p2_carry__6
       (.CI(icmp_ln415_fu_207_p2_carry__5_n_5),
        .CO({icmp_ln415_fu_207_p2,icmp_ln415_fu_207_p2_carry__6_n_6,icmp_ln415_fu_207_p2_carry__6_n_7,icmp_ln415_fu_207_p2_carry__6_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln415_fu_207_p2_carry__6_O_UNCONNECTED[3:0]),
        .S({icmp_ln415_fu_207_p2_carry__6_i_1_n_5,icmp_ln415_fu_207_p2_carry__6_i_2_n_5,icmp_ln415_fu_207_p2_carry__6_i_3_n_5,icmp_ln415_fu_207_p2_carry__6_i_4_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__6_i_1
       (.I0(init_buf_fu_70_reg__0[63]),
        .I1(init_buf_fu_70_reg__0[62]),
        .O(icmp_ln415_fu_207_p2_carry__6_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__6_i_2
       (.I0(init_buf_fu_70_reg__0[61]),
        .I1(init_buf_fu_70_reg__0[60]),
        .O(icmp_ln415_fu_207_p2_carry__6_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__6_i_3
       (.I0(init_buf_fu_70_reg__0[59]),
        .I1(init_buf_fu_70_reg__0[58]),
        .O(icmp_ln415_fu_207_p2_carry__6_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry__6_i_4
       (.I0(init_buf_fu_70_reg__0[57]),
        .I1(init_buf_fu_70_reg__0[56]),
        .O(icmp_ln415_fu_207_p2_carry__6_i_4_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln415_fu_207_p2_carry_i_1
       (.I0(zext_ln415_1_reg_451[0]),
        .I1(init_buf_fu_70_reg[0]),
        .I2(init_buf_fu_70_reg[1]),
        .I3(zext_ln415_1_reg_451[1]),
        .O(icmp_ln415_fu_207_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry_i_2
       (.I0(init_buf_fu_70_reg__0[7]),
        .I1(init_buf_fu_70_reg__0[6]),
        .O(icmp_ln415_fu_207_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry_i_3
       (.I0(init_buf_fu_70_reg__0[5]),
        .I1(init_buf_fu_70_reg__0[4]),
        .O(icmp_ln415_fu_207_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln415_fu_207_p2_carry_i_4
       (.I0(init_buf_fu_70_reg__0[3]),
        .I1(init_buf_fu_70_reg__0[2]),
        .O(icmp_ln415_fu_207_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln415_fu_207_p2_carry_i_5
       (.I0(init_buf_fu_70_reg[1]),
        .I1(zext_ln415_1_reg_451[1]),
        .I2(zext_ln415_1_reg_451[0]),
        .I3(init_buf_fu_70_reg[0]),
        .O(icmp_ln415_fu_207_p2_carry_i_5_n_5));
  CARRY4 \icmp_ln446_fu_297_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln446_fu_297_p2_inferred__0/i__carry_n_5 ,\icmp_ln446_fu_297_p2_inferred__0/i__carry_n_6 ,\icmp_ln446_fu_297_p2_inferred__0/i__carry_n_7 ,\icmp_ln446_fu_297_p2_inferred__0/i__carry_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln446_fu_297_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_5,i__carry_i_2_n_5,i__carry_i_3_n_5,i__carry_i_4_n_5}));
  CARRY4 \icmp_ln446_fu_297_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln446_fu_297_p2_inferred__0/i__carry_n_5 ),
        .CO({\NLW_icmp_ln446_fu_297_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],icmp_ln446_fu_297_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln446_fu_297_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_1_n_5}));
  FDRE \img_height_cast_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [0]),
        .Q(img_height_cast_reg_492_reg[0]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [10]),
        .Q(img_height_cast_reg_492_reg[10]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [11]),
        .Q(img_height_cast_reg_492_reg[11]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [1]),
        .Q(img_height_cast_reg_492_reg[1]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [2]),
        .Q(img_height_cast_reg_492_reg[2]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [3]),
        .Q(img_height_cast_reg_492_reg[3]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [4]),
        .Q(img_height_cast_reg_492_reg[4]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [5]),
        .Q(img_height_cast_reg_492_reg[5]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [6]),
        .Q(img_height_cast_reg_492_reg[6]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [7]),
        .Q(img_height_cast_reg_492_reg[7]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [8]),
        .Q(img_height_cast_reg_492_reg[8]),
        .R(1'b0));
  FDRE \img_height_cast_reg_492_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_cast_reg_492_reg[11]_0 [9]),
        .Q(img_height_cast_reg_492_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \init_buf_fu_70[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln415_fu_207_p2),
        .O(\init_buf_fu_70[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[0]_i_4 
       (.I0(init_buf_fu_70_reg__0[3]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[0]_i_5 
       (.I0(init_buf_fu_70_reg__0[2]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[12]_i_2 
       (.I0(init_buf_fu_70_reg__0[15]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[12]_i_3 
       (.I0(init_buf_fu_70_reg__0[14]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[12]_i_4 
       (.I0(init_buf_fu_70_reg__0[13]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[12]_i_5 
       (.I0(init_buf_fu_70_reg__0[12]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[16]_i_2 
       (.I0(init_buf_fu_70_reg__0[19]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[16]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[16]_i_3 
       (.I0(init_buf_fu_70_reg__0[18]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[16]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[16]_i_4 
       (.I0(init_buf_fu_70_reg__0[17]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[16]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[16]_i_5 
       (.I0(init_buf_fu_70_reg__0[16]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[16]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[20]_i_2 
       (.I0(init_buf_fu_70_reg__0[23]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[20]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[20]_i_3 
       (.I0(init_buf_fu_70_reg__0[22]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[20]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[20]_i_4 
       (.I0(init_buf_fu_70_reg__0[21]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[20]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[20]_i_5 
       (.I0(init_buf_fu_70_reg__0[20]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[20]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[24]_i_2 
       (.I0(init_buf_fu_70_reg__0[27]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[24]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[24]_i_3 
       (.I0(init_buf_fu_70_reg__0[26]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[24]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[24]_i_4 
       (.I0(init_buf_fu_70_reg__0[25]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[24]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[24]_i_5 
       (.I0(init_buf_fu_70_reg__0[24]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[24]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[28]_i_2 
       (.I0(init_buf_fu_70_reg__0[31]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[28]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[28]_i_3 
       (.I0(init_buf_fu_70_reg__0[30]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[28]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[28]_i_4 
       (.I0(init_buf_fu_70_reg__0[29]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[28]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[28]_i_5 
       (.I0(init_buf_fu_70_reg__0[28]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[28]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[32]_i_2 
       (.I0(init_buf_fu_70_reg__0[35]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[32]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[32]_i_3 
       (.I0(init_buf_fu_70_reg__0[34]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[32]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[32]_i_4 
       (.I0(init_buf_fu_70_reg__0[33]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[32]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[32]_i_5 
       (.I0(init_buf_fu_70_reg__0[32]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[32]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[36]_i_2 
       (.I0(init_buf_fu_70_reg__0[39]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[36]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[36]_i_3 
       (.I0(init_buf_fu_70_reg__0[38]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[36]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[36]_i_4 
       (.I0(init_buf_fu_70_reg__0[37]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[36]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[36]_i_5 
       (.I0(init_buf_fu_70_reg__0[36]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[36]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[40]_i_2 
       (.I0(init_buf_fu_70_reg__0[43]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[40]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[40]_i_3 
       (.I0(init_buf_fu_70_reg__0[42]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[40]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[40]_i_4 
       (.I0(init_buf_fu_70_reg__0[41]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[40]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[40]_i_5 
       (.I0(init_buf_fu_70_reg__0[40]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[40]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[44]_i_2 
       (.I0(init_buf_fu_70_reg__0[47]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[44]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[44]_i_3 
       (.I0(init_buf_fu_70_reg__0[46]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[44]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[44]_i_4 
       (.I0(init_buf_fu_70_reg__0[45]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[44]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[44]_i_5 
       (.I0(init_buf_fu_70_reg__0[44]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[44]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[48]_i_2 
       (.I0(init_buf_fu_70_reg__0[51]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[48]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[48]_i_3 
       (.I0(init_buf_fu_70_reg__0[50]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[48]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[48]_i_4 
       (.I0(init_buf_fu_70_reg__0[49]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[48]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[48]_i_5 
       (.I0(init_buf_fu_70_reg__0[48]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[48]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[4]_i_2 
       (.I0(init_buf_fu_70_reg__0[7]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[4]_i_3 
       (.I0(init_buf_fu_70_reg__0[6]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[4]_i_4 
       (.I0(init_buf_fu_70_reg__0[5]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[4]_i_5 
       (.I0(init_buf_fu_70_reg__0[4]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[52]_i_2 
       (.I0(init_buf_fu_70_reg__0[55]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[52]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[52]_i_3 
       (.I0(init_buf_fu_70_reg__0[54]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[52]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[52]_i_4 
       (.I0(init_buf_fu_70_reg__0[53]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[52]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[52]_i_5 
       (.I0(init_buf_fu_70_reg__0[52]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[52]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[56]_i_2 
       (.I0(init_buf_fu_70_reg__0[59]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[56]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[56]_i_3 
       (.I0(init_buf_fu_70_reg__0[58]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[56]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[56]_i_4 
       (.I0(init_buf_fu_70_reg__0[57]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[56]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[56]_i_5 
       (.I0(init_buf_fu_70_reg__0[56]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[56]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[60]_i_2 
       (.I0(init_buf_fu_70_reg__0[63]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[60]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[60]_i_3 
       (.I0(init_buf_fu_70_reg__0[62]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[60]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[60]_i_4 
       (.I0(init_buf_fu_70_reg__0[61]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[60]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[60]_i_5 
       (.I0(init_buf_fu_70_reg__0[60]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[60]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[8]_i_2 
       (.I0(init_buf_fu_70_reg__0[11]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[8]_i_3 
       (.I0(init_buf_fu_70_reg__0[10]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[8]_i_4 
       (.I0(init_buf_fu_70_reg__0[9]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_buf_fu_70[8]_i_5 
       (.I0(init_buf_fu_70_reg__0[8]),
        .I1(ap_CS_fsm_state3),
        .O(\init_buf_fu_70[8]_i_5_n_5 ));
  FDRE \init_buf_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_20),
        .Q(init_buf_fu_70_reg[0]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_26),
        .Q(init_buf_fu_70_reg__0[10]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_25),
        .Q(init_buf_fu_70_reg__0[11]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_32),
        .Q(init_buf_fu_70_reg__0[12]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[13] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_31),
        .Q(init_buf_fu_70_reg__0[13]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[14] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_30),
        .Q(init_buf_fu_70_reg__0[14]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[15] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_29),
        .Q(init_buf_fu_70_reg__0[15]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[16] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_36),
        .Q(init_buf_fu_70_reg__0[16]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[17] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_35),
        .Q(init_buf_fu_70_reg__0[17]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[18] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_34),
        .Q(init_buf_fu_70_reg__0[18]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[19] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_33),
        .Q(init_buf_fu_70_reg__0[19]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_19),
        .Q(init_buf_fu_70_reg[1]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[20] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_40),
        .Q(init_buf_fu_70_reg__0[20]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[21] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_39),
        .Q(init_buf_fu_70_reg__0[21]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[22] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_38),
        .Q(init_buf_fu_70_reg__0[22]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[23] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_37),
        .Q(init_buf_fu_70_reg__0[23]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[24] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_44),
        .Q(init_buf_fu_70_reg__0[24]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[25] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_43),
        .Q(init_buf_fu_70_reg__0[25]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[26] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_42),
        .Q(init_buf_fu_70_reg__0[26]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[27] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_41),
        .Q(init_buf_fu_70_reg__0[27]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[28] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_48),
        .Q(init_buf_fu_70_reg__0[28]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[29] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_47),
        .Q(init_buf_fu_70_reg__0[29]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_18),
        .Q(init_buf_fu_70_reg__0[2]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[30] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_46),
        .Q(init_buf_fu_70_reg__0[30]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[31] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_45),
        .Q(init_buf_fu_70_reg__0[31]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[32] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_52),
        .Q(init_buf_fu_70_reg__0[32]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[33] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_51),
        .Q(init_buf_fu_70_reg__0[33]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[34] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_50),
        .Q(init_buf_fu_70_reg__0[34]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[35] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_49),
        .Q(init_buf_fu_70_reg__0[35]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[36] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_56),
        .Q(init_buf_fu_70_reg__0[36]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[37] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_55),
        .Q(init_buf_fu_70_reg__0[37]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[38] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_54),
        .Q(init_buf_fu_70_reg__0[38]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[39] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_53),
        .Q(init_buf_fu_70_reg__0[39]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_17),
        .Q(init_buf_fu_70_reg__0[3]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[40] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_60),
        .Q(init_buf_fu_70_reg__0[40]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[41] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_59),
        .Q(init_buf_fu_70_reg__0[41]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[42] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_58),
        .Q(init_buf_fu_70_reg__0[42]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[43] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_57),
        .Q(init_buf_fu_70_reg__0[43]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[44] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_64),
        .Q(init_buf_fu_70_reg__0[44]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[45] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_63),
        .Q(init_buf_fu_70_reg__0[45]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[46] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_62),
        .Q(init_buf_fu_70_reg__0[46]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[47] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_61),
        .Q(init_buf_fu_70_reg__0[47]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[48] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_68),
        .Q(init_buf_fu_70_reg__0[48]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[49] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_67),
        .Q(init_buf_fu_70_reg__0[49]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_24),
        .Q(init_buf_fu_70_reg__0[4]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[50] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_66),
        .Q(init_buf_fu_70_reg__0[50]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[51] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_65),
        .Q(init_buf_fu_70_reg__0[51]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[52] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_72),
        .Q(init_buf_fu_70_reg__0[52]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[53] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_71),
        .Q(init_buf_fu_70_reg__0[53]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[54] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_70),
        .Q(init_buf_fu_70_reg__0[54]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[55] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_69),
        .Q(init_buf_fu_70_reg__0[55]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[56] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_76),
        .Q(init_buf_fu_70_reg__0[56]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[57] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_75),
        .Q(init_buf_fu_70_reg__0[57]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[58] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_74),
        .Q(init_buf_fu_70_reg__0[58]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[59] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_73),
        .Q(init_buf_fu_70_reg__0[59]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_23),
        .Q(init_buf_fu_70_reg__0[5]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[60] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_80),
        .Q(init_buf_fu_70_reg__0[60]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[61] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_79),
        .Q(init_buf_fu_70_reg__0[61]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[62] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_78),
        .Q(init_buf_fu_70_reg__0[62]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[63] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_77),
        .Q(init_buf_fu_70_reg__0[63]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_22),
        .Q(init_buf_fu_70_reg__0[6]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_21),
        .Q(init_buf_fu_70_reg__0[7]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_28),
        .Q(init_buf_fu_70_reg__0[8]),
        .R(1'b0));
  FDRE \init_buf_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(\init_buf_fu_70[0]_i_1_n_5 ),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_27),
        .Q(init_buf_fu_70_reg__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000888880008000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .I1(\SRL_SIG_reg[1][0] [1]),
        .I2(ap_CS_fsm_state7),
        .I3(icmp_ln446_fu_297_p2),
        .I4(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(pop_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_4 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(Q[1]),
        .O(\mOutPtr[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_fu_98[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln415_fu_207_p2),
        .O(\row_fu_98[0]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_fu_98[0]_i_3 
       (.I0(row_fu_98_reg[0]),
        .O(\row_fu_98[0]_i_3_n_5 ));
  FDSE \row_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[0]_i_2_n_12 ),
        .Q(row_fu_98_reg[0]),
        .S(\row_fu_98[0]_i_1_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_98_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_fu_98_reg[0]_i_2_n_5 ,\row_fu_98_reg[0]_i_2_n_6 ,\row_fu_98_reg[0]_i_2_n_7 ,\row_fu_98_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_fu_98_reg[0]_i_2_n_9 ,\row_fu_98_reg[0]_i_2_n_10 ,\row_fu_98_reg[0]_i_2_n_11 ,\row_fu_98_reg[0]_i_2_n_12 }),
        .S({row_fu_98_reg[3:1],\row_fu_98[0]_i_3_n_5 }));
  FDRE \row_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[8]_i_1_n_10 ),
        .Q(row_fu_98_reg[10]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[8]_i_1_n_9 ),
        .Q(row_fu_98_reg[11]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[12]_i_1_n_12 ),
        .Q(row_fu_98_reg[12]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_98_reg[12]_i_1 
       (.CI(\row_fu_98_reg[8]_i_1_n_5 ),
        .CO(\NLW_row_fu_98_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_fu_98_reg[12]_i_1_O_UNCONNECTED [3:1],\row_fu_98_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,1'b0,row_fu_98_reg[12]}));
  FDRE \row_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[0]_i_2_n_11 ),
        .Q(row_fu_98_reg[1]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[0]_i_2_n_10 ),
        .Q(row_fu_98_reg[2]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[0]_i_2_n_9 ),
        .Q(row_fu_98_reg[3]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[4]_i_1_n_12 ),
        .Q(row_fu_98_reg[4]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_98_reg[4]_i_1 
       (.CI(\row_fu_98_reg[0]_i_2_n_5 ),
        .CO({\row_fu_98_reg[4]_i_1_n_5 ,\row_fu_98_reg[4]_i_1_n_6 ,\row_fu_98_reg[4]_i_1_n_7 ,\row_fu_98_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_98_reg[4]_i_1_n_9 ,\row_fu_98_reg[4]_i_1_n_10 ,\row_fu_98_reg[4]_i_1_n_11 ,\row_fu_98_reg[4]_i_1_n_12 }),
        .S(row_fu_98_reg[7:4]));
  FDRE \row_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[4]_i_1_n_11 ),
        .Q(row_fu_98_reg[5]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[4]_i_1_n_10 ),
        .Q(row_fu_98_reg[6]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[4]_i_1_n_9 ),
        .Q(row_fu_98_reg[7]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[8]_i_1_n_12 ),
        .Q(row_fu_98_reg[8]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \row_fu_98_reg[8]_i_1 
       (.CI(\row_fu_98_reg[4]_i_1_n_5 ),
        .CO({\row_fu_98_reg[8]_i_1_n_5 ,\row_fu_98_reg[8]_i_1_n_6 ,\row_fu_98_reg[8]_i_1_n_7 ,\row_fu_98_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_fu_98_reg[8]_i_1_n_9 ,\row_fu_98_reg[8]_i_1_n_10 ,\row_fu_98_reg[8]_i_1_n_11 ,\row_fu_98_reg[8]_i_1_n_12 }),
        .S(row_fu_98_reg[11:8]));
  FDRE \row_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(\row_fu_98_reg[8]_i_1_n_11 ),
        .Q(row_fu_98_reg[9]),
        .R(\row_fu_98[0]_i_1_n_5 ));
  FDRE \row_ind_6_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_fu_102),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_12),
        .Q(\row_ind_6_fu_106_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_6_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_fu_102),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_11),
        .Q(\row_ind_6_fu_106_reg_n_5_[1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \row_ind_7_fu_110[1]_i_1 
       (.I0(icmp_ln446_fu_297_p2),
        .I1(ap_CS_fsm_state7),
        .I2(icmp_ln415_fu_207_p2),
        .I3(ap_CS_fsm_state4),
        .O(row_ind_fu_102));
  FDRE \row_ind_7_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_fu_102),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_8),
        .Q(\row_ind_7_fu_110_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_7_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_fu_102),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_7),
        .Q(\row_ind_7_fu_110_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \row_ind_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_fu_102),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_16),
        .Q(\row_ind_fu_102_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \row_ind_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_fu_102),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_n_15),
        .Q(\row_ind_fu_102_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[10]),
        .Q(sext_ln446_reg_497[10]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[11]),
        .Q(sext_ln446_reg_497[11]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[12]),
        .Q(sext_ln446_reg_497[12]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[1]),
        .Q(sext_ln446_reg_497[1]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[2]),
        .Q(sext_ln446_reg_497[2]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[3]),
        .Q(sext_ln446_reg_497[3]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[4]),
        .Q(sext_ln446_reg_497[4]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[5]),
        .Q(sext_ln446_reg_497[5]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[6]),
        .Q(sext_ln446_reg_497[6]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[7]),
        .Q(sext_ln446_reg_497[7]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[8]),
        .Q(sext_ln446_reg_497[8]),
        .R(1'b0));
  FDRE \sext_ln446_reg_497_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub336_i_fu_248_p2[9]),
        .Q(sext_ln446_reg_497[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select47_reg_541[0]_i_1 
       (.I0(sub_i213_i_cast13_fu_321_p2),
        .I1(cmp_i_i269_i_fu_307_p2),
        .O(spec_select47_fu_339_p2));
  FDRE \spec_select47_reg_541_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(spec_select47_fu_339_p2),
        .Q(spec_select47_reg_541),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select51_reg_546[0]_i_1 
       (.I0(cmp_i_i269_i_fu_307_p2),
        .I1(cmp_i_i193_i_1_fu_345_p2),
        .O(spec_select51_fu_351_p2));
  FDRE \spec_select51_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(spec_select51_fu_351_p2),
        .Q(spec_select51_reg_546),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select55_reg_551[0]_i_1 
       (.I0(cmp_i_i269_i_fu_307_p2),
        .I1(cmp_i_i193_i_2_fu_357_p2),
        .O(spec_select55_fu_363_p2));
  FDRE \spec_select55_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(spec_select55_fu_363_p2),
        .Q(spec_select55_reg_551),
        .R(1'b0));
  CARRY4 sub336_i_fu_248_p2_carry
       (.CI(1'b0),
        .CO({sub336_i_fu_248_p2_carry_n_5,sub336_i_fu_248_p2_carry_n_6,sub336_i_fu_248_p2_carry_n_7,sub336_i_fu_248_p2_carry_n_8}),
        .CYINIT(\img_height_cast_reg_492_reg[11]_0 [0]),
        .DI(\img_height_cast_reg_492_reg[11]_0 [4:1]),
        .O(sub336_i_fu_248_p2[4:1]),
        .S({sub336_i_fu_248_p2_carry_i_1_n_5,sub336_i_fu_248_p2_carry_i_2_n_5,sub336_i_fu_248_p2_carry_i_3_n_5,sub336_i_fu_248_p2_carry_i_4_n_5}));
  CARRY4 sub336_i_fu_248_p2_carry__0
       (.CI(sub336_i_fu_248_p2_carry_n_5),
        .CO({sub336_i_fu_248_p2_carry__0_n_5,sub336_i_fu_248_p2_carry__0_n_6,sub336_i_fu_248_p2_carry__0_n_7,sub336_i_fu_248_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI(\img_height_cast_reg_492_reg[11]_0 [8:5]),
        .O(sub336_i_fu_248_p2[8:5]),
        .S({sub336_i_fu_248_p2_carry__0_i_1_n_5,sub336_i_fu_248_p2_carry__0_i_2_n_5,sub336_i_fu_248_p2_carry__0_i_3_n_5,sub336_i_fu_248_p2_carry__0_i_4_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry__0_i_1
       (.I0(\img_height_cast_reg_492_reg[11]_0 [8]),
        .O(sub336_i_fu_248_p2_carry__0_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry__0_i_2
       (.I0(\img_height_cast_reg_492_reg[11]_0 [7]),
        .O(sub336_i_fu_248_p2_carry__0_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry__0_i_3
       (.I0(\img_height_cast_reg_492_reg[11]_0 [6]),
        .O(sub336_i_fu_248_p2_carry__0_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry__0_i_4
       (.I0(\img_height_cast_reg_492_reg[11]_0 [5]),
        .O(sub336_i_fu_248_p2_carry__0_i_4_n_5));
  CARRY4 sub336_i_fu_248_p2_carry__1
       (.CI(sub336_i_fu_248_p2_carry__0_n_5),
        .CO({NLW_sub336_i_fu_248_p2_carry__1_CO_UNCONNECTED[3],sub336_i_fu_248_p2_carry__1_n_6,sub336_i_fu_248_p2_carry__1_n_7,sub336_i_fu_248_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,\img_height_cast_reg_492_reg[11]_0 [11:9]}),
        .O(sub336_i_fu_248_p2[12:9]),
        .S({1'b1,sub336_i_fu_248_p2_carry__1_i_1_n_5,sub336_i_fu_248_p2_carry__1_i_2_n_5,sub336_i_fu_248_p2_carry__1_i_3_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry__1_i_1
       (.I0(\img_height_cast_reg_492_reg[11]_0 [11]),
        .O(sub336_i_fu_248_p2_carry__1_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry__1_i_2
       (.I0(\img_height_cast_reg_492_reg[11]_0 [10]),
        .O(sub336_i_fu_248_p2_carry__1_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry__1_i_3
       (.I0(\img_height_cast_reg_492_reg[11]_0 [9]),
        .O(sub336_i_fu_248_p2_carry__1_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry_i_1
       (.I0(\img_height_cast_reg_492_reg[11]_0 [4]),
        .O(sub336_i_fu_248_p2_carry_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry_i_2
       (.I0(\img_height_cast_reg_492_reg[11]_0 [3]),
        .O(sub336_i_fu_248_p2_carry_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry_i_3
       (.I0(\img_height_cast_reg_492_reg[11]_0 [2]),
        .O(sub336_i_fu_248_p2_carry_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    sub336_i_fu_248_p2_carry_i_4
       (.I0(\img_height_cast_reg_492_reg[11]_0 [1]),
        .O(sub336_i_fu_248_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'hBF80)) 
    \trunc_ln415_1_reg_459[0]_i_1 
       (.I0(init_buf_fu_70_reg[0]),
        .I1(icmp_ln415_fu_207_p2),
        .I2(ap_CS_fsm_state4),
        .I3(trunc_ln415_1_reg_459[0]),
        .O(\trunc_ln415_1_reg_459[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \trunc_ln415_1_reg_459[1]_i_1 
       (.I0(init_buf_fu_70_reg[1]),
        .I1(icmp_ln415_fu_207_p2),
        .I2(ap_CS_fsm_state4),
        .I3(trunc_ln415_1_reg_459[1]),
        .O(\trunc_ln415_1_reg_459[1]_i_1_n_5 ));
  FDRE \trunc_ln415_1_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln415_1_reg_459[0]_i_1_n_5 ),
        .Q(trunc_ln415_1_reg_459[0]),
        .R(1'b0));
  FDRE \trunc_ln415_1_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln415_1_reg_459[1]_i_1_n_5 ),
        .Q(trunc_ln415_1_reg_459[1]),
        .R(1'b0));
  FDRE \trunc_ln415_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(row_ind_2_fu_40_reg[0]),
        .Q(trunc_ln415_reg_441[0]),
        .R(1'b0));
  FDRE \trunc_ln415_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(row_ind_2_fu_40_reg[1]),
        .Q(trunc_ln415_reg_441[1]),
        .R(1'b0));
  FDRE \trunc_ln446_1_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_6_fu_106_reg_n_5_[0] ),
        .Q(trunc_ln446_1_reg_518[0]),
        .R(1'b0));
  FDRE \trunc_ln446_1_reg_518_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_6_fu_106_reg_n_5_[1] ),
        .Q(trunc_ln446_1_reg_518[1]),
        .R(1'b0));
  FDRE \trunc_ln446_2_reg_523_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_7_fu_110_reg_n_5_[0] ),
        .Q(trunc_ln446_2_reg_523[0]),
        .R(1'b0));
  FDRE \trunc_ln446_2_reg_523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_7_fu_110_reg_n_5_[1] ),
        .Q(trunc_ln446_2_reg_523[1]),
        .R(1'b0));
  FDRE \trunc_ln446_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_fu_102_reg_n_5_[0] ),
        .Q(trunc_ln446_reg_513[0]),
        .R(1'b0));
  FDRE \trunc_ln446_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\row_ind_fu_102_reg_n_5_[1] ),
        .Q(trunc_ln446_reg_513[1]),
        .R(1'b0));
  FDRE \zext_ln415_1_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_row_ind_5_out[0]),
        .Q(zext_ln415_1_reg_451[0]),
        .R(1'b0));
  FDRE \zext_ln415_1_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_406_1_fu_126_row_ind_5_out[1]),
        .Q(zext_ln415_1_reg_451[1]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [0]),
        .Q(zext_ln415_2_reg_446[0]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [10]),
        .Q(zext_ln415_2_reg_446[10]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [11]),
        .Q(zext_ln415_2_reg_446[11]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [1]),
        .Q(zext_ln415_2_reg_446[1]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [2]),
        .Q(zext_ln415_2_reg_446[2]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [3]),
        .Q(zext_ln415_2_reg_446[3]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [4]),
        .Q(zext_ln415_2_reg_446[4]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [5]),
        .Q(zext_ln415_2_reg_446[5]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [6]),
        .Q(zext_ln415_2_reg_446[6]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [7]),
        .Q(zext_ln415_2_reg_446[7]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [8]),
        .Q(zext_ln415_2_reg_446[8]),
        .R(1'b0));
  FDRE \zext_ln415_2_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\zext_ln415_2_reg_446_reg[11]_0 [9]),
        .Q(zext_ln415_2_reg_446[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    ram_reg_2_0,
    WEA);
  output [23:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [23:0]ram_reg_2_0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire [23:0]q0;
  wire [23:0]ram_reg_2_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W_5
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    ram_reg_2_0,
    WEA);
  output [23:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [23:0]ram_reg_2_0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire [23:0]q0;
  wire [23:0]ram_reg_2_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_2_0[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W_6
   (tmp_23_fu_448_p5,
    q0,
    tmp_21_fu_400_p5,
    tmp_22_fu_412_p5,
    tmp_s_fu_430_p5,
    tmp_fu_143_p5,
    Q,
    \tmp_reg_186_reg[23] ,
    \tmp_reg_186_reg[23]_0 ,
    \src_buf_17_reg_693_reg[0] ,
    \src_buf_17_reg_693_reg[0]_0 ,
    trunc_ln_fu_392_p5,
    \src_buf_13_reg_705_reg[23] ,
    \src_buf_15_reg_699_reg[23] ,
    \tmp_reg_186_reg[23]_1 ,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    WEA);
  output [23:0]tmp_23_fu_448_p5;
  output [23:0]q0;
  output [23:0]tmp_21_fu_400_p5;
  output [23:0]tmp_22_fu_412_p5;
  output [23:0]tmp_s_fu_430_p5;
  output [23:0]tmp_fu_143_p5;
  input [1:0]Q;
  input [23:0]\tmp_reg_186_reg[23] ;
  input [23:0]\tmp_reg_186_reg[23]_0 ;
  input \src_buf_17_reg_693_reg[0] ;
  input \src_buf_17_reg_693_reg[0]_0 ;
  input [0:0]trunc_ln_fu_392_p5;
  input [1:0]\src_buf_13_reg_705_reg[23] ;
  input [1:0]\src_buf_15_reg_699_reg[23] ;
  input [1:0]\tmp_reg_186_reg[23]_1 ;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [23:0]d1;
  input [0:0]WEA;

  wire [1:0]Q;
  wire [0:0]WEA;
  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire [23:0]d1;
  wire [23:0]q0;
  wire [1:0]\src_buf_13_reg_705_reg[23] ;
  wire [1:0]\src_buf_15_reg_699_reg[23] ;
  wire \src_buf_17_reg_693_reg[0] ;
  wire \src_buf_17_reg_693_reg[0]_0 ;
  wire [23:0]tmp_21_fu_400_p5;
  wire [23:0]tmp_22_fu_412_p5;
  wire [23:0]tmp_23_fu_448_p5;
  wire [23:0]tmp_fu_143_p5;
  wire [23:0]\tmp_reg_186_reg[23] ;
  wire [23:0]\tmp_reg_186_reg[23]_0 ;
  wire [1:0]\tmp_reg_186_reg[23]_1 ;
  wire [23:0]tmp_s_fu_430_p5;
  wire [0:0]trunc_ln_fu_392_p5;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:6]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[16:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[17]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],q0[16:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],q0[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:6],q0[23:18]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[0]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[0]),
        .I2(\tmp_reg_186_reg[23] [0]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [0]),
        .O(tmp_22_fu_412_p5[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[0]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[0]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [0]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [0]),
        .O(tmp_21_fu_400_p5[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[10]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[10]),
        .I2(\tmp_reg_186_reg[23] [10]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [10]),
        .O(tmp_22_fu_412_p5[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[10]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[10]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [10]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [10]),
        .O(tmp_21_fu_400_p5[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[11]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[11]),
        .I2(\tmp_reg_186_reg[23] [11]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [11]),
        .O(tmp_22_fu_412_p5[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[11]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[11]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [11]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [11]),
        .O(tmp_21_fu_400_p5[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[12]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[12]),
        .I2(\tmp_reg_186_reg[23] [12]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [12]),
        .O(tmp_22_fu_412_p5[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[12]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[12]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [12]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [12]),
        .O(tmp_21_fu_400_p5[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[13]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[13]),
        .I2(\tmp_reg_186_reg[23] [13]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [13]),
        .O(tmp_22_fu_412_p5[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[13]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[13]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [13]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [13]),
        .O(tmp_21_fu_400_p5[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[14]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[14]),
        .I2(\tmp_reg_186_reg[23] [14]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [14]),
        .O(tmp_22_fu_412_p5[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[14]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[14]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [14]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [14]),
        .O(tmp_21_fu_400_p5[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[15]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[15]),
        .I2(\tmp_reg_186_reg[23] [15]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [15]),
        .O(tmp_22_fu_412_p5[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[15]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[15]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [15]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [15]),
        .O(tmp_21_fu_400_p5[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[16]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[16]),
        .I2(\tmp_reg_186_reg[23] [16]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [16]),
        .O(tmp_22_fu_412_p5[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[16]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[16]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [16]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [16]),
        .O(tmp_21_fu_400_p5[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[17]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[17]),
        .I2(\tmp_reg_186_reg[23] [17]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [17]),
        .O(tmp_22_fu_412_p5[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[17]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[17]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [17]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [17]),
        .O(tmp_21_fu_400_p5[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[18]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[18]),
        .I2(\tmp_reg_186_reg[23] [18]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [18]),
        .O(tmp_22_fu_412_p5[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[18]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[18]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [18]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [18]),
        .O(tmp_21_fu_400_p5[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[19]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[19]),
        .I2(\tmp_reg_186_reg[23] [19]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [19]),
        .O(tmp_22_fu_412_p5[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[19]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[19]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [19]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [19]),
        .O(tmp_21_fu_400_p5[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[1]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[1]),
        .I2(\tmp_reg_186_reg[23] [1]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [1]),
        .O(tmp_22_fu_412_p5[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[1]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[1]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [1]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [1]),
        .O(tmp_21_fu_400_p5[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[20]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[20]),
        .I2(\tmp_reg_186_reg[23] [20]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [20]),
        .O(tmp_22_fu_412_p5[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[20]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[20]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [20]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [20]),
        .O(tmp_21_fu_400_p5[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[21]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[21]),
        .I2(\tmp_reg_186_reg[23] [21]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [21]),
        .O(tmp_22_fu_412_p5[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[21]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[21]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [21]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [21]),
        .O(tmp_21_fu_400_p5[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[22]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[22]),
        .I2(\tmp_reg_186_reg[23] [22]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [22]),
        .O(tmp_22_fu_412_p5[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[22]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[22]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [22]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [22]),
        .O(tmp_21_fu_400_p5[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[23]_i_4 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[23]),
        .I2(\tmp_reg_186_reg[23] [23]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [23]),
        .O(tmp_22_fu_412_p5[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[23]_i_5 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[23]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [23]),
        .I4(\tmp_reg_186_reg[23]_0 [23]),
        .I5(trunc_ln_fu_392_p5),
        .O(tmp_21_fu_400_p5[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[2]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[2]),
        .I2(\tmp_reg_186_reg[23] [2]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [2]),
        .O(tmp_22_fu_412_p5[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[2]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[2]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [2]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [2]),
        .O(tmp_21_fu_400_p5[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[3]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[3]),
        .I2(\tmp_reg_186_reg[23] [3]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [3]),
        .O(tmp_22_fu_412_p5[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[3]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[3]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [3]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [3]),
        .O(tmp_21_fu_400_p5[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[4]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[4]),
        .I2(\tmp_reg_186_reg[23] [4]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [4]),
        .O(tmp_22_fu_412_p5[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[4]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[4]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [4]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [4]),
        .O(tmp_21_fu_400_p5[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[5]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[5]),
        .I2(\tmp_reg_186_reg[23] [5]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [5]),
        .O(tmp_22_fu_412_p5[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[5]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[5]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [5]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [5]),
        .O(tmp_21_fu_400_p5[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[6]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[6]),
        .I2(\tmp_reg_186_reg[23] [6]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [6]),
        .O(tmp_22_fu_412_p5[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[6]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[6]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [6]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [6]),
        .O(tmp_21_fu_400_p5[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[7]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[7]),
        .I2(\tmp_reg_186_reg[23] [7]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [7]),
        .O(tmp_22_fu_412_p5[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[7]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[7]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [7]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [7]),
        .O(tmp_21_fu_400_p5[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[8]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[8]),
        .I2(\tmp_reg_186_reg[23] [8]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [8]),
        .O(tmp_22_fu_412_p5[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[8]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[8]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [8]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [8]),
        .O(tmp_21_fu_400_p5[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_1_fu_118[9]_i_2 
       (.I0(\src_buf_13_reg_705_reg[23] [0]),
        .I1(q0[9]),
        .I2(\tmp_reg_186_reg[23] [9]),
        .I3(\src_buf_13_reg_705_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [9]),
        .O(tmp_22_fu_412_p5[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_buf_1_fu_118[9]_i_3 
       (.I0(\src_buf_17_reg_693_reg[0] ),
        .I1(q0[9]),
        .I2(\src_buf_17_reg_693_reg[0]_0 ),
        .I3(\tmp_reg_186_reg[23] [9]),
        .I4(trunc_ln_fu_392_p5),
        .I5(\tmp_reg_186_reg[23]_0 [9]),
        .O(tmp_21_fu_400_p5[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[0]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[0]),
        .I2(\tmp_reg_186_reg[23] [0]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [0]),
        .O(tmp_s_fu_430_p5[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[10]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[10]),
        .I2(\tmp_reg_186_reg[23] [10]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [10]),
        .O(tmp_s_fu_430_p5[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[11]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[11]),
        .I2(\tmp_reg_186_reg[23] [11]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [11]),
        .O(tmp_s_fu_430_p5[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[12]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[12]),
        .I2(\tmp_reg_186_reg[23] [12]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [12]),
        .O(tmp_s_fu_430_p5[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[13]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[13]),
        .I2(\tmp_reg_186_reg[23] [13]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [13]),
        .O(tmp_s_fu_430_p5[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[14]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[14]),
        .I2(\tmp_reg_186_reg[23] [14]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [14]),
        .O(tmp_s_fu_430_p5[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[15]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[15]),
        .I2(\tmp_reg_186_reg[23] [15]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [15]),
        .O(tmp_s_fu_430_p5[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[16]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[16]),
        .I2(\tmp_reg_186_reg[23] [16]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [16]),
        .O(tmp_s_fu_430_p5[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[17]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[17]),
        .I2(\tmp_reg_186_reg[23] [17]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [17]),
        .O(tmp_s_fu_430_p5[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[18]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[18]),
        .I2(\tmp_reg_186_reg[23] [18]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [18]),
        .O(tmp_s_fu_430_p5[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[19]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[19]),
        .I2(\tmp_reg_186_reg[23] [19]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [19]),
        .O(tmp_s_fu_430_p5[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[1]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[1]),
        .I2(\tmp_reg_186_reg[23] [1]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [1]),
        .O(tmp_s_fu_430_p5[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[20]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[20]),
        .I2(\tmp_reg_186_reg[23] [20]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [20]),
        .O(tmp_s_fu_430_p5[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[21]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[21]),
        .I2(\tmp_reg_186_reg[23] [21]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [21]),
        .O(tmp_s_fu_430_p5[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[22]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[22]),
        .I2(\tmp_reg_186_reg[23] [22]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [22]),
        .O(tmp_s_fu_430_p5[22]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf_3_fu_106[23]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[23]),
        .I2(\tmp_reg_186_reg[23] [23]),
        .I3(\tmp_reg_186_reg[23]_0 [23]),
        .I4(\src_buf_15_reg_699_reg[23] [1]),
        .O(tmp_s_fu_430_p5[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[2]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[2]),
        .I2(\tmp_reg_186_reg[23] [2]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [2]),
        .O(tmp_s_fu_430_p5[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[3]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[3]),
        .I2(\tmp_reg_186_reg[23] [3]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [3]),
        .O(tmp_s_fu_430_p5[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[4]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[4]),
        .I2(\tmp_reg_186_reg[23] [4]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [4]),
        .O(tmp_s_fu_430_p5[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[5]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[5]),
        .I2(\tmp_reg_186_reg[23] [5]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [5]),
        .O(tmp_s_fu_430_p5[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[6]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[6]),
        .I2(\tmp_reg_186_reg[23] [6]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [6]),
        .O(tmp_s_fu_430_p5[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[7]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[7]),
        .I2(\tmp_reg_186_reg[23] [7]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [7]),
        .O(tmp_s_fu_430_p5[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[8]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[8]),
        .I2(\tmp_reg_186_reg[23] [8]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [8]),
        .O(tmp_s_fu_430_p5[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_3_fu_106[9]_i_2 
       (.I0(\src_buf_15_reg_699_reg[23] [0]),
        .I1(q0[9]),
        .I2(\tmp_reg_186_reg[23] [9]),
        .I3(\src_buf_15_reg_699_reg[23] [1]),
        .I4(\tmp_reg_186_reg[23]_0 [9]),
        .O(tmp_s_fu_430_p5[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[0]_i_2 
       (.I0(Q[0]),
        .I1(q0[0]),
        .I2(\tmp_reg_186_reg[23] [0]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [0]),
        .O(tmp_23_fu_448_p5[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[10]_i_2 
       (.I0(Q[0]),
        .I1(q0[10]),
        .I2(\tmp_reg_186_reg[23] [10]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [10]),
        .O(tmp_23_fu_448_p5[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[11]_i_2 
       (.I0(Q[0]),
        .I1(q0[11]),
        .I2(\tmp_reg_186_reg[23] [11]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [11]),
        .O(tmp_23_fu_448_p5[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[12]_i_2 
       (.I0(Q[0]),
        .I1(q0[12]),
        .I2(\tmp_reg_186_reg[23] [12]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [12]),
        .O(tmp_23_fu_448_p5[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[13]_i_2 
       (.I0(Q[0]),
        .I1(q0[13]),
        .I2(\tmp_reg_186_reg[23] [13]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [13]),
        .O(tmp_23_fu_448_p5[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[14]_i_2 
       (.I0(Q[0]),
        .I1(q0[14]),
        .I2(\tmp_reg_186_reg[23] [14]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [14]),
        .O(tmp_23_fu_448_p5[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[15]_i_2 
       (.I0(Q[0]),
        .I1(q0[15]),
        .I2(\tmp_reg_186_reg[23] [15]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [15]),
        .O(tmp_23_fu_448_p5[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[16]_i_2 
       (.I0(Q[0]),
        .I1(q0[16]),
        .I2(\tmp_reg_186_reg[23] [16]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [16]),
        .O(tmp_23_fu_448_p5[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[17]_i_2 
       (.I0(Q[0]),
        .I1(q0[17]),
        .I2(\tmp_reg_186_reg[23] [17]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [17]),
        .O(tmp_23_fu_448_p5[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[18]_i_2 
       (.I0(Q[0]),
        .I1(q0[18]),
        .I2(\tmp_reg_186_reg[23] [18]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [18]),
        .O(tmp_23_fu_448_p5[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[19]_i_2 
       (.I0(Q[0]),
        .I1(q0[19]),
        .I2(\tmp_reg_186_reg[23] [19]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [19]),
        .O(tmp_23_fu_448_p5[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[1]_i_2 
       (.I0(Q[0]),
        .I1(q0[1]),
        .I2(\tmp_reg_186_reg[23] [1]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [1]),
        .O(tmp_23_fu_448_p5[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[20]_i_2 
       (.I0(Q[0]),
        .I1(q0[20]),
        .I2(\tmp_reg_186_reg[23] [20]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [20]),
        .O(tmp_23_fu_448_p5[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[21]_i_2 
       (.I0(Q[0]),
        .I1(q0[21]),
        .I2(\tmp_reg_186_reg[23] [21]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [21]),
        .O(tmp_23_fu_448_p5[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[22]_i_2 
       (.I0(Q[0]),
        .I1(q0[22]),
        .I2(\tmp_reg_186_reg[23] [22]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [22]),
        .O(tmp_23_fu_448_p5[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[23]_i_2 
       (.I0(Q[0]),
        .I1(q0[23]),
        .I2(\tmp_reg_186_reg[23] [23]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [23]),
        .O(tmp_23_fu_448_p5[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[2]_i_2 
       (.I0(Q[0]),
        .I1(q0[2]),
        .I2(\tmp_reg_186_reg[23] [2]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [2]),
        .O(tmp_23_fu_448_p5[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[3]_i_2 
       (.I0(Q[0]),
        .I1(q0[3]),
        .I2(\tmp_reg_186_reg[23] [3]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [3]),
        .O(tmp_23_fu_448_p5[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[4]_i_2 
       (.I0(Q[0]),
        .I1(q0[4]),
        .I2(\tmp_reg_186_reg[23] [4]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [4]),
        .O(tmp_23_fu_448_p5[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[5]_i_2 
       (.I0(Q[0]),
        .I1(q0[5]),
        .I2(\tmp_reg_186_reg[23] [5]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [5]),
        .O(tmp_23_fu_448_p5[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[6]_i_2 
       (.I0(Q[0]),
        .I1(q0[6]),
        .I2(\tmp_reg_186_reg[23] [6]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [6]),
        .O(tmp_23_fu_448_p5[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[7]_i_2 
       (.I0(Q[0]),
        .I1(q0[7]),
        .I2(\tmp_reg_186_reg[23] [7]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [7]),
        .O(tmp_23_fu_448_p5[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[8]_i_2 
       (.I0(Q[0]),
        .I1(q0[8]),
        .I2(\tmp_reg_186_reg[23] [8]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [8]),
        .O(tmp_23_fu_448_p5[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf_5_fu_114[9]_i_2 
       (.I0(Q[0]),
        .I1(q0[9]),
        .I2(\tmp_reg_186_reg[23] [9]),
        .I3(Q[1]),
        .I4(\tmp_reg_186_reg[23]_0 [9]),
        .O(tmp_23_fu_448_p5[9]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[0]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[0]),
        .I2(\tmp_reg_186_reg[23] [0]),
        .I3(\tmp_reg_186_reg[23]_0 [0]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[10]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[10]),
        .I2(\tmp_reg_186_reg[23] [10]),
        .I3(\tmp_reg_186_reg[23]_0 [10]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[11]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[11]),
        .I2(\tmp_reg_186_reg[23] [11]),
        .I3(\tmp_reg_186_reg[23]_0 [11]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[12]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[12]),
        .I2(\tmp_reg_186_reg[23] [12]),
        .I3(\tmp_reg_186_reg[23]_0 [12]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[13]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[13]),
        .I2(\tmp_reg_186_reg[23] [13]),
        .I3(\tmp_reg_186_reg[23]_0 [13]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[14]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[14]),
        .I2(\tmp_reg_186_reg[23] [14]),
        .I3(\tmp_reg_186_reg[23]_0 [14]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[15]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[15]),
        .I2(\tmp_reg_186_reg[23] [15]),
        .I3(\tmp_reg_186_reg[23]_0 [15]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[16]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[16]),
        .I2(\tmp_reg_186_reg[23] [16]),
        .I3(\tmp_reg_186_reg[23]_0 [16]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[16]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[17]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[17]),
        .I2(\tmp_reg_186_reg[23] [17]),
        .I3(\tmp_reg_186_reg[23]_0 [17]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[17]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[18]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[18]),
        .I2(\tmp_reg_186_reg[23] [18]),
        .I3(\tmp_reg_186_reg[23]_0 [18]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[18]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[19]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[19]),
        .I2(\tmp_reg_186_reg[23] [19]),
        .I3(\tmp_reg_186_reg[23]_0 [19]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[19]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[1]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[1]),
        .I2(\tmp_reg_186_reg[23] [1]),
        .I3(\tmp_reg_186_reg[23]_0 [1]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[20]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[20]),
        .I2(\tmp_reg_186_reg[23] [20]),
        .I3(\tmp_reg_186_reg[23]_0 [20]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[20]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[21]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[21]),
        .I2(\tmp_reg_186_reg[23] [21]),
        .I3(\tmp_reg_186_reg[23]_0 [21]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[21]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[22]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[22]),
        .I2(\tmp_reg_186_reg[23] [22]),
        .I3(\tmp_reg_186_reg[23]_0 [22]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[22]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[23]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[23]),
        .I2(\tmp_reg_186_reg[23] [23]),
        .I3(\tmp_reg_186_reg[23]_0 [23]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[23]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[2]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[2]),
        .I2(\tmp_reg_186_reg[23] [2]),
        .I3(\tmp_reg_186_reg[23]_0 [2]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[3]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[3]),
        .I2(\tmp_reg_186_reg[23] [3]),
        .I3(\tmp_reg_186_reg[23]_0 [3]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[4]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[4]),
        .I2(\tmp_reg_186_reg[23] [4]),
        .I3(\tmp_reg_186_reg[23]_0 [4]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[5]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[5]),
        .I2(\tmp_reg_186_reg[23] [5]),
        .I3(\tmp_reg_186_reg[23]_0 [5]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[6]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[6]),
        .I2(\tmp_reg_186_reg[23] [6]),
        .I3(\tmp_reg_186_reg[23]_0 [6]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[7]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[7]),
        .I2(\tmp_reg_186_reg[23] [7]),
        .I3(\tmp_reg_186_reg[23]_0 [7]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[8]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[8]),
        .I2(\tmp_reg_186_reg[23] [8]),
        .I3(\tmp_reg_186_reg[23]_0 [8]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \tmp_reg_186[9]_i_1 
       (.I0(\tmp_reg_186_reg[23]_1 [0]),
        .I1(q0[9]),
        .I2(\tmp_reg_186_reg[23] [9]),
        .I3(\tmp_reg_186_reg[23]_0 [9]),
        .I4(\tmp_reg_186_reg[23]_1 [1]),
        .O(tmp_fu_143_p5[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xFModeProc_3_1_16_3_9_s
   (ap_ce_reg,
    ap_block_pp0_stage0_subdone,
    \max_count_4_reg_3026_reg[3]_0 ,
    \max_count_11_reg_3052_reg[3]_0 ,
    \max_count_18_reg_3078_reg[3]_0 ,
    \max_count_4_reg_3026_reg[2]_0 ,
    \max_count_4_reg_3026_reg[2]_1 ,
    \max_count_11_reg_3052_reg[2]_0 ,
    \max_count_11_reg_3052_reg[2]_1 ,
    \max_count_18_reg_3078_reg[2]_0 ,
    \max_count_18_reg_3078_reg[2]_1 ,
    D,
    ap_clk,
    \icmp_ln111_1_reg_3099_reg[0]_0 ,
    \icmp_ln111_8_reg_3137_reg[0]_0 ,
    \icmp_ln111_15_reg_3175_reg[0]_0 ,
    ap_block_pp0_stage0_11001__0,
    Q,
    \src_buf_0_1_val_int_reg_reg[23]_0 ,
    \src_buf_0_2_val_int_reg_reg[23]_0 ,
    \src_buf_1_0_val_int_reg_reg[23]_0 ,
    \src_buf_1_1_val_int_reg_reg[23]_0 ,
    \src_buf_1_2_val_int_reg_reg[23]_0 ,
    \src_buf_2_0_val_int_reg_reg[23]_0 ,
    \src_buf_2_1_val_int_reg_reg[23]_0 ,
    \src_buf_2_2_val_int_reg_reg[23]_0 );
  output ap_ce_reg;
  output ap_block_pp0_stage0_subdone;
  output \max_count_4_reg_3026_reg[3]_0 ;
  output \max_count_11_reg_3052_reg[3]_0 ;
  output \max_count_18_reg_3078_reg[3]_0 ;
  output \max_count_4_reg_3026_reg[2]_0 ;
  output \max_count_4_reg_3026_reg[2]_1 ;
  output \max_count_11_reg_3052_reg[2]_0 ;
  output \max_count_11_reg_3052_reg[2]_1 ;
  output \max_count_18_reg_3078_reg[2]_0 ;
  output \max_count_18_reg_3078_reg[2]_1 ;
  output [23:0]D;
  input ap_clk;
  input \icmp_ln111_1_reg_3099_reg[0]_0 ;
  input \icmp_ln111_8_reg_3137_reg[0]_0 ;
  input \icmp_ln111_15_reg_3175_reg[0]_0 ;
  input ap_block_pp0_stage0_11001__0;
  input [23:0]Q;
  input [23:0]\src_buf_0_1_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_0_2_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_1_0_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_1_1_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_1_2_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_2_0_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_2_1_val_int_reg_reg[23]_0 ;
  input [23:0]\src_buf_2_2_val_int_reg_reg[23]_0 ;

  wire [23:0]D;
  wire [23:0]Q;
  wire [2:0]add_ln90_15_fu_432_p2;
  wire [2:0]add_ln90_15_reg_2672;
  wire [2:0]add_ln90_30_fu_654_p2;
  wire [2:0]add_ln90_30_reg_2780;
  wire [2:0]add_ln90_fu_210_p2;
  wire [2:0]add_ln90_reg_2564;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire [23:0]ap_return_int_reg;
  wire [2:0]count_101_fu_1613_p3;
  wire [2:0]count_101_reg_3000;
  wire \count_101_reg_3000[2]_i_2_n_5 ;
  wire \count_101_reg_3000[2]_i_3_n_5 ;
  wire \count_101_reg_3000[2]_i_4_n_5 ;
  wire \count_101_reg_3000[2]_i_5_n_5 ;
  wire \count_101_reg_3000[2]_i_6_n_5 ;
  wire \count_101_reg_3000[2]_i_7_n_5 ;
  wire [2:0]count_105_fu_1924_p3;
  wire [1:0]count_107_reg_3084;
  wire \count_107_reg_3084[0]_i_1_n_5 ;
  wire \count_107_reg_3084[1]_i_1_n_5 ;
  wire \count_107_reg_3084[1]_i_4_n_5 ;
  wire \count_107_reg_3084[1]_i_5_n_5 ;
  wire \count_107_reg_3084[1]_i_6_n_5 ;
  wire \count_107_reg_3084[1]_i_7_n_5 ;
  wire [1:0]count_13_fu_268_p3;
  wire \count_13_reg_2569[1]_i_10_n_5 ;
  wire \count_13_reg_2569[1]_i_5_n_5 ;
  wire \count_13_reg_2569[1]_i_6_n_5 ;
  wire \count_13_reg_2569[1]_i_7_n_5 ;
  wire \count_13_reg_2569[1]_i_8_n_5 ;
  wire \count_13_reg_2569[1]_i_9_n_5 ;
  wire \count_13_reg_2569[2]_i_1_n_5 ;
  wire \count_13_reg_2569_reg_n_5_[0] ;
  wire \count_13_reg_2569_reg_n_5_[1] ;
  wire \count_13_reg_2569_reg_n_5_[2] ;
  wire [2:0]count_16_fu_791_p3;
  wire [2:0]count_16_reg_2801;
  wire \count_16_reg_2801[2]_i_4_n_5 ;
  wire \count_16_reg_2801[2]_i_5_n_5 ;
  wire \count_16_reg_2801[2]_i_6_n_5 ;
  wire \count_16_reg_2801[2]_i_7_n_5 ;
  wire [2:0]count_17_fu_1176_p3;
  wire [1:0]count_21_fu_849_p3;
  wire \count_21_reg_2812[1]_i_10_n_5 ;
  wire \count_21_reg_2812[1]_i_5_n_5 ;
  wire \count_21_reg_2812[1]_i_6_n_5 ;
  wire \count_21_reg_2812[1]_i_7_n_5 ;
  wire \count_21_reg_2812[1]_i_8_n_5 ;
  wire \count_21_reg_2812[1]_i_9_n_5 ;
  wire \count_21_reg_2812[2]_i_1_n_5 ;
  wire \count_21_reg_2812_reg_n_5_[0] ;
  wire \count_21_reg_2812_reg_n_5_[1] ;
  wire \count_21_reg_2812_reg_n_5_[2] ;
  wire [2:0]count_24_fu_1226_p3;
  wire [2:0]count_29_fu_1297_p3;
  wire [2:0]count_29_reg_2926;
  wire \count_29_reg_2926[2]_i_2_n_5 ;
  wire \count_29_reg_2926[2]_i_3_n_5 ;
  wire \count_29_reg_2926[2]_i_4_n_5 ;
  wire \count_29_reg_2926[2]_i_5_n_5 ;
  wire \count_29_reg_2926[2]_i_6_n_5 ;
  wire \count_29_reg_2926[2]_i_7_n_5 ;
  wire [2:0]count_33_fu_1686_p3;
  wire [1:0]count_35_reg_3032;
  wire \count_35_reg_3032[0]_i_1_n_5 ;
  wire \count_35_reg_3032[1]_i_1_n_5 ;
  wire \count_35_reg_3032[1]_i_4_n_5 ;
  wire \count_35_reg_3032[1]_i_5_n_5 ;
  wire \count_35_reg_3032[1]_i_6_n_5 ;
  wire \count_35_reg_3032[1]_i_7_n_5 ;
  wire [2:0]count_39_fu_418_p3;
  wire [2:0]count_39_reg_2662;
  wire \count_39_reg_2662[2]_i_10_n_5 ;
  wire \count_39_reg_2662[2]_i_5_n_5 ;
  wire \count_39_reg_2662[2]_i_6_n_5 ;
  wire \count_39_reg_2662[2]_i_7_n_5 ;
  wire \count_39_reg_2662[2]_i_8_n_5 ;
  wire \count_39_reg_2662[2]_i_9_n_5 ;
  wire [2:0]count_3_fu_196_p3;
  wire [2:0]count_3_reg_2554;
  wire \count_3_reg_2554[2]_i_10_n_5 ;
  wire \count_3_reg_2554[2]_i_5_n_5 ;
  wire \count_3_reg_2554[2]_i_6_n_5 ;
  wire \count_3_reg_2554[2]_i_7_n_5 ;
  wire \count_3_reg_2554[2]_i_8_n_5 ;
  wire \count_3_reg_2554[2]_i_9_n_5 ;
  wire [2:0]count_43_fu_898_p3;
  wire [2:0]count_43_reg_2829;
  wire \count_43_reg_2829[0]_i_4_n_5 ;
  wire \count_43_reg_2829[0]_i_5_n_5 ;
  wire \count_43_reg_2829[0]_i_6_n_5 ;
  wire \count_43_reg_2829[0]_i_7_n_5 ;
  wire \count_43_reg_2829[2]_i_2_n_5 ;
  wire [1:0]count_49_fu_490_p3;
  wire \count_49_reg_2677[1]_i_10_n_5 ;
  wire \count_49_reg_2677[1]_i_5_n_5 ;
  wire \count_49_reg_2677[1]_i_6_n_5 ;
  wire \count_49_reg_2677[1]_i_7_n_5 ;
  wire \count_49_reg_2677[1]_i_8_n_5 ;
  wire \count_49_reg_2677[1]_i_9_n_5 ;
  wire \count_49_reg_2677[2]_i_1_n_5 ;
  wire \count_49_reg_2677_reg_n_5_[0] ;
  wire \count_49_reg_2677_reg_n_5_[1] ;
  wire \count_49_reg_2677_reg_n_5_[2] ;
  wire [2:0]count_52_fu_936_p3;
  wire [2:0]count_52_reg_2839;
  wire \count_52_reg_2839[2]_i_4_n_5 ;
  wire \count_52_reg_2839[2]_i_5_n_5 ;
  wire \count_52_reg_2839[2]_i_6_n_5 ;
  wire \count_52_reg_2839[2]_i_7_n_5 ;
  wire [2:0]count_53_fu_1334_p3;
  wire [1:0]count_57_fu_994_p3;
  wire \count_57_reg_2850[1]_i_10_n_5 ;
  wire \count_57_reg_2850[1]_i_5_n_5 ;
  wire \count_57_reg_2850[1]_i_6_n_5 ;
  wire \count_57_reg_2850[1]_i_7_n_5 ;
  wire \count_57_reg_2850[1]_i_8_n_5 ;
  wire \count_57_reg_2850[1]_i_9_n_5 ;
  wire \count_57_reg_2850[2]_i_1_n_5 ;
  wire \count_57_reg_2850_reg_n_5_[0] ;
  wire \count_57_reg_2850_reg_n_5_[1] ;
  wire \count_57_reg_2850_reg_n_5_[2] ;
  wire [2:0]count_60_fu_1384_p3;
  wire [2:0]count_65_fu_1455_p3;
  wire [2:0]count_65_reg_2963;
  wire \count_65_reg_2963[2]_i_2_n_5 ;
  wire \count_65_reg_2963[2]_i_3_n_5 ;
  wire \count_65_reg_2963[2]_i_4_n_5 ;
  wire \count_65_reg_2963[2]_i_5_n_5 ;
  wire \count_65_reg_2963[2]_i_6_n_5 ;
  wire \count_65_reg_2963[2]_i_7_n_5 ;
  wire [2:0]count_69_fu_1805_p3;
  wire [1:0]count_71_reg_3058;
  wire \count_71_reg_3058[0]_i_1_n_5 ;
  wire \count_71_reg_3058[1]_i_1_n_5 ;
  wire \count_71_reg_3058[1]_i_4_n_5 ;
  wire \count_71_reg_3058[1]_i_5_n_5 ;
  wire \count_71_reg_3058[1]_i_6_n_5 ;
  wire \count_71_reg_3058[1]_i_7_n_5 ;
  wire [2:0]count_75_fu_640_p3;
  wire [2:0]count_75_reg_2770;
  wire \count_75_reg_2770[2]_i_10_n_5 ;
  wire \count_75_reg_2770[2]_i_5_n_5 ;
  wire \count_75_reg_2770[2]_i_6_n_5 ;
  wire \count_75_reg_2770[2]_i_7_n_5 ;
  wire \count_75_reg_2770[2]_i_8_n_5 ;
  wire \count_75_reg_2770[2]_i_9_n_5 ;
  wire [2:0]count_79_fu_1043_p3;
  wire [2:0]count_79_reg_2867;
  wire \count_79_reg_2867[0]_i_4_n_5 ;
  wire \count_79_reg_2867[0]_i_5_n_5 ;
  wire \count_79_reg_2867[0]_i_6_n_5 ;
  wire \count_79_reg_2867[0]_i_7_n_5 ;
  wire \count_79_reg_2867[2]_i_2_n_5 ;
  wire [2:0]count_7_fu_753_p3;
  wire [2:0]count_7_reg_2791;
  wire \count_7_reg_2791[0]_i_4_n_5 ;
  wire \count_7_reg_2791[0]_i_5_n_5 ;
  wire \count_7_reg_2791[0]_i_6_n_5 ;
  wire \count_7_reg_2791[0]_i_7_n_5 ;
  wire \count_7_reg_2791[2]_i_2_n_5 ;
  wire [1:0]count_85_fu_712_p3;
  wire \count_85_reg_2785[1]_i_10_n_5 ;
  wire \count_85_reg_2785[1]_i_5_n_5 ;
  wire \count_85_reg_2785[1]_i_6_n_5 ;
  wire \count_85_reg_2785[1]_i_7_n_5 ;
  wire \count_85_reg_2785[1]_i_8_n_5 ;
  wire \count_85_reg_2785[1]_i_9_n_5 ;
  wire \count_85_reg_2785[2]_i_1_n_5 ;
  wire \count_85_reg_2785_reg_n_5_[0] ;
  wire \count_85_reg_2785_reg_n_5_[1] ;
  wire \count_85_reg_2785_reg_n_5_[2] ;
  wire [2:0]count_88_fu_1081_p3;
  wire [2:0]count_88_reg_2877;
  wire \count_88_reg_2877[2]_i_4_n_5 ;
  wire \count_88_reg_2877[2]_i_5_n_5 ;
  wire \count_88_reg_2877[2]_i_6_n_5 ;
  wire \count_88_reg_2877[2]_i_7_n_5 ;
  wire [2:0]count_89_fu_1492_p3;
  wire [1:0]count_93_fu_1139_p3;
  wire \count_93_reg_2888[1]_i_10_n_5 ;
  wire \count_93_reg_2888[1]_i_5_n_5 ;
  wire \count_93_reg_2888[1]_i_6_n_5 ;
  wire \count_93_reg_2888[1]_i_7_n_5 ;
  wire \count_93_reg_2888[1]_i_8_n_5 ;
  wire \count_93_reg_2888[1]_i_9_n_5 ;
  wire \count_93_reg_2888[2]_i_1_n_5 ;
  wire \count_93_reg_2888_reg_n_5_[0] ;
  wire \count_93_reg_2888_reg_n_5_[1] ;
  wire \count_93_reg_2888_reg_n_5_[2] ;
  wire [2:0]count_96_fu_1542_p3;
  wire icmp_ln111_10_reg_3148;
  wire \icmp_ln111_10_reg_3148[0]_i_1_n_5 ;
  wire icmp_ln111_11_reg_3153;
  wire \icmp_ln111_11_reg_3153[0]_i_1_n_5 ;
  wire icmp_ln111_12_reg_3159;
  wire \icmp_ln111_12_reg_3159[0]_i_1_n_5 ;
  wire \icmp_ln111_13_reg_3164[0]_i_1_n_5 ;
  wire \icmp_ln111_13_reg_3164_reg_n_5_[0] ;
  wire icmp_ln111_14_reg_3170;
  wire \icmp_ln111_14_reg_3170[0]_i_1_n_5 ;
  wire icmp_ln111_15_reg_3175;
  wire \icmp_ln111_15_reg_3175[0]_i_2_n_5 ;
  wire \icmp_ln111_15_reg_3175_reg[0]_0 ;
  wire icmp_ln111_16_reg_3180;
  wire \icmp_ln111_16_reg_3180[0]_i_1_n_5 ;
  wire icmp_ln111_17_reg_3186;
  wire \icmp_ln111_17_reg_3186[0]_i_1_n_5 ;
  wire icmp_ln111_18_reg_3191;
  wire \icmp_ln111_18_reg_3191[0]_i_1_n_5 ;
  wire icmp_ln111_19_reg_3197;
  wire \icmp_ln111_19_reg_3197[0]_i_1_n_5 ;
  wire icmp_ln111_1_reg_3099;
  wire \icmp_ln111_1_reg_3099[0]_i_2_n_5 ;
  wire \icmp_ln111_1_reg_3099_reg[0]_0 ;
  wire \icmp_ln111_20_reg_3202[0]_i_1_n_5 ;
  wire \icmp_ln111_20_reg_3202_reg_n_5_[0] ;
  wire icmp_ln111_2_reg_3104;
  wire \icmp_ln111_2_reg_3104[0]_i_1_n_5 ;
  wire icmp_ln111_3_reg_3110;
  wire \icmp_ln111_3_reg_3110[0]_i_1_n_5 ;
  wire icmp_ln111_4_reg_3115;
  wire \icmp_ln111_4_reg_3115[0]_i_1_n_5 ;
  wire icmp_ln111_5_reg_3121;
  wire \icmp_ln111_5_reg_3121[0]_i_1_n_5 ;
  wire \icmp_ln111_6_reg_3126[0]_i_1_n_5 ;
  wire \icmp_ln111_6_reg_3126_reg_n_5_[0] ;
  wire icmp_ln111_7_reg_3132;
  wire \icmp_ln111_7_reg_3132[0]_i_1_n_5 ;
  wire icmp_ln111_8_reg_3137;
  wire \icmp_ln111_8_reg_3137[0]_i_2_n_5 ;
  wire \icmp_ln111_8_reg_3137_reg[0]_0 ;
  wire icmp_ln111_9_reg_3142;
  wire \icmp_ln111_9_reg_3142[0]_i_1_n_5 ;
  wire icmp_ln111_reg_3094;
  wire \icmp_ln111_reg_3094[0]_i_1_n_5 ;
  wire icmp_ln90_13_fu_799_p2;
  wire icmp_ln90_13_reg_2807;
  wire \icmp_ln90_13_reg_2807[0]_i_2_n_5 ;
  wire \icmp_ln90_13_reg_2807[0]_i_3_n_5 ;
  wire icmp_ln90_19_fu_857_p2;
  wire icmp_ln90_19_reg_2818;
  wire \icmp_ln90_19_reg_2818[0]_i_2_n_5 ;
  wire \icmp_ln90_19_reg_2818[0]_i_3_n_5 ;
  wire icmp_ln90_20_fu_861_p2;
  wire icmp_ln90_20_reg_2824;
  wire \icmp_ln90_20_reg_2824[0]_i_2_n_5 ;
  wire \icmp_ln90_20_reg_2824[0]_i_3_n_5 ;
  wire icmp_ln90_23_fu_1305_p2;
  wire icmp_ln90_23_reg_2931;
  wire \icmp_ln90_23_reg_2931[0]_i_2_n_5 ;
  wire \icmp_ln90_23_reg_2931[0]_i_3_n_5 ;
  wire icmp_ln90_24_fu_1309_p2;
  wire icmp_ln90_24_reg_2937;
  wire \icmp_ln90_24_reg_2937[0]_i_2_n_5 ;
  wire \icmp_ln90_24_reg_2937[0]_i_3_n_5 ;
  wire icmp_ln90_28_fu_1744_p2;
  wire icmp_ln90_28_reg_3037;
  wire \icmp_ln90_28_reg_3037[0]_i_2_n_5 ;
  wire \icmp_ln90_28_reg_3037[0]_i_3_n_5 ;
  wire icmp_ln90_32_fu_426_p2;
  wire icmp_ln90_32_reg_2667;
  wire \icmp_ln90_32_reg_2667[0]_i_2_n_5 ;
  wire \icmp_ln90_32_reg_2667[0]_i_3_n_5 ;
  wire icmp_ln90_35_fu_906_p2;
  wire icmp_ln90_35_reg_2834;
  wire \icmp_ln90_35_reg_2834[0]_i_2_n_5 ;
  wire \icmp_ln90_35_reg_2834[0]_i_3_n_5 ;
  wire icmp_ln90_41_fu_944_p2;
  wire icmp_ln90_41_reg_2845;
  wire \icmp_ln90_41_reg_2845[0]_i_2_n_5 ;
  wire \icmp_ln90_41_reg_2845[0]_i_3_n_5 ;
  wire icmp_ln90_47_fu_1002_p2;
  wire icmp_ln90_47_reg_2856;
  wire \icmp_ln90_47_reg_2856[0]_i_2_n_5 ;
  wire \icmp_ln90_47_reg_2856[0]_i_3_n_5 ;
  wire icmp_ln90_48_fu_1006_p2;
  wire icmp_ln90_48_reg_2862;
  wire \icmp_ln90_48_reg_2862[0]_i_2_n_5 ;
  wire \icmp_ln90_48_reg_2862[0]_i_3_n_5 ;
  wire icmp_ln90_4_fu_204_p2;
  wire icmp_ln90_4_reg_2559;
  wire \icmp_ln90_4_reg_2559[0]_i_2_n_5 ;
  wire \icmp_ln90_4_reg_2559[0]_i_3_n_5 ;
  wire icmp_ln90_51_fu_1463_p2;
  wire icmp_ln90_51_reg_2968;
  wire \icmp_ln90_51_reg_2968[0]_i_2_n_5 ;
  wire \icmp_ln90_51_reg_2968[0]_i_3_n_5 ;
  wire icmp_ln90_52_fu_1467_p2;
  wire icmp_ln90_52_reg_2974;
  wire \icmp_ln90_52_reg_2974[0]_i_2_n_5 ;
  wire \icmp_ln90_52_reg_2974[0]_i_3_n_5 ;
  wire icmp_ln90_56_fu_1863_p2;
  wire icmp_ln90_56_reg_3063;
  wire \icmp_ln90_56_reg_3063[0]_i_2_n_5 ;
  wire \icmp_ln90_56_reg_3063[0]_i_3_n_5 ;
  wire icmp_ln90_60_fu_648_p2;
  wire icmp_ln90_60_reg_2775;
  wire \icmp_ln90_60_reg_2775[0]_i_2_n_5 ;
  wire \icmp_ln90_60_reg_2775[0]_i_3_n_5 ;
  wire icmp_ln90_63_fu_1051_p2;
  wire icmp_ln90_63_reg_2872;
  wire \icmp_ln90_63_reg_2872[0]_i_2_n_5 ;
  wire \icmp_ln90_63_reg_2872[0]_i_3_n_5 ;
  wire icmp_ln90_69_fu_1089_p2;
  wire icmp_ln90_69_reg_2883;
  wire \icmp_ln90_69_reg_2883[0]_i_2_n_5 ;
  wire \icmp_ln90_69_reg_2883[0]_i_3_n_5 ;
  wire icmp_ln90_75_fu_1147_p2;
  wire icmp_ln90_75_reg_2894;
  wire \icmp_ln90_75_reg_2894[0]_i_2_n_5 ;
  wire \icmp_ln90_75_reg_2894[0]_i_3_n_5 ;
  wire icmp_ln90_76_fu_1151_p2;
  wire icmp_ln90_76_reg_2900;
  wire \icmp_ln90_76_reg_2900[0]_i_2_n_5 ;
  wire \icmp_ln90_76_reg_2900[0]_i_3_n_5 ;
  wire icmp_ln90_79_fu_1621_p2;
  wire icmp_ln90_79_reg_3005;
  wire \icmp_ln90_79_reg_3005[0]_i_2_n_5 ;
  wire \icmp_ln90_79_reg_3005[0]_i_3_n_5 ;
  wire icmp_ln90_7_fu_761_p2;
  wire icmp_ln90_7_reg_2796;
  wire \icmp_ln90_7_reg_2796[0]_i_2_n_5 ;
  wire \icmp_ln90_7_reg_2796[0]_i_3_n_5 ;
  wire icmp_ln90_80_fu_1625_p2;
  wire icmp_ln90_80_reg_3011;
  wire \icmp_ln90_80_reg_3011[0]_i_2_n_5 ;
  wire \icmp_ln90_80_reg_3011[0]_i_3_n_5 ;
  wire icmp_ln90_84_fu_1982_p2;
  wire icmp_ln90_84_reg_3089;
  wire \icmp_ln90_84_reg_3089[0]_i_2_n_5 ;
  wire \icmp_ln90_84_reg_3089[0]_i_3_n_5 ;
  wire icmp_ln92_13_fu_1554_p2;
  wire icmp_ln92_13_reg_2995;
  wire \icmp_ln92_13_reg_2995[0]_i_2_n_5 ;
  wire \icmp_ln92_13_reg_2995[0]_i_3_n_5 ;
  wire icmp_ln92_1_fu_1238_p2;
  wire icmp_ln92_1_reg_2921;
  wire \icmp_ln92_1_reg_2921[0]_i_2_n_5 ;
  wire \icmp_ln92_1_reg_2921[0]_i_3_n_5 ;
  wire icmp_ln92_7_fu_1396_p2;
  wire icmp_ln92_7_reg_2958;
  wire \icmp_ln92_7_reg_2958[0]_i_2_n_5 ;
  wire \icmp_ln92_7_reg_2958[0]_i_3_n_5 ;
  wire [3:0]max_count_10_fu_1762_p3__9;
  wire [2:0]max_count_11_fu_1823_p3;
  wire \max_count_11_reg_3052[0]_i_3_n_5 ;
  wire \max_count_11_reg_3052[1]_i_5_n_5 ;
  wire \max_count_11_reg_3052[2]_i_4_n_5 ;
  wire \max_count_11_reg_3052[2]_i_5_n_5 ;
  wire \max_count_11_reg_3052[3]_i_1_n_5 ;
  wire \max_count_11_reg_3052_reg[2]_0 ;
  wire \max_count_11_reg_3052_reg[2]_1 ;
  wire \max_count_11_reg_3052_reg[3]_0 ;
  wire \max_count_11_reg_3052_reg_n_5_[0] ;
  wire \max_count_11_reg_3052_reg_n_5_[1] ;
  wire \max_count_11_reg_3052_reg_n_5_[2] ;
  wire [1:0]max_count_12_fu_2068_p3__7;
  wire [3:0]max_count_13_fu_2088_p3__7;
  wire [3:0]max_count_15_fu_1508_p3;
  wire [3:0]max_count_15_reg_2984;
  wire \max_count_15_reg_2984[0]_i_2_n_5 ;
  wire \max_count_15_reg_2984[1]_i_2_n_5 ;
  wire \max_count_15_reg_2984[1]_i_3_n_5 ;
  wire \max_count_15_reg_2984[1]_i_4_n_5 ;
  wire [2:0]max_count_16_fu_1867_p3__4;
  wire [3:0]max_count_17_fu_1881_p3__9;
  wire [2:0]max_count_18_fu_1942_p3;
  wire \max_count_18_reg_3078[0]_i_3_n_5 ;
  wire \max_count_18_reg_3078[1]_i_5_n_5 ;
  wire \max_count_18_reg_3078[2]_i_4_n_5 ;
  wire \max_count_18_reg_3078[2]_i_5_n_5 ;
  wire \max_count_18_reg_3078[3]_i_1_n_5 ;
  wire \max_count_18_reg_3078_reg[2]_0 ;
  wire \max_count_18_reg_3078_reg[2]_1 ;
  wire \max_count_18_reg_3078_reg[3]_0 ;
  wire \max_count_18_reg_3078_reg_n_5_[0] ;
  wire \max_count_18_reg_3078_reg_n_5_[1] ;
  wire \max_count_18_reg_3078_reg_n_5_[2] ;
  wire [1:0]max_count_19_fu_2142_p3__7;
  wire [3:0]max_count_1_fu_1192_p3;
  wire [3:0]max_count_1_reg_2910;
  wire \max_count_1_reg_2910[0]_i_2_n_5 ;
  wire \max_count_1_reg_2910[1]_i_2_n_5 ;
  wire \max_count_1_reg_2910[1]_i_3_n_5 ;
  wire \max_count_1_reg_2910[1]_i_4_n_5 ;
  wire [3:0]max_count_20_fu_2162_p3__7;
  wire [2:0]max_count_2_fu_1629_p3__4;
  wire [3:0]max_count_3_fu_1643_p3__9;
  wire [2:0]max_count_4_fu_1704_p3;
  wire \max_count_4_reg_3026[0]_i_3_n_5 ;
  wire \max_count_4_reg_3026[1]_i_5_n_5 ;
  wire \max_count_4_reg_3026[2]_i_4_n_5 ;
  wire \max_count_4_reg_3026[2]_i_5_n_5 ;
  wire \max_count_4_reg_3026[3]_i_1_n_5 ;
  wire \max_count_4_reg_3026_reg[2]_0 ;
  wire \max_count_4_reg_3026_reg[2]_1 ;
  wire \max_count_4_reg_3026_reg[3]_0 ;
  wire \max_count_4_reg_3026_reg_n_5_[0] ;
  wire \max_count_4_reg_3026_reg_n_5_[1] ;
  wire \max_count_4_reg_3026_reg_n_5_[2] ;
  wire [1:0]max_count_5_fu_1994_p3__7;
  wire [3:0]max_count_6_fu_2014_p3__7;
  wire [3:0]max_count_8_fu_1350_p3;
  wire [3:0]max_count_8_reg_2947;
  wire \max_count_8_reg_2947[0]_i_2_n_5 ;
  wire \max_count_8_reg_2947[1]_i_2_n_5 ;
  wire \max_count_8_reg_2947[1]_i_3_n_5 ;
  wire \max_count_8_reg_2947[1]_i_4_n_5 ;
  wire [2:0]max_count_9_fu_1748_p3__4;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_0__0;
  wire [7:0]mux_1_0__1;
  wire [7:0]mux_1_1;
  wire [7:0]mux_1_1__0;
  wire [7:0]mux_1_1__1;
  wire [7:0]mux_1_2;
  wire [7:0]mux_1_2__0;
  wire [7:0]mux_1_2__1;
  wire [7:0]mux_1_3;
  wire [7:0]mux_1_3__0;
  wire [7:0]mux_1_3__1;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_0__0;
  wire [7:0]mux_2_0__1;
  wire [7:0]mux_2_1;
  wire [7:0]mux_2_1__0;
  wire [7:0]mux_2_1__1;
  wire [7:0]mux_3_0;
  wire [7:0]mux_3_0__0;
  wire [7:0]mux_3_0__1;
  wire [7:0]p_0_in;
  wire p_0_in0_out;
  wire p_0_in10_out;
  wire p_0_in11_out;
  wire p_0_in12_out;
  wire p_0_in14_out;
  wire p_0_in15_out;
  wire p_0_in16_out;
  wire p_0_in17_out;
  wire p_0_in18_out;
  wire p_0_in19_out;
  wire p_0_in1_out;
  wire p_0_in23_out;
  wire p_0_in25_out;
  wire p_0_in26_out;
  wire p_0_in27_out;
  wire p_0_in28_out;
  wire p_0_in30_out;
  wire p_0_in31_out;
  wire p_0_in32_out;
  wire p_0_in33_out;
  wire p_0_in37_out;
  wire p_0_in39_out;
  wire p_0_in40_out;
  wire p_0_in41_out;
  wire p_0_in42_out;
  wire p_0_in44_out;
  wire p_0_in45_out;
  wire p_0_in49_out;
  wire p_0_in51_out;
  wire p_0_in52_out;
  wire p_0_in54_out;
  wire p_0_in55_out;
  wire p_0_in57_out;
  wire p_0_in8_out;
  wire p_0_in9_out;
  wire p_1_in;
  wire p_1_in13_out;
  wire p_1_in20_out;
  wire p_1_in24_out;
  wire p_1_in29_out;
  wire p_1_in34_out;
  wire p_1_in38_out;
  wire p_1_in43_out;
  wire p_1_in46_out;
  wire p_1_in50_out;
  wire p_1_in53_out;
  wire p_1_in56_out;
  wire [0:0]select_ln77_15_fu_2381_p3;
  wire [0:0]select_ln77_3_fu_2245_p3;
  wire [0:0]select_ln77_9_fu_2313_p3;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_0_0_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_0_1_val_int_reg_reg[23]_0 ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_0_1_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_0_2_val_int_reg_reg[23]_0 ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_0_2_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_1_0_val_int_reg_reg[23]_0 ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_1_0_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_1_1_val_int_reg_reg[23]_0 ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_1_1_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_1_2_val_int_reg_reg[23]_0 ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_1_2_val_int_reg_reg_n_5_[7] ;
  wire [23:0]\src_buf_2_0_val_int_reg_reg[23]_0 ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[10] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[11] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[12] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[13] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[14] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[15] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[7] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[8] ;
  wire \src_buf_2_0_val_int_reg_reg_n_5_[9] ;
  wire [23:0]\src_buf_2_1_val_int_reg_reg[23]_0 ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[10] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[11] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[12] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[13] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[14] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[15] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[7] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[8] ;
  wire \src_buf_2_1_val_int_reg_reg_n_5_[9] ;
  wire [23:0]\src_buf_2_2_val_int_reg_reg[23]_0 ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[0] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[10] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[11] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[12] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[13] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[14] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[15] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[16] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[17] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[18] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[19] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[1] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[20] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[21] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[22] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[23] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[2] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[3] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[4] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[5] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[6] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[7] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[8] ;
  wire \src_buf_2_2_val_int_reg_reg_n_5_[9] ;
  wire [7:0]tmp_10_fu_508_p4;
  wire [7:0]tmp_10_reg_2691;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_10_reg_2691_pp0_iter4_reg;
  wire [7:0]tmp_11_fu_518_p4;
  wire [7:0]tmp_11_reg_2699;
  wire [7:0]tmp_11_reg_2699_pp0_iter1_reg;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_11_reg_2699_pp0_iter4_reg;
  wire [7:0]tmp_12_fu_528_p4;
  wire [7:0]tmp_12_reg_2709;
  wire [7:0]tmp_12_reg_2709_pp0_iter1_reg;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_12_reg_2709_pp0_iter4_reg;
  wire [7:0]tmp_13_fu_538_p4;
  wire [7:0]tmp_13_reg_2719;
  wire [7:0]tmp_13_reg_2719_pp0_iter1_reg;
  wire [7:0]tmp_13_reg_2719_pp0_iter2_reg;
  wire [7:0]tmp_13_reg_2719_pp0_iter3_reg;
  wire [7:0]tmp_13_reg_2719_pp0_iter4_reg;
  wire [7:0]tmp_14_reg_2729;
  wire [7:0]tmp_14_reg_2729_pp0_iter1_reg;
  wire [7:0]tmp_14_reg_2729_pp0_iter2_reg;
  wire [7:0]tmp_14_reg_2729_pp0_iter3_reg;
  wire [7:0]tmp_14_reg_2729_pp0_iter4_reg;
  wire [7:0]tmp_15_reg_2741;
  wire [7:0]tmp_15_reg_2741_pp0_iter1_reg;
  wire [7:0]tmp_15_reg_2741_pp0_iter2_reg;
  wire [7:0]tmp_15_reg_2741_pp0_iter3_reg;
  wire [7:0]tmp_15_reg_2741_pp0_iter4_reg;
  wire [7:0]tmp_16_reg_2753;
  wire [7:0]tmp_16_reg_2753_pp0_iter1_reg;
  wire [7:0]tmp_16_reg_2753_pp0_iter2_reg;
  wire [7:0]tmp_16_reg_2753_pp0_iter3_reg;
  wire [7:0]tmp_16_reg_2753_pp0_iter4_reg;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4_n_5 ;
  wire \tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4_n_5 ;
  wire [7:0]tmp_17_reg_2765_pp0_iter4_reg;
  wire [2:1]tmp_18_fu_2412_p10;
  wire [7:0]tmp_18_fu_2412_p11;
  wire [2:1]tmp_19_fu_2427_p10;
  wire [7:0]tmp_19_fu_2427_p11;
  wire [7:0]tmp_1_fu_286_p4;
  wire [7:0]tmp_1_reg_2583;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_1_reg_2583_pp0_iter4_reg;
  wire [2:1]tmp_20_fu_2442_p10;
  wire [7:0]tmp_20_fu_2442_p11;
  wire [7:0]tmp_2_fu_296_p4;
  wire [7:0]tmp_2_reg_2591;
  wire [7:0]tmp_2_reg_2591_pp0_iter1_reg;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_2_reg_2591_pp0_iter4_reg;
  wire [7:0]tmp_3_fu_306_p4;
  wire [7:0]tmp_3_reg_2601;
  wire [7:0]tmp_3_reg_2601_pp0_iter1_reg;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]tmp_3_reg_2601_pp0_iter4_reg;
  wire [7:0]tmp_4_fu_316_p4;
  wire [7:0]tmp_4_reg_2611;
  wire [7:0]tmp_4_reg_2611_pp0_iter1_reg;
  wire [7:0]tmp_4_reg_2611_pp0_iter2_reg;
  wire [7:0]tmp_4_reg_2611_pp0_iter3_reg;
  wire [7:0]tmp_4_reg_2611_pp0_iter4_reg;
  wire [7:0]tmp_5_reg_2621;
  wire [7:0]tmp_5_reg_2621_pp0_iter1_reg;
  wire [7:0]tmp_5_reg_2621_pp0_iter2_reg;
  wire [7:0]tmp_5_reg_2621_pp0_iter3_reg;
  wire [7:0]tmp_5_reg_2621_pp0_iter4_reg;
  wire [7:0]tmp_6_reg_2633;
  wire [7:0]tmp_6_reg_2633_pp0_iter1_reg;
  wire [7:0]tmp_6_reg_2633_pp0_iter2_reg;
  wire [7:0]tmp_6_reg_2633_pp0_iter3_reg;
  wire [7:0]tmp_6_reg_2633_pp0_iter4_reg;
  wire [7:0]tmp_7_reg_2645;
  wire [7:0]tmp_7_reg_2645_pp0_iter1_reg;
  wire [7:0]tmp_7_reg_2645_pp0_iter2_reg;
  wire [7:0]tmp_7_reg_2645_pp0_iter3_reg;
  wire [7:0]tmp_7_reg_2645_pp0_iter4_reg;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4_n_5 ;
  wire \tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4_n_5 ;
  wire [7:0]tmp_8_reg_2657_pp0_iter4_reg;
  wire [7:0]tmp_9_fu_498_p4;
  wire [7:0]tmp_9_reg_2683;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_9_reg_2683_pp0_iter4_reg;
  wire [7:0]tmp_s_fu_276_p4;
  wire [7:0]tmp_s_reg_2575;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]tmp_s_reg_2575_pp0_iter4_reg;
  wire [7:0]trunc_ln73_1_reg_2475;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]trunc_ln73_1_reg_2475_pp0_iter4_reg;
  wire [7:0]trunc_ln73_2_reg_2483;
  wire [7:0]trunc_ln73_2_reg_2483_pp0_iter1_reg;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]trunc_ln73_2_reg_2483_pp0_iter4_reg;
  wire [7:0]trunc_ln73_3_reg_2493;
  wire [7:0]trunc_ln73_3_reg_2493_pp0_iter1_reg;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2_n_5 ;
  wire \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2_n_5 ;
  wire [7:0]trunc_ln73_3_reg_2493_pp0_iter4_reg;
  wire [7:0]trunc_ln73_4_reg_2503;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter1_reg;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter2_reg;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter3_reg;
  wire [7:0]trunc_ln73_4_reg_2503_pp0_iter4_reg;
  wire [7:0]trunc_ln73_5_reg_2513;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter1_reg;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter2_reg;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter3_reg;
  wire [7:0]trunc_ln73_5_reg_2513_pp0_iter4_reg;
  wire [7:0]trunc_ln73_6_reg_2525;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter1_reg;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter2_reg;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter3_reg;
  wire [7:0]trunc_ln73_6_reg_2525_pp0_iter4_reg;
  wire [7:0]trunc_ln73_7_reg_2537;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter1_reg;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter2_reg;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter3_reg;
  wire [7:0]trunc_ln73_7_reg_2537_pp0_iter4_reg;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4_n_5 ;
  wire \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4_n_5 ;
  wire [7:0]trunc_ln73_8_reg_2549_pp0_iter4_reg;
  wire [7:0]trunc_ln73_reg_2467;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3_n_5 ;
  wire \trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3_n_5 ;
  wire [7:0]trunc_ln73_reg_2467_pp0_iter4_reg;
  wire [2:0]zext_ln84_14_reg_2942_pp0_iter3_reg_reg;
  wire [2:0]zext_ln84_14_reg_2942_reg;
  wire [2:0]zext_ln84_16_reg_2952;
  wire \zext_ln84_16_reg_2952[2]_i_2_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_3_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_4_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_5_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_6_n_5 ;
  wire \zext_ln84_16_reg_2952[2]_i_7_n_5 ;
  wire [2:0]zext_ln84_16_reg_2952_pp0_iter3_reg_reg;
  wire [2:0]zext_ln84_18_reg_3042_reg;
  wire \zext_ln84_20_reg_3047[1]_i_2_n_5 ;
  wire \zext_ln84_20_reg_3047[1]_i_3_n_5 ;
  wire \zext_ln84_20_reg_3047[1]_i_4_n_5 ;
  wire [2:0]zext_ln84_20_reg_3047_reg;
  wire [2:0]zext_ln84_25_reg_2979_pp0_iter3_reg_reg;
  wire [2:0]zext_ln84_25_reg_2979_reg;
  wire [2:0]zext_ln84_27_reg_2989;
  wire \zext_ln84_27_reg_2989[2]_i_2_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_3_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_4_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_5_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_6_n_5 ;
  wire \zext_ln84_27_reg_2989[2]_i_7_n_5 ;
  wire [2:0]zext_ln84_27_reg_2989_pp0_iter3_reg_reg;
  wire [2:0]zext_ln84_29_reg_3068_reg;
  wire \zext_ln84_31_reg_3073[1]_i_2_n_5 ;
  wire \zext_ln84_31_reg_3073[1]_i_3_n_5 ;
  wire \zext_ln84_31_reg_3073[1]_i_4_n_5 ;
  wire [2:0]zext_ln84_31_reg_3073_reg;
  wire [2:0]zext_ln84_3_reg_2905_pp0_iter3_reg_reg;
  wire \zext_ln84_3_reg_2905_reg_n_5_[0] ;
  wire \zext_ln84_3_reg_2905_reg_n_5_[1] ;
  wire \zext_ln84_3_reg_2905_reg_n_5_[2] ;
  wire [2:0]zext_ln84_5_reg_2915;
  wire \zext_ln84_5_reg_2915[2]_i_2_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_3_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_4_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_5_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_6_n_5 ;
  wire \zext_ln84_5_reg_2915[2]_i_7_n_5 ;
  wire [2:0]zext_ln84_5_reg_2915_pp0_iter3_reg;
  wire [2:0]zext_ln84_7_reg_3016_reg;
  wire \zext_ln84_9_reg_3021[1]_i_2_n_5 ;
  wire \zext_ln84_9_reg_3021[1]_i_3_n_5 ;
  wire \zext_ln84_9_reg_3021[1]_i_4_n_5 ;
  wire \zext_ln84_9_reg_3021[2]_i_2_n_5 ;
  wire [2:0]zext_ln84_9_reg_3021_reg;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[0]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[0]),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[10]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[2]),
        .I3(ap_return_int_reg[10]),
        .I4(ap_ce_reg),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[11]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[3]),
        .I3(ap_return_int_reg[11]),
        .I4(ap_ce_reg),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[12]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[4]),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[13]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[5]),
        .I3(ap_return_int_reg[13]),
        .I4(ap_ce_reg),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[14]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[6]),
        .I3(ap_return_int_reg[14]),
        .I4(ap_ce_reg),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[15]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[7]),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[16]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[0]),
        .I3(ap_return_int_reg[16]),
        .I4(ap_ce_reg),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[17]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[1]),
        .I3(ap_return_int_reg[17]),
        .I4(ap_ce_reg),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[18]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[2]),
        .I3(ap_return_int_reg[18]),
        .I4(ap_ce_reg),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[19]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[3]),
        .I3(ap_return_int_reg[19]),
        .I4(ap_ce_reg),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[1]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[1]),
        .I3(ap_return_int_reg[1]),
        .I4(ap_ce_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[20]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[4]),
        .I3(ap_return_int_reg[20]),
        .I4(ap_ce_reg),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[21]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[5]),
        .I3(ap_return_int_reg[21]),
        .I4(ap_ce_reg),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[22]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[6]),
        .I3(ap_return_int_reg[22]),
        .I4(ap_ce_reg),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[23]_i_2 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_3_0__1[7]),
        .I3(ap_return_int_reg[23]),
        .I4(ap_ce_reg),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[2]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[2]),
        .I3(ap_return_int_reg[2]),
        .I4(ap_ce_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[3]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[3]),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[4]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[4]),
        .I3(ap_return_int_reg[4]),
        .I4(ap_ce_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[5]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[5]),
        .I3(ap_return_int_reg[5]),
        .I4(ap_ce_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[6]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[6]),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[7]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_3_0[7]),
        .I3(ap_return_int_reg[7]),
        .I4(ap_ce_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[8]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[0]),
        .I3(ap_return_int_reg[8]),
        .I4(ap_ce_reg),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \OutputValues_reg_736[9]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_3_0__0[1]),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg),
        .O(D[9]));
  MUXF8 \OutputValues_reg_736_reg[0]_i_2 
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(mux_3_0[0]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[10]_i_2 
       (.I0(mux_2_0__0[2]),
        .I1(mux_2_1__0[2]),
        .O(mux_3_0__0[2]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[11]_i_2 
       (.I0(mux_2_0__0[3]),
        .I1(mux_2_1__0[3]),
        .O(mux_3_0__0[3]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[12]_i_2 
       (.I0(mux_2_0__0[4]),
        .I1(mux_2_1__0[4]),
        .O(mux_3_0__0[4]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[13]_i_2 
       (.I0(mux_2_0__0[5]),
        .I1(mux_2_1__0[5]),
        .O(mux_3_0__0[5]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[14]_i_2 
       (.I0(mux_2_0__0[6]),
        .I1(mux_2_1__0[6]),
        .O(mux_3_0__0[6]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[15]_i_2 
       (.I0(mux_2_0__0[7]),
        .I1(mux_2_1__0[7]),
        .O(mux_3_0__0[7]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[16]_i_2 
       (.I0(mux_2_0__1[0]),
        .I1(mux_2_1__1[0]),
        .O(mux_3_0__1[0]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[17]_i_2 
       (.I0(mux_2_0__1[1]),
        .I1(mux_2_1__1[1]),
        .O(mux_3_0__1[1]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[18]_i_2 
       (.I0(mux_2_0__1[2]),
        .I1(mux_2_1__1[2]),
        .O(mux_3_0__1[2]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[19]_i_2 
       (.I0(mux_2_0__1[3]),
        .I1(mux_2_1__1[3]),
        .O(mux_3_0__1[3]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[1]_i_2 
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(mux_3_0[1]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[20]_i_2 
       (.I0(mux_2_0__1[4]),
        .I1(mux_2_1__1[4]),
        .O(mux_3_0__1[4]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[21]_i_2 
       (.I0(mux_2_0__1[5]),
        .I1(mux_2_1__1[5]),
        .O(mux_3_0__1[5]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[22]_i_2 
       (.I0(mux_2_0__1[6]),
        .I1(mux_2_1__1[6]),
        .O(mux_3_0__1[6]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[23]_i_3 
       (.I0(mux_2_0__1[7]),
        .I1(mux_2_1__1[7]),
        .O(mux_3_0__1[7]),
        .S(tmp_20_fu_2442_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[2]_i_2 
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(mux_3_0[2]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[3]_i_2 
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(mux_3_0[3]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[4]_i_2 
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(mux_3_0[4]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[5]_i_2 
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(mux_3_0[5]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[6]_i_2 
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(mux_3_0[6]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[7]_i_2 
       (.I0(mux_2_0[7]),
        .I1(mux_2_1[7]),
        .O(mux_3_0[7]),
        .S(tmp_18_fu_2412_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[8]_i_2 
       (.I0(mux_2_0__0[0]),
        .I1(mux_2_1__0[0]),
        .O(mux_3_0__0[0]),
        .S(tmp_19_fu_2427_p10[2]));
  MUXF8 \OutputValues_reg_736_reg[9]_i_2 
       (.I0(mux_2_0__0[1]),
        .I1(mux_2_1__0[1]),
        .O(mux_3_0__0[1]),
        .S(tmp_19_fu_2427_p10[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln90_15_reg_2672[0]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(add_ln90_15_fu_432_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln90_15_reg_2672[1]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(add_ln90_15_fu_432_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln90_15_reg_2672[2]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(add_ln90_15_fu_432_p2[2]));
  FDRE \add_ln90_15_reg_2672_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_15_fu_432_p2[0]),
        .Q(add_ln90_15_reg_2672[0]),
        .R(1'b0));
  FDRE \add_ln90_15_reg_2672_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_15_fu_432_p2[1]),
        .Q(add_ln90_15_reg_2672[1]),
        .R(1'b0));
  FDRE \add_ln90_15_reg_2672_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_15_fu_432_p2[2]),
        .Q(add_ln90_15_reg_2672[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln90_30_reg_2780[0]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(add_ln90_30_fu_654_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln90_30_reg_2780[1]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(add_ln90_30_fu_654_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln90_30_reg_2780[2]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(add_ln90_30_fu_654_p2[2]));
  FDRE \add_ln90_30_reg_2780_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_30_fu_654_p2[0]),
        .Q(add_ln90_30_reg_2780[0]),
        .R(1'b0));
  FDRE \add_ln90_30_reg_2780_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_30_fu_654_p2[1]),
        .Q(add_ln90_30_reg_2780[1]),
        .R(1'b0));
  FDRE \add_ln90_30_reg_2780_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_30_fu_654_p2[2]),
        .Q(add_ln90_30_reg_2780[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln90_reg_2564[0]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(add_ln90_fu_210_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \add_ln90_reg_2564[1]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(add_ln90_fu_210_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln90_reg_2564[2]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(add_ln90_fu_210_p2[2]));
  FDRE \add_ln90_reg_2564_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_fu_210_p2[0]),
        .Q(add_ln90_reg_2564[0]),
        .R(1'b0));
  FDRE \add_ln90_reg_2564_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_fu_210_p2[1]),
        .Q(add_ln90_reg_2564[1]),
        .R(1'b0));
  FDRE \add_ln90_reg_2564_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln90_fu_210_p2[2]),
        .Q(add_ln90_reg_2564[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_ce_reg_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[0]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[0]),
        .O(tmp_18_fu_2412_p11[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[0]),
        .O(mux_1_2[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[0]),
        .O(mux_1_3[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[0]),
        .O(mux_1_0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[0]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[0]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[0]),
        .O(mux_1_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[10]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[2]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[2]),
        .O(tmp_19_fu_2427_p11[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[2]),
        .O(mux_1_2__0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[2]),
        .O(mux_1_3__0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[2]),
        .O(mux_1_0__0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[10]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[2]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[2]),
        .O(mux_1_1__0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[11]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[3]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[3]),
        .O(tmp_19_fu_2427_p11[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[3]),
        .O(mux_1_2__0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[3]),
        .O(mux_1_3__0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[3]),
        .O(mux_1_0__0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[11]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[3]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[3]),
        .O(mux_1_1__0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[12]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[4]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[4]),
        .O(tmp_19_fu_2427_p11[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[4]),
        .O(mux_1_2__0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[4]),
        .O(mux_1_3__0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[4]),
        .O(mux_1_0__0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[12]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[4]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[4]),
        .O(mux_1_1__0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[13]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[5]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[5]),
        .O(tmp_19_fu_2427_p11[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[5]),
        .O(mux_1_2__0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[5]),
        .O(mux_1_3__0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[5]),
        .O(mux_1_0__0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[13]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[5]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[5]),
        .O(mux_1_1__0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[14]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[6]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[6]),
        .O(tmp_19_fu_2427_p11[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[6]),
        .O(mux_1_2__0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[6]),
        .O(mux_1_3__0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[6]),
        .O(mux_1_0__0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[14]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[6]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[6]),
        .O(mux_1_1__0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[15]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[7]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[7]),
        .O(tmp_19_fu_2427_p11[7]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \ap_return_int_reg[15]_i_10 
       (.I0(icmp_ln111_11_reg_3153),
        .I1(icmp_ln111_10_reg_3148),
        .I2(icmp_ln111_9_reg_3142),
        .I3(icmp_ln111_8_reg_3137),
        .I4(icmp_ln111_7_reg_3132),
        .O(select_ln77_9_fu_2313_p3));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_int_reg[15]_i_3 
       (.I0(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I1(icmp_ln111_12_reg_3159),
        .I2(icmp_ln111_11_reg_3153),
        .I3(icmp_ln111_10_reg_3148),
        .O(tmp_19_fu_2427_p10[2]));
  LUT6 #(
    .INIT(64'h4444444444445554)) 
    \ap_return_int_reg[15]_i_5 
       (.I0(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I1(icmp_ln111_12_reg_3159),
        .I2(icmp_ln111_8_reg_3137),
        .I3(icmp_ln111_9_reg_3142),
        .I4(icmp_ln111_10_reg_3148),
        .I5(icmp_ln111_11_reg_3153),
        .O(tmp_19_fu_2427_p10[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_6 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[7]),
        .O(mux_1_2__0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_7 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[7]),
        .O(mux_1_3__0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_8 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[7]),
        .O(mux_1_0__0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[15]_i_9 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[7]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[7]),
        .O(mux_1_1__0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[16]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[0]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[0]),
        .O(tmp_20_fu_2442_p11[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[0]),
        .O(mux_1_2__1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[0]),
        .O(mux_1_3__1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[0]),
        .O(mux_1_0__1[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[16]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[0]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[0]),
        .O(mux_1_1__1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[17]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[1]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[1]),
        .O(tmp_20_fu_2442_p11[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[1]),
        .O(mux_1_2__1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[1]),
        .O(mux_1_3__1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[1]),
        .O(mux_1_0__1[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[17]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[1]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[1]),
        .O(mux_1_1__1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[18]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[2]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[2]),
        .O(tmp_20_fu_2442_p11[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[2]),
        .O(mux_1_2__1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[2]),
        .O(mux_1_3__1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[2]),
        .O(mux_1_0__1[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[18]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[2]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[2]),
        .O(mux_1_1__1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[19]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[3]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[3]),
        .O(tmp_20_fu_2442_p11[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[3]),
        .O(mux_1_2__1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[3]),
        .O(mux_1_3__1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[3]),
        .O(mux_1_0__1[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[19]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[3]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[3]),
        .O(mux_1_1__1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[1]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[1]),
        .O(tmp_18_fu_2412_p11[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[1]),
        .O(mux_1_2[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[1]),
        .O(mux_1_3[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[1]),
        .O(mux_1_0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[1]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[1]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[1]),
        .O(mux_1_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[20]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[4]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[4]),
        .O(tmp_20_fu_2442_p11[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[4]),
        .O(mux_1_2__1[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[4]),
        .O(mux_1_3__1[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[4]),
        .O(mux_1_0__1[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[20]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[4]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[4]),
        .O(mux_1_1__1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[21]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[5]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[5]),
        .O(tmp_20_fu_2442_p11[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[5]),
        .O(mux_1_2__1[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[5]),
        .O(mux_1_3__1[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[5]),
        .O(mux_1_0__1[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[21]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[5]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[5]),
        .O(mux_1_1__1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[22]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[6]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[6]),
        .O(tmp_20_fu_2442_p11[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[6]),
        .O(mux_1_2__1[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_5 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[6]),
        .O(mux_1_3__1[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_6 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[6]),
        .O(mux_1_0__1[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[22]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[6]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[6]),
        .O(mux_1_1__1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[23]_i_1 
       (.I0(tmp_17_reg_2765_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I2(mux_2_1__1[7]),
        .I3(tmp_20_fu_2442_p10[2]),
        .I4(mux_2_0__1[7]),
        .O(tmp_20_fu_2442_p11[7]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \ap_return_int_reg[23]_i_10 
       (.I0(icmp_ln111_18_reg_3191),
        .I1(icmp_ln111_17_reg_3186),
        .I2(icmp_ln111_16_reg_3180),
        .I3(icmp_ln111_15_reg_3175),
        .I4(icmp_ln111_14_reg_3170),
        .O(select_ln77_15_fu_2381_p3));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_int_reg[23]_i_3 
       (.I0(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I1(icmp_ln111_19_reg_3197),
        .I2(icmp_ln111_18_reg_3191),
        .I3(icmp_ln111_17_reg_3186),
        .O(tmp_20_fu_2442_p10[2]));
  LUT6 #(
    .INIT(64'h4444444444445554)) 
    \ap_return_int_reg[23]_i_5 
       (.I0(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I1(icmp_ln111_19_reg_3197),
        .I2(icmp_ln111_15_reg_3175),
        .I3(icmp_ln111_16_reg_3180),
        .I4(icmp_ln111_17_reg_3186),
        .I5(icmp_ln111_18_reg_3191),
        .O(tmp_20_fu_2442_p10[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_6 
       (.I0(tmp_14_reg_2729_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_13_reg_2719_pp0_iter4_reg[7]),
        .O(mux_1_2__1[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_7 
       (.I0(tmp_16_reg_2753_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_15_reg_2741_pp0_iter4_reg[7]),
        .O(mux_1_3__1[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_8 
       (.I0(tmp_10_reg_2691_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_9_reg_2683_pp0_iter4_reg[7]),
        .O(mux_1_0__1[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[23]_i_9 
       (.I0(tmp_12_reg_2709_pp0_iter4_reg[7]),
        .I1(select_ln77_15_fu_2381_p3),
        .I2(icmp_ln111_19_reg_3197),
        .I3(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I4(tmp_11_reg_2699_pp0_iter4_reg[7]),
        .O(mux_1_1__1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[2]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[2]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[2]),
        .O(tmp_18_fu_2412_p11[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[2]),
        .O(mux_1_2[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[2]),
        .O(mux_1_3[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[2]),
        .O(mux_1_0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[2]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[2]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[2]),
        .O(mux_1_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[3]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[3]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[3]),
        .O(tmp_18_fu_2412_p11[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[3]),
        .O(mux_1_2[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[3]),
        .O(mux_1_3[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[3]),
        .O(mux_1_0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[3]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[3]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[3]),
        .O(mux_1_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[4]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[4]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[4]),
        .O(tmp_18_fu_2412_p11[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[4]),
        .O(mux_1_2[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[4]),
        .O(mux_1_3[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[4]),
        .O(mux_1_0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[4]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[4]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[4]),
        .O(mux_1_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[5]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[5]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[5]),
        .O(tmp_18_fu_2412_p11[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[5]),
        .O(mux_1_2[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[5]),
        .O(mux_1_3[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[5]),
        .O(mux_1_0[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[5]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[5]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[5]),
        .O(mux_1_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[6]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[6]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[6]),
        .O(tmp_18_fu_2412_p11[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[6]),
        .O(mux_1_2[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_5 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[6]),
        .O(mux_1_3[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_6 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[6]),
        .O(mux_1_0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[6]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[6]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[6]),
        .O(mux_1_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(trunc_ln73_8_reg_2549_pp0_iter4_reg[7]),
        .I1(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I2(mux_2_1[7]),
        .I3(tmp_18_fu_2412_p10[2]),
        .I4(mux_2_0[7]),
        .O(tmp_18_fu_2412_p11[7]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \ap_return_int_reg[7]_i_10 
       (.I0(icmp_ln111_4_reg_3115),
        .I1(icmp_ln111_3_reg_3110),
        .I2(icmp_ln111_2_reg_3104),
        .I3(icmp_ln111_1_reg_3099),
        .I4(icmp_ln111_reg_3094),
        .O(select_ln77_3_fu_2245_p3));
  LUT4 #(
    .INIT(16'h5554)) 
    \ap_return_int_reg[7]_i_3 
       (.I0(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I1(icmp_ln111_5_reg_3121),
        .I2(icmp_ln111_4_reg_3115),
        .I3(icmp_ln111_3_reg_3110),
        .O(tmp_18_fu_2412_p10[2]));
  LUT6 #(
    .INIT(64'h4444444444445554)) 
    \ap_return_int_reg[7]_i_5 
       (.I0(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I1(icmp_ln111_5_reg_3121),
        .I2(icmp_ln111_1_reg_3099),
        .I3(icmp_ln111_2_reg_3104),
        .I4(icmp_ln111_3_reg_3110),
        .I5(icmp_ln111_4_reg_3115),
        .O(tmp_18_fu_2412_p10[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_6 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_4_reg_2503_pp0_iter4_reg[7]),
        .O(mux_1_2[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_7 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_6_reg_2525_pp0_iter4_reg[7]),
        .O(mux_1_3[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_8 
       (.I0(trunc_ln73_1_reg_2475_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_reg_2467_pp0_iter4_reg[7]),
        .O(mux_1_0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[7]_i_9 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter4_reg[7]),
        .I1(select_ln77_3_fu_2245_p3),
        .I2(icmp_ln111_5_reg_3121),
        .I3(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I4(trunc_ln73_2_reg_2483_pp0_iter4_reg[7]),
        .O(mux_1_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[0]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[0]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[0]),
        .O(tmp_19_fu_2427_p11[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[0]),
        .O(mux_1_2__0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[0]),
        .O(mux_1_3__0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[0]),
        .O(mux_1_0__0[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[8]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[0]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[0]),
        .O(mux_1_1__0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(tmp_8_reg_2657_pp0_iter4_reg[1]),
        .I1(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I2(mux_2_1__0[1]),
        .I3(tmp_19_fu_2427_p10[2]),
        .I4(mux_2_0__0[1]),
        .O(tmp_19_fu_2427_p11[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_4_reg_2611_pp0_iter4_reg[1]),
        .O(mux_1_2__0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_5 
       (.I0(tmp_7_reg_2645_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_6_reg_2633_pp0_iter4_reg[1]),
        .O(mux_1_3__0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_6 
       (.I0(tmp_1_reg_2583_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_s_reg_2575_pp0_iter4_reg[1]),
        .O(mux_1_0__0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \ap_return_int_reg[9]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter4_reg[1]),
        .I1(select_ln77_9_fu_2313_p3),
        .I2(icmp_ln111_12_reg_3159),
        .I3(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I4(tmp_2_reg_2591_pp0_iter4_reg[1]),
        .O(mux_1_1__0[1]));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[0]_i_2 
       (.I0(mux_1_2[0]),
        .I1(mux_1_3[0]),
        .O(mux_2_1[0]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[0]_i_3 
       (.I0(mux_1_0[0]),
        .I1(mux_1_1[0]),
        .O(mux_2_0[0]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[2]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[10]_i_2 
       (.I0(mux_1_2__0[2]),
        .I1(mux_1_3__0[2]),
        .O(mux_2_1__0[2]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[10]_i_3 
       (.I0(mux_1_0__0[2]),
        .I1(mux_1_1__0[2]),
        .O(mux_2_0__0[2]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[3]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[11]_i_2 
       (.I0(mux_1_2__0[3]),
        .I1(mux_1_3__0[3]),
        .O(mux_2_1__0[3]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[11]_i_3 
       (.I0(mux_1_0__0[3]),
        .I1(mux_1_1__0[3]),
        .O(mux_2_0__0[3]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[4]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[12]_i_2 
       (.I0(mux_1_2__0[4]),
        .I1(mux_1_3__0[4]),
        .O(mux_2_1__0[4]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[12]_i_3 
       (.I0(mux_1_0__0[4]),
        .I1(mux_1_1__0[4]),
        .O(mux_2_0__0[4]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[5]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[13]_i_2 
       (.I0(mux_1_2__0[5]),
        .I1(mux_1_3__0[5]),
        .O(mux_2_1__0[5]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[13]_i_3 
       (.I0(mux_1_0__0[5]),
        .I1(mux_1_1__0[5]),
        .O(mux_2_0__0[5]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[6]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[14]_i_2 
       (.I0(mux_1_2__0[6]),
        .I1(mux_1_3__0[6]),
        .O(mux_2_1__0[6]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[14]_i_3 
       (.I0(mux_1_0__0[6]),
        .I1(mux_1_1__0[6]),
        .O(mux_2_0__0[6]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[7]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[15]_i_2 
       (.I0(mux_1_2__0[7]),
        .I1(mux_1_3__0[7]),
        .O(mux_2_1__0[7]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[15]_i_4 
       (.I0(mux_1_0__0[7]),
        .I1(mux_1_1__0[7]),
        .O(mux_2_0__0[7]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[0]),
        .Q(ap_return_int_reg[16]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[16]_i_2 
       (.I0(mux_1_2__1[0]),
        .I1(mux_1_3__1[0]),
        .O(mux_2_1__1[0]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[16]_i_3 
       (.I0(mux_1_0__1[0]),
        .I1(mux_1_1__1[0]),
        .O(mux_2_0__1[0]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[1]),
        .Q(ap_return_int_reg[17]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[17]_i_2 
       (.I0(mux_1_2__1[1]),
        .I1(mux_1_3__1[1]),
        .O(mux_2_1__1[1]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[17]_i_3 
       (.I0(mux_1_0__1[1]),
        .I1(mux_1_1__1[1]),
        .O(mux_2_0__1[1]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[2]),
        .Q(ap_return_int_reg[18]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[18]_i_2 
       (.I0(mux_1_2__1[2]),
        .I1(mux_1_3__1[2]),
        .O(mux_2_1__1[2]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[18]_i_3 
       (.I0(mux_1_0__1[2]),
        .I1(mux_1_1__1[2]),
        .O(mux_2_0__1[2]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[3]),
        .Q(ap_return_int_reg[19]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[19]_i_2 
       (.I0(mux_1_2__1[3]),
        .I1(mux_1_3__1[3]),
        .O(mux_2_1__1[3]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[19]_i_3 
       (.I0(mux_1_0__1[3]),
        .I1(mux_1_1__1[3]),
        .O(mux_2_0__1[3]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[1]_i_2 
       (.I0(mux_1_2[1]),
        .I1(mux_1_3[1]),
        .O(mux_2_1[1]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[1]_i_3 
       (.I0(mux_1_0[1]),
        .I1(mux_1_1[1]),
        .O(mux_2_0[1]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[4]),
        .Q(ap_return_int_reg[20]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[20]_i_2 
       (.I0(mux_1_2__1[4]),
        .I1(mux_1_3__1[4]),
        .O(mux_2_1__1[4]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[20]_i_3 
       (.I0(mux_1_0__1[4]),
        .I1(mux_1_1__1[4]),
        .O(mux_2_0__1[4]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[5]),
        .Q(ap_return_int_reg[21]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[21]_i_2 
       (.I0(mux_1_2__1[5]),
        .I1(mux_1_3__1[5]),
        .O(mux_2_1__1[5]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[21]_i_3 
       (.I0(mux_1_0__1[5]),
        .I1(mux_1_1__1[5]),
        .O(mux_2_0__1[5]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[6]),
        .Q(ap_return_int_reg[22]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[22]_i_2 
       (.I0(mux_1_2__1[6]),
        .I1(mux_1_3__1[6]),
        .O(mux_2_1__1[6]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[22]_i_3 
       (.I0(mux_1_0__1[6]),
        .I1(mux_1_1__1[6]),
        .O(mux_2_0__1[6]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_20_fu_2442_p11[7]),
        .Q(ap_return_int_reg[23]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[23]_i_2 
       (.I0(mux_1_2__1[7]),
        .I1(mux_1_3__1[7]),
        .O(mux_2_1__1[7]),
        .S(tmp_20_fu_2442_p10[1]));
  MUXF7 \ap_return_int_reg_reg[23]_i_4 
       (.I0(mux_1_0__1[7]),
        .I1(mux_1_1__1[7]),
        .O(mux_2_0__1[7]),
        .S(tmp_20_fu_2442_p10[1]));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[2]_i_2 
       (.I0(mux_1_2[2]),
        .I1(mux_1_3[2]),
        .O(mux_2_1[2]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[2]_i_3 
       (.I0(mux_1_0[2]),
        .I1(mux_1_1[2]),
        .O(mux_2_0[2]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[3]_i_2 
       (.I0(mux_1_2[3]),
        .I1(mux_1_3[3]),
        .O(mux_2_1[3]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[3]_i_3 
       (.I0(mux_1_0[3]),
        .I1(mux_1_1[3]),
        .O(mux_2_0[3]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[4]_i_2 
       (.I0(mux_1_2[4]),
        .I1(mux_1_3[4]),
        .O(mux_2_1[4]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[4]_i_3 
       (.I0(mux_1_0[4]),
        .I1(mux_1_1[4]),
        .O(mux_2_0[4]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[5]_i_2 
       (.I0(mux_1_2[5]),
        .I1(mux_1_3[5]),
        .O(mux_2_1[5]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[5]_i_3 
       (.I0(mux_1_0[5]),
        .I1(mux_1_1[5]),
        .O(mux_2_0[5]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[6]_i_2 
       (.I0(mux_1_2[6]),
        .I1(mux_1_3[6]),
        .O(mux_2_1[6]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[6]_i_3 
       (.I0(mux_1_0[6]),
        .I1(mux_1_1[6]),
        .O(mux_2_0[6]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_18_fu_2412_p11[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[7]_i_2 
       (.I0(mux_1_2[7]),
        .I1(mux_1_3[7]),
        .O(mux_2_1[7]),
        .S(tmp_18_fu_2412_p10[1]));
  MUXF7 \ap_return_int_reg_reg[7]_i_4 
       (.I0(mux_1_0[7]),
        .I1(mux_1_1[7]),
        .O(mux_2_0[7]),
        .S(tmp_18_fu_2412_p10[1]));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[0]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[8]_i_2 
       (.I0(mux_1_2__0[0]),
        .I1(mux_1_3__0[0]),
        .O(mux_2_1__0[0]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[8]_i_3 
       (.I0(mux_1_0__0[0]),
        .I1(mux_1_1__0[0]),
        .O(mux_2_0__0[0]),
        .S(tmp_19_fu_2427_p10[1]));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_19_fu_2427_p11[1]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  MUXF7 \ap_return_int_reg_reg[9]_i_2 
       (.I0(mux_1_2__0[1]),
        .I1(mux_1_3__0[1]),
        .O(mux_2_1__0[1]),
        .S(tmp_19_fu_2427_p10[1]));
  MUXF7 \ap_return_int_reg_reg[9]_i_3 
       (.I0(mux_1_0__0[1]),
        .I1(mux_1_1__0[1]),
        .O(mux_2_0__0[1]),
        .S(tmp_19_fu_2427_p10[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \count_101_reg_3000[0]_i_1 
       (.I0(icmp_ln90_75_reg_2894),
        .I1(icmp_ln90_76_reg_2900),
        .I2(\count_101_reg_3000[2]_i_2_n_5 ),
        .I3(\count_101_reg_3000[2]_i_3_n_5 ),
        .O(count_101_fu_1613_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7E17)) 
    \count_101_reg_3000[1]_i_1 
       (.I0(\count_101_reg_3000[2]_i_2_n_5 ),
        .I1(icmp_ln90_76_reg_2900),
        .I2(icmp_ln90_75_reg_2894),
        .I3(\count_101_reg_3000[2]_i_3_n_5 ),
        .O(count_101_fu_1613_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h80E8)) 
    \count_101_reg_3000[2]_i_1 
       (.I0(\count_101_reg_3000[2]_i_2_n_5 ),
        .I1(icmp_ln90_76_reg_2900),
        .I2(icmp_ln90_75_reg_2894),
        .I3(\count_101_reg_3000[2]_i_3_n_5 ),
        .O(count_101_fu_1613_p3[2]));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \count_101_reg_3000[2]_i_2 
       (.I0(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .I1(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .I4(\count_101_reg_3000[2]_i_4_n_5 ),
        .I5(\count_101_reg_3000[2]_i_5_n_5 ),
        .O(\count_101_reg_3000[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \count_101_reg_3000[2]_i_3 
       (.I0(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .I1(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .I4(\count_101_reg_3000[2]_i_6_n_5 ),
        .I5(\count_101_reg_3000[2]_i_7_n_5 ),
        .O(\count_101_reg_3000[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_101_reg_3000[2]_i_4 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .O(\count_101_reg_3000[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_101_reg_3000[2]_i_5 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .O(\count_101_reg_3000[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_101_reg_3000[2]_i_6 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .I4(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .O(\count_101_reg_3000[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_101_reg_3000[2]_i_7 
       (.I0(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .I3(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .I4(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .I5(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .O(\count_101_reg_3000[2]_i_7_n_5 ));
  FDRE \count_101_reg_3000_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_fu_1613_p3[0]),
        .Q(count_101_reg_3000[0]),
        .R(1'b0));
  FDRE \count_101_reg_3000_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_fu_1613_p3[1]),
        .Q(count_101_reg_3000[1]),
        .R(1'b0));
  FDRE \count_101_reg_3000_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_fu_1613_p3[2]),
        .Q(count_101_reg_3000[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_107_reg_3084[0]_i_1 
       (.I0(p_0_in45_out),
        .I1(p_1_in46_out),
        .O(\count_107_reg_3084[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_107_reg_3084[1]_i_1 
       (.I0(p_0_in45_out),
        .I1(p_1_in46_out),
        .O(\count_107_reg_3084[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_107_reg_3084[1]_i_2 
       (.I0(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .I1(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .I2(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .I4(\count_107_reg_3084[1]_i_4_n_5 ),
        .I5(\count_107_reg_3084[1]_i_5_n_5 ),
        .O(p_0_in45_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_107_reg_3084[1]_i_3 
       (.I0(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .I1(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .I4(\count_107_reg_3084[1]_i_6_n_5 ),
        .I5(\count_107_reg_3084[1]_i_7_n_5 ),
        .O(p_1_in46_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_4 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .I1(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .I2(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .I4(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .O(\count_107_reg_3084[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_5 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .I1(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .I2(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .I4(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .O(\count_107_reg_3084[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_6 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .O(\count_107_reg_3084[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_107_reg_3084[1]_i_7 
       (.I0(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .I3(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .I5(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .O(\count_107_reg_3084[1]_i_7_n_5 ));
  FDRE \count_107_reg_3084_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_107_reg_3084[0]_i_1_n_5 ),
        .Q(count_107_reg_3084[0]),
        .R(1'b0));
  FDRE \count_107_reg_3084_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_107_reg_3084[1]_i_1_n_5 ),
        .Q(count_107_reg_3084[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_13_reg_2569[0]_i_1 
       (.I0(p_0_in42_out),
        .I1(p_1_in43_out),
        .I2(p_0_in44_out),
        .O(count_13_fu_268_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_13_reg_2569[1]_i_1 
       (.I0(p_0_in44_out),
        .I1(p_1_in43_out),
        .I2(p_0_in42_out),
        .O(count_13_fu_268_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_10 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .O(\count_13_reg_2569[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_13_reg_2569[1]_i_2 
       (.I0(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I4(\count_13_reg_2569[1]_i_5_n_5 ),
        .I5(\count_13_reg_2569[1]_i_6_n_5 ),
        .O(p_0_in44_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_13_reg_2569[1]_i_3 
       (.I0(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I4(\count_13_reg_2569[1]_i_7_n_5 ),
        .I5(\count_13_reg_2569[1]_i_8_n_5 ),
        .O(p_1_in43_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_13_reg_2569[1]_i_4 
       (.I0(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I4(\count_13_reg_2569[1]_i_9_n_5 ),
        .I5(\count_13_reg_2569[1]_i_10_n_5 ),
        .O(p_0_in42_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_5 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .O(\count_13_reg_2569[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_6 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .O(\count_13_reg_2569[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_7 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .O(\count_13_reg_2569[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_8 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .O(\count_13_reg_2569[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_13_reg_2569[1]_i_9 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .O(\count_13_reg_2569[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_13_reg_2569[2]_i_1 
       (.I0(\count_13_reg_2569_reg_n_5_[2] ),
        .I1(p_1_in43_out),
        .I2(p_0_in42_out),
        .I3(p_0_in44_out),
        .I4(ap_ce_reg),
        .O(\count_13_reg_2569[2]_i_1_n_5 ));
  FDRE \count_13_reg_2569_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_13_fu_268_p3[0]),
        .Q(\count_13_reg_2569_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_13_reg_2569_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_13_fu_268_p3[1]),
        .Q(\count_13_reg_2569_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_13_reg_2569_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_13_reg_2569[2]_i_1_n_5 ),
        .Q(\count_13_reg_2569_reg_n_5_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \count_16_reg_2801[0]_i_1 
       (.I0(\count_13_reg_2569_reg_n_5_[0] ),
        .I1(p_0_in40_out),
        .I2(p_0_in41_out),
        .O(count_16_fu_791_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \count_16_reg_2801[1]_i_1 
       (.I0(p_0_in40_out),
        .I1(p_0_in41_out),
        .I2(\count_13_reg_2569_reg_n_5_[0] ),
        .I3(\count_13_reg_2569_reg_n_5_[1] ),
        .O(count_16_fu_791_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \count_16_reg_2801[2]_i_1 
       (.I0(p_0_in40_out),
        .I1(p_0_in41_out),
        .I2(\count_13_reg_2569_reg_n_5_[0] ),
        .I3(\count_13_reg_2569_reg_n_5_[1] ),
        .I4(\count_13_reg_2569_reg_n_5_[2] ),
        .O(count_16_fu_791_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_16_reg_2801[2]_i_2 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_1_reg_2475[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_1_reg_2475[6]),
        .I4(\count_16_reg_2801[2]_i_4_n_5 ),
        .I5(\count_16_reg_2801[2]_i_5_n_5 ),
        .O(p_0_in40_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_16_reg_2801[2]_i_3 
       (.I0(trunc_ln73_6_reg_2525[7]),
        .I1(trunc_ln73_1_reg_2475[7]),
        .I2(trunc_ln73_6_reg_2525[6]),
        .I3(trunc_ln73_1_reg_2475[6]),
        .I4(\count_16_reg_2801[2]_i_6_n_5 ),
        .I5(\count_16_reg_2801[2]_i_7_n_5 ),
        .O(p_0_in41_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_4 
       (.I0(trunc_ln73_1_reg_2475[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_1_reg_2475[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_1_reg_2475[4]),
        .O(\count_16_reg_2801[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_5 
       (.I0(trunc_ln73_1_reg_2475[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_1_reg_2475[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_1_reg_2475[1]),
        .O(\count_16_reg_2801[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_6 
       (.I0(trunc_ln73_1_reg_2475[3]),
        .I1(trunc_ln73_6_reg_2525[3]),
        .I2(trunc_ln73_6_reg_2525[5]),
        .I3(trunc_ln73_1_reg_2475[5]),
        .I4(trunc_ln73_6_reg_2525[4]),
        .I5(trunc_ln73_1_reg_2475[4]),
        .O(\count_16_reg_2801[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_16_reg_2801[2]_i_7 
       (.I0(trunc_ln73_1_reg_2475[0]),
        .I1(trunc_ln73_6_reg_2525[0]),
        .I2(trunc_ln73_6_reg_2525[2]),
        .I3(trunc_ln73_1_reg_2475[2]),
        .I4(trunc_ln73_6_reg_2525[1]),
        .I5(trunc_ln73_1_reg_2475[1]),
        .O(\count_16_reg_2801[2]_i_7_n_5 ));
  FDRE \count_16_reg_2801_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_16_fu_791_p3[0]),
        .Q(count_16_reg_2801[0]),
        .R(1'b0));
  FDRE \count_16_reg_2801_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_16_fu_791_p3[1]),
        .Q(count_16_reg_2801[1]),
        .R(1'b0));
  FDRE \count_16_reg_2801_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_16_fu_791_p3[2]),
        .Q(count_16_reg_2801[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_21_reg_2812[0]_i_1 
       (.I0(p_0_in37_out),
        .I1(p_1_in38_out),
        .I2(p_0_in39_out),
        .O(count_21_fu_849_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_21_reg_2812[1]_i_1 
       (.I0(p_0_in39_out),
        .I1(p_1_in38_out),
        .I2(p_0_in37_out),
        .O(count_21_fu_849_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_10 
       (.I0(trunc_ln73_2_reg_2483[0]),
        .I1(trunc_ln73_3_reg_2493[0]),
        .I2(trunc_ln73_3_reg_2493[2]),
        .I3(trunc_ln73_2_reg_2483[2]),
        .I4(trunc_ln73_3_reg_2493[1]),
        .I5(trunc_ln73_2_reg_2483[1]),
        .O(\count_21_reg_2812[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_21_reg_2812[1]_i_2 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_2_reg_2483[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_2_reg_2483[6]),
        .I4(\count_21_reg_2812[1]_i_5_n_5 ),
        .I5(\count_21_reg_2812[1]_i_6_n_5 ),
        .O(p_0_in39_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_21_reg_2812[1]_i_3 
       (.I0(trunc_ln73_4_reg_2503[7]),
        .I1(trunc_ln73_2_reg_2483[7]),
        .I2(trunc_ln73_4_reg_2503[6]),
        .I3(trunc_ln73_2_reg_2483[6]),
        .I4(\count_21_reg_2812[1]_i_7_n_5 ),
        .I5(\count_21_reg_2812[1]_i_8_n_5 ),
        .O(p_1_in38_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_21_reg_2812[1]_i_4 
       (.I0(trunc_ln73_3_reg_2493[7]),
        .I1(trunc_ln73_2_reg_2483[7]),
        .I2(trunc_ln73_3_reg_2493[6]),
        .I3(trunc_ln73_2_reg_2483[6]),
        .I4(\count_21_reg_2812[1]_i_9_n_5 ),
        .I5(\count_21_reg_2812[1]_i_10_n_5 ),
        .O(p_0_in37_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_5 
       (.I0(trunc_ln73_2_reg_2483[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_2_reg_2483[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_2_reg_2483[4]),
        .O(\count_21_reg_2812[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_6 
       (.I0(trunc_ln73_2_reg_2483[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_2_reg_2483[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_2_reg_2483[1]),
        .O(\count_21_reg_2812[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_7 
       (.I0(trunc_ln73_2_reg_2483[3]),
        .I1(trunc_ln73_4_reg_2503[3]),
        .I2(trunc_ln73_4_reg_2503[5]),
        .I3(trunc_ln73_2_reg_2483[5]),
        .I4(trunc_ln73_4_reg_2503[4]),
        .I5(trunc_ln73_2_reg_2483[4]),
        .O(\count_21_reg_2812[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_8 
       (.I0(trunc_ln73_2_reg_2483[0]),
        .I1(trunc_ln73_4_reg_2503[0]),
        .I2(trunc_ln73_4_reg_2503[2]),
        .I3(trunc_ln73_2_reg_2483[2]),
        .I4(trunc_ln73_4_reg_2503[1]),
        .I5(trunc_ln73_2_reg_2483[1]),
        .O(\count_21_reg_2812[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_21_reg_2812[1]_i_9 
       (.I0(trunc_ln73_2_reg_2483[3]),
        .I1(trunc_ln73_3_reg_2493[3]),
        .I2(trunc_ln73_3_reg_2493[5]),
        .I3(trunc_ln73_2_reg_2483[5]),
        .I4(trunc_ln73_3_reg_2493[4]),
        .I5(trunc_ln73_2_reg_2483[4]),
        .O(\count_21_reg_2812[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_21_reg_2812[2]_i_1 
       (.I0(\count_21_reg_2812_reg_n_5_[2] ),
        .I1(p_1_in38_out),
        .I2(p_0_in37_out),
        .I3(p_0_in39_out),
        .I4(ap_ce_reg),
        .O(\count_21_reg_2812[2]_i_1_n_5 ));
  FDRE \count_21_reg_2812_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_21_fu_849_p3[0]),
        .Q(\count_21_reg_2812_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_21_reg_2812_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_21_fu_849_p3[1]),
        .Q(\count_21_reg_2812_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_21_reg_2812_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_21_reg_2812[2]_i_1_n_5 ),
        .Q(\count_21_reg_2812_reg_n_5_[2] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \count_29_reg_2926[0]_i_1 
       (.I0(icmp_ln90_19_reg_2818),
        .I1(icmp_ln90_20_reg_2824),
        .I2(\count_29_reg_2926[2]_i_2_n_5 ),
        .I3(\count_29_reg_2926[2]_i_3_n_5 ),
        .O(count_29_fu_1297_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7E17)) 
    \count_29_reg_2926[1]_i_1 
       (.I0(\count_29_reg_2926[2]_i_2_n_5 ),
        .I1(icmp_ln90_20_reg_2824),
        .I2(icmp_ln90_19_reg_2818),
        .I3(\count_29_reg_2926[2]_i_3_n_5 ),
        .O(count_29_fu_1297_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h80E8)) 
    \count_29_reg_2926[2]_i_1 
       (.I0(\count_29_reg_2926[2]_i_2_n_5 ),
        .I1(icmp_ln90_20_reg_2824),
        .I2(icmp_ln90_19_reg_2818),
        .I3(\count_29_reg_2926[2]_i_3_n_5 ),
        .O(count_29_fu_1297_p3[2]));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \count_29_reg_2926[2]_i_2 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .I1(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .I4(\count_29_reg_2926[2]_i_4_n_5 ),
        .I5(\count_29_reg_2926[2]_i_5_n_5 ),
        .O(\count_29_reg_2926[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \count_29_reg_2926[2]_i_3 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .I1(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .I4(\count_29_reg_2926[2]_i_6_n_5 ),
        .I5(\count_29_reg_2926[2]_i_7_n_5 ),
        .O(\count_29_reg_2926[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_29_reg_2926[2]_i_4 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .O(\count_29_reg_2926[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_29_reg_2926[2]_i_5 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .O(\count_29_reg_2926[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_29_reg_2926[2]_i_6 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .O(\count_29_reg_2926[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_29_reg_2926[2]_i_7 
       (.I0(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .I3(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .I5(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .O(\count_29_reg_2926[2]_i_7_n_5 ));
  FDRE \count_29_reg_2926_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_fu_1297_p3[0]),
        .Q(count_29_reg_2926[0]),
        .R(1'b0));
  FDRE \count_29_reg_2926_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_fu_1297_p3[1]),
        .Q(count_29_reg_2926[1]),
        .R(1'b0));
  FDRE \count_29_reg_2926_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_fu_1297_p3[2]),
        .Q(count_29_reg_2926[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_35_reg_3032[0]_i_1 
       (.I0(p_0_in33_out),
        .I1(p_1_in34_out),
        .O(\count_35_reg_3032[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_35_reg_3032[1]_i_1 
       (.I0(p_0_in33_out),
        .I1(p_1_in34_out),
        .O(\count_35_reg_3032[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_35_reg_3032[1]_i_2 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .I1(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .I4(\count_35_reg_3032[1]_i_4_n_5 ),
        .I5(\count_35_reg_3032[1]_i_5_n_5 ),
        .O(p_0_in33_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_35_reg_3032[1]_i_3 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .I1(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .I4(\count_35_reg_3032[1]_i_6_n_5 ),
        .I5(\count_35_reg_3032[1]_i_7_n_5 ),
        .O(p_1_in34_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_4 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .O(\count_35_reg_3032[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_5 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .O(\count_35_reg_3032[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_6 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .O(\count_35_reg_3032[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_35_reg_3032[1]_i_7 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .O(\count_35_reg_3032[1]_i_7_n_5 ));
  FDRE \count_35_reg_3032_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_35_reg_3032[0]_i_1_n_5 ),
        .Q(count_35_reg_3032[0]),
        .R(1'b0));
  FDRE \count_35_reg_3032_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_35_reg_3032[1]_i_1_n_5 ),
        .Q(count_35_reg_3032[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_39_reg_2662[0]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(count_39_fu_418_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_39_reg_2662[1]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(count_39_fu_418_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_39_reg_2662[2]_i_1 
       (.I0(p_0_in55_out),
        .I1(p_1_in56_out),
        .I2(p_0_in57_out),
        .O(count_39_fu_418_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_10 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_3_fu_306_p4[0]),
        .I2(tmp_3_fu_306_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_3_fu_306_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\count_39_reg_2662[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_39_reg_2662[2]_i_2 
       (.I0(tmp_1_fu_286_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_1_fu_286_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\count_39_reg_2662[2]_i_5_n_5 ),
        .I5(\count_39_reg_2662[2]_i_6_n_5 ),
        .O(p_0_in55_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_39_reg_2662[2]_i_3 
       (.I0(tmp_2_fu_296_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_2_fu_296_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\count_39_reg_2662[2]_i_7_n_5 ),
        .I5(\count_39_reg_2662[2]_i_8_n_5 ),
        .O(p_1_in56_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_39_reg_2662[2]_i_4 
       (.I0(tmp_3_fu_306_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_3_fu_306_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\count_39_reg_2662[2]_i_9_n_5 ),
        .I5(\count_39_reg_2662[2]_i_10_n_5 ),
        .O(p_0_in57_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_5 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_1_fu_286_p4[3]),
        .I2(tmp_1_fu_286_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_1_fu_286_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\count_39_reg_2662[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_6 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_1_fu_286_p4[0]),
        .I2(tmp_1_fu_286_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_1_fu_286_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\count_39_reg_2662[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_7 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_2_fu_296_p4[3]),
        .I2(tmp_2_fu_296_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_2_fu_296_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\count_39_reg_2662[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_8 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_2_fu_296_p4[0]),
        .I2(tmp_2_fu_296_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_2_fu_296_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\count_39_reg_2662[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_39_reg_2662[2]_i_9 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_3_fu_306_p4[3]),
        .I2(tmp_3_fu_306_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_3_fu_306_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\count_39_reg_2662[2]_i_9_n_5 ));
  FDRE \count_39_reg_2662_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_39_fu_418_p3[0]),
        .Q(count_39_reg_2662[0]),
        .R(1'b0));
  FDRE \count_39_reg_2662_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_39_fu_418_p3[1]),
        .Q(count_39_reg_2662[1]),
        .R(1'b0));
  FDRE \count_39_reg_2662_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_39_fu_418_p3[2]),
        .Q(count_39_reg_2662[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_3_reg_2554[0]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(count_3_fu_196_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_3_reg_2554[1]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(count_3_fu_196_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_3_reg_2554[2]_i_1 
       (.I0(p_0_in49_out),
        .I1(p_1_in50_out),
        .I2(p_0_in51_out),
        .O(count_3_fu_196_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_10 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\count_3_reg_2554[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_3_reg_2554[2]_i_2 
       (.I0(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\count_3_reg_2554[2]_i_5_n_5 ),
        .I5(\count_3_reg_2554[2]_i_6_n_5 ),
        .O(p_0_in49_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_3_reg_2554[2]_i_3 
       (.I0(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\count_3_reg_2554[2]_i_7_n_5 ),
        .I5(\count_3_reg_2554[2]_i_8_n_5 ),
        .O(p_1_in50_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_3_reg_2554[2]_i_4 
       (.I0(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\count_3_reg_2554[2]_i_9_n_5 ),
        .I5(\count_3_reg_2554[2]_i_10_n_5 ),
        .O(p_0_in51_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_5 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\count_3_reg_2554[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_6 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\count_3_reg_2554[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_7 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\count_3_reg_2554[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_8 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\count_3_reg_2554[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_3_reg_2554[2]_i_9 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\count_3_reg_2554[2]_i_9_n_5 ));
  FDRE \count_3_reg_2554_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_3_fu_196_p3[0]),
        .Q(count_3_reg_2554[0]),
        .R(1'b0));
  FDRE \count_3_reg_2554_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_3_fu_196_p3[1]),
        .Q(count_3_reg_2554[1]),
        .R(1'b0));
  FDRE \count_3_reg_2554_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_3_fu_196_p3[2]),
        .Q(count_3_reg_2554[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hE41B1BE4)) 
    \count_43_reg_2829[0]_i_1 
       (.I0(icmp_ln90_32_reg_2667),
        .I1(count_39_reg_2662[0]),
        .I2(add_ln90_15_reg_2672[0]),
        .I3(p_0_in31_out),
        .I4(p_0_in32_out),
        .O(count_43_fu_898_p3[0]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_43_reg_2829[0]_i_2 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_s_reg_2575[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_s_reg_2575[6]),
        .I4(\count_43_reg_2829[0]_i_4_n_5 ),
        .I5(\count_43_reg_2829[0]_i_5_n_5 ),
        .O(p_0_in31_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_43_reg_2829[0]_i_3 
       (.I0(tmp_6_reg_2633[7]),
        .I1(tmp_s_reg_2575[7]),
        .I2(tmp_6_reg_2633[6]),
        .I3(tmp_s_reg_2575[6]),
        .I4(\count_43_reg_2829[0]_i_6_n_5 ),
        .I5(\count_43_reg_2829[0]_i_7_n_5 ),
        .O(p_0_in32_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_4 
       (.I0(tmp_s_reg_2575[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_s_reg_2575[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_s_reg_2575[4]),
        .O(\count_43_reg_2829[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_5 
       (.I0(tmp_s_reg_2575[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_s_reg_2575[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_s_reg_2575[1]),
        .O(\count_43_reg_2829[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_6 
       (.I0(tmp_s_reg_2575[3]),
        .I1(tmp_6_reg_2633[3]),
        .I2(tmp_6_reg_2633[5]),
        .I3(tmp_s_reg_2575[5]),
        .I4(tmp_6_reg_2633[4]),
        .I5(tmp_s_reg_2575[4]),
        .O(\count_43_reg_2829[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_43_reg_2829[0]_i_7 
       (.I0(tmp_s_reg_2575[0]),
        .I1(tmp_6_reg_2633[0]),
        .I2(tmp_6_reg_2633[2]),
        .I3(tmp_s_reg_2575[2]),
        .I4(tmp_6_reg_2633[1]),
        .I5(tmp_s_reg_2575[1]),
        .O(\count_43_reg_2829[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \count_43_reg_2829[1]_i_1 
       (.I0(\count_43_reg_2829[2]_i_2_n_5 ),
        .I1(icmp_ln90_32_reg_2667),
        .I2(count_39_reg_2662[1]),
        .I3(add_ln90_15_reg_2672[1]),
        .O(count_43_fu_898_p3[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \count_43_reg_2829[2]_i_1 
       (.I0(\count_43_reg_2829[2]_i_2_n_5 ),
        .I1(add_ln90_15_reg_2672[1]),
        .I2(count_39_reg_2662[1]),
        .I3(icmp_ln90_32_reg_2667),
        .I4(count_39_reg_2662[2]),
        .I5(add_ln90_15_reg_2672[2]),
        .O(count_43_fu_898_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hEEE88E88)) 
    \count_43_reg_2829[2]_i_2 
       (.I0(p_0_in31_out),
        .I1(p_0_in32_out),
        .I2(icmp_ln90_32_reg_2667),
        .I3(count_39_reg_2662[0]),
        .I4(add_ln90_15_reg_2672[0]),
        .O(\count_43_reg_2829[2]_i_2_n_5 ));
  FDRE \count_43_reg_2829_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_43_fu_898_p3[0]),
        .Q(count_43_reg_2829[0]),
        .R(1'b0));
  FDRE \count_43_reg_2829_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_43_fu_898_p3[1]),
        .Q(count_43_reg_2829[1]),
        .R(1'b0));
  FDRE \count_43_reg_2829_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_43_fu_898_p3[2]),
        .Q(count_43_reg_2829[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_49_reg_2677[0]_i_1 
       (.I0(p_0_in28_out),
        .I1(p_1_in29_out),
        .I2(p_0_in30_out),
        .O(count_49_fu_490_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_49_reg_2677[1]_i_1 
       (.I0(p_0_in30_out),
        .I1(p_1_in29_out),
        .I2(p_0_in28_out),
        .O(count_49_fu_490_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_10 
       (.I0(tmp_1_fu_286_p4[0]),
        .I1(tmp_2_fu_296_p4[0]),
        .I2(tmp_2_fu_296_p4[2]),
        .I3(tmp_1_fu_286_p4[2]),
        .I4(tmp_2_fu_296_p4[1]),
        .I5(tmp_1_fu_286_p4[1]),
        .O(\count_49_reg_2677[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_49_reg_2677[1]_i_2 
       (.I0(tmp_4_fu_316_p4[7]),
        .I1(tmp_1_fu_286_p4[7]),
        .I2(tmp_4_fu_316_p4[6]),
        .I3(tmp_1_fu_286_p4[6]),
        .I4(\count_49_reg_2677[1]_i_5_n_5 ),
        .I5(\count_49_reg_2677[1]_i_6_n_5 ),
        .O(p_0_in30_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_49_reg_2677[1]_i_3 
       (.I0(tmp_3_fu_306_p4[7]),
        .I1(tmp_1_fu_286_p4[7]),
        .I2(tmp_3_fu_306_p4[6]),
        .I3(tmp_1_fu_286_p4[6]),
        .I4(\count_49_reg_2677[1]_i_7_n_5 ),
        .I5(\count_49_reg_2677[1]_i_8_n_5 ),
        .O(p_1_in29_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_49_reg_2677[1]_i_4 
       (.I0(tmp_2_fu_296_p4[7]),
        .I1(tmp_1_fu_286_p4[7]),
        .I2(tmp_2_fu_296_p4[6]),
        .I3(tmp_1_fu_286_p4[6]),
        .I4(\count_49_reg_2677[1]_i_9_n_5 ),
        .I5(\count_49_reg_2677[1]_i_10_n_5 ),
        .O(p_0_in28_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_5 
       (.I0(tmp_1_fu_286_p4[3]),
        .I1(tmp_4_fu_316_p4[3]),
        .I2(tmp_4_fu_316_p4[5]),
        .I3(tmp_1_fu_286_p4[5]),
        .I4(tmp_4_fu_316_p4[4]),
        .I5(tmp_1_fu_286_p4[4]),
        .O(\count_49_reg_2677[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_6 
       (.I0(tmp_1_fu_286_p4[0]),
        .I1(tmp_4_fu_316_p4[0]),
        .I2(tmp_4_fu_316_p4[2]),
        .I3(tmp_1_fu_286_p4[2]),
        .I4(tmp_4_fu_316_p4[1]),
        .I5(tmp_1_fu_286_p4[1]),
        .O(\count_49_reg_2677[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_7 
       (.I0(tmp_1_fu_286_p4[3]),
        .I1(tmp_3_fu_306_p4[3]),
        .I2(tmp_3_fu_306_p4[5]),
        .I3(tmp_1_fu_286_p4[5]),
        .I4(tmp_3_fu_306_p4[4]),
        .I5(tmp_1_fu_286_p4[4]),
        .O(\count_49_reg_2677[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_8 
       (.I0(tmp_1_fu_286_p4[0]),
        .I1(tmp_3_fu_306_p4[0]),
        .I2(tmp_3_fu_306_p4[2]),
        .I3(tmp_1_fu_286_p4[2]),
        .I4(tmp_3_fu_306_p4[1]),
        .I5(tmp_1_fu_286_p4[1]),
        .O(\count_49_reg_2677[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_49_reg_2677[1]_i_9 
       (.I0(tmp_1_fu_286_p4[3]),
        .I1(tmp_2_fu_296_p4[3]),
        .I2(tmp_2_fu_296_p4[5]),
        .I3(tmp_1_fu_286_p4[5]),
        .I4(tmp_2_fu_296_p4[4]),
        .I5(tmp_1_fu_286_p4[4]),
        .O(\count_49_reg_2677[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_49_reg_2677[2]_i_1 
       (.I0(\count_49_reg_2677_reg_n_5_[2] ),
        .I1(p_1_in29_out),
        .I2(p_0_in28_out),
        .I3(p_0_in30_out),
        .I4(ap_ce_reg),
        .O(\count_49_reg_2677[2]_i_1_n_5 ));
  FDRE \count_49_reg_2677_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_49_fu_490_p3[0]),
        .Q(\count_49_reg_2677_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_49_reg_2677_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_49_fu_490_p3[1]),
        .Q(\count_49_reg_2677_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_49_reg_2677_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_49_reg_2677[2]_i_1_n_5 ),
        .Q(\count_49_reg_2677_reg_n_5_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \count_52_reg_2839[0]_i_1 
       (.I0(\count_49_reg_2677_reg_n_5_[0] ),
        .I1(p_0_in26_out),
        .I2(p_0_in27_out),
        .O(count_52_fu_936_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \count_52_reg_2839[1]_i_1 
       (.I0(p_0_in26_out),
        .I1(p_0_in27_out),
        .I2(\count_49_reg_2677_reg_n_5_[0] ),
        .I3(\count_49_reg_2677_reg_n_5_[1] ),
        .O(count_52_fu_936_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \count_52_reg_2839[2]_i_1 
       (.I0(p_0_in26_out),
        .I1(p_0_in27_out),
        .I2(\count_49_reg_2677_reg_n_5_[0] ),
        .I3(\count_49_reg_2677_reg_n_5_[1] ),
        .I4(\count_49_reg_2677_reg_n_5_[2] ),
        .O(count_52_fu_936_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_52_reg_2839[2]_i_2 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_1_reg_2583[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_1_reg_2583[6]),
        .I4(\count_52_reg_2839[2]_i_4_n_5 ),
        .I5(\count_52_reg_2839[2]_i_5_n_5 ),
        .O(p_0_in26_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_52_reg_2839[2]_i_3 
       (.I0(tmp_6_reg_2633[7]),
        .I1(tmp_1_reg_2583[7]),
        .I2(tmp_6_reg_2633[6]),
        .I3(tmp_1_reg_2583[6]),
        .I4(\count_52_reg_2839[2]_i_6_n_5 ),
        .I5(\count_52_reg_2839[2]_i_7_n_5 ),
        .O(p_0_in27_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_4 
       (.I0(tmp_1_reg_2583[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_1_reg_2583[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_1_reg_2583[4]),
        .O(\count_52_reg_2839[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_5 
       (.I0(tmp_1_reg_2583[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_1_reg_2583[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_1_reg_2583[1]),
        .O(\count_52_reg_2839[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_6 
       (.I0(tmp_1_reg_2583[3]),
        .I1(tmp_6_reg_2633[3]),
        .I2(tmp_6_reg_2633[5]),
        .I3(tmp_1_reg_2583[5]),
        .I4(tmp_6_reg_2633[4]),
        .I5(tmp_1_reg_2583[4]),
        .O(\count_52_reg_2839[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_52_reg_2839[2]_i_7 
       (.I0(tmp_1_reg_2583[0]),
        .I1(tmp_6_reg_2633[0]),
        .I2(tmp_6_reg_2633[2]),
        .I3(tmp_1_reg_2583[2]),
        .I4(tmp_6_reg_2633[1]),
        .I5(tmp_1_reg_2583[1]),
        .O(\count_52_reg_2839[2]_i_7_n_5 ));
  FDRE \count_52_reg_2839_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_52_fu_936_p3[0]),
        .Q(count_52_reg_2839[0]),
        .R(1'b0));
  FDRE \count_52_reg_2839_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_52_fu_936_p3[1]),
        .Q(count_52_reg_2839[1]),
        .R(1'b0));
  FDRE \count_52_reg_2839_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_52_fu_936_p3[2]),
        .Q(count_52_reg_2839[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_57_reg_2850[0]_i_1 
       (.I0(p_0_in23_out),
        .I1(p_1_in24_out),
        .I2(p_0_in25_out),
        .O(count_57_fu_994_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_57_reg_2850[1]_i_1 
       (.I0(p_0_in25_out),
        .I1(p_1_in24_out),
        .I2(p_0_in23_out),
        .O(count_57_fu_994_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_10 
       (.I0(tmp_2_reg_2591[0]),
        .I1(tmp_3_reg_2601[0]),
        .I2(tmp_3_reg_2601[2]),
        .I3(tmp_2_reg_2591[2]),
        .I4(tmp_3_reg_2601[1]),
        .I5(tmp_2_reg_2591[1]),
        .O(\count_57_reg_2850[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_57_reg_2850[1]_i_2 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_2_reg_2591[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_2_reg_2591[6]),
        .I4(\count_57_reg_2850[1]_i_5_n_5 ),
        .I5(\count_57_reg_2850[1]_i_6_n_5 ),
        .O(p_0_in25_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_57_reg_2850[1]_i_3 
       (.I0(tmp_4_reg_2611[7]),
        .I1(tmp_2_reg_2591[7]),
        .I2(tmp_4_reg_2611[6]),
        .I3(tmp_2_reg_2591[6]),
        .I4(\count_57_reg_2850[1]_i_7_n_5 ),
        .I5(\count_57_reg_2850[1]_i_8_n_5 ),
        .O(p_1_in24_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_57_reg_2850[1]_i_4 
       (.I0(tmp_3_reg_2601[7]),
        .I1(tmp_2_reg_2591[7]),
        .I2(tmp_3_reg_2601[6]),
        .I3(tmp_2_reg_2591[6]),
        .I4(\count_57_reg_2850[1]_i_9_n_5 ),
        .I5(\count_57_reg_2850[1]_i_10_n_5 ),
        .O(p_0_in23_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_5 
       (.I0(tmp_2_reg_2591[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_2_reg_2591[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_2_reg_2591[4]),
        .O(\count_57_reg_2850[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_6 
       (.I0(tmp_2_reg_2591[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_2_reg_2591[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_2_reg_2591[1]),
        .O(\count_57_reg_2850[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_7 
       (.I0(tmp_2_reg_2591[3]),
        .I1(tmp_4_reg_2611[3]),
        .I2(tmp_4_reg_2611[5]),
        .I3(tmp_2_reg_2591[5]),
        .I4(tmp_4_reg_2611[4]),
        .I5(tmp_2_reg_2591[4]),
        .O(\count_57_reg_2850[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_8 
       (.I0(tmp_2_reg_2591[0]),
        .I1(tmp_4_reg_2611[0]),
        .I2(tmp_4_reg_2611[2]),
        .I3(tmp_2_reg_2591[2]),
        .I4(tmp_4_reg_2611[1]),
        .I5(tmp_2_reg_2591[1]),
        .O(\count_57_reg_2850[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_57_reg_2850[1]_i_9 
       (.I0(tmp_2_reg_2591[3]),
        .I1(tmp_3_reg_2601[3]),
        .I2(tmp_3_reg_2601[5]),
        .I3(tmp_2_reg_2591[5]),
        .I4(tmp_3_reg_2601[4]),
        .I5(tmp_2_reg_2591[4]),
        .O(\count_57_reg_2850[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_57_reg_2850[2]_i_1 
       (.I0(\count_57_reg_2850_reg_n_5_[2] ),
        .I1(p_1_in24_out),
        .I2(p_0_in23_out),
        .I3(p_0_in25_out),
        .I4(ap_ce_reg),
        .O(\count_57_reg_2850[2]_i_1_n_5 ));
  FDRE \count_57_reg_2850_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_57_fu_994_p3[0]),
        .Q(\count_57_reg_2850_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_57_reg_2850_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_57_fu_994_p3[1]),
        .Q(\count_57_reg_2850_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_57_reg_2850_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_57_reg_2850[2]_i_1_n_5 ),
        .Q(\count_57_reg_2850_reg_n_5_[2] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \count_65_reg_2963[0]_i_1 
       (.I0(icmp_ln90_47_reg_2856),
        .I1(icmp_ln90_48_reg_2862),
        .I2(\count_65_reg_2963[2]_i_2_n_5 ),
        .I3(\count_65_reg_2963[2]_i_3_n_5 ),
        .O(count_65_fu_1455_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7E17)) 
    \count_65_reg_2963[1]_i_1 
       (.I0(\count_65_reg_2963[2]_i_2_n_5 ),
        .I1(icmp_ln90_48_reg_2862),
        .I2(icmp_ln90_47_reg_2856),
        .I3(\count_65_reg_2963[2]_i_3_n_5 ),
        .O(count_65_fu_1455_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h80E8)) 
    \count_65_reg_2963[2]_i_1 
       (.I0(\count_65_reg_2963[2]_i_2_n_5 ),
        .I1(icmp_ln90_48_reg_2862),
        .I2(icmp_ln90_47_reg_2856),
        .I3(\count_65_reg_2963[2]_i_3_n_5 ),
        .O(count_65_fu_1455_p3[2]));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \count_65_reg_2963[2]_i_2 
       (.I0(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .I1(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .I4(\count_65_reg_2963[2]_i_4_n_5 ),
        .I5(\count_65_reg_2963[2]_i_5_n_5 ),
        .O(\count_65_reg_2963[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \count_65_reg_2963[2]_i_3 
       (.I0(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .I1(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .I4(\count_65_reg_2963[2]_i_6_n_5 ),
        .I5(\count_65_reg_2963[2]_i_7_n_5 ),
        .O(\count_65_reg_2963[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_65_reg_2963[2]_i_4 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .O(\count_65_reg_2963[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_65_reg_2963[2]_i_5 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .O(\count_65_reg_2963[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_65_reg_2963[2]_i_6 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .I4(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .O(\count_65_reg_2963[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \count_65_reg_2963[2]_i_7 
       (.I0(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .I3(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .I4(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .I5(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .O(\count_65_reg_2963[2]_i_7_n_5 ));
  FDRE \count_65_reg_2963_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_fu_1455_p3[0]),
        .Q(count_65_reg_2963[0]),
        .R(1'b0));
  FDRE \count_65_reg_2963_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_fu_1455_p3[1]),
        .Q(count_65_reg_2963[1]),
        .R(1'b0));
  FDRE \count_65_reg_2963_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_fu_1455_p3[2]),
        .Q(count_65_reg_2963[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_71_reg_3058[0]_i_1 
       (.I0(p_0_in19_out),
        .I1(p_1_in20_out),
        .O(\count_71_reg_3058[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_71_reg_3058[1]_i_1 
       (.I0(p_0_in19_out),
        .I1(p_1_in20_out),
        .O(\count_71_reg_3058[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_71_reg_3058[1]_i_2 
       (.I0(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .I1(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .I2(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .I4(\count_71_reg_3058[1]_i_4_n_5 ),
        .I5(\count_71_reg_3058[1]_i_5_n_5 ),
        .O(p_0_in19_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_71_reg_3058[1]_i_3 
       (.I0(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .I1(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .I4(\count_71_reg_3058[1]_i_6_n_5 ),
        .I5(\count_71_reg_3058[1]_i_7_n_5 ),
        .O(p_1_in20_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_4 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .I1(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .I2(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .I4(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .O(\count_71_reg_3058[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_5 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .I1(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .I2(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .I4(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .O(\count_71_reg_3058[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_6 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .O(\count_71_reg_3058[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_71_reg_3058[1]_i_7 
       (.I0(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .I3(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .I5(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .O(\count_71_reg_3058[1]_i_7_n_5 ));
  FDRE \count_71_reg_3058_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_71_reg_3058[0]_i_1_n_5 ),
        .Q(count_71_reg_3058[0]),
        .R(1'b0));
  FDRE \count_71_reg_3058_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\count_71_reg_3058[1]_i_1_n_5 ),
        .Q(count_71_reg_3058[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_75_reg_2770[0]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(count_75_fu_640_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_75_reg_2770[1]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(count_75_fu_640_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count_75_reg_2770[2]_i_1 
       (.I0(p_0_in52_out),
        .I1(p_1_in53_out),
        .I2(p_0_in54_out),
        .O(count_75_fu_640_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_10 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_12_fu_528_p4[0]),
        .I2(tmp_12_fu_528_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_12_fu_528_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\count_75_reg_2770[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_75_reg_2770[2]_i_2 
       (.I0(tmp_10_fu_508_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_10_fu_508_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\count_75_reg_2770[2]_i_5_n_5 ),
        .I5(\count_75_reg_2770[2]_i_6_n_5 ),
        .O(p_0_in52_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_75_reg_2770[2]_i_3 
       (.I0(tmp_11_fu_518_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_11_fu_518_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\count_75_reg_2770[2]_i_7_n_5 ),
        .I5(\count_75_reg_2770[2]_i_8_n_5 ),
        .O(p_1_in53_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_75_reg_2770[2]_i_4 
       (.I0(tmp_12_fu_528_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_12_fu_528_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\count_75_reg_2770[2]_i_9_n_5 ),
        .I5(\count_75_reg_2770[2]_i_10_n_5 ),
        .O(p_0_in54_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_5 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_10_fu_508_p4[3]),
        .I2(tmp_10_fu_508_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_10_fu_508_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\count_75_reg_2770[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_6 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_10_fu_508_p4[0]),
        .I2(tmp_10_fu_508_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_10_fu_508_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\count_75_reg_2770[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_7 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_11_fu_518_p4[3]),
        .I2(tmp_11_fu_518_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_11_fu_518_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\count_75_reg_2770[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_8 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_11_fu_518_p4[0]),
        .I2(tmp_11_fu_518_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_11_fu_518_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\count_75_reg_2770[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_75_reg_2770[2]_i_9 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_12_fu_528_p4[3]),
        .I2(tmp_12_fu_528_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_12_fu_528_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\count_75_reg_2770[2]_i_9_n_5 ));
  FDRE \count_75_reg_2770_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_75_fu_640_p3[0]),
        .Q(count_75_reg_2770[0]),
        .R(1'b0));
  FDRE \count_75_reg_2770_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_75_fu_640_p3[1]),
        .Q(count_75_reg_2770[1]),
        .R(1'b0));
  FDRE \count_75_reg_2770_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_75_fu_640_p3[2]),
        .Q(count_75_reg_2770[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hE41B1BE4)) 
    \count_79_reg_2867[0]_i_1 
       (.I0(icmp_ln90_60_reg_2775),
        .I1(count_75_reg_2770[0]),
        .I2(add_ln90_30_reg_2780[0]),
        .I3(p_0_in17_out),
        .I4(p_0_in18_out),
        .O(count_79_fu_1043_p3[0]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_79_reg_2867[0]_i_2 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_9_reg_2683[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_9_reg_2683[6]),
        .I4(\count_79_reg_2867[0]_i_4_n_5 ),
        .I5(\count_79_reg_2867[0]_i_5_n_5 ),
        .O(p_0_in17_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_79_reg_2867[0]_i_3 
       (.I0(tmp_15_reg_2741[7]),
        .I1(tmp_9_reg_2683[7]),
        .I2(tmp_15_reg_2741[6]),
        .I3(tmp_9_reg_2683[6]),
        .I4(\count_79_reg_2867[0]_i_6_n_5 ),
        .I5(\count_79_reg_2867[0]_i_7_n_5 ),
        .O(p_0_in18_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_4 
       (.I0(tmp_9_reg_2683[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_9_reg_2683[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_9_reg_2683[4]),
        .O(\count_79_reg_2867[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_5 
       (.I0(tmp_9_reg_2683[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_9_reg_2683[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_9_reg_2683[1]),
        .O(\count_79_reg_2867[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_6 
       (.I0(tmp_9_reg_2683[3]),
        .I1(tmp_15_reg_2741[3]),
        .I2(tmp_15_reg_2741[5]),
        .I3(tmp_9_reg_2683[5]),
        .I4(tmp_15_reg_2741[4]),
        .I5(tmp_9_reg_2683[4]),
        .O(\count_79_reg_2867[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_79_reg_2867[0]_i_7 
       (.I0(tmp_9_reg_2683[0]),
        .I1(tmp_15_reg_2741[0]),
        .I2(tmp_15_reg_2741[2]),
        .I3(tmp_9_reg_2683[2]),
        .I4(tmp_15_reg_2741[1]),
        .I5(tmp_9_reg_2683[1]),
        .O(\count_79_reg_2867[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \count_79_reg_2867[1]_i_1 
       (.I0(\count_79_reg_2867[2]_i_2_n_5 ),
        .I1(icmp_ln90_60_reg_2775),
        .I2(count_75_reg_2770[1]),
        .I3(add_ln90_30_reg_2780[1]),
        .O(count_79_fu_1043_p3[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \count_79_reg_2867[2]_i_1 
       (.I0(\count_79_reg_2867[2]_i_2_n_5 ),
        .I1(add_ln90_30_reg_2780[1]),
        .I2(count_75_reg_2770[1]),
        .I3(icmp_ln90_60_reg_2775),
        .I4(count_75_reg_2770[2]),
        .I5(add_ln90_30_reg_2780[2]),
        .O(count_79_fu_1043_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hEEE88E88)) 
    \count_79_reg_2867[2]_i_2 
       (.I0(p_0_in17_out),
        .I1(p_0_in18_out),
        .I2(icmp_ln90_60_reg_2775),
        .I3(count_75_reg_2770[0]),
        .I4(add_ln90_30_reg_2780[0]),
        .O(\count_79_reg_2867[2]_i_2_n_5 ));
  FDRE \count_79_reg_2867_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_79_fu_1043_p3[0]),
        .Q(count_79_reg_2867[0]),
        .R(1'b0));
  FDRE \count_79_reg_2867_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_79_fu_1043_p3[1]),
        .Q(count_79_reg_2867[1]),
        .R(1'b0));
  FDRE \count_79_reg_2867_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_79_fu_1043_p3[2]),
        .Q(count_79_reg_2867[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hE41B1BE4)) 
    \count_7_reg_2791[0]_i_1 
       (.I0(icmp_ln90_4_reg_2559),
        .I1(count_3_reg_2554[0]),
        .I2(add_ln90_reg_2564[0]),
        .I3(p_0_in15_out),
        .I4(p_0_in16_out),
        .O(count_7_fu_753_p3[0]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_7_reg_2791[0]_i_2 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_reg_2467[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_reg_2467[6]),
        .I4(\count_7_reg_2791[0]_i_4_n_5 ),
        .I5(\count_7_reg_2791[0]_i_5_n_5 ),
        .O(p_0_in15_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_7_reg_2791[0]_i_3 
       (.I0(trunc_ln73_6_reg_2525[7]),
        .I1(trunc_ln73_reg_2467[7]),
        .I2(trunc_ln73_6_reg_2525[6]),
        .I3(trunc_ln73_reg_2467[6]),
        .I4(\count_7_reg_2791[0]_i_6_n_5 ),
        .I5(\count_7_reg_2791[0]_i_7_n_5 ),
        .O(p_0_in16_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_4 
       (.I0(trunc_ln73_reg_2467[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_reg_2467[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_reg_2467[4]),
        .O(\count_7_reg_2791[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_5 
       (.I0(trunc_ln73_reg_2467[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_reg_2467[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_reg_2467[1]),
        .O(\count_7_reg_2791[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_6 
       (.I0(trunc_ln73_reg_2467[3]),
        .I1(trunc_ln73_6_reg_2525[3]),
        .I2(trunc_ln73_6_reg_2525[5]),
        .I3(trunc_ln73_reg_2467[5]),
        .I4(trunc_ln73_6_reg_2525[4]),
        .I5(trunc_ln73_reg_2467[4]),
        .O(\count_7_reg_2791[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_7_reg_2791[0]_i_7 
       (.I0(trunc_ln73_reg_2467[0]),
        .I1(trunc_ln73_6_reg_2525[0]),
        .I2(trunc_ln73_6_reg_2525[2]),
        .I3(trunc_ln73_reg_2467[2]),
        .I4(trunc_ln73_6_reg_2525[1]),
        .I5(trunc_ln73_reg_2467[1]),
        .O(\count_7_reg_2791[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \count_7_reg_2791[1]_i_1 
       (.I0(\count_7_reg_2791[2]_i_2_n_5 ),
        .I1(icmp_ln90_4_reg_2559),
        .I2(count_3_reg_2554[1]),
        .I3(add_ln90_reg_2564[1]),
        .O(count_7_fu_753_p3[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \count_7_reg_2791[2]_i_1 
       (.I0(\count_7_reg_2791[2]_i_2_n_5 ),
        .I1(add_ln90_reg_2564[1]),
        .I2(count_3_reg_2554[1]),
        .I3(icmp_ln90_4_reg_2559),
        .I4(count_3_reg_2554[2]),
        .I5(add_ln90_reg_2564[2]),
        .O(count_7_fu_753_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hEEE88E88)) 
    \count_7_reg_2791[2]_i_2 
       (.I0(p_0_in15_out),
        .I1(p_0_in16_out),
        .I2(icmp_ln90_4_reg_2559),
        .I3(count_3_reg_2554[0]),
        .I4(add_ln90_reg_2564[0]),
        .O(\count_7_reg_2791[2]_i_2_n_5 ));
  FDRE \count_7_reg_2791_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_7_fu_753_p3[0]),
        .Q(count_7_reg_2791[0]),
        .R(1'b0));
  FDRE \count_7_reg_2791_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_7_fu_753_p3[1]),
        .Q(count_7_reg_2791[1]),
        .R(1'b0));
  FDRE \count_7_reg_2791_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_7_fu_753_p3[2]),
        .Q(count_7_reg_2791[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_85_reg_2785[0]_i_1 
       (.I0(p_0_in12_out),
        .I1(p_1_in13_out),
        .I2(p_0_in14_out),
        .O(count_85_fu_712_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_85_reg_2785[1]_i_1 
       (.I0(p_0_in14_out),
        .I1(p_1_in13_out),
        .I2(p_0_in12_out),
        .O(count_85_fu_712_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_10 
       (.I0(tmp_10_fu_508_p4[0]),
        .I1(tmp_11_fu_518_p4[0]),
        .I2(tmp_11_fu_518_p4[2]),
        .I3(tmp_10_fu_508_p4[2]),
        .I4(tmp_11_fu_518_p4[1]),
        .I5(tmp_10_fu_508_p4[1]),
        .O(\count_85_reg_2785[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_85_reg_2785[1]_i_2 
       (.I0(tmp_13_fu_538_p4[7]),
        .I1(tmp_10_fu_508_p4[7]),
        .I2(tmp_13_fu_538_p4[6]),
        .I3(tmp_10_fu_508_p4[6]),
        .I4(\count_85_reg_2785[1]_i_5_n_5 ),
        .I5(\count_85_reg_2785[1]_i_6_n_5 ),
        .O(p_0_in14_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_85_reg_2785[1]_i_3 
       (.I0(tmp_12_fu_528_p4[7]),
        .I1(tmp_10_fu_508_p4[7]),
        .I2(tmp_12_fu_528_p4[6]),
        .I3(tmp_10_fu_508_p4[6]),
        .I4(\count_85_reg_2785[1]_i_7_n_5 ),
        .I5(\count_85_reg_2785[1]_i_8_n_5 ),
        .O(p_1_in13_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_85_reg_2785[1]_i_4 
       (.I0(tmp_11_fu_518_p4[7]),
        .I1(tmp_10_fu_508_p4[7]),
        .I2(tmp_11_fu_518_p4[6]),
        .I3(tmp_10_fu_508_p4[6]),
        .I4(\count_85_reg_2785[1]_i_9_n_5 ),
        .I5(\count_85_reg_2785[1]_i_10_n_5 ),
        .O(p_0_in12_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_5 
       (.I0(tmp_10_fu_508_p4[3]),
        .I1(tmp_13_fu_538_p4[3]),
        .I2(tmp_13_fu_538_p4[5]),
        .I3(tmp_10_fu_508_p4[5]),
        .I4(tmp_13_fu_538_p4[4]),
        .I5(tmp_10_fu_508_p4[4]),
        .O(\count_85_reg_2785[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_6 
       (.I0(tmp_10_fu_508_p4[0]),
        .I1(tmp_13_fu_538_p4[0]),
        .I2(tmp_13_fu_538_p4[2]),
        .I3(tmp_10_fu_508_p4[2]),
        .I4(tmp_13_fu_538_p4[1]),
        .I5(tmp_10_fu_508_p4[1]),
        .O(\count_85_reg_2785[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_7 
       (.I0(tmp_10_fu_508_p4[3]),
        .I1(tmp_12_fu_528_p4[3]),
        .I2(tmp_12_fu_528_p4[5]),
        .I3(tmp_10_fu_508_p4[5]),
        .I4(tmp_12_fu_528_p4[4]),
        .I5(tmp_10_fu_508_p4[4]),
        .O(\count_85_reg_2785[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_8 
       (.I0(tmp_10_fu_508_p4[0]),
        .I1(tmp_12_fu_528_p4[0]),
        .I2(tmp_12_fu_528_p4[2]),
        .I3(tmp_10_fu_508_p4[2]),
        .I4(tmp_12_fu_528_p4[1]),
        .I5(tmp_10_fu_508_p4[1]),
        .O(\count_85_reg_2785[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_85_reg_2785[1]_i_9 
       (.I0(tmp_10_fu_508_p4[3]),
        .I1(tmp_11_fu_518_p4[3]),
        .I2(tmp_11_fu_518_p4[5]),
        .I3(tmp_10_fu_508_p4[5]),
        .I4(tmp_11_fu_518_p4[4]),
        .I5(tmp_10_fu_508_p4[4]),
        .O(\count_85_reg_2785[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_85_reg_2785[2]_i_1 
       (.I0(\count_85_reg_2785_reg_n_5_[2] ),
        .I1(p_1_in13_out),
        .I2(p_0_in12_out),
        .I3(p_0_in14_out),
        .I4(ap_ce_reg),
        .O(\count_85_reg_2785[2]_i_1_n_5 ));
  FDRE \count_85_reg_2785_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_85_fu_712_p3[0]),
        .Q(\count_85_reg_2785_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_85_reg_2785_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_85_fu_712_p3[1]),
        .Q(\count_85_reg_2785_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_85_reg_2785_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_85_reg_2785[2]_i_1_n_5 ),
        .Q(\count_85_reg_2785_reg_n_5_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \count_88_reg_2877[0]_i_1 
       (.I0(\count_85_reg_2785_reg_n_5_[0] ),
        .I1(p_0_in10_out),
        .I2(p_0_in11_out),
        .O(count_88_fu_1081_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \count_88_reg_2877[1]_i_1 
       (.I0(p_0_in10_out),
        .I1(p_0_in11_out),
        .I2(\count_85_reg_2785_reg_n_5_[0] ),
        .I3(\count_85_reg_2785_reg_n_5_[1] ),
        .O(count_88_fu_1081_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \count_88_reg_2877[2]_i_1 
       (.I0(p_0_in10_out),
        .I1(p_0_in11_out),
        .I2(\count_85_reg_2785_reg_n_5_[0] ),
        .I3(\count_85_reg_2785_reg_n_5_[1] ),
        .I4(\count_85_reg_2785_reg_n_5_[2] ),
        .O(count_88_fu_1081_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_88_reg_2877[2]_i_2 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_10_reg_2691[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_10_reg_2691[6]),
        .I4(\count_88_reg_2877[2]_i_4_n_5 ),
        .I5(\count_88_reg_2877[2]_i_5_n_5 ),
        .O(p_0_in10_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_88_reg_2877[2]_i_3 
       (.I0(tmp_15_reg_2741[7]),
        .I1(tmp_10_reg_2691[7]),
        .I2(tmp_15_reg_2741[6]),
        .I3(tmp_10_reg_2691[6]),
        .I4(\count_88_reg_2877[2]_i_6_n_5 ),
        .I5(\count_88_reg_2877[2]_i_7_n_5 ),
        .O(p_0_in11_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_4 
       (.I0(tmp_10_reg_2691[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_10_reg_2691[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_10_reg_2691[4]),
        .O(\count_88_reg_2877[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_5 
       (.I0(tmp_10_reg_2691[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_10_reg_2691[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_10_reg_2691[1]),
        .O(\count_88_reg_2877[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_6 
       (.I0(tmp_10_reg_2691[3]),
        .I1(tmp_15_reg_2741[3]),
        .I2(tmp_15_reg_2741[5]),
        .I3(tmp_10_reg_2691[5]),
        .I4(tmp_15_reg_2741[4]),
        .I5(tmp_10_reg_2691[4]),
        .O(\count_88_reg_2877[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_88_reg_2877[2]_i_7 
       (.I0(tmp_10_reg_2691[0]),
        .I1(tmp_15_reg_2741[0]),
        .I2(tmp_15_reg_2741[2]),
        .I3(tmp_10_reg_2691[2]),
        .I4(tmp_15_reg_2741[1]),
        .I5(tmp_10_reg_2691[1]),
        .O(\count_88_reg_2877[2]_i_7_n_5 ));
  FDRE \count_88_reg_2877_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_88_fu_1081_p3[0]),
        .Q(count_88_reg_2877[0]),
        .R(1'b0));
  FDRE \count_88_reg_2877_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_88_fu_1081_p3[1]),
        .Q(count_88_reg_2877[1]),
        .R(1'b0));
  FDRE \count_88_reg_2877_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_88_fu_1081_p3[2]),
        .Q(count_88_reg_2877[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \count_93_reg_2888[0]_i_1 
       (.I0(p_0_in8_out),
        .I1(p_1_in),
        .I2(p_0_in9_out),
        .O(count_93_fu_1139_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \count_93_reg_2888[1]_i_1 
       (.I0(p_0_in9_out),
        .I1(p_1_in),
        .I2(p_0_in8_out),
        .O(count_93_fu_1139_p3[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_10 
       (.I0(tmp_11_reg_2699[0]),
        .I1(tmp_12_reg_2709[0]),
        .I2(tmp_12_reg_2709[2]),
        .I3(tmp_11_reg_2699[2]),
        .I4(tmp_12_reg_2709[1]),
        .I5(tmp_11_reg_2699[1]),
        .O(\count_93_reg_2888[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_93_reg_2888[1]_i_2 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_11_reg_2699[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_11_reg_2699[6]),
        .I4(\count_93_reg_2888[1]_i_5_n_5 ),
        .I5(\count_93_reg_2888[1]_i_6_n_5 ),
        .O(p_0_in9_out));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_93_reg_2888[1]_i_3 
       (.I0(tmp_13_reg_2719[7]),
        .I1(tmp_11_reg_2699[7]),
        .I2(tmp_13_reg_2719[6]),
        .I3(tmp_11_reg_2699[6]),
        .I4(\count_93_reg_2888[1]_i_7_n_5 ),
        .I5(\count_93_reg_2888[1]_i_8_n_5 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \count_93_reg_2888[1]_i_4 
       (.I0(tmp_12_reg_2709[7]),
        .I1(tmp_11_reg_2699[7]),
        .I2(tmp_12_reg_2709[6]),
        .I3(tmp_11_reg_2699[6]),
        .I4(\count_93_reg_2888[1]_i_9_n_5 ),
        .I5(\count_93_reg_2888[1]_i_10_n_5 ),
        .O(p_0_in8_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_5 
       (.I0(tmp_11_reg_2699[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_11_reg_2699[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_11_reg_2699[4]),
        .O(\count_93_reg_2888[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_6 
       (.I0(tmp_11_reg_2699[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_11_reg_2699[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_11_reg_2699[1]),
        .O(\count_93_reg_2888[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_7 
       (.I0(tmp_11_reg_2699[3]),
        .I1(tmp_13_reg_2719[3]),
        .I2(tmp_13_reg_2719[5]),
        .I3(tmp_11_reg_2699[5]),
        .I4(tmp_13_reg_2719[4]),
        .I5(tmp_11_reg_2699[4]),
        .O(\count_93_reg_2888[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_8 
       (.I0(tmp_11_reg_2699[0]),
        .I1(tmp_13_reg_2719[0]),
        .I2(tmp_13_reg_2719[2]),
        .I3(tmp_11_reg_2699[2]),
        .I4(tmp_13_reg_2719[1]),
        .I5(tmp_11_reg_2699[1]),
        .O(\count_93_reg_2888[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \count_93_reg_2888[1]_i_9 
       (.I0(tmp_11_reg_2699[3]),
        .I1(tmp_12_reg_2709[3]),
        .I2(tmp_12_reg_2709[5]),
        .I3(tmp_11_reg_2699[5]),
        .I4(tmp_12_reg_2709[4]),
        .I5(tmp_11_reg_2699[4]),
        .O(\count_93_reg_2888[1]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \count_93_reg_2888[2]_i_1 
       (.I0(\count_93_reg_2888_reg_n_5_[2] ),
        .I1(p_1_in),
        .I2(p_0_in8_out),
        .I3(p_0_in9_out),
        .I4(ap_ce_reg),
        .O(\count_93_reg_2888[2]_i_1_n_5 ));
  FDRE \count_93_reg_2888_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_93_fu_1139_p3[0]),
        .Q(\count_93_reg_2888_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \count_93_reg_2888_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_93_fu_1139_p3[1]),
        .Q(\count_93_reg_2888_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \count_93_reg_2888_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_93_reg_2888[2]_i_1_n_5 ),
        .Q(\count_93_reg_2888_reg_n_5_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_10_reg_3148[0]_i_1 
       (.I0(zext_ln84_20_reg_3047_reg[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_20_reg_3047_reg[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_20_reg_3047_reg[1]),
        .O(\icmp_ln111_10_reg_3148[0]_i_1_n_5 ));
  FDRE \icmp_ln111_10_reg_3148_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_10_reg_3148[0]_i_1_n_5 ),
        .Q(icmp_ln111_10_reg_3148),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \icmp_ln111_11_reg_3153[0]_i_1 
       (.I0(count_71_reg_3058[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(max_count_13_fu_2088_p3__7[1]),
        .I4(count_71_reg_3058[1]),
        .O(\icmp_ln111_11_reg_3153[0]_i_1_n_5 ));
  FDRE \icmp_ln111_11_reg_3153_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_11_reg_3153[0]_i_1_n_5 ),
        .Q(icmp_ln111_11_reg_3153),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1002)) 
    \icmp_ln111_12_reg_3159[0]_i_1 
       (.I0(max_count_13_fu_2088_p3__7[0]),
        .I1(max_count_13_fu_2088_p3__7[2]),
        .I2(max_count_13_fu_2088_p3__7[1]),
        .I3(icmp_ln90_56_reg_3063),
        .O(\icmp_ln111_12_reg_3159[0]_i_1_n_5 ));
  FDRE \icmp_ln111_12_reg_3159_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_12_reg_3159[0]_i_1_n_5 ),
        .Q(icmp_ln111_12_reg_3159),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln111_13_reg_3164[0]_i_1 
       (.I0(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .I1(max_count_13_fu_2088_p3__7[2]),
        .I2(max_count_13_fu_2088_p3__7[3]),
        .I3(max_count_13_fu_2088_p3__7[0]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(ap_ce_reg),
        .O(\icmp_ln111_13_reg_3164[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_13_reg_3164[0]_i_2 
       (.I0(\max_count_11_reg_3052_reg[2]_1 ),
        .I1(\max_count_11_reg_3052_reg[3]_0 ),
        .I2(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[3]));
  FDRE \icmp_ln111_13_reg_3164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln111_13_reg_3164[0]_i_1_n_5 ),
        .Q(\icmp_ln111_13_reg_3164_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_14_reg_3170[0]_i_1 
       (.I0(zext_ln84_25_reg_2979_pp0_iter3_reg_reg[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_25_reg_2979_pp0_iter3_reg_reg[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_25_reg_2979_pp0_iter3_reg_reg[1]),
        .O(\icmp_ln111_14_reg_3170[0]_i_1_n_5 ));
  FDRE \icmp_ln111_14_reg_3170_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_14_reg_3170[0]_i_1_n_5 ),
        .Q(icmp_ln111_14_reg_3170),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_15_reg_3175[0]_i_2 
       (.I0(zext_ln84_27_reg_2989_pp0_iter3_reg_reg[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_27_reg_2989_pp0_iter3_reg_reg[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_27_reg_2989_pp0_iter3_reg_reg[1]),
        .O(\icmp_ln111_15_reg_3175[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F0300000F030501)) 
    \icmp_ln111_15_reg_3175[0]_i_3 
       (.I0(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I1(max_count_19_fu_2142_p3__7[0]),
        .I2(max_count_19_fu_2142_p3__7[1]),
        .I3(icmp_ln90_84_reg_3089),
        .I4(\max_count_18_reg_3078_reg[2]_1 ),
        .I5(\max_count_18_reg_3078_reg[3]_0 ),
        .O(\max_count_18_reg_3078_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000004550004)) 
    \icmp_ln111_15_reg_3175[0]_i_4 
       (.I0(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I1(count_107_reg_3084[0]),
        .I2(\max_count_18_reg_3078_reg_n_5_[0] ),
        .I3(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I4(count_107_reg_3084[1]),
        .I5(\max_count_18_reg_3078_reg[3]_0 ),
        .O(\max_count_18_reg_3078_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \icmp_ln111_15_reg_3175[0]_i_5 
       (.I0(icmp_ln90_84_reg_3089),
        .I1(count_107_reg_3084[0]),
        .I2(\max_count_18_reg_3078_reg_n_5_[0] ),
        .I3(\max_count_18_reg_3078_reg[2]_1 ),
        .I4(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_15_reg_3175[0]_i_6 
       (.I0(\max_count_18_reg_3078_reg[2]_1 ),
        .I1(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I2(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \icmp_ln111_15_reg_3175[0]_i_7 
       (.I0(icmp_ln90_84_reg_3089),
        .I1(count_107_reg_3084[1]),
        .I2(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I3(\max_count_18_reg_3078_reg[2]_1 ),
        .I4(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABAB8AABA)) 
    \icmp_ln111_15_reg_3175[0]_i_8 
       (.I0(\max_count_18_reg_3078_reg_n_5_[0] ),
        .I1(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I2(count_107_reg_3084[0]),
        .I3(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I4(count_107_reg_3084[1]),
        .I5(\max_count_18_reg_3078_reg[3]_0 ),
        .O(max_count_19_fu_2142_p3__7[0]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \icmp_ln111_15_reg_3175[0]_i_9 
       (.I0(\max_count_18_reg_3078_reg_n_5_[1] ),
        .I1(\max_count_18_reg_3078_reg_n_5_[2] ),
        .I2(count_107_reg_3084[1]),
        .I3(\max_count_18_reg_3078_reg[3]_0 ),
        .O(max_count_19_fu_2142_p3__7[1]));
  FDRE \icmp_ln111_15_reg_3175_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_15_reg_3175[0]_i_2_n_5 ),
        .Q(icmp_ln111_15_reg_3175),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_16_reg_3180[0]_i_1 
       (.I0(zext_ln84_29_reg_3068_reg[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_29_reg_3068_reg[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_29_reg_3068_reg[1]),
        .O(\icmp_ln111_16_reg_3180[0]_i_1_n_5 ));
  FDRE \icmp_ln111_16_reg_3180_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_16_reg_3180[0]_i_1_n_5 ),
        .Q(icmp_ln111_16_reg_3180),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_17_reg_3186[0]_i_1 
       (.I0(zext_ln84_31_reg_3073_reg[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(zext_ln84_31_reg_3073_reg[2]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(zext_ln84_31_reg_3073_reg[1]),
        .O(\icmp_ln111_17_reg_3186[0]_i_1_n_5 ));
  FDRE \icmp_ln111_17_reg_3186_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_17_reg_3186[0]_i_1_n_5 ),
        .Q(icmp_ln111_17_reg_3186),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \icmp_ln111_18_reg_3191[0]_i_1 
       (.I0(count_107_reg_3084[0]),
        .I1(max_count_20_fu_2162_p3__7[0]),
        .I2(max_count_20_fu_2162_p3__7[2]),
        .I3(max_count_20_fu_2162_p3__7[1]),
        .I4(count_107_reg_3084[1]),
        .O(\icmp_ln111_18_reg_3191[0]_i_1_n_5 ));
  FDRE \icmp_ln111_18_reg_3191_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_18_reg_3191[0]_i_1_n_5 ),
        .Q(icmp_ln111_18_reg_3191),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1002)) 
    \icmp_ln111_19_reg_3197[0]_i_1 
       (.I0(max_count_20_fu_2162_p3__7[0]),
        .I1(max_count_20_fu_2162_p3__7[2]),
        .I2(max_count_20_fu_2162_p3__7[1]),
        .I3(icmp_ln90_84_reg_3089),
        .O(\icmp_ln111_19_reg_3197[0]_i_1_n_5 ));
  FDRE \icmp_ln111_19_reg_3197_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_19_reg_3197[0]_i_1_n_5 ),
        .Q(icmp_ln111_19_reg_3197),
        .R(\icmp_ln111_15_reg_3175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_1_reg_3099[0]_i_2 
       (.I0(zext_ln84_5_reg_2915_pp0_iter3_reg[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_5_reg_2915_pp0_iter3_reg[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_5_reg_2915_pp0_iter3_reg[1]),
        .O(\icmp_ln111_1_reg_3099[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F0300000F030501)) 
    \icmp_ln111_1_reg_3099[0]_i_3 
       (.I0(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I1(max_count_5_fu_1994_p3__7[0]),
        .I2(max_count_5_fu_1994_p3__7[1]),
        .I3(icmp_ln90_28_reg_3037),
        .I4(\max_count_4_reg_3026_reg[2]_1 ),
        .I5(\max_count_4_reg_3026_reg[3]_0 ),
        .O(\max_count_4_reg_3026_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000004550004)) 
    \icmp_ln111_1_reg_3099[0]_i_4 
       (.I0(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I1(count_35_reg_3032[0]),
        .I2(\max_count_4_reg_3026_reg_n_5_[0] ),
        .I3(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I4(count_35_reg_3032[1]),
        .I5(\max_count_4_reg_3026_reg[3]_0 ),
        .O(\max_count_4_reg_3026_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \icmp_ln111_1_reg_3099[0]_i_5 
       (.I0(icmp_ln90_28_reg_3037),
        .I1(count_35_reg_3032[0]),
        .I2(\max_count_4_reg_3026_reg_n_5_[0] ),
        .I3(\max_count_4_reg_3026_reg[2]_1 ),
        .I4(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_1_reg_3099[0]_i_6 
       (.I0(\max_count_4_reg_3026_reg[2]_1 ),
        .I1(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I2(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \icmp_ln111_1_reg_3099[0]_i_7 
       (.I0(icmp_ln90_28_reg_3037),
        .I1(count_35_reg_3032[1]),
        .I2(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I3(\max_count_4_reg_3026_reg[2]_1 ),
        .I4(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABAB8AABA)) 
    \icmp_ln111_1_reg_3099[0]_i_8 
       (.I0(\max_count_4_reg_3026_reg_n_5_[0] ),
        .I1(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I2(count_35_reg_3032[0]),
        .I3(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I4(count_35_reg_3032[1]),
        .I5(\max_count_4_reg_3026_reg[3]_0 ),
        .O(max_count_5_fu_1994_p3__7[0]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \icmp_ln111_1_reg_3099[0]_i_9 
       (.I0(\max_count_4_reg_3026_reg_n_5_[1] ),
        .I1(\max_count_4_reg_3026_reg_n_5_[2] ),
        .I2(count_35_reg_3032[1]),
        .I3(\max_count_4_reg_3026_reg[3]_0 ),
        .O(max_count_5_fu_1994_p3__7[1]));
  FDRE \icmp_ln111_1_reg_3099_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_1_reg_3099[0]_i_2_n_5 ),
        .Q(icmp_ln111_1_reg_3099),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln111_20_reg_3202[0]_i_1 
       (.I0(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .I1(max_count_20_fu_2162_p3__7[2]),
        .I2(max_count_20_fu_2162_p3__7[3]),
        .I3(max_count_20_fu_2162_p3__7[0]),
        .I4(max_count_20_fu_2162_p3__7[1]),
        .I5(ap_ce_reg),
        .O(\icmp_ln111_20_reg_3202[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_20_reg_3202[0]_i_2 
       (.I0(\max_count_18_reg_3078_reg[2]_1 ),
        .I1(\max_count_18_reg_3078_reg[3]_0 ),
        .I2(\max_count_18_reg_3078_reg[2]_0 ),
        .O(max_count_20_fu_2162_p3__7[3]));
  FDRE \icmp_ln111_20_reg_3202_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln111_20_reg_3202[0]_i_1_n_5 ),
        .Q(\icmp_ln111_20_reg_3202_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_2_reg_3104[0]_i_1 
       (.I0(zext_ln84_7_reg_3016_reg[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_7_reg_3016_reg[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_7_reg_3016_reg[1]),
        .O(\icmp_ln111_2_reg_3104[0]_i_1_n_5 ));
  FDRE \icmp_ln111_2_reg_3104_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_2_reg_3104[0]_i_1_n_5 ),
        .Q(icmp_ln111_2_reg_3104),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_3_reg_3110[0]_i_1 
       (.I0(zext_ln84_9_reg_3021_reg[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_9_reg_3021_reg[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_9_reg_3021_reg[1]),
        .O(\icmp_ln111_3_reg_3110[0]_i_1_n_5 ));
  FDRE \icmp_ln111_3_reg_3110_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_3_reg_3110[0]_i_1_n_5 ),
        .Q(icmp_ln111_3_reg_3110),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \icmp_ln111_4_reg_3115[0]_i_1 
       (.I0(count_35_reg_3032[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(max_count_6_fu_2014_p3__7[1]),
        .I4(count_35_reg_3032[1]),
        .O(\icmp_ln111_4_reg_3115[0]_i_1_n_5 ));
  FDRE \icmp_ln111_4_reg_3115_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_4_reg_3115[0]_i_1_n_5 ),
        .Q(icmp_ln111_4_reg_3115),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1002)) 
    \icmp_ln111_5_reg_3121[0]_i_1 
       (.I0(max_count_6_fu_2014_p3__7[0]),
        .I1(max_count_6_fu_2014_p3__7[2]),
        .I2(max_count_6_fu_2014_p3__7[1]),
        .I3(icmp_ln90_28_reg_3037),
        .O(\icmp_ln111_5_reg_3121[0]_i_1_n_5 ));
  FDRE \icmp_ln111_5_reg_3121_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_5_reg_3121[0]_i_1_n_5 ),
        .Q(icmp_ln111_5_reg_3121),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln111_6_reg_3126[0]_i_1 
       (.I0(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .I1(max_count_6_fu_2014_p3__7[2]),
        .I2(max_count_6_fu_2014_p3__7[3]),
        .I3(max_count_6_fu_2014_p3__7[0]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(ap_ce_reg),
        .O(\icmp_ln111_6_reg_3126[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_6_reg_3126[0]_i_2 
       (.I0(\max_count_4_reg_3026_reg[2]_1 ),
        .I1(\max_count_4_reg_3026_reg[3]_0 ),
        .I2(\max_count_4_reg_3026_reg[2]_0 ),
        .O(max_count_6_fu_2014_p3__7[3]));
  FDRE \icmp_ln111_6_reg_3126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln111_6_reg_3126[0]_i_1_n_5 ),
        .Q(\icmp_ln111_6_reg_3126_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_7_reg_3132[0]_i_1 
       (.I0(zext_ln84_14_reg_2942_pp0_iter3_reg_reg[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_14_reg_2942_pp0_iter3_reg_reg[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_14_reg_2942_pp0_iter3_reg_reg[1]),
        .O(\icmp_ln111_7_reg_3132[0]_i_1_n_5 ));
  FDRE \icmp_ln111_7_reg_3132_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_7_reg_3132[0]_i_1_n_5 ),
        .Q(icmp_ln111_7_reg_3132),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_8_reg_3137[0]_i_2 
       (.I0(zext_ln84_16_reg_2952_pp0_iter3_reg_reg[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_16_reg_2952_pp0_iter3_reg_reg[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_16_reg_2952_pp0_iter3_reg_reg[1]),
        .O(\icmp_ln111_8_reg_3137[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0F0300000F030501)) 
    \icmp_ln111_8_reg_3137[0]_i_3 
       (.I0(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I1(max_count_12_fu_2068_p3__7[0]),
        .I2(max_count_12_fu_2068_p3__7[1]),
        .I3(icmp_ln90_56_reg_3063),
        .I4(\max_count_11_reg_3052_reg[2]_1 ),
        .I5(\max_count_11_reg_3052_reg[3]_0 ),
        .O(\max_count_11_reg_3052_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000004550004)) 
    \icmp_ln111_8_reg_3137[0]_i_4 
       (.I0(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I1(count_71_reg_3058[0]),
        .I2(\max_count_11_reg_3052_reg_n_5_[0] ),
        .I3(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I4(count_71_reg_3058[1]),
        .I5(\max_count_11_reg_3052_reg[3]_0 ),
        .O(\max_count_11_reg_3052_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    \icmp_ln111_8_reg_3137[0]_i_5 
       (.I0(icmp_ln90_56_reg_3063),
        .I1(count_71_reg_3058[0]),
        .I2(\max_count_11_reg_3052_reg_n_5_[0] ),
        .I3(\max_count_11_reg_3052_reg[2]_1 ),
        .I4(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln111_8_reg_3137[0]_i_6 
       (.I0(\max_count_11_reg_3052_reg[2]_1 ),
        .I1(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I2(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \icmp_ln111_8_reg_3137[0]_i_7 
       (.I0(icmp_ln90_56_reg_3063),
        .I1(count_71_reg_3058[1]),
        .I2(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I3(\max_count_11_reg_3052_reg[2]_1 ),
        .I4(\max_count_11_reg_3052_reg[2]_0 ),
        .O(max_count_13_fu_2088_p3__7[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABAB8AABA)) 
    \icmp_ln111_8_reg_3137[0]_i_8 
       (.I0(\max_count_11_reg_3052_reg_n_5_[0] ),
        .I1(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I2(count_71_reg_3058[0]),
        .I3(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I4(count_71_reg_3058[1]),
        .I5(\max_count_11_reg_3052_reg[3]_0 ),
        .O(max_count_12_fu_2068_p3__7[0]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \icmp_ln111_8_reg_3137[0]_i_9 
       (.I0(\max_count_11_reg_3052_reg_n_5_[1] ),
        .I1(\max_count_11_reg_3052_reg_n_5_[2] ),
        .I2(count_71_reg_3058[1]),
        .I3(\max_count_11_reg_3052_reg[3]_0 ),
        .O(max_count_12_fu_2068_p3__7[1]));
  FDRE \icmp_ln111_8_reg_3137_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_8_reg_3137[0]_i_2_n_5 ),
        .Q(icmp_ln111_8_reg_3137),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_9_reg_3142[0]_i_1 
       (.I0(zext_ln84_18_reg_3042_reg[0]),
        .I1(max_count_13_fu_2088_p3__7[0]),
        .I2(max_count_13_fu_2088_p3__7[2]),
        .I3(zext_ln84_18_reg_3042_reg[2]),
        .I4(max_count_13_fu_2088_p3__7[1]),
        .I5(zext_ln84_18_reg_3042_reg[1]),
        .O(\icmp_ln111_9_reg_3142[0]_i_1_n_5 ));
  FDRE \icmp_ln111_9_reg_3142_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_9_reg_3142[0]_i_1_n_5 ),
        .Q(icmp_ln111_9_reg_3142),
        .R(\icmp_ln111_8_reg_3137_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln111_reg_3094[0]_i_1 
       (.I0(zext_ln84_3_reg_2905_pp0_iter3_reg_reg[0]),
        .I1(max_count_6_fu_2014_p3__7[0]),
        .I2(max_count_6_fu_2014_p3__7[2]),
        .I3(zext_ln84_3_reg_2905_pp0_iter3_reg_reg[2]),
        .I4(max_count_6_fu_2014_p3__7[1]),
        .I5(zext_ln84_3_reg_2905_pp0_iter3_reg_reg[1]),
        .O(\icmp_ln111_reg_3094[0]_i_1_n_5 ));
  FDRE \icmp_ln111_reg_3094_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\icmp_ln111_reg_3094[0]_i_1_n_5 ),
        .Q(icmp_ln111_reg_3094),
        .R(\icmp_ln111_1_reg_3099_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_13_reg_2807[0]_i_1 
       (.I0(trunc_ln73_7_reg_2537[7]),
        .I1(trunc_ln73_1_reg_2475[7]),
        .I2(trunc_ln73_7_reg_2537[6]),
        .I3(trunc_ln73_1_reg_2475[6]),
        .I4(\icmp_ln90_13_reg_2807[0]_i_2_n_5 ),
        .I5(\icmp_ln90_13_reg_2807[0]_i_3_n_5 ),
        .O(icmp_ln90_13_fu_799_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_13_reg_2807[0]_i_2 
       (.I0(trunc_ln73_1_reg_2475[3]),
        .I1(trunc_ln73_7_reg_2537[3]),
        .I2(trunc_ln73_7_reg_2537[5]),
        .I3(trunc_ln73_1_reg_2475[5]),
        .I4(trunc_ln73_7_reg_2537[4]),
        .I5(trunc_ln73_1_reg_2475[4]),
        .O(\icmp_ln90_13_reg_2807[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_13_reg_2807[0]_i_3 
       (.I0(trunc_ln73_1_reg_2475[0]),
        .I1(trunc_ln73_7_reg_2537[0]),
        .I2(trunc_ln73_7_reg_2537[2]),
        .I3(trunc_ln73_1_reg_2475[2]),
        .I4(trunc_ln73_7_reg_2537[1]),
        .I5(trunc_ln73_1_reg_2475[1]),
        .O(\icmp_ln90_13_reg_2807[0]_i_3_n_5 ));
  FDRE \icmp_ln90_13_reg_2807_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_13_fu_799_p2),
        .Q(icmp_ln90_13_reg_2807),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_19_reg_2818[0]_i_1 
       (.I0(trunc_ln73_4_reg_2503[7]),
        .I1(trunc_ln73_3_reg_2493[7]),
        .I2(trunc_ln73_4_reg_2503[6]),
        .I3(trunc_ln73_3_reg_2493[6]),
        .I4(\icmp_ln90_19_reg_2818[0]_i_2_n_5 ),
        .I5(\icmp_ln90_19_reg_2818[0]_i_3_n_5 ),
        .O(icmp_ln90_19_fu_857_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_19_reg_2818[0]_i_2 
       (.I0(trunc_ln73_3_reg_2493[3]),
        .I1(trunc_ln73_4_reg_2503[3]),
        .I2(trunc_ln73_4_reg_2503[5]),
        .I3(trunc_ln73_3_reg_2493[5]),
        .I4(trunc_ln73_4_reg_2503[4]),
        .I5(trunc_ln73_3_reg_2493[4]),
        .O(\icmp_ln90_19_reg_2818[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_19_reg_2818[0]_i_3 
       (.I0(trunc_ln73_3_reg_2493[0]),
        .I1(trunc_ln73_4_reg_2503[0]),
        .I2(trunc_ln73_4_reg_2503[2]),
        .I3(trunc_ln73_3_reg_2493[2]),
        .I4(trunc_ln73_4_reg_2503[1]),
        .I5(trunc_ln73_3_reg_2493[1]),
        .O(\icmp_ln90_19_reg_2818[0]_i_3_n_5 ));
  FDRE \icmp_ln90_19_reg_2818_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_19_fu_857_p2),
        .Q(icmp_ln90_19_reg_2818),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_20_reg_2824[0]_i_1 
       (.I0(trunc_ln73_5_reg_2513[7]),
        .I1(trunc_ln73_3_reg_2493[7]),
        .I2(trunc_ln73_5_reg_2513[6]),
        .I3(trunc_ln73_3_reg_2493[6]),
        .I4(\icmp_ln90_20_reg_2824[0]_i_2_n_5 ),
        .I5(\icmp_ln90_20_reg_2824[0]_i_3_n_5 ),
        .O(icmp_ln90_20_fu_861_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_20_reg_2824[0]_i_2 
       (.I0(trunc_ln73_3_reg_2493[3]),
        .I1(trunc_ln73_5_reg_2513[3]),
        .I2(trunc_ln73_5_reg_2513[5]),
        .I3(trunc_ln73_3_reg_2493[5]),
        .I4(trunc_ln73_5_reg_2513[4]),
        .I5(trunc_ln73_3_reg_2493[4]),
        .O(\icmp_ln90_20_reg_2824[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_20_reg_2824[0]_i_3 
       (.I0(trunc_ln73_3_reg_2493[0]),
        .I1(trunc_ln73_5_reg_2513[0]),
        .I2(trunc_ln73_5_reg_2513[2]),
        .I3(trunc_ln73_3_reg_2493[2]),
        .I4(trunc_ln73_5_reg_2513[1]),
        .I5(trunc_ln73_3_reg_2493[1]),
        .O(\icmp_ln90_20_reg_2824[0]_i_3_n_5 ));
  FDRE \icmp_ln90_20_reg_2824_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_20_fu_861_p2),
        .Q(icmp_ln90_20_reg_2824),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \icmp_ln90_23_reg_2931[0]_i_1 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .I1(trunc_ln73_5_reg_2513_pp0_iter1_reg[6]),
        .I2(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter1_reg[7]),
        .I4(\icmp_ln90_23_reg_2931[0]_i_2_n_5 ),
        .I5(\icmp_ln90_23_reg_2931[0]_i_3_n_5 ),
        .O(icmp_ln90_23_fu_1305_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_23_reg_2931[0]_i_2 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter1_reg[0]),
        .I1(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .I2(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter1_reg[2]),
        .I4(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter1_reg[1]),
        .O(\icmp_ln90_23_reg_2931[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_23_reg_2931[0]_i_3 
       (.I0(trunc_ln73_5_reg_2513_pp0_iter1_reg[3]),
        .I1(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .I2(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .I3(trunc_ln73_5_reg_2513_pp0_iter1_reg[4]),
        .I4(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .I5(trunc_ln73_5_reg_2513_pp0_iter1_reg[5]),
        .O(\icmp_ln90_23_reg_2931[0]_i_3_n_5 ));
  FDRE \icmp_ln90_23_reg_2931_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_23_fu_1305_p2),
        .Q(icmp_ln90_23_reg_2931),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \icmp_ln90_24_reg_2937[0]_i_1 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .I1(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .I4(\icmp_ln90_24_reg_2937[0]_i_2_n_5 ),
        .I5(\icmp_ln90_24_reg_2937[0]_i_3_n_5 ),
        .O(icmp_ln90_24_fu_1309_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_24_reg_2937[0]_i_2 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .O(\icmp_ln90_24_reg_2937[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_24_reg_2937[0]_i_3 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .I2(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .I4(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .O(\icmp_ln90_24_reg_2937[0]_i_3_n_5 ));
  FDRE \icmp_ln90_24_reg_2937_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_24_fu_1309_p2),
        .Q(icmp_ln90_24_reg_2937),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_28_reg_3037[0]_i_1 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .I4(\icmp_ln90_28_reg_3037[0]_i_2_n_5 ),
        .I5(\icmp_ln90_28_reg_3037[0]_i_3_n_5 ),
        .O(icmp_ln90_28_fu_1744_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_28_reg_3037[0]_i_2 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .I5(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .O(\icmp_ln90_28_reg_3037[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_28_reg_3037[0]_i_3 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .I5(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .O(\icmp_ln90_28_reg_3037[0]_i_3_n_5 ));
  FDRE \icmp_ln90_28_reg_3037_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_28_fu_1744_p2),
        .Q(icmp_ln90_28_reg_3037),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_32_reg_2667[0]_i_1 
       (.I0(tmp_4_fu_316_p4[7]),
        .I1(tmp_s_fu_276_p4[7]),
        .I2(tmp_4_fu_316_p4[6]),
        .I3(tmp_s_fu_276_p4[6]),
        .I4(\icmp_ln90_32_reg_2667[0]_i_2_n_5 ),
        .I5(\icmp_ln90_32_reg_2667[0]_i_3_n_5 ),
        .O(icmp_ln90_32_fu_426_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_32_reg_2667[0]_i_2 
       (.I0(tmp_s_fu_276_p4[3]),
        .I1(tmp_4_fu_316_p4[3]),
        .I2(tmp_4_fu_316_p4[5]),
        .I3(tmp_s_fu_276_p4[5]),
        .I4(tmp_4_fu_316_p4[4]),
        .I5(tmp_s_fu_276_p4[4]),
        .O(\icmp_ln90_32_reg_2667[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_32_reg_2667[0]_i_3 
       (.I0(tmp_s_fu_276_p4[0]),
        .I1(tmp_4_fu_316_p4[0]),
        .I2(tmp_4_fu_316_p4[2]),
        .I3(tmp_s_fu_276_p4[2]),
        .I4(tmp_4_fu_316_p4[1]),
        .I5(tmp_s_fu_276_p4[1]),
        .O(\icmp_ln90_32_reg_2667[0]_i_3_n_5 ));
  FDRE \icmp_ln90_32_reg_2667_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_32_fu_426_p2),
        .Q(icmp_ln90_32_reg_2667),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_35_reg_2834[0]_i_1 
       (.I0(tmp_7_reg_2645[7]),
        .I1(tmp_s_reg_2575[7]),
        .I2(tmp_7_reg_2645[6]),
        .I3(tmp_s_reg_2575[6]),
        .I4(\icmp_ln90_35_reg_2834[0]_i_2_n_5 ),
        .I5(\icmp_ln90_35_reg_2834[0]_i_3_n_5 ),
        .O(icmp_ln90_35_fu_906_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_35_reg_2834[0]_i_2 
       (.I0(tmp_s_reg_2575[3]),
        .I1(tmp_7_reg_2645[3]),
        .I2(tmp_7_reg_2645[5]),
        .I3(tmp_s_reg_2575[5]),
        .I4(tmp_7_reg_2645[4]),
        .I5(tmp_s_reg_2575[4]),
        .O(\icmp_ln90_35_reg_2834[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_35_reg_2834[0]_i_3 
       (.I0(tmp_s_reg_2575[0]),
        .I1(tmp_7_reg_2645[0]),
        .I2(tmp_7_reg_2645[2]),
        .I3(tmp_s_reg_2575[2]),
        .I4(tmp_7_reg_2645[1]),
        .I5(tmp_s_reg_2575[1]),
        .O(\icmp_ln90_35_reg_2834[0]_i_3_n_5 ));
  FDRE \icmp_ln90_35_reg_2834_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_35_fu_906_p2),
        .Q(icmp_ln90_35_reg_2834),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_41_reg_2845[0]_i_1 
       (.I0(tmp_7_reg_2645[7]),
        .I1(tmp_1_reg_2583[7]),
        .I2(tmp_7_reg_2645[6]),
        .I3(tmp_1_reg_2583[6]),
        .I4(\icmp_ln90_41_reg_2845[0]_i_2_n_5 ),
        .I5(\icmp_ln90_41_reg_2845[0]_i_3_n_5 ),
        .O(icmp_ln90_41_fu_944_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_41_reg_2845[0]_i_2 
       (.I0(tmp_1_reg_2583[3]),
        .I1(tmp_7_reg_2645[3]),
        .I2(tmp_7_reg_2645[5]),
        .I3(tmp_1_reg_2583[5]),
        .I4(tmp_7_reg_2645[4]),
        .I5(tmp_1_reg_2583[4]),
        .O(\icmp_ln90_41_reg_2845[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_41_reg_2845[0]_i_3 
       (.I0(tmp_1_reg_2583[0]),
        .I1(tmp_7_reg_2645[0]),
        .I2(tmp_7_reg_2645[2]),
        .I3(tmp_1_reg_2583[2]),
        .I4(tmp_7_reg_2645[1]),
        .I5(tmp_1_reg_2583[1]),
        .O(\icmp_ln90_41_reg_2845[0]_i_3_n_5 ));
  FDRE \icmp_ln90_41_reg_2845_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_41_fu_944_p2),
        .Q(icmp_ln90_41_reg_2845),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_47_reg_2856[0]_i_1 
       (.I0(tmp_4_reg_2611[7]),
        .I1(tmp_3_reg_2601[7]),
        .I2(tmp_4_reg_2611[6]),
        .I3(tmp_3_reg_2601[6]),
        .I4(\icmp_ln90_47_reg_2856[0]_i_2_n_5 ),
        .I5(\icmp_ln90_47_reg_2856[0]_i_3_n_5 ),
        .O(icmp_ln90_47_fu_1002_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_47_reg_2856[0]_i_2 
       (.I0(tmp_3_reg_2601[3]),
        .I1(tmp_4_reg_2611[3]),
        .I2(tmp_4_reg_2611[5]),
        .I3(tmp_3_reg_2601[5]),
        .I4(tmp_4_reg_2611[4]),
        .I5(tmp_3_reg_2601[4]),
        .O(\icmp_ln90_47_reg_2856[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_47_reg_2856[0]_i_3 
       (.I0(tmp_3_reg_2601[0]),
        .I1(tmp_4_reg_2611[0]),
        .I2(tmp_4_reg_2611[2]),
        .I3(tmp_3_reg_2601[2]),
        .I4(tmp_4_reg_2611[1]),
        .I5(tmp_3_reg_2601[1]),
        .O(\icmp_ln90_47_reg_2856[0]_i_3_n_5 ));
  FDRE \icmp_ln90_47_reg_2856_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_47_fu_1002_p2),
        .Q(icmp_ln90_47_reg_2856),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_48_reg_2862[0]_i_1 
       (.I0(tmp_5_reg_2621[7]),
        .I1(tmp_3_reg_2601[7]),
        .I2(tmp_5_reg_2621[6]),
        .I3(tmp_3_reg_2601[6]),
        .I4(\icmp_ln90_48_reg_2862[0]_i_2_n_5 ),
        .I5(\icmp_ln90_48_reg_2862[0]_i_3_n_5 ),
        .O(icmp_ln90_48_fu_1006_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_48_reg_2862[0]_i_2 
       (.I0(tmp_3_reg_2601[3]),
        .I1(tmp_5_reg_2621[3]),
        .I2(tmp_5_reg_2621[5]),
        .I3(tmp_3_reg_2601[5]),
        .I4(tmp_5_reg_2621[4]),
        .I5(tmp_3_reg_2601[4]),
        .O(\icmp_ln90_48_reg_2862[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_48_reg_2862[0]_i_3 
       (.I0(tmp_3_reg_2601[0]),
        .I1(tmp_5_reg_2621[0]),
        .I2(tmp_5_reg_2621[2]),
        .I3(tmp_3_reg_2601[2]),
        .I4(tmp_5_reg_2621[1]),
        .I5(tmp_3_reg_2601[1]),
        .O(\icmp_ln90_48_reg_2862[0]_i_3_n_5 ));
  FDRE \icmp_ln90_48_reg_2862_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_48_fu_1006_p2),
        .Q(icmp_ln90_48_reg_2862),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_4_reg_2559[0]_i_1 
       (.I0(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .I1(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .I4(\icmp_ln90_4_reg_2559[0]_i_2_n_5 ),
        .I5(\icmp_ln90_4_reg_2559[0]_i_3_n_5 ),
        .O(icmp_ln90_4_fu_204_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_4_reg_2559[0]_i_2 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .O(\icmp_ln90_4_reg_2559[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_4_reg_2559[0]_i_3 
       (.I0(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .I1(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .I2(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .I3(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .I4(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .I5(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .O(\icmp_ln90_4_reg_2559[0]_i_3_n_5 ));
  FDRE \icmp_ln90_4_reg_2559_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_4_fu_204_p2),
        .Q(icmp_ln90_4_reg_2559),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \icmp_ln90_51_reg_2968[0]_i_1 
       (.I0(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .I1(tmp_5_reg_2621_pp0_iter1_reg[6]),
        .I2(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .I3(tmp_5_reg_2621_pp0_iter1_reg[7]),
        .I4(\icmp_ln90_51_reg_2968[0]_i_2_n_5 ),
        .I5(\icmp_ln90_51_reg_2968[0]_i_3_n_5 ),
        .O(icmp_ln90_51_fu_1463_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_51_reg_2968[0]_i_2 
       (.I0(tmp_5_reg_2621_pp0_iter1_reg[0]),
        .I1(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .I2(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .I3(tmp_5_reg_2621_pp0_iter1_reg[2]),
        .I4(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .I5(tmp_5_reg_2621_pp0_iter1_reg[1]),
        .O(\icmp_ln90_51_reg_2968[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_51_reg_2968[0]_i_3 
       (.I0(tmp_5_reg_2621_pp0_iter1_reg[3]),
        .I1(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .I2(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .I3(tmp_5_reg_2621_pp0_iter1_reg[4]),
        .I4(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .I5(tmp_5_reg_2621_pp0_iter1_reg[5]),
        .O(\icmp_ln90_51_reg_2968[0]_i_3_n_5 ));
  FDRE \icmp_ln90_51_reg_2968_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_51_fu_1463_p2),
        .Q(icmp_ln90_51_reg_2968),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \icmp_ln90_52_reg_2974[0]_i_1 
       (.I0(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .I1(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .I4(\icmp_ln90_52_reg_2974[0]_i_2_n_5 ),
        .I5(\icmp_ln90_52_reg_2974[0]_i_3_n_5 ),
        .O(icmp_ln90_52_fu_1467_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_52_reg_2974[0]_i_2 
       (.I0(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .I5(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .O(\icmp_ln90_52_reg_2974[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_52_reg_2974[0]_i_3 
       (.I0(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .I2(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .I3(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .I4(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .I5(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .O(\icmp_ln90_52_reg_2974[0]_i_3_n_5 ));
  FDRE \icmp_ln90_52_reg_2974_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_52_fu_1467_p2),
        .Q(icmp_ln90_52_reg_2974),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_56_reg_3063[0]_i_1 
       (.I0(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .I1(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I3(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .I4(\icmp_ln90_56_reg_3063[0]_i_2_n_5 ),
        .I5(\icmp_ln90_56_reg_3063[0]_i_3_n_5 ),
        .O(icmp_ln90_56_fu_1863_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_56_reg_3063[0]_i_2 
       (.I0(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .I3(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .I5(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .O(\icmp_ln90_56_reg_3063[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_56_reg_3063[0]_i_3 
       (.I0(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .I3(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .I5(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .O(\icmp_ln90_56_reg_3063[0]_i_3_n_5 ));
  FDRE \icmp_ln90_56_reg_3063_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_56_fu_1863_p2),
        .Q(icmp_ln90_56_reg_3063),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_60_reg_2775[0]_i_1 
       (.I0(tmp_13_fu_538_p4[7]),
        .I1(tmp_9_fu_498_p4[7]),
        .I2(tmp_13_fu_538_p4[6]),
        .I3(tmp_9_fu_498_p4[6]),
        .I4(\icmp_ln90_60_reg_2775[0]_i_2_n_5 ),
        .I5(\icmp_ln90_60_reg_2775[0]_i_3_n_5 ),
        .O(icmp_ln90_60_fu_648_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_60_reg_2775[0]_i_2 
       (.I0(tmp_9_fu_498_p4[3]),
        .I1(tmp_13_fu_538_p4[3]),
        .I2(tmp_13_fu_538_p4[5]),
        .I3(tmp_9_fu_498_p4[5]),
        .I4(tmp_13_fu_538_p4[4]),
        .I5(tmp_9_fu_498_p4[4]),
        .O(\icmp_ln90_60_reg_2775[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_60_reg_2775[0]_i_3 
       (.I0(tmp_9_fu_498_p4[0]),
        .I1(tmp_13_fu_538_p4[0]),
        .I2(tmp_13_fu_538_p4[2]),
        .I3(tmp_9_fu_498_p4[2]),
        .I4(tmp_13_fu_538_p4[1]),
        .I5(tmp_9_fu_498_p4[1]),
        .O(\icmp_ln90_60_reg_2775[0]_i_3_n_5 ));
  FDRE \icmp_ln90_60_reg_2775_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_60_fu_648_p2),
        .Q(icmp_ln90_60_reg_2775),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_63_reg_2872[0]_i_1 
       (.I0(tmp_16_reg_2753[7]),
        .I1(tmp_9_reg_2683[7]),
        .I2(tmp_16_reg_2753[6]),
        .I3(tmp_9_reg_2683[6]),
        .I4(\icmp_ln90_63_reg_2872[0]_i_2_n_5 ),
        .I5(\icmp_ln90_63_reg_2872[0]_i_3_n_5 ),
        .O(icmp_ln90_63_fu_1051_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_63_reg_2872[0]_i_2 
       (.I0(tmp_9_reg_2683[3]),
        .I1(tmp_16_reg_2753[3]),
        .I2(tmp_16_reg_2753[5]),
        .I3(tmp_9_reg_2683[5]),
        .I4(tmp_16_reg_2753[4]),
        .I5(tmp_9_reg_2683[4]),
        .O(\icmp_ln90_63_reg_2872[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_63_reg_2872[0]_i_3 
       (.I0(tmp_9_reg_2683[0]),
        .I1(tmp_16_reg_2753[0]),
        .I2(tmp_16_reg_2753[2]),
        .I3(tmp_9_reg_2683[2]),
        .I4(tmp_16_reg_2753[1]),
        .I5(tmp_9_reg_2683[1]),
        .O(\icmp_ln90_63_reg_2872[0]_i_3_n_5 ));
  FDRE \icmp_ln90_63_reg_2872_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_63_fu_1051_p2),
        .Q(icmp_ln90_63_reg_2872),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_69_reg_2883[0]_i_1 
       (.I0(tmp_16_reg_2753[7]),
        .I1(tmp_10_reg_2691[7]),
        .I2(tmp_16_reg_2753[6]),
        .I3(tmp_10_reg_2691[6]),
        .I4(\icmp_ln90_69_reg_2883[0]_i_2_n_5 ),
        .I5(\icmp_ln90_69_reg_2883[0]_i_3_n_5 ),
        .O(icmp_ln90_69_fu_1089_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_69_reg_2883[0]_i_2 
       (.I0(tmp_10_reg_2691[3]),
        .I1(tmp_16_reg_2753[3]),
        .I2(tmp_16_reg_2753[5]),
        .I3(tmp_10_reg_2691[5]),
        .I4(tmp_16_reg_2753[4]),
        .I5(tmp_10_reg_2691[4]),
        .O(\icmp_ln90_69_reg_2883[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_69_reg_2883[0]_i_3 
       (.I0(tmp_10_reg_2691[0]),
        .I1(tmp_16_reg_2753[0]),
        .I2(tmp_16_reg_2753[2]),
        .I3(tmp_10_reg_2691[2]),
        .I4(tmp_16_reg_2753[1]),
        .I5(tmp_10_reg_2691[1]),
        .O(\icmp_ln90_69_reg_2883[0]_i_3_n_5 ));
  FDRE \icmp_ln90_69_reg_2883_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_69_fu_1089_p2),
        .Q(icmp_ln90_69_reg_2883),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_75_reg_2894[0]_i_1 
       (.I0(tmp_13_reg_2719[7]),
        .I1(tmp_12_reg_2709[7]),
        .I2(tmp_13_reg_2719[6]),
        .I3(tmp_12_reg_2709[6]),
        .I4(\icmp_ln90_75_reg_2894[0]_i_2_n_5 ),
        .I5(\icmp_ln90_75_reg_2894[0]_i_3_n_5 ),
        .O(icmp_ln90_75_fu_1147_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_75_reg_2894[0]_i_2 
       (.I0(tmp_12_reg_2709[3]),
        .I1(tmp_13_reg_2719[3]),
        .I2(tmp_13_reg_2719[5]),
        .I3(tmp_12_reg_2709[5]),
        .I4(tmp_13_reg_2719[4]),
        .I5(tmp_12_reg_2709[4]),
        .O(\icmp_ln90_75_reg_2894[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_75_reg_2894[0]_i_3 
       (.I0(tmp_12_reg_2709[0]),
        .I1(tmp_13_reg_2719[0]),
        .I2(tmp_13_reg_2719[2]),
        .I3(tmp_12_reg_2709[2]),
        .I4(tmp_13_reg_2719[1]),
        .I5(tmp_12_reg_2709[1]),
        .O(\icmp_ln90_75_reg_2894[0]_i_3_n_5 ));
  FDRE \icmp_ln90_75_reg_2894_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_75_fu_1147_p2),
        .Q(icmp_ln90_75_reg_2894),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_76_reg_2900[0]_i_1 
       (.I0(tmp_14_reg_2729[7]),
        .I1(tmp_12_reg_2709[7]),
        .I2(tmp_14_reg_2729[6]),
        .I3(tmp_12_reg_2709[6]),
        .I4(\icmp_ln90_76_reg_2900[0]_i_2_n_5 ),
        .I5(\icmp_ln90_76_reg_2900[0]_i_3_n_5 ),
        .O(icmp_ln90_76_fu_1151_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_76_reg_2900[0]_i_2 
       (.I0(tmp_12_reg_2709[3]),
        .I1(tmp_14_reg_2729[3]),
        .I2(tmp_14_reg_2729[5]),
        .I3(tmp_12_reg_2709[5]),
        .I4(tmp_14_reg_2729[4]),
        .I5(tmp_12_reg_2709[4]),
        .O(\icmp_ln90_76_reg_2900[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_76_reg_2900[0]_i_3 
       (.I0(tmp_12_reg_2709[0]),
        .I1(tmp_14_reg_2729[0]),
        .I2(tmp_14_reg_2729[2]),
        .I3(tmp_12_reg_2709[2]),
        .I4(tmp_14_reg_2729[1]),
        .I5(tmp_12_reg_2709[1]),
        .O(\icmp_ln90_76_reg_2900[0]_i_3_n_5 ));
  FDRE \icmp_ln90_76_reg_2900_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_76_fu_1151_p2),
        .Q(icmp_ln90_76_reg_2900),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \icmp_ln90_79_reg_3005[0]_i_1 
       (.I0(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .I1(tmp_14_reg_2729_pp0_iter1_reg[6]),
        .I2(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .I3(tmp_14_reg_2729_pp0_iter1_reg[7]),
        .I4(\icmp_ln90_79_reg_3005[0]_i_2_n_5 ),
        .I5(\icmp_ln90_79_reg_3005[0]_i_3_n_5 ),
        .O(icmp_ln90_79_fu_1621_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_79_reg_3005[0]_i_2 
       (.I0(tmp_14_reg_2729_pp0_iter1_reg[0]),
        .I1(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .I2(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .I3(tmp_14_reg_2729_pp0_iter1_reg[2]),
        .I4(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .I5(tmp_14_reg_2729_pp0_iter1_reg[1]),
        .O(\icmp_ln90_79_reg_3005[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_79_reg_3005[0]_i_3 
       (.I0(tmp_14_reg_2729_pp0_iter1_reg[3]),
        .I1(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .I2(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .I3(tmp_14_reg_2729_pp0_iter1_reg[4]),
        .I4(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .I5(tmp_14_reg_2729_pp0_iter1_reg[5]),
        .O(\icmp_ln90_79_reg_3005[0]_i_3_n_5 ));
  FDRE \icmp_ln90_79_reg_3005_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_79_fu_1621_p2),
        .Q(icmp_ln90_79_reg_3005),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_7_reg_2796[0]_i_1 
       (.I0(trunc_ln73_7_reg_2537[7]),
        .I1(trunc_ln73_reg_2467[7]),
        .I2(trunc_ln73_7_reg_2537[6]),
        .I3(trunc_ln73_reg_2467[6]),
        .I4(\icmp_ln90_7_reg_2796[0]_i_2_n_5 ),
        .I5(\icmp_ln90_7_reg_2796[0]_i_3_n_5 ),
        .O(icmp_ln90_7_fu_761_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_7_reg_2796[0]_i_2 
       (.I0(trunc_ln73_reg_2467[3]),
        .I1(trunc_ln73_7_reg_2537[3]),
        .I2(trunc_ln73_7_reg_2537[5]),
        .I3(trunc_ln73_reg_2467[5]),
        .I4(trunc_ln73_7_reg_2537[4]),
        .I5(trunc_ln73_reg_2467[4]),
        .O(\icmp_ln90_7_reg_2796[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_7_reg_2796[0]_i_3 
       (.I0(trunc_ln73_reg_2467[0]),
        .I1(trunc_ln73_7_reg_2537[0]),
        .I2(trunc_ln73_7_reg_2537[2]),
        .I3(trunc_ln73_reg_2467[2]),
        .I4(trunc_ln73_7_reg_2537[1]),
        .I5(trunc_ln73_reg_2467[1]),
        .O(\icmp_ln90_7_reg_2796[0]_i_3_n_5 ));
  FDRE \icmp_ln90_7_reg_2796_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_7_fu_761_p2),
        .Q(icmp_ln90_7_reg_2796),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \icmp_ln90_80_reg_3011[0]_i_1 
       (.I0(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .I1(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .I4(\icmp_ln90_80_reg_3011[0]_i_2_n_5 ),
        .I5(\icmp_ln90_80_reg_3011[0]_i_3_n_5 ),
        .O(icmp_ln90_80_fu_1625_p2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_80_reg_3011[0]_i_2 
       (.I0(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .I5(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .O(\icmp_ln90_80_reg_3011[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \icmp_ln90_80_reg_3011[0]_i_3 
       (.I0(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .I2(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .I3(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .I4(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .I5(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .O(\icmp_ln90_80_reg_3011[0]_i_3_n_5 ));
  FDRE \icmp_ln90_80_reg_3011_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_80_fu_1625_p2),
        .Q(icmp_ln90_80_reg_3011),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \icmp_ln90_84_reg_3089[0]_i_1 
       (.I0(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .I1(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I3(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .I4(\icmp_ln90_84_reg_3089[0]_i_2_n_5 ),
        .I5(\icmp_ln90_84_reg_3089[0]_i_3_n_5 ),
        .O(icmp_ln90_84_fu_1982_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_84_reg_3089[0]_i_2 
       (.I0(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .I3(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .I5(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .O(\icmp_ln90_84_reg_3089[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln90_84_reg_3089[0]_i_3 
       (.I0(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .I3(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .I5(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .O(\icmp_ln90_84_reg_3089[0]_i_3_n_5 ));
  FDRE \icmp_ln90_84_reg_3089_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln90_84_fu_1982_p2),
        .Q(icmp_ln90_84_reg_3089),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2B20020)) 
    \icmp_ln92_13_reg_2995[0]_i_1 
       (.I0(\icmp_ln92_13_reg_2995[0]_i_2_n_5 ),
        .I1(count_79_reg_2867[2]),
        .I2(\icmp_ln92_13_reg_2995[0]_i_3_n_5 ),
        .I3(count_89_fu_1492_p3[2]),
        .I4(count_96_fu_1542_p3[2]),
        .O(icmp_ln92_13_fu_1554_p2));
  LUT6 #(
    .INIT(64'h002900402B6BD4FD)) 
    \icmp_ln92_13_reg_2995[0]_i_2 
       (.I0(\zext_ln84_27_reg_2989[2]_i_3_n_5 ),
        .I1(\zext_ln84_27_reg_2989[2]_i_2_n_5 ),
        .I2(\count_93_reg_2888_reg_n_5_[0] ),
        .I3(max_count_15_fu_1508_p3[0]),
        .I4(\count_93_reg_2888_reg_n_5_[1] ),
        .I5(max_count_15_fu_1508_p3[1]),
        .O(\icmp_ln92_13_reg_2995[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln92_13_reg_2995[0]_i_3 
       (.I0(count_79_reg_2867[1]),
        .I1(count_79_reg_2867[0]),
        .I2(icmp_ln90_63_reg_2872),
        .O(\icmp_ln92_13_reg_2995[0]_i_3_n_5 ));
  FDRE \icmp_ln92_13_reg_2995_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln92_13_fu_1554_p2),
        .Q(icmp_ln92_13_reg_2995),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2B20020)) 
    \icmp_ln92_1_reg_2921[0]_i_1 
       (.I0(\icmp_ln92_1_reg_2921[0]_i_2_n_5 ),
        .I1(count_7_reg_2791[2]),
        .I2(\icmp_ln92_1_reg_2921[0]_i_3_n_5 ),
        .I3(count_17_fu_1176_p3[2]),
        .I4(count_24_fu_1226_p3[2]),
        .O(icmp_ln92_1_fu_1238_p2));
  LUT6 #(
    .INIT(64'h002900402B6BD4FD)) 
    \icmp_ln92_1_reg_2921[0]_i_2 
       (.I0(\zext_ln84_5_reg_2915[2]_i_3_n_5 ),
        .I1(\zext_ln84_5_reg_2915[2]_i_2_n_5 ),
        .I2(\count_21_reg_2812_reg_n_5_[0] ),
        .I3(max_count_1_fu_1192_p3[0]),
        .I4(\count_21_reg_2812_reg_n_5_[1] ),
        .I5(max_count_1_fu_1192_p3[1]),
        .O(\icmp_ln92_1_reg_2921[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln92_1_reg_2921[0]_i_3 
       (.I0(count_7_reg_2791[1]),
        .I1(count_7_reg_2791[0]),
        .I2(icmp_ln90_7_reg_2796),
        .O(\icmp_ln92_1_reg_2921[0]_i_3_n_5 ));
  FDRE \icmp_ln92_1_reg_2921_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln92_1_fu_1238_p2),
        .Q(icmp_ln92_1_reg_2921),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2B20020)) 
    \icmp_ln92_7_reg_2958[0]_i_1 
       (.I0(\icmp_ln92_7_reg_2958[0]_i_2_n_5 ),
        .I1(count_43_reg_2829[2]),
        .I2(\icmp_ln92_7_reg_2958[0]_i_3_n_5 ),
        .I3(count_53_fu_1334_p3[2]),
        .I4(count_60_fu_1384_p3[2]),
        .O(icmp_ln92_7_fu_1396_p2));
  LUT6 #(
    .INIT(64'h002900402B6BD4FD)) 
    \icmp_ln92_7_reg_2958[0]_i_2 
       (.I0(\zext_ln84_16_reg_2952[2]_i_3_n_5 ),
        .I1(\zext_ln84_16_reg_2952[2]_i_2_n_5 ),
        .I2(\count_57_reg_2850_reg_n_5_[0] ),
        .I3(max_count_8_fu_1350_p3[0]),
        .I4(\count_57_reg_2850_reg_n_5_[1] ),
        .I5(max_count_8_fu_1350_p3[1]),
        .O(\icmp_ln92_7_reg_2958[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln92_7_reg_2958[0]_i_3 
       (.I0(count_43_reg_2829[1]),
        .I1(count_43_reg_2829[0]),
        .I2(icmp_ln90_35_reg_2834),
        .O(\icmp_ln92_7_reg_2958[0]_i_3_n_5 ));
  FDRE \icmp_ln92_7_reg_2958_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(icmp_ln92_7_fu_1396_p2),
        .Q(icmp_ln92_7_reg_2958),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCCACAACCAC)) 
    \max_count_11_reg_3052[0]_i_1 
       (.I0(count_69_fu_1805_p3[0]),
        .I1(max_count_10_fu_1762_p3__9[0]),
        .I2(count_69_fu_1805_p3[2]),
        .I3(max_count_10_fu_1762_p3__9[2]),
        .I4(\max_count_11_reg_3052[0]_i_3_n_5 ),
        .I5(max_count_10_fu_1762_p3__9[3]),
        .O(max_count_11_fu_1823_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \max_count_11_reg_3052[0]_i_2 
       (.I0(count_65_reg_2963[0]),
        .I1(zext_ln84_16_reg_2952[0]),
        .I2(icmp_ln92_7_reg_2958),
        .I3(max_count_8_reg_2947[0]),
        .I4(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .O(max_count_10_fu_1762_p3__9[0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \max_count_11_reg_3052[0]_i_3 
       (.I0(count_69_fu_1805_p3[0]),
        .I1(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .I2(max_count_9_fu_1748_p3__4[0]),
        .I3(count_65_reg_2963[0]),
        .I4(max_count_10_fu_1762_p3__9[1]),
        .I5(count_69_fu_1805_p3[1]),
        .O(\max_count_11_reg_3052[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_11_reg_3052[0]_i_4 
       (.I0(zext_ln84_16_reg_2952[0]),
        .I1(icmp_ln92_7_reg_2958),
        .I2(max_count_8_reg_2947[0]),
        .O(max_count_9_fu_1748_p3__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_11_reg_3052[1]_i_1 
       (.I0(max_count_10_fu_1762_p3__9[1]),
        .I1(count_69_fu_1805_p3[2]),
        .I2(max_count_10_fu_1762_p3__9[2]),
        .I3(count_69_fu_1805_p3[1]),
        .I4(max_count_10_fu_1762_p3__9[3]),
        .O(max_count_11_fu_1823_p3[1]));
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_11_reg_3052[1]_i_2 
       (.I0(max_count_9_fu_1748_p3__4[1]),
        .I1(count_65_reg_2963[2]),
        .I2(max_count_9_fu_1748_p3__4[2]),
        .I3(count_65_reg_2963[1]),
        .I4(\max_count_11_reg_3052[1]_i_5_n_5 ),
        .O(max_count_10_fu_1762_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_11_reg_3052[1]_i_3 
       (.I0(zext_ln84_16_reg_2952[1]),
        .I1(icmp_ln92_7_reg_2958),
        .I2(max_count_8_reg_2947[1]),
        .O(max_count_9_fu_1748_p3__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_11_reg_3052[1]_i_4 
       (.I0(zext_ln84_16_reg_2952[2]),
        .I1(icmp_ln92_7_reg_2958),
        .I2(max_count_8_reg_2947[2]),
        .O(max_count_9_fu_1748_p3__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \max_count_11_reg_3052[1]_i_5 
       (.I0(max_count_8_reg_2947[3]),
        .I1(icmp_ln92_7_reg_2958),
        .O(\max_count_11_reg_3052[1]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \max_count_11_reg_3052[2]_i_1 
       (.I0(max_count_10_fu_1762_p3__9[2]),
        .I1(count_69_fu_1805_p3[2]),
        .I2(max_count_10_fu_1762_p3__9[3]),
        .O(max_count_11_fu_1823_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \max_count_11_reg_3052[2]_i_2 
       (.I0(count_65_reg_2963[2]),
        .I1(zext_ln84_16_reg_2952[2]),
        .I2(icmp_ln92_7_reg_2958),
        .I3(max_count_8_reg_2947[2]),
        .I4(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .O(max_count_10_fu_1762_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \max_count_11_reg_3052[2]_i_3 
       (.I0(icmp_ln92_7_reg_2958),
        .I1(max_count_8_reg_2947[3]),
        .I2(\max_count_11_reg_3052[2]_i_4_n_5 ),
        .O(max_count_10_fu_1762_p3__9[3]));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \max_count_11_reg_3052[2]_i_4 
       (.I0(count_65_reg_2963[2]),
        .I1(max_count_9_fu_1748_p3__4[2]),
        .I2(count_65_reg_2963[1]),
        .I3(max_count_9_fu_1748_p3__4[1]),
        .I4(\max_count_11_reg_3052[2]_i_5_n_5 ),
        .I5(\max_count_11_reg_3052[1]_i_5_n_5 ),
        .O(\max_count_11_reg_3052[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \max_count_11_reg_3052[2]_i_5 
       (.I0(count_65_reg_2963[0]),
        .I1(max_count_8_reg_2947[0]),
        .I2(icmp_ln92_7_reg_2958),
        .I3(zext_ln84_16_reg_2952[0]),
        .O(\max_count_11_reg_3052[2]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \max_count_11_reg_3052[3]_i_1 
       (.I0(\max_count_11_reg_3052_reg[3]_0 ),
        .I1(ap_ce_reg),
        .I2(max_count_10_fu_1762_p3__9[3]),
        .O(\max_count_11_reg_3052[3]_i_1_n_5 ));
  FDRE \max_count_11_reg_3052_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_11_fu_1823_p3[0]),
        .Q(\max_count_11_reg_3052_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \max_count_11_reg_3052_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_11_fu_1823_p3[1]),
        .Q(\max_count_11_reg_3052_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \max_count_11_reg_3052_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_11_fu_1823_p3[2]),
        .Q(\max_count_11_reg_3052_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \max_count_11_reg_3052_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\max_count_11_reg_3052[3]_i_1_n_5 ),
        .Q(\max_count_11_reg_3052_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFABBF8000A880)) 
    \max_count_15_reg_2984[0]_i_1 
       (.I0(count_89_fu_1492_p3[0]),
        .I1(\max_count_15_reg_2984[1]_i_3_n_5 ),
        .I2(count_89_fu_1492_p3[2]),
        .I3(\icmp_ln92_13_reg_2995[0]_i_3_n_5 ),
        .I4(count_79_reg_2867[2]),
        .I5(\max_count_15_reg_2984[0]_i_2_n_5 ),
        .O(max_count_15_fu_1508_p3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \max_count_15_reg_2984[0]_i_2 
       (.I0(icmp_ln90_63_reg_2872),
        .I1(count_79_reg_2867[0]),
        .O(\max_count_15_reg_2984[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h007F7F4040575754)) 
    \max_count_15_reg_2984[1]_i_1 
       (.I0(\max_count_15_reg_2984[1]_i_2_n_5 ),
        .I1(\max_count_15_reg_2984[1]_i_3_n_5 ),
        .I2(count_89_fu_1492_p3[2]),
        .I3(count_79_reg_2867[1]),
        .I4(\max_count_15_reg_2984[1]_i_4_n_5 ),
        .I5(count_79_reg_2867[2]),
        .O(max_count_15_fu_1508_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \max_count_15_reg_2984[1]_i_2 
       (.I0(count_88_reg_2877[1]),
        .I1(count_88_reg_2877[0]),
        .I2(icmp_ln90_69_reg_2883),
        .O(\max_count_15_reg_2984[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7E0000606078787E)) 
    \max_count_15_reg_2984[1]_i_3 
       (.I0(icmp_ln90_69_reg_2883),
        .I1(count_88_reg_2877[0]),
        .I2(count_88_reg_2877[1]),
        .I3(icmp_ln90_63_reg_2872),
        .I4(count_79_reg_2867[0]),
        .I5(count_79_reg_2867[1]),
        .O(\max_count_15_reg_2984[1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \max_count_15_reg_2984[1]_i_4 
       (.I0(icmp_ln90_63_reg_2872),
        .I1(count_79_reg_2867[0]),
        .O(\max_count_15_reg_2984[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h3FFFEAAA)) 
    \max_count_15_reg_2984[2]_i_1 
       (.I0(count_89_fu_1492_p3[2]),
        .I1(icmp_ln90_63_reg_2872),
        .I2(count_79_reg_2867[0]),
        .I3(count_79_reg_2867[1]),
        .I4(count_79_reg_2867[2]),
        .O(max_count_15_fu_1508_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \max_count_15_reg_2984[3]_i_1 
       (.I0(count_79_reg_2867[2]),
        .I1(icmp_ln90_63_reg_2872),
        .I2(count_79_reg_2867[0]),
        .I3(count_79_reg_2867[1]),
        .O(max_count_15_fu_1508_p3[3]));
  FDRE \max_count_15_reg_2984_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[0]),
        .Q(max_count_15_reg_2984[0]),
        .R(1'b0));
  FDRE \max_count_15_reg_2984_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[1]),
        .Q(max_count_15_reg_2984[1]),
        .R(1'b0));
  FDRE \max_count_15_reg_2984_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[2]),
        .Q(max_count_15_reg_2984[2]),
        .R(1'b0));
  FDRE \max_count_15_reg_2984_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_15_fu_1508_p3[3]),
        .Q(max_count_15_reg_2984[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCCACAACCAC)) 
    \max_count_18_reg_3078[0]_i_1 
       (.I0(count_105_fu_1924_p3[0]),
        .I1(max_count_17_fu_1881_p3__9[0]),
        .I2(count_105_fu_1924_p3[2]),
        .I3(max_count_17_fu_1881_p3__9[2]),
        .I4(\max_count_18_reg_3078[0]_i_3_n_5 ),
        .I5(max_count_17_fu_1881_p3__9[3]),
        .O(max_count_18_fu_1942_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \max_count_18_reg_3078[0]_i_2 
       (.I0(count_101_reg_3000[0]),
        .I1(zext_ln84_27_reg_2989[0]),
        .I2(icmp_ln92_13_reg_2995),
        .I3(max_count_15_reg_2984[0]),
        .I4(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .O(max_count_17_fu_1881_p3__9[0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \max_count_18_reg_3078[0]_i_3 
       (.I0(count_105_fu_1924_p3[0]),
        .I1(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .I2(max_count_16_fu_1867_p3__4[0]),
        .I3(count_101_reg_3000[0]),
        .I4(max_count_17_fu_1881_p3__9[1]),
        .I5(count_105_fu_1924_p3[1]),
        .O(\max_count_18_reg_3078[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_18_reg_3078[0]_i_4 
       (.I0(zext_ln84_27_reg_2989[0]),
        .I1(icmp_ln92_13_reg_2995),
        .I2(max_count_15_reg_2984[0]),
        .O(max_count_16_fu_1867_p3__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_18_reg_3078[1]_i_1 
       (.I0(max_count_17_fu_1881_p3__9[1]),
        .I1(count_105_fu_1924_p3[2]),
        .I2(max_count_17_fu_1881_p3__9[2]),
        .I3(count_105_fu_1924_p3[1]),
        .I4(max_count_17_fu_1881_p3__9[3]),
        .O(max_count_18_fu_1942_p3[1]));
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_18_reg_3078[1]_i_2 
       (.I0(max_count_16_fu_1867_p3__4[1]),
        .I1(count_101_reg_3000[2]),
        .I2(max_count_16_fu_1867_p3__4[2]),
        .I3(count_101_reg_3000[1]),
        .I4(\max_count_18_reg_3078[1]_i_5_n_5 ),
        .O(max_count_17_fu_1881_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_18_reg_3078[1]_i_3 
       (.I0(zext_ln84_27_reg_2989[1]),
        .I1(icmp_ln92_13_reg_2995),
        .I2(max_count_15_reg_2984[1]),
        .O(max_count_16_fu_1867_p3__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_18_reg_3078[1]_i_4 
       (.I0(zext_ln84_27_reg_2989[2]),
        .I1(icmp_ln92_13_reg_2995),
        .I2(max_count_15_reg_2984[2]),
        .O(max_count_16_fu_1867_p3__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \max_count_18_reg_3078[1]_i_5 
       (.I0(max_count_15_reg_2984[3]),
        .I1(icmp_ln92_13_reg_2995),
        .O(\max_count_18_reg_3078[1]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \max_count_18_reg_3078[2]_i_1 
       (.I0(max_count_17_fu_1881_p3__9[2]),
        .I1(count_105_fu_1924_p3[2]),
        .I2(max_count_17_fu_1881_p3__9[3]),
        .O(max_count_18_fu_1942_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \max_count_18_reg_3078[2]_i_2 
       (.I0(count_101_reg_3000[2]),
        .I1(zext_ln84_27_reg_2989[2]),
        .I2(icmp_ln92_13_reg_2995),
        .I3(max_count_15_reg_2984[2]),
        .I4(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .O(max_count_17_fu_1881_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \max_count_18_reg_3078[2]_i_3 
       (.I0(icmp_ln92_13_reg_2995),
        .I1(max_count_15_reg_2984[3]),
        .I2(\max_count_18_reg_3078[2]_i_4_n_5 ),
        .O(max_count_17_fu_1881_p3__9[3]));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \max_count_18_reg_3078[2]_i_4 
       (.I0(count_101_reg_3000[2]),
        .I1(max_count_16_fu_1867_p3__4[2]),
        .I2(count_101_reg_3000[1]),
        .I3(max_count_16_fu_1867_p3__4[1]),
        .I4(\max_count_18_reg_3078[2]_i_5_n_5 ),
        .I5(\max_count_18_reg_3078[1]_i_5_n_5 ),
        .O(\max_count_18_reg_3078[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \max_count_18_reg_3078[2]_i_5 
       (.I0(count_101_reg_3000[0]),
        .I1(max_count_15_reg_2984[0]),
        .I2(icmp_ln92_13_reg_2995),
        .I3(zext_ln84_27_reg_2989[0]),
        .O(\max_count_18_reg_3078[2]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \max_count_18_reg_3078[3]_i_1 
       (.I0(\max_count_18_reg_3078_reg[3]_0 ),
        .I1(ap_ce_reg),
        .I2(max_count_17_fu_1881_p3__9[3]),
        .O(\max_count_18_reg_3078[3]_i_1_n_5 ));
  FDRE \max_count_18_reg_3078_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_18_fu_1942_p3[0]),
        .Q(\max_count_18_reg_3078_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \max_count_18_reg_3078_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_18_fu_1942_p3[1]),
        .Q(\max_count_18_reg_3078_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \max_count_18_reg_3078_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_18_fu_1942_p3[2]),
        .Q(\max_count_18_reg_3078_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \max_count_18_reg_3078_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\max_count_18_reg_3078[3]_i_1_n_5 ),
        .Q(\max_count_18_reg_3078_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFABBF8000A880)) 
    \max_count_1_reg_2910[0]_i_1 
       (.I0(count_17_fu_1176_p3[0]),
        .I1(\max_count_1_reg_2910[1]_i_3_n_5 ),
        .I2(count_17_fu_1176_p3[2]),
        .I3(\icmp_ln92_1_reg_2921[0]_i_3_n_5 ),
        .I4(count_7_reg_2791[2]),
        .I5(\max_count_1_reg_2910[0]_i_2_n_5 ),
        .O(max_count_1_fu_1192_p3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \max_count_1_reg_2910[0]_i_2 
       (.I0(icmp_ln90_7_reg_2796),
        .I1(count_7_reg_2791[0]),
        .O(\max_count_1_reg_2910[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h007F7F4040575754)) 
    \max_count_1_reg_2910[1]_i_1 
       (.I0(\max_count_1_reg_2910[1]_i_2_n_5 ),
        .I1(\max_count_1_reg_2910[1]_i_3_n_5 ),
        .I2(count_17_fu_1176_p3[2]),
        .I3(count_7_reg_2791[1]),
        .I4(\max_count_1_reg_2910[1]_i_4_n_5 ),
        .I5(count_7_reg_2791[2]),
        .O(max_count_1_fu_1192_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \max_count_1_reg_2910[1]_i_2 
       (.I0(count_16_reg_2801[1]),
        .I1(count_16_reg_2801[0]),
        .I2(icmp_ln90_13_reg_2807),
        .O(\max_count_1_reg_2910[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7E0000606078787E)) 
    \max_count_1_reg_2910[1]_i_3 
       (.I0(icmp_ln90_13_reg_2807),
        .I1(count_16_reg_2801[0]),
        .I2(count_16_reg_2801[1]),
        .I3(icmp_ln90_7_reg_2796),
        .I4(count_7_reg_2791[0]),
        .I5(count_7_reg_2791[1]),
        .O(\max_count_1_reg_2910[1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \max_count_1_reg_2910[1]_i_4 
       (.I0(icmp_ln90_7_reg_2796),
        .I1(count_7_reg_2791[0]),
        .O(\max_count_1_reg_2910[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h3FFFEAAA)) 
    \max_count_1_reg_2910[2]_i_1 
       (.I0(count_17_fu_1176_p3[2]),
        .I1(icmp_ln90_7_reg_2796),
        .I2(count_7_reg_2791[0]),
        .I3(count_7_reg_2791[1]),
        .I4(count_7_reg_2791[2]),
        .O(max_count_1_fu_1192_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \max_count_1_reg_2910[3]_i_1 
       (.I0(count_7_reg_2791[2]),
        .I1(icmp_ln90_7_reg_2796),
        .I2(count_7_reg_2791[0]),
        .I3(count_7_reg_2791[1]),
        .O(max_count_1_fu_1192_p3[3]));
  FDRE \max_count_1_reg_2910_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[0]),
        .Q(max_count_1_reg_2910[0]),
        .R(1'b0));
  FDRE \max_count_1_reg_2910_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[1]),
        .Q(max_count_1_reg_2910[1]),
        .R(1'b0));
  FDRE \max_count_1_reg_2910_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[2]),
        .Q(max_count_1_reg_2910[2]),
        .R(1'b0));
  FDRE \max_count_1_reg_2910_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_1_fu_1192_p3[3]),
        .Q(max_count_1_reg_2910[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCCACAACCAC)) 
    \max_count_4_reg_3026[0]_i_1 
       (.I0(count_33_fu_1686_p3[0]),
        .I1(max_count_3_fu_1643_p3__9[0]),
        .I2(count_33_fu_1686_p3[2]),
        .I3(max_count_3_fu_1643_p3__9[2]),
        .I4(\max_count_4_reg_3026[0]_i_3_n_5 ),
        .I5(max_count_3_fu_1643_p3__9[3]),
        .O(max_count_4_fu_1704_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \max_count_4_reg_3026[0]_i_2 
       (.I0(count_29_reg_2926[0]),
        .I1(zext_ln84_5_reg_2915[0]),
        .I2(icmp_ln92_1_reg_2921),
        .I3(max_count_1_reg_2910[0]),
        .I4(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .O(max_count_3_fu_1643_p3__9[0]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \max_count_4_reg_3026[0]_i_3 
       (.I0(count_33_fu_1686_p3[0]),
        .I1(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .I2(max_count_2_fu_1629_p3__4[0]),
        .I3(count_29_reg_2926[0]),
        .I4(max_count_3_fu_1643_p3__9[1]),
        .I5(count_33_fu_1686_p3[1]),
        .O(\max_count_4_reg_3026[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_4_reg_3026[0]_i_4 
       (.I0(zext_ln84_5_reg_2915[0]),
        .I1(icmp_ln92_1_reg_2921),
        .I2(max_count_1_reg_2910[0]),
        .O(max_count_2_fu_1629_p3__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_4_reg_3026[1]_i_1 
       (.I0(max_count_3_fu_1643_p3__9[1]),
        .I1(count_33_fu_1686_p3[2]),
        .I2(max_count_3_fu_1643_p3__9[2]),
        .I3(count_33_fu_1686_p3[1]),
        .I4(max_count_3_fu_1643_p3__9[3]),
        .O(max_count_4_fu_1704_p3[1]));
  LUT5 #(
    .INIT(32'hAAAAEFA2)) 
    \max_count_4_reg_3026[1]_i_2 
       (.I0(max_count_2_fu_1629_p3__4[1]),
        .I1(count_29_reg_2926[2]),
        .I2(max_count_2_fu_1629_p3__4[2]),
        .I3(count_29_reg_2926[1]),
        .I4(\max_count_4_reg_3026[1]_i_5_n_5 ),
        .O(max_count_3_fu_1643_p3__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_4_reg_3026[1]_i_3 
       (.I0(zext_ln84_5_reg_2915[1]),
        .I1(icmp_ln92_1_reg_2921),
        .I2(max_count_1_reg_2910[1]),
        .O(max_count_2_fu_1629_p3__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \max_count_4_reg_3026[1]_i_4 
       (.I0(zext_ln84_5_reg_2915[2]),
        .I1(icmp_ln92_1_reg_2921),
        .I2(max_count_1_reg_2910[2]),
        .O(max_count_2_fu_1629_p3__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \max_count_4_reg_3026[1]_i_5 
       (.I0(max_count_1_reg_2910[3]),
        .I1(icmp_ln92_1_reg_2921),
        .O(\max_count_4_reg_3026[1]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \max_count_4_reg_3026[2]_i_1 
       (.I0(max_count_3_fu_1643_p3__9[2]),
        .I1(count_33_fu_1686_p3[2]),
        .I2(max_count_3_fu_1643_p3__9[3]),
        .O(max_count_4_fu_1704_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \max_count_4_reg_3026[2]_i_2 
       (.I0(count_29_reg_2926[2]),
        .I1(zext_ln84_5_reg_2915[2]),
        .I2(icmp_ln92_1_reg_2921),
        .I3(max_count_1_reg_2910[2]),
        .I4(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .O(max_count_3_fu_1643_p3__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \max_count_4_reg_3026[2]_i_3 
       (.I0(icmp_ln92_1_reg_2921),
        .I1(max_count_1_reg_2910[3]),
        .I2(\max_count_4_reg_3026[2]_i_4_n_5 ),
        .O(max_count_3_fu_1643_p3__9[3]));
  LUT6 #(
    .INIT(64'h00000000B2BB22B2)) 
    \max_count_4_reg_3026[2]_i_4 
       (.I0(count_29_reg_2926[2]),
        .I1(max_count_2_fu_1629_p3__4[2]),
        .I2(count_29_reg_2926[1]),
        .I3(max_count_2_fu_1629_p3__4[1]),
        .I4(\max_count_4_reg_3026[2]_i_5_n_5 ),
        .I5(\max_count_4_reg_3026[1]_i_5_n_5 ),
        .O(\max_count_4_reg_3026[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \max_count_4_reg_3026[2]_i_5 
       (.I0(count_29_reg_2926[0]),
        .I1(max_count_1_reg_2910[0]),
        .I2(icmp_ln92_1_reg_2921),
        .I3(zext_ln84_5_reg_2915[0]),
        .O(\max_count_4_reg_3026[2]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \max_count_4_reg_3026[3]_i_1 
       (.I0(\max_count_4_reg_3026_reg[3]_0 ),
        .I1(ap_ce_reg),
        .I2(max_count_3_fu_1643_p3__9[3]),
        .O(\max_count_4_reg_3026[3]_i_1_n_5 ));
  FDRE \max_count_4_reg_3026_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_4_fu_1704_p3[0]),
        .Q(\max_count_4_reg_3026_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \max_count_4_reg_3026_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_4_fu_1704_p3[1]),
        .Q(\max_count_4_reg_3026_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \max_count_4_reg_3026_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_4_fu_1704_p3[2]),
        .Q(\max_count_4_reg_3026_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \max_count_4_reg_3026_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\max_count_4_reg_3026[3]_i_1_n_5 ),
        .Q(\max_count_4_reg_3026_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFABBF8000A880)) 
    \max_count_8_reg_2947[0]_i_1 
       (.I0(count_53_fu_1334_p3[0]),
        .I1(\max_count_8_reg_2947[1]_i_3_n_5 ),
        .I2(count_53_fu_1334_p3[2]),
        .I3(\icmp_ln92_7_reg_2958[0]_i_3_n_5 ),
        .I4(count_43_reg_2829[2]),
        .I5(\max_count_8_reg_2947[0]_i_2_n_5 ),
        .O(max_count_8_fu_1350_p3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \max_count_8_reg_2947[0]_i_2 
       (.I0(icmp_ln90_35_reg_2834),
        .I1(count_43_reg_2829[0]),
        .O(\max_count_8_reg_2947[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h007F7F4040575754)) 
    \max_count_8_reg_2947[1]_i_1 
       (.I0(\max_count_8_reg_2947[1]_i_2_n_5 ),
        .I1(\max_count_8_reg_2947[1]_i_3_n_5 ),
        .I2(count_53_fu_1334_p3[2]),
        .I3(count_43_reg_2829[1]),
        .I4(\max_count_8_reg_2947[1]_i_4_n_5 ),
        .I5(count_43_reg_2829[2]),
        .O(max_count_8_fu_1350_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \max_count_8_reg_2947[1]_i_2 
       (.I0(count_52_reg_2839[1]),
        .I1(count_52_reg_2839[0]),
        .I2(icmp_ln90_41_reg_2845),
        .O(\max_count_8_reg_2947[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7E0000606078787E)) 
    \max_count_8_reg_2947[1]_i_3 
       (.I0(icmp_ln90_41_reg_2845),
        .I1(count_52_reg_2839[0]),
        .I2(count_52_reg_2839[1]),
        .I3(icmp_ln90_35_reg_2834),
        .I4(count_43_reg_2829[0]),
        .I5(count_43_reg_2829[1]),
        .O(\max_count_8_reg_2947[1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \max_count_8_reg_2947[1]_i_4 
       (.I0(icmp_ln90_35_reg_2834),
        .I1(count_43_reg_2829[0]),
        .O(\max_count_8_reg_2947[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h3FFFEAAA)) 
    \max_count_8_reg_2947[2]_i_1 
       (.I0(count_53_fu_1334_p3[2]),
        .I1(icmp_ln90_35_reg_2834),
        .I2(count_43_reg_2829[0]),
        .I3(count_43_reg_2829[1]),
        .I4(count_43_reg_2829[2]),
        .O(max_count_8_fu_1350_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \max_count_8_reg_2947[3]_i_1 
       (.I0(count_43_reg_2829[2]),
        .I1(icmp_ln90_35_reg_2834),
        .I2(count_43_reg_2829[0]),
        .I3(count_43_reg_2829[1]),
        .O(max_count_8_fu_1350_p3[3]));
  FDRE \max_count_8_reg_2947_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[0]),
        .Q(max_count_8_reg_2947[0]),
        .R(1'b0));
  FDRE \max_count_8_reg_2947_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[1]),
        .Q(max_count_8_reg_2947[1]),
        .R(1'b0));
  FDRE \max_count_8_reg_2947_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[2]),
        .Q(max_count_8_reg_2947[2]),
        .R(1'b0));
  FDRE \max_count_8_reg_2947_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_count_8_fu_1350_p3[3]),
        .Q(max_count_8_reg_2947[3]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[10]),
        .Q(tmp_s_fu_276_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[11]),
        .Q(tmp_s_fu_276_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[12]),
        .Q(tmp_s_fu_276_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[13]),
        .Q(tmp_s_fu_276_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[14]),
        .Q(tmp_s_fu_276_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[15]),
        .Q(tmp_s_fu_276_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[16]),
        .Q(tmp_9_fu_498_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[17]),
        .Q(tmp_9_fu_498_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[18]),
        .Q(tmp_9_fu_498_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[19]),
        .Q(tmp_9_fu_498_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[20]),
        .Q(tmp_9_fu_498_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[21]),
        .Q(tmp_9_fu_498_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[22]),
        .Q(tmp_9_fu_498_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[23]),
        .Q(tmp_9_fu_498_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(tmp_s_fu_276_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(tmp_s_fu_276_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_1_fu_286_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_1_fu_286_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_1_fu_286_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_1_fu_286_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_1_fu_286_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_1_fu_286_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_10_fu_508_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_10_fu_508_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_10_fu_508_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_10_fu_508_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_10_fu_508_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_10_fu_508_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_10_fu_508_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_10_fu_508_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_1_fu_286_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_1_fu_286_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_2_fu_296_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_2_fu_296_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_2_fu_296_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_2_fu_296_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_2_fu_296_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_2_fu_296_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_11_fu_518_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_11_fu_518_p4[1]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_11_fu_518_p4[2]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_11_fu_518_p4[3]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_11_fu_518_p4[4]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_11_fu_518_p4[5]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_11_fu_518_p4[6]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_11_fu_518_p4[7]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_2_fu_296_p4[0]),
        .R(1'b0));
  FDRE \src_buf_0_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_0_2_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_2_fu_296_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_3_fu_306_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_3_fu_306_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_3_fu_306_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_3_fu_306_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_3_fu_306_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_3_fu_306_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_12_fu_528_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_12_fu_528_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_12_fu_528_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_12_fu_528_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_12_fu_528_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_12_fu_528_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_12_fu_528_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_12_fu_528_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_3_fu_306_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_0_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_3_fu_306_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [10]),
        .Q(tmp_4_fu_316_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [11]),
        .Q(tmp_4_fu_316_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [12]),
        .Q(tmp_4_fu_316_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [13]),
        .Q(tmp_4_fu_316_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [14]),
        .Q(tmp_4_fu_316_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [15]),
        .Q(tmp_4_fu_316_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [16]),
        .Q(tmp_13_fu_538_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [17]),
        .Q(tmp_13_fu_538_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [18]),
        .Q(tmp_13_fu_538_p4[2]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [19]),
        .Q(tmp_13_fu_538_p4[3]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [20]),
        .Q(tmp_13_fu_538_p4[4]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [21]),
        .Q(tmp_13_fu_538_p4[5]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [22]),
        .Q(tmp_13_fu_538_p4[6]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [23]),
        .Q(tmp_13_fu_538_p4[7]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [8]),
        .Q(tmp_4_fu_316_p4[0]),
        .R(1'b0));
  FDRE \src_buf_1_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_1_val_int_reg_reg[23]_0 [9]),
        .Q(tmp_4_fu_316_p4[1]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [10]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [11]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [12]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [13]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [14]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [15]),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_1_2_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [8]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \src_buf_1_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_1_2_val_int_reg_reg[23]_0 [9]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [10]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [11]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [12]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [13]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [14]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [15]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [8]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \src_buf_2_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_0_val_int_reg_reg[23]_0 [9]),
        .Q(\src_buf_2_0_val_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [10]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [11]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [12]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [13]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [14]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [15]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [8]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \src_buf_2_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_1_val_int_reg_reg[23]_0 [9]),
        .Q(\src_buf_2_1_val_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [0]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [10]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [11]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [12]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [13]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [14]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [15]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [16]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [17]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [18]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [19]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [1]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [20]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [21]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [22]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [23]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [2]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [3]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [4]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [5]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [6]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [7]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [8]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \src_buf_2_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_buf_2_2_val_int_reg_reg[23]_0 [9]),
        .Q(\src_buf_2_2_val_int_reg_reg_n_5_[9] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[0]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[1]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[2]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[3]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[4]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[5]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[6]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_10_reg_2691[7]),
        .Q(\tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_10_reg_2691_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_10_reg_2691_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[0]),
        .Q(tmp_10_reg_2691[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[1]),
        .Q(tmp_10_reg_2691[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[2]),
        .Q(tmp_10_reg_2691[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[3]),
        .Q(tmp_10_reg_2691[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[4]),
        .Q(tmp_10_reg_2691[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[5]),
        .Q(tmp_10_reg_2691[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[6]),
        .Q(tmp_10_reg_2691[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_2691_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_10_fu_508_p4[7]),
        .Q(tmp_10_reg_2691[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[0]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[1]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[2]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[3]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[4]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[5]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[6]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_reg_2699[7]),
        .Q(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .Q(\tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_2699_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_11_reg_2699_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[0]),
        .Q(tmp_11_reg_2699[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[1]),
        .Q(tmp_11_reg_2699[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[2]),
        .Q(tmp_11_reg_2699[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[3]),
        .Q(tmp_11_reg_2699[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[4]),
        .Q(tmp_11_reg_2699[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[5]),
        .Q(tmp_11_reg_2699[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[6]),
        .Q(tmp_11_reg_2699[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2699_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_11_fu_518_p4[7]),
        .Q(tmp_11_reg_2699[7]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[0]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[1]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[2]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[3]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[4]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[5]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[6]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_reg_2709[7]),
        .Q(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[0]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[1]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[2]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[3]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[4]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[5]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[6]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_12_reg_2709_pp0_iter1_reg[7]),
        .Q(\tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_12_reg_2709_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_12_reg_2709_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[0]),
        .Q(tmp_12_reg_2709[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[1]),
        .Q(tmp_12_reg_2709[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[2]),
        .Q(tmp_12_reg_2709[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[3]),
        .Q(tmp_12_reg_2709[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[4]),
        .Q(tmp_12_reg_2709[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[5]),
        .Q(tmp_12_reg_2709[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[6]),
        .Q(tmp_12_reg_2709[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_2709_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_12_fu_528_p4[7]),
        .Q(tmp_12_reg_2709[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[0]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[1]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[2]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[3]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[4]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[5]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[6]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719[7]),
        .Q(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[0]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[1]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[2]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[3]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[4]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[5]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[6]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter1_reg[7]),
        .Q(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[0]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[1]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[2]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[3]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[4]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[5]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .Q(tmp_13_reg_2719_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[0]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[1]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[2]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[3]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[4]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[5]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[6]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_reg_2719_pp0_iter3_reg[7]),
        .Q(tmp_13_reg_2719_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[0]),
        .Q(tmp_13_reg_2719[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[1]),
        .Q(tmp_13_reg_2719[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[2]),
        .Q(tmp_13_reg_2719[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[3]),
        .Q(tmp_13_reg_2719[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[4]),
        .Q(tmp_13_reg_2719[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[5]),
        .Q(tmp_13_reg_2719[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[6]),
        .Q(tmp_13_reg_2719[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_2719_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_13_fu_538_p4[7]),
        .Q(tmp_13_reg_2719[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[0]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[1]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[2]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[3]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[4]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[5]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[6]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729[7]),
        .Q(tmp_14_reg_2729_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[0]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[1]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[2]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[3]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[4]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[5]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[6]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter1_reg[7]),
        .Q(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[0]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[1]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[2]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[3]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[4]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[5]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[6]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter2_reg[7]),
        .Q(tmp_14_reg_2729_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[0]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[1]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[2]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[3]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[4]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[5]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[6]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_14_reg_2729_pp0_iter3_reg[7]),
        .Q(tmp_14_reg_2729_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[16] ),
        .Q(tmp_14_reg_2729[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[17] ),
        .Q(tmp_14_reg_2729[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[18] ),
        .Q(tmp_14_reg_2729[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[19] ),
        .Q(tmp_14_reg_2729[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[20] ),
        .Q(tmp_14_reg_2729[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[21] ),
        .Q(tmp_14_reg_2729[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[22] ),
        .Q(tmp_14_reg_2729[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_2729_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[23] ),
        .Q(tmp_14_reg_2729[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[0]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[1]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[2]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[3]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[4]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[5]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[6]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741[7]),
        .Q(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .Q(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[0]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[1]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[2]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[3]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[4]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[5]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[6]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter2_reg[7]),
        .Q(tmp_15_reg_2741_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[0]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[1]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[2]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[3]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[4]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[5]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[6]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_15_reg_2741_pp0_iter3_reg[7]),
        .Q(tmp_15_reg_2741_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[16] ),
        .Q(tmp_15_reg_2741[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[17] ),
        .Q(tmp_15_reg_2741[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[18] ),
        .Q(tmp_15_reg_2741[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[19] ),
        .Q(tmp_15_reg_2741[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[20] ),
        .Q(tmp_15_reg_2741[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[21] ),
        .Q(tmp_15_reg_2741[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[22] ),
        .Q(tmp_15_reg_2741[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_2741_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[23] ),
        .Q(tmp_15_reg_2741[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[0]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[1]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[2]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[3]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[4]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[5]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[6]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753[7]),
        .Q(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .Q(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .Q(tmp_16_reg_2753_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[0]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[1]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[2]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[3]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[4]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[5]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[6]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_16_reg_2753_pp0_iter3_reg[7]),
        .Q(tmp_16_reg_2753_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[16] ),
        .Q(tmp_16_reg_2753[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[17] ),
        .Q(tmp_16_reg_2753[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[18] ),
        .Q(tmp_16_reg_2753[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[19] ),
        .Q(tmp_16_reg_2753[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[20] ),
        .Q(tmp_16_reg_2753[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[21] ),
        .Q(tmp_16_reg_2753[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[22] ),
        .Q(tmp_16_reg_2753[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_2753_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[23] ),
        .Q(tmp_16_reg_2753[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[16] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[17] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[18] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[19] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[20] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[21] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[22] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[23] ),
        .Q(\tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4_n_5 ));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[0]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[1]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[2]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[3]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[4]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[5]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[6]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_17_reg_2765_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_17_reg_2765_pp0_iter3_reg_reg[7]_srl4_n_5 ),
        .Q(tmp_17_reg_2765_pp0_iter4_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[0]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[1]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[2]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[3]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[4]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[5]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[6]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_1_reg_2583[7]),
        .Q(\tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_1_reg_2583_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_1_reg_2583_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[0]),
        .Q(tmp_1_reg_2583[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[1]),
        .Q(tmp_1_reg_2583[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[2]),
        .Q(tmp_1_reg_2583[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[3]),
        .Q(tmp_1_reg_2583[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[4]),
        .Q(tmp_1_reg_2583[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[5]),
        .Q(tmp_1_reg_2583[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[6]),
        .Q(tmp_1_reg_2583[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_2583_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_1_fu_286_p4[7]),
        .Q(tmp_1_reg_2583[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[0]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[1]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[2]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[3]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[4]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[5]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[6]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_reg_2591[7]),
        .Q(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .Q(\tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_2_reg_2591_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_2_reg_2591_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[0]),
        .Q(tmp_2_reg_2591[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[1]),
        .Q(tmp_2_reg_2591[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[2]),
        .Q(tmp_2_reg_2591[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[3]),
        .Q(tmp_2_reg_2591[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[4]),
        .Q(tmp_2_reg_2591[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[5]),
        .Q(tmp_2_reg_2591[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[6]),
        .Q(tmp_2_reg_2591[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_2591_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_2_fu_296_p4[7]),
        .Q(tmp_2_reg_2591[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[0]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[1]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[2]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[3]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[4]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[5]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[6]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_reg_2601[7]),
        .Q(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[0]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[1]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[2]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[3]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[4]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[5]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[6]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_3_reg_2601_pp0_iter1_reg[7]),
        .Q(\tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_3_reg_2601_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(tmp_3_reg_2601_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[0]),
        .Q(tmp_3_reg_2601[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[1]),
        .Q(tmp_3_reg_2601[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[2]),
        .Q(tmp_3_reg_2601[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[3]),
        .Q(tmp_3_reg_2601[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[4]),
        .Q(tmp_3_reg_2601[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[5]),
        .Q(tmp_3_reg_2601[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[6]),
        .Q(tmp_3_reg_2601[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_2601_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_3_fu_306_p4[7]),
        .Q(tmp_3_reg_2601[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[0]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[1]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[2]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[3]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[4]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[5]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[6]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611[7]),
        .Q(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[0]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[1]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[2]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[3]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[4]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[5]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[6]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter1_reg[7]),
        .Q(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[0]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[1]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[2]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[3]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[4]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[5]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .Q(tmp_4_reg_2611_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[0]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[1]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[2]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[3]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[4]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[5]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[6]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_reg_2611_pp0_iter3_reg[7]),
        .Q(tmp_4_reg_2611_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[0]),
        .Q(tmp_4_reg_2611[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[1]),
        .Q(tmp_4_reg_2611[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[2]),
        .Q(tmp_4_reg_2611[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[3]),
        .Q(tmp_4_reg_2611[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[4]),
        .Q(tmp_4_reg_2611[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[5]),
        .Q(tmp_4_reg_2611[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[6]),
        .Q(tmp_4_reg_2611[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_2611_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_4_fu_316_p4[7]),
        .Q(tmp_4_reg_2611[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[0]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[1]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[2]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[3]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[4]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[5]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[6]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621[7]),
        .Q(tmp_5_reg_2621_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[0]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[1]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[2]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[3]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[4]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[5]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[6]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter1_reg[7]),
        .Q(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[0]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[1]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[2]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[3]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[4]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[5]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[6]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter2_reg[7]),
        .Q(tmp_5_reg_2621_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[0]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[1]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[2]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[3]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[4]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[5]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[6]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_5_reg_2621_pp0_iter3_reg[7]),
        .Q(tmp_5_reg_2621_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[0]),
        .Q(tmp_5_reg_2621[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[1]),
        .Q(tmp_5_reg_2621[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[2]),
        .Q(tmp_5_reg_2621[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(tmp_5_reg_2621[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[4]),
        .Q(tmp_5_reg_2621[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[5]),
        .Q(tmp_5_reg_2621[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(tmp_5_reg_2621[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_2621_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(tmp_5_reg_2621[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[0]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[1]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[2]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[3]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[4]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[5]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[6]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633[7]),
        .Q(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .Q(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[0]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[1]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[2]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[3]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[4]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[5]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[6]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter2_reg[7]),
        .Q(tmp_6_reg_2633_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[0]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[1]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[2]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[3]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[4]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[5]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[6]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_6_reg_2633_pp0_iter3_reg[7]),
        .Q(tmp_6_reg_2633_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[8] ),
        .Q(tmp_6_reg_2633[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[9] ),
        .Q(tmp_6_reg_2633[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[10] ),
        .Q(tmp_6_reg_2633[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[11] ),
        .Q(tmp_6_reg_2633[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[12] ),
        .Q(tmp_6_reg_2633[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[13] ),
        .Q(tmp_6_reg_2633[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[14] ),
        .Q(tmp_6_reg_2633[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_2633_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[15] ),
        .Q(tmp_6_reg_2633[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[0]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[1]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[2]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[3]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[4]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[5]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[6]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645[7]),
        .Q(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .Q(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .Q(tmp_7_reg_2645_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[0]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[1]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[2]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[3]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[4]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[5]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[6]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_7_reg_2645_pp0_iter3_reg[7]),
        .Q(tmp_7_reg_2645_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[8] ),
        .Q(tmp_7_reg_2645[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[9] ),
        .Q(tmp_7_reg_2645[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[10] ),
        .Q(tmp_7_reg_2645[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[11] ),
        .Q(tmp_7_reg_2645[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[12] ),
        .Q(tmp_7_reg_2645[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[13] ),
        .Q(tmp_7_reg_2645[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[14] ),
        .Q(tmp_7_reg_2645[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_2645_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[15] ),
        .Q(tmp_7_reg_2645[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[8] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[9] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[10] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[11] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[12] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[13] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[14] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[15] ),
        .Q(\tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4_n_5 ));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[0]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[1]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[2]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[3]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[4]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[5]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[6]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_2657_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_8_reg_2657_pp0_iter3_reg_reg[7]_srl4_n_5 ),
        .Q(tmp_8_reg_2657_pp0_iter4_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[0]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[1]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[2]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[3]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[4]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[5]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[6]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_9_reg_2683[7]),
        .Q(\tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_2683_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_9_reg_2683_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[0]),
        .Q(tmp_9_reg_2683[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[1]),
        .Q(tmp_9_reg_2683[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[2]),
        .Q(tmp_9_reg_2683[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[3]),
        .Q(tmp_9_reg_2683[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[4]),
        .Q(tmp_9_reg_2683[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[5]),
        .Q(tmp_9_reg_2683[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[6]),
        .Q(tmp_9_reg_2683[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_2683_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_9_fu_498_p4[7]),
        .Q(tmp_9_reg_2683[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[0]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[1]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[2]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[3]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[4]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[5]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[6]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(tmp_s_reg_2575[7]),
        .Q(\tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_s_reg_2575_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(tmp_s_reg_2575_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[0]),
        .Q(tmp_s_reg_2575[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[1]),
        .Q(tmp_s_reg_2575[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[2]),
        .Q(tmp_s_reg_2575[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[3]),
        .Q(tmp_s_reg_2575[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[4]),
        .Q(tmp_s_reg_2575[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[5]),
        .Q(tmp_s_reg_2575[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[6]),
        .Q(tmp_s_reg_2575[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_2575_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_s_fu_276_p4[7]),
        .Q(tmp_s_reg_2575[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[0]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[1]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[2]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[3]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[4]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[5]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[6]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_1_reg_2475[7]),
        .Q(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_1_reg_2475_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(trunc_ln73_1_reg_2475_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_1_reg_2475[0]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_1_reg_2475[1]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_1_reg_2475[2]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_1_reg_2475[3]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_1_reg_2475[4]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_1_reg_2475[5]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_1_reg_2475[6]),
        .R(1'b0));
  FDRE \trunc_ln73_1_reg_2475_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_1_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_1_reg_2475[7]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[0]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[1]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[2]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[3]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[4]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[5]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[6]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_2_reg_2483[7]),
        .Q(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .Q(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_2_reg_2483_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(trunc_ln73_2_reg_2483_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_2_reg_2483[0]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_2_reg_2483[1]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_2_reg_2483[2]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_2_reg_2483[3]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_2_reg_2483[4]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_2_reg_2483[5]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_2_reg_2483[6]),
        .R(1'b0));
  FDRE \trunc_ln73_2_reg_2483_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_2_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_2_reg_2483[7]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[0]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[1]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[2]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[3]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[4]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[5]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[6]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_3_reg_2493[7]),
        .Q(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[0]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[1]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[2]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[3]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[4]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[5]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[6]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_3_reg_2493_pp0_iter1_reg[7]),
        .Q(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2_n_5 ));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[1]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[2]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[3]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[4]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[5]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[6]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_3_reg_2493_pp0_iter3_reg_reg[7]_srl2_n_5 ),
        .Q(trunc_ln73_3_reg_2493_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_3_reg_2493[0]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_3_reg_2493[1]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_3_reg_2493[2]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_3_reg_2493[3]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_3_reg_2493[4]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_3_reg_2493[5]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_3_reg_2493[6]),
        .R(1'b0));
  FDRE \trunc_ln73_3_reg_2493_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_0_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_3_reg_2493[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter1_reg[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[0]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[1]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[2]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[3]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[4]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[5]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[6]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_4_reg_2503_pp0_iter3_reg[7]),
        .Q(trunc_ln73_4_reg_2503_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_4_reg_2503[0]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_4_reg_2503[1]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_4_reg_2503[2]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_4_reg_2503[3]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_4_reg_2503[4]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_4_reg_2503[5]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_4_reg_2503[6]),
        .R(1'b0));
  FDRE \trunc_ln73_4_reg_2503_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_1_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_4_reg_2503[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter1_reg[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter2_reg[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[0]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[1]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[2]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[3]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[4]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[5]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[6]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_5_reg_2513_pp0_iter3_reg[7]),
        .Q(trunc_ln73_5_reg_2513_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_5_reg_2513[0]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_5_reg_2513[1]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_5_reg_2513[2]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_5_reg_2513[3]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_5_reg_2513[4]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_5_reg_2513[5]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_5_reg_2513[6]),
        .R(1'b0));
  FDRE \trunc_ln73_5_reg_2513_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_1_2_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_5_reg_2513[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter2_reg[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[0]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[1]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[2]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[3]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[4]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[5]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[6]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_6_reg_2525_pp0_iter3_reg[7]),
        .Q(trunc_ln73_6_reg_2525_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_6_reg_2525[0]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_6_reg_2525[1]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_6_reg_2525[2]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_6_reg_2525[3]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_6_reg_2525[4]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_6_reg_2525[5]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_6_reg_2525[6]),
        .R(1'b0));
  FDRE \trunc_ln73_6_reg_2525_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_0_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_6_reg_2525[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[0]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[1]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[2]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[3]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[4]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[5]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[6]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln73_7_reg_2537_pp0_iter3_reg[7]),
        .Q(trunc_ln73_7_reg_2537_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_7_reg_2537[0]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_7_reg_2537[1]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_7_reg_2537[2]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_7_reg_2537[3]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_7_reg_2537[4]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_7_reg_2537[5]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_7_reg_2537[6]),
        .R(1'b0));
  FDRE \trunc_ln73_7_reg_2537_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_2_1_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_7_reg_2537[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[0] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[1] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[2] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[3] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[4] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[5] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[6] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\src_buf_2_2_val_int_reg_reg_n_5_[7] ),
        .Q(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4_n_5 ));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[0]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[1]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[2]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[3]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[4]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[5]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[6]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_8_reg_2549_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_8_reg_2549_pp0_iter3_reg_reg[7]_srl4_n_5 ),
        .Q(trunc_ln73_8_reg_2549_pp0_iter4_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[0]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[1]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[2]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[3]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[4]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[5]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[6]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3_n_5 ));
  (* srl_bus_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\modefilter_3_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/grp_xFModeProc_3_1_16_3_9_s_fu_282/trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(trunc_ln73_reg_2467[7]),
        .Q(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3_n_5 ));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[0]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[1]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[2]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[3]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[4]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[5]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[6]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln73_reg_2467_pp0_iter3_reg_reg[7]_srl3_n_5 ),
        .Q(trunc_ln73_reg_2467_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[0] ),
        .Q(trunc_ln73_reg_2467[0]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[1] ),
        .Q(trunc_ln73_reg_2467[1]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[2] ),
        .Q(trunc_ln73_reg_2467[2]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[3] ),
        .Q(trunc_ln73_reg_2467[3]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[4] ),
        .Q(trunc_ln73_reg_2467[4]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[5] ),
        .Q(trunc_ln73_reg_2467[5]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[6] ),
        .Q(trunc_ln73_reg_2467[6]),
        .R(1'b0));
  FDRE \trunc_ln73_reg_2467_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\src_buf_0_0_val_int_reg_reg_n_5_[7] ),
        .Q(trunc_ln73_reg_2467[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln84_14_reg_2942[0]_i_1 
       (.I0(icmp_ln90_41_reg_2845),
        .I1(count_52_reg_2839[0]),
        .O(count_53_fu_1334_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln84_14_reg_2942[1]_i_1 
       (.I0(icmp_ln90_41_reg_2845),
        .I1(count_52_reg_2839[0]),
        .I2(count_52_reg_2839[1]),
        .O(count_53_fu_1334_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \zext_ln84_14_reg_2942[2]_i_1 
       (.I0(count_52_reg_2839[2]),
        .I1(count_52_reg_2839[1]),
        .I2(icmp_ln90_41_reg_2845),
        .I3(count_52_reg_2839[0]),
        .O(count_53_fu_1334_p3[2]));
  FDRE \zext_ln84_14_reg_2942_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_14_reg_2942_reg[0]),
        .Q(zext_ln84_14_reg_2942_pp0_iter3_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_14_reg_2942_reg[1]),
        .Q(zext_ln84_14_reg_2942_pp0_iter3_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_14_reg_2942_reg[2]),
        .Q(zext_ln84_14_reg_2942_pp0_iter3_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_53_fu_1334_p3[0]),
        .Q(zext_ln84_14_reg_2942_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_53_fu_1334_p3[1]),
        .Q(zext_ln84_14_reg_2942_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_14_reg_2942_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_53_fu_1334_p3[2]),
        .Q(zext_ln84_14_reg_2942_reg[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \zext_ln84_16_reg_2952[0]_i_1 
       (.I0(\count_57_reg_2850_reg_n_5_[0] ),
        .I1(\zext_ln84_16_reg_2952[2]_i_2_n_5 ),
        .I2(\zext_ln84_16_reg_2952[2]_i_3_n_5 ),
        .O(count_60_fu_1384_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h65A6)) 
    \zext_ln84_16_reg_2952[1]_i_1 
       (.I0(\count_57_reg_2850_reg_n_5_[1] ),
        .I1(\count_57_reg_2850_reg_n_5_[0] ),
        .I2(\zext_ln84_16_reg_2952[2]_i_3_n_5 ),
        .I3(\zext_ln84_16_reg_2952[2]_i_2_n_5 ),
        .O(count_60_fu_1384_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h65A6AAAA)) 
    \zext_ln84_16_reg_2952[2]_i_1 
       (.I0(\count_57_reg_2850_reg_n_5_[2] ),
        .I1(\zext_ln84_16_reg_2952[2]_i_2_n_5 ),
        .I2(\zext_ln84_16_reg_2952[2]_i_3_n_5 ),
        .I3(\count_57_reg_2850_reg_n_5_[0] ),
        .I4(\count_57_reg_2850_reg_n_5_[1] ),
        .O(count_60_fu_1384_p3[2]));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \zext_ln84_16_reg_2952[2]_i_2 
       (.I0(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .I1(tmp_6_reg_2633_pp0_iter1_reg[7]),
        .I2(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .I3(tmp_6_reg_2633_pp0_iter1_reg[6]),
        .I4(\zext_ln84_16_reg_2952[2]_i_4_n_5 ),
        .I5(\zext_ln84_16_reg_2952[2]_i_5_n_5 ),
        .O(\zext_ln84_16_reg_2952[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \zext_ln84_16_reg_2952[2]_i_3 
       (.I0(\zext_ln84_16_reg_2952[2]_i_6_n_5 ),
        .I1(\zext_ln84_16_reg_2952[2]_i_7_n_5 ),
        .I2(tmp_2_reg_2591_pp0_iter1_reg[7]),
        .I3(tmp_7_reg_2645_pp0_iter1_reg[7]),
        .I4(tmp_2_reg_2591_pp0_iter1_reg[6]),
        .I5(tmp_7_reg_2645_pp0_iter1_reg[6]),
        .O(\zext_ln84_16_reg_2952[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_16_reg_2952[2]_i_4 
       (.I0(tmp_6_reg_2633_pp0_iter1_reg[0]),
        .I1(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .I2(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .I3(tmp_6_reg_2633_pp0_iter1_reg[2]),
        .I4(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .I5(tmp_6_reg_2633_pp0_iter1_reg[1]),
        .O(\zext_ln84_16_reg_2952[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_16_reg_2952[2]_i_5 
       (.I0(tmp_6_reg_2633_pp0_iter1_reg[3]),
        .I1(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .I2(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .I3(tmp_6_reg_2633_pp0_iter1_reg[4]),
        .I4(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .I5(tmp_6_reg_2633_pp0_iter1_reg[5]),
        .O(\zext_ln84_16_reg_2952[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_16_reg_2952[2]_i_6 
       (.I0(tmp_7_reg_2645_pp0_iter1_reg[0]),
        .I1(tmp_2_reg_2591_pp0_iter1_reg[0]),
        .I2(tmp_2_reg_2591_pp0_iter1_reg[2]),
        .I3(tmp_7_reg_2645_pp0_iter1_reg[2]),
        .I4(tmp_2_reg_2591_pp0_iter1_reg[1]),
        .I5(tmp_7_reg_2645_pp0_iter1_reg[1]),
        .O(\zext_ln84_16_reg_2952[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_16_reg_2952[2]_i_7 
       (.I0(tmp_7_reg_2645_pp0_iter1_reg[3]),
        .I1(tmp_2_reg_2591_pp0_iter1_reg[3]),
        .I2(tmp_2_reg_2591_pp0_iter1_reg[4]),
        .I3(tmp_7_reg_2645_pp0_iter1_reg[4]),
        .I4(tmp_2_reg_2591_pp0_iter1_reg[5]),
        .I5(tmp_7_reg_2645_pp0_iter1_reg[5]),
        .O(\zext_ln84_16_reg_2952[2]_i_7_n_5 ));
  FDRE \zext_ln84_16_reg_2952_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_16_reg_2952[0]),
        .Q(zext_ln84_16_reg_2952_pp0_iter3_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_16_reg_2952[1]),
        .Q(zext_ln84_16_reg_2952_pp0_iter3_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_16_reg_2952[2]),
        .Q(zext_ln84_16_reg_2952_pp0_iter3_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_60_fu_1384_p3[0]),
        .Q(zext_ln84_16_reg_2952[0]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_60_fu_1384_p3[1]),
        .Q(zext_ln84_16_reg_2952[1]),
        .R(1'b0));
  FDRE \zext_ln84_16_reg_2952_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_60_fu_1384_p3[2]),
        .Q(zext_ln84_16_reg_2952[2]),
        .R(1'b0));
  FDRE \zext_ln84_18_reg_3042_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_reg_2963[0]),
        .Q(zext_ln84_18_reg_3042_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_18_reg_3042_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_reg_2963[1]),
        .Q(zext_ln84_18_reg_3042_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_18_reg_3042_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_65_reg_2963[2]),
        .Q(zext_ln84_18_reg_3042_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h99996999)) 
    \zext_ln84_20_reg_3047[0]_i_1 
       (.I0(icmp_ln90_52_reg_2974),
        .I1(icmp_ln90_51_reg_2968),
        .I2(\zext_ln84_20_reg_3047[1]_i_4_n_5 ),
        .I3(\zext_ln84_20_reg_3047[1]_i_3_n_5 ),
        .I4(\zext_ln84_20_reg_3047[1]_i_2_n_5 ),
        .O(count_69_fu_1805_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hBFFFFF40)) 
    \zext_ln84_20_reg_3047[1]_i_1 
       (.I0(\zext_ln84_20_reg_3047[1]_i_2_n_5 ),
        .I1(\zext_ln84_20_reg_3047[1]_i_3_n_5 ),
        .I2(\zext_ln84_20_reg_3047[1]_i_4_n_5 ),
        .I3(icmp_ln90_52_reg_2974),
        .I4(icmp_ln90_51_reg_2968),
        .O(count_69_fu_1805_p3[1]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \zext_ln84_20_reg_3047[1]_i_2 
       (.I0(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I2(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .I3(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .O(\zext_ln84_20_reg_3047[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_20_reg_3047[1]_i_3 
       (.I0(tmp_4_reg_2611_pp0_iter2_reg[3]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[3]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[5]),
        .I3(tmp_4_reg_2611_pp0_iter2_reg[5]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[4]),
        .I5(tmp_4_reg_2611_pp0_iter2_reg[4]),
        .O(\zext_ln84_20_reg_3047[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_20_reg_3047[1]_i_4 
       (.I0(tmp_4_reg_2611_pp0_iter2_reg[0]),
        .I1(tmp_7_reg_2645_pp0_iter2_reg[0]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[2]),
        .I3(tmp_4_reg_2611_pp0_iter2_reg[2]),
        .I4(tmp_7_reg_2645_pp0_iter2_reg[1]),
        .I5(tmp_4_reg_2611_pp0_iter2_reg[1]),
        .O(\zext_ln84_20_reg_3047[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zext_ln84_20_reg_3047[2]_i_1 
       (.I0(icmp_ln90_51_reg_2968),
        .I1(icmp_ln90_52_reg_2974),
        .I2(p_0_in1_out),
        .O(count_69_fu_1805_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_20_reg_3047[2]_i_2 
       (.I0(tmp_7_reg_2645_pp0_iter2_reg[7]),
        .I1(tmp_4_reg_2611_pp0_iter2_reg[7]),
        .I2(tmp_7_reg_2645_pp0_iter2_reg[6]),
        .I3(tmp_4_reg_2611_pp0_iter2_reg[6]),
        .I4(\zext_ln84_20_reg_3047[1]_i_3_n_5 ),
        .I5(\zext_ln84_20_reg_3047[1]_i_4_n_5 ),
        .O(p_0_in1_out));
  FDRE \zext_ln84_20_reg_3047_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_69_fu_1805_p3[0]),
        .Q(zext_ln84_20_reg_3047_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_20_reg_3047_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_69_fu_1805_p3[1]),
        .Q(zext_ln84_20_reg_3047_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_20_reg_3047_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_69_fu_1805_p3[2]),
        .Q(zext_ln84_20_reg_3047_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln84_25_reg_2979[0]_i_1 
       (.I0(icmp_ln90_69_reg_2883),
        .I1(count_88_reg_2877[0]),
        .O(count_89_fu_1492_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln84_25_reg_2979[1]_i_1 
       (.I0(icmp_ln90_69_reg_2883),
        .I1(count_88_reg_2877[0]),
        .I2(count_88_reg_2877[1]),
        .O(count_89_fu_1492_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \zext_ln84_25_reg_2979[2]_i_1 
       (.I0(count_88_reg_2877[2]),
        .I1(count_88_reg_2877[1]),
        .I2(icmp_ln90_69_reg_2883),
        .I3(count_88_reg_2877[0]),
        .O(count_89_fu_1492_p3[2]));
  FDRE \zext_ln84_25_reg_2979_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_25_reg_2979_reg[0]),
        .Q(zext_ln84_25_reg_2979_pp0_iter3_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_25_reg_2979_reg[1]),
        .Q(zext_ln84_25_reg_2979_pp0_iter3_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_25_reg_2979_reg[2]),
        .Q(zext_ln84_25_reg_2979_pp0_iter3_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_89_fu_1492_p3[0]),
        .Q(zext_ln84_25_reg_2979_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_89_fu_1492_p3[1]),
        .Q(zext_ln84_25_reg_2979_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_25_reg_2979_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_89_fu_1492_p3[2]),
        .Q(zext_ln84_25_reg_2979_reg[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \zext_ln84_27_reg_2989[0]_i_1 
       (.I0(\count_93_reg_2888_reg_n_5_[0] ),
        .I1(\zext_ln84_27_reg_2989[2]_i_2_n_5 ),
        .I2(\zext_ln84_27_reg_2989[2]_i_3_n_5 ),
        .O(count_96_fu_1542_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h65A6)) 
    \zext_ln84_27_reg_2989[1]_i_1 
       (.I0(\count_93_reg_2888_reg_n_5_[1] ),
        .I1(\count_93_reg_2888_reg_n_5_[0] ),
        .I2(\zext_ln84_27_reg_2989[2]_i_3_n_5 ),
        .I3(\zext_ln84_27_reg_2989[2]_i_2_n_5 ),
        .O(count_96_fu_1542_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h65A6AAAA)) 
    \zext_ln84_27_reg_2989[2]_i_1 
       (.I0(\count_93_reg_2888_reg_n_5_[2] ),
        .I1(\zext_ln84_27_reg_2989[2]_i_2_n_5 ),
        .I2(\zext_ln84_27_reg_2989[2]_i_3_n_5 ),
        .I3(\count_93_reg_2888_reg_n_5_[0] ),
        .I4(\count_93_reg_2888_reg_n_5_[1] ),
        .O(count_96_fu_1542_p3[2]));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \zext_ln84_27_reg_2989[2]_i_2 
       (.I0(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .I1(tmp_15_reg_2741_pp0_iter1_reg[7]),
        .I2(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .I3(tmp_15_reg_2741_pp0_iter1_reg[6]),
        .I4(\zext_ln84_27_reg_2989[2]_i_4_n_5 ),
        .I5(\zext_ln84_27_reg_2989[2]_i_5_n_5 ),
        .O(\zext_ln84_27_reg_2989[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \zext_ln84_27_reg_2989[2]_i_3 
       (.I0(\zext_ln84_27_reg_2989[2]_i_6_n_5 ),
        .I1(\zext_ln84_27_reg_2989[2]_i_7_n_5 ),
        .I2(tmp_11_reg_2699_pp0_iter1_reg[7]),
        .I3(tmp_16_reg_2753_pp0_iter1_reg[7]),
        .I4(tmp_11_reg_2699_pp0_iter1_reg[6]),
        .I5(tmp_16_reg_2753_pp0_iter1_reg[6]),
        .O(\zext_ln84_27_reg_2989[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_27_reg_2989[2]_i_4 
       (.I0(tmp_15_reg_2741_pp0_iter1_reg[0]),
        .I1(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .I2(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .I3(tmp_15_reg_2741_pp0_iter1_reg[2]),
        .I4(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .I5(tmp_15_reg_2741_pp0_iter1_reg[1]),
        .O(\zext_ln84_27_reg_2989[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_27_reg_2989[2]_i_5 
       (.I0(tmp_15_reg_2741_pp0_iter1_reg[3]),
        .I1(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .I2(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .I3(tmp_15_reg_2741_pp0_iter1_reg[4]),
        .I4(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .I5(tmp_15_reg_2741_pp0_iter1_reg[5]),
        .O(\zext_ln84_27_reg_2989[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_27_reg_2989[2]_i_6 
       (.I0(tmp_16_reg_2753_pp0_iter1_reg[0]),
        .I1(tmp_11_reg_2699_pp0_iter1_reg[0]),
        .I2(tmp_11_reg_2699_pp0_iter1_reg[2]),
        .I3(tmp_16_reg_2753_pp0_iter1_reg[2]),
        .I4(tmp_11_reg_2699_pp0_iter1_reg[1]),
        .I5(tmp_16_reg_2753_pp0_iter1_reg[1]),
        .O(\zext_ln84_27_reg_2989[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_27_reg_2989[2]_i_7 
       (.I0(tmp_16_reg_2753_pp0_iter1_reg[3]),
        .I1(tmp_11_reg_2699_pp0_iter1_reg[3]),
        .I2(tmp_11_reg_2699_pp0_iter1_reg[4]),
        .I3(tmp_16_reg_2753_pp0_iter1_reg[4]),
        .I4(tmp_11_reg_2699_pp0_iter1_reg[5]),
        .I5(tmp_16_reg_2753_pp0_iter1_reg[5]),
        .O(\zext_ln84_27_reg_2989[2]_i_7_n_5 ));
  FDRE \zext_ln84_27_reg_2989_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_27_reg_2989[0]),
        .Q(zext_ln84_27_reg_2989_pp0_iter3_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_27_reg_2989[1]),
        .Q(zext_ln84_27_reg_2989_pp0_iter3_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_27_reg_2989[2]),
        .Q(zext_ln84_27_reg_2989_pp0_iter3_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_96_fu_1542_p3[0]),
        .Q(zext_ln84_27_reg_2989[0]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_96_fu_1542_p3[1]),
        .Q(zext_ln84_27_reg_2989[1]),
        .R(1'b0));
  FDRE \zext_ln84_27_reg_2989_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_96_fu_1542_p3[2]),
        .Q(zext_ln84_27_reg_2989[2]),
        .R(1'b0));
  FDRE \zext_ln84_29_reg_3068_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_reg_3000[0]),
        .Q(zext_ln84_29_reg_3068_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_29_reg_3068_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_reg_3000[1]),
        .Q(zext_ln84_29_reg_3068_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_29_reg_3068_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_101_reg_3000[2]),
        .Q(zext_ln84_29_reg_3068_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h99996999)) 
    \zext_ln84_31_reg_3073[0]_i_1 
       (.I0(icmp_ln90_80_reg_3011),
        .I1(icmp_ln90_79_reg_3005),
        .I2(\zext_ln84_31_reg_3073[1]_i_4_n_5 ),
        .I3(\zext_ln84_31_reg_3073[1]_i_3_n_5 ),
        .I4(\zext_ln84_31_reg_3073[1]_i_2_n_5 ),
        .O(count_105_fu_1924_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hBFFFFF40)) 
    \zext_ln84_31_reg_3073[1]_i_1 
       (.I0(\zext_ln84_31_reg_3073[1]_i_2_n_5 ),
        .I1(\zext_ln84_31_reg_3073[1]_i_3_n_5 ),
        .I2(\zext_ln84_31_reg_3073[1]_i_4_n_5 ),
        .I3(icmp_ln90_80_reg_3011),
        .I4(icmp_ln90_79_reg_3005),
        .O(count_105_fu_1924_p3[1]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \zext_ln84_31_reg_3073[1]_i_2 
       (.I0(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I2(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .I3(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .O(\zext_ln84_31_reg_3073[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_31_reg_3073[1]_i_3 
       (.I0(tmp_13_reg_2719_pp0_iter2_reg[3]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[3]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[5]),
        .I3(tmp_13_reg_2719_pp0_iter2_reg[5]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[4]),
        .I5(tmp_13_reg_2719_pp0_iter2_reg[4]),
        .O(\zext_ln84_31_reg_3073[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_31_reg_3073[1]_i_4 
       (.I0(tmp_13_reg_2719_pp0_iter2_reg[0]),
        .I1(tmp_16_reg_2753_pp0_iter2_reg[0]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[2]),
        .I3(tmp_13_reg_2719_pp0_iter2_reg[2]),
        .I4(tmp_16_reg_2753_pp0_iter2_reg[1]),
        .I5(tmp_13_reg_2719_pp0_iter2_reg[1]),
        .O(\zext_ln84_31_reg_3073[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zext_ln84_31_reg_3073[2]_i_1 
       (.I0(icmp_ln90_79_reg_3005),
        .I1(icmp_ln90_80_reg_3011),
        .I2(p_0_in0_out),
        .O(count_105_fu_1924_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_31_reg_3073[2]_i_2 
       (.I0(tmp_16_reg_2753_pp0_iter2_reg[7]),
        .I1(tmp_13_reg_2719_pp0_iter2_reg[7]),
        .I2(tmp_16_reg_2753_pp0_iter2_reg[6]),
        .I3(tmp_13_reg_2719_pp0_iter2_reg[6]),
        .I4(\zext_ln84_31_reg_3073[1]_i_3_n_5 ),
        .I5(\zext_ln84_31_reg_3073[1]_i_4_n_5 ),
        .O(p_0_in0_out));
  FDRE \zext_ln84_31_reg_3073_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_105_fu_1924_p3[0]),
        .Q(zext_ln84_31_reg_3073_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_31_reg_3073_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_105_fu_1924_p3[1]),
        .Q(zext_ln84_31_reg_3073_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_31_reg_3073_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_105_fu_1924_p3[2]),
        .Q(zext_ln84_31_reg_3073_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln84_3_reg_2905[0]_i_1 
       (.I0(icmp_ln90_13_reg_2807),
        .I1(count_16_reg_2801[0]),
        .O(count_17_fu_1176_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln84_3_reg_2905[1]_i_1 
       (.I0(icmp_ln90_13_reg_2807),
        .I1(count_16_reg_2801[0]),
        .I2(count_16_reg_2801[1]),
        .O(count_17_fu_1176_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \zext_ln84_3_reg_2905[2]_i_1 
       (.I0(count_16_reg_2801[2]),
        .I1(count_16_reg_2801[1]),
        .I2(icmp_ln90_13_reg_2807),
        .I3(count_16_reg_2801[0]),
        .O(count_17_fu_1176_p3[2]));
  FDRE \zext_ln84_3_reg_2905_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\zext_ln84_3_reg_2905_reg_n_5_[0] ),
        .Q(zext_ln84_3_reg_2905_pp0_iter3_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\zext_ln84_3_reg_2905_reg_n_5_[1] ),
        .Q(zext_ln84_3_reg_2905_pp0_iter3_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\zext_ln84_3_reg_2905_reg_n_5_[2] ),
        .Q(zext_ln84_3_reg_2905_pp0_iter3_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_17_fu_1176_p3[0]),
        .Q(\zext_ln84_3_reg_2905_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_17_fu_1176_p3[1]),
        .Q(\zext_ln84_3_reg_2905_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln84_3_reg_2905_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_17_fu_1176_p3[2]),
        .Q(\zext_ln84_3_reg_2905_reg_n_5_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \zext_ln84_5_reg_2915[0]_i_1 
       (.I0(\count_21_reg_2812_reg_n_5_[0] ),
        .I1(\zext_ln84_5_reg_2915[2]_i_2_n_5 ),
        .I2(\zext_ln84_5_reg_2915[2]_i_3_n_5 ),
        .O(count_24_fu_1226_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h65A6)) 
    \zext_ln84_5_reg_2915[1]_i_1 
       (.I0(\count_21_reg_2812_reg_n_5_[1] ),
        .I1(\count_21_reg_2812_reg_n_5_[0] ),
        .I2(\zext_ln84_5_reg_2915[2]_i_3_n_5 ),
        .I3(\zext_ln84_5_reg_2915[2]_i_2_n_5 ),
        .O(count_24_fu_1226_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h65A6AAAA)) 
    \zext_ln84_5_reg_2915[2]_i_1 
       (.I0(\count_21_reg_2812_reg_n_5_[2] ),
        .I1(\zext_ln84_5_reg_2915[2]_i_2_n_5 ),
        .I2(\zext_ln84_5_reg_2915[2]_i_3_n_5 ),
        .I3(\count_21_reg_2812_reg_n_5_[0] ),
        .I4(\count_21_reg_2812_reg_n_5_[1] ),
        .O(count_24_fu_1226_p3[2]));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \zext_ln84_5_reg_2915[2]_i_2 
       (.I0(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .I1(trunc_ln73_6_reg_2525_pp0_iter1_reg[7]),
        .I2(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter1_reg[6]),
        .I4(\zext_ln84_5_reg_2915[2]_i_4_n_5 ),
        .I5(\zext_ln84_5_reg_2915[2]_i_5_n_5 ),
        .O(\zext_ln84_5_reg_2915[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \zext_ln84_5_reg_2915[2]_i_3 
       (.I0(\zext_ln84_5_reg_2915[2]_i_6_n_5 ),
        .I1(\zext_ln84_5_reg_2915[2]_i_7_n_5 ),
        .I2(trunc_ln73_2_reg_2483_pp0_iter1_reg[7]),
        .I3(trunc_ln73_7_reg_2537_pp0_iter1_reg[7]),
        .I4(trunc_ln73_2_reg_2483_pp0_iter1_reg[6]),
        .I5(trunc_ln73_7_reg_2537_pp0_iter1_reg[6]),
        .O(\zext_ln84_5_reg_2915[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_5_reg_2915[2]_i_4 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter1_reg[0]),
        .I1(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .I2(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter1_reg[2]),
        .I4(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .I5(trunc_ln73_6_reg_2525_pp0_iter1_reg[1]),
        .O(\zext_ln84_5_reg_2915[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_5_reg_2915[2]_i_5 
       (.I0(trunc_ln73_6_reg_2525_pp0_iter1_reg[3]),
        .I1(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .I2(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .I3(trunc_ln73_6_reg_2525_pp0_iter1_reg[4]),
        .I4(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .I5(trunc_ln73_6_reg_2525_pp0_iter1_reg[5]),
        .O(\zext_ln84_5_reg_2915[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_5_reg_2915[2]_i_6 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter1_reg[0]),
        .I1(trunc_ln73_2_reg_2483_pp0_iter1_reg[0]),
        .I2(trunc_ln73_2_reg_2483_pp0_iter1_reg[2]),
        .I3(trunc_ln73_7_reg_2537_pp0_iter1_reg[2]),
        .I4(trunc_ln73_2_reg_2483_pp0_iter1_reg[1]),
        .I5(trunc_ln73_7_reg_2537_pp0_iter1_reg[1]),
        .O(\zext_ln84_5_reg_2915[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \zext_ln84_5_reg_2915[2]_i_7 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter1_reg[3]),
        .I1(trunc_ln73_2_reg_2483_pp0_iter1_reg[3]),
        .I2(trunc_ln73_2_reg_2483_pp0_iter1_reg[4]),
        .I3(trunc_ln73_7_reg_2537_pp0_iter1_reg[4]),
        .I4(trunc_ln73_2_reg_2483_pp0_iter1_reg[5]),
        .I5(trunc_ln73_7_reg_2537_pp0_iter1_reg[5]),
        .O(\zext_ln84_5_reg_2915[2]_i_7_n_5 ));
  FDRE \zext_ln84_5_reg_2915_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_5_reg_2915[0]),
        .Q(zext_ln84_5_reg_2915_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_5_reg_2915[1]),
        .Q(zext_ln84_5_reg_2915_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(zext_ln84_5_reg_2915[2]),
        .Q(zext_ln84_5_reg_2915_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_24_fu_1226_p3[0]),
        .Q(zext_ln84_5_reg_2915[0]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_24_fu_1226_p3[1]),
        .Q(zext_ln84_5_reg_2915[1]),
        .R(1'b0));
  FDRE \zext_ln84_5_reg_2915_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_24_fu_1226_p3[2]),
        .Q(zext_ln84_5_reg_2915[2]),
        .R(1'b0));
  FDRE \zext_ln84_7_reg_3016_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_reg_2926[0]),
        .Q(zext_ln84_7_reg_3016_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_7_reg_3016_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_reg_2926[1]),
        .Q(zext_ln84_7_reg_3016_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_7_reg_3016_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_29_reg_2926[2]),
        .Q(zext_ln84_7_reg_3016_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h99996999)) 
    \zext_ln84_9_reg_3021[0]_i_1 
       (.I0(icmp_ln90_24_reg_2937),
        .I1(icmp_ln90_23_reg_2931),
        .I2(\zext_ln84_9_reg_3021[1]_i_4_n_5 ),
        .I3(\zext_ln84_9_reg_3021[1]_i_3_n_5 ),
        .I4(\zext_ln84_9_reg_3021[1]_i_2_n_5 ),
        .O(count_33_fu_1686_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hBFFFFF40)) 
    \zext_ln84_9_reg_3021[1]_i_1 
       (.I0(\zext_ln84_9_reg_3021[1]_i_2_n_5 ),
        .I1(\zext_ln84_9_reg_3021[1]_i_3_n_5 ),
        .I2(\zext_ln84_9_reg_3021[1]_i_4_n_5 ),
        .I3(icmp_ln90_24_reg_2937),
        .I4(icmp_ln90_23_reg_2931),
        .O(count_33_fu_1686_p3[1]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \zext_ln84_9_reg_3021[1]_i_2 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I2(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .I3(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .O(\zext_ln84_9_reg_3021[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_9_reg_3021[1]_i_3 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter2_reg[3]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[3]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[5]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter2_reg[5]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[4]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter2_reg[4]),
        .O(\zext_ln84_9_reg_3021[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \zext_ln84_9_reg_3021[1]_i_4 
       (.I0(trunc_ln73_4_reg_2503_pp0_iter2_reg[0]),
        .I1(trunc_ln73_7_reg_2537_pp0_iter2_reg[0]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[2]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter2_reg[2]),
        .I4(trunc_ln73_7_reg_2537_pp0_iter2_reg[1]),
        .I5(trunc_ln73_4_reg_2503_pp0_iter2_reg[1]),
        .O(\zext_ln84_9_reg_3021[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zext_ln84_9_reg_3021[2]_i_1 
       (.I0(icmp_ln90_23_reg_2931),
        .I1(icmp_ln90_24_reg_2937),
        .I2(\zext_ln84_9_reg_3021[2]_i_2_n_5 ),
        .O(count_33_fu_1686_p3[2]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \zext_ln84_9_reg_3021[2]_i_2 
       (.I0(trunc_ln73_7_reg_2537_pp0_iter2_reg[7]),
        .I1(trunc_ln73_4_reg_2503_pp0_iter2_reg[7]),
        .I2(trunc_ln73_7_reg_2537_pp0_iter2_reg[6]),
        .I3(trunc_ln73_4_reg_2503_pp0_iter2_reg[6]),
        .I4(\zext_ln84_9_reg_3021[1]_i_3_n_5 ),
        .I5(\zext_ln84_9_reg_3021[1]_i_4_n_5 ),
        .O(\zext_ln84_9_reg_3021[2]_i_2_n_5 ));
  FDRE \zext_ln84_9_reg_3021_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_33_fu_1686_p3[0]),
        .Q(zext_ln84_9_reg_3021_reg[0]),
        .R(1'b0));
  FDRE \zext_ln84_9_reg_3021_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_33_fu_1686_p3[1]),
        .Q(zext_ln84_9_reg_3021_reg[1]),
        .R(1'b0));
  FDRE \zext_ln84_9_reg_3021_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(count_33_fu_1686_p3[2]),
        .Q(zext_ln84_9_reg_3021_reg[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi
   (CO,
    ap_done_cache,
    ap_loop_init_int,
    ap_enable_reg_pp0_iter1,
    axi_last_reg_196,
    D,
    DI,
    S,
    icmp_ln85_fu_151_p2_carry__2_0,
    icmp_ln85_fu_151_p2_carry__2_1,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_2,
    imgOutput_data_empty_n,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    Q,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    out,
    icmp_ln90_fu_163_p2_carry__1_0,
    icmp_ln90_1_fu_169_p2_carry_0,
    icmp_ln90_1_fu_169_p2_carry_1,
    ap_block_pp0_stage0_subdone,
    SR,
    E);
  output [0:0]CO;
  output ap_done_cache;
  output ap_loop_init_int;
  output ap_enable_reg_pp0_iter1;
  output axi_last_reg_196;
  output [0:0]D;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln85_fu_151_p2_carry__2_0;
  input [3:0]icmp_ln85_fu_151_p2_carry__2_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_0;
  input [3:0]ap_enable_reg_pp0_iter1_reg_1;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_loop_init_int_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_2;
  input imgOutput_data_empty_n;
  input grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [1:0]Q;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input [11:0]out;
  input [31:0]icmp_ln90_fu_163_p2_carry__1_0;
  input [11:0]icmp_ln90_1_fu_169_p2_carry_0;
  input [11:0]icmp_ln90_1_fu_169_p2_carry_1;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_196;
  wire \axi_last_reg_196[0]_i_1_n_5 ;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire icmp_ln85_fu_151_p2_carry__0_n_5;
  wire icmp_ln85_fu_151_p2_carry__0_n_6;
  wire icmp_ln85_fu_151_p2_carry__0_n_7;
  wire icmp_ln85_fu_151_p2_carry__0_n_8;
  wire icmp_ln85_fu_151_p2_carry__1_n_5;
  wire icmp_ln85_fu_151_p2_carry__1_n_6;
  wire icmp_ln85_fu_151_p2_carry__1_n_7;
  wire icmp_ln85_fu_151_p2_carry__1_n_8;
  wire [3:0]icmp_ln85_fu_151_p2_carry__2_0;
  wire [3:0]icmp_ln85_fu_151_p2_carry__2_1;
  wire icmp_ln85_fu_151_p2_carry__2_n_6;
  wire icmp_ln85_fu_151_p2_carry__2_n_7;
  wire icmp_ln85_fu_151_p2_carry__2_n_8;
  wire icmp_ln85_fu_151_p2_carry_n_5;
  wire icmp_ln85_fu_151_p2_carry_n_6;
  wire icmp_ln85_fu_151_p2_carry_n_7;
  wire icmp_ln85_fu_151_p2_carry_n_8;
  wire icmp_ln90_1_fu_169_p2;
  wire [11:0]icmp_ln90_1_fu_169_p2_carry_0;
  wire [11:0]icmp_ln90_1_fu_169_p2_carry_1;
  wire icmp_ln90_1_fu_169_p2_carry_i_1_n_5;
  wire icmp_ln90_1_fu_169_p2_carry_i_2_n_5;
  wire icmp_ln90_1_fu_169_p2_carry_i_3_n_5;
  wire icmp_ln90_1_fu_169_p2_carry_i_4_n_5;
  wire icmp_ln90_1_fu_169_p2_carry_n_6;
  wire icmp_ln90_1_fu_169_p2_carry_n_7;
  wire icmp_ln90_1_fu_169_p2_carry_n_8;
  wire icmp_ln90_fu_163_p2;
  wire icmp_ln90_fu_163_p2_carry__0_i_1_n_5;
  wire icmp_ln90_fu_163_p2_carry__0_i_2_n_5;
  wire icmp_ln90_fu_163_p2_carry__0_i_3_n_5;
  wire icmp_ln90_fu_163_p2_carry__0_i_4_n_5;
  wire icmp_ln90_fu_163_p2_carry__0_n_5;
  wire icmp_ln90_fu_163_p2_carry__0_n_6;
  wire icmp_ln90_fu_163_p2_carry__0_n_7;
  wire icmp_ln90_fu_163_p2_carry__0_n_8;
  wire [31:0]icmp_ln90_fu_163_p2_carry__1_0;
  wire icmp_ln90_fu_163_p2_carry__1_i_1_n_5;
  wire icmp_ln90_fu_163_p2_carry__1_i_2_n_5;
  wire icmp_ln90_fu_163_p2_carry__1_i_3_n_5;
  wire icmp_ln90_fu_163_p2_carry__1_n_7;
  wire icmp_ln90_fu_163_p2_carry__1_n_8;
  wire icmp_ln90_fu_163_p2_carry_i_5_n_5;
  wire icmp_ln90_fu_163_p2_carry_i_6_n_5;
  wire icmp_ln90_fu_163_p2_carry_i_7_n_5;
  wire icmp_ln90_fu_163_p2_carry_i_8_n_5;
  wire icmp_ln90_fu_163_p2_carry_n_5;
  wire icmp_ln90_fu_163_p2_carry_n_6;
  wire icmp_ln90_fu_163_p2_carry_n_7;
  wire icmp_ln90_fu_163_p2_carry_n_8;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [11:0]j_2_fu_157_p2;
  wire \j_fu_74_reg_n_5_[0] ;
  wire \j_fu_74_reg_n_5_[10] ;
  wire \j_fu_74_reg_n_5_[11] ;
  wire \j_fu_74_reg_n_5_[1] ;
  wire \j_fu_74_reg_n_5_[2] ;
  wire \j_fu_74_reg_n_5_[3] ;
  wire \j_fu_74_reg_n_5_[4] ;
  wire \j_fu_74_reg_n_5_[5] ;
  wire \j_fu_74_reg_n_5_[6] ;
  wire \j_fu_74_reg_n_5_[7] ;
  wire \j_fu_74_reg_n_5_[8] ;
  wire \j_fu_74_reg_n_5_[9] ;
  wire [11:0]out;
  wire [3:0]NLW_icmp_ln85_fu_151_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln85_fu_151_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln85_fu_151_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln85_fu_151_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln90_1_fu_169_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln90_fu_163_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln90_fu_163_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln90_fu_163_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln90_fu_163_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88A8A8A800A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .I4(imgOutput_data_empty_n),
        .I5(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \axi_last_reg_196[0]_i_1 
       (.I0(icmp_ln90_1_fu_169_p2),
        .I1(icmp_ln90_fu_163_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .I4(axi_last_reg_196),
        .O(\axi_last_reg_196[0]_i_1_n_5 ));
  FDRE \axi_last_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_196[0]_i_1_n_5 ),
        .Q(axi_last_reg_196),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(j_2_fu_157_p2),
        .DI({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\ap_CS_fsm_reg[0] (D),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .icmp_ln90_fu_163_p2_carry(icmp_ln90_fu_163_p2_carry__1_0[11:0]),
        .icmp_ln90_fu_163_p2_carry_0(icmp_ln90_fu_163_p2_carry_i_8_n_5),
        .icmp_ln90_fu_163_p2_carry_1(icmp_ln90_fu_163_p2_carry_i_7_n_5),
        .icmp_ln90_fu_163_p2_carry_2(icmp_ln90_fu_163_p2_carry_i_6_n_5),
        .icmp_ln90_fu_163_p2_carry_3(icmp_ln90_fu_163_p2_carry_i_5_n_5),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .\j_fu_74_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\j_fu_74_reg[11] ({\j_fu_74_reg_n_5_[11] ,\j_fu_74_reg_n_5_[10] ,\j_fu_74_reg_n_5_[9] ,\j_fu_74_reg_n_5_[8] ,\j_fu_74_reg_n_5_[7] ,\j_fu_74_reg_n_5_[6] ,\j_fu_74_reg_n_5_[5] ,\j_fu_74_reg_n_5_[4] ,\j_fu_74_reg_n_5_[3] ,\j_fu_74_reg_n_5_[2] ,\j_fu_74_reg_n_5_[1] ,\j_fu_74_reg_n_5_[0] }),
        .out(out),
        .\sub_reg_164_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln85_fu_151_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln85_fu_151_p2_carry_n_5,icmp_ln85_fu_151_p2_carry_n_6,icmp_ln85_fu_151_p2_carry_n_7,icmp_ln85_fu_151_p2_carry_n_8}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .O(NLW_icmp_ln85_fu_151_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln85_fu_151_p2_carry__0
       (.CI(icmp_ln85_fu_151_p2_carry_n_5),
        .CO({icmp_ln85_fu_151_p2_carry__0_n_5,icmp_ln85_fu_151_p2_carry__0_n_6,icmp_ln85_fu_151_p2_carry__0_n_7,icmp_ln85_fu_151_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .O(NLW_icmp_ln85_fu_151_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({S,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln85_fu_151_p2_carry__1
       (.CI(icmp_ln85_fu_151_p2_carry__0_n_5),
        .CO({icmp_ln85_fu_151_p2_carry__1_n_5,icmp_ln85_fu_151_p2_carry__1_n_6,icmp_ln85_fu_151_p2_carry__1_n_7,icmp_ln85_fu_151_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI(icmp_ln85_fu_151_p2_carry__2_0),
        .O(NLW_icmp_ln85_fu_151_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln85_fu_151_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln85_fu_151_p2_carry__2
       (.CI(icmp_ln85_fu_151_p2_carry__1_n_5),
        .CO({CO,icmp_ln85_fu_151_p2_carry__2_n_6,icmp_ln85_fu_151_p2_carry__2_n_7,icmp_ln85_fu_151_p2_carry__2_n_8}),
        .CYINIT(1'b0),
        .DI(ap_enable_reg_pp0_iter1_reg_0),
        .O(NLW_icmp_ln85_fu_151_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(ap_enable_reg_pp0_iter1_reg_1));
  CARRY4 icmp_ln90_1_fu_169_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln90_1_fu_169_p2,icmp_ln90_1_fu_169_p2_carry_n_6,icmp_ln90_1_fu_169_p2_carry_n_7,icmp_ln90_1_fu_169_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln90_1_fu_169_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln90_1_fu_169_p2_carry_i_1_n_5,icmp_ln90_1_fu_169_p2_carry_i_2_n_5,icmp_ln90_1_fu_169_p2_carry_i_3_n_5,icmp_ln90_1_fu_169_p2_carry_i_4_n_5}));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln90_1_fu_169_p2_carry_i_1
       (.I0(icmp_ln90_1_fu_169_p2_carry_0[11]),
        .I1(icmp_ln90_1_fu_169_p2_carry_0[10]),
        .I2(icmp_ln90_1_fu_169_p2_carry_1[9]),
        .I3(icmp_ln90_1_fu_169_p2_carry_0[9]),
        .I4(icmp_ln90_1_fu_169_p2_carry_1[10]),
        .I5(icmp_ln90_1_fu_169_p2_carry_1[11]),
        .O(icmp_ln90_1_fu_169_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln90_1_fu_169_p2_carry_i_2
       (.I0(icmp_ln90_1_fu_169_p2_carry_0[8]),
        .I1(icmp_ln90_1_fu_169_p2_carry_0[7]),
        .I2(icmp_ln90_1_fu_169_p2_carry_1[6]),
        .I3(icmp_ln90_1_fu_169_p2_carry_0[6]),
        .I4(icmp_ln90_1_fu_169_p2_carry_1[7]),
        .I5(icmp_ln90_1_fu_169_p2_carry_1[8]),
        .O(icmp_ln90_1_fu_169_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln90_1_fu_169_p2_carry_i_3
       (.I0(icmp_ln90_1_fu_169_p2_carry_0[5]),
        .I1(icmp_ln90_1_fu_169_p2_carry_0[4]),
        .I2(icmp_ln90_1_fu_169_p2_carry_1[3]),
        .I3(icmp_ln90_1_fu_169_p2_carry_0[3]),
        .I4(icmp_ln90_1_fu_169_p2_carry_1[4]),
        .I5(icmp_ln90_1_fu_169_p2_carry_1[5]),
        .O(icmp_ln90_1_fu_169_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln90_1_fu_169_p2_carry_i_4
       (.I0(icmp_ln90_1_fu_169_p2_carry_0[2]),
        .I1(icmp_ln90_1_fu_169_p2_carry_0[1]),
        .I2(icmp_ln90_1_fu_169_p2_carry_1[0]),
        .I3(icmp_ln90_1_fu_169_p2_carry_0[0]),
        .I4(icmp_ln90_1_fu_169_p2_carry_1[1]),
        .I5(icmp_ln90_1_fu_169_p2_carry_1[2]),
        .O(icmp_ln90_1_fu_169_p2_carry_i_4_n_5));
  CARRY4 icmp_ln90_fu_163_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln90_fu_163_p2_carry_n_5,icmp_ln90_fu_163_p2_carry_n_6,icmp_ln90_fu_163_p2_carry_n_7,icmp_ln90_fu_163_p2_carry_n_8}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln90_fu_163_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}));
  CARRY4 icmp_ln90_fu_163_p2_carry__0
       (.CI(icmp_ln90_fu_163_p2_carry_n_5),
        .CO({icmp_ln90_fu_163_p2_carry__0_n_5,icmp_ln90_fu_163_p2_carry__0_n_6,icmp_ln90_fu_163_p2_carry__0_n_7,icmp_ln90_fu_163_p2_carry__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln90_fu_163_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln90_fu_163_p2_carry__0_i_1_n_5,icmp_ln90_fu_163_p2_carry__0_i_2_n_5,icmp_ln90_fu_163_p2_carry__0_i_3_n_5,icmp_ln90_fu_163_p2_carry__0_i_4_n_5}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln90_fu_163_p2_carry__0_i_1
       (.I0(icmp_ln90_fu_163_p2_carry__1_0[22]),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[23]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[21]),
        .O(icmp_ln90_fu_163_p2_carry__0_i_1_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln90_fu_163_p2_carry__0_i_2
       (.I0(icmp_ln90_fu_163_p2_carry__1_0[19]),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[20]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[18]),
        .O(icmp_ln90_fu_163_p2_carry__0_i_2_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln90_fu_163_p2_carry__0_i_3
       (.I0(icmp_ln90_fu_163_p2_carry__1_0[16]),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[17]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[15]),
        .O(icmp_ln90_fu_163_p2_carry__0_i_3_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln90_fu_163_p2_carry__0_i_4
       (.I0(icmp_ln90_fu_163_p2_carry__1_0[13]),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[14]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[12]),
        .O(icmp_ln90_fu_163_p2_carry__0_i_4_n_5));
  CARRY4 icmp_ln90_fu_163_p2_carry__1
       (.CI(icmp_ln90_fu_163_p2_carry__0_n_5),
        .CO({NLW_icmp_ln90_fu_163_p2_carry__1_CO_UNCONNECTED[3],icmp_ln90_fu_163_p2,icmp_ln90_fu_163_p2_carry__1_n_7,icmp_ln90_fu_163_p2_carry__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln90_fu_163_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln90_fu_163_p2_carry__1_i_1_n_5,icmp_ln90_fu_163_p2_carry__1_i_2_n_5,icmp_ln90_fu_163_p2_carry__1_i_3_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_163_p2_carry__1_i_1
       (.I0(icmp_ln90_fu_163_p2_carry__1_0[30]),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[31]),
        .O(icmp_ln90_fu_163_p2_carry__1_i_1_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln90_fu_163_p2_carry__1_i_2
       (.I0(icmp_ln90_fu_163_p2_carry__1_0[29]),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[28]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[27]),
        .O(icmp_ln90_fu_163_p2_carry__1_i_2_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln90_fu_163_p2_carry__1_i_3
       (.I0(icmp_ln90_fu_163_p2_carry__1_0[25]),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[26]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[24]),
        .O(icmp_ln90_fu_163_p2_carry__1_i_3_n_5));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln90_fu_163_p2_carry_i_5
       (.I0(\j_fu_74_reg_n_5_[11] ),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[10]),
        .I2(\j_fu_74_reg_n_5_[9] ),
        .I3(icmp_ln90_fu_163_p2_carry__1_0[9]),
        .I4(\j_fu_74_reg_n_5_[10] ),
        .I5(icmp_ln90_fu_163_p2_carry__1_0[11]),
        .O(icmp_ln90_fu_163_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln90_fu_163_p2_carry_i_6
       (.I0(\j_fu_74_reg_n_5_[8] ),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[7]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[6]),
        .I3(\j_fu_74_reg_n_5_[7] ),
        .I4(\j_fu_74_reg_n_5_[6] ),
        .I5(icmp_ln90_fu_163_p2_carry__1_0[8]),
        .O(icmp_ln90_fu_163_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln90_fu_163_p2_carry_i_7
       (.I0(\j_fu_74_reg_n_5_[5] ),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[4]),
        .I2(\j_fu_74_reg_n_5_[3] ),
        .I3(icmp_ln90_fu_163_p2_carry__1_0[3]),
        .I4(\j_fu_74_reg_n_5_[4] ),
        .I5(icmp_ln90_fu_163_p2_carry__1_0[5]),
        .O(icmp_ln90_fu_163_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln90_fu_163_p2_carry_i_8
       (.I0(\j_fu_74_reg_n_5_[2] ),
        .I1(icmp_ln90_fu_163_p2_carry__1_0[1]),
        .I2(icmp_ln90_fu_163_p2_carry__1_0[0]),
        .I3(\j_fu_74_reg_n_5_[1] ),
        .I4(\j_fu_74_reg_n_5_[0] ),
        .I5(icmp_ln90_fu_163_p2_carry__1_0[2]),
        .O(icmp_ln90_fu_163_p2_carry_i_8_n_5));
  FDRE \j_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[0]),
        .Q(\j_fu_74_reg_n_5_[0] ),
        .R(SR));
  FDRE \j_fu_74_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[10]),
        .Q(\j_fu_74_reg_n_5_[10] ),
        .R(SR));
  FDRE \j_fu_74_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[11]),
        .Q(\j_fu_74_reg_n_5_[11] ),
        .R(SR));
  FDRE \j_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[1]),
        .Q(\j_fu_74_reg_n_5_[1] ),
        .R(SR));
  FDRE \j_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[2]),
        .Q(\j_fu_74_reg_n_5_[2] ),
        .R(SR));
  FDRE \j_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[3]),
        .Q(\j_fu_74_reg_n_5_[3] ),
        .R(SR));
  FDRE \j_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[4]),
        .Q(\j_fu_74_reg_n_5_[4] ),
        .R(SR));
  FDRE \j_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[5]),
        .Q(\j_fu_74_reg_n_5_[5] ),
        .R(SR));
  FDRE \j_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[6]),
        .Q(\j_fu_74_reg_n_5_[6] ),
        .R(SR));
  FDRE \j_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[7]),
        .Q(\j_fu_74_reg_n_5_[7] ),
        .R(SR));
  FDRE \j_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[8]),
        .Q(\j_fu_74_reg_n_5_[8] ),
        .R(SR));
  FDRE \j_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[9]),
        .Q(\j_fu_74_reg_n_5_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xfMat2axis_24_16_3840_2160_1_s
   (\B_V_data_1_state_reg[0] ,
    CO,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    Q,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    img_out_TLAST,
    empty_n_reg,
    mOutPtr0__0,
    mOutPtr17_out,
    mOutPtr0__0_0,
    mOutPtr17_out_1,
    ap_idle,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    DI,
    S,
    icmp_ln85_fu_151_p2_carry__2,
    icmp_ln85_fu_151_p2_carry__2_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[3]_i_3 ,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    ap_rst_n,
    imgOutput_data_empty_n,
    img_out_TREADY,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    \ap_CS_fsm_reg[2]_0 ,
    out,
    \ap_CS_fsm_reg[3]_i_12_0 ,
    push,
    \mOutPtr_reg[0] ,
    push_2,
    push_3,
    imgInput_cols_c10_channel_empty_n,
    modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start,
    int_ap_idle_reg,
    imgInput_rows_c9_channel_empty_n,
    Block_entry1_proc_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    D,
    \sub13_reg_169_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[23] ,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0);
  output \B_V_data_1_state_reg[0] ;
  output [0:0]CO;
  output xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  output [0:0]Q;
  output xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  output [0:0]img_out_TLAST;
  output empty_n_reg;
  output mOutPtr0__0;
  output mOutPtr17_out;
  output mOutPtr0__0_0;
  output mOutPtr17_out_1;
  output ap_idle;
  output [23:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln85_fu_151_p2_carry__2;
  input [3:0]icmp_ln85_fu_151_p2_carry__2_0;
  input [3:0]ap_enable_reg_pp0_iter1_reg;
  input [3:0]ap_enable_reg_pp0_iter1_reg_0;
  input [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input ap_rst_n;
  input imgOutput_data_empty_n;
  input img_out_TREADY;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input [11:0]out;
  input [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  input push;
  input [0:0]\mOutPtr_reg[0] ;
  input push_2;
  input push_3;
  input imgInput_cols_c10_channel_empty_n;
  input modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input imgInput_rows_c9_channel_empty_n;
  input Block_entry1_proc_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input [31:0]D;
  input [11:0]\sub13_reg_169_reg[11]_0 ;
  input [23:0]\B_V_data_1_payload_B_reg[23] ;
  input grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;

  wire [23:0]\B_V_data_1_payload_B_reg[23] ;
  wire \B_V_data_1_state_reg[0] ;
  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire \ap_CS_fsm[3]_i_24_n_5 ;
  wire \ap_CS_fsm[3]_i_25_n_5 ;
  wire \ap_CS_fsm[3]_i_28_n_5 ;
  wire \ap_CS_fsm[3]_i_29_n_5 ;
  wire \ap_CS_fsm[3]_i_30_n_5 ;
  wire \ap_CS_fsm[3]_i_31_n_5 ;
  wire \ap_CS_fsm[3]_i_32_n_5 ;
  wire \ap_CS_fsm[3]_i_33_n_5 ;
  wire \ap_CS_fsm[3]_i_34_n_5 ;
  wire \ap_CS_fsm[3]_i_35_n_5 ;
  wire \ap_CS_fsm[3]_i_36_n_5 ;
  wire \ap_CS_fsm[3]_i_37_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_8 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_8 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_196;
  wire empty_n_reg;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [11:0]i_1_reg_174;
  wire \i_fu_62[0]_i_3_n_5 ;
  wire [11:0]i_fu_62_reg;
  wire \i_fu_62_reg[0]_i_2_n_10 ;
  wire \i_fu_62_reg[0]_i_2_n_11 ;
  wire \i_fu_62_reg[0]_i_2_n_12 ;
  wire \i_fu_62_reg[0]_i_2_n_5 ;
  wire \i_fu_62_reg[0]_i_2_n_6 ;
  wire \i_fu_62_reg[0]_i_2_n_7 ;
  wire \i_fu_62_reg[0]_i_2_n_8 ;
  wire \i_fu_62_reg[0]_i_2_n_9 ;
  wire \i_fu_62_reg[4]_i_1_n_10 ;
  wire \i_fu_62_reg[4]_i_1_n_11 ;
  wire \i_fu_62_reg[4]_i_1_n_12 ;
  wire \i_fu_62_reg[4]_i_1_n_5 ;
  wire \i_fu_62_reg[4]_i_1_n_6 ;
  wire \i_fu_62_reg[4]_i_1_n_7 ;
  wire \i_fu_62_reg[4]_i_1_n_8 ;
  wire \i_fu_62_reg[4]_i_1_n_9 ;
  wire \i_fu_62_reg[8]_i_1_n_10 ;
  wire \i_fu_62_reg[8]_i_1_n_11 ;
  wire \i_fu_62_reg[8]_i_1_n_12 ;
  wire \i_fu_62_reg[8]_i_1_n_6 ;
  wire \i_fu_62_reg[8]_i_1_n_7 ;
  wire \i_fu_62_reg[8]_i_1_n_8 ;
  wire \i_fu_62_reg[8]_i_1_n_9 ;
  wire icmp_ln85_fu_151_p2;
  wire [3:0]icmp_ln85_fu_151_p2_carry__2;
  wire [3:0]icmp_ln85_fu_151_p2_carry__2_0;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [23:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire int_ap_idle_i_2_n_5;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire j_fu_74;
  wire mOutPtr0__0;
  wire mOutPtr0__0_0;
  wire mOutPtr17_out;
  wire mOutPtr17_out_1;
  wire [0:0]\mOutPtr_reg[0] ;
  wire modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start;
  wire [11:0]out;
  wire push;
  wire push_2;
  wire push_3;
  wire regslice_both_img_out_V_data_V_U_n_11;
  wire regslice_both_img_out_V_data_V_U_n_13;
  wire regslice_both_img_out_V_data_V_U_n_14;
  wire regslice_both_img_out_V_data_V_U_n_19;
  wire regslice_both_img_out_V_data_V_U_n_20;
  wire regslice_both_img_out_V_data_V_U_n_7;
  wire regslice_both_img_out_V_data_V_U_n_9;
  wire [11:0]sub13_reg_169;
  wire [11:0]\sub13_reg_169_reg[11]_0 ;
  wire [31:0]sub_reg_164;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(i_fu_62_reg[11]),
        .I1(i_fu_62_reg[10]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_24_n_5 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(i_fu_62_reg[9]),
        .I1(i_fu_62_reg[8]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_25_n_5 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(i_fu_62_reg[11]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I2(i_fu_62_reg[10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_28_n_5 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(i_fu_62_reg[9]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I2(i_fu_62_reg[8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_29_n_5 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(i_fu_62_reg[7]),
        .I1(i_fu_62_reg[6]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(i_fu_62_reg[5]),
        .I1(i_fu_62_reg[4]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_31_n_5 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(i_fu_62_reg[3]),
        .I1(i_fu_62_reg[2]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(i_fu_62_reg[1]),
        .I1(i_fu_62_reg[0]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(i_fu_62_reg[7]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I2(i_fu_62_reg[6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(i_fu_62_reg[5]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I2(i_fu_62_reg[4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_35_n_5 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(i_fu_62_reg[3]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I2(i_fu_62_reg[2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_36_n_5 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(i_fu_62_reg[1]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I2(i_fu_62_reg[0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_37_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_12 
       (.CI(\ap_CS_fsm_reg[3]_i_21_n_5 ),
        .CO({CO,\ap_CS_fsm_reg[3]_i_12_n_6 ,\ap_CS_fsm_reg[3]_i_12_n_7 ,\ap_CS_fsm_reg[3]_i_12_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm_reg[3]_i_3 ,\ap_CS_fsm[3]_i_24_n_5 ,\ap_CS_fsm[3]_i_25_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[3]_i_3_0 ,\ap_CS_fsm[3]_i_28_n_5 ,\ap_CS_fsm[3]_i_29_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_21_n_5 ,\ap_CS_fsm_reg[3]_i_21_n_6 ,\ap_CS_fsm_reg[3]_i_21_n_7 ,\ap_CS_fsm_reg[3]_i_21_n_8 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_30_n_5 ,\ap_CS_fsm[3]_i_31_n_5 ,\ap_CS_fsm[3]_i_32_n_5 ,\ap_CS_fsm[3]_i_33_n_5 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_34_n_5 ,\ap_CS_fsm[3]_i_35_n_5 ,\ap_CS_fsm[3]_i_36_n_5 ,\ap_CS_fsm[3]_i_37_n_5 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78
       (.CO(icmp_ln85_fu_151_p2),
        .D(ap_NS_fsm[1]),
        .DI(DI),
        .E(j_fu_74),
        .Q({ap_CS_fsm_state3,\ap_CS_fsm_reg_n_5_[0] }),
        .S(S),
        .SR(regslice_both_img_out_V_data_V_U_n_11),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_13),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_img_out_V_data_V_U_n_19),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_2(regslice_both_img_out_V_data_V_U_n_14),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(regslice_both_img_out_V_data_V_U_n_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_196(axi_last_reg_196),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .icmp_ln85_fu_151_p2_carry__2_0(icmp_ln85_fu_151_p2_carry__2),
        .icmp_ln85_fu_151_p2_carry__2_1(icmp_ln85_fu_151_p2_carry__2_0),
        .icmp_ln90_1_fu_169_p2_carry_0(i_1_reg_174),
        .icmp_ln90_1_fu_169_p2_carry_1(sub13_reg_169),
        .icmp_ln90_fu_163_p2_carry__1_0(sub_reg_164),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_img_out_V_data_V_U_n_20),
        .Q(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[0]),
        .Q(i_1_reg_174[0]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[10]),
        .Q(i_1_reg_174[10]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[11]),
        .Q(i_1_reg_174[11]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[1]),
        .Q(i_1_reg_174[1]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[2]),
        .Q(i_1_reg_174[2]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[3]),
        .Q(i_1_reg_174[3]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[4]),
        .Q(i_1_reg_174[4]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[5]),
        .Q(i_1_reg_174[5]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[6]),
        .Q(i_1_reg_174[6]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[7]),
        .Q(i_1_reg_174[7]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[8]),
        .Q(i_1_reg_174[8]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_62_reg[9]),
        .Q(i_1_reg_174[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_3 
       (.I0(i_fu_62_reg[0]),
        .O(\i_fu_62[0]_i_3_n_5 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_12 ),
        .Q(i_fu_62_reg[0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_62_reg[0]_i_2_n_5 ,\i_fu_62_reg[0]_i_2_n_6 ,\i_fu_62_reg[0]_i_2_n_7 ,\i_fu_62_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_62_reg[0]_i_2_n_9 ,\i_fu_62_reg[0]_i_2_n_10 ,\i_fu_62_reg[0]_i_2_n_11 ,\i_fu_62_reg[0]_i_2_n_12 }),
        .S({i_fu_62_reg[3:1],\i_fu_62[0]_i_3_n_5 }));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_10 ),
        .Q(i_fu_62_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_9 ),
        .Q(i_fu_62_reg[11]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_11 ),
        .Q(i_fu_62_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_10 ),
        .Q(i_fu_62_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[0]_i_2_n_9 ),
        .Q(i_fu_62_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_12 ),
        .Q(i_fu_62_reg[4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[4]_i_1 
       (.CI(\i_fu_62_reg[0]_i_2_n_5 ),
        .CO({\i_fu_62_reg[4]_i_1_n_5 ,\i_fu_62_reg[4]_i_1_n_6 ,\i_fu_62_reg[4]_i_1_n_7 ,\i_fu_62_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[4]_i_1_n_9 ,\i_fu_62_reg[4]_i_1_n_10 ,\i_fu_62_reg[4]_i_1_n_11 ,\i_fu_62_reg[4]_i_1_n_12 }),
        .S(i_fu_62_reg[7:4]));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_11 ),
        .Q(i_fu_62_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_10 ),
        .Q(i_fu_62_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[4]_i_1_n_9 ),
        .Q(i_fu_62_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_12 ),
        .Q(i_fu_62_reg[8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[8]_i_1 
       (.CI(\i_fu_62_reg[4]_i_1_n_5 ),
        .CO({\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_62_reg[8]_i_1_n_6 ,\i_fu_62_reg[8]_i_1_n_7 ,\i_fu_62_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[8]_i_1_n_9 ,\i_fu_62_reg[8]_i_1_n_10 ,\i_fu_62_reg[8]_i_1_n_11 ,\i_fu_62_reg[8]_i_1_n_12 }),
        .S(i_fu_62_reg[11:8]));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .D(\i_fu_62_reg[8]_i_1_n_11 ),
        .Q(i_fu_62_reg[9]),
        .R(ap_NS_fsm12_out));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_5),
        .I1(imgInput_cols_c10_channel_empty_n),
        .I2(modefilter_3_1_16_3840_2160_1_2_2_U0_ap_start),
        .I3(int_ap_idle_reg),
        .I4(imgOutput_cols_channel_empty_n),
        .I5(imgInput_rows_c9_channel_empty_n),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(imgOutput_rows_channel_empty_n),
        .O(int_ap_idle_i_2_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_regslice_both regslice_both_img_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (\B_V_data_1_payload_B_reg[23] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_img_out_V_data_V_U_n_13),
        .CO(icmp_ln85_fu_151_p2),
        .D({ap_NS_fsm[3:2],ap_NS_fsm[0]}),
        .E(j_fu_74),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,Q,\ap_CS_fsm_reg_n_5_[0] }),
        .SR(regslice_both_img_out_V_data_V_U_n_11),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_20),
        .\ap_CS_fsm_reg[2] (regslice_both_img_out_V_data_V_U_n_7),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_img_out_V_data_V_U_n_14),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_img_out_V_data_V_U_n_9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(regslice_both_img_out_V_data_V_U_n_19),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr0__0_0(mOutPtr0__0_0),
        .mOutPtr17_out(mOutPtr17_out),
        .mOutPtr17_out_1(mOutPtr17_out_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .push(push),
        .push_2(push_2),
        .push_3(push_3),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel_regslice_both__parameterized1 regslice_both_img_out_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (regslice_both_img_out_V_data_V_U_n_7),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_196(axi_last_reg_196),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  FDRE \sub13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [0]),
        .Q(sub13_reg_169[0]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [10]),
        .Q(sub13_reg_169[10]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [11]),
        .Q(sub13_reg_169[11]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [1]),
        .Q(sub13_reg_169[1]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [2]),
        .Q(sub13_reg_169[2]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [3]),
        .Q(sub13_reg_169[3]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [4]),
        .Q(sub13_reg_169[4]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [5]),
        .Q(sub13_reg_169[5]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [6]),
        .Q(sub13_reg_169[6]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [7]),
        .Q(sub13_reg_169[7]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [8]),
        .Q(sub13_reg_169[8]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [9]),
        .Q(sub13_reg_169[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_164[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(imgOutput_cols_channel_empty_n),
        .I2(imgOutput_rows_channel_empty_n),
        .O(ap_NS_fsm12_out));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[0]),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "modefilter_design_modefilter_accel_0_0,modefilter_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "modefilter_accel,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_in_TVALID,
    img_in_TREADY,
    img_in_TDATA,
    img_in_TKEEP,
    img_in_TSTRB,
    img_in_TUSER,
    img_in_TLAST,
    img_in_TID,
    img_in_TDEST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN modefilter_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_in:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN modefilter_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TVALID" *) input img_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TREADY" *) output img_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TDATA" *) input [23:0]img_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TKEEP" *) input [2:0]img_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TSTRB" *) input [2:0]img_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TUSER" *) input [0:0]img_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TLAST" *) input [0:0]img_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TID" *) input [0:0]img_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN modefilter_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [23:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [2:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [2:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TUSER" *) output [0:0]img_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TID" *) output [0:0]img_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN modefilter_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]img_in_TDATA;
  wire img_in_TREADY;
  wire img_in_TVALID;
  wire [23:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]NLW_inst_img_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TID_UNCONNECTED;
  wire [2:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[2] = \<const1> ;
  assign img_out_TKEEP[1] = \<const1> ;
  assign img_out_TKEEP[0] = \<const1> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modefilter_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_TDATA(img_in_TDATA),
        .img_in_TDEST(1'b0),
        .img_in_TID(1'b0),
        .img_in_TKEEP({1'b0,1'b0,1'b0}),
        .img_in_TLAST(1'b0),
        .img_in_TREADY(img_in_TREADY),
        .img_in_TSTRB({1'b0,1'b0,1'b0}),
        .img_in_TUSER(1'b0),
        .img_in_TVALID(img_in_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TDEST(NLW_inst_img_out_TDEST_UNCONNECTED[0]),
        .img_out_TID(NLW_inst_img_out_TID_UNCONNECTED[0]),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[2:0]),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[2:0]),
        .img_out_TUSER(NLW_inst_img_out_TUSER_UNCONNECTED[0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
