#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9f8bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9f8d40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x9f0950 .functor NOT 1, L_0xa29570, C4<0>, C4<0>, C4<0>;
L_0xa29300 .functor XOR 1, L_0xa291a0, L_0xa29260, C4<0>, C4<0>;
L_0xa29460 .functor XOR 1, L_0xa29300, L_0xa293c0, C4<0>, C4<0>;
v0xa26940_0 .net *"_ivl_10", 0 0, L_0xa293c0;  1 drivers
v0xa26a40_0 .net *"_ivl_12", 0 0, L_0xa29460;  1 drivers
v0xa26b20_0 .net *"_ivl_2", 0 0, L_0xa29100;  1 drivers
v0xa26be0_0 .net *"_ivl_4", 0 0, L_0xa291a0;  1 drivers
v0xa26cc0_0 .net *"_ivl_6", 0 0, L_0xa29260;  1 drivers
v0xa26df0_0 .net *"_ivl_8", 0 0, L_0xa29300;  1 drivers
v0xa26ed0_0 .net "a", 0 0, v0xa24dd0_0;  1 drivers
v0xa26f70_0 .net "b", 0 0, v0xa24e70_0;  1 drivers
v0xa27010_0 .net "c", 0 0, v0xa24f10_0;  1 drivers
v0xa270b0_0 .var "clk", 0 0;
v0xa27150_0 .net "d", 0 0, v0xa25080_0;  1 drivers
v0xa271f0_0 .net "out_dut", 0 0, L_0xa28fa0;  1 drivers
v0xa27290_0 .net "out_ref", 0 0, L_0xa28260;  1 drivers
v0xa27330_0 .var/2u "stats1", 159 0;
v0xa273d0_0 .var/2u "strobe", 0 0;
v0xa27470_0 .net "tb_match", 0 0, L_0xa29570;  1 drivers
v0xa27530_0 .net "tb_mismatch", 0 0, L_0x9f0950;  1 drivers
v0xa27700_0 .net "wavedrom_enable", 0 0, v0xa25170_0;  1 drivers
v0xa277a0_0 .net "wavedrom_title", 511 0, v0xa25210_0;  1 drivers
L_0xa29100 .concat [ 1 0 0 0], L_0xa28260;
L_0xa291a0 .concat [ 1 0 0 0], L_0xa28260;
L_0xa29260 .concat [ 1 0 0 0], L_0xa28fa0;
L_0xa293c0 .concat [ 1 0 0 0], L_0xa28260;
L_0xa29570 .cmp/eeq 1, L_0xa29100, L_0xa29460;
S_0x9f8ed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x9f8d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x9f9650 .functor NOT 1, v0xa24f10_0, C4<0>, C4<0>, C4<0>;
L_0x9f1ff0 .functor NOT 1, v0xa24e70_0, C4<0>, C4<0>, C4<0>;
L_0xa279b0 .functor AND 1, L_0x9f9650, L_0x9f1ff0, C4<1>, C4<1>;
L_0xa27a50 .functor NOT 1, v0xa25080_0, C4<0>, C4<0>, C4<0>;
L_0xa27b80 .functor NOT 1, v0xa24dd0_0, C4<0>, C4<0>, C4<0>;
L_0xa27c80 .functor AND 1, L_0xa27a50, L_0xa27b80, C4<1>, C4<1>;
L_0xa27d60 .functor OR 1, L_0xa279b0, L_0xa27c80, C4<0>, C4<0>;
L_0xa27e20 .functor AND 1, v0xa24dd0_0, v0xa24f10_0, C4<1>, C4<1>;
L_0xa27ee0 .functor AND 1, L_0xa27e20, v0xa25080_0, C4<1>, C4<1>;
L_0xa27fa0 .functor OR 1, L_0xa27d60, L_0xa27ee0, C4<0>, C4<0>;
L_0xa28110 .functor AND 1, v0xa24e70_0, v0xa24f10_0, C4<1>, C4<1>;
L_0xa28180 .functor AND 1, L_0xa28110, v0xa25080_0, C4<1>, C4<1>;
L_0xa28260 .functor OR 1, L_0xa27fa0, L_0xa28180, C4<0>, C4<0>;
v0x9f0bc0_0 .net *"_ivl_0", 0 0, L_0x9f9650;  1 drivers
v0x9f0c60_0 .net *"_ivl_10", 0 0, L_0xa27c80;  1 drivers
v0xa235c0_0 .net *"_ivl_12", 0 0, L_0xa27d60;  1 drivers
v0xa23680_0 .net *"_ivl_14", 0 0, L_0xa27e20;  1 drivers
v0xa23760_0 .net *"_ivl_16", 0 0, L_0xa27ee0;  1 drivers
v0xa23890_0 .net *"_ivl_18", 0 0, L_0xa27fa0;  1 drivers
v0xa23970_0 .net *"_ivl_2", 0 0, L_0x9f1ff0;  1 drivers
v0xa23a50_0 .net *"_ivl_20", 0 0, L_0xa28110;  1 drivers
v0xa23b30_0 .net *"_ivl_22", 0 0, L_0xa28180;  1 drivers
v0xa23c10_0 .net *"_ivl_4", 0 0, L_0xa279b0;  1 drivers
v0xa23cf0_0 .net *"_ivl_6", 0 0, L_0xa27a50;  1 drivers
v0xa23dd0_0 .net *"_ivl_8", 0 0, L_0xa27b80;  1 drivers
v0xa23eb0_0 .net "a", 0 0, v0xa24dd0_0;  alias, 1 drivers
v0xa23f70_0 .net "b", 0 0, v0xa24e70_0;  alias, 1 drivers
v0xa24030_0 .net "c", 0 0, v0xa24f10_0;  alias, 1 drivers
v0xa240f0_0 .net "d", 0 0, v0xa25080_0;  alias, 1 drivers
v0xa241b0_0 .net "out", 0 0, L_0xa28260;  alias, 1 drivers
S_0xa24310 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x9f8d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xa24dd0_0 .var "a", 0 0;
v0xa24e70_0 .var "b", 0 0;
v0xa24f10_0 .var "c", 0 0;
v0xa24fe0_0 .net "clk", 0 0, v0xa270b0_0;  1 drivers
v0xa25080_0 .var "d", 0 0;
v0xa25170_0 .var "wavedrom_enable", 0 0;
v0xa25210_0 .var "wavedrom_title", 511 0;
S_0xa245b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xa24310;
 .timescale -12 -12;
v0xa24810_0 .var/2s "count", 31 0;
E_0x9f3b00/0 .event negedge, v0xa24fe0_0;
E_0x9f3b00/1 .event posedge, v0xa24fe0_0;
E_0x9f3b00 .event/or E_0x9f3b00/0, E_0x9f3b00/1;
E_0x9f3d50 .event negedge, v0xa24fe0_0;
E_0x9de9f0 .event posedge, v0xa24fe0_0;
S_0xa24910 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xa24310;
 .timescale -12 -12;
v0xa24b10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa24bf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xa24310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa25370 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x9f8d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xa283c0 .functor NOT 1, v0xa24f10_0, C4<0>, C4<0>, C4<0>;
L_0xa28430 .functor NOT 1, v0xa24e70_0, C4<0>, C4<0>, C4<0>;
L_0xa284c0 .functor AND 1, L_0xa283c0, L_0xa28430, C4<1>, C4<1>;
L_0xa285d0 .functor NOT 1, v0xa25080_0, C4<0>, C4<0>, C4<0>;
L_0xa28670 .functor NOT 1, v0xa24dd0_0, C4<0>, C4<0>, C4<0>;
L_0xa286e0 .functor AND 1, L_0xa285d0, L_0xa28670, C4<1>, C4<1>;
L_0xa28830 .functor OR 1, L_0xa284c0, L_0xa286e0, C4<0>, C4<0>;
L_0xa28940 .functor AND 1, v0xa24dd0_0, v0xa24f10_0, C4<1>, C4<1>;
L_0xa28b10 .functor AND 1, L_0xa28940, v0xa25080_0, C4<1>, C4<1>;
L_0xa28ce0 .functor OR 1, L_0xa28830, L_0xa28b10, C4<0>, C4<0>;
L_0xa28e50 .functor AND 1, v0xa24e70_0, v0xa24f10_0, C4<1>, C4<1>;
L_0xa28ec0 .functor AND 1, L_0xa28e50, v0xa25080_0, C4<1>, C4<1>;
L_0xa28fa0 .functor OR 1, L_0xa28ce0, L_0xa28ec0, C4<0>, C4<0>;
v0xa25660_0 .net *"_ivl_0", 0 0, L_0xa283c0;  1 drivers
v0xa25740_0 .net *"_ivl_10", 0 0, L_0xa286e0;  1 drivers
v0xa25820_0 .net *"_ivl_12", 0 0, L_0xa28830;  1 drivers
v0xa25910_0 .net *"_ivl_14", 0 0, L_0xa28940;  1 drivers
v0xa259f0_0 .net *"_ivl_16", 0 0, L_0xa28b10;  1 drivers
v0xa25b20_0 .net *"_ivl_18", 0 0, L_0xa28ce0;  1 drivers
v0xa25c00_0 .net *"_ivl_2", 0 0, L_0xa28430;  1 drivers
v0xa25ce0_0 .net *"_ivl_20", 0 0, L_0xa28e50;  1 drivers
v0xa25dc0_0 .net *"_ivl_22", 0 0, L_0xa28ec0;  1 drivers
v0xa25ea0_0 .net *"_ivl_4", 0 0, L_0xa284c0;  1 drivers
v0xa25f80_0 .net *"_ivl_6", 0 0, L_0xa285d0;  1 drivers
v0xa26060_0 .net *"_ivl_8", 0 0, L_0xa28670;  1 drivers
v0xa26140_0 .net "a", 0 0, v0xa24dd0_0;  alias, 1 drivers
v0xa261e0_0 .net "b", 0 0, v0xa24e70_0;  alias, 1 drivers
v0xa262d0_0 .net "c", 0 0, v0xa24f10_0;  alias, 1 drivers
v0xa263c0_0 .net "d", 0 0, v0xa25080_0;  alias, 1 drivers
v0xa264b0_0 .net "out", 0 0, L_0xa28fa0;  alias, 1 drivers
S_0xa26720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x9f8d40;
 .timescale -12 -12;
E_0x9f38a0 .event anyedge, v0xa273d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa273d0_0;
    %nor/r;
    %assign/vec4 v0xa273d0_0, 0;
    %wait E_0x9f38a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa24310;
T_3 ;
    %fork t_1, S_0xa245b0;
    %jmp t_0;
    .scope S_0xa245b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa24810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa25080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa24f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa24e70_0, 0;
    %assign/vec4 v0xa24dd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9de9f0;
    %load/vec4 v0xa24810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xa24810_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa25080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa24f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa24e70_0, 0;
    %assign/vec4 v0xa24dd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x9f3d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa24bf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9f3b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xa24dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa24e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa24f10_0, 0;
    %assign/vec4 v0xa25080_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xa24310;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x9f8d40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa270b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa273d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x9f8d40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa270b0_0;
    %inv;
    %store/vec4 v0xa270b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x9f8d40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa24fe0_0, v0xa27530_0, v0xa26ed0_0, v0xa26f70_0, v0xa27010_0, v0xa27150_0, v0xa27290_0, v0xa271f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x9f8d40;
T_7 ;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa27330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x9f8d40;
T_8 ;
    %wait E_0x9f3b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa27330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27330_0, 4, 32;
    %load/vec4 v0xa27470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa27330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa27290_0;
    %load/vec4 v0xa27290_0;
    %load/vec4 v0xa271f0_0;
    %xor;
    %load/vec4 v0xa27290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa27330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa27330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/kmap2/iter0/response4/top_module.sv";
