INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.srcs/sources_1/new/task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.srcs/sim_1/new/task1sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
