[LV]
FEB_PWR_EN_pattern = 15
FEB_OVC_EN_pattern = 0
FEB_OVV_EN_pattern = 0
FEB_OVT_EN_pattern = 15
ROC_OVT_EN  = 1
XCVR_LPBCK_TST_EN  = 0
ROC_OVT_LIMIT = 63
A_OVC_LIMIT_FEB0 = 511
A_OVV_LIMIT_FEB0 = 511
A_OVC_LIMIT_FEB1 = 511
A_OVV_LIMIT_FEB1 = 511
A_OVC_LIMIT_FEB2 = 511
A_OVV_LIMIT_FEB2 = 511
A_OVC_LIMIT_FEB3 = 511
A_OVV_LIMIT_FEB3 = 511
D_OVC_LIMIT_FEB0 = 511
D_OVV_LIMIT_FEB0 = 511
OVT_LIMIT_FEB0 = 205
D_OVC_LIMIT_FEB1 = 511
D_OVV_LIMIT_FEB1 = 511
OVT_LIMIT_FEB1 = 205
D_OVC_LIMIT_FEB2 = 511
D_OVV_LIMIT_FEB2 = 511
OVT_LIMIT_FEB2 = 205
D_OVC_LIMIT_FEB3 = 511
D_OVV_LIMIT_FEB3 = 511
OVT_LIMIT_FEB3 = 205
FnR_8bit_pattern =0
[DAQ]
Dbg_functions_ctrl_bits_LoNibble = 1
Dbg_functions_ctrl_bits_HiNibble = 0
UDP_DATA_DESTINATION_IPADDR = 200
L1_TM_xtrct_start_latency = 1023
L1_period = 1023
TP_width= 8
L1_win_upper_edge_offset = 1299
L1_win_lower_edge_offset = 1567
TP_period = 512
Periodic_TP_EN_pattern = 0
TL_nTM_ACQ = 0
AUTO_L1_EN_bit = 0
AUTO_TP_EN_bit = 0
TP_Pos_nNeg = 0
EN_TM_TCAM_pattern =255