// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4_ram) {
        ram[0] = "0b00111111010111000100111001010000";
        ram[1] = "0b00111111001001011010001011000101";
        ram[2] = "0b10111111000111100011010111010101";
        ram[3] = "0b00111111000000110111101011101000";
        ram[4] = "0b00111110100111111101110100101111";
        ram[5] = "0b00111110010100111110110011001100";
        ram[6] = "0b00111111000010101100110001010101";
        ram[7] = "0b00111111010000001110000001011011";
        ram[8] = "0b10111110011011110101110001010001";
        ram[9] = "0b10111111011111110000001100110010";
        ram[10] = "0b10111001100111000011101010010100";
        ram[11] = "0b10111111110010001010111000001010";
        ram[12] = "0b00111111001001010001001011010011";
        ram[13] = "0b10111110110100100011110110111111";
        ram[14] = "0b00111110000011011010100110111111";
        ram[15] = "0b00111100111111100101011011010100";
        ram[16] = "0b10111111001011000110100011001101";
        ram[17] = "0b10111101010101000111110001111111";
        ram[18] = "0b10111101111111110011110111001111";
        ram[19] = "0b00111111001010001111000111101111";
        ram[20] = "0b00111110101000101001000001100111";
        ram[21] = "0b00111110101011001110111001000011";
        ram[22] = "0b00111111010001101101101101001010";
        ram[23] = "0b00111111001100011010001000101111";
        ram[24] = "0b00111111001011110000011010111010";
        ram[25] = "0b00111101111110100000001000101101";
        ram[26] = "0b00111101011001000010111111110000";
        ram[27] = "0b10111110100011100111110101110001";
        ram[28] = "0b00111110010011111001001110001011";
        ram[29] = "0b10111110101011100010001001111101";
        ram[30] = "0b10111111100011011011010000100010";
        ram[31] = "0b00111111100010001101100100100010";
        ram[32] = "0b00111111001000001011010010101101";
        ram[33] = "0b10111101100101000001100101000100";
        ram[34] = "0b00111111001101111100111100011110";
        ram[35] = "0b00111110110000001100011100100010";
        ram[36] = "0b00111111001011001110110001001101";
        ram[37] = "0b00111110110011111111111010011010";
        ram[38] = "0b00111101110100010111000001111000";
        ram[39] = "0b10111111000011011011110010110001";
        ram[40] = "0b00111110011011010011101011110011";
        ram[41] = "0b00111110100110101111111111100011";
        ram[42] = "0b10111110111100001000000110011111";
        ram[43] = "0b10111110101001011000111001001111";
        ram[44] = "0b00111110101100010110111011010011";
        ram[45] = "0b10111110100111100001010011100001";
        ram[46] = "0b00111111000010100001110100111001";
        ram[47] = "0b10111101110011101101000101100010";
        ram[48] = "0b00111110101100110001001001000011";
        ram[49] = "0b10111111100001101110010011101101";
        ram[50] = "0b11000000000001100100010000101100";
        ram[51] = "0b10111110110100000100111111100011";
        ram[52] = "0b00111110110111100111011011011000";
        ram[53] = "0b00111111000111100100110011001011";
        ram[54] = "0b10111110001110110110101010011100";
        ram[55] = "0b00111010001110000001100001011010";
        ram[56] = "0b00111110000101110010000110010000";
        ram[57] = "0b00111111000111011001101100100001";
        ram[58] = "0b00111111001101011001100110001110";
        ram[59] = "0b10111110100001100010100001111100";
        ram[60] = "0b11000000001100011110111010001011";
        ram[61] = "0b00111101000110100000101001111100";
        ram[62] = "0b00111110000000011110000111101101";
        ram[63] = "0b00111110100101000100011000101100";
        ram[64] = "0b00111110110100110111000111100110";
        ram[65] = "0b00111110101110100000111011101111";
        ram[66] = "0b00111101010100000111001010001001";
        ram[67] = "0b00111110101101010100100110101011";
        ram[68] = "0b00111110011110000111110001110010";
        ram[69] = "0b10111111010000110111110101110010";
        ram[70] = "0b10111110110001011110100100010000";
        ram[71] = "0b10111101110001000000010101111000";
        ram[72] = "0b10111111000100110110110010101100";
        ram[73] = "0b10111110111101001101111101000110";
        ram[74] = "0b00111101110101011110110100110001";
        ram[75] = "0b10111110011110110100111111101010";
        ram[76] = "0b10111111010000001101110100111100";
        ram[77] = "0b00111101100110101011101101100011";
        ram[78] = "0b10111111000111010000110000010110";
        ram[79] = "0b10111111111110111001011110101000";
        ram[80] = "0b10111111111111101111011110011000";
        ram[81] = "0b00111101111011101111111101000101";
        ram[82] = "0b00111011110101011000001010110100";
        ram[83] = "0b10111110010000011101001101000011";
        ram[84] = "0b00111110001111100111100101100001";
        ram[85] = "0b00111111000010010011001101011111";
        ram[86] = "0b10111110100011101001110001011110";
        ram[87] = "0b10111101101010010000110111011110";
        ram[88] = "0b10111101000010110100001010100000";
        ram[89] = "0b10111111110100000100010110001110";
        ram[90] = "0b10111110110100011110110100101111";
        ram[91] = "0b10111101101000001001100111110000";
        ram[92] = "0b10111110100110001110101100100101";
        ram[93] = "0b00111110010001011000001110110100";
        ram[94] = "0b00111100011111101000000101101010";
        ram[95] = "0b10111110000101011001101011111011";
        ram[96] = "0b10111110111111111010101001100111";
        ram[97] = "0b00111101011100111101010000000110";
        ram[98] = "0b00111111000001011010110000111110";
        ram[99] = "0b10111111100010101110100100111101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4_ram("nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4() {
    delete meminst;
}


};//endmodule
#endif
