Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date             : Sun Apr 28 21:05:57 2024
| Host             : WINDELL-P5S529P running 64-bit major release  (build 9200)
| Command          : report_power -file rgb2ycbcr_power_routed.rpt -pb rgb2ycbcr_power_summary_routed.pb -rpx rgb2ycbcr_power_routed.rpx
| Design           : rgb2ycbcr
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 32.935 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 32.188                           |
| Device Static (W)        | 0.747                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.590 |      281 |       --- |             --- |
|   LUT as Logic          |     0.352 |       50 |     17600 |            0.28 |
|   CARRY4                |     0.128 |       18 |      4400 |            0.41 |
|   Register              |     0.098 |      102 |     35200 |            0.29 |
|   LUT as Shift Register |     0.006 |        3 |      6000 |            0.05 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      107 |       --- |             --- |
| Signals                 |     1.597 |      212 |       --- |             --- |
| DSPs                    |     6.377 |        9 |        80 |           11.25 |
| I/O                     |    23.624 |       55 |       100 |           55.00 |
| Static Power            |     0.747 |          |           |                 |
| Total                   |    32.935 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     8.805 |       8.676 |      0.129 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.965 |       1.925 |      0.040 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    11.138 |      11.137 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| rgb2ycbcr                |    32.188 |
|   addersP1[0].add        |     0.138 |
|     U0                   |     0.138 |
|       xst_addsub         |     0.138 |
|   addersP1[1].add        |     0.163 |
|     U0                   |     0.163 |
|       xst_addsub         |     0.163 |
|   addersP1[2].add        |     0.152 |
|     U0                   |     0.152 |
|       xst_addsub         |     0.152 |
|   addersP2[0].add        |     0.137 |
|     U0                   |     0.137 |
|       xst_addsub         |     0.137 |
|   addersP2[1].add        |     0.117 |
|     U0                   |     0.117 |
|       xst_addsub         |     0.117 |
|   addersP2[2].add        |     0.163 |
|     U0                   |     0.163 |
|       xst_addsub         |     0.163 |
|   addersVec[0].add       |     0.213 |
|     U0                   |     0.213 |
|       xst_addsub         |     0.213 |
|   addersVec[1].add       |     0.218 |
|     U0                   |     0.218 |
|       xst_addsub         |     0.218 |
|   addersVec[2].add       |     0.260 |
|     U0                   |     0.260 |
|       xst_addsub         |     0.260 |
|   delays[0].dl           |     0.027 |
|     genblk1[0].r_i       |     0.027 |
|   delays[1].dl           |     0.008 |
|     genblk1[0].r_i       |     0.008 |
|   delays[2].dl           |     0.046 |
|     genblk1[0].r_i       |     0.046 |
|   dl_de                  |     0.008 |
|     genblk1[4].r_i       |     0.002 |
|     genblk1[5].r_i       |     0.005 |
|   dl_h                   |     0.009 |
|     genblk1[0].r_i       |     0.002 |
|     genblk1[4].r_i       |     0.002 |
|     genblk1[5].r_i       |     0.006 |
|   dl_v                   |     0.009 |
|     genblk1[0].r_i       |     0.002 |
|     genblk1[4].r_i       |     0.002 |
|     genblk1[5].r_i       |     0.005 |
|   genblk1[0].muls[0].mul |     0.752 |
|     U0                   |     0.752 |
|       i_mult             |     0.752 |
|   genblk1[0].muls[1].mul |     0.834 |
|     U0                   |     0.834 |
|       i_mult             |     0.834 |
|   genblk1[0].muls[2].mul |     0.580 |
|     U0                   |     0.580 |
|       i_mult             |     0.580 |
|   genblk1[1].muls[0].mul |     1.057 |
|     U0                   |     1.057 |
|       i_mult             |     1.057 |
|   genblk1[1].muls[1].mul |     1.004 |
|     U0                   |     1.004 |
|       i_mult             |     1.004 |
|   genblk1[1].muls[2].mul |     0.229 |
|     U0                   |     0.229 |
|       i_mult             |     0.229 |
|   genblk1[2].muls[0].mul |     0.232 |
|     U0                   |     0.232 |
|       i_mult             |     0.232 |
|   genblk1[2].muls[1].mul |     0.982 |
|     U0                   |     0.982 |
|       i_mult             |     0.982 |
|   genblk1[2].muls[2].mul |     1.024 |
|     U0                   |     1.024 |
|       i_mult             |     1.024 |
+--------------------------+-----------+


