$date
	Sun Oct 23 01:30:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#960211
b10100 !
1"
#960214
b10100 &
b10100 %
1$
#960215
0"
#960218
b1010 &
b1010 %
#960222
b101 &
b101 %
#960226
b10000 &
b10000 %
#960230
b1000 &
b1000 %
#960234
b100 &
b100 %
#960238
b10 &
b10 %
#960242
b1 &
b1 %
1#
#960246
b0 &
0#
b0 %
0$
#1928091
b100 !
1"
#1928094
b100 &
b100 %
1$
#1928095
0"
#1928098
b10 &
b10 %
#1928102
b1 &
1#
b1 %
#1928106
b0 &
b0 %
0#
0$
#2993569
b10101 !
1"
#2993570
b10101 &
b10101 %
1$
#2993571
0"
#2993574
b1000000 &
b1000000 %
#2993578
b100000 &
b100000 %
#2993582
b10000 &
b10000 %
#2993586
b1000 &
b1000 %
#2993590
b100 &
b100 %
#2993594
b10 &
b10 %
#2993598
b1 &
1#
b1 %
#2993602
b0 &
b0 %
0#
0$
#4500012
