#include <stdio.h>
#include <stdlib.h>
#include "platform.h"
#include "xil_printf.h"
#include "xil_cache.h"
#include "performance_counters.h"

//Uses an AXI DMA IP Core
//Transfers data from data_read_addr to the M_AXIS_MM2S port
//The sequence is explained in detail in AXI DMA v7.1 - LogiCORE IP Product Guide
//(http://www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf) on page 72)

//Divide by four to get the 32-bit offsets
#define MM2S_DMACR_OFFSET (0/4)
#define MM2S_SA_OFFSET (0x18/4)
#define MM2S_LENGTH_OFFSET (0x28/4)

unsigned int * dma_config 		  = (unsigned int *)0x40400000;
unsigned int * my_montgomery_port = (unsigned int *)0x43C00000;
unsigned int * my_montgomery_data = (unsigned int *)0x43C10000;

//1024 = 32 * 32
#define DMA_TRANSFER_NUMBER_OF_WORDS 16

//Simple test: mwr 0x40400000 1; mwr 0x40400028 1; mwr 0x40400018 0x100000;
void bram_dma_transfer(unsigned int* dma_config, unsigned int * data_addr, unsigned int data_len)
{
	//Flush the data cache to ensure that fresh data is stored inside DRAM

	//Xil_DCacheFlush(); //Flush the entire Data cache.
	Xil_DCacheFlushRange((INTPTR)data_addr,(int)DMA_TRANSFER_NUMBER_OF_WORDS*4); //Flush only the necessary data

	//Perform the DMA transfer
	dma_config[MM2S_DMACR_OFFSET] = 1; //Stop
	dma_config[MM2S_SA_OFFSET] = (int)data_addr; //Specify read address
	dma_config[MM2S_LENGTH_OFFSET] = data_len*4; //Specify number of bytes
}

void test_dma_transfer()
{
	int h,i;
    unsigned int src[DMA_TRANSFER_NUMBER_OF_WORDS];

	xil_printf("Testing DMA/BRAM interface");
	for (h=0; h<10; h++)
	{
		xil_printf(".");
		for (i=0; i< DMA_TRANSFER_NUMBER_OF_WORDS; i++)
		{
			src[i]=rand();
		}

		bram_dma_transfer(dma_config,src,DMA_TRANSFER_NUMBER_OF_WORDS);
		//Wait for 100 cycles to be sure that the DMA transfer has completed
		i=0;
		while (i<100)
			i = i + 1;

		//Compare the source and contents of the BRAM
		for (i=0; i<DMA_TRANSFER_NUMBER_OF_WORDS; i++)
		{
			int val1,val2;

			val1=src[i];
			val2=my_montgomery_data[i];

			//A mismatch in the first couple of words is OK - some cycles are required by the DMA transfer
			if (val1!=val2)
			{
				xil_printf("BAD: i=%d, addr(bram[i])=%x and addr(src[i])=%x, bram[i]=%x, src[i]=%x\n\r",i,&my_montgomery_data[i],&src[i],val2,val1);
				return;
			}
		}
	}
	xil_printf("OK\n\r");
}

void port2_wait_for_done()
{
	while(my_montgomery_port[1]==0)  //Read a response from P2
	{}
}

void print_bram_contents()
{
	int i;
	xil_printf("BRAM contents:\n\r");
	for (i=0; i<DMA_TRANSFER_NUMBER_OF_WORDS; i+=4)
		xil_printf("%08x %08x %08x %08x\n\r",my_montgomery_data[i], my_montgomery_data[i+1], my_montgomery_data[i+2], my_montgomery_data[i+3]);
}

int main()
{
	int i;
	init_platform();

    xil_printf("Startup..\n\r");

    test_dma_transfer();

    unsigned int src[DMA_TRANSFER_NUMBER_OF_WORDS];
    //Initialize src
    for (i=0; i< DMA_TRANSFER_NUMBER_OF_WORDS; i++)
    	src[i]=i;

    //Test the port-based comms
    xil_printf("PORT1=%x\n\r",0x0);
    my_montgomery_port[0] = 0x0; //Send a command to P1

    init_performance_counters(1);

    int32_t a = get_cycle_counter();
    bram_dma_transfer(dma_config,src,DMA_TRANSFER_NUMBER_OF_WORDS);
    int32_t b = get_cycle_counter();

    printf("diff=%d\n\r",(b-a));

    port2_wait_for_done(); //Wait until Port2=1

    print_bram_contents(); //Print BRAM to serial port.

    //Perform the compute operation
    xil_printf("PORT1=%x\n\r",0x1);
    my_montgomery_port[0] = 0x1; //Send a command to P1
    port2_wait_for_done(); //Wait until Port2=1

    //Write the result to BRAM
    xil_printf("PORT1=%x\n\r",0x2);
    my_montgomery_port[0] = 0x2; //Send a command to P1
    port2_wait_for_done(); //Wait until Port2=1

    print_bram_contents(); //Print BRAM to serial port.

    cleanup_platform();
    return 0;
}
