// Seed: 2390858524
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    output wor id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7
    , id_18,
    output tri1 id_8
    , id_19,
    input uwire id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri id_12,
    input wand id_13,
    input tri1 id_14,
    input uwire id_15,
    output tri id_16
);
  wire id_20;
  wire id_21;
  tri1 id_22 = id_22 - id_14;
  assign id_1 = id_12 ? 1 : id_11;
  wire id_23;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1
);
  assign id_1 = 1;
  module_0(
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
