Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Sep 30 00:16:20 2017
| Host             : DESKTOP-HLT9O59 running 64-bit major release  (build 9200)
| Command          : report_power -file AHBLITE_SYS_power_routed.rpt -pb AHBLITE_SYS_power_summary_routed.pb -rpx AHBLITE_SYS_power_routed.rpx
| Design           : AHBLITE_SYS
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.214  |
| Dynamic (W)              | 0.110  |
| Device Static (W)        | 0.104  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 82.5   |
| Junction Temperature (C) | 27.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        5 |       --- |             --- |
| Slice Logic              |     0.001 |     1704 |       --- |             --- |
|   LUT as Logic           |     0.001 |      686 |     17600 |            3.90 |
|   LUT as Distributed RAM |    <0.001 |      128 |      6000 |            2.13 |
|   F7/F8 Muxes            |    <0.001 |      145 |     17600 |            0.82 |
|   CARRY4                 |    <0.001 |       61 |      4400 |            1.39 |
|   Register               |    <0.001 |      580 |     35200 |            1.65 |
|   Others                 |     0.000 |       15 |       --- |             --- |
| Signals                  |     0.002 |     1426 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        60 |            0.83 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |       18 |       100 |           18.00 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.214 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.008 |       0.004 |      0.004 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------------+-----------------+
| Clock             | Domain                               | Constraint (ns) |
+-------------------+--------------------------------------+-----------------+
| CLK               | CLK                                  |            10.0 |
| clk_out1_ClockDiv | instance_name/inst/clk_out1_ClockDiv |           100.0 |
| clkfbout_ClockDiv | instance_name/inst/clkfbout_ClockDiv |            20.0 |
+-------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| AHBLITE_SYS                 |     0.110 |
|   dut                       |     0.003 |
|     arm                     |     0.002 |
|       c                     |    <0.001 |
|         cl                  |    <0.001 |
|           flagreg0          |    <0.001 |
|           flagreg1          |    <0.001 |
|       dp                    |     0.002 |
|         alu                 |    <0.001 |
|         pcadd1              |    <0.001 |
|         pcadd2              |    <0.001 |
|         pcreg               |     0.002 |
|         rf                  |    <0.001 |
|     dmem                    |    <0.001 |
|       adrreg                |    <0.001 |
|       gpio                  |    <0.001 |
|       ram                   |    <0.001 |
|         ram_reg_0_255_0_0   |    <0.001 |
|         ram_reg_0_255_10_10 |    <0.001 |
|         ram_reg_0_255_11_11 |    <0.001 |
|         ram_reg_0_255_12_12 |    <0.001 |
|         ram_reg_0_255_13_13 |    <0.001 |
|         ram_reg_0_255_14_14 |    <0.001 |
|         ram_reg_0_255_15_15 |    <0.001 |
|         ram_reg_0_255_16_16 |    <0.001 |
|         ram_reg_0_255_17_17 |    <0.001 |
|         ram_reg_0_255_18_18 |    <0.001 |
|         ram_reg_0_255_19_19 |    <0.001 |
|         ram_reg_0_255_1_1   |    <0.001 |
|         ram_reg_0_255_20_20 |    <0.001 |
|         ram_reg_0_255_21_21 |    <0.001 |
|         ram_reg_0_255_22_22 |    <0.001 |
|         ram_reg_0_255_23_23 |    <0.001 |
|         ram_reg_0_255_24_24 |    <0.001 |
|         ram_reg_0_255_25_25 |    <0.001 |
|         ram_reg_0_255_26_26 |    <0.001 |
|         ram_reg_0_255_27_27 |    <0.001 |
|         ram_reg_0_255_28_28 |    <0.001 |
|         ram_reg_0_255_29_29 |    <0.001 |
|         ram_reg_0_255_2_2   |    <0.001 |
|         ram_reg_0_255_30_30 |    <0.001 |
|         ram_reg_0_255_31_31 |    <0.001 |
|         ram_reg_0_255_3_3   |    <0.001 |
|         ram_reg_0_255_4_4   |    <0.001 |
|         ram_reg_0_255_5_5   |    <0.001 |
|         ram_reg_0_255_6_6   |    <0.001 |
|         ram_reg_0_255_7_7   |    <0.001 |
|         ram_reg_0_255_8_8   |    <0.001 |
|         ram_reg_0_255_9_9   |    <0.001 |
|       timer                 |    <0.001 |
|   instance_name             |     0.107 |
|     inst                    |     0.107 |
+-----------------------------+-----------+


