#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffda963540 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffda982a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffda982a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffda982aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffda982ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000010000000000>;
P_0x7fffda982b20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffda982b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000101>;
P_0x7fffda982ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010111>;
P_0x7fffda982be0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffda982c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffda9dd320_0 .var/i "address_file", 31 0;
v0x7fffda9dd420_0 .var "address_in", 31 0;
v0x7fffda9dd510_0 .var "clk", 0 0;
v0x7fffda9dd5e0_0 .var "data_in", 31 0;
v0x7fffda9dd680_0 .net "data_out", 31 0, v0x7fffda9dc750_0;  1 drivers
v0x7fffda9dd720_0 .var "enable", 0 0;
v0x7fffda9dd810_0 .net "hit", 0 0, L_0x7fffda9df0b0;  1 drivers
v0x7fffda9dd8b0_0 .var/i "miss_count", 31 0;
v0x7fffda9dd950_0 .var "rst", 0 0;
v0x7fffda9dda80_0 .var/i "scan_file", 31 0;
v0x7fffda9ddb60_0 .var/i "total_count", 31 0;
E_0x7fffda97d7a0 .event negedge, v0x7fffda9d81d0_0;
S_0x7fffda9ad5f0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffda963540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffda997880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffda9978c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffda997900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffda997940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffda997980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffda9979c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000101>;
P_0x7fffda997a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010111>;
P_0x7fffda997a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffda9dc260_0 .net *"_ivl_5", 5 0, L_0x7fffda9df1f0;  1 drivers
v0x7fffda9dc340_0 .net "address_in", 31 0, v0x7fffda9dd420_0;  1 drivers
v0x7fffda9dc420_0 .net "clk", 0 0, v0x7fffda9dd510_0;  1 drivers
v0x7fffda9dc4f0 .array "data", 0 1;
v0x7fffda9dc4f0_0 .net v0x7fffda9dc4f0 0, 31 0, L_0x7fffda9b47e0; 1 drivers
v0x7fffda9dc4f0_1 .net v0x7fffda9dc4f0 1, 31 0, L_0x7fffda9deeb0; 1 drivers
v0x7fffda9dc610_0 .net "data_in", 31 0, v0x7fffda9dd5e0_0;  1 drivers
v0x7fffda9dc750_0 .var "data_out", 31 0;
v0x7fffda9dc810_0 .net "enable", 0 0, v0x7fffda9dd720_0;  1 drivers
v0x7fffda9dc8b0_0 .var "enables", 1 0;
v0x7fffda9dc970_0 .net "hit_out", 0 0, L_0x7fffda9df0b0;  alias, 1 drivers
v0x7fffda9dca30_0 .var "hits", 1 0;
v0x7fffda9dcaf0_0 .net "match", 1 0, v0x7fffda9dc130_0;  1 drivers
v0x7fffda9dcb90_0 .net "rst", 0 0, v0x7fffda9dd950_0;  1 drivers
v0x7fffda9dcc30_0 .net "set_idx", 4 0, L_0x7fffda9df2e0;  1 drivers
v0x7fffda9dccf0_0 .net "tag", 22 0, L_0x7fffda9df3d0;  1 drivers
v0x7fffda9dce00 .array "tags", 0 1;
v0x7fffda9dce00_0 .net v0x7fffda9dce00 0, 22 0, L_0x7fffda9bcbc0; 1 drivers
v0x7fffda9dce00_1 .net v0x7fffda9dce00 1, 22 0, L_0x7fffda9aab10; 1 drivers
v0x7fffda9dcee0 .array "valids", 0 1;
v0x7fffda9dcee0_0 .net v0x7fffda9dcee0 0, 0 0, L_0x7fffda9bb8c0; 1 drivers
v0x7fffda9dcee0_1 .net v0x7fffda9dcee0 1, 0 0, L_0x7fffda9afa80; 1 drivers
v0x7fffda9dcfe0_0 .var/i "w", 31 0;
v0x7fffda9dd190_0 .net "way", 1 0, L_0x7fffda9ddc40;  1 drivers
E_0x7fffda97b970 .event edge, v0x7fffda9d80f0_0, v0x7fffda9bcd20_0;
E_0x7fffda976b50 .event edge, v0x7fffda9d8290_0, v0x7fffda9d9d50_0;
L_0x7fffda9de560 .part v0x7fffda9dc8b0_0, 0, 1;
L_0x7fffda9defc0 .part v0x7fffda9dc8b0_0, 1, 1;
L_0x7fffda9df0b0 .reduce/or v0x7fffda9dca30_0;
L_0x7fffda9df1f0 .part v0x7fffda9dd420_0, 4, 6;
L_0x7fffda9df2e0 .part L_0x7fffda9df1f0, 0, 5;
L_0x7fffda9df3d0 .part v0x7fffda9dd420_0, 9, 23;
S_0x7fffda9ae2c0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffda9ad5f0;
 .timescale -9 -12;
S_0x7fffda9af020 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffda9ae2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffda93d620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffda93d660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000101>;
P_0x7fffda93d6a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffda9906f0_0 .net "clk", 0 0, v0x7fffda9dd510_0;  alias, 1 drivers
v0x7fffda9baf70 .array/i "counts", 63 0, 31 0;
v0x7fffda9bcd20_0 .net "enable", 0 0, v0x7fffda9dd720_0;  alias, 1 drivers
v0x7fffda9b4980_0 .var/i "i", 31 0;
v0x7fffda9af880_0 .var/i "j", 31 0;
v0x7fffda9aa910_0 .var "min_idx", 4 0;
v0x7fffda9d8010_0 .var "new_idx", 4 0;
v0x7fffda9d80f0_0 .net "next_out", 1 0, L_0x7fffda9ddc40;  alias, 1 drivers
v0x7fffda9d81d0_0 .net "rst", 0 0, v0x7fffda9dd950_0;  alias, 1 drivers
v0x7fffda9d8290_0 .net "set_in", 4 0, L_0x7fffda9df2e0;  alias, 1 drivers
v0x7fffda9d8370_0 .var/i "tick", 31 0;
v0x7fffda9d8450_0 .net "way_in", 1 0, v0x7fffda9dc130_0;  alias, 1 drivers
E_0x7fffda9bcc90 .event edge, v0x7fffda9bcd20_0, v0x7fffda9d8450_0, v0x7fffda9d8290_0;
E_0x7fffda9ac4a0 .event posedge, v0x7fffda9906f0_0;
L_0x7fffda9ddc40 .part v0x7fffda9d8010_0, 0, 2;
S_0x7fffda9d85f0 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffda9ad5f0;
 .timescale -9 -12;
P_0x7fffda9d87c0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffda9d8880 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffda9d85f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffda9d8a60 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffda9d8aa0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffda9d8ae0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffda9bb8c0 .functor BUFZ 1, L_0x7fffda9ddce0, C4<0>, C4<0>, C4<0>;
L_0x7fffda9bcbc0 .functor BUFZ 23, L_0x7fffda9ddff0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffda9b47e0 .functor BUFZ 32, L_0x7fffda9de2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffda9d8c50_0 .net *"_ivl_0", 0 0, L_0x7fffda9ddce0;  1 drivers
v0x7fffda9d8ef0_0 .net *"_ivl_10", 6 0, L_0x7fffda9de090;  1 drivers
L_0x7f38cfe10060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffda9d8fd0_0 .net *"_ivl_13", 1 0, L_0x7f38cfe10060;  1 drivers
v0x7fffda9d90c0_0 .net *"_ivl_16", 31 0, L_0x7fffda9de2a0;  1 drivers
v0x7fffda9d91a0_0 .net *"_ivl_18", 6 0, L_0x7fffda9de340;  1 drivers
v0x7fffda9d92d0_0 .net *"_ivl_2", 6 0, L_0x7fffda9dde00;  1 drivers
L_0x7f38cfe100a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffda9d93b0_0 .net *"_ivl_21", 1 0, L_0x7f38cfe100a8;  1 drivers
L_0x7f38cfe10018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffda9d9490_0 .net *"_ivl_5", 1 0, L_0x7f38cfe10018;  1 drivers
v0x7fffda9d9570_0 .net *"_ivl_8", 22 0, L_0x7fffda9ddff0;  1 drivers
v0x7fffda9d9650_0 .var/i "block", 31 0;
v0x7fffda9d9730_0 .net "clk", 0 0, v0x7fffda9dd510_0;  alias, 1 drivers
v0x7fffda9d97d0 .array "data", 0 31, 31 0;
v0x7fffda9d9870_0 .net "data_in", 31 0, v0x7fffda9dd5e0_0;  alias, 1 drivers
v0x7fffda9d9950_0 .net "data_out", 31 0, L_0x7fffda9b47e0;  alias, 1 drivers
v0x7fffda9d9a30_0 .net "enable", 0 0, L_0x7fffda9de560;  1 drivers
v0x7fffda9d9af0_0 .net "index_in", 4 0, L_0x7fffda9df2e0;  alias, 1 drivers
v0x7fffda9d9be0_0 .net "rst", 0 0, v0x7fffda9dd950_0;  alias, 1 drivers
v0x7fffda9d9cb0 .array "tag", 0 31, 22 0;
v0x7fffda9d9d50_0 .net "tag_in", 22 0, L_0x7fffda9df3d0;  alias, 1 drivers
v0x7fffda9d9e10_0 .net "tag_out", 22 0, L_0x7fffda9bcbc0;  alias, 1 drivers
v0x7fffda9d9ef0 .array "valid", 0 31, 0 0;
v0x7fffda9d9f90_0 .net "valid_out", 0 0, L_0x7fffda9bb8c0;  alias, 1 drivers
E_0x7fffda95fb80 .event posedge, v0x7fffda9d9a30_0;
L_0x7fffda9ddce0 .array/port v0x7fffda9d9ef0, L_0x7fffda9dde00;
L_0x7fffda9dde00 .concat [ 5 2 0 0], L_0x7fffda9df2e0, L_0x7f38cfe10018;
L_0x7fffda9ddff0 .array/port v0x7fffda9d9cb0, L_0x7fffda9de090;
L_0x7fffda9de090 .concat [ 5 2 0 0], L_0x7fffda9df2e0, L_0x7f38cfe10060;
L_0x7fffda9de2a0 .array/port v0x7fffda9d97d0, L_0x7fffda9de340;
L_0x7fffda9de340 .concat [ 5 2 0 0], L_0x7fffda9df2e0, L_0x7f38cfe100a8;
S_0x7fffda9da170 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffda9ad5f0;
 .timescale -9 -12;
P_0x7fffda9da350 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffda9da410 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffda9da170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 5 "index_in";
    .port_info 4 /INPUT 23 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 23 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffda9da5f0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffda9da630 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000101>;
P_0x7fffda9da670 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010111>;
L_0x7fffda9afa80 .functor BUFZ 1, L_0x7fffda9de600, C4<0>, C4<0>, C4<0>;
L_0x7fffda9aab10 .functor BUFZ 23, L_0x7fffda9de880, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_0x7fffda9deeb0 .functor BUFZ 32, L_0x7fffda9dec90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffda9da810_0 .net *"_ivl_0", 0 0, L_0x7fffda9de600;  1 drivers
v0x7fffda9daab0_0 .net *"_ivl_10", 6 0, L_0x7fffda9de920;  1 drivers
L_0x7f38cfe10138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffda9dab90_0 .net *"_ivl_13", 1 0, L_0x7f38cfe10138;  1 drivers
v0x7fffda9dac80_0 .net *"_ivl_16", 31 0, L_0x7fffda9dec90;  1 drivers
v0x7fffda9dad60_0 .net *"_ivl_18", 6 0, L_0x7fffda9ded30;  1 drivers
v0x7fffda9dae90_0 .net *"_ivl_2", 6 0, L_0x7fffda9de6a0;  1 drivers
L_0x7f38cfe10180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffda9daf70_0 .net *"_ivl_21", 1 0, L_0x7f38cfe10180;  1 drivers
L_0x7f38cfe100f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffda9db050_0 .net *"_ivl_5", 1 0, L_0x7f38cfe100f0;  1 drivers
v0x7fffda9db130_0 .net *"_ivl_8", 22 0, L_0x7fffda9de880;  1 drivers
v0x7fffda9db210_0 .var/i "block", 31 0;
v0x7fffda9db2f0_0 .net "clk", 0 0, v0x7fffda9dd510_0;  alias, 1 drivers
v0x7fffda9db390 .array "data", 0 31, 31 0;
v0x7fffda9db450_0 .net "data_in", 31 0, v0x7fffda9dd5e0_0;  alias, 1 drivers
v0x7fffda9db510_0 .net "data_out", 31 0, L_0x7fffda9deeb0;  alias, 1 drivers
v0x7fffda9db5d0_0 .net "enable", 0 0, L_0x7fffda9defc0;  1 drivers
v0x7fffda9db690_0 .net "index_in", 4 0, L_0x7fffda9df2e0;  alias, 1 drivers
v0x7fffda9db7a0_0 .net "rst", 0 0, v0x7fffda9dd950_0;  alias, 1 drivers
v0x7fffda9db890 .array "tag", 0 31, 22 0;
v0x7fffda9db950_0 .net "tag_in", 22 0, L_0x7fffda9df3d0;  alias, 1 drivers
v0x7fffda9dba10_0 .net "tag_out", 22 0, L_0x7fffda9aab10;  alias, 1 drivers
v0x7fffda9dbad0 .array "valid", 0 31, 0 0;
v0x7fffda9dbb70_0 .net "valid_out", 0 0, L_0x7fffda9afa80;  alias, 1 drivers
E_0x7fffda9863a0 .event posedge, v0x7fffda9db5d0_0;
L_0x7fffda9de600 .array/port v0x7fffda9dbad0, L_0x7fffda9de6a0;
L_0x7fffda9de6a0 .concat [ 5 2 0 0], L_0x7fffda9df2e0, L_0x7f38cfe100f0;
L_0x7fffda9de880 .array/port v0x7fffda9db890, L_0x7fffda9de920;
L_0x7fffda9de920 .concat [ 5 2 0 0], L_0x7fffda9df2e0, L_0x7f38cfe10138;
L_0x7fffda9dec90 .array/port v0x7fffda9db390, L_0x7fffda9ded30;
L_0x7fffda9ded30 .concat [ 5 2 0 0], L_0x7fffda9df2e0, L_0x7f38cfe10180;
S_0x7fffda9dbda0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffda9ad5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffda9bbe70 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffda9bbeb0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffda9dc030_0 .net "in", 1 0, v0x7fffda9dca30_0;  1 drivers
v0x7fffda9dc130_0 .var "out", 1 0;
E_0x7fffda96ef40 .event edge, v0x7fffda9dc030_0;
    .scope S_0x7fffda9af020;
T_0 ;
    %wait E_0x7fffda9ac4a0;
    %load/vec4 v0x7fffda9d81d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9d8370_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffda9d8010_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9b4980_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffda9b4980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9af880_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffda9af880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffda9b4980_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffda9af880_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffda9baf70, 4, 0;
    %load/vec4 v0x7fffda9af880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9af880_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffda9b4980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9b4980_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffda9d8370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9d8370_0, 0, 32;
    %load/vec4 v0x7fffda9d8450_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffda9d8370_0;
    %load/vec4 v0x7fffda9d8290_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffda9d8450_0;
    %pad/u 3;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffda9baf70, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffda9af020;
T_1 ;
    %wait E_0x7fffda9bcc90;
    %load/vec4 v0x7fffda9bcd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffda9d8450_0;
    %pad/u 5;
    %store/vec4 v0x7fffda9d8010_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffda9aa910_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9b4980_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffda9b4980_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffda9d8290_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffda9b4980_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffda9baf70, 4;
    %load/vec4 v0x7fffda9d8290_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffda9aa910_0;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffda9baf70, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffda9b4980_0;
    %pad/s 5;
    %store/vec4 v0x7fffda9aa910_0, 0, 5;
T_1.4 ;
    %load/vec4 v0x7fffda9b4980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9b4980_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffda9d8370_0;
    %load/vec4 v0x7fffda9d8290_0;
    %pad/u 9;
    %pad/u 10;
    %muli 2, 0, 10;
    %pad/u 11;
    %load/vec4 v0x7fffda9aa910_0;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9baf70, 0, 4;
    %load/vec4 v0x7fffda9aa910_0;
    %assign/vec4 v0x7fffda9d8010_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffda9d8880;
T_2 ;
    %wait E_0x7fffda9ac4a0;
    %load/vec4 v0x7fffda9d9be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9d9650_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffda9d9650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffda9d9650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9d9ef0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffda9d9650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9d9cb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffda9d9650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9d97d0, 0, 4;
    %load/vec4 v0x7fffda9d9650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9d9650_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffda9d8880;
T_3 ;
    %wait E_0x7fffda95fb80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffda9d9af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9d9ef0, 0, 4;
    %load/vec4 v0x7fffda9d9d50_0;
    %load/vec4 v0x7fffda9d9af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9d9cb0, 0, 4;
    %load/vec4 v0x7fffda9d9870_0;
    %load/vec4 v0x7fffda9d9af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9d97d0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffda9da410;
T_4 ;
    %wait E_0x7fffda9ac4a0;
    %load/vec4 v0x7fffda9db7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9db210_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffda9db210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffda9db210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9dbad0, 0, 4;
    %pushi/vec4 0, 0, 23;
    %ix/getv/s 3, v0x7fffda9db210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9db890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffda9db210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9db390, 0, 4;
    %load/vec4 v0x7fffda9db210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9db210_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffda9da410;
T_5 ;
    %wait E_0x7fffda9863a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffda9db690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9dbad0, 0, 4;
    %load/vec4 v0x7fffda9db950_0;
    %load/vec4 v0x7fffda9db690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9db890, 0, 4;
    %load/vec4 v0x7fffda9db450_0;
    %load/vec4 v0x7fffda9db690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffda9db390, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffda9dbda0;
T_6 ;
    %wait E_0x7fffda96ef40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffda9dc130_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffda9dc130_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffda9dc030_0;
    %load/vec4 v0x7fffda9dc130_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffda9dc130_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffda9dc130_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffda9ad5f0;
T_7 ;
    %wait E_0x7fffda9ac4a0;
    %load/vec4 v0x7fffda9dcb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffda9dca30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffda9dc8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffda9dc750_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffda9dc810_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffda9dd190_0;
    %shiftl 4;
    %assign/vec4 v0x7fffda9dc8b0_0, 0;
    %load/vec4 v0x7fffda9dc810_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffda9dd190_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffda9dcaf0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffda9dc4f0, 4;
    %assign/vec4 v0x7fffda9dc750_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9dcfe0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffda9dcfe0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffda9dccf0_0;
    %ix/getv/s 4, v0x7fffda9dcfe0_0;
    %load/vec4a v0x7fffda9dce00, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffda9dcfe0_0;
    %load/vec4a v0x7fffda9dcee0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffda9dcfe0_0;
    %store/vec4 v0x7fffda9dca30_0, 4, 1;
    %load/vec4 v0x7fffda9dcfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9dcfe0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffda9ad5f0;
T_8 ;
    %wait E_0x7fffda976b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9dcfe0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffda9dcfe0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffda9dccf0_0;
    %ix/getv/s 4, v0x7fffda9dcfe0_0;
    %load/vec4a v0x7fffda9dce00, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffda9dcfe0_0;
    %load/vec4a v0x7fffda9dcee0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffda9dcfe0_0;
    %store/vec4 v0x7fffda9dca30_0, 4, 1;
    %load/vec4 v0x7fffda9dcfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda9dcfe0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffda9ad5f0;
T_9 ;
    %wait E_0x7fffda97b970;
    %load/vec4 v0x7fffda9dc810_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffda9dd190_0;
    %shiftl 4;
    %assign/vec4 v0x7fffda9dc8b0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffda963540;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9dd8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda9ddb60_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffda963540;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffda9ad5f0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffda963540;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffda9dd510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffda9dd950_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffda9dd510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffda9dd950_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffda9dd510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffda9dd950_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffda9dd510_0;
    %inv;
    %store/vec4 v0x7fffda9dd510_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffda963540;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffda982be0, "r" {0 0 0};
    %store/vec4 v0x7fffda9dd320_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffda9dd320_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffda9dd320_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffda963540;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda9dd720_0, 0;
    %wait E_0x7fffda97d7a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffda9dd320_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffda9dd8b0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffda9ddb60_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffda9dd8b0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffda9ddb60_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffda997a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffda9979c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffda997a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffda982a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000010000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffda982b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffda9dd320_0, "%x\012", v0x7fffda9dd420_0 {0 0 0};
    %store/vec4 v0x7fffda9dda80_0, 0, 32;
    %wait E_0x7fffda9ac4a0;
    %load/vec4 v0x7fffda9ddb60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffda9ddb60_0, 0;
    %load/vec4 v0x7fffda9dd810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffda9dd8b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffda9dd8b0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffda9dd5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffda9dd720_0, 0;
T_14.3 ;
    %wait E_0x7fffda9ac4a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffda9dd720_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
