v {xschem version=3.4.8 file_version=1.2}
G {}
V {}
S {}
E {}
T {2-input NAND} -300 -300 0 0 0.4 0.4 {}
T {PMOS in parallel, NMOS in series.
Wn = 2 each (series pair), Wp = 3 each, L = 0.5.
Gates connect by net name -- the a and b labels on each gate.} -300 -262 0 0 0.28 0.28 {}
N -40 -70 -40 -160 {lab=vdd}
N 120 -70 120 -160 {lab=vdd}
N -40 -160 120 -160 {lab=vdd}
N -40 -40 -40 -10 {lab=out}
N -40 -10 120 -10 {lab=out}
N 120 -40 120 -10 {lab=out}
N 20 -10 20 30 {lab=out}
N 120 -10 260 -10 {lab=out}
N 20 90 20 150 {lab=mid}
N 20 210 20 260 {lab=vss}
N 20 60 90 60 {lab=vss}
N 90 60 90 260 {lab=vss}
N 90 260 20 260 {lab=vss}
N 20 180 90 180 {lab=vss}
C {sky130_fd_pr/pfet_01v8.sym} -60 -70 0 0 {name=MPA W=3 L=0.5 nf=1 mult=1 model=pfet_01v8 spiceprefix=X}
C {sky130_fd_pr/pfet_01v8.sym} 100 -70 0 0 {name=MPB W=3 L=0.5 nf=1 mult=1 model=pfet_01v8 spiceprefix=X}
C {sky130_fd_pr/nfet_01v8.sym} 0 60 0 0 {name=MNA W=2 L=0.5 nf=1 mult=1 model=nfet_01v8 spiceprefix=X}
C {sky130_fd_pr/nfet_01v8.sym} 0 180 0 0 {name=MNB W=2 L=0.5 nf=1 mult=1 model=nfet_01v8 spiceprefix=X}
C {devices/lab_pin.sym} -80 -70 0 0 {name=la1 lab=a}
C {devices/lab_pin.sym} 80 -70 0 0 {name=lb1 lab=b}
C {devices/lab_pin.sym} -20 60 0 0 {name=la2 lab=a}
C {devices/lab_pin.sym} -20 180 0 0 {name=lb2 lab=b}
C {devices/ipin.sym} -300 -140 0 0 {name=pa lab=a}
C {devices/ipin.sym} -300 -100 0 0 {name=pb lab=b}
C {devices/opin.sym} 260 -10 0 0 {name=py lab=out}
C {devices/iopin.sym} 40 -160 0 0 {name=pv lab=vdd}
C {devices/iopin.sym} 20 260 0 0 {name=pg lab=vss}
