//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.09
//Created Time: Sun Dec 04 14:15:47 2022

`timescale 100 ps/100 ps
module fifo_sc_hs_64_reg_top(
	Data,
	Clk,
	WrEn,
	RdEn,
	Reset,
	Q,
	Empty,
	Full
);
input [7:0] Data;
input Clk;
input WrEn;
input RdEn;
input Reset;
output [7:0] Q;
output Empty;
output Full;
wire Clk;
wire [7:0] Data;
wire Empty;
wire Full;
wire GND;
wire [7:0] Q;
wire RdEn;
wire Reset;
wire VCC;
wire WrEn;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_96 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_96 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_96 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_96 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_96 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_96 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_96 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_65 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_66 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_67 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_68 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_69 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_70 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_71 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_72 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_73 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_74 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_75 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_76 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_77 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_78 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_79 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_80 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_81 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_82 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_83 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_84 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_85 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_86 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_87 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_88 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_89 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_90 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_91 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_92 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_93 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_94 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_95 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_96 ;
wire \fifo_sc_hs_inst/n7_4 ;
wire \fifo_sc_hs_inst/n13_3 ;
wire \fifo_sc_hs_inst/n100_3 ;
wire \fifo_sc_hs_inst/Wnum_6_8 ;
wire \fifo_sc_hs_inst/mem_819 ;
wire \fifo_sc_hs_inst/mem_821 ;
wire \fifo_sc_hs_inst/mem_823 ;
wire \fifo_sc_hs_inst/mem_825 ;
wire \fifo_sc_hs_inst/mem_827 ;
wire \fifo_sc_hs_inst/mem_829 ;
wire \fifo_sc_hs_inst/mem_831 ;
wire \fifo_sc_hs_inst/mem_833 ;
wire \fifo_sc_hs_inst/mem_835 ;
wire \fifo_sc_hs_inst/mem_837 ;
wire \fifo_sc_hs_inst/mem_839 ;
wire \fifo_sc_hs_inst/mem_841 ;
wire \fifo_sc_hs_inst/mem_843 ;
wire \fifo_sc_hs_inst/mem_845 ;
wire \fifo_sc_hs_inst/mem_847 ;
wire \fifo_sc_hs_inst/mem_849 ;
wire \fifo_sc_hs_inst/mem_851 ;
wire \fifo_sc_hs_inst/mem_853 ;
wire \fifo_sc_hs_inst/mem_855 ;
wire \fifo_sc_hs_inst/mem_857 ;
wire \fifo_sc_hs_inst/mem_859 ;
wire \fifo_sc_hs_inst/mem_861 ;
wire \fifo_sc_hs_inst/mem_863 ;
wire \fifo_sc_hs_inst/mem_865 ;
wire \fifo_sc_hs_inst/mem_867 ;
wire \fifo_sc_hs_inst/mem_869 ;
wire \fifo_sc_hs_inst/mem_871 ;
wire \fifo_sc_hs_inst/mem_873 ;
wire \fifo_sc_hs_inst/mem_875 ;
wire \fifo_sc_hs_inst/mem_877 ;
wire \fifo_sc_hs_inst/mem_879 ;
wire \fifo_sc_hs_inst/mem_881 ;
wire \fifo_sc_hs_inst/mem_883 ;
wire \fifo_sc_hs_inst/mem_885 ;
wire \fifo_sc_hs_inst/mem_887 ;
wire \fifo_sc_hs_inst/mem_889 ;
wire \fifo_sc_hs_inst/mem_891 ;
wire \fifo_sc_hs_inst/mem_893 ;
wire \fifo_sc_hs_inst/mem_895 ;
wire \fifo_sc_hs_inst/mem_897 ;
wire \fifo_sc_hs_inst/mem_899 ;
wire \fifo_sc_hs_inst/mem_901 ;
wire \fifo_sc_hs_inst/mem_903 ;
wire \fifo_sc_hs_inst/mem_905 ;
wire \fifo_sc_hs_inst/mem_907 ;
wire \fifo_sc_hs_inst/mem_909 ;
wire \fifo_sc_hs_inst/mem_911 ;
wire \fifo_sc_hs_inst/mem_913 ;
wire \fifo_sc_hs_inst/mem_915 ;
wire \fifo_sc_hs_inst/mem_917 ;
wire \fifo_sc_hs_inst/mem_919 ;
wire \fifo_sc_hs_inst/mem_921 ;
wire \fifo_sc_hs_inst/mem_923 ;
wire \fifo_sc_hs_inst/mem_925 ;
wire \fifo_sc_hs_inst/mem_927 ;
wire \fifo_sc_hs_inst/mem_929 ;
wire \fifo_sc_hs_inst/mem_931 ;
wire \fifo_sc_hs_inst/mem_933 ;
wire \fifo_sc_hs_inst/mem_935 ;
wire \fifo_sc_hs_inst/mem_937 ;
wire \fifo_sc_hs_inst/mem_939 ;
wire \fifo_sc_hs_inst/mem_941 ;
wire \fifo_sc_hs_inst/mem_943 ;
wire \fifo_sc_hs_inst/mem_945 ;
wire \fifo_sc_hs_inst/rbin_next_0_7 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_0_G[0]_4 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_63_G[0]_4 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_126_G[0]_4 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_189_G[0]_4 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_252_G[0]_4 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_315_G[0]_4 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_378_G[0]_4 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_441_G[0]_4 ;
wire \fifo_sc_hs_inst/n7_5 ;
wire \fifo_sc_hs_inst/n7_6 ;
wire \fifo_sc_hs_inst/n100_4 ;
wire \fifo_sc_hs_inst/mem_946 ;
wire \fifo_sc_hs_inst/mem_947 ;
wire \fifo_sc_hs_inst/mem_948 ;
wire \fifo_sc_hs_inst/mem_949 ;
wire \fifo_sc_hs_inst/mem_950 ;
wire \fifo_sc_hs_inst/mem_951 ;
wire \fifo_sc_hs_inst/mem_952 ;
wire \fifo_sc_hs_inst/mem_953 ;
wire \fifo_sc_hs_inst/mem_954 ;
wire \fifo_sc_hs_inst/mem_955 ;
wire \fifo_sc_hs_inst/mem_956 ;
wire \fifo_sc_hs_inst/mem_957 ;
wire \fifo_sc_hs_inst/mem_958 ;
wire \fifo_sc_hs_inst/mem_959 ;
wire \fifo_sc_hs_inst/mem_960 ;
wire \fifo_sc_hs_inst/mem_961 ;
wire \fifo_sc_hs_inst/rbin_next_2_8 ;
wire \fifo_sc_hs_inst/rbin_next_5_8 ;
wire \fifo_sc_hs_inst/n100_1_4 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[7]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[0]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[1]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[2]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[3]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[4]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[5]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[6]_1 ;
wire \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[7]_1 ;
wire \fifo_sc_hs_inst/n154_2 ;
wire \fifo_sc_hs_inst/n154_1_1 ;
wire \fifo_sc_hs_inst/n153_2 ;
wire \fifo_sc_hs_inst/n153_1_1 ;
wire \fifo_sc_hs_inst/n152_2 ;
wire \fifo_sc_hs_inst/n152_1_1 ;
wire \fifo_sc_hs_inst/n151_2 ;
wire \fifo_sc_hs_inst/n151_1_1 ;
wire \fifo_sc_hs_inst/n150_2 ;
wire \fifo_sc_hs_inst/n150_1_1 ;
wire \fifo_sc_hs_inst/n149_2 ;
wire \fifo_sc_hs_inst/n149_1_1 ;
wire \fifo_sc_hs_inst/n148_2 ;
wire \fifo_sc_hs_inst/n148_1_0_COUT ;
wire \fifo_sc_hs_inst/wbin_next_0_2 ;
wire \fifo_sc_hs_inst/wbin_next_1_2 ;
wire \fifo_sc_hs_inst/wbin_next_2_2 ;
wire \fifo_sc_hs_inst/wbin_next_3_2 ;
wire \fifo_sc_hs_inst/wbin_next_4_2 ;
wire \fifo_sc_hs_inst/wbin_next_5_2 ;
wire \fifo_sc_hs_inst/wbin_next_6_0_COUT ;
wire \fifo_sc_hs_inst/n171_1_SUM ;
wire \fifo_sc_hs_inst/n171_3 ;
wire \fifo_sc_hs_inst/n172_1_SUM ;
wire \fifo_sc_hs_inst/n172_3 ;
wire \fifo_sc_hs_inst/n173_1_SUM ;
wire \fifo_sc_hs_inst/n173_3 ;
wire \fifo_sc_hs_inst/n174_1_SUM ;
wire \fifo_sc_hs_inst/n174_3 ;
wire \fifo_sc_hs_inst/n175_1_SUM ;
wire \fifo_sc_hs_inst/n175_3 ;
wire \fifo_sc_hs_inst/n176_1_SUM ;
wire \fifo_sc_hs_inst/n176_3 ;
wire \fifo_sc_hs_inst/n177_1_SUM ;
wire \fifo_sc_hs_inst/n177_3 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_98 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_100 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_102 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_104 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_106 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_108 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_110 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_112 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_114 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_116 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_118 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_120 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_122 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_124 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_126 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_128 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_130 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_132 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_134 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_136 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_138 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_140 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_142 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_144 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_146 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_148 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_150 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_152 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_156 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_156 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_156 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_156 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_156 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_156 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_156 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_154 ;
wire \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_156 ;
wire \fifo_sc_hs_inst/rempty_val_5 ;
wire [6:1] \fifo_sc_hs_inst/rbin_next ;
wire [6:0] \fifo_sc_hs_inst/rbin ;
wire [6:0] \fifo_sc_hs_inst/wbin ;
wire [6:0] \fifo_sc_hs_inst/Wnum ;
wire [6:0] \fifo_sc_hs_inst/wbin_next ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[0]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[0]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[1]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[1]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[2]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[2]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[3]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[3]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[4]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[4]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[5]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[5]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[6]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[6]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s154  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_65 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s154 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s155  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_66 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s155 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s156  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_67 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s156 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s157  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_68 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s157 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s158  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_69 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s158 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s159  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_70 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s159 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s160  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_71 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s160 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s161  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_72 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s161 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s162  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_73 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s162 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s163  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_74 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s163 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s164  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_75 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s164 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s165  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_76 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s165 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s166  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_77 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s166 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s167  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_78 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s167 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s168  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_79 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s168 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s169  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_80 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s169 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s170  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_81 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s170 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s171  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_82 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s171 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s172  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_83 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s172 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s173  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_84 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s173 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s174  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_85 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s174 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s175  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_86 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s175 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s176  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_87 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s176 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s177  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_88 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s177 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s178  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_89 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s178 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s179  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_90 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s179 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s180  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_91 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s180 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s181  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_92 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s181 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s182  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_93 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s182 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s183  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_94 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s183 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s184  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_95 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s184 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s185  (
	.I0(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[7]_1 ),
	.I1(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[7]_1 ),
	.I2(\fifo_sc_hs_inst/rbin_next [5]),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_96 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s185 .INIT=8'hCA;
LUT3 \fifo_sc_hs_inst/n7_s0  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(WrEn),
	.F(\fifo_sc_hs_inst/n7_4 )
);
defparam \fifo_sc_hs_inst/n7_s0 .INIT=8'h70;
LUT3 \fifo_sc_hs_inst/n13_s0  (
	.I0(RdEn),
	.I1(Empty),
	.I2(\fifo_sc_hs_inst/n177_3 ),
	.F(\fifo_sc_hs_inst/n13_3 )
);
defparam \fifo_sc_hs_inst/n13_s0 .INIT=8'hE0;
LUT4 \fifo_sc_hs_inst/n100_s0  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/n100_4 ),
	.I3(WrEn),
	.F(\fifo_sc_hs_inst/n100_3 )
);
defparam \fifo_sc_hs_inst/n100_s0 .INIT=16'h0700;
LUT4 \fifo_sc_hs_inst/Wnum_6_s3  (
	.I0(\fifo_sc_hs_inst/n7_6 ),
	.I1(\fifo_sc_hs_inst/n7_5 ),
	.I2(WrEn),
	.I3(\fifo_sc_hs_inst/n100_4 ),
	.F(\fifo_sc_hs_inst/Wnum_6_8 )
);
defparam \fifo_sc_hs_inst/Wnum_6_s3 .INIT=16'h8F70;
LUT4 \fifo_sc_hs_inst/mem_s817  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_947 ),
	.F(\fifo_sc_hs_inst/mem_819 )
);
defparam \fifo_sc_hs_inst/mem_s817 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s818  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_948 ),
	.F(\fifo_sc_hs_inst/mem_821 )
);
defparam \fifo_sc_hs_inst/mem_s818 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s819  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_949 ),
	.F(\fifo_sc_hs_inst/mem_823 )
);
defparam \fifo_sc_hs_inst/mem_s819 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s820  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_950 ),
	.F(\fifo_sc_hs_inst/mem_825 )
);
defparam \fifo_sc_hs_inst/mem_s820 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s821  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_951 ),
	.F(\fifo_sc_hs_inst/mem_827 )
);
defparam \fifo_sc_hs_inst/mem_s821 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s822  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_952 ),
	.F(\fifo_sc_hs_inst/mem_829 )
);
defparam \fifo_sc_hs_inst/mem_s822 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s823  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_953 ),
	.F(\fifo_sc_hs_inst/mem_831 )
);
defparam \fifo_sc_hs_inst/mem_s823 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s824  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_946 ),
	.I3(\fifo_sc_hs_inst/mem_954 ),
	.F(\fifo_sc_hs_inst/mem_833 )
);
defparam \fifo_sc_hs_inst/mem_s824 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s825  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_947 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_835 )
);
defparam \fifo_sc_hs_inst/mem_s825 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s826  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_948 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_837 )
);
defparam \fifo_sc_hs_inst/mem_s826 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s827  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_949 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_839 )
);
defparam \fifo_sc_hs_inst/mem_s827 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s828  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_950 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_841 )
);
defparam \fifo_sc_hs_inst/mem_s828 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s829  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_951 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_843 )
);
defparam \fifo_sc_hs_inst/mem_s829 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s830  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_952 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_845 )
);
defparam \fifo_sc_hs_inst/mem_s830 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s831  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_953 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_847 )
);
defparam \fifo_sc_hs_inst/mem_s831 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s832  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_954 ),
	.I3(\fifo_sc_hs_inst/mem_955 ),
	.F(\fifo_sc_hs_inst/mem_849 )
);
defparam \fifo_sc_hs_inst/mem_s832 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s833  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_947 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_851 )
);
defparam \fifo_sc_hs_inst/mem_s833 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s834  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_948 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_853 )
);
defparam \fifo_sc_hs_inst/mem_s834 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s835  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_949 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_855 )
);
defparam \fifo_sc_hs_inst/mem_s835 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s836  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_950 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_857 )
);
defparam \fifo_sc_hs_inst/mem_s836 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s837  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_951 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_859 )
);
defparam \fifo_sc_hs_inst/mem_s837 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s838  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_952 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_861 )
);
defparam \fifo_sc_hs_inst/mem_s838 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s839  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_953 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_863 )
);
defparam \fifo_sc_hs_inst/mem_s839 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s840  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_954 ),
	.I3(\fifo_sc_hs_inst/mem_956 ),
	.F(\fifo_sc_hs_inst/mem_865 )
);
defparam \fifo_sc_hs_inst/mem_s840 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s841  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_947 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_867 )
);
defparam \fifo_sc_hs_inst/mem_s841 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s842  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_948 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_869 )
);
defparam \fifo_sc_hs_inst/mem_s842 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s843  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_949 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_871 )
);
defparam \fifo_sc_hs_inst/mem_s843 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s844  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_950 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_873 )
);
defparam \fifo_sc_hs_inst/mem_s844 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s845  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_951 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_875 )
);
defparam \fifo_sc_hs_inst/mem_s845 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s846  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_952 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_877 )
);
defparam \fifo_sc_hs_inst/mem_s846 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s847  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_953 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_879 )
);
defparam \fifo_sc_hs_inst/mem_s847 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s848  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_954 ),
	.I3(\fifo_sc_hs_inst/mem_957 ),
	.F(\fifo_sc_hs_inst/mem_881 )
);
defparam \fifo_sc_hs_inst/mem_s848 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s849  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_947 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_883 )
);
defparam \fifo_sc_hs_inst/mem_s849 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s850  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_948 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_885 )
);
defparam \fifo_sc_hs_inst/mem_s850 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s851  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_949 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_887 )
);
defparam \fifo_sc_hs_inst/mem_s851 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s852  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_950 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_889 )
);
defparam \fifo_sc_hs_inst/mem_s852 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s853  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_951 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_891 )
);
defparam \fifo_sc_hs_inst/mem_s853 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s854  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_952 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_893 )
);
defparam \fifo_sc_hs_inst/mem_s854 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s855  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_953 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_895 )
);
defparam \fifo_sc_hs_inst/mem_s855 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s856  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_954 ),
	.I3(\fifo_sc_hs_inst/mem_958 ),
	.F(\fifo_sc_hs_inst/mem_897 )
);
defparam \fifo_sc_hs_inst/mem_s856 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s857  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_947 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_899 )
);
defparam \fifo_sc_hs_inst/mem_s857 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s858  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_948 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_901 )
);
defparam \fifo_sc_hs_inst/mem_s858 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s859  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_949 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_903 )
);
defparam \fifo_sc_hs_inst/mem_s859 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s860  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_950 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_905 )
);
defparam \fifo_sc_hs_inst/mem_s860 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s861  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_951 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_907 )
);
defparam \fifo_sc_hs_inst/mem_s861 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s862  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_952 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_909 )
);
defparam \fifo_sc_hs_inst/mem_s862 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s863  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_953 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_911 )
);
defparam \fifo_sc_hs_inst/mem_s863 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s864  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_954 ),
	.I3(\fifo_sc_hs_inst/mem_959 ),
	.F(\fifo_sc_hs_inst/mem_913 )
);
defparam \fifo_sc_hs_inst/mem_s864 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s865  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_947 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_915 )
);
defparam \fifo_sc_hs_inst/mem_s865 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s866  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_948 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_917 )
);
defparam \fifo_sc_hs_inst/mem_s866 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s867  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_949 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_919 )
);
defparam \fifo_sc_hs_inst/mem_s867 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s868  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_950 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_921 )
);
defparam \fifo_sc_hs_inst/mem_s868 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s869  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_951 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_923 )
);
defparam \fifo_sc_hs_inst/mem_s869 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s870  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_952 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_925 )
);
defparam \fifo_sc_hs_inst/mem_s870 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s871  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_953 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_927 )
);
defparam \fifo_sc_hs_inst/mem_s871 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s872  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_954 ),
	.I3(\fifo_sc_hs_inst/mem_960 ),
	.F(\fifo_sc_hs_inst/mem_929 )
);
defparam \fifo_sc_hs_inst/mem_s872 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s873  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_947 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_931 )
);
defparam \fifo_sc_hs_inst/mem_s873 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s874  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_948 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_933 )
);
defparam \fifo_sc_hs_inst/mem_s874 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s875  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_949 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_935 )
);
defparam \fifo_sc_hs_inst/mem_s875 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s876  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_950 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_937 )
);
defparam \fifo_sc_hs_inst/mem_s876 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s877  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_951 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_939 )
);
defparam \fifo_sc_hs_inst/mem_s877 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s878  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_952 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_941 )
);
defparam \fifo_sc_hs_inst/mem_s878 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s879  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_953 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_943 )
);
defparam \fifo_sc_hs_inst/mem_s879 .INIT=16'h7000;
LUT4 \fifo_sc_hs_inst/mem_s880  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/mem_954 ),
	.I3(\fifo_sc_hs_inst/mem_961 ),
	.F(\fifo_sc_hs_inst/mem_945 )
);
defparam \fifo_sc_hs_inst/mem_s880 .INIT=16'h7000;
LUT3 \fifo_sc_hs_inst/rbin_next_0_s3  (
	.I0(Empty),
	.I1(RdEn),
	.I2(\fifo_sc_hs_inst/rbin [0]),
	.F(\fifo_sc_hs_inst/rbin_next_0_7 )
);
defparam \fifo_sc_hs_inst/rbin_next_0_s3 .INIT=8'hB4;
LUT2 \fifo_sc_hs_inst/rbin_next_2_s3  (
	.I0(\fifo_sc_hs_inst/rbin [2]),
	.I1(\fifo_sc_hs_inst/rbin_next_2_8 ),
	.F(\fifo_sc_hs_inst/rbin_next [2])
);
defparam \fifo_sc_hs_inst/rbin_next_2_s3 .INIT=4'h6;
LUT3 \fifo_sc_hs_inst/rbin_next_3_s3  (
	.I0(\fifo_sc_hs_inst/rbin [2]),
	.I1(\fifo_sc_hs_inst/rbin_next_2_8 ),
	.I2(\fifo_sc_hs_inst/rbin [3]),
	.F(\fifo_sc_hs_inst/rbin_next [3])
);
defparam \fifo_sc_hs_inst/rbin_next_3_s3 .INIT=8'h78;
LUT4 \fifo_sc_hs_inst/rbin_next_4_s3  (
	.I0(\fifo_sc_hs_inst/rbin [2]),
	.I1(\fifo_sc_hs_inst/rbin [3]),
	.I2(\fifo_sc_hs_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_hs_inst/rbin [4]),
	.F(\fifo_sc_hs_inst/rbin_next [4])
);
defparam \fifo_sc_hs_inst/rbin_next_4_s3 .INIT=16'h7F80;
LUT3 \fifo_sc_hs_inst/rbin_next_5_s3  (
	.I0(\fifo_sc_hs_inst/rbin_next_2_8 ),
	.I1(\fifo_sc_hs_inst/rbin_next_5_8 ),
	.I2(\fifo_sc_hs_inst/rbin [5]),
	.F(\fifo_sc_hs_inst/rbin_next [5])
);
defparam \fifo_sc_hs_inst/rbin_next_5_s3 .INIT=8'h78;
LUT4 \fifo_sc_hs_inst/rbin_next_6_s2  (
	.I0(\fifo_sc_hs_inst/rbin [5]),
	.I1(\fifo_sc_hs_inst/rbin_next_2_8 ),
	.I2(\fifo_sc_hs_inst/rbin_next_5_8 ),
	.I3(\fifo_sc_hs_inst/rbin [6]),
	.F(\fifo_sc_hs_inst/rbin_next [6])
);
defparam \fifo_sc_hs_inst/rbin_next_6_s2 .INIT=16'h7F80;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_0_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_0_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_0_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_63_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_63_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_63_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_126_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_126_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_126_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_189_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_189_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_189_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_252_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_252_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_252_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_315_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_315_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_315_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_378_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_378_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_378_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/mem_RAMOUT_441_G[0]_s0  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_156 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_154 ),
	.I2(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.F(\fifo_sc_hs_inst/mem_RAMOUT_441_G[0]_4 )
);
defparam \fifo_sc_hs_inst/mem_RAMOUT_441_G[0]_s0 .INIT=8'hAC;
LUT3 \fifo_sc_hs_inst/n7_s1  (
	.I0(\fifo_sc_hs_inst/Wnum [0]),
	.I1(\fifo_sc_hs_inst/Wnum [1]),
	.I2(\fifo_sc_hs_inst/Wnum [6]),
	.F(\fifo_sc_hs_inst/n7_5 )
);
defparam \fifo_sc_hs_inst/n7_s1 .INIT=8'h10;
LUT4 \fifo_sc_hs_inst/n7_s2  (
	.I0(\fifo_sc_hs_inst/Wnum [2]),
	.I1(\fifo_sc_hs_inst/Wnum [3]),
	.I2(\fifo_sc_hs_inst/Wnum [4]),
	.I3(\fifo_sc_hs_inst/Wnum [5]),
	.F(\fifo_sc_hs_inst/n7_6 )
);
defparam \fifo_sc_hs_inst/n7_s2 .INIT=16'h0001;
LUT2 \fifo_sc_hs_inst/n100_s1  (
	.I0(Empty),
	.I1(RdEn),
	.F(\fifo_sc_hs_inst/n100_4 )
);
defparam \fifo_sc_hs_inst/n100_s1 .INIT=4'h4;
LUT3 \fifo_sc_hs_inst/mem_s881  (
	.I0(\fifo_sc_hs_inst/wbin [4]),
	.I1(\fifo_sc_hs_inst/wbin [3]),
	.I2(\fifo_sc_hs_inst/wbin [5]),
	.F(\fifo_sc_hs_inst/mem_946 )
);
defparam \fifo_sc_hs_inst/mem_s881 .INIT=8'h01;
LUT4 \fifo_sc_hs_inst/mem_s882  (
	.I0(\fifo_sc_hs_inst/wbin [1]),
	.I1(\fifo_sc_hs_inst/wbin [0]),
	.I2(\fifo_sc_hs_inst/wbin [2]),
	.I3(WrEn),
	.F(\fifo_sc_hs_inst/mem_947 )
);
defparam \fifo_sc_hs_inst/mem_s882 .INIT=16'h0100;
LUT4 \fifo_sc_hs_inst/mem_s883  (
	.I0(\fifo_sc_hs_inst/wbin [1]),
	.I1(\fifo_sc_hs_inst/wbin [2]),
	.I2(\fifo_sc_hs_inst/wbin [0]),
	.I3(WrEn),
	.F(\fifo_sc_hs_inst/mem_948 )
);
defparam \fifo_sc_hs_inst/mem_s883 .INIT=16'h1000;
LUT4 \fifo_sc_hs_inst/mem_s884  (
	.I0(\fifo_sc_hs_inst/wbin [0]),
	.I1(\fifo_sc_hs_inst/wbin [2]),
	.I2(WrEn),
	.I3(\fifo_sc_hs_inst/wbin [1]),
	.F(\fifo_sc_hs_inst/mem_949 )
);
defparam \fifo_sc_hs_inst/mem_s884 .INIT=16'h1000;
LUT4 \fifo_sc_hs_inst/mem_s885  (
	.I0(\fifo_sc_hs_inst/wbin [2]),
	.I1(\fifo_sc_hs_inst/wbin [1]),
	.I2(\fifo_sc_hs_inst/wbin [0]),
	.I3(WrEn),
	.F(\fifo_sc_hs_inst/mem_950 )
);
defparam \fifo_sc_hs_inst/mem_s885 .INIT=16'h4000;
LUT4 \fifo_sc_hs_inst/mem_s886  (
	.I0(\fifo_sc_hs_inst/wbin [1]),
	.I1(\fifo_sc_hs_inst/wbin [0]),
	.I2(WrEn),
	.I3(\fifo_sc_hs_inst/wbin [2]),
	.F(\fifo_sc_hs_inst/mem_951 )
);
defparam \fifo_sc_hs_inst/mem_s886 .INIT=16'h1000;
LUT4 \fifo_sc_hs_inst/mem_s887  (
	.I0(\fifo_sc_hs_inst/wbin [1]),
	.I1(WrEn),
	.I2(\fifo_sc_hs_inst/wbin [0]),
	.I3(\fifo_sc_hs_inst/wbin [2]),
	.F(\fifo_sc_hs_inst/mem_952 )
);
defparam \fifo_sc_hs_inst/mem_s887 .INIT=16'h4000;
LUT4 \fifo_sc_hs_inst/mem_s888  (
	.I0(\fifo_sc_hs_inst/wbin [0]),
	.I1(\fifo_sc_hs_inst/wbin [1]),
	.I2(WrEn),
	.I3(\fifo_sc_hs_inst/wbin [2]),
	.F(\fifo_sc_hs_inst/mem_953 )
);
defparam \fifo_sc_hs_inst/mem_s888 .INIT=16'h4000;
LUT4 \fifo_sc_hs_inst/mem_s889  (
	.I0(WrEn),
	.I1(\fifo_sc_hs_inst/wbin [1]),
	.I2(\fifo_sc_hs_inst/wbin [0]),
	.I3(\fifo_sc_hs_inst/wbin [2]),
	.F(\fifo_sc_hs_inst/mem_954 )
);
defparam \fifo_sc_hs_inst/mem_s889 .INIT=16'h8000;
LUT3 \fifo_sc_hs_inst/mem_s890  (
	.I0(\fifo_sc_hs_inst/wbin [4]),
	.I1(\fifo_sc_hs_inst/wbin [5]),
	.I2(\fifo_sc_hs_inst/wbin [3]),
	.F(\fifo_sc_hs_inst/mem_955 )
);
defparam \fifo_sc_hs_inst/mem_s890 .INIT=8'h10;
LUT3 \fifo_sc_hs_inst/mem_s891  (
	.I0(\fifo_sc_hs_inst/wbin [3]),
	.I1(\fifo_sc_hs_inst/wbin [5]),
	.I2(\fifo_sc_hs_inst/wbin [4]),
	.F(\fifo_sc_hs_inst/mem_956 )
);
defparam \fifo_sc_hs_inst/mem_s891 .INIT=8'h10;
LUT3 \fifo_sc_hs_inst/mem_s892  (
	.I0(\fifo_sc_hs_inst/wbin [5]),
	.I1(\fifo_sc_hs_inst/wbin [3]),
	.I2(\fifo_sc_hs_inst/wbin [4]),
	.F(\fifo_sc_hs_inst/mem_957 )
);
defparam \fifo_sc_hs_inst/mem_s892 .INIT=8'h40;
LUT3 \fifo_sc_hs_inst/mem_s893  (
	.I0(\fifo_sc_hs_inst/wbin [4]),
	.I1(\fifo_sc_hs_inst/wbin [3]),
	.I2(\fifo_sc_hs_inst/wbin [5]),
	.F(\fifo_sc_hs_inst/mem_958 )
);
defparam \fifo_sc_hs_inst/mem_s893 .INIT=8'h10;
LUT3 \fifo_sc_hs_inst/mem_s894  (
	.I0(\fifo_sc_hs_inst/wbin [4]),
	.I1(\fifo_sc_hs_inst/wbin [3]),
	.I2(\fifo_sc_hs_inst/wbin [5]),
	.F(\fifo_sc_hs_inst/mem_959 )
);
defparam \fifo_sc_hs_inst/mem_s894 .INIT=8'h40;
LUT3 \fifo_sc_hs_inst/mem_s895  (
	.I0(\fifo_sc_hs_inst/wbin [3]),
	.I1(\fifo_sc_hs_inst/wbin [4]),
	.I2(\fifo_sc_hs_inst/wbin [5]),
	.F(\fifo_sc_hs_inst/mem_960 )
);
defparam \fifo_sc_hs_inst/mem_s895 .INIT=8'h40;
LUT3 \fifo_sc_hs_inst/mem_s896  (
	.I0(\fifo_sc_hs_inst/wbin [4]),
	.I1(\fifo_sc_hs_inst/wbin [3]),
	.I2(\fifo_sc_hs_inst/wbin [5]),
	.F(\fifo_sc_hs_inst/mem_961 )
);
defparam \fifo_sc_hs_inst/mem_s896 .INIT=8'h80;
LUT4 \fifo_sc_hs_inst/rbin_next_2_s4  (
	.I0(Empty),
	.I1(RdEn),
	.I2(\fifo_sc_hs_inst/rbin [0]),
	.I3(\fifo_sc_hs_inst/rbin [1]),
	.F(\fifo_sc_hs_inst/rbin_next_2_8 )
);
defparam \fifo_sc_hs_inst/rbin_next_2_s4 .INIT=16'h4000;
LUT3 \fifo_sc_hs_inst/rbin_next_5_s4  (
	.I0(\fifo_sc_hs_inst/rbin [2]),
	.I1(\fifo_sc_hs_inst/rbin [3]),
	.I2(\fifo_sc_hs_inst/rbin [4]),
	.F(\fifo_sc_hs_inst/rbin_next_5_8 )
);
defparam \fifo_sc_hs_inst/rbin_next_5_s4 .INIT=8'h80;
LUT4 \fifo_sc_hs_inst/rbin_next_1_s4  (
	.I0(\fifo_sc_hs_inst/rbin [0]),
	.I1(Empty),
	.I2(RdEn),
	.I3(\fifo_sc_hs_inst/rbin [1]),
	.F(\fifo_sc_hs_inst/rbin_next [1])
);
defparam \fifo_sc_hs_inst/rbin_next_1_s4 .INIT=16'hDF20;
LUT4 \fifo_sc_hs_inst/n100_1_s1  (
	.I0(\fifo_sc_hs_inst/n7_5 ),
	.I1(\fifo_sc_hs_inst/n7_6 ),
	.I2(\fifo_sc_hs_inst/n100_4 ),
	.I3(WrEn),
	.F(\fifo_sc_hs_inst/n100_1_4 )
);
defparam \fifo_sc_hs_inst/n100_1_s1 .INIT=16'hF8FF;
LUT4 \fifo_sc_hs_inst/Full_d_s0  (
	.I0(\fifo_sc_hs_inst/n7_6 ),
	.I1(\fifo_sc_hs_inst/Wnum [0]),
	.I2(\fifo_sc_hs_inst/Wnum [1]),
	.I3(\fifo_sc_hs_inst/Wnum [6]),
	.F(Full)
);
defparam \fifo_sc_hs_inst/Full_d_s0 .INIT=16'h0200;
DFFCE \fifo_sc_hs_inst/Q_r2_6_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_378_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[6])
);
defparam \fifo_sc_hs_inst/Q_r2_6_s0 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Q_r2_5_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_315_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[5])
);
defparam \fifo_sc_hs_inst/Q_r2_5_s0 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Q_r2_4_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_252_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[4])
);
defparam \fifo_sc_hs_inst/Q_r2_4_s0 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Q_r2_3_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_189_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[3])
);
defparam \fifo_sc_hs_inst/Q_r2_3_s0 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Q_r2_2_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_126_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[2])
);
defparam \fifo_sc_hs_inst/Q_r2_2_s0 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Q_r2_1_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_63_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[1])
);
defparam \fifo_sc_hs_inst/Q_r2_1_s0 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Q_r2_0_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_0_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[0])
);
defparam \fifo_sc_hs_inst/Q_r2_0_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/rbin_6_s0  (
	.D(\fifo_sc_hs_inst/rbin_next [6]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/rbin [6])
);
defparam \fifo_sc_hs_inst/rbin_6_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/rbin_5_s0  (
	.D(\fifo_sc_hs_inst/rbin_next [5]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/rbin [5])
);
defparam \fifo_sc_hs_inst/rbin_5_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/rbin_4_s0  (
	.D(\fifo_sc_hs_inst/rbin_next [4]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/rbin [4])
);
defparam \fifo_sc_hs_inst/rbin_4_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/rbin_3_s0  (
	.D(\fifo_sc_hs_inst/rbin_next [3]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/rbin [3])
);
defparam \fifo_sc_hs_inst/rbin_3_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/rbin_2_s0  (
	.D(\fifo_sc_hs_inst/rbin_next [2]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/rbin [2])
);
defparam \fifo_sc_hs_inst/rbin_2_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/rbin_1_s0  (
	.D(\fifo_sc_hs_inst/rbin_next [1]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/rbin [1])
);
defparam \fifo_sc_hs_inst/rbin_1_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/rbin_0_s0  (
	.D(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/rbin [0])
);
defparam \fifo_sc_hs_inst/rbin_0_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/wbin_6_s0  (
	.D(\fifo_sc_hs_inst/wbin_next [6]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/wbin [6])
);
defparam \fifo_sc_hs_inst/wbin_6_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/wbin_5_s0  (
	.D(\fifo_sc_hs_inst/wbin_next [5]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/wbin [5])
);
defparam \fifo_sc_hs_inst/wbin_5_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/wbin_4_s0  (
	.D(\fifo_sc_hs_inst/wbin_next [4]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/wbin [4])
);
defparam \fifo_sc_hs_inst/wbin_4_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/wbin_3_s0  (
	.D(\fifo_sc_hs_inst/wbin_next [3]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/wbin [3])
);
defparam \fifo_sc_hs_inst/wbin_3_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/wbin_2_s0  (
	.D(\fifo_sc_hs_inst/wbin_next [2]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/wbin [2])
);
defparam \fifo_sc_hs_inst/wbin_2_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/wbin_1_s0  (
	.D(\fifo_sc_hs_inst/wbin_next [1]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/wbin [1])
);
defparam \fifo_sc_hs_inst/wbin_1_s0 .INIT=1'b0;
DFFC \fifo_sc_hs_inst/wbin_0_s0  (
	.D(\fifo_sc_hs_inst/wbin_next [0]),
	.CLK(Clk),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/wbin [0])
);
defparam \fifo_sc_hs_inst/wbin_0_s0 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Q_r2_7_s0  (
	.D(\fifo_sc_hs_inst/mem_RAMOUT_441_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/n13_3 ),
	.CLEAR(Reset),
	.Q(Q[7])
);
defparam \fifo_sc_hs_inst/Q_r2_7_s0 .INIT=1'b0;
DFFP \fifo_sc_hs_inst/Empty_s0  (
	.D(\fifo_sc_hs_inst/rempty_val_5 ),
	.CLK(Clk),
	.PRESET(Reset),
	.Q(Empty)
);
defparam \fifo_sc_hs_inst/Empty_s0 .INIT=1'b1;
DFFCE \fifo_sc_hs_inst/Wnum_6_s1  (
	.D(\fifo_sc_hs_inst/n148_2 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/Wnum_6_8 ),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/Wnum [6])
);
defparam \fifo_sc_hs_inst/Wnum_6_s1 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Wnum_5_s1  (
	.D(\fifo_sc_hs_inst/n149_2 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/Wnum_6_8 ),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/Wnum [5])
);
defparam \fifo_sc_hs_inst/Wnum_5_s1 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Wnum_4_s1  (
	.D(\fifo_sc_hs_inst/n150_2 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/Wnum_6_8 ),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/Wnum [4])
);
defparam \fifo_sc_hs_inst/Wnum_4_s1 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Wnum_3_s1  (
	.D(\fifo_sc_hs_inst/n151_2 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/Wnum_6_8 ),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/Wnum [3])
);
defparam \fifo_sc_hs_inst/Wnum_3_s1 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Wnum_2_s1  (
	.D(\fifo_sc_hs_inst/n152_2 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/Wnum_6_8 ),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/Wnum [2])
);
defparam \fifo_sc_hs_inst/Wnum_2_s1 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Wnum_1_s1  (
	.D(\fifo_sc_hs_inst/n153_2 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/Wnum_6_8 ),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/Wnum [1])
);
defparam \fifo_sc_hs_inst/Wnum_1_s1 .INIT=1'b0;
DFFCE \fifo_sc_hs_inst/Wnum_0_s1  (
	.D(\fifo_sc_hs_inst/n154_2 ),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/Wnum_6_8 ),
	.CLEAR(Reset),
	.Q(\fifo_sc_hs_inst/Wnum [0])
);
defparam \fifo_sc_hs_inst/Wnum_0_s1 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_819 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_0_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_0_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_821 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_1_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_1_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_823 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_2_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_2_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_825 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_3_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_3_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_827 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_4_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_4_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_829 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_5_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_5_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_831 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_6_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_6_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_833 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_7_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_7_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_835 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_8_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_8_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_837 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_9_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_9_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_839 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_10_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_10_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_841 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_11_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_11_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_843 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_12_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_12_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_845 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_13_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_13_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_847 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_14_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_14_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_849 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_15_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_15_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_851 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_16_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_16_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_853 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_17_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_17_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_855 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_18_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_18_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_857 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_19_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_19_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_859 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_20_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_20_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_861 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_21_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_21_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_863 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_22_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_22_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_865 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_23_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_23_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_867 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_24_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_24_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_869 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_25_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_25_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_871 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_26_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_26_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_873 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_27_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_27_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_875 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_28_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_28_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_877 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_29_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_29_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_879 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_30_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_30_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_881 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_31_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_31_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_883 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_32_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_32_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_885 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_33_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_33_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_887 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_34_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_34_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_889 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_35_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_35_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_891 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_36_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_36_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_893 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_37_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_37_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_895 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_38_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_38_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_897 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_39_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_39_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_899 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_40_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_40_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_901 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_41_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_41_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_903 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_42_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_42_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_905 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_43_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_43_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_907 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_44_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_44_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_909 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_45_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_45_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_911 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_46_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_46_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_913 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_47_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_47_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_915 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_48_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_48_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_917 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_49_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_49_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_919 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_50_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_50_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_921 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_51_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_51_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_923 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_52_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_52_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_925 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_53_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_53_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_927 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_54_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_54_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_929 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_55_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_55_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_931 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_56_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_56_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_933 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_57_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_57_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_935 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_58_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_58_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_937 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_59_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_59_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_939 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_60_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_60_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_941 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_61_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_61_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_943 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_62_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_62_G[7]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[0]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[0]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[1]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[1]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[2]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[2]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[3]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[3]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[4]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[4]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[5]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[5]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[6]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[6]_s0 .INIT=1'b0;
DFFE \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_hs_inst/mem_945 ),
	.Q(\fifo_sc_hs_inst/mem_mem_RAMREG_63_G[7]_1 )
);
defparam \fifo_sc_hs_inst/mem_mem_RAMREG_63_G[7]_s0 .INIT=1'b0;
ALU \fifo_sc_hs_inst/n154_1_s  (
	.I0(\fifo_sc_hs_inst/Wnum [0]),
	.I1(VCC),
	.I3(\fifo_sc_hs_inst/n100_3 ),
	.CIN(\fifo_sc_hs_inst/n100_1_4 ),
	.COUT(\fifo_sc_hs_inst/n154_1_1 ),
	.SUM(\fifo_sc_hs_inst/n154_2 )
);
defparam \fifo_sc_hs_inst/n154_1_s .ALU_MODE=2;
ALU \fifo_sc_hs_inst/n153_1_s  (
	.I0(\fifo_sc_hs_inst/Wnum [1]),
	.I1(GND),
	.I3(\fifo_sc_hs_inst/n100_3 ),
	.CIN(\fifo_sc_hs_inst/n154_1_1 ),
	.COUT(\fifo_sc_hs_inst/n153_1_1 ),
	.SUM(\fifo_sc_hs_inst/n153_2 )
);
defparam \fifo_sc_hs_inst/n153_1_s .ALU_MODE=2;
ALU \fifo_sc_hs_inst/n152_1_s  (
	.I0(\fifo_sc_hs_inst/Wnum [2]),
	.I1(GND),
	.I3(\fifo_sc_hs_inst/n100_3 ),
	.CIN(\fifo_sc_hs_inst/n153_1_1 ),
	.COUT(\fifo_sc_hs_inst/n152_1_1 ),
	.SUM(\fifo_sc_hs_inst/n152_2 )
);
defparam \fifo_sc_hs_inst/n152_1_s .ALU_MODE=2;
ALU \fifo_sc_hs_inst/n151_1_s  (
	.I0(\fifo_sc_hs_inst/Wnum [3]),
	.I1(GND),
	.I3(\fifo_sc_hs_inst/n100_3 ),
	.CIN(\fifo_sc_hs_inst/n152_1_1 ),
	.COUT(\fifo_sc_hs_inst/n151_1_1 ),
	.SUM(\fifo_sc_hs_inst/n151_2 )
);
defparam \fifo_sc_hs_inst/n151_1_s .ALU_MODE=2;
ALU \fifo_sc_hs_inst/n150_1_s  (
	.I0(\fifo_sc_hs_inst/Wnum [4]),
	.I1(GND),
	.I3(\fifo_sc_hs_inst/n100_3 ),
	.CIN(\fifo_sc_hs_inst/n151_1_1 ),
	.COUT(\fifo_sc_hs_inst/n150_1_1 ),
	.SUM(\fifo_sc_hs_inst/n150_2 )
);
defparam \fifo_sc_hs_inst/n150_1_s .ALU_MODE=2;
ALU \fifo_sc_hs_inst/n149_1_s  (
	.I0(\fifo_sc_hs_inst/Wnum [5]),
	.I1(GND),
	.I3(\fifo_sc_hs_inst/n100_3 ),
	.CIN(\fifo_sc_hs_inst/n150_1_1 ),
	.COUT(\fifo_sc_hs_inst/n149_1_1 ),
	.SUM(\fifo_sc_hs_inst/n149_2 )
);
defparam \fifo_sc_hs_inst/n149_1_s .ALU_MODE=2;
ALU \fifo_sc_hs_inst/n148_1_s  (
	.I0(\fifo_sc_hs_inst/Wnum [6]),
	.I1(GND),
	.I3(\fifo_sc_hs_inst/n100_3 ),
	.CIN(\fifo_sc_hs_inst/n149_1_1 ),
	.COUT(\fifo_sc_hs_inst/n148_1_0_COUT ),
	.SUM(\fifo_sc_hs_inst/n148_2 )
);
defparam \fifo_sc_hs_inst/n148_1_s .ALU_MODE=2;
ALU \fifo_sc_hs_inst/wbin_next_0_s  (
	.I0(\fifo_sc_hs_inst/wbin [0]),
	.I1(\fifo_sc_hs_inst/n7_4 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\fifo_sc_hs_inst/wbin_next_0_2 ),
	.SUM(\fifo_sc_hs_inst/wbin_next [0])
);
defparam \fifo_sc_hs_inst/wbin_next_0_s .ALU_MODE=0;
ALU \fifo_sc_hs_inst/wbin_next_1_s  (
	.I0(GND),
	.I1(\fifo_sc_hs_inst/wbin [1]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/wbin_next_0_2 ),
	.COUT(\fifo_sc_hs_inst/wbin_next_1_2 ),
	.SUM(\fifo_sc_hs_inst/wbin_next [1])
);
defparam \fifo_sc_hs_inst/wbin_next_1_s .ALU_MODE=0;
ALU \fifo_sc_hs_inst/wbin_next_2_s  (
	.I0(GND),
	.I1(\fifo_sc_hs_inst/wbin [2]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/wbin_next_1_2 ),
	.COUT(\fifo_sc_hs_inst/wbin_next_2_2 ),
	.SUM(\fifo_sc_hs_inst/wbin_next [2])
);
defparam \fifo_sc_hs_inst/wbin_next_2_s .ALU_MODE=0;
ALU \fifo_sc_hs_inst/wbin_next_3_s  (
	.I0(GND),
	.I1(\fifo_sc_hs_inst/wbin [3]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/wbin_next_2_2 ),
	.COUT(\fifo_sc_hs_inst/wbin_next_3_2 ),
	.SUM(\fifo_sc_hs_inst/wbin_next [3])
);
defparam \fifo_sc_hs_inst/wbin_next_3_s .ALU_MODE=0;
ALU \fifo_sc_hs_inst/wbin_next_4_s  (
	.I0(GND),
	.I1(\fifo_sc_hs_inst/wbin [4]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/wbin_next_3_2 ),
	.COUT(\fifo_sc_hs_inst/wbin_next_4_2 ),
	.SUM(\fifo_sc_hs_inst/wbin_next [4])
);
defparam \fifo_sc_hs_inst/wbin_next_4_s .ALU_MODE=0;
ALU \fifo_sc_hs_inst/wbin_next_5_s  (
	.I0(GND),
	.I1(\fifo_sc_hs_inst/wbin [5]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/wbin_next_4_2 ),
	.COUT(\fifo_sc_hs_inst/wbin_next_5_2 ),
	.SUM(\fifo_sc_hs_inst/wbin_next [5])
);
defparam \fifo_sc_hs_inst/wbin_next_5_s .ALU_MODE=0;
ALU \fifo_sc_hs_inst/wbin_next_6_s  (
	.I0(GND),
	.I1(\fifo_sc_hs_inst/wbin [6]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/wbin_next_5_2 ),
	.COUT(\fifo_sc_hs_inst/wbin_next_6_0_COUT ),
	.SUM(\fifo_sc_hs_inst/wbin_next [6])
);
defparam \fifo_sc_hs_inst/wbin_next_6_s .ALU_MODE=0;
ALU \fifo_sc_hs_inst/n171_s0  (
	.I0(\fifo_sc_hs_inst/rbin_next_0_7 ),
	.I1(\fifo_sc_hs_inst/wbin [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\fifo_sc_hs_inst/n171_3 ),
	.SUM(\fifo_sc_hs_inst/n171_1_SUM )
);
defparam \fifo_sc_hs_inst/n171_s0 .ALU_MODE=3;
ALU \fifo_sc_hs_inst/n172_s0  (
	.I0(\fifo_sc_hs_inst/rbin_next [1]),
	.I1(\fifo_sc_hs_inst/wbin [1]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/n171_3 ),
	.COUT(\fifo_sc_hs_inst/n172_3 ),
	.SUM(\fifo_sc_hs_inst/n172_1_SUM )
);
defparam \fifo_sc_hs_inst/n172_s0 .ALU_MODE=3;
ALU \fifo_sc_hs_inst/n173_s0  (
	.I0(\fifo_sc_hs_inst/rbin_next [2]),
	.I1(\fifo_sc_hs_inst/wbin [2]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/n172_3 ),
	.COUT(\fifo_sc_hs_inst/n173_3 ),
	.SUM(\fifo_sc_hs_inst/n173_1_SUM )
);
defparam \fifo_sc_hs_inst/n173_s0 .ALU_MODE=3;
ALU \fifo_sc_hs_inst/n174_s0  (
	.I0(\fifo_sc_hs_inst/rbin_next [3]),
	.I1(\fifo_sc_hs_inst/wbin [3]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/n173_3 ),
	.COUT(\fifo_sc_hs_inst/n174_3 ),
	.SUM(\fifo_sc_hs_inst/n174_1_SUM )
);
defparam \fifo_sc_hs_inst/n174_s0 .ALU_MODE=3;
ALU \fifo_sc_hs_inst/n175_s0  (
	.I0(\fifo_sc_hs_inst/rbin_next [4]),
	.I1(\fifo_sc_hs_inst/wbin [4]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/n174_3 ),
	.COUT(\fifo_sc_hs_inst/n175_3 ),
	.SUM(\fifo_sc_hs_inst/n175_1_SUM )
);
defparam \fifo_sc_hs_inst/n175_s0 .ALU_MODE=3;
ALU \fifo_sc_hs_inst/n176_s0  (
	.I0(\fifo_sc_hs_inst/rbin_next [5]),
	.I1(\fifo_sc_hs_inst/wbin [5]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/n175_3 ),
	.COUT(\fifo_sc_hs_inst/n176_3 ),
	.SUM(\fifo_sc_hs_inst/n176_1_SUM )
);
defparam \fifo_sc_hs_inst/n176_s0 .ALU_MODE=3;
ALU \fifo_sc_hs_inst/n177_s0  (
	.I0(\fifo_sc_hs_inst/rbin_next [6]),
	.I1(\fifo_sc_hs_inst/wbin [6]),
	.I3(GND),
	.CIN(\fifo_sc_hs_inst/n176_3 ),
	.COUT(\fifo_sc_hs_inst/n177_3 ),
	.SUM(\fifo_sc_hs_inst/n177_1_SUM )
);
defparam \fifo_sc_hs_inst/n177_s0 .ALU_MODE=3;
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_128 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_128 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_128 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_128 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_128 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_128 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_128 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s138  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_65 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_66 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_98 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s139  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_67 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_68 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_100 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s140  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_69 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_70 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_102 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s141  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_71 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_72 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_104 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s142  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_73 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_74 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_106 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s143  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_75 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_76 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_108 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s144  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_77 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_78 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_110 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s145  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_79 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_80 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_112 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s146  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_81 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_82 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_114 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s147  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_83 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_84 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_116 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s148  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_85 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_86 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_118 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s149  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_87 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_88 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_120 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s150  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_89 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_90 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_122 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s151  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_91 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_92 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_124 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s152  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_93 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_94 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_126 )
);
MUX2_LUT5 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s153  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_95 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_96 ),
	.S0(\fifo_sc_hs_inst/rbin_next [4]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_128 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_144 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_144 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_144 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_144 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_144 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_144 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_144 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s130  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_98 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_100 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_130 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s131  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_102 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_104 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_132 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s132  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_106 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_108 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_134 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s133  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_110 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_112 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_136 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s134  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_114 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_116 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_138 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s135  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_118 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_120 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_140 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s136  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_122 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_124 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_142 )
);
MUX2_LUT6 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s137  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_126 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_128 ),
	.S0(\fifo_sc_hs_inst/rbin_next [3]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_144 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_152 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_152 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_152 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_152 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_152 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_152 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_152 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s126  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_130 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_132 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_146 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s127  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_134 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_136 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_148 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s128  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_138 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_140 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_150 )
);
MUX2_LUT7 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s129  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_142 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_144 ),
	.S0(\fifo_sc_hs_inst/rbin_next [2]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_152 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_156 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_94_G[5]_156 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_156 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_156 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_283_G[5]_156 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_346_G[5]_156 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_156 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s124  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_146 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_148 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_154 )
);
MUX2_LUT8 \fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s125  (
	.I0(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_150 ),
	.I1(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_152 ),
	.S0(\fifo_sc_hs_inst/rbin_next [1]),
	.O(\fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_156 )
);
LUT1 \fifo_sc_hs_inst/rempty_val_s1  (
	.I0(\fifo_sc_hs_inst/n177_3 ),
	.F(\fifo_sc_hs_inst/rempty_val_5 )
);
defparam \fifo_sc_hs_inst/rempty_val_s1 .INIT=2'h1;
endmodule
