#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\GoWin\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\GoWin\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\GoWin\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\GoWin\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\GoWin\iverilog\lib\ivl\va_math.vpi";
S_000001e0160b8ea0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000001e01612c980_0 .net "can_write", 0 0, v000001e0160cd880_0;  1 drivers
v000001e01612b8a0_0 .var "clk", 0 0;
v000001e01612ca20_0 .var "clk_8x", 0 0;
v000001e01612cac0_0 .net "clk_8x_10_8", 0 0, v000001e0160ce3c0_0;  1 drivers
v000001e01612b260_0 .var "counter", 0 0;
v000001e01612cb60_0 .net "cs1", 0 0, v000001e0160cdd80_0;  1 drivers
v000001e01612cc00_0 .net "cs2", 0 0, v000001e0160cdba0_0;  1 drivers
v000001e01612cca0_0 .var "data", 7 0;
v000001e01612ce80_0 .net "miso", 0 0, v000001e01612c2a0_0;  1 drivers
v000001e01612b080_0 .net "mosi", 0 0, v000001e0160ce280_0;  1 drivers
v000001e01612da90_0 .net "sclk", 0 0, v000001e0160ce460_0;  1 drivers
v000001e01612ef30_0 .net "slave_data_on_master", 7 0, v000001e0160ce5a0_0;  1 drivers
v000001e01612e8f0_0 .var "slave_num", 0 0;
v000001e01612e490_0 .var "system_clk", 0 0;
v000001e01612e670_0 .net "uart_readed", 7 0, v000001e01612cde0_0;  1 drivers
v000001e01612dbd0_0 .net "uart_tx", 0 0, v000001e01612c3e0_0;  1 drivers
E_000001e0160c86a0 .event posedge, v000001e0160cd880_0;
S_000001e0160b9030 .scope module, "freq_receiver" "freq_10_8" 2 25, 3 1 0, S_000001e0160b8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 1 "clk_out";
v000001e0160ce6e0_0 .net "clk", 0 0, v000001e01612e490_0;  1 drivers
v000001e0160cde20_0 .var "clk_counter", 29 0;
v000001e0160cdb00_0 .var "clk_counter_edge", 29 0;
v000001e0160cd7e0_0 .net "clk_in", 0 0, v000001e01612ca20_0;  1 drivers
v000001e0160ce3c0_0 .var "clk_out", 0 0;
v000001e0160ce000_0 .var "count_end", 0 0;
v000001e0160cdec0_0 .var "count_start", 0 0;
v000001e0160ce1e0_0 .var "tick_counter", 2 0;
E_000001e0160c7020 .event anyedge, v000001e0160ce1e0_0;
E_000001e01609a1f0 .event anyedge, v000001e0160ce6e0_0;
E_000001e016099df0 .event anyedge, v000001e0160cd7e0_0;
S_000001e0160aafc0 .scope module, "master" "spi_master_2" 2 21, 4 1 0, S_000001e0160b8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MISO";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "slave_num";
    .port_info 4 /OUTPUT 1 "data_saved";
    .port_info 5 /OUTPUT 8 "slave_data";
    .port_info 6 /OUTPUT 1 "SCLK";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /OUTPUT 1 "CS1";
    .port_info 9 /OUTPUT 1 "CS2";
v000001e0160cdd80_0 .var "CS1", 0 0;
v000001e0160cdba0_0 .var "CS2", 0 0;
v000001e0160cdc40_0 .net "MISO", 0 0, v000001e01612c2a0_0;  alias, 1 drivers
v000001e0160ce280_0 .var "MOSI", 0 0;
v000001e0160ce460_0 .var "SCLK", 0 0;
v000001e0160cd9c0_0 .net "clk", 0 0, v000001e01612b8a0_0;  1 drivers
v000001e0160ce640_0 .var "counter", 2 0;
v000001e0160cdf60_0 .net "data", 0 7, v000001e01612cca0_0;  1 drivers
v000001e0160ce500_0 .var "data_received", 0 7;
v000001e0160cd880_0 .var "data_saved", 0 0;
v000001e0160cd920_0 .var "data_to_send", 0 7;
v000001e0160ce5a0_0 .var "slave_data", 0 7;
v000001e0160ce0a0_0 .net "slave_num", 0 0, v000001e01612e8f0_0;  1 drivers
v000001e0160ce140_0 .var "slave_to_send", 0 0;
E_000001e016099730 .event anyedge, v000001e0160ce0a0_0, v000001e0160cdf60_0;
E_000001e0160995f0 .event negedge, v000001e0160ce460_0;
E_000001e016099a70 .event posedge, v000001e0160ce460_0;
E_000001e01609a430 .event anyedge, v000001e0160cd9c0_0;
S_000001e0160ab150 .scope module, "rx" "uart_receiver" 2 27, 5 1 0, S_000001e0160b8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_8x";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /OUTPUT 8 "out";
v000001e01612b1c0_0 .var "bit_counter", 3 0;
v000001e01612b4e0_0 .var "bit_high", 2 0;
v000001e01612bda0_0 .var "bit_low", 2 0;
v000001e01612b580_0 .net "clk_8x", 0 0, v000001e0160ce3c0_0;  alias, 1 drivers
v000001e01612cde0_0 .var "out", 7 0;
v000001e01612c7a0_0 .var "package_read", 9 0;
v000001e01612bf80_0 .var "read_properly", 0 0;
v000001e01612bbc0_0 .var "readed_bit", 0 0;
v000001e01612c340_0 .var "tick_counter", 2 0;
v000001e01612c0c0_0 .net "uart_rx", 0 0, v000001e01612c3e0_0;  alias, 1 drivers
E_000001e0160998b0 .event anyedge, v000001e01612b1c0_0;
E_000001e0160999b0 .event posedge, v000001e0160ce3c0_0;
S_000001e01609c130 .scope module, "stu" "spi_to_uart" 2 23, 6 1 0, S_000001e0160b8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "SCLK";
    .port_info 2 /INPUT 1 "CS";
    .port_info 3 /INPUT 1 "MOSI";
    .port_info 4 /OUTPUT 1 "MISO";
    .port_info 5 /OUTPUT 1 "uart_tx";
v000001e01612bee0_0 .net "CS", 0 0, v000001e0160cdd80_0;  alias, 1 drivers
v000001e01612c160_0 .net "MISO", 0 0, v000001e01612c2a0_0;  alias, 1 drivers
v000001e01612cf20_0 .net "MOSI", 0 0, v000001e0160ce280_0;  alias, 1 drivers
v000001e01612c660_0 .net "SCLK", 0 0, v000001e0160ce460_0;  alias, 1 drivers
v000001e01612c700_0 .net "clk", 0 0, v000001e01612e490_0;  alias, 1 drivers
v000001e01612c840_0 .net "data_saved", 0 0, v000001e01612c200_0;  1 drivers
v000001e01612c8e0_0 .net "readed_data", 7 0, v000001e01612bd00_0;  1 drivers
v000001e01612ba80_0 .net "sclk_10_8", 0 0, v000001e01612b3a0_0;  1 drivers
v000001e01612b440_0 .net "uart_tx", 0 0, v000001e01612c3e0_0;  alias, 1 drivers
S_000001e01609c2c0 .scope module, "freq_multiplier" "freq_10_8" 6 15, 3 1 0, S_000001e01609c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 1 "clk_out";
v000001e01612b300_0 .net "clk", 0 0, v000001e01612e490_0;  alias, 1 drivers
v000001e01612b120_0 .var "clk_counter", 29 0;
v000001e01612bb20_0 .var "clk_counter_edge", 29 0;
v000001e01612b620_0 .net "clk_in", 0 0, v000001e0160ce460_0;  alias, 1 drivers
v000001e01612b3a0_0 .var "clk_out", 0 0;
v000001e01612cd40_0 .var "count_end", 0 0;
v000001e01612b940_0 .var "count_start", 0 0;
v000001e01612b6c0_0 .var "tick_counter", 2 0;
E_000001e01609a170 .event anyedge, v000001e01612b6c0_0;
E_000001e016099d70 .event anyedge, v000001e0160ce460_0;
S_000001e0160a3b90 .scope module, "slave" "spi_slave" 6 13, 7 1 0, S_000001e01609c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SCLK";
    .port_info 1 /INPUT 1 "CS";
    .port_info 2 /INPUT 1 "MOSI";
    .port_info 3 /OUTPUT 1 "MISO";
    .port_info 4 /OUTPUT 8 "readed_data";
v000001e01612b9e0_0 .net "CS", 0 0, v000001e0160cdd80_0;  alias, 1 drivers
v000001e01612c2a0_0 .var "MISO", 0 0;
v000001e01612c480_0 .net "MOSI", 0 0, v000001e0160ce280_0;  alias, 1 drivers
v000001e01612c520_0 .net "SCLK", 0 0, v000001e0160ce460_0;  alias, 1 drivers
v000001e01612b760_0 .var "buffer", 0 7;
v000001e01612c020_0 .var "counter", 2 0;
v000001e01612bd00_0 .var "readed_data", 0 7;
E_000001e01609a470 .event negedge, v000001e0160cdd80_0;
S_000001e0160a3d20 .scope module, "tx" "uart_transmitter" 6 14, 8 1 0, S_000001e01609c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /OUTPUT 1 "uart_tx";
    .port_info 3 /OUTPUT 1 "data_saved";
v000001e01612b800_0 .net "clk", 0 0, v000001e01612b3a0_0;  alias, 1 drivers
v000001e01612be40_0 .var "counter", 3 0;
v000001e01612c5c0_0 .net "data", 0 7, v000001e01612bd00_0;  alias, 1 drivers
v000001e01612bc60_0 .var "data_out", 0 7;
v000001e01612c200_0 .var "data_saved", 0 0;
v000001e01612c3e0_0 .var "uart_tx", 0 0;
E_000001e016099db0 .event anyedge, v000001e01612bd00_0;
E_000001e016099630 .event posedge, v000001e01612b3a0_0;
    .scope S_000001e0160aafc0;
T_0 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000001e0160ce5a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001e0160ce280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e0160ce640_0, 0;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000001e0160cd920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0160cdd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0160cdba0_0, 0;
    %end;
    .thread T_0;
    .scope S_000001e0160aafc0;
T_1 ;
    %wait E_000001e01609a430;
    %load/vec4 v000001e0160cd9c0_0;
    %assign/vec4 v000001e0160ce460_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e0160aafc0;
T_2 ;
    %wait E_000001e016099a70;
    %load/vec4 v000001e0160ce640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %load/vec4 v000001e0160cd920_0;
    %pushi/vec4 7, 0, 5;
    %load/vec4 v000001e0160ce640_0;
    %pad/u 5;
    %sub;
    %part/s 1;
    %assign/vec4 v000001e0160ce280_0, 0;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v000001e0160cdf60_0;
    %assign/vec4 v000001e0160cd920_0, 0;
    %load/vec4 v000001e0160ce0a0_0;
    %assign/vec4 v000001e0160ce140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0160cd880_0, 0;
    %load/vec4 v000001e0160cd920_0;
    %pushi/vec4 7, 0, 5;
    %load/vec4 v000001e0160ce640_0;
    %pad/u 5;
    %sub;
    %part/s 1;
    %assign/vec4 v000001e0160ce280_0, 0;
    %load/vec4 v000001e0160ce140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0160cdd80_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0160cdba0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e0160aafc0;
T_3 ;
    %wait E_000001e0160995f0;
    %load/vec4 v000001e0160ce640_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %load/vec4 v000001e0160cdc40_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 5;
    %load/vec4 v000001e0160ce640_0;
    %pad/u 5;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001e0160ce500_0, 4, 5;
    %load/vec4 v000001e0160ce640_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e0160ce640_0, 0;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v000001e0160cdc40_0;
    %pushi/vec4 7, 0, 5;
    %load/vec4 v000001e0160ce640_0;
    %pad/u 5;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v000001e0160ce500_0, 4, 1;
    %load/vec4 v000001e0160ce500_0;
    %assign/vec4 v000001e0160ce5a0_0, 0;
    %load/vec4 v000001e0160ce640_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e0160ce640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0160cdd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0160cdba0_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e0160aafc0;
T_4 ;
    %wait E_000001e016099730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0160cd880_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e0160a3b90;
T_5 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000001e01612bd00_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v000001e01612c2a0_0, 0;
    %end;
    .thread T_5;
    .scope S_000001e0160a3b90;
T_6 ;
    %wait E_000001e01609a470;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e01612c020_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e0160a3b90;
T_7 ;
    %wait E_000001e016099a70;
    %load/vec4 v000001e01612b9e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001e01612bd00_0;
    %pushi/vec4 7, 0, 5;
    %load/vec4 v000001e01612c020_0;
    %pad/u 5;
    %sub;
    %part/s 1;
    %assign/vec4 v000001e01612c2a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v000001e01612c2a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e0160a3b90;
T_8 ;
    %wait E_000001e0160995f0;
    %load/vec4 v000001e01612b9e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001e01612c480_0;
    %pushi/vec4 7, 0, 5;
    %load/vec4 v000001e01612c020_0;
    %pad/u 5;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v000001e01612b760_0, 4, 1;
    %load/vec4 v000001e01612c020_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001e01612b760_0;
    %assign/vec4 v000001e01612bd00_0, 0;
T_8.2 ;
    %load/vec4 v000001e01612c020_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e01612c020_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e0160a3d20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612c3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612c200_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e01612be40_0, 0;
    %end;
    .thread T_9;
    .scope S_000001e0160a3d20;
T_10 ;
    %wait E_000001e016099630;
    %load/vec4 v000001e01612be40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %load/vec4 v000001e01612bc60_0;
    %pushi/vec4 7, 0, 6;
    %load/vec4 v000001e01612be40_0;
    %pad/u 6;
    %sub;
    %part/s 1;
    %assign/vec4 v000001e01612c3e0_0, 0;
    %load/vec4 v000001e01612be40_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e01612be40_0, 0;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e01612c3e0_0, 0;
    %load/vec4 v000001e01612be40_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e01612be40_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612c3e0_0, 0;
    %load/vec4 v000001e01612c5c0_0;
    %assign/vec4 v000001e01612bc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e01612c200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e01612be40_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e0160a3d20;
T_11 ;
    %wait E_000001e016099db0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612c200_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e01609c2c0;
T_12 ;
    %wait E_000001e016099d70;
    %load/vec4 v000001e01612b940_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e01612b6c0_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v000001e01612bb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e01612b940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e01612cd40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e01612cd40_0, 0, 1;
    %pushi/vec4 1, 0, 30;
    %store/vec4 v000001e01612b120_0, 0, 30;
    %load/vec4 v000001e01612b620_0;
    %store/vec4 v000001e01612b3a0_0, 0, 1;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e01609c2c0;
T_13 ;
    %wait E_000001e01609a1f0;
    %load/vec4 v000001e01612b940_0;
    %load/vec4 v000001e01612cd40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001e01612b120_0;
    %load/vec4 v000001e01612bb20_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 30;
    %assign/vec4 v000001e01612b120_0, 0;
    %load/vec4 v000001e01612b3a0_0;
    %inv;
    %store/vec4 v000001e01612b3a0_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001e01612b120_0;
    %addi 1, 0, 30;
    %assign/vec4 v000001e01612b120_0, 0;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001e01612b6c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e01612b6c0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001e01609c2c0;
T_14 ;
    %wait E_000001e01609a170;
    %load/vec4 v000001e01612b6c0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000001e01612b6c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v000001e01612bb20_0;
    %addi 1, 0, 30;
    %store/vec4 v000001e01612bb20_0, 0, 30;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e01612b6c0_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e01609c2c0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612cd40_0, 0;
    %end;
    .thread T_15;
    .scope S_000001e0160b9030;
T_16 ;
    %wait E_000001e016099df0;
    %load/vec4 v000001e0160cdec0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e0160ce1e0_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v000001e0160cdb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e0160cdec0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e0160ce000_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0160ce000_0, 0, 1;
    %pushi/vec4 1, 0, 30;
    %store/vec4 v000001e0160cde20_0, 0, 30;
    %load/vec4 v000001e0160cd7e0_0;
    %store/vec4 v000001e0160ce3c0_0, 0, 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001e0160b9030;
T_17 ;
    %wait E_000001e01609a1f0;
    %load/vec4 v000001e0160cdec0_0;
    %load/vec4 v000001e0160ce000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001e0160cde20_0;
    %load/vec4 v000001e0160cdb00_0;
    %cmp/e;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 1, 0, 30;
    %assign/vec4 v000001e0160cde20_0, 0;
    %load/vec4 v000001e0160ce3c0_0;
    %inv;
    %store/vec4 v000001e0160ce3c0_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001e0160cde20_0;
    %addi 1, 0, 30;
    %assign/vec4 v000001e0160cde20_0, 0;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e0160ce1e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e0160ce1e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001e0160b9030;
T_18 ;
    %wait E_000001e0160c7020;
    %load/vec4 v000001e0160ce1e0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v000001e0160ce1e0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %load/vec4 v000001e0160cdb00_0;
    %addi 1, 0, 30;
    %store/vec4 v000001e0160cdb00_0, 0, 30;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e0160ce1e0_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e0160b9030;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0160cdec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e0160ce000_0, 0;
    %end;
    .thread T_19;
    .scope S_000001e0160ab150;
T_20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e01612c340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e01612b1c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001e01612b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612bf80_0, 0;
    %end;
    .thread T_20;
    .scope S_000001e0160ab150;
T_21 ;
    %wait E_000001e0160999b0;
    %load/vec4 v000001e01612c340_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %load/vec4 v000001e01612c0c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.3, 4;
    %load/vec4 v000001e01612b4e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e01612b4e0_0, 0;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v000001e01612bda0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e01612bda0_0, 0;
T_21.4 ;
    %load/vec4 v000001e01612c340_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e01612c340_0, 0;
    %jmp T_21.2;
T_21.0 ;
    %load/vec4 v000001e01612c0c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v000001e01612b4e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e01612b4e0_0, 0;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v000001e01612bda0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e01612bda0_0, 0;
T_21.6 ;
    %load/vec4 v000001e01612bda0_0;
    %load/vec4 v000001e01612b4e0_0;
    %cmp/u;
    %jmp/0xz  T_21.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e01612bbc0_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612bbc0_0, 0;
T_21.8 ;
    %load/vec4 v000001e01612b1c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e01612b1c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e01612c340_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e01612b4e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e01612bda0_0, 0;
    %load/vec4 v000001e01612b4e0_0;
    %load/vec4 v000001e01612bda0_0;
    %cmp/e;
    %jmp/0xz  T_21.9, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e01612c340_0, 0;
T_21.9 ;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e0160ab150;
T_22 ;
    %wait E_000001e0160998b0;
    %load/vec4 v000001e01612b1c0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000001e01612b1c0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e01612bf80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001e01612bbc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e01612bf80_0, 0, 1;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001e01612b1c0_0, 0;
T_22.5 ;
T_22.2 ;
    %load/vec4 v000001e01612bf80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.6, 4;
    %load/vec4 v000001e01612b1c0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %load/vec4 v000001e01612bbc0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001e01612b1c0_0;
    %assign/vec4/off/d v000001e01612c7a0_0, 4, 5;
    %jmp T_22.10;
T_22.8 ;
    %load/vec4 v000001e01612bbc0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001e01612b1c0_0;
    %assign/vec4/off/d v000001e01612c7a0_0, 4, 5;
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 9, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e01612bf80_0, 0;
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e01612c7a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e01612cde0_0, 0;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000001e01612cde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612bf80_0, 0;
T_22.12 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001e01612b1c0_0, 0;
    %jmp T_22.10;
T_22.10 ;
    %pop/vec4 1;
T_22.6 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001e0160b8ea0;
T_23 ;
    %vpi_call 2 30 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e0160b8ea0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e01612b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e01612cca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e01612e8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e01612b260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e01612e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e01612ca20_0, 0;
    %end;
    .thread T_23;
    .scope S_000001e0160b8ea0;
T_24 ;
    %wait E_000001e0160c86a0;
    %load/vec4 v000001e01612cca0_0;
    %addi 3, 0, 8;
    %assign/vec4 v000001e01612cca0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000001e0160b8ea0;
T_25 ;
    %delay 800, 0;
    %load/vec4 v000001e01612b8a0_0;
    %inv;
    %store/vec4 v000001e01612b8a0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_000001e0160b8ea0;
T_26 ;
    %delay 10, 0;
    %load/vec4 v000001e01612e490_0;
    %inv;
    %store/vec4 v000001e01612e490_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000001e0160b8ea0;
T_27 ;
    %delay 100, 0;
    %load/vec4 v000001e01612ca20_0;
    %inv;
    %assign/vec4 v000001e01612ca20_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000001e0160b8ea0;
T_28 ;
    %delay 600000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    ".\Lab_4\src\spi_to_uart_testbench.v";
    ".\Lab_4\src\freq_10_8.v";
    ".\Lab_4\src\spi_master_2.v";
    ".\Lab_4\src\uart_receiver.v";
    ".\Lab_4\src\spi_slave_to_uart_tx.v";
    ".\Lab_4\src\spi_slave.v";
    ".\Lab_4\src\uart_transmitter.v";
