design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/mnt/sd/caravel2/openlane/user_proj_final,user_proj_final,23_11_29_22_56,flow completed,0h3m7s0ms,0h2m9s0ms,11753.086419753086,0.36,5288.888888888889,5.03,-1,1008.18,1524,0,0,0,0,0,0,0,5,5,0,-1,-1,157251,15599,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,133233447.0,0.0,12.18,14.03,3.25,2.92,-1,1138,3140,167,2130,0,0,0,1312,67,9,81,23,127,187,36,204,327,392,18,23106,4815,1438,6060,1904,37323,339525.63200000004,-1,-1,-1,0.000197,0.000514,2.85e-08,-1,-1,-1,2.629999999999999,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.55,1,sky130_fd_sc_hd,AREA 0
