From ea248c235980d1ae084e58ed7e824133ecff368c Mon Sep 17 00:00:00 2001
From: Terry Lv <r65388@freescale.com>
Date: Fri, 9 Mar 2012 11:25:31 +0800
Subject: [PATCH 1158/2463] ENGR00176469-1: Improve the performance of MLB

Pll clock change to make pll clocked more stable.

Signed-off-by: Terry Lv <r65388@freescale.com>
---
 arch/arm/mach-mx6/clock.c |   23 ++++++++++++++++-------
 1 files changed, 16 insertions(+), 7 deletions(-)

diff --git a/arch/arm/mach-mx6/clock.c b/arch/arm/mach-mx6/clock.c
index 813c554..43d5bc8 100644
--- a/arch/arm/mach-mx6/clock.c
+++ b/arch/arm/mach-mx6/clock.c
@@ -1061,22 +1061,31 @@ static int _clk_pll_mlb_main_enable(struct clk *clk)
 	reg = __raw_readl(pllbase);
 	reg &= ~ANADIG_PLL_BYPASS;
 
-	reg = 0x0da20000;
+	reg = 0x0da20800;
 	__raw_writel(reg, pllbase);
 
-	/* Wait for PLL to lock */
-	if (!WAIT(__raw_readl(pllbase) & ANADIG_PLL_LOCK,
-		SPIN_DELAY))
-		panic("pll enable failed\n");
-
 	return 0;
 }
 
+static int _clk_pll_mlb_main_disable(struct clk *clk)
+{
+	unsigned int reg;
+	void __iomem *pllbase;
+
+	pllbase = _get_pll_base(clk);
+
+	reg = __raw_readl(pllbase);
+
+	reg |= ANADIG_PLL_BYPASS;
+
+	__raw_writel(reg, pllbase);
+}
+
 static struct clk pll6_mlb150_main_clk = {
 	__INIT_CLK_DEBUG(pll6_mlb150_main_clk)
 	.parent = &osc_clk,
 	.enable = _clk_pll_mlb_main_enable,
-	.disable = _clk_pll_disable,
+	.disable = _clk_pll_mlb_main_disable,
 };
 
 static unsigned long _clk_pll7_usb_otg_get_rate(struct clk *clk)
-- 
1.7.7.4

