//
// Simple testbench for the Ones Counter
//
//
// Copyright 2023 Thomas Hadner
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSEâˆ’2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

`timescale 1ns / 1ns

`include "ones_counter.v"

module ones_counter_tb;

	parameter INPUT_FEATURES = 4;
	
	reg reset_i = 1'b1;		// reset
	reg clock_i = 1'b0;		// clock
	reg [ INPUT_FEATURES - 1 : 0 ] input_features_i = 4'b0000;	// input features which has to be checked for HIGH
	
	wire [ $clog2(INPUT_FEATURES + 1) - 1 : 0 ] ones_o;	// number of ones
	
	// DUT
	ones_counter
		#(
			INPUT_FEATURES
		)
		ones_counter
		(
			.reset_i(reset_i),
			.clock_i(clock_i),
			.input_features_i(input_features_i),
			.ones_o(ones_o)
		);
		
	// generate clock
	/* verilator lint_off STMTDLY */
	always #5 clock_i = ~clock_i;
	/* verilator lint_on STMTDLY */
	
	initial begin
		$dumpfile("ones_counter_tb.vcd");
		$dumpvars;
		
		/* verilator lint_off STMTDLY */
		#15 reset_i = 1'b0;	// reassert reset

		#30 input_features_i = 4'b0000;	// 0
		
		#30 input_features_i = 4'b0001;	// 1
		#30 input_features_i = 4'b0010;	// 1
		#30 input_features_i = 4'b0100;	// 1
		#30 input_features_i = 4'b1000;	// 1
		
		#30 input_features_i = 4'b1010;	// 2
		#30 input_features_i = 4'b0101;	// 2
		#30 input_features_i = 4'b1001;	// 2
		#30 input_features_i = 4'b1100;	// 2
		
		#30 input_features_i = 4'b1110;	// 3
		#30 input_features_i = 4'b1101;	// 3
		#30 input_features_i = 4'b1011;	// 3
		#30 input_features_i = 4'b0111;	// 3
		
		#30 input_features_i = 4'b1111;	// 4
		
		#50 $finish;		// finish
		/* verilator lint_on STMTDLY */
	end

endmodule	// counter_tb
