library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Timer is
    generic (
        ClockFrequency : integer := 100000000  -- Clock Frequency in Hz (e.g., 100 MHz)
    );
    port (
        Clk     : in  std_logic;                  -- Clock signal
        nRst    : in  std_logic;                  -- Active-low reset signal
        SevenSeg_Hr_Tens : out std_logic_vector(6 downto 0); -- Display hours tens
        SevenSeg_Hr_Ones : out std_logic_vector(6 downto 0); -- Display hours ones
        SevenSeg_Min_Tens : out std_logic_vector(6 downto 0); -- Display minutes tens
        SevenSeg_Min_Ones : out std_logic_vector(6 downto 0); -- Display minutes ones
        SevenSeg_Sec_Tens : out std_logic_vector(6 downto 0); -- Display seconds tens
        SevenSeg_Sec_Ones : out std_logic_vector(6 downto 0)  -- Display seconds ones
    );
end entity;

architecture rtl of Timer is
    signal Ticks : integer := 0;
    signal Secs  : integer := 0;
    signal Mins  : integer := 0;
    signal Hrs   : integer := 0;

    signal Hr_Tens  : integer;
    signal Hr_Ones  : integer;
    signal Min_Tens : integer;
    signal Min_Ones : integer;
    signal Sec_Tens : integer;
    signal Sec_Ones : integer;
    
    -- Function to convert a digit (0-9) to 7-segment display encoding
    function SevenSegDecoder (digit : integer) return std_logic_vector is
    begin
        case digit is
            when 0 => return "0111111";  -- '0'
            when 1 => return "0000110";  -- '1'
            when 2 => return "1011011";  -- '2'
            when 3 => return "1001111";  -- '3'
            when 4 => return "1100110";  -- '4'
            when 5 => return "1101101";  -- '5'
            when 6 => return "1111101";  -- '6'
            when 7 => return "0000111";  -- '7'
            when 8 => return "1111111";  -- '8'
            when 9 => return "1101111";  -- '9'
            when others => return "0000000";  -- Default: all segments off
        end case;
    end function;

begin

    -- Break the hours, minutes, and seconds into tens and ones digits
    Hr_Tens  <= Hrs / 10;
    Hr_Ones  <= Hrs mod 10;
    Min_Tens <= Mins / 10;
    Min_Ones <= Mins mod 10;
    Sec_Tens <= Secs / 10;
    Sec_Ones <= Secs mod 10;

    -- Assign 7-segment display outputs using the decoder
    SevenSeg_Hr_Tens <= SevenSegDecoder(Hr_Tens);
    SevenSeg_Hr_Ones <= SevenSegDecoder(Hr_Ones);
    SevenSeg_Min_Tens <= SevenSegDecoder(Min_Tens);
    SevenSeg_Min_Ones <= SevenSegDecoder(Min_Ones);
    SevenSeg_Sec_Tens <= SevenSegDecoder(Sec_Tens);
    SevenSeg_Sec_Ones <= SevenSegDecoder(Sec_Ones);

    -- Process to increment hours, minutes, and seconds
    process (Clk)
    begin
        if rising_edge(Clk) then
            if nRst = '0' then
                -- Reset the counter and time values
                Ticks   <= 0;
                Secs    <= 0;
                Mins    <= 0;
                Hrs     <= 0;
            else
                if Ticks = ClockFrequency - 1 then
                    -- One second has passed
                    Ticks <= 0;
                    
                    -- Increment seconds
                    if Secs = 59 then
                        Secs <= 0;
                        
                        -- Increment minutes
                        if Mins = 59 then
                            Mins <= 0;
                            
                            -- Increment hours
                            if Hrs = 23 then
                                Hrs <= 0;
                            else
                                Hrs <= Hrs + 1;
                            end if;
                            
                        else
                            Mins <= Mins + 1;
                        end if;
                        
                    else
                        Secs <= Secs + 1;
                    end if;
                    
                else
                    Ticks <= Ticks + 1;
                end if;
            end if;
        end if;
    end process;

end architecture;