#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14ce30bd0 .scope module, "decode_tb" "decode_tb" 2 1;
 .timescale 0 0;
v0x600001336490_0 .var "Din", 31 0;
v0x600001336520_0 .net "aluOp_out", 1 0, v0x60000132c240_0;  1 drivers
v0x6000013365b0_0 .net "aluSrc_out", 0 0, v0x60000132c360_0;  1 drivers
v0x600001336640_0 .net "beq_instruction_out", 0 0, v0x60000132c480_0;  1 drivers
v0x6000013366d0_0 .var "clock", 0 0;
v0x600001336760_0 .var "dest_ex_mem", 4 0;
v0x6000013367f0_0 .var "dest_mem_wb", 4 0;
v0x600001336880_0 .net "if_id_enable", 0 0, v0x600001323d50_0;  1 drivers
v0x600001336910_0 .net "imediato_out", 31 0, v0x60000132c630_0;  1 drivers
v0x6000013369a0_0 .var "instruction", 31 0;
v0x600001336a30_0 .net "mem_read_out", 0 0, v0x60000132c750_0;  1 drivers
v0x600001336ac0_0 .net "mem_to_reg_out", 0 0, v0x60000132c870_0;  1 drivers
v0x600001336b50_0 .net "mem_write_out", 0 0, v0x60000132c990_0;  1 drivers
v0x600001336be0_0 .net "mux_sel_IF", 0 0, L_0x600000a21030;  1 drivers
v0x600001336c70_0 .var "pc", 31 0;
v0x600001336d00_0 .net "pc_branch_value", 31 0, L_0x600001027ca0;  1 drivers
v0x600001336d90_0 .net "pc_enable", 0 0, v0x600001323e70_0;  1 drivers
v0x600001336e20_0 .net "rd_out", 4 0, v0x60000132cab0_0;  1 drivers
v0x600001336eb0_0 .var "reg_destino_exe", 4 0;
v0x600001336f40_0 .net "reg_write_out", 0 0, v0x60000132cbd0_0;  1 drivers
v0x600001336fd0_0 .var "reset", 0 0;
v0x600001337060_0 .net "rs1_out", 4 0, v0x60000132cd80_0;  1 drivers
v0x6000013370f0_0 .net "rs2_out", 4 0, v0x60000132cea0_0;  1 drivers
v0x600001337180_0 .var "write_enable", 0 0;
S_0x14ce25380 .scope module, "uut" "decode" 2 19, 3 1 0, S_0x14ce30bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "Din";
    .port_info 6 /INPUT 5 "dest_ex_mem";
    .port_info 7 /INPUT 5 "dest_mem_wb";
    .port_info 8 /INPUT 5 "reg_destino_exe";
    .port_info 9 /OUTPUT 1 "pc_enable";
    .port_info 10 /OUTPUT 1 "if_id_enable";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 1 "aluSrc_out";
    .port_info 17 /OUTPUT 2 "aluOp_out";
    .port_info 18 /OUTPUT 5 "rs1_out";
    .port_info 19 /OUTPUT 5 "rs2_out";
    .port_info 20 /OUTPUT 5 "rd_out";
    .port_info 21 /OUTPUT 32 "imediato_out";
    .port_info 22 /OUTPUT 32 "pc_branch_value";
    .port_info 23 /OUTPUT 1 "mux_sel_IF";
P_0x600001d24300 .param/l "ITYPE" 0 3 30, C4<0000011>;
P_0x600001d24340 .param/l "RTYPE" 0 3 27, C4<0110011>;
P_0x600001d24380 .param/l "SBTYPE" 0 3 29, C4<1100011>;
P_0x600001d243c0 .param/l "STYPE" 0 3 28, C4<0100011>;
L_0x600000a20fc0 .functor AND 1, L_0x600001027de0, L_0x600001027e80, C4<1>, C4<1>;
L_0x600000a21030 .functor BUFZ 1, L_0x600000a20fc0, C4<0>, C4<0>, C4<0>;
v0x600001334870_0 .net "Din", 31 0, v0x600001336490_0;  1 drivers
L_0x150088718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001334900_0 .net/2u *"_ivl_12", 0 0, L_0x150088718;  1 drivers
L_0x150088760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001334990_0 .net/2u *"_ivl_16", 0 0, L_0x150088760;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001334a20_0 .net/2u *"_ivl_20", 0 0, L_0x1500887a8;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001334ab0_0 .net/2u *"_ivl_24", 0 0, L_0x1500887f0;  1 drivers
L_0x150088838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001334b40_0 .net/2u *"_ivl_28", 1 0, L_0x150088838;  1 drivers
L_0x150088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001334bd0_0 .net/2u *"_ivl_4", 0 0, L_0x150088688;  1 drivers
v0x600001334c60_0 .net *"_ivl_41", 6 0, L_0x600001027d40;  1 drivers
L_0x150088880 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600001334cf0_0 .net/2u *"_ivl_42", 6 0, L_0x150088880;  1 drivers
v0x600001334d80_0 .net *"_ivl_44", 0 0, L_0x600001027de0;  1 drivers
v0x600001334e10_0 .net *"_ivl_46", 0 0, L_0x600001027e80;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001334ea0_0 .net/2u *"_ivl_8", 0 0, L_0x1500886d0;  1 drivers
v0x600001334f30_0 .net "aluOp_interno", 1 0, v0x600001322010_0;  1 drivers
v0x600001334fc0_0 .net "aluOp_out", 1 0, v0x60000132c240_0;  alias, 1 drivers
v0x600001335050_0 .net "aluSrc_interno", 0 0, v0x6000013220a0_0;  1 drivers
v0x6000013350e0_0 .net "aluSrc_out", 0 0, v0x60000132c360_0;  alias, 1 drivers
v0x600001335170_0 .net "beq_instruction_interno", 0 0, v0x600001322130_0;  1 drivers
v0x600001335200_0 .net "beq_instruction_out", 0 0, v0x60000132c480_0;  alias, 1 drivers
v0x600001335290_0 .net "branch_taken_flag_interno", 0 0, L_0x600000a20fc0;  1 drivers
v0x600001335320_0 .net "clock", 0 0, v0x6000013366d0_0;  1 drivers
v0x6000013353b0_0 .net "dest_ex_mem", 4 0, v0x600001336760_0;  1 drivers
v0x600001335440_0 .net "dest_mem_wb", 4 0, v0x6000013367f0_0;  1 drivers
v0x6000013354d0_0 .net "if_id_enable", 0 0, v0x600001323d50_0;  alias, 1 drivers
v0x600001335560_0 .net "imediato_interno", 31 0, L_0x6000010243c0;  1 drivers
v0x6000013355f0_0 .net "imediato_out", 31 0, v0x60000132c630_0;  alias, 1 drivers
v0x600001335680_0 .net "instruction", 31 0, v0x6000013369a0_0;  1 drivers
v0x600001335710_0 .net "mem_read_interno", 0 0, v0x600001322250_0;  1 drivers
v0x6000013357a0_0 .net "mem_read_out", 0 0, v0x60000132c750_0;  alias, 1 drivers
v0x600001335830_0 .net "mem_to_reg_interno", 0 0, v0x6000013222e0_0;  1 drivers
v0x6000013358c0_0 .net "mem_to_reg_out", 0 0, v0x60000132c870_0;  alias, 1 drivers
v0x600001335950_0 .net "mem_write_interno", 0 0, v0x600001322370_0;  1 drivers
v0x6000013359e0_0 .net "mem_write_out", 0 0, v0x60000132c990_0;  alias, 1 drivers
v0x600001335a70_0 .net "mux_sel_IF", 0 0, L_0x600000a21030;  alias, 1 drivers
v0x600001335b00_0 .net "pc", 31 0, v0x600001336c70_0;  1 drivers
v0x600001335b90_0 .net "pc_branch_value", 31 0, L_0x600001027ca0;  alias, 1 drivers
v0x600001335c20_0 .net "pc_enable", 0 0, v0x600001323e70_0;  alias, 1 drivers
v0x600001335cb0_0 .net "ra_interno", 4 0, L_0x600001027ac0;  1 drivers
v0x600001335d40_0 .net "ra_saida_interno", 31 0, L_0x600000a209a0;  1 drivers
v0x600001335dd0_0 .net "rb_interno", 4 0, L_0x600001027b60;  1 drivers
v0x600001335e60_0 .net "rb_saida_interno", 31 0, L_0x600000a20a10;  1 drivers
v0x600001335ef0_0 .net "rd_interno", 4 0, L_0x600001027c00;  1 drivers
v0x600001335f80_0 .net "rd_out", 4 0, v0x60000132cab0_0;  alias, 1 drivers
v0x600001336010_0 .net "reg_destino_exe", 4 0, v0x600001336eb0_0;  1 drivers
v0x6000013360a0_0 .net "reg_write_interno", 0 0, v0x600001322490_0;  1 drivers
v0x600001336130_0 .net "reg_write_out", 0 0, v0x60000132cbd0_0;  alias, 1 drivers
v0x6000013361c0_0 .net "reset", 0 0, v0x600001336fd0_0;  1 drivers
v0x600001336250_0 .net "rs1_out", 4 0, v0x60000132cd80_0;  alias, 1 drivers
v0x6000013362e0_0 .net "rs2_out", 4 0, v0x60000132cea0_0;  alias, 1 drivers
v0x600001336370_0 .net "stall_pipeline_interno", 0 0, v0x60000132c120_0;  1 drivers
v0x600001336400_0 .net "write_enable", 0 0, v0x600001337180_0;  1 drivers
L_0x600001027520 .part v0x6000013369a0_0, 0, 7;
L_0x6000010275c0 .part v0x6000013369a0_0, 0, 7;
L_0x600001027660 .functor MUXZ 1, v0x6000013222e0_0, L_0x150088688, v0x60000132c120_0, C4<>;
L_0x600001027700 .functor MUXZ 1, v0x600001322490_0, L_0x1500886d0, v0x60000132c120_0, C4<>;
L_0x6000010277a0 .functor MUXZ 1, v0x600001322250_0, L_0x150088718, v0x60000132c120_0, C4<>;
L_0x600001027840 .functor MUXZ 1, v0x600001322370_0, L_0x150088760, v0x60000132c120_0, C4<>;
L_0x6000010278e0 .functor MUXZ 1, v0x600001322130_0, L_0x1500887a8, v0x60000132c120_0, C4<>;
L_0x600001027980 .functor MUXZ 1, v0x6000013220a0_0, L_0x1500887f0, v0x60000132c120_0, C4<>;
L_0x600001027a20 .functor MUXZ 2, v0x600001322010_0, L_0x150088838, v0x60000132c120_0, C4<>;
L_0x600001027ac0 .part v0x6000013369a0_0, 15, 5;
L_0x600001027b60 .part v0x6000013369a0_0, 20, 5;
L_0x600001027c00 .part v0x6000013369a0_0, 7, 5;
L_0x600001027ca0 .arith/sum 32, v0x600001336c70_0, L_0x6000010243c0;
L_0x600001027d40 .part v0x6000013369a0_0, 0, 7;
L_0x600001027de0 .cmp/eq 7, L_0x600001027d40, L_0x150088880;
L_0x600001027e80 .cmp/eq 32, L_0x600000a209a0, L_0x600000a20a10;
S_0x14ce33b50 .scope module, "control" "controle" 3 64, 4 1 0, S_0x14ce25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "mem_to_reg_out";
    .port_info 4 /OUTPUT 1 "reg_write_out";
    .port_info 5 /OUTPUT 1 "mem_read_out";
    .port_info 6 /OUTPUT 1 "mem_write_out";
    .port_info 7 /OUTPUT 1 "beq_instruction_out";
    .port_info 8 /OUTPUT 1 "aluSrc_out";
    .port_info 9 /OUTPUT 2 "aluOp_out";
v0x600001322010_0 .var "aluOp_out", 1 0;
v0x6000013220a0_0 .var "aluSrc_out", 0 0;
v0x600001322130_0 .var "beq_instruction_out", 0 0;
v0x6000013221c0_0 .net "clock", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001322250_0 .var "mem_read_out", 0 0;
v0x6000013222e0_0 .var "mem_to_reg_out", 0 0;
v0x600001322370_0 .var "mem_write_out", 0 0;
v0x600001322400_0 .net "opcode", 6 0, L_0x6000010275c0;  1 drivers
v0x600001322490_0 .var "reg_write_out", 0 0;
v0x600001322520_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
E_0x600003432240 .event posedge, v0x600001322520_0, v0x6000013221c0_0;
S_0x14ce33cc0 .scope module, "hazard_detection_unit" "hazard_unit" 3 50, 5 1 0, S_0x14ce25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "inst_opcode";
    .port_info 3 /INPUT 5 "src1";
    .port_info 4 /INPUT 5 "src2";
    .port_info 5 /INPUT 5 "dest_ex_mem";
    .port_info 6 /INPUT 5 "dest_mem_wb";
    .port_info 7 /INPUT 1 "branch_taken_flag";
    .port_info 8 /OUTPUT 1 "pc_enable";
    .port_info 9 /OUTPUT 1 "if_id_enable";
    .port_info 10 /OUTPUT 1 "stall_pipeline";
P_0x600001d24200 .param/l "TYPE_I" 1 5 18, C4<0000011>;
P_0x600001d24240 .param/l "TYPE_R" 1 5 15, C4<0110011>;
P_0x600001d24280 .param/l "TYPE_S" 1 5 16, C4<0100011>;
P_0x600001d242c0 .param/l "TYPE_SB" 1 5 17, C4<1100011>;
L_0x600000a20a80 .functor OR 1, L_0x600001026bc0, L_0x600001026c60, C4<0>, C4<0>;
L_0x600000a20af0 .functor OR 1, L_0x600000a20a80, L_0x600001026d00, C4<0>, C4<0>;
L_0x600000a20b60 .functor OR 1, L_0x600000a20af0, L_0x600001026da0, C4<0>, C4<0>;
L_0x600000a20bd0 .functor OR 1, L_0x600001026f80, L_0x600001027020, C4<0>, C4<0>;
L_0x600000a20c40 .functor AND 1, L_0x600001026ee0, L_0x600000a20bd0, C4<1>, C4<1>;
L_0x600000a20cb0 .functor AND 1, L_0x600000a20b60, L_0x600000a20c40, C4<1>, C4<1>;
L_0x600000a20d20 .functor OR 1, L_0x6000010270c0, L_0x600001027160, C4<0>, C4<0>;
L_0x600000a20d90 .functor OR 1, L_0x600000a20d20, L_0x600001027200, C4<0>, C4<0>;
L_0x600000a20e00 .functor OR 1, L_0x6000010273e0, L_0x600001027480, C4<0>, C4<0>;
L_0x600000a20e70 .functor AND 1, L_0x600001027340, L_0x600000a20e00, C4<1>, C4<1>;
L_0x600000a20ee0 .functor AND 1, L_0x600000a20d90, L_0x600000a20e70, C4<1>, C4<1>;
L_0x600000a20f50 .functor OR 1, L_0x600000a20cb0, L_0x600000a20ee0, C4<0>, C4<0>;
L_0x150088370 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x6000013225b0_0 .net/2u *"_ivl_0", 6 0, L_0x150088370;  1 drivers
L_0x150088400 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600001322640_0 .net/2u *"_ivl_10", 6 0, L_0x150088400;  1 drivers
v0x6000013226d0_0 .net *"_ivl_12", 0 0, L_0x600001026d00;  1 drivers
v0x600001322760_0 .net *"_ivl_15", 0 0, L_0x600000a20af0;  1 drivers
L_0x150088448 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x6000013227f0_0 .net/2u *"_ivl_16", 6 0, L_0x150088448;  1 drivers
v0x600001322880_0 .net *"_ivl_18", 0 0, L_0x600001026da0;  1 drivers
v0x600001322910_0 .net *"_ivl_2", 0 0, L_0x600001026bc0;  1 drivers
v0x6000013229a0_0 .net *"_ivl_21", 0 0, L_0x600000a20b60;  1 drivers
v0x600001322a30_0 .net *"_ivl_22", 31 0, L_0x600001026e40;  1 drivers
L_0x150088490 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001322ac0_0 .net *"_ivl_25", 26 0, L_0x150088490;  1 drivers
L_0x1500884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001322b50_0 .net/2u *"_ivl_26", 31 0, L_0x1500884d8;  1 drivers
v0x600001322be0_0 .net *"_ivl_28", 0 0, L_0x600001026ee0;  1 drivers
v0x600001322c70_0 .net *"_ivl_30", 0 0, L_0x600001026f80;  1 drivers
v0x600001322d00_0 .net *"_ivl_32", 0 0, L_0x600001027020;  1 drivers
v0x600001322d90_0 .net *"_ivl_35", 0 0, L_0x600000a20bd0;  1 drivers
v0x600001322e20_0 .net *"_ivl_37", 0 0, L_0x600000a20c40;  1 drivers
v0x600001322eb0_0 .net *"_ivl_39", 0 0, L_0x600000a20cb0;  1 drivers
L_0x1500883b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600001322f40_0 .net/2u *"_ivl_4", 6 0, L_0x1500883b8;  1 drivers
L_0x150088520 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x600001322fd0_0 .net/2u *"_ivl_40", 6 0, L_0x150088520;  1 drivers
v0x600001323060_0 .net *"_ivl_42", 0 0, L_0x6000010270c0;  1 drivers
L_0x150088568 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x6000013230f0_0 .net/2u *"_ivl_44", 6 0, L_0x150088568;  1 drivers
v0x600001323180_0 .net *"_ivl_46", 0 0, L_0x600001027160;  1 drivers
v0x600001323210_0 .net *"_ivl_49", 0 0, L_0x600000a20d20;  1 drivers
L_0x1500885b0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x6000013232a0_0 .net/2u *"_ivl_50", 6 0, L_0x1500885b0;  1 drivers
v0x600001323330_0 .net *"_ivl_52", 0 0, L_0x600001027200;  1 drivers
v0x6000013233c0_0 .net *"_ivl_55", 0 0, L_0x600000a20d90;  1 drivers
v0x600001323450_0 .net *"_ivl_56", 31 0, L_0x6000010272a0;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000013234e0_0 .net *"_ivl_59", 26 0, L_0x1500885f8;  1 drivers
v0x600001323570_0 .net *"_ivl_6", 0 0, L_0x600001026c60;  1 drivers
L_0x150088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001323600_0 .net/2u *"_ivl_60", 31 0, L_0x150088640;  1 drivers
v0x600001323690_0 .net *"_ivl_62", 0 0, L_0x600001027340;  1 drivers
v0x600001323720_0 .net *"_ivl_64", 0 0, L_0x6000010273e0;  1 drivers
v0x6000013237b0_0 .net *"_ivl_66", 0 0, L_0x600001027480;  1 drivers
v0x600001323840_0 .net *"_ivl_69", 0 0, L_0x600000a20e00;  1 drivers
v0x6000013238d0_0 .net *"_ivl_71", 0 0, L_0x600000a20e70;  1 drivers
v0x600001323960_0 .net *"_ivl_73", 0 0, L_0x600000a20ee0;  1 drivers
v0x6000013239f0_0 .net *"_ivl_9", 0 0, L_0x600000a20a80;  1 drivers
v0x600001323a80_0 .net "branch_taken_flag", 0 0, L_0x600000a20fc0;  alias, 1 drivers
v0x600001323b10_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001323ba0_0 .net "dest_ex_mem", 4 0, v0x600001336760_0;  alias, 1 drivers
v0x600001323c30_0 .net "dest_mem_wb", 4 0, v0x6000013367f0_0;  alias, 1 drivers
v0x600001323cc0_0 .net "has_data_hazard", 0 0, L_0x600000a20f50;  1 drivers
v0x600001323d50_0 .var "if_id_enable", 0 0;
v0x600001323de0_0 .net "inst_opcode", 6 0, L_0x600001027520;  1 drivers
v0x600001323e70_0 .var "pc_enable", 0 0;
v0x600001323f00_0 .net "rst", 0 0, v0x600001336fd0_0;  alias, 1 drivers
v0x60000132c000_0 .net "src1", 4 0, L_0x600001027ac0;  alias, 1 drivers
v0x60000132c090_0 .net "src2", 4 0, L_0x600001027b60;  alias, 1 drivers
v0x60000132c120_0 .var "stall_pipeline", 0 0;
E_0x600003432380 .event anyedge, v0x600001322520_0, v0x600001323cc0_0;
E_0x6000034323c0 .event anyedge, v0x600001322520_0, v0x600001323cc0_0, v0x600001323de0_0, v0x600001323a80_0;
L_0x600001026bc0 .cmp/eq 7, L_0x600001027520, L_0x150088370;
L_0x600001026c60 .cmp/eq 7, L_0x600001027520, L_0x1500883b8;
L_0x600001026d00 .cmp/eq 7, L_0x600001027520, L_0x150088400;
L_0x600001026da0 .cmp/eq 7, L_0x600001027520, L_0x150088448;
L_0x600001026e40 .concat [ 5 27 0 0], L_0x600001027ac0, L_0x150088490;
L_0x600001026ee0 .cmp/ne 32, L_0x600001026e40, L_0x1500884d8;
L_0x600001026f80 .cmp/eq 5, L_0x600001027ac0, v0x600001336760_0;
L_0x600001027020 .cmp/eq 5, L_0x600001027ac0, v0x6000013367f0_0;
L_0x6000010270c0 .cmp/eq 7, L_0x600001027520, L_0x150088520;
L_0x600001027160 .cmp/eq 7, L_0x600001027520, L_0x150088568;
L_0x600001027200 .cmp/eq 7, L_0x600001027520, L_0x1500885b0;
L_0x6000010272a0 .concat [ 5 27 0 0], L_0x600001027b60, L_0x1500885f8;
L_0x600001027340 .cmp/ne 32, L_0x6000010272a0, L_0x150088640;
L_0x6000010273e0 .cmp/eq 5, L_0x600001027b60, v0x600001336760_0;
L_0x600001027480 .cmp/eq 5, L_0x600001027b60, v0x6000013367f0_0;
S_0x14ce08180 .scope module, "id_ex_register" "id_ex_register" 3 77, 6 1 0, S_0x14ce25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 1 "aluSrc_in";
    .port_info 8 /INPUT 2 "aluOp_in";
    .port_info 9 /INPUT 5 "rs1_in";
    .port_info 10 /INPUT 5 "rs2_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 32 "imediato_in";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 1 "reg_write_out";
    .port_info 15 /OUTPUT 1 "mem_read_out";
    .port_info 16 /OUTPUT 1 "mem_write_out";
    .port_info 17 /OUTPUT 1 "beq_instruction_out";
    .port_info 18 /OUTPUT 1 "aluSrc_out";
    .port_info 19 /OUTPUT 2 "aluOp_out";
    .port_info 20 /OUTPUT 5 "rs1_out";
    .port_info 21 /OUTPUT 5 "rs2_out";
    .port_info 22 /OUTPUT 5 "rd_out";
    .port_info 23 /OUTPUT 32 "imediato_out";
v0x60000132c1b0_0 .net "aluOp_in", 1 0, L_0x600001027a20;  1 drivers
v0x60000132c240_0 .var "aluOp_out", 1 0;
v0x60000132c2d0_0 .net "aluSrc_in", 0 0, L_0x600001027980;  1 drivers
v0x60000132c360_0 .var "aluSrc_out", 0 0;
v0x60000132c3f0_0 .net "beq_instruction_in", 0 0, L_0x6000010278e0;  1 drivers
v0x60000132c480_0 .var "beq_instruction_out", 0 0;
v0x60000132c510_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132c5a0_0 .net "imediato_in", 31 0, L_0x6000010243c0;  alias, 1 drivers
v0x60000132c630_0 .var "imediato_out", 31 0;
v0x60000132c6c0_0 .net "mem_read_in", 0 0, L_0x6000010277a0;  1 drivers
v0x60000132c750_0 .var "mem_read_out", 0 0;
v0x60000132c7e0_0 .net "mem_to_reg_in", 0 0, L_0x600001027660;  1 drivers
v0x60000132c870_0 .var "mem_to_reg_out", 0 0;
v0x60000132c900_0 .net "mem_write_in", 0 0, L_0x600001027840;  1 drivers
v0x60000132c990_0 .var "mem_write_out", 0 0;
v0x60000132ca20_0 .net "rd_in", 4 0, L_0x600001027c00;  alias, 1 drivers
v0x60000132cab0_0 .var "rd_out", 4 0;
v0x60000132cb40_0 .net "reg_write_in", 0 0, L_0x600001027700;  1 drivers
v0x60000132cbd0_0 .var "reg_write_out", 0 0;
v0x60000132cc60_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
v0x60000132ccf0_0 .net "rs1_in", 4 0, L_0x600001027ac0;  alias, 1 drivers
v0x60000132cd80_0 .var "rs1_out", 4 0;
v0x60000132ce10_0 .net "rs2_in", 4 0, L_0x600001027b60;  alias, 1 drivers
v0x60000132cea0_0 .var "rs2_out", 4 0;
S_0x14ce082f0 .scope module, "imm_gen" "gerador_imediato" 3 33, 7 1 0, S_0x14ce25380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
L_0x600000a20770 .functor OR 1, L_0x600001024dc0, L_0x600001024d20, C4<0>, C4<0>;
v0x60000132cf30_0 .net *"_ivl_11", 0 0, L_0x6000010250e0;  1 drivers
v0x60000132cfc0_0 .net *"_ivl_13", 0 0, L_0x600001025040;  1 drivers
v0x60000132d050_0 .net *"_ivl_15", 5 0, L_0x600001024fa0;  1 drivers
v0x60000132d0e0_0 .net *"_ivl_17", 3 0, L_0x600001024f00;  1 drivers
L_0x150088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000132d170_0 .net/2u *"_ivl_18", 0 0, L_0x150088010;  1 drivers
L_0x150088058 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x60000132d200_0 .net/2u *"_ivl_22", 6 0, L_0x150088058;  1 drivers
v0x60000132d290_0 .net *"_ivl_24", 0 0, L_0x600001024dc0;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x60000132d320_0 .net/2u *"_ivl_26", 6 0, L_0x1500880a0;  1 drivers
v0x60000132d3b0_0 .net *"_ivl_28", 0 0, L_0x600001024d20;  1 drivers
v0x60000132d440_0 .net *"_ivl_31", 0 0, L_0x600000a20770;  1 drivers
v0x60000132d4d0_0 .net *"_ivl_33", 0 0, L_0x600001024c80;  1 drivers
v0x60000132d560_0 .net *"_ivl_34", 19 0, L_0x600001024be0;  1 drivers
v0x60000132d5f0_0 .net *"_ivl_36", 31 0, L_0x600001024b40;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x60000132d680_0 .net/2u *"_ivl_38", 6 0, L_0x1500880e8;  1 drivers
v0x60000132d710_0 .net *"_ivl_40", 0 0, L_0x600001024aa0;  1 drivers
v0x60000132d7a0_0 .net *"_ivl_43", 0 0, L_0x600001024a00;  1 drivers
v0x60000132d830_0 .net *"_ivl_44", 19 0, L_0x600001024960;  1 drivers
v0x60000132d8c0_0 .net *"_ivl_46", 31 0, L_0x6000010248c0;  1 drivers
L_0x150088130 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x60000132d950_0 .net/2u *"_ivl_48", 6 0, L_0x150088130;  1 drivers
v0x60000132d9e0_0 .net *"_ivl_5", 6 0, L_0x6000010252c0;  1 drivers
v0x60000132da70_0 .net *"_ivl_50", 0 0, L_0x600001024780;  1 drivers
v0x60000132db00_0 .net *"_ivl_53", 0 0, L_0x6000010246e0;  1 drivers
v0x60000132db90_0 .net *"_ivl_54", 18 0, L_0x600001024820;  1 drivers
v0x60000132dc20_0 .net *"_ivl_56", 31 0, L_0x6000010245a0;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000132dcb0_0 .net/2u *"_ivl_58", 31 0, L_0x150088178;  1 drivers
v0x60000132dd40_0 .net *"_ivl_60", 31 0, L_0x600001024500;  1 drivers
v0x60000132ddd0_0 .net *"_ivl_62", 31 0, L_0x600001024460;  1 drivers
v0x60000132de60_0 .net *"_ivl_7", 4 0, L_0x600001025220;  1 drivers
v0x60000132def0_0 .net "imm_b", 12 0, L_0x600001024e60;  1 drivers
v0x60000132df80_0 .net "imm_i", 11 0, L_0x600001025360;  1 drivers
v0x60000132e010_0 .net "imm_s", 11 0, L_0x600001025180;  1 drivers
v0x60000132e0a0_0 .net "immediate", 31 0, L_0x6000010243c0;  alias, 1 drivers
v0x60000132e130_0 .net "instruction", 31 0, v0x6000013369a0_0;  alias, 1 drivers
v0x60000132e1c0_0 .net "opcode", 6 0, L_0x600001025400;  1 drivers
L_0x600001025400 .part v0x6000013369a0_0, 0, 7;
L_0x600001025360 .part v0x6000013369a0_0, 20, 12;
L_0x6000010252c0 .part v0x6000013369a0_0, 25, 7;
L_0x600001025220 .part v0x6000013369a0_0, 7, 5;
L_0x600001025180 .concat [ 5 7 0 0], L_0x600001025220, L_0x6000010252c0;
L_0x6000010250e0 .part v0x6000013369a0_0, 31, 1;
L_0x600001025040 .part v0x6000013369a0_0, 7, 1;
L_0x600001024fa0 .part v0x6000013369a0_0, 25, 6;
L_0x600001024f00 .part v0x6000013369a0_0, 8, 4;
LS_0x600001024e60_0_0 .concat [ 1 4 6 1], L_0x150088010, L_0x600001024f00, L_0x600001024fa0, L_0x600001025040;
LS_0x600001024e60_0_4 .concat [ 1 0 0 0], L_0x6000010250e0;
L_0x600001024e60 .concat [ 12 1 0 0], LS_0x600001024e60_0_0, LS_0x600001024e60_0_4;
L_0x600001024dc0 .cmp/eq 7, L_0x600001025400, L_0x150088058;
L_0x600001024d20 .cmp/eq 7, L_0x600001025400, L_0x1500880a0;
L_0x600001024c80 .part L_0x600001025360, 11, 1;
LS_0x600001024be0_0_0 .concat [ 1 1 1 1], L_0x600001024c80, L_0x600001024c80, L_0x600001024c80, L_0x600001024c80;
LS_0x600001024be0_0_4 .concat [ 1 1 1 1], L_0x600001024c80, L_0x600001024c80, L_0x600001024c80, L_0x600001024c80;
LS_0x600001024be0_0_8 .concat [ 1 1 1 1], L_0x600001024c80, L_0x600001024c80, L_0x600001024c80, L_0x600001024c80;
LS_0x600001024be0_0_12 .concat [ 1 1 1 1], L_0x600001024c80, L_0x600001024c80, L_0x600001024c80, L_0x600001024c80;
LS_0x600001024be0_0_16 .concat [ 1 1 1 1], L_0x600001024c80, L_0x600001024c80, L_0x600001024c80, L_0x600001024c80;
LS_0x600001024be0_1_0 .concat [ 4 4 4 4], LS_0x600001024be0_0_0, LS_0x600001024be0_0_4, LS_0x600001024be0_0_8, LS_0x600001024be0_0_12;
LS_0x600001024be0_1_4 .concat [ 4 0 0 0], LS_0x600001024be0_0_16;
L_0x600001024be0 .concat [ 16 4 0 0], LS_0x600001024be0_1_0, LS_0x600001024be0_1_4;
L_0x600001024b40 .concat [ 12 20 0 0], L_0x600001025360, L_0x600001024be0;
L_0x600001024aa0 .cmp/eq 7, L_0x600001025400, L_0x1500880e8;
L_0x600001024a00 .part L_0x600001025180, 11, 1;
LS_0x600001024960_0_0 .concat [ 1 1 1 1], L_0x600001024a00, L_0x600001024a00, L_0x600001024a00, L_0x600001024a00;
LS_0x600001024960_0_4 .concat [ 1 1 1 1], L_0x600001024a00, L_0x600001024a00, L_0x600001024a00, L_0x600001024a00;
LS_0x600001024960_0_8 .concat [ 1 1 1 1], L_0x600001024a00, L_0x600001024a00, L_0x600001024a00, L_0x600001024a00;
LS_0x600001024960_0_12 .concat [ 1 1 1 1], L_0x600001024a00, L_0x600001024a00, L_0x600001024a00, L_0x600001024a00;
LS_0x600001024960_0_16 .concat [ 1 1 1 1], L_0x600001024a00, L_0x600001024a00, L_0x600001024a00, L_0x600001024a00;
LS_0x600001024960_1_0 .concat [ 4 4 4 4], LS_0x600001024960_0_0, LS_0x600001024960_0_4, LS_0x600001024960_0_8, LS_0x600001024960_0_12;
LS_0x600001024960_1_4 .concat [ 4 0 0 0], LS_0x600001024960_0_16;
L_0x600001024960 .concat [ 16 4 0 0], LS_0x600001024960_1_0, LS_0x600001024960_1_4;
L_0x6000010248c0 .concat [ 12 20 0 0], L_0x600001025180, L_0x600001024960;
L_0x600001024780 .cmp/eq 7, L_0x600001025400, L_0x150088130;
L_0x6000010246e0 .part L_0x600001024e60, 12, 1;
LS_0x600001024820_0_0 .concat [ 1 1 1 1], L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0;
LS_0x600001024820_0_4 .concat [ 1 1 1 1], L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0;
LS_0x600001024820_0_8 .concat [ 1 1 1 1], L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0;
LS_0x600001024820_0_12 .concat [ 1 1 1 1], L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0;
LS_0x600001024820_0_16 .concat [ 1 1 1 0], L_0x6000010246e0, L_0x6000010246e0, L_0x6000010246e0;
LS_0x600001024820_1_0 .concat [ 4 4 4 4], LS_0x600001024820_0_0, LS_0x600001024820_0_4, LS_0x600001024820_0_8, LS_0x600001024820_0_12;
LS_0x600001024820_1_4 .concat [ 3 0 0 0], LS_0x600001024820_0_16;
L_0x600001024820 .concat [ 16 3 0 0], LS_0x600001024820_1_0, LS_0x600001024820_1_4;
L_0x6000010245a0 .concat [ 13 19 0 0], L_0x600001024e60, L_0x600001024820;
L_0x600001024500 .functor MUXZ 32, L_0x150088178, L_0x6000010245a0, L_0x600001024780, C4<>;
L_0x600001024460 .functor MUXZ 32, L_0x600001024500, L_0x6000010248c0, L_0x600001024aa0, C4<>;
L_0x6000010243c0 .functor MUXZ 32, L_0x600001024460, L_0x600001024b40, L_0x600000a20770, C4<>;
S_0x14ce06410 .scope module, "registradores" "register_file" 3 38, 8 1 0, S_0x14ce25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 5 "endereco_fonte1";
    .port_info 3 /INPUT 5 "endereco_fonte2";
    .port_info 4 /INPUT 5 "endereco_destino";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "dado_fonte1";
    .port_info 8 /OUTPUT 32 "dado_fonte2";
L_0x600000a209a0 .functor BUFZ 32, L_0x600001026940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000a20a10 .functor BUFZ 32, L_0x600001026a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1500881c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x60000132bcc0_0 .net/2u *"_ivl_31", 31 0, L_0x1500881c0;  1 drivers
v0x60000132bd50_0 .net *"_ivl_33", 31 0, L_0x600001026800;  1 drivers
L_0x150088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000132bde0_0 .net/2u *"_ivl_35", 31 0, L_0x150088208;  1 drivers
v0x60000132be70_0 .net *"_ivl_44", 31 0, L_0x600001026940;  1 drivers
v0x60000132bf00_0 .net *"_ivl_46", 6 0, L_0x6000010269e0;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001334000_0 .net *"_ivl_49", 1 0, L_0x1500882e0;  1 drivers
v0x600001334090_0 .net *"_ivl_52", 31 0, L_0x600001026a80;  1 drivers
v0x600001334120_0 .net *"_ivl_54", 6 0, L_0x600001026b20;  1 drivers
L_0x150088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000013341b0_0 .net *"_ivl_57", 1 0, L_0x150088328;  1 drivers
v0x600001334240_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x6000013342d0_0 .net "dado_escrita", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001334360_0 .net "dado_fonte1", 31 0, L_0x600000a209a0;  alias, 1 drivers
v0x6000013343f0_0 .net "dado_fonte2", 31 0, L_0x600000a20a10;  alias, 1 drivers
v0x600001334480_0 .net "endereco_destino", 4 0, v0x600001336eb0_0;  alias, 1 drivers
v0x600001334510_0 .net "endereco_fonte1", 4 0, L_0x600001027ac0;  alias, 1 drivers
v0x6000013345a0_0 .net "endereco_fonte2", 4 0, L_0x600001027b60;  alias, 1 drivers
v0x600001334630_0 .net "habilita_escrita", 0 0, v0x600001337180_0;  alias, 1 drivers
v0x6000013346c0_0 .net "habilitacao_escrita", 31 0, L_0x6000010268a0;  1 drivers
v0x600001334750_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
v0x6000013347e0 .array "saidas", 0 31;
v0x6000013347e0_0 .net v0x6000013347e0 0, 31 0, v0x60000132bb10_0; 1 drivers
v0x6000013347e0_1 .net v0x6000013347e0 1, 31 0, v0x60000132e370_0; 1 drivers
v0x6000013347e0_2 .net v0x6000013347e0 2, 31 0, v0x60000132e640_0; 1 drivers
v0x6000013347e0_3 .net v0x6000013347e0 3, 31 0, v0x60000132e910_0; 1 drivers
v0x6000013347e0_4 .net v0x6000013347e0 4, 31 0, v0x60000132ebe0_0; 1 drivers
v0x6000013347e0_5 .net v0x6000013347e0 5, 31 0, v0x60000132eeb0_0; 1 drivers
v0x6000013347e0_6 .net v0x6000013347e0 6, 31 0, v0x60000132f180_0; 1 drivers
v0x6000013347e0_7 .net v0x6000013347e0 7, 31 0, v0x60000132f450_0; 1 drivers
v0x6000013347e0_8 .net v0x6000013347e0 8, 31 0, v0x60000132f720_0; 1 drivers
v0x6000013347e0_9 .net v0x6000013347e0 9, 31 0, v0x60000132f9f0_0; 1 drivers
v0x6000013347e0_10 .net v0x6000013347e0 10, 31 0, v0x60000132fcc0_0; 1 drivers
v0x6000013347e0_11 .net v0x6000013347e0 11, 31 0, v0x600001328000_0; 1 drivers
v0x6000013347e0_12 .net v0x6000013347e0 12, 31 0, v0x6000013282d0_0; 1 drivers
v0x6000013347e0_13 .net v0x6000013347e0 13, 31 0, v0x6000013285a0_0; 1 drivers
v0x6000013347e0_14 .net v0x6000013347e0 14, 31 0, v0x600001328870_0; 1 drivers
v0x6000013347e0_15 .net v0x6000013347e0 15, 31 0, v0x600001328b40_0; 1 drivers
v0x6000013347e0_16 .net v0x6000013347e0 16, 31 0, v0x600001328e10_0; 1 drivers
v0x6000013347e0_17 .net v0x6000013347e0 17, 31 0, v0x6000013290e0_0; 1 drivers
v0x6000013347e0_18 .net v0x6000013347e0 18, 31 0, v0x6000013293b0_0; 1 drivers
v0x6000013347e0_19 .net v0x6000013347e0 19, 31 0, v0x600001329680_0; 1 drivers
v0x6000013347e0_20 .net v0x6000013347e0 20, 31 0, v0x600001329950_0; 1 drivers
v0x6000013347e0_21 .net v0x6000013347e0 21, 31 0, v0x600001329c20_0; 1 drivers
v0x6000013347e0_22 .net v0x6000013347e0 22, 31 0, v0x600001329ef0_0; 1 drivers
v0x6000013347e0_23 .net v0x6000013347e0 23, 31 0, v0x60000132a1c0_0; 1 drivers
v0x6000013347e0_24 .net v0x6000013347e0 24, 31 0, v0x60000132a490_0; 1 drivers
v0x6000013347e0_25 .net v0x6000013347e0 25, 31 0, v0x60000132a760_0; 1 drivers
v0x6000013347e0_26 .net v0x6000013347e0 26, 31 0, v0x60000132aa30_0; 1 drivers
v0x6000013347e0_27 .net v0x6000013347e0 27, 31 0, v0x60000132ad00_0; 1 drivers
v0x6000013347e0_28 .net v0x6000013347e0 28, 31 0, v0x60000132afd0_0; 1 drivers
v0x6000013347e0_29 .net v0x6000013347e0 29, 31 0, v0x60000132b2a0_0; 1 drivers
v0x6000013347e0_30 .net v0x6000013347e0 30, 31 0, v0x60000132b570_0; 1 drivers
v0x6000013347e0_31 .net v0x6000013347e0 31, 31 0, v0x60000132b840_0; 1 drivers
L_0x600001024320 .part L_0x6000010268a0, 1, 1;
L_0x600001024280 .part L_0x6000010268a0, 2, 1;
L_0x6000010241e0 .part L_0x6000010268a0, 3, 1;
L_0x600001024140 .part L_0x6000010268a0, 4, 1;
L_0x6000010257c0 .part L_0x6000010268a0, 5, 1;
L_0x600001025860 .part L_0x6000010268a0, 6, 1;
L_0x600001025540 .part L_0x6000010268a0, 7, 1;
L_0x600001025900 .part L_0x6000010268a0, 8, 1;
L_0x6000010259a0 .part L_0x6000010268a0, 9, 1;
L_0x600001025a40 .part L_0x6000010268a0, 10, 1;
L_0x600001025ae0 .part L_0x6000010268a0, 11, 1;
L_0x600001025b80 .part L_0x6000010268a0, 12, 1;
L_0x600001025c20 .part L_0x6000010268a0, 13, 1;
L_0x600001025cc0 .part L_0x6000010268a0, 14, 1;
L_0x600001025d60 .part L_0x6000010268a0, 15, 1;
L_0x600001025e00 .part L_0x6000010268a0, 16, 1;
L_0x600001025ea0 .part L_0x6000010268a0, 17, 1;
L_0x600001025f40 .part L_0x6000010268a0, 18, 1;
L_0x600001025fe0 .part L_0x6000010268a0, 19, 1;
L_0x600001026120 .part L_0x6000010268a0, 20, 1;
L_0x6000010261c0 .part L_0x6000010268a0, 21, 1;
L_0x600001026080 .part L_0x6000010268a0, 22, 1;
L_0x600001026260 .part L_0x6000010268a0, 23, 1;
L_0x600001026300 .part L_0x6000010268a0, 24, 1;
L_0x6000010263a0 .part L_0x6000010268a0, 25, 1;
L_0x600001026440 .part L_0x6000010268a0, 26, 1;
L_0x6000010264e0 .part L_0x6000010268a0, 27, 1;
L_0x600001026580 .part L_0x6000010268a0, 28, 1;
L_0x600001026620 .part L_0x6000010268a0, 29, 1;
L_0x6000010266c0 .part L_0x6000010268a0, 30, 1;
L_0x600001026760 .part L_0x6000010268a0, 31, 1;
L_0x600001026800 .shift/l 32, L_0x1500881c0, v0x600001336eb0_0;
L_0x6000010268a0 .functor MUXZ 32, L_0x150088208, L_0x600001026800, v0x600001337180_0, C4<>;
L_0x600001026940 .array/port v0x6000013347e0, L_0x6000010269e0;
L_0x6000010269e0 .concat [ 5 2 0 0], L_0x600001027ac0, L_0x1500882e0;
L_0x600001026a80 .array/port v0x6000013347e0, L_0x600001026b20;
L_0x600001026b20 .concat [ 5 2 0 0], L_0x600001027b60, L_0x150088328;
S_0x14ce06580 .scope generate, "registradores[1]" "registradores[1]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x6000034324c0 .param/l "idx" 1 8 33, +C4<01>;
S_0x14ce05f70 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce06580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132e250_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132e2e0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132e370_0 .var "dado_saida", 31 0;
v0x60000132e400_0 .net "habilita_escrita", 0 0, L_0x600001024320;  1 drivers
v0x60000132e490_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
E_0x600003432540 .event posedge, v0x6000013221c0_0;
S_0x14ce060e0 .scope generate, "registradores[2]" "registradores[2]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x6000034325c0 .param/l "idx" 1 8 33, +C4<010>;
S_0x14ce31e00 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce060e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132e520_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132e5b0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132e640_0 .var "dado_saida", 31 0;
v0x60000132e6d0_0 .net "habilita_escrita", 0 0, L_0x600001024280;  1 drivers
v0x60000132e760_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce31f70 .scope generate, "registradores[3]" "registradores[3]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432400 .param/l "idx" 1 8 33, +C4<011>;
S_0x14ce320e0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce31f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132e7f0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132e880_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132e910_0 .var "dado_saida", 31 0;
v0x60000132e9a0_0 .net "habilita_escrita", 0 0, L_0x6000010241e0;  1 drivers
v0x60000132ea30_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2c7d0 .scope generate, "registradores[4]" "registradores[4]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432700 .param/l "idx" 1 8 33, +C4<0100>;
S_0x14ce2c940 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132eac0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132eb50_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132ebe0_0 .var "dado_saida", 31 0;
v0x60000132ec70_0 .net "habilita_escrita", 0 0, L_0x600001024140;  1 drivers
v0x60000132ed00_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce281b0 .scope generate, "registradores[5]" "registradores[5]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432800 .param/l "idx" 1 8 33, +C4<0101>;
S_0x14ce28320 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce281b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132ed90_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132ee20_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132eeb0_0 .var "dado_saida", 31 0;
v0x60000132ef40_0 .net "habilita_escrita", 0 0, L_0x6000010257c0;  1 drivers
v0x60000132efd0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce28490 .scope generate, "registradores[6]" "registradores[6]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432880 .param/l "idx" 1 8 33, +C4<0110>;
S_0x14ce28600 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce28490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132f060_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132f0f0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132f180_0 .var "dado_saida", 31 0;
v0x60000132f210_0 .net "habilita_escrita", 0 0, L_0x600001025860;  1 drivers
v0x60000132f2a0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce28770 .scope generate, "registradores[7]" "registradores[7]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432940 .param/l "idx" 1 8 33, +C4<0111>;
S_0x14ce288e0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce28770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132f330_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132f3c0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132f450_0 .var "dado_saida", 31 0;
v0x60000132f4e0_0 .net "habilita_escrita", 0 0, L_0x600001025540;  1 drivers
v0x60000132f570_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce28a50 .scope generate, "registradores[8]" "registradores[8]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432a00 .param/l "idx" 1 8 33, +C4<01000>;
S_0x14ce28bc0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce28a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132f600_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132f690_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132f720_0 .var "dado_saida", 31 0;
v0x60000132f7b0_0 .net "habilita_escrita", 0 0, L_0x600001025900;  1 drivers
v0x60000132f840_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce28d30 .scope generate, "registradores[9]" "registradores[9]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x6000034327c0 .param/l "idx" 1 8 33, +C4<01001>;
S_0x14ce28ea0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce28d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132f8d0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132f960_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132f9f0_0 .var "dado_saida", 31 0;
v0x60000132fa80_0 .net "habilita_escrita", 0 0, L_0x6000010259a0;  1 drivers
v0x60000132fb10_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce29010 .scope generate, "registradores[10]" "registradores[10]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432b40 .param/l "idx" 1 8 33, +C4<01010>;
S_0x14ce29180 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce29010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132fba0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132fc30_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132fcc0_0 .var "dado_saida", 31 0;
v0x60000132fd50_0 .net "habilita_escrita", 0 0, L_0x600001025a40;  1 drivers
v0x60000132fde0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce292f0 .scope generate, "registradores[11]" "registradores[11]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432c00 .param/l "idx" 1 8 33, +C4<01011>;
S_0x14ce29460 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce292f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132fe70_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132ff00_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001328000_0 .var "dado_saida", 31 0;
v0x600001328090_0 .net "habilita_escrita", 0 0, L_0x600001025ae0;  1 drivers
v0x600001328120_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce295d0 .scope generate, "registradores[12]" "registradores[12]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432cc0 .param/l "idx" 1 8 33, +C4<01100>;
S_0x14ce29740 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce295d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x6000013281b0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001328240_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x6000013282d0_0 .var "dado_saida", 31 0;
v0x600001328360_0 .net "habilita_escrita", 0 0, L_0x600001025b80;  1 drivers
v0x6000013283f0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce298b0 .scope generate, "registradores[13]" "registradores[13]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432d80 .param/l "idx" 1 8 33, +C4<01101>;
S_0x14ce29a20 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce298b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001328480_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001328510_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x6000013285a0_0 .var "dado_saida", 31 0;
v0x600001328630_0 .net "habilita_escrita", 0 0, L_0x600001025c20;  1 drivers
v0x6000013286c0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce29b90 .scope generate, "registradores[14]" "registradores[14]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432e40 .param/l "idx" 1 8 33, +C4<01110>;
S_0x14ce29d00 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce29b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001328750_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x6000013287e0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001328870_0 .var "dado_saida", 31 0;
v0x600001328900_0 .net "habilita_escrita", 0 0, L_0x600001025cc0;  1 drivers
v0x600001328990_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2a270 .scope generate, "registradores[15]" "registradores[15]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432f00 .param/l "idx" 1 8 33, +C4<01111>;
S_0x14ce2a3e0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2a270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001328a20_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001328ab0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001328b40_0 .var "dado_saida", 31 0;
v0x600001328bd0_0 .net "habilita_escrita", 0 0, L_0x600001025d60;  1 drivers
v0x600001328c60_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2a550 .scope generate, "registradores[16]" "registradores[16]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003432fc0 .param/l "idx" 1 8 33, +C4<010000>;
S_0x14ce2a6c0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001328cf0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001328d80_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001328e10_0 .var "dado_saida", 31 0;
v0x600001328ea0_0 .net "habilita_escrita", 0 0, L_0x600001025e00;  1 drivers
v0x600001328f30_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2a830 .scope generate, "registradores[17]" "registradores[17]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433080 .param/l "idx" 1 8 33, +C4<010001>;
S_0x14ce2a9a0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001328fc0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001329050_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x6000013290e0_0 .var "dado_saida", 31 0;
v0x600001329170_0 .net "habilita_escrita", 0 0, L_0x600001025ea0;  1 drivers
v0x600001329200_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2ad10 .scope generate, "registradores[18]" "registradores[18]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433140 .param/l "idx" 1 8 33, +C4<010010>;
S_0x14ce2ae80 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001329290_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001329320_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x6000013293b0_0 .var "dado_saida", 31 0;
v0x600001329440_0 .net "habilita_escrita", 0 0, L_0x600001025f40;  1 drivers
v0x6000013294d0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2aff0 .scope generate, "registradores[19]" "registradores[19]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433200 .param/l "idx" 1 8 33, +C4<010011>;
S_0x14ce2b160 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001329560_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x6000013295f0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001329680_0 .var "dado_saida", 31 0;
v0x600001329710_0 .net "habilita_escrita", 0 0, L_0x600001025fe0;  1 drivers
v0x6000013297a0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2b2d0 .scope generate, "registradores[20]" "registradores[20]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x6000034332c0 .param/l "idx" 1 8 33, +C4<010100>;
S_0x14ce2b440 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001329830_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x6000013298c0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001329950_0 .var "dado_saida", 31 0;
v0x6000013299e0_0 .net "habilita_escrita", 0 0, L_0x600001026120;  1 drivers
v0x600001329a70_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2b5b0 .scope generate, "registradores[21]" "registradores[21]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433380 .param/l "idx" 1 8 33, +C4<010101>;
S_0x14ce2b720 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001329b00_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001329b90_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001329c20_0 .var "dado_saida", 31 0;
v0x600001329cb0_0 .net "habilita_escrita", 0 0, L_0x6000010261c0;  1 drivers
v0x600001329d40_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2b890 .scope generate, "registradores[22]" "registradores[22]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433440 .param/l "idx" 1 8 33, +C4<010110>;
S_0x14ce2ba00 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001329dd0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x600001329e60_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x600001329ef0_0 .var "dado_saida", 31 0;
v0x600001329f80_0 .net "habilita_escrita", 0 0, L_0x600001026080;  1 drivers
v0x60000132a010_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2bb70 .scope generate, "registradores[23]" "registradores[23]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433500 .param/l "idx" 1 8 33, +C4<010111>;
S_0x14ce2bce0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2bb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132a0a0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132a130_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132a1c0_0 .var "dado_saida", 31 0;
v0x60000132a250_0 .net "habilita_escrita", 0 0, L_0x600001026260;  1 drivers
v0x60000132a2e0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2be50 .scope generate, "registradores[24]" "registradores[24]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x6000034335c0 .param/l "idx" 1 8 33, +C4<011000>;
S_0x14ce2bfc0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132a370_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132a400_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132a490_0 .var "dado_saida", 31 0;
v0x60000132a520_0 .net "habilita_escrita", 0 0, L_0x600001026300;  1 drivers
v0x60000132a5b0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce2c130 .scope generate, "registradores[25]" "registradores[25]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433680 .param/l "idx" 1 8 33, +C4<011001>;
S_0x14ce2c2a0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce2c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132a640_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132a6d0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132a760_0 .var "dado_saida", 31 0;
v0x60000132a7f0_0 .net "habilita_escrita", 0 0, L_0x6000010263a0;  1 drivers
v0x60000132a880_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce06dd0 .scope generate, "registradores[26]" "registradores[26]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433740 .param/l "idx" 1 8 33, +C4<011010>;
S_0x14ce06f40 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce06dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132a910_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132a9a0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132aa30_0 .var "dado_saida", 31 0;
v0x60000132aac0_0 .net "habilita_escrita", 0 0, L_0x600001026440;  1 drivers
v0x60000132ab50_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce070b0 .scope generate, "registradores[27]" "registradores[27]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433800 .param/l "idx" 1 8 33, +C4<011011>;
S_0x14ce07220 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce070b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132abe0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132ac70_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132ad00_0 .var "dado_saida", 31 0;
v0x60000132ad90_0 .net "habilita_escrita", 0 0, L_0x6000010264e0;  1 drivers
v0x60000132ae20_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce34450 .scope generate, "registradores[28]" "registradores[28]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x6000034338c0 .param/l "idx" 1 8 33, +C4<011100>;
S_0x14ce345c0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce34450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132aeb0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132af40_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132afd0_0 .var "dado_saida", 31 0;
v0x60000132b060_0 .net "habilita_escrita", 0 0, L_0x600001026580;  1 drivers
v0x60000132b0f0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce34730 .scope generate, "registradores[29]" "registradores[29]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433980 .param/l "idx" 1 8 33, +C4<011101>;
S_0x14ce348a0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce34730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132b180_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132b210_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132b2a0_0 .var "dado_saida", 31 0;
v0x60000132b330_0 .net "habilita_escrita", 0 0, L_0x600001026620;  1 drivers
v0x60000132b3c0_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce34a10 .scope generate, "registradores[30]" "registradores[30]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433a40 .param/l "idx" 1 8 33, +C4<011110>;
S_0x14ce34b80 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce34a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132b450_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132b4e0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132b570_0 .var "dado_saida", 31 0;
v0x60000132b600_0 .net "habilita_escrita", 0 0, L_0x6000010266c0;  1 drivers
v0x60000132b690_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce29e70 .scope generate, "registradores[31]" "registradores[31]" 8 33, 8 33 0, S_0x14ce06410;
 .timescale 0 0;
P_0x600003433b00 .param/l "idx" 1 8 33, +C4<011111>;
S_0x14ce29fe0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x14ce29e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132b720_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
v0x60000132b7b0_0 .net "dado_entrada", 31 0, v0x600001336490_0;  alias, 1 drivers
v0x60000132b840_0 .var "dado_saida", 31 0;
v0x60000132b8d0_0 .net "habilita_escrita", 0 0, L_0x600001026760;  1 drivers
v0x60000132b960_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
S_0x14ce34cf0 .scope module, "x0" "registrador" 8 22, 9 1 0, S_0x14ce06410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x60000132b9f0_0 .net "clk", 0 0, v0x6000013366d0_0;  alias, 1 drivers
L_0x150088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000132ba80_0 .net "dado_entrada", 31 0, L_0x150088298;  1 drivers
v0x60000132bb10_0 .var "dado_saida", 31 0;
L_0x150088250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000132bba0_0 .net "habilita_escrita", 0 0, L_0x150088250;  1 drivers
v0x60000132bc30_0 .net "reset", 0 0, v0x600001336fd0_0;  alias, 1 drivers
    .scope S_0x14ce05f70;
T_0 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132e370_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000132e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x60000132e2e0_0;
    %assign/vec4 v0x60000132e370_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14ce31e00;
T_1 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132e640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000132e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x60000132e5b0_0;
    %assign/vec4 v0x60000132e640_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14ce320e0;
T_2 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132e910_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000132e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000132e880_0;
    %assign/vec4 v0x60000132e910_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14ce2c940;
T_3 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132ebe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000132ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x60000132eb50_0;
    %assign/vec4 v0x60000132ebe0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14ce28320;
T_4 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132eeb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000132ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60000132ee20_0;
    %assign/vec4 v0x60000132eeb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14ce28600;
T_5 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132f180_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000132f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x60000132f0f0_0;
    %assign/vec4 v0x60000132f180_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14ce288e0;
T_6 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132f450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000132f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x60000132f3c0_0;
    %assign/vec4 v0x60000132f450_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14ce28bc0;
T_7 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132f720_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000132f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x60000132f690_0;
    %assign/vec4 v0x60000132f720_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14ce28ea0;
T_8 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132f9f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000132fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000132f960_0;
    %assign/vec4 v0x60000132f9f0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14ce29180;
T_9 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132fcc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000132fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000132fc30_0;
    %assign/vec4 v0x60000132fcc0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14ce29460;
T_10 ;
    %wait E_0x600003432540;
    %load/vec4 v0x600001328120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001328000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001328090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60000132ff00_0;
    %assign/vec4 v0x600001328000_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14ce29740;
T_11 ;
    %wait E_0x600003432540;
    %load/vec4 v0x6000013283f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013282d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001328360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001328240_0;
    %assign/vec4 v0x6000013282d0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14ce29a20;
T_12 ;
    %wait E_0x600003432540;
    %load/vec4 v0x6000013286c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013285a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001328630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001328510_0;
    %assign/vec4 v0x6000013285a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14ce29d00;
T_13 ;
    %wait E_0x600003432540;
    %load/vec4 v0x600001328990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001328870_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001328900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000013287e0_0;
    %assign/vec4 v0x600001328870_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14ce2a3e0;
T_14 ;
    %wait E_0x600003432540;
    %load/vec4 v0x600001328c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001328b40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001328bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001328ab0_0;
    %assign/vec4 v0x600001328b40_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14ce2a6c0;
T_15 ;
    %wait E_0x600003432540;
    %load/vec4 v0x600001328f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001328e10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001328ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001328d80_0;
    %assign/vec4 v0x600001328e10_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14ce2a9a0;
T_16 ;
    %wait E_0x600003432540;
    %load/vec4 v0x600001329200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013290e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001329170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001329050_0;
    %assign/vec4 v0x6000013290e0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14ce2ae80;
T_17 ;
    %wait E_0x600003432540;
    %load/vec4 v0x6000013294d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013293b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001329440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001329320_0;
    %assign/vec4 v0x6000013293b0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14ce2b160;
T_18 ;
    %wait E_0x600003432540;
    %load/vec4 v0x6000013297a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001329680_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001329710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000013295f0_0;
    %assign/vec4 v0x600001329680_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14ce2b440;
T_19 ;
    %wait E_0x600003432540;
    %load/vec4 v0x600001329a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001329950_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000013299e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000013298c0_0;
    %assign/vec4 v0x600001329950_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14ce2b720;
T_20 ;
    %wait E_0x600003432540;
    %load/vec4 v0x600001329d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001329c20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001329cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001329b90_0;
    %assign/vec4 v0x600001329c20_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14ce2ba00;
T_21 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001329ef0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001329f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001329e60_0;
    %assign/vec4 v0x600001329ef0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14ce2bce0;
T_22 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132a1c0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x60000132a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x60000132a130_0;
    %assign/vec4 v0x60000132a1c0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14ce2bfc0;
T_23 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132a490_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x60000132a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x60000132a400_0;
    %assign/vec4 v0x60000132a490_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14ce2c2a0;
T_24 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132a760_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000132a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x60000132a6d0_0;
    %assign/vec4 v0x60000132a760_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14ce06f40;
T_25 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132aa30_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000132aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x60000132a9a0_0;
    %assign/vec4 v0x60000132aa30_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14ce07220;
T_26 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132ad00_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000132ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x60000132ac70_0;
    %assign/vec4 v0x60000132ad00_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14ce345c0;
T_27 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132afd0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000132b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x60000132af40_0;
    %assign/vec4 v0x60000132afd0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14ce348a0;
T_28 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132b2a0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x60000132b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x60000132b210_0;
    %assign/vec4 v0x60000132b2a0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x14ce34b80;
T_29 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132b570_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60000132b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x60000132b4e0_0;
    %assign/vec4 v0x60000132b570_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14ce29fe0;
T_30 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132b840_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x60000132b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x60000132b7b0_0;
    %assign/vec4 v0x60000132b840_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x14ce34cf0;
T_31 ;
    %wait E_0x600003432540;
    %load/vec4 v0x60000132bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132bb10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x60000132bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x60000132ba80_0;
    %assign/vec4 v0x60000132bb10_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x14ce33cc0;
T_32 ;
    %wait E_0x6000034323c0;
    %load/vec4 v0x600001323f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001323e70_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600001323cc0_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x600001323de0_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_32.3, 4;
    %load/vec4 v0x600001323a80_0;
    %nor/r;
    %and;
T_32.3;
    %inv;
    %and;
T_32.2;
    %store/vec4 v0x600001323e70_0, 0, 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14ce33cc0;
T_33 ;
    %wait E_0x600003432380;
    %load/vec4 v0x600001323f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001323d50_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600001323cc0_0;
    %inv;
    %store/vec4 v0x600001323d50_0, 0, 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14ce33cc0;
T_34 ;
    %wait E_0x600003432380;
    %load/vec4 v0x600001323f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000132c120_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x600001323cc0_0;
    %store/vec4 v0x60000132c120_0, 0, 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14ce33b50;
T_35 ;
    %wait E_0x600003432240;
    %load/vec4 v0x600001322520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013222e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001322010_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x600001322400_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013222e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001322010_0, 0;
    %jmp T_35.7;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013222e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001322010_0, 0;
    %jmp T_35.7;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013222e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001322010_0, 0;
    %jmp T_35.7;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013222e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001322010_0, 0;
    %jmp T_35.7;
T_35.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013222e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001322370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001322130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013220a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001322010_0, 0;
    %jmp T_35.7;
T_35.7 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x14ce08180;
T_36 ;
    %wait E_0x600003432240;
    %load/vec4 v0x60000132cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000132c360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000132c240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000132cd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000132cea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000132cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000132c630_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x60000132c7e0_0;
    %assign/vec4 v0x60000132c870_0, 0;
    %load/vec4 v0x60000132cb40_0;
    %assign/vec4 v0x60000132cbd0_0, 0;
    %load/vec4 v0x60000132c6c0_0;
    %assign/vec4 v0x60000132c750_0, 0;
    %load/vec4 v0x60000132c900_0;
    %assign/vec4 v0x60000132c990_0, 0;
    %load/vec4 v0x60000132c3f0_0;
    %assign/vec4 v0x60000132c480_0, 0;
    %load/vec4 v0x60000132c2d0_0;
    %assign/vec4 v0x60000132c360_0, 0;
    %load/vec4 v0x60000132c1b0_0;
    %assign/vec4 v0x60000132c240_0, 0;
    %load/vec4 v0x60000132ccf0_0;
    %assign/vec4 v0x60000132cd80_0, 0;
    %load/vec4 v0x60000132ce10_0;
    %assign/vec4 v0x60000132cea0_0, 0;
    %load/vec4 v0x60000132ca20_0;
    %assign/vec4 v0x60000132cab0_0, 0;
    %load/vec4 v0x60000132c5a0_0;
    %assign/vec4 v0x60000132c630_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x14ce30bd0;
T_37 ;
    %delay 5, 0;
    %load/vec4 v0x6000013366d0_0;
    %inv;
    %store/vec4 v0x6000013366d0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x14ce30bd0;
T_38 ;
    %vpi_call 2 50 "$display", "Iniciando Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013366d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001336fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001337180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013369a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001336c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001336490_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001336760_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000013367f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001336eb0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001336fd0_0, 0, 1;
    %pushi/vec4 6521523, 0, 32;
    %store/vec4 v0x6000013369a0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x600001336c70_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 68 "$display", "Teste Tipo R:" {0 0 0};
    %vpi_call 2 69 "$display", "rs1_out: %d, rs2_out: %d, rd_out: %d, pc_branch_value: %h", v0x600001337060_0, v0x6000013370f0_0, v0x600001336e20_0, v0x600001336d00_0 {0 0 0};
    %pushi/vec4 2130531, 0, 32;
    %store/vec4 v0x6000013369a0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x600001336c70_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 75 "$display", "Teste Tipo SB:" {0 0 0};
    %vpi_call 2 76 "$display", "mux_sel_IF: %b, pc_branch_value: %h", v0x600001336be0_0, v0x600001336d00_0 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600001336760_0, 0, 5;
    %pushi/vec4 1114547, 0, 32;
    %store/vec4 v0x6000013369a0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 82 "$display", "Teste Hazard de Dados:" {0 0 0};
    %vpi_call 2 83 "$display", "pc_enable: %b, if_id_enable: %b (indicam efeito de stall_pipeline)", v0x600001336d90_0, v0x600001336880_0 {0 0 0};
    %pushi/vec4 3252739, 0, 32;
    %store/vec4 v0x6000013369a0_0, 0, 32;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x600001336c70_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "Teste Tipo I:" {0 0 0};
    %vpi_call 2 90 "$display", "rs1_out: %d, rd_out: %d, imediato_out: %h", v0x600001337060_0, v0x600001336e20_0, v0x600001336910_0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000013367f0_0, 0, 5;
    %pushi/vec4 2130467, 0, 32;
    %store/vec4 v0x6000013369a0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 96 "$display", "Teste Hazard de Dados 2:" {0 0 0};
    %vpi_call 2 97 "$display", "pc_enable: %b, if_id_enable: %b (indicam efeito de stall_pipeline)", v0x600001336d90_0, v0x600001336880_0 {0 0 0};
    %vpi_call 2 100 "$display", "Finalizando Testbench..." {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "ID_tb.v";
    "ID.v";
    "controle.v";
    "Hazard.v";
    "../../registradores_estagios/id_ex_register.v";
    "ImmGen.v";
    "register_file.v";
    "registrador.v";
