// Seed: 508371585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  assign id_2 = id_3;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd36
);
  wire _id_1, _id_2;
  wire [-1 'b0 : 1 'b0] id_3;
  wire [id_1  !=  -1 'b0 : 1] id_4[id_2 : id_2];
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd86
) (
    input  wor   _id_0,
    output tri0  id_1,
    input  wor   id_2,
    output uwire id_3
);
  assign id_1 = id_2;
  tri1 [~|  id_0 : 1] id_5 = id_5;
  logic id_6 = -1;
  parameter id_7 = 1;
  assign id_1 = -1;
  assign id_1 = 1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_5
  );
endmodule
