/***************************************************************************
 *   Copyright (C) 2007-2010 by Sindre Aam√•s                               *
 *   aamas@stud.ntnu.no                                                    *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License version 2 as     *
 *   published by the Free Software Foundation.                            *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License version 2 for more details.                *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   version 2 along with this program; if not, write to the               *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ***************************************************************************/
#include "cartridge.h"
#include "../savestate.h"
#include <cassert>
#include <cstdio>
#include <cstring>
#include <fstream>

namespace gambatte {

Cartridge::Cartridge()
: rombank(1),
  rambank(0),
  enableRam(false),
  rambankMode(false)
{
}

enum Cartridgetype { PLAIN, MBC1, MBC2, MBC3, MBC5 };

static unsigned adjustedRombank(unsigned bank, const Cartridgetype romtype) {
	if ((romtype == MBC1 && !(bank & 0x1F)) || (romtype == MBC5 && !bank))
		++bank;
	
	return bank;
}

void Cartridge::setStatePtrs(SaveState &state) {
	state.mem.sram.set(memptrs.rambankdata(), memptrs.rambankdataend() - memptrs.rambankdata());
	state.mem.wram.set(memptrs.wramdata(0), memptrs.wramdataend() - memptrs.wramdata(0));
}

void Cartridge::saveState(SaveState &state) const {
	state.mem.rombank = rombank;
	state.mem.rambank = rambank;
	state.mem.enableRam = enableRam;
	state.mem.rambankMode = rambankMode;

	rtc.saveState(state);
}

static Cartridgetype cartridgeType(const unsigned headerByte0x147) {
	static const unsigned char typeLut[] = {
		/* [0x00] = */ PLAIN,
		/* [0x01] = */ MBC1,
		/* [0x02] = */ MBC1,
		/* [0x03] = */ MBC1,
		/* [0x04] = */ 0,
		/* [0x05] = */ MBC2,
		/* [0x06] = */ MBC2,
		/* [0x07] = */ 0,
		/* [0x08] = */ PLAIN,
		/* [0x09] = */ PLAIN,
		/* [0x0A] = */ 0,
		/* [0x0B] = */ 0,
		/* [0x0C] = */ 0,
		/* [0x0D] = */ 0,
		/* [0x0E] = */ 0,
		/* [0x0F] = */ MBC3,
		/* [0x10] = */ MBC3,
		/* [0x11] = */ MBC3,
		/* [0x12] = */ MBC3,
		/* [0x13] = */ MBC3,
		/* [0x14] = */ 0,
		/* [0x15] = */ 0,
		/* [0x16] = */ 0,
		/* [0x17] = */ 0,
		/* [0x18] = */ 0,
		/* [0x19] = */ MBC5,
		/* [0x1A] = */ MBC5,
		/* [0x1B] = */ MBC5,
		/* [0x1C] = */ MBC5,
		/* [0x1D] = */ MBC5,
		/* [0x1E] = */ MBC5
	};
	
	assert(headerByte0x147 < sizeof(typeLut));

	return static_cast<Cartridgetype>(typeLut[headerByte0x147]);
}

void Cartridge::loadState(const SaveState &state) {
	rtc.loadState(state, hasRtc() ? state.mem.enableRam : false);

	rombank = state.mem.rombank & (rombanks() - 1);
	rambank = state.mem.rambank & (rambanks() - 1);
	enableRam = state.mem.enableRam;
	rambankMode = state.mem.rambankMode;
	memptrs.setRambank(enableRam, rtc.getActive(), rambank);
	memptrs.setRombank(adjustedRombank(rombank, cartridgeType(memptrs.romdata(0)[0x147])));
}

void Cartridge::mbcWrite(const unsigned P, const unsigned data) {
	const Cartridgetype romtype = cartridgeType(memptrs.romdata(0)[0x147]);

	switch (P >> 12 & 0x7) {
	case 0x0:
	case 0x1: //Most MBCs write 0x?A to addresses lower than 0x2000 to enable ram.
		if (romtype == MBC2 && (P & 0x0100)) break;

		enableRam = (data & 0x0F) == 0xA;

		if (hasRtc())
			rtc.setEnabled(enableRam);

		memptrs.setRambank(enableRam, rtc.getActive(), rambank);
		break;
		//MBC1 writes ???n nnnn to address area 0x2000-0x3FFF, ???n nnnn makes up the lower digits to determine which rombank to load.
		//MBC3 writes ?nnn nnnn to address area 0x2000-0x3FFF, ?nnn nnnn makes up the lower digits to determine which rombank to load.
		//MBC5 writes nnnn nnnn to address area 0x2000-0x2FFF, nnnn nnnn makes up the lower digits to determine which rombank to load.
		//MBC5 writes bit8 of the number that determines which rombank to load to address 0x3000-0x3FFF.
	case 0x2:
		switch (romtype) {
		case PLAIN:
			return;
		case MBC5:
			rombank = (rombank & 0x100) | data;
			rombank = rombank & (rombanks() - 1);
			memptrs.setRombank(adjustedRombank(rombank, romtype));
			return;
		default:
			break; //Only supposed to break one level.
		}
	case 0x3:
		switch (romtype) {
		case MBC1:
			rombank = rambankMode ? data & 0x1F : ((rombank & 0x60) | (data & 0x1F));
			break;
		case MBC2:
			if (P & 0x0100) {
				rombank = data & 0x0F;
				break;
			}

			return;
		case MBC3:
			rombank = data & 0x7F;
			break;
		case MBC5:
			rombank = (data & 0x1) << 8 | (rombank & 0xFF);
			break;
		default:
			return;
		}

		rombank = rombank & (rombanks() - 1);
		memptrs.setRombank(adjustedRombank(rombank, romtype));
		break;
		//MBC1 writes ???? ??nn to area 0x4000-0x5FFF either to determine rambank to load, or upper 2 bits of the rombank number to load, depending on rom-mode.
		//MBC3 writes ???? ??nn to area 0x4000-0x5FFF to determine rambank to load
		//MBC5 writes ???? nnnn to area 0x4000-0x5FFF to determine rambank to load
	case 0x4:
	case 0x5:
		switch (romtype) {
		case MBC1:
			if (rambankMode) {
				rambank = data & 0x03;
				break;
			}

			rombank = (data & 0x03) << 5 | (rombank & 0x1F);
			rombank = rombank & (rombanks() - 1);
			memptrs.setRombank(adjustedRombank(rombank, romtype));
			return;
		case MBC3:
			if (hasRtc())
				rtc.swapActive(data);

			rambank = data & 0x03;
			break;
		case MBC5:
			rambank = data & 0x0F;
			break;
		default:
			return;
		}

		rambank &= rambanks() - 1;
		memptrs.setRambank(enableRam, rtc.getActive(), rambank);
		break;
		//MBC1: If ???? ???1 is written to area 0x6000-0x7FFFF rom will be set to rambank mode.
	case 0x6:
	case 0x7:
		switch (romtype) {
		case MBC1:
			rambankMode = data & 0x01;
			break;
		case MBC3:
			rtc.latch(data);
			break;
		default:
			break;
		}

		break;
	}
}

static unsigned pow2ceil(unsigned n) {
	--n;
	n |= n >> 1;
	n |= n >> 2;
	n |= n >> 4;
	n |= n >> 8;
	++n;

	return n;
}

bool Cartridge::loadROM(const void *romdata, unsigned romsize, const bool forceDmg) {
	File rom(romdata, romsize);
	return loadROM(rom, forceDmg);
}

bool Cartridge::loadROM(File &rom, const bool forceDmg) {
	
	unsigned rambanks = 1;
	unsigned rombanks = 2;
	bool cgb = false;

	{
		unsigned char header[0x150];
		rom.read(reinterpret_cast<char*>(header), sizeof(header));

		switch (header[0x0147]) {
		case 0x00: std::puts("Plain ROM loaded."); break;
		case 0x01: std::puts("MBC1 ROM loaded."); break;
		case 0x02: std::puts("MBC1 ROM+RAM loaded."); break;
		case 0x03: std::puts("MBC1 ROM+RAM+BATTERY loaded."); break;
		case 0x05: std::puts("MBC2 ROM loaded."); break;
		case 0x06: std::puts("MBC2 ROM+BATTERY loaded."); break;
		case 0x08: std::puts("Plain ROM with additional RAM loaded."); break;
		case 0x09: std::puts("Plain ROM with additional RAM and Battery loaded."); break;
		case 0x0B: std::puts("MM01 ROM not supported."); return 1;
		case 0x0C: std::puts("MM01 ROM not supported."); return 1;
		case 0x0D: std::puts("MM01 ROM not supported."); return 1;
		case 0x0F: std::puts("MBC3 ROM+TIMER+BATTERY loaded."); break;
		case 0x10: std::puts("MBC3 ROM+TIMER+RAM+BATTERY loaded."); break;
		case 0x11: std::puts("MBC3 ROM loaded."); break;
		case 0x12: std::puts("MBC3 ROM+RAM loaded."); break;
		case 0x13: std::puts("MBC3 ROM+RAM+BATTERY loaded."); break;
		case 0x15: std::puts("MBC4 ROM not supported."); return 1;
		case 0x16: std::puts("MBC4 ROM not supported."); return 1;
		case 0x17: std::puts("MBC4 ROM not supported."); return 1;
		case 0x19: std::puts("MBC5 ROM loaded."); break;
		case 0x1A: std::puts("MBC5 ROM+RAM loaded."); break;
		case 0x1B: std::puts("MBC5 ROM+RAM+BATTERY loaded."); break;
		case 0x1C: std::puts("MBC5+RUMLE ROM not supported."); break;
		case 0x1D: std::puts("MBC5+RUMLE+RAM ROM not suported."); break;
		case 0x1E: std::puts("MBC5+RUMLE+RAM+BATTERY ROM not supported."); break;
		case 0xFC: std::puts("Pocket Camera ROM not supported."); return 1;
		case 0xFD: std::puts("Bandai TAMA5 ROM not supported."); return 1;
		case 0xFE: std::puts("HuC3 ROM not supported."); return 1;
		case 0xFF: std::puts("HuC1 ROM not supported."); return 1;
		default: std::puts("Wrong data-format, corrupt or unsupported ROM."); return 1;
		}

		/*switch (header[0x0148]) {
		case 0x00: rombanks = 2; break;
		case 0x01: rombanks = 4; break;
		case 0x02: rombanks = 8; break;
		case 0x03: rombanks = 16; break;
		case 0x04: rombanks = 32; break;
		case 0x05: rombanks = 64; break;
		case 0x06: rombanks = 128; break;
		case 0x07: rombanks = 256; break;
		case 0x08: rombanks = 512; break;
		case 0x52: rombanks = 72; break;
		case 0x53: rombanks = 80; break;
		case 0x54: rombanks = 96; break;
		default: return 1;
		}

		std::printf("rombanks: %u\n", rombanks);*/

		switch (header[0x0149]) {
		case 0x00: /*std::puts("No RAM");*/ rambanks = cartridgeType(header[0x0147]) == MBC2; break;
		case 0x01: /*std::puts("2kB RAM");*/ /*rambankrom=1; break;*/
		case 0x02: /*std::puts("8kB RAM");*/
			rambanks = 1;
			break;
		case 0x03: /*std::puts("32kB RAM");*/
			rambanks = 4;
			break;
		case 0x04: /*std::puts("128kB RAM");*/
			rambanks = 16;
			break;
		case 0x05: /*std::puts("undocumented kB RAM");*/
			rambanks = 16;
			break;
		default: /*std::puts("Wrong data-format, corrupt or unsupported ROM loaded.");*/
			rambanks = 16;
			break;
		}
		
		cgb = header[0x0143] >> 7 & (1 ^ forceDmg);
		std::printf("cgb: %d\n", cgb);
	}

	std::printf("rambanks: %u\n", rambanks);

	rombanks = pow2ceil(rom.size() / 0x4000);
	std::printf("rombanks: %u\n", static_cast<unsigned>(rom.size() / 0x4000));
	
	memptrs.reset(rombanks, rambanks, cgb ? 8 : 2);

	rom.rewind();
	rom.read(reinterpret_cast<char*>(memptrs.romdata(0)), (rom.size() / 0x4000) * 0x4000ul);
	// In case rombanks isn't a power of 2, allocate a disabled area for invalid rombank addresses.
	std::memset(memptrs.romdata(0) + (rom.size() / 0x4000) * 0x4000ul, 0xFF, (rombanks - rom.size() / 0x4000) * 0x4000ul);

	if (rom.fail())
		return 1;

	return 0;
}

}

