// Seed: 2932266935
module module_0 #(
    parameter id_2 = 32'd45
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output wire id_1;
  logic [id_2 : -1] id_3;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4
);
  wire id_6;
  assign #id_7 id_1 = id_6;
  always $signed(id_7);
  ;
  wire id_8;
  assign id_3 = 1;
  assign id_1 = -1;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_7
  );
endmodule
