<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ROM_TX_RX_RAM_v2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_TX_RX_RAM_v2_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_TX_RX_RAM_v2_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ROM_TX_RX_RAM_v2_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_TX_RX_RAM_v2_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM_TX_RX_RAM_v2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Tx_Rx.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="biestavel.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="generic_RAM_clk.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="generic_ROM_clk.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="tx_rs232.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462995179" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462995179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462995328" xil_pn:in_ck="894124183397021931" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462995328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ROM_TX_RX_RAM_v2.vhd"/>
      <outfile xil_pn:name="ROM_TX_RX_RAM_v2_TB.vhd"/>
      <outfile xil_pn:name="ROM_to_RAM.vhd"/>
      <outfile xil_pn:name="ROM_to_RAM_tb.vhd"/>
      <outfile xil_pn:name="RX_RS232_MAIN.vhd"/>
      <outfile xil_pn:name="ShiftRegister.vhd"/>
      <outfile xil_pn:name="ShiftRegisterSP.vhd"/>
      <outfile xil_pn:name="TX_RX.vhd"/>
      <outfile xil_pn:name="TX_RX_Tb.vhd"/>
      <outfile xil_pn:name="biestavel.vhd"/>
      <outfile xil_pn:name="counter_limit.vhd"/>
      <outfile xil_pn:name="counter_pulse.vhd"/>
      <outfile xil_pn:name="generic_RAM_clk.vhd"/>
      <outfile xil_pn:name="generic_ROM_clk.vhd"/>
      <outfile xil_pn:name="tx_counters.vhd"/>
      <outfile xil_pn:name="tx_rs232.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462995179" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2186899829934239789" xil_pn:start_ts="1462995179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462995179" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6862393201521359723" xil_pn:start_ts="1462995179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462995179" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3938324888998343914" xil_pn:start_ts="1462995179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462995328" xil_pn:in_ck="894124183397021931" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1462995328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ROM_TX_RX_RAM_v2.vhd"/>
      <outfile xil_pn:name="ROM_TX_RX_RAM_v2_TB.vhd"/>
      <outfile xil_pn:name="ROM_to_RAM.vhd"/>
      <outfile xil_pn:name="ROM_to_RAM_tb.vhd"/>
      <outfile xil_pn:name="RX_RS232_MAIN.vhd"/>
      <outfile xil_pn:name="ShiftRegister.vhd"/>
      <outfile xil_pn:name="ShiftRegisterSP.vhd"/>
      <outfile xil_pn:name="TX_RX.vhd"/>
      <outfile xil_pn:name="TX_RX_Tb.vhd"/>
      <outfile xil_pn:name="biestavel.vhd"/>
      <outfile xil_pn:name="counter_limit.vhd"/>
      <outfile xil_pn:name="counter_pulse.vhd"/>
      <outfile xil_pn:name="generic_RAM_clk.vhd"/>
      <outfile xil_pn:name="generic_ROM_clk.vhd"/>
      <outfile xil_pn:name="tx_counters.vhd"/>
      <outfile xil_pn:name="tx_rs232.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462995335" xil_pn:in_ck="894124183397021931" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6794951127760880904" xil_pn:start_ts="1462995328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ROM_TX_RX_RAM_v2_TB_beh.prj"/>
      <outfile xil_pn:name="ROM_TX_RX_RAM_v2_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1462995335" xil_pn:in_ck="-5480046286586182644" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2099201287303317547" xil_pn:start_ts="1462995335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ROM_TX_RX_RAM_v2_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
