module wideexpr_00712(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[2]?((((s3)>>(s0))>>(s5))^((6'sb011011)>>($signed(u4))))<<((+($signed(s1)))>>>(((ctrl[7]?5'sb10110:s3))<<<((u3)^~(u4)))):1'sb0);
  assign y1 = ($signed(4'sb0001))<<<(((ctrl[6]?((5'sb10001)&((ctrl[2]?+(5'sb00001):s6)))^((ctrl[5]?((s5)^~(6'sb110011))^(-(5'b00101)):$signed((u5)==(s4)))):-($signed({2{(s6)|(4'b0011)}}))))-($signed((ctrl[4]?(ctrl[7]?(ctrl[0]?+(3'sb100):(2'sb01)&(s0)):-(s2)):s3))));
  assign y2 = ((-((ctrl[0]?($signed(s0))<<(~|(s6)):((ctrl[6]?s6:5'sb01100))^((s7)<<<(6'b101110)))))<<<(5'sb10111))>=(-(s6));
  assign y3 = ((ctrl[7]?s6:s6))>=(+({(ctrl[2]?(u7)^(5'sb01101):2'sb00),2'sb11,((2'sb01)>>>(1'sb0))^($signed(6'sb011101)),5'b00000}));
  assign y4 = 1'sb0;
  assign y5 = 2'sb10;
  assign y6 = s3;
  assign y7 = $unsigned(6'sb001111);
endmodule
