{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "AFP",
      "SVE128",
      "SVE256",
      "SVEBITPERM"
    ]
  },
  "Instructions": {
    "vtestps xmm0, xmm1": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "Map 2 0b01 0x0e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov w20, #0x80000000",
        "dup v2.4s, w20",
        "and v3.16b, v17.16b, v16.16b",
        "bic v4.16b, v17.16b, v16.16b",
        "and v5.16b, v3.16b, v2.16b",
        "and v6.16b, v4.16b, v2.16b",
        "umaxv h7, v5.8h",
        "umaxv h8, v6.8h",
        "umov w21, v7.h[0]",
        "umov w22, v8.h[0]",
        "mov w27, #0x0",
        "mov w26, #0x1",
        "cmp x22, #0x0 (0)",
        "cset x23, ne",
        "cmp w21, #0x0 (0)",
        "rmif x23, #63, #nzCv"
      ]
    },
    "vtestps ymm0, ymm1": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "Map 2 0b01 0x0e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #16]",
        "ldr q3, [x28, #32]",
        "mov w27, #0x0",
        "mov w26, #0x1",
        "and v4.16b, v17.16b, v16.16b",
        "and v5.16b, v3.16b, v2.16b",
        "ushr v4.4s, v4.4s, #31",
        "ushr v5.4s, v5.4s, #31",
        "add v6.4s, v5.4s, v4.4s",
        "addv s7, v6.4s",
        "mov w20, v7.s[0]",
        "bic v8.16b, v17.16b, v16.16b",
        "bic v9.16b, v3.16b, v2.16b",
        "ushr v8.4s, v8.4s, #31",
        "ushr v9.4s, v9.4s, #31",
        "add v10.4s, v9.4s, v8.4s",
        "addv s11, v10.4s",
        "mov w21, v11.s[0]",
        "cmp x21, #0x0 (0)",
        "cset x22, ne",
        "cmp w20, #0x0 (0)",
        "rmif x22, #63, #nzCv"
      ]
    },
    "vtestpd xmm0, xmm1": {
      "ExpectedInstructionCount": 16,
      "Comment": [
        "Map 2 0b01 0x0f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, #0x8000000000000000",
        "dup v2.2d, x20",
        "and v3.16b, v17.16b, v16.16b",
        "bic v4.16b, v17.16b, v16.16b",
        "and v5.16b, v3.16b, v2.16b",
        "and v6.16b, v4.16b, v2.16b",
        "umaxv h7, v5.8h",
        "umaxv h8, v6.8h",
        "umov w21, v7.h[0]",
        "umov w22, v8.h[0]",
        "mov w27, #0x0",
        "mov w26, #0x1",
        "cmp x22, #0x0 (0)",
        "cset x23, ne",
        "cmp w21, #0x0 (0)",
        "rmif x23, #63, #nzCv"
      ]
    },
    "vtestpd ymm0, ymm1": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "Map 2 0b01 0x0f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #16]",
        "ldr q3, [x28, #32]",
        "mov w27, #0x0",
        "mov w26, #0x1",
        "and v4.16b, v17.16b, v16.16b",
        "and v5.16b, v3.16b, v2.16b",
        "ushr v4.2d, v4.2d, #63",
        "ushr v5.2d, v5.2d, #63",
        "add v6.2d, v5.2d, v4.2d",
        "addp v7.2d, v6.2d, v6.2d",
        "mov x20, v7.d[0]",
        "bic v8.16b, v17.16b, v16.16b",
        "bic v9.16b, v3.16b, v2.16b",
        "ushr v8.2d, v8.2d, #63",
        "ushr v9.2d, v9.2d, #63",
        "add v10.2d, v9.2d, v8.2d",
        "addp v11.2d, v10.2d, v10.2d",
        "mov x21, v11.d[0]",
        "cmp x21, #0x0 (0)",
        "cset x22, ne",
        "cmp w20, #0x0 (0)",
        "rmif x22, #63, #nzCv"
      ]
    },
    "vptest xmm0, xmm1": {
      "ExpectedInstructionCount": 12,
      "Comment": [
        "Map 2 0b01 0x16 128-bit"
      ],
      "ExpectedArm64ASM": [
        "and v2.16b, v16.16b, v17.16b",
        "bic v3.16b, v17.16b, v16.16b",
        "umaxv h4, v2.8h",
        "umaxv h5, v3.8h",
        "umov w20, v4.h[0]",
        "umov w21, v5.h[0]",
        "mov w27, #0x0",
        "mov w26, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x22, ne",
        "cmp w20, #0x0 (0)",
        "rmif x22, #63, #nzCv"
      ]
    },
    "vptest ymm0, ymm1": {
      "ExpectedInstructionCount": 18,
      "Comment": [
        "Map 2 0b01 0x16 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #16]",
        "ldr q3, [x28, #32]",
        "and v4.16b, v16.16b, v17.16b",
        "bic v5.16b, v17.16b, v16.16b",
        "and v6.16b, v2.16b, v3.16b",
        "bic v7.16b, v3.16b, v2.16b",
        "umax v8.8h, v4.8h, v6.8h",
        "umax v9.8h, v5.8h, v7.8h",
        "umaxv h10, v8.8h",
        "umaxv h11, v9.8h",
        "umov w20, v10.h[0]",
        "umov w21, v11.h[0]",
        "mov w27, #0x0",
        "mov w26, #0x1",
        "cmp x21, #0x0 (0)",
        "cset x22, ne",
        "cmp w20, #0x0 (0)",
        "rmif x22, #63, #nzCv"
      ]
    },
    "vmaskmovps xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 18,
      "Comment": [
        "Map 2 0b01 0x2c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "movi v0.2d, #0x0",
        "mov w0, v17.s[0]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v17.s[1]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[2]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[3]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[3], [x1]",
        "mov v16.16b, v0.16b",
        "stp xzr, xzr, [x28, #16]"
      ]
    },
    "vmaskmovps ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 37,
      "Comment": [
        "Map 2 0b01 0x2c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #32]",
        "movi v0.2d, #0x0",
        "mov w0, v17.s[0]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v17.s[1]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[2]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[3]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[3], [x1]",
        "mov v16.16b, v0.16b",
        "movi v0.2d, #0x0",
        "add x1, x4, #0x10 (16)",
        "mov w0, v2.s[0]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[0], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[1]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[2]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[3]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[3], [x1]",
        "mov v3.16b, v0.16b",
        "str q3, [x28, #16]"
      ]
    },
    "vmaskmovpd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 2 0b01 0x2d 128-bit"
      ],
      "ExpectedArm64ASM": [
        "movi v0.2d, #0x0",
        "mov x0, v17.d[0]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v17.d[1]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[1], [x1]",
        "mov v16.16b, v0.16b",
        "stp xzr, xzr, [x28, #16]"
      ]
    },
    "vmaskmovpd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 21,
      "Comment": [
        "Map 2 0b01 0x2d 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #32]",
        "movi v0.2d, #0x0",
        "mov x0, v17.d[0]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v17.d[1]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[1], [x1]",
        "mov v16.16b, v0.16b",
        "movi v0.2d, #0x0",
        "add x1, x4, #0x10 (16)",
        "mov x0, v2.d[0]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[0], [x1]",
        "add x1, x1, #0x8 (8)",
        "mov x0, v2.d[1]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[1], [x1]",
        "mov v3.16b, v0.16b",
        "str q3, [x28, #16]"
      ]
    },
    "vmaskmovps [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 2 0b01 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov w0, v16.s[0]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v16.s[1]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[2]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[3]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[3], [x1]"
      ]
    },
    "vmaskmovps [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 33,
      "Comment": [
        "Map 2 0b01 0x2e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #16]",
        "ldr q3, [x28, #32]",
        "mov w0, v16.s[0]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v16.s[1]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[2]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[3]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[3], [x1]",
        "add x1, x4, #0x10 (16)",
        "mov w0, v2.s[0]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[0], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[1]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[2]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[3]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[3], [x1]"
      ]
    },
    "vmaskmovpd [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x0, v16.d[0]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v16.d[1]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[1], [x1]"
      ]
    },
    "vmaskmovpd [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 17,
      "Comment": [
        "Map 2 0b01 0x2f 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #16]",
        "ldr q3, [x28, #32]",
        "mov x0, v16.d[0]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v16.d[1]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[1], [x1]",
        "add x1, x4, #0x10 (16)",
        "mov x0, v2.d[0]",
        "tbz x0, #63, #+0x8",
        "st1 {v3.d}[0], [x1]",
        "add x1, x1, #0x8 (8)",
        "mov x0, v2.d[1]",
        "tbz x0, #63, #+0x8",
        "st1 {v3.d}[1], [x1]"
      ]
    },
    "vpmaskmovd xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 18,
      "Comment": [
        "Map 2 0b01 0x8c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "movi v0.2d, #0x0",
        "mov w0, v17.s[0]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v17.s[1]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[2]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[3]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[3], [x1]",
        "mov v16.16b, v0.16b",
        "stp xzr, xzr, [x28, #16]"
      ]
    },
    "vpmaskmovd ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 37,
      "Comment": [
        "Map 2 0b01 0x8c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #32]",
        "movi v0.2d, #0x0",
        "mov w0, v17.s[0]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v17.s[1]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[2]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v17.s[3]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[3], [x1]",
        "mov v16.16b, v0.16b",
        "movi v0.2d, #0x0",
        "add x1, x4, #0x10 (16)",
        "mov w0, v2.s[0]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[0], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[1]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[2]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[3]",
        "tbz w0, #31, #+0x8",
        "ld1 {v0.s}[3], [x1]",
        "mov v3.16b, v0.16b",
        "str q3, [x28, #16]"
      ]
    },
    "vpmaskmovq xmm0, xmm1, [rax]": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "Map 2 0b01 0x8c 128-bit"
      ],
      "ExpectedArm64ASM": [
        "movi v0.2d, #0x0",
        "mov x0, v17.d[0]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v17.d[1]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[1], [x1]",
        "mov v16.16b, v0.16b",
        "stp xzr, xzr, [x28, #16]"
      ]
    },
    "vpmaskmovq ymm0, ymm1, [rax]": {
      "ExpectedInstructionCount": 21,
      "Comment": [
        "Map 2 0b01 0x8c 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #32]",
        "movi v0.2d, #0x0",
        "mov x0, v17.d[0]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v17.d[1]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[1], [x1]",
        "mov v16.16b, v0.16b",
        "movi v0.2d, #0x0",
        "add x1, x4, #0x10 (16)",
        "mov x0, v2.d[0]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[0], [x1]",
        "add x1, x1, #0x8 (8)",
        "mov x0, v2.d[1]",
        "tbz x0, #63, #+0x8",
        "ld1 {v0.d}[1], [x1]",
        "mov v3.16b, v0.16b",
        "str q3, [x28, #16]"
      ]
    },
    "vpmaskmovd [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "Map 2 0b01 0x8e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov w0, v16.s[0]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v16.s[1]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[2]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[3]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[3], [x1]"
      ]
    },
    "vpmaskmovd [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 33,
      "Comment": [
        "Map 2 0b01 0x8e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #16]",
        "ldr q3, [x28, #32]",
        "mov w0, v16.s[0]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[0], [x4]",
        "add x1, x4, #0x4 (4)",
        "mov w0, v16.s[1]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[2]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v16.s[3]",
        "tbz w0, #31, #+0x8",
        "st1 {v17.s}[3], [x1]",
        "add x1, x4, #0x10 (16)",
        "mov w0, v2.s[0]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[0], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[1]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[1], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[2]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[2], [x1]",
        "add x1, x1, #0x4 (4)",
        "mov w0, v2.s[3]",
        "tbz w0, #31, #+0x8",
        "st1 {v3.s}[3], [x1]"
      ]
    },
    "vpmaskmovq [rax], xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "Map 2 0b01 0x8e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x0, v16.d[0]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v16.d[1]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[1], [x1]"
      ]
    },
    "vpmaskmovq [rax], ymm0, ymm1": {
      "ExpectedInstructionCount": 17,
      "Comment": [
        "Map 2 0b01 0x8e 256-bit"
      ],
      "ExpectedArm64ASM": [
        "ldr q2, [x28, #16]",
        "ldr q3, [x28, #32]",
        "mov x0, v16.d[0]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[0], [x4]",
        "add x1, x4, #0x8 (8)",
        "mov x0, v16.d[1]",
        "tbz x0, #63, #+0x8",
        "st1 {v17.d}[1], [x1]",
        "add x1, x4, #0x10 (16)",
        "mov x0, v2.d[0]",
        "tbz x0, #63, #+0x8",
        "st1 {v3.d}[0], [x1]",
        "add x1, x1, #0x8 (8)",
        "mov x0, v2.d[1]",
        "tbz x0, #63, #+0x8",
        "st1 {v3.d}[1], [x1]"
      ]
    },
    "andn eax, ebx, ecx": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 2 0b00 0xf2 32-bit"
      ],
      "ExpectedArm64ASM": [
        "bic w26, w7, w6",
        "cmp w26, #0x0 (0)",
        "mov x4, x26"
      ]
    },
    "andn rax, rbx, rcx": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "Map 2 0b00 0xf2 64-bit"
      ],
      "ExpectedArm64ASM": [
        "bic x26, x7, x6",
        "cmp x26, #0x0 (0)",
        "mov x4, x26"
      ]
    },
    "bzhi eax, ebx, ecx": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 2 0b00 0xf5 32-bit"
      ],
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "lsl w21, w20, w7",
        "bic w22, w6, w21",
        "tst x7, #0xe0",
        "csel w4, w6, w22, ne",
        "cset w23, eq",
        "cmp w4, #0x0 (0)",
        "rmif x23, #63, #nzCv"
      ]
    },
    "bzhi rax, rbx, rcx": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "Map 2 0b00 0xf5 64-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "lsl x21, x20, x7",
        "bic x22, x6, x21",
        "tst x7, #0xc0",
        "csel x4, x6, x22, ne",
        "cset w23, eq",
        "cmp x4, #0x0 (0)",
        "rmif x23, #63, #nzCv"
      ]
    },
    "pdep eax, ebx, ecx": {
      "ExpectedInstructionCount": 14,
      "Comment": [
        "Map 2 0b11 0xf5 32-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x0, x6",
        "mov x1, x7",
        "mov w4, #0x0",
        "cbz w7, #+0x2c",
        "neg w2, w1",
        "and w2, w2, w1",
        "sbfx w3, w0, #0, #1",
        "eor w1, w1, w2",
        "and w2, w3, w2",
        "neg w3, w1",
        "orr w4, w4, w2",
        "lsr w0, w0, #1",
        "and w2, w1, w3",
        "cbnz w2, #-0x1c"
      ]
    },
    "pdep rax, rbx, rcx": {
      "ExpectedInstructionCount": 14,
      "Comment": [
        "Map 2 0b11 0xf5 64-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x0, x6",
        "mov x1, x7",
        "mov x4, #0x0",
        "cbz x7, #+0x2c",
        "neg x2, x1",
        "and x2, x2, x1",
        "sbfx x3, x0, #0, #1",
        "eor x1, x1, x2",
        "and x2, x3, x2",
        "neg x3, x1",
        "orr x4, x4, x2",
        "lsr x0, x0, #1",
        "and x2, x1, x3",
        "cbnz x2, #-0x1c"
      ]
    },
    "bextr eax, ebx, ecx": {
      "ExpectedInstructionCount": 12,
      "Comment": [
        "Map 2 0b00 0xf7 32-bit"
      ],
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "lsr w21, w6, w20",
        "mov w22, #0x0",
        "cmp w20, #0x1f (31)",
        "csel w23, w21, w22, ls",
        "ubfx w24, w7, #8, #8",
        "mov x25, #0xffffffffffffffff",
        "lsl w30, w25, w24",
        "bic w18, w23, w30",
        "cmp w24, #0x1f (31)",
        "csel w4, w18, w23, ls",
        "cmp w4, #0x0 (0)"
      ]
    },
    "bextr rax, rbx, rcx": {
      "ExpectedInstructionCount": 12,
      "Comment": [
        "Map 2 0b00 0xf7 64-bit"
      ],
      "ExpectedArm64ASM": [
        "uxtb x20, w7",
        "lsr x21, x6, x20",
        "mov w22, #0x0",
        "cmp x20, #0x3f (63)",
        "csel x23, x21, x22, ls",
        "ubfx x24, x7, #8, #8",
        "mov x25, #0xffffffffffffffff",
        "lsl x30, x25, x24",
        "bic x18, x23, x30",
        "cmp x24, #0x3f (63)",
        "csel x4, x18, x23, ls",
        "cmp x4, #0x0 (0)"
      ]
    }
  }
}
