
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_util_pkg.sv aes_reg_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv aes_pkg.sv aes_sbox_canright_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv prim_pkg.sv aes.sv prim_util_pkg.sv aes_reg_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv aes_pkg.sv aes_sbox_canright_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv prim_pkg.sv aes.sv aes_cipher_control.sv aes_cipher_control_fsm.sv aes_cipher_control_fsm_n.sv aes_cipher_control_fsm_p.sv aes_cipher_core.sv aes_control.sv aes_control_fsm.sv aes_control_fsm_n.sv aes_control_fsm_p.sv aes_core.sv aes_ctr.sv aes_ctr_fsm.sv aes_ctr_fsm_n.sv aes_ctr_fsm_p.sv aes_ctrl_reg_shadowed.sv aes_key_expand.sv aes_mix_columns.sv aes_mix_single_column.sv aes_prng_clearing.sv aes_prng_masking.sv aes_reg_status.sv aes_reg_top.sv aes_sbox.sv aes_sbox_canright.sv aes_sbox_canright_masked.sv aes_sbox_canright_masked_noreuse.sv aes_sbox_lut.sv aes_sel_buf_chk.sv aes_shift_rows.sv aes_sub_bytes.sv aes_sbox_dom.sv edn_pkg.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_xor2.sv prim_lc_sync.sv prim_lfsr.sv prim_flop_en.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv prim_sync_reqack_data.sv prim_generic_flop_en.sv prim_xor2.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

yosys> verific -sv prim_util_pkg.sv aes_reg_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv aes_pkg.sv aes_sbox_canright_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv prim_pkg.sv aes.sv prim_util_pkg.sv aes_reg_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv aes_pkg.sv aes_sbox_canright_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv prim_pkg.sv aes.sv aes_cipher_control.sv aes_cipher_control_fsm.sv aes_cipher_control_fsm_n.sv aes_cipher_control_fsm_p.sv aes_cipher_core.sv aes_control.sv aes_control_fsm.sv aes_control_fsm_n.sv aes_control_fsm_p.sv aes_core.sv aes_ctr.sv aes_ctr_fsm.sv aes_ctr_fsm_n.sv aes_ctr_fsm_p.sv aes_ctrl_reg_shadowed.sv aes_key_expand.sv aes_mix_columns.sv aes_mix_single_column.sv aes_prng_clearing.sv aes_prng_masking.sv aes_reg_status.sv aes_reg_top.sv aes_sbox.sv aes_sbox_canright.sv aes_sbox_canright_masked.sv aes_sbox_canright_masked_noreuse.sv aes_sbox_lut.sv aes_sel_buf_chk.sv aes_shift_rows.sv aes_sub_bytes.sv aes_sbox_dom.sv edn_pkg.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_xor2.sv prim_lc_sync.sv prim_lfsr.sv prim_flop_en.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv prim_sync_reqack_data.sv prim_generic_flop_en.sv prim_xor2.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_reg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_pkg.sv'
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:11: parameter 'NumSharesKey' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:14: parameter 'SliceSizeCtr' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:15: parameter 'NumSlicesCtr' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:16: parameter 'SliceIdxWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:19: parameter 'WidthPRDClearing' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:20: parameter 'NumChunksPRDClearing128' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:21: parameter 'NumChunksPRDClearing256' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:24: parameter 'WidthPRDSBox' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:27: parameter 'WidthPRDData' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:28: parameter 'WidthPRDKey' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:29: parameter 'WidthPRDMasking' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:31: parameter 'ChunkSizePRDMasking' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:36: parameter 'ClearingLfsrWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:39: parameter 'RndCnstClearingLfsrSeedDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:40: parameter 'RndCnstClearingLfsrPermDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:45: parameter 'RndCnstClearingSharePermDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:54: parameter 'MaskingLfsrWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:57: parameter 'RndCnstMaskingLfsrSeedDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:59: parameter 'RndCnstMaskingLfsrPermDefault' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:80: parameter 'AES_OP_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:81: parameter 'AES_MODE_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:82: parameter 'AES_KEYLEN_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:83: parameter 'AES_PRNGRESEEDRATE_WIDTH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:115: parameter 'BlockCtrWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:151: parameter 'Mux2SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:173: parameter 'Mux3SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:196: parameter 'Mux4SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:220: parameter 'Mux6SelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:232: parameter 'DIPSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:233: parameter 'DIPSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:239: parameter 'SISelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:240: parameter 'SISelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:246: parameter 'AddSISelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:247: parameter 'AddSISelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:253: parameter 'StateSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:254: parameter 'StateSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:261: parameter 'AddRKSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:262: parameter 'AddRKSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:269: parameter 'KeyInitSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:270: parameter 'KeyInitSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:277: parameter 'IVSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:278: parameter 'IVSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:288: parameter 'KeyFullSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:289: parameter 'KeyFullSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:297: parameter 'KeyDecSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:298: parameter 'KeyDecSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:304: parameter 'KeyWordsSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:305: parameter 'KeyWordsSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:313: parameter 'RoundKeySelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:314: parameter 'RoundKeySelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:320: parameter 'AddSOSelNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:321: parameter 'AddSOSelWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:329: parameter 'Sp2VNum' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:330: parameter 'Sp2VWidth' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:337: parameter 'SP2V_LOGIC_HIGH' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_pkg.sv:350: parameter 'CTRL_RESET' declared inside package 'aes_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox_canright_pkg.sv'
VERIFIC-WARNING [VERI-2418] aes_sbox_canright_pkg.sv:87: parameter 'A2X' declared inside package 'aes_sbox_canright_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_sbox_canright_pkg.sv:88: parameter 'X2A' declared inside package 'aes_sbox_canright_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_sbox_canright_pkg.sv:89: parameter 'X2S' declared inside package 'aes_sbox_canright_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aes_sbox_canright_pkg.sv:90: parameter 'S2X' declared inside package 'aes_sbox_canright_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:10: parameter 'NumSaltReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:11: parameter 'NumSwBindingReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:12: parameter 'NumOutReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:13: parameter 'NumKeyVersion' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:14: parameter 'NumAlerts' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:17: parameter 'BlockAw' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:283: parameter 'KEYMGR_INTR_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:284: parameter 'KEYMGR_INTR_ENABLE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:285: parameter 'KEYMGR_INTR_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:286: parameter 'KEYMGR_ALERT_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:287: parameter 'KEYMGR_CFG_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:288: parameter 'KEYMGR_START_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:289: parameter 'KEYMGR_CONTROL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:290: parameter 'KEYMGR_SIDELOAD_CLEAR_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:291: parameter 'KEYMGR_RESEED_INTERVAL_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:292: parameter 'KEYMGR_RESEED_INTERVAL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:293: parameter 'KEYMGR_SW_BINDING_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:294: parameter 'KEYMGR_SEALING_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:295: parameter 'KEYMGR_SEALING_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:296: parameter 'KEYMGR_SEALING_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:297: parameter 'KEYMGR_SEALING_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:298: parameter 'KEYMGR_SEALING_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:299: parameter 'KEYMGR_SEALING_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:300: parameter 'KEYMGR_SEALING_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:301: parameter 'KEYMGR_SEALING_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:302: parameter 'KEYMGR_ATTEST_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:303: parameter 'KEYMGR_ATTEST_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:304: parameter 'KEYMGR_ATTEST_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:305: parameter 'KEYMGR_ATTEST_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:306: parameter 'KEYMGR_ATTEST_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:307: parameter 'KEYMGR_ATTEST_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:308: parameter 'KEYMGR_ATTEST_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:309: parameter 'KEYMGR_ATTEST_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:310: parameter 'KEYMGR_SALT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:311: parameter 'KEYMGR_SALT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:312: parameter 'KEYMGR_SALT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:313: parameter 'KEYMGR_SALT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:314: parameter 'KEYMGR_SALT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:315: parameter 'KEYMGR_SALT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:316: parameter 'KEYMGR_SALT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:317: parameter 'KEYMGR_SALT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:318: parameter 'KEYMGR_KEY_VERSION_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:319: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:320: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:321: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:322: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:323: parameter 'KEYMGR_MAX_OWNER_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:324: parameter 'KEYMGR_MAX_OWNER_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:325: parameter 'KEYMGR_SW_SHARE0_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:326: parameter 'KEYMGR_SW_SHARE0_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:327: parameter 'KEYMGR_SW_SHARE0_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:328: parameter 'KEYMGR_SW_SHARE0_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:329: parameter 'KEYMGR_SW_SHARE0_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:330: parameter 'KEYMGR_SW_SHARE0_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:331: parameter 'KEYMGR_SW_SHARE0_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:332: parameter 'KEYMGR_SW_SHARE0_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:333: parameter 'KEYMGR_SW_SHARE1_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:334: parameter 'KEYMGR_SW_SHARE1_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:335: parameter 'KEYMGR_SW_SHARE1_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:336: parameter 'KEYMGR_SW_SHARE1_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:337: parameter 'KEYMGR_SW_SHARE1_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:338: parameter 'KEYMGR_SW_SHARE1_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:339: parameter 'KEYMGR_SW_SHARE1_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:340: parameter 'KEYMGR_SW_SHARE1_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:341: parameter 'KEYMGR_WORKING_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:342: parameter 'KEYMGR_OP_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:343: parameter 'KEYMGR_ERR_CODE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:344: parameter 'KEYMGR_FAULT_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:347: parameter 'KEYMGR_INTR_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:348: parameter 'KEYMGR_INTR_TEST_OP_DONE_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:349: parameter 'KEYMGR_ALERT_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:350: parameter 'KEYMGR_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:351: parameter 'KEYMGR_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:352: parameter 'KEYMGR_CFG_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:353: parameter 'KEYMGR_CFG_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:354: parameter 'KEYMGR_SW_BINDING_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:355: parameter 'KEYMGR_SW_BINDING_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:424: parameter 'KEYMGR_PERMIT' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:10: parameter 'KeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:11: parameter 'CDIs' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:12: parameter 'CdiWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:13: parameter 'OtbnKeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:14: parameter 'DigestWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:15: parameter 'KmacDataIfWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:16: parameter 'KeyMgrStages' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:17: parameter 'SwBindingWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:18: parameter 'SaltWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:19: parameter 'Shares' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:20: parameter 'EdnWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:23: parameter 'HealthStateWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:24: parameter 'DevIdWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:25: parameter 'MaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:30: parameter 'RndCnstRevisionSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:32: parameter 'RndCnstCreatorIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:34: parameter 'RndCnstOwnerIntIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:36: parameter 'RndCnstOwnerIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:38: parameter 'RndCnstSoftOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:40: parameter 'RndCnstHardOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:45: parameter 'RndCnstNoneSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:47: parameter 'RndCnstAesSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:49: parameter 'RndCnstKmacSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:51: parameter 'RndCnstOtbnSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:57: parameter 'LfsrWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:60: parameter 'RndCnstLfsrSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:61: parameter 'RndCnstLfsrPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:67: parameter 'RandWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:69: parameter 'RndCnstRandPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:75: parameter 'AdvDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:76: parameter 'IdDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:78: parameter 'GenDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:79: parameter 'StageWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:85: parameter 'KDFMaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:224: parameter 'HW_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:229: parameter 'OTBN_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-WARNING [VERI-2171] prim_util_pkg.sv:89: design element 'prim_util_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] prim_util_pkg.sv:89: previous definition of design element 'prim_util_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_reg_pkg.sv'
VERIFIC-WARNING [VERI-2171] aes_reg_pkg.sv:417: design element 'aes_reg_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] aes_reg_pkg.sv:417: previous definition of design element 'aes_reg_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2171] prim_mubi_pkg.sv:531: design element 'prim_mubi_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] prim_mubi_pkg.sv:531: previous definition of design element 'prim_mubi_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-WARNING [VERI-2171] top_pkg.sv:17: design element 'top_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] top_pkg.sv:17: previous definition of design element 'top_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2171] prim_secded_pkg.sv:1778: design element 'prim_secded_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] prim_secded_pkg.sv:1778: previous definition of design element 'prim_secded_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2171] tlul_pkg.sv:174: design element 'tlul_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] tlul_pkg.sv:174: previous definition of design element 'tlul_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2171] prim_alert_pkg.sv:27: design element 'prim_alert_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] prim_alert_pkg.sv:27: previous definition of design element 'prim_alert_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-WARNING [VERI-2171] prim_subreg_pkg.sv:17: design element 'prim_subreg_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] prim_subreg_pkg.sv:17: previous definition of design element 'prim_subreg_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_pkg.sv'
VERIFIC-WARNING [VERI-2171] aes_pkg.sv:492: design element 'aes_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] aes_pkg.sv:492: previous definition of design element 'aes_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox_canright_pkg.sv'
VERIFIC-WARNING [VERI-2171] aes_sbox_canright_pkg.sv:92: design element 'aes_sbox_canright_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] aes_sbox_canright_pkg.sv:92: previous definition of design element 'aes_sbox_canright_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2171] lc_ctrl_pkg.sv:345: design element 'lc_ctrl_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] lc_ctrl_pkg.sv:345: previous definition of design element 'lc_ctrl_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2171] entropy_src_pkg.sv:66: design element 'entropy_src_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] entropy_src_pkg.sv:66: previous definition of design element 'entropy_src_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2171] edn_pkg.sv:35: design element 'edn_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] edn_pkg.sv:35: previous definition of design element 'edn_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2171] keymgr_reg_pkg.sv:489: design element 'keymgr_reg_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] keymgr_reg_pkg.sv:489: previous definition of design element 'keymgr_reg_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_pkg.sv'
VERIFIC-WARNING [VERI-2171] keymgr_pkg.sv:255: design element 'keymgr_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] keymgr_pkg.sv:255: previous definition of design element 'keymgr_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-WARNING [VERI-2171] prim_pkg.sv:18: design element 'prim_pkg' is previously defined; ignoring this definition
VERIFIC-INFO [VERI-2142] prim_pkg.sv:18: previous definition of design element 'prim_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes.sv'
VERIFIC-WARNING [VERI-1206] aes.sv:211: overwriting previous definition of module 'aes'
VERIFIC-INFO [VERI-2142] aes.sv:211: previous definition of design element 'aes' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_cipher_control.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_cipher_control_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_cipher_control_fsm_n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_cipher_control_fsm_p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_cipher_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_control.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_control_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_control_fsm_n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_control_fsm_p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_ctr_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_ctr_fsm_n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_ctr_fsm_p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_ctrl_reg_shadowed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_key_expand.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_mix_columns.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_mix_single_column.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_prng_clearing.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_prng_masking.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_reg_status.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox_canright.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox_canright_masked.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox_canright_masked_noreuse.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox_lut.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sel_buf_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_shift_rows.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sub_bytes.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aes_sbox_dom.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-INFO [VERI-2142] edn_pkg.sv:35: previous definition of design element 'edn_pkg' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_xor2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack_data.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_xor2.sv'
VERIFIC-WARNING [VERI-1199] prim_xor2.sv:27: parameter 'Impl' becomes localparam in 'prim_xor2' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'

yosys> synth_rs -top aes -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top aes

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] aes.sv:9: compiling module 'aes'
VERIFIC-INFO [VERI-1018] aes_reg_top.sv:8: compiling module 'aes_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0110)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b011)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:7: compiling module 'prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:7: compiling module 'prim_subreg_arb(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_lc_sync.sv:12: compiling module 'prim_lc_sync(NumCopies=2)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] prim_sync_reqack_data.sv:18: compiling module 'prim_sync_reqack_data(Width=32'b0100000,DataSrc2Dst=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] aes_core.sv:8: compiling module 'aes_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecStartTriggerDelay=32'b0,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,EntropyWidth=32'b0100000,RndCnstClearingLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstClearingLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstClearingSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)'
VERIFIC-INFO [VERI-1018] aes_prng_clearing.sv:12: compiling module 'aes_prng_clearing(Width=32'b01000000,EntropyWidth=32'b0100000,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000)'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,StatePermEn=1'b1,StatePerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011)'
VERIFIC-INFO [VERI-1018] aes_ctr.sv:10: compiling module 'aes_ctr'
VERIFIC-INFO [VERI-1018] aes_sel_buf_chk.sv:13: compiling module 'aes_sel_buf_chk(Width=3)'
VERIFIC-INFO [VERI-1018] aes_ctr_fsm_p.sv:10: compiling module 'aes_ctr_fsm_p'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=19)'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_p.sv:52: actual bit length 19 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_p.sv:53: actual bit length 19 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_ctr_fsm.sv:8: compiling module 'aes_ctr_fsm'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=aes_ctr_e_aes_ctr_fsm,Width=5,ResetValue=5'b01110)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b01110)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b01110)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=22)'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_p.sv:120: actual bit length 22 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_p.sv:121: actual bit length 22 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_ctr_fsm_n.sv:14: compiling module 'aes_ctr_fsm_n'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_n.sv:56: actual bit length 19 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_n.sv:57: actual bit length 19 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_n.sv:130: actual bit length 22 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_ctr_fsm_n.sv:131: actual bit length 22 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_cipher_core.sv:94: compiling module 'aes_cipher_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=2)'
VERIFIC-WARNING [VERI-1330] aes_cipher_core.sv:252: actual bit length 2 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_cipher_core.sv:253: actual bit length 2 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_prng_masking.sv:22: compiling module 'aes_prng_masking(Width=32'b010100000,ChunkSize=32'b0100000,EntropyWidth=32'b0100000,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01110100111100010111000100111010)'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b11000011001011010101100000001111)'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01000111010000111011001111000111)'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b0100011110001011010010011001111)'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01100000100110010101101010111)'
VERIFIC-INFO [VERI-1018] aes_sub_bytes.sv:7: compiling module 'aes_sub_bytes(SBoxImpl=SBoxImplDom)'
VERIFIC-INFO [VERI-1018] aes_sbox.sv:8: compiling module 'aes_sbox(SBoxImpl=SBoxImplDom)'
VERIFIC-INFO [VERI-1018] aes_sbox_dom.sv:982: compiling module 'aes_sbox_dom'
VERIFIC-INFO [VERI-1018] aes_sbox_dom.sv:794: compiling module 'aes_dom_inverse_gf2p8'
VERIFIC-INFO [VERI-1018] prim_flop_en.sv:16: compiling module 'prim_flop_en(Width=8,ResetValue=8'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_en.sv:6: compiling module 'prim_generic_flop_en(Width=8,ResetValue=8'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_en.sv:16: compiling module 'prim_flop_en(Width=16,ResetValue=16'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_en.sv:6: compiling module 'prim_generic_flop_en(Width=16,ResetValue=16'b0)'
VERIFIC-INFO [VERI-1018] aes_sbox_dom.sv:319: compiling module 'aes_dom_dep_mul_gf2pn(Pipeline=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b01000)'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:394: actual bit length 8 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:395: actual bit length 8 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:546: actual bit length 8 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:547: actual bit length 8 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:565: actual bit length 8 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:566: actual bit length 8 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=8)'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:896: actual bit length 8 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:897: actual bit length 8 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_sbox_dom.sv:581: compiling module 'aes_dom_inverse_gf2p4'
VERIFIC-INFO [VERI-1018] prim_flop_en.sv:16: compiling module 'prim_flop_en(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_en.sv:6: compiling module 'prim_generic_flop_en(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] aes_sbox_dom.sv:319: compiling module 'aes_dom_dep_mul_gf2pn(NPower=32'b010,Pipeline=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b0100)'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:394: actual bit length 4 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:395: actual bit length 4 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:546: actual bit length 4 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:547: actual bit length 4 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:565: actual bit length 4 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:566: actual bit length 4 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=4)'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:689: actual bit length 4 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_sbox_dom.sv:690: actual bit length 4 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_sbox_dom.sv:64: compiling module 'aes_dom_indep_mul_gf2pn(Pipeline=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=8,ResetValue=8'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(Width=8,ResetValue=8'b0)'
VERIFIC-INFO [VERI-1018] aes_shift_rows.sv:7: compiling module 'aes_shift_rows'
VERIFIC-INFO [VERI-1018] aes_mix_columns.sv:7: compiling module 'aes_mix_columns'
VERIFIC-INFO [VERI-1018] aes_mix_single_column.sv:10: compiling module 'aes_mix_single_column'
VERIFIC-INFO [VERI-1018] aes_key_expand.sv:8: compiling module 'aes_key_expand(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom)'
VERIFIC-INFO [VERI-1018] aes_cipher_control.sv:10: compiling module 'aes_cipher_control(Masking=1'b1,SBoxImpl=SBoxImplDom)'
VERIFIC-INFO [VERI-1018] aes_cipher_control_fsm_p.sv:10: compiling module 'aes_cipher_control_fsm_p(Masking=1'b1,SBoxImpl=SBoxImplDom)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=26)'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_p.sv:144: actual bit length 26 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_p.sv:145: actual bit length 26 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_cipher_control_fsm.sv:10: compiling module 'aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=aes_cipher_ctrl_e_aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom),Width=6,ResetValue=6'b01001)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b01001)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b01001)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=48)'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_p.sv:360: actual bit length 48 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_p.sv:361: actual bit length 48 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_cipher_control_fsm_n.sv:14: compiling module 'aes_cipher_control_fsm_n(Masking=1'b1,SBoxImpl=SBoxImplDom)'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_n.sv:148: actual bit length 26 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_n.sv:149: actual bit length 26 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_n.sv:370: actual bit length 48 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_cipher_control_fsm_n.sv:371: actual bit length 48 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=3,ResetValue=3'b100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(Width=3,ResetValue=3'b100)'
VERIFIC-INFO [VERI-1018] aes_sel_buf_chk.sv:13: compiling module 'aes_sel_buf_chk(Num=3,Width=5)'
VERIFIC-INFO [VERI-1018] aes_sel_buf_chk.sv:13: compiling module 'aes_sel_buf_chk(Num=4,Width=5)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=256)'
VERIFIC-WARNING [VERI-1330] aes_core.sv:470: actual bit length 256 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_core.sv:471: actual bit length 256 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_ctrl_reg_shadowed.sv:15: compiling module 'aes_ctrl_reg_shadowed(AES192Enable=1'b1,SecAllowForcingMasks=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:7: compiling module 'prim_subreg_shadow(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:7: compiling module 'prim_subreg_arb(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b10)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:7: compiling module 'prim_subreg_shadow(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:7: compiling module 'prim_subreg_arb(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b011111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:7: compiling module 'prim_subreg_shadow(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:7: compiling module 'prim_subreg_arb(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:7: compiling module 'prim_subreg_shadow(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:7: compiling module 'prim_subreg_arb(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] aes_control.sv:9: compiling module 'aes_control(Masking=1'b1,SecStartTriggerDelay=32'b0)'
VERIFIC-INFO [VERI-1018] aes_control_fsm_p.sv:12: compiling module 'aes_control_fsm_p(Masking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=77)'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_p.sv:201: actual bit length 77 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_p.sv:202: actual bit length 77 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_control_fsm.sv:11: compiling module 'aes_control_fsm(Masking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=aes_ctrl_e_aes_control_fsm(Masking=1'b1),Width=6,ResetValue=6'b111100)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b111100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b111100)'
VERIFIC-INFO [VERI-1018] aes_reg_status.sv:9: compiling module 'aes_reg_status(Width=16)'
VERIFIC-INFO [VERI-1018] aes_reg_status.sv:9: compiling module 'aes_reg_status(Width=8)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=79)'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_p.sv:505: actual bit length 79 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_p.sv:506: actual bit length 79 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_control_fsm_n.sv:16: compiling module 'aes_control_fsm_n(Masking=1'b1)'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_n.sv:205: actual bit length 77 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_n.sv:206: actual bit length 77 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_n.sv:515: actual bit length 79 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] aes_control_fsm_n.sv:516: actual bit length 79 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] aes_sel_buf_chk.sv:13: compiling module 'aes_sel_buf_chk(Num=6,Width=6)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:6: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=1)'
Importing module aes.
Importing module aes_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecStartTriggerDelay=32'b0,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,EntropyWidth=32'b0100000,RndCnstClearingLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstClearingLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstClearingSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
Importing module aes_cipher_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
Importing module aes_cipher_control(Masking=1'b1,SBoxImpl=SBoxImplDom).
Importing module aes_cipher_control_fsm_n(Masking=1'b1,SBoxImpl=SBoxImplDom).
Importing module aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom).
Importing module aes_cipher_control_fsm_p(Masking=1'b1,SBoxImpl=SBoxImplDom).
Importing module aes_control(Masking=1'b1,SecStartTriggerDelay=32'b0).
Importing module aes_control_fsm_n(Masking=1'b1).
Importing module aes_control_fsm(Masking=1'b1).
Importing module aes_control_fsm_p(Masking=1'b1).
Importing module aes_ctr.
Importing module aes_ctr_fsm_n.
Importing module aes_ctr_fsm.
Importing module aes_ctr_fsm_p.
Importing module aes_ctrl_reg_shadowed(AES192Enable=1'b1,SecAllowForcingMasks=1'b0).
Importing module aes_key_expand(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom).
Importing module aes_mix_columns.
Importing module aes_mix_single_column.
Importing module aes_prng_clearing(Width=32'b01000000,EntropyWidth=32'b0100000,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000).
Importing module aes_prng_masking(Width=32'b010100000,ChunkSize=32'b0100000,EntropyWidth=32'b0100000,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
Importing module aes_reg_status(Width=16).
Importing module aes_reg_status(Width=8).
Importing module aes_reg_top.
Importing module aes_sbox(SBoxImpl=SBoxImplDom).
Importing module aes_sbox_dom.
Importing module aes_dom_inverse_gf2p8.
Importing module aes_dom_dep_mul_gf2pn(Pipeline=1'b1).
Importing module aes_dom_indep_mul_gf2pn(Pipeline=1'b1).
Importing module aes_dom_inverse_gf2p4.
Importing module aes_dom_dep_mul_gf2pn(NPower=32'b010,Pipeline=1'b1).
Importing module aes_sel_buf_chk(Num=3,Width=5).
Importing module aes_sel_buf_chk(Num=4,Width=5).
Importing module aes_sel_buf_chk(Num=6,Width=6).
Importing module aes_sel_buf_chk(Width=3).
Importing module aes_shift_rows.
Importing module aes_sub_bytes(SBoxImpl=SBoxImplDom).
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_alert_sender(IsFatal=1).
Importing module prim_buf.
Importing module prim_buf(Width=19).
Importing module prim_buf(Width=2).
Importing module prim_buf(Width=22).
Importing module prim_buf(Width=256).
Importing module prim_buf(Width=26).
Importing module prim_buf(Width=32'b0100).
Importing module prim_buf(Width=32'b01000).
Importing module prim_buf(Width=4).
Importing module prim_buf(Width=48).
Importing module prim_buf(Width=77).
Importing module prim_buf(Width=79).
Importing module prim_buf(Width=8).
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop(Width=3,ResetValue=3'b100).
Importing module prim_flop(Width=8,ResetValue=8'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_flop_en(Width=16,ResetValue=16'b0).
Importing module prim_flop_en(Width=4,ResetValue=4'b0).
Importing module prim_flop_en(Width=8,ResetValue=8'b0).
Importing module prim_generic_buf.
Importing module prim_generic_flop(Width=3,ResetValue=3'b100).
Importing module prim_generic_flop(Width=8,ResetValue=8'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_generic_flop_en(Width=16,ResetValue=16'b0).
Importing module prim_generic_flop_en(Width=4,ResetValue=4'b0).
Importing module prim_generic_flop_en(Width=8,ResetValue=8'b0).
Importing module prim_lc_sync(NumCopies=2).
Importing module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0101).
Importing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01000111010000111011001111000111).
Importing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b0100011110001011010010011001111).
Importing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01100000100110010101101010111).
Importing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01110100111100010111000100111010).
Importing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b11000011001011010101100000001111).
Importing module prim_lfsr(LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,StatePermEn=1'b1,StatePerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011).
Importing module prim_sparse_fsm_flop(StateEnumT=aes_cipher_ctrl_e_aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom),Width=6,ResetValue=6'b01001).
Importing module prim_flop(Width=6,ResetValue=6'b01001).
Importing module prim_generic_flop(Width=6,ResetValue=6'b01001).
Importing module prim_sparse_fsm_flop(StateEnumT=aes_ctr_e_aes_ctr_fsm,Width=5,ResetValue=5'b01110).
Importing module prim_flop(Width=5,ResetValue=5'b01110).
Importing module prim_generic_flop(Width=5,ResetValue=5'b01110).
Importing module prim_sparse_fsm_flop(StateEnumT=aes_ctrl_e_aes_control_fsm(Masking=1'b1),Width=6,ResetValue=6'b111100).
Importing module prim_flop(Width=6,ResetValue=6'b111100).
Importing module prim_generic_flop(Width=6,ResetValue=6'b111100).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b011).
Importing module prim_subreg_ext(DW=32'b0110).
Importing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg_arb(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg_arb(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01).
Importing module prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01).
Importing module prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b10).
Importing module prim_subreg_arb(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01).
Importing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01).
Importing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b110).
Importing module prim_subreg_arb(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000).
Importing module prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b011111).
Importing module prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000).
Importing module prim_subreg_arb(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg).
Importing module prim_sync_reqack_data(Width=32'b0100000,DataSrc2Dst=1'b0).
Importing module prim_sync_reqack.
Importing module prim_flop_2sync(Width=1).
Importing module tlul_adapter_reg.
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.4.1. Analyzing design hierarchy..
Top module:  \aes
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \aes_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecStartTriggerDelay=32'b0,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,EntropyWidth=32'b0100000,RndCnstClearingLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstClearingLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstClearingSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)
Used module:         \aes_sel_buf_chk(Width=3)
Used module:         \aes_sel_buf_chk(Num=6,Width=6)
Used module:         \aes_sel_buf_chk(Num=3,Width=5)
Used module:         \aes_control(Masking=1'b1,SecStartTriggerDelay=32'b0)
Used module:             \aes_control_fsm_n(Masking=1'b1)
Used module:                 \prim_buf(Width=79)
Used module:                 \aes_control_fsm(Masking=1'b1)
Used module:                     \aes_reg_status(Width=8)
Used module:                     \aes_reg_status(Width=16)
Used module:                     \prim_sparse_fsm_flop(StateEnumT=aes_ctrl_e_aes_control_fsm(Masking=1'b1),Width=6,ResetValue=6'b111100)
Used module:                         \prim_flop(Width=6,ResetValue=6'b111100)
Used module:                             \prim_generic_flop(Width=6,ResetValue=6'b111100)
Used module:                 \prim_buf(Width=77)
Used module:             \aes_control_fsm_p(Masking=1'b1)
Used module:         \aes_ctrl_reg_shadowed(AES192Enable=1'b1,SecAllowForcingMasks=1'b0)
Used module:             \prim_subreg_shadow(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:                 \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:                 \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b1)
Used module:                 \prim_subreg_arb(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:             \prim_subreg_shadow(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01)
Used module:                 \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01)
Used module:                 \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b110)
Used module:                 \prim_subreg_arb(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:             \prim_subreg_shadow(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000)
Used module:                 \prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000)
Used module:                 \prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b011111)
Used module:                 \prim_subreg_arb(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:             \prim_subreg_shadow(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01)
Used module:                 \prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01)
Used module:                 \prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b10)
Used module:                 \prim_subreg_arb(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:         \prim_buf(Width=256)
Used module:         \aes_cipher_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)
Used module:             \aes_sel_buf_chk(Num=4,Width=5)
Used module:             \aes_cipher_control(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                 \prim_flop(Width=3,ResetValue=3'b100)
Used module:                     \prim_generic_flop(Width=3,ResetValue=3'b100)
Used module:                 \aes_cipher_control_fsm_n(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                     \prim_buf(Width=48)
Used module:                     \aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                         \prim_sparse_fsm_flop(StateEnumT=aes_cipher_ctrl_e_aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom),Width=6,ResetValue=6'b01001)
Used module:                             \prim_flop(Width=6,ResetValue=6'b01001)
Used module:                                 \prim_generic_flop(Width=6,ResetValue=6'b01001)
Used module:                     \prim_buf(Width=26)
Used module:                 \aes_cipher_control_fsm_p(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:             \aes_mix_columns
Used module:                 \aes_mix_single_column
Used module:             \aes_key_expand(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                 \aes_sbox(SBoxImpl=SBoxImplDom)
Used module:                     \aes_sbox_dom
Used module:                         \prim_flop(Width=8,ResetValue=8'b0)
Used module:                             \prim_generic_flop(Width=8,ResetValue=8'b0)
Used module:                         \aes_dom_inverse_gf2p8
Used module:                             \aes_dom_indep_mul_gf2pn(Pipeline=1'b1)
Used module:                                 \prim_flop_en(Width=8,ResetValue=8'b0)
Used module:                                     \prim_generic_flop_en(Width=8,ResetValue=8'b0)
Used module:                             \prim_flop_en(Width=16,ResetValue=16'b0)
Used module:                                 \prim_generic_flop_en(Width=16,ResetValue=16'b0)
Used module:                             \aes_dom_inverse_gf2p4
Used module:                                 \aes_dom_dep_mul_gf2pn(NPower=32'b010,Pipeline=1'b1)
Used module:                                     \prim_buf(Width=32'b0100)
Used module:                                     \prim_flop_en(Width=4,ResetValue=4'b0)
Used module:                                         \prim_generic_flop_en(Width=4,ResetValue=4'b0)
Used module:                                 \prim_buf(Width=4)
Used module:                             \prim_buf(Width=8)
Used module:                             \aes_dom_dep_mul_gf2pn(Pipeline=1'b1)
Used module:                                 \prim_buf(Width=32'b01000)
Used module:             \aes_shift_rows
Used module:             \aes_sub_bytes(SBoxImpl=SBoxImplDom)
Used module:             \aes_prng_masking(Width=32'b010100000,ChunkSize=32'b0100000,EntropyWidth=32'b0100000,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01100000100110010101101010111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b0100011110001011010010011001111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01000111010000111011001111000111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b11000011001011010101100000001111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01110100111100010111000100111010)
Used module:             \prim_buf(Width=2)
Used module:         \aes_ctr
Used module:             \aes_ctr_fsm_n
Used module:                 \prim_buf(Width=22)
Used module:                 \aes_ctr_fsm
Used module:                     \prim_sparse_fsm_flop(StateEnumT=aes_ctr_e_aes_ctr_fsm,Width=5,ResetValue=5'b01110)
Used module:                         \prim_flop(Width=5,ResetValue=5'b01110)
Used module:                             \prim_generic_flop(Width=5,ResetValue=5'b01110)
Used module:                 \prim_buf(Width=19)
Used module:             \aes_ctr_fsm_p
Used module:         \aes_prng_clearing(Width=32'b01000000,EntropyWidth=32'b0100000,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000)
Used module:             \prim_lfsr(LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,StatePermEn=1'b1,StatePerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011)
Used module:     \prim_sync_reqack_data(Width=32'b0100000,DataSrc2Dst=1'b0)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \prim_lc_sync(NumCopies=2)
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:     \aes_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg_arb(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b011)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \tlul_adapter_reg
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.4.2. Analyzing design hierarchy..
Top module:  \aes
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \aes_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecStartTriggerDelay=32'b0,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,EntropyWidth=32'b0100000,RndCnstClearingLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstClearingLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstClearingSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)
Used module:         \aes_sel_buf_chk(Width=3)
Used module:         \aes_sel_buf_chk(Num=6,Width=6)
Used module:         \aes_sel_buf_chk(Num=3,Width=5)
Used module:         \aes_control(Masking=1'b1,SecStartTriggerDelay=32'b0)
Used module:             \aes_control_fsm_n(Masking=1'b1)
Used module:                 \prim_buf(Width=79)
Used module:                 \aes_control_fsm(Masking=1'b1)
Used module:                     \aes_reg_status(Width=8)
Used module:                     \aes_reg_status(Width=16)
Used module:                     \prim_sparse_fsm_flop(StateEnumT=aes_ctrl_e_aes_control_fsm(Masking=1'b1),Width=6,ResetValue=6'b111100)
Used module:                         \prim_flop(Width=6,ResetValue=6'b111100)
Used module:                             \prim_generic_flop(Width=6,ResetValue=6'b111100)
Used module:                 \prim_buf(Width=77)
Used module:             \aes_control_fsm_p(Masking=1'b1)
Used module:         \aes_ctrl_reg_shadowed(AES192Enable=1'b1,SecAllowForcingMasks=1'b0)
Used module:             \prim_subreg_shadow(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:                 \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:                 \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b1)
Used module:                 \prim_subreg_arb(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:             \prim_subreg_shadow(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01)
Used module:                 \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01)
Used module:                 \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b110)
Used module:                 \prim_subreg_arb(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:             \prim_subreg_shadow(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000)
Used module:                 \prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000)
Used module:                 \prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b011111)
Used module:                 \prim_subreg_arb(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:             \prim_subreg_shadow(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01)
Used module:                 \prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01)
Used module:                 \prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b10)
Used module:                 \prim_subreg_arb(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg)
Used module:         \prim_buf(Width=256)
Used module:         \aes_cipher_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)
Used module:             \aes_sel_buf_chk(Num=4,Width=5)
Used module:             \aes_cipher_control(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                 \prim_flop(Width=3,ResetValue=3'b100)
Used module:                     \prim_generic_flop(Width=3,ResetValue=3'b100)
Used module:                 \aes_cipher_control_fsm_n(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                     \prim_buf(Width=48)
Used module:                     \aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                         \prim_sparse_fsm_flop(StateEnumT=aes_cipher_ctrl_e_aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom),Width=6,ResetValue=6'b01001)
Used module:                             \prim_flop(Width=6,ResetValue=6'b01001)
Used module:                                 \prim_generic_flop(Width=6,ResetValue=6'b01001)
Used module:                     \prim_buf(Width=26)
Used module:                 \aes_cipher_control_fsm_p(Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:             \aes_mix_columns
Used module:                 \aes_mix_single_column
Used module:             \aes_key_expand(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom)
Used module:                 \aes_sbox(SBoxImpl=SBoxImplDom)
Used module:                     \aes_sbox_dom
Used module:                         \prim_flop(Width=8,ResetValue=8'b0)
Used module:                             \prim_generic_flop(Width=8,ResetValue=8'b0)
Used module:                         \aes_dom_inverse_gf2p8
Used module:                             \aes_dom_indep_mul_gf2pn(Pipeline=1'b1)
Used module:                                 \prim_flop_en(Width=8,ResetValue=8'b0)
Used module:                                     \prim_generic_flop_en(Width=8,ResetValue=8'b0)
Used module:                             \prim_flop_en(Width=16,ResetValue=16'b0)
Used module:                                 \prim_generic_flop_en(Width=16,ResetValue=16'b0)
Used module:                             \aes_dom_inverse_gf2p4
Used module:                                 \aes_dom_dep_mul_gf2pn(NPower=32'b010,Pipeline=1'b1)
Used module:                                     \prim_buf(Width=32'b0100)
Used module:                                     \prim_flop_en(Width=4,ResetValue=4'b0)
Used module:                                         \prim_generic_flop_en(Width=4,ResetValue=4'b0)
Used module:                                 \prim_buf(Width=4)
Used module:                             \prim_buf(Width=8)
Used module:                             \aes_dom_dep_mul_gf2pn(Pipeline=1'b1)
Used module:                                 \prim_buf(Width=32'b01000)
Used module:             \aes_shift_rows
Used module:             \aes_sub_bytes(SBoxImpl=SBoxImplDom)
Used module:             \aes_prng_masking(Width=32'b010100000,ChunkSize=32'b0100000,EntropyWidth=32'b0100000,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01100000100110010101101010111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b0100011110001011010010011001111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01000111010000111011001111000111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b11000011001011010101100000001111)
Used module:                 \prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01110100111100010111000100111010)
Used module:             \prim_buf(Width=2)
Used module:         \aes_ctr
Used module:             \aes_ctr_fsm_n
Used module:                 \prim_buf(Width=22)
Used module:                 \aes_ctr_fsm
Used module:                     \prim_sparse_fsm_flop(StateEnumT=aes_ctr_e_aes_ctr_fsm,Width=5,ResetValue=5'b01110)
Used module:                         \prim_flop(Width=5,ResetValue=5'b01110)
Used module:                             \prim_generic_flop(Width=5,ResetValue=5'b01110)
Used module:                 \prim_buf(Width=19)
Used module:             \aes_ctr_fsm_p
Used module:         \aes_prng_clearing(Width=32'b01000000,EntropyWidth=32'b0100000,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000)
Used module:             \prim_lfsr(LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,StatePermEn=1'b1,StatePerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011)
Used module:     \prim_sync_reqack_data(Width=32'b0100000,DataSrc2Dst=1'b0)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \prim_lc_sync(NumCopies=2)
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:     \aes_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg_arb(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b011)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \tlul_adapter_reg
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg.
<suppressed ~11 debug messages>
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_sync_reqack_data(Width=32'b0100000,DataSrc2Dst=1'b0).
Optimizing module prim_subreg_arb(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg).
Optimizing module prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b011111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg).
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg).
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b10).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg).
Optimizing module prim_subreg_shadow(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0110).
Optimizing module prim_subreg_ext(DW=32'b011).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b111100).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b111100).
Optimizing module prim_sparse_fsm_flop(StateEnumT=aes_ctrl_e_aes_control_fsm(Masking=1'b1),Width=6,ResetValue=6'b111100).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b01110).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=5,ResetValue=5'b01110).
Optimizing module prim_sparse_fsm_flop(StateEnumT=aes_ctr_e_aes_ctr_fsm,Width=5,ResetValue=5'b01110).
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b01001).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b01001).
Optimizing module prim_sparse_fsm_flop(StateEnumT=aes_cipher_ctrl_e_aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom),Width=6,ResetValue=6'b01001).
Optimizing module prim_lfsr(LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,StatePermEn=1'b1,StatePerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011).
<suppressed ~3 debug messages>
Optimizing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b11000011001011010101100000001111).
<suppressed ~3 debug messages>
Optimizing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01110100111100010111000100111010).
<suppressed ~3 debug messages>
Optimizing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01100000100110010101101010111).
<suppressed ~3 debug messages>
Optimizing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b0100011110001011010010011001111).
<suppressed ~3 debug messages>
Optimizing module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01000111010000111011001111000111).
<suppressed ~3 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0101).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Optimizing module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Optimizing module prim_lc_sync(NumCopies=2).
Optimizing module prim_generic_flop_en(Width=8,ResetValue=8'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_en(Width=4,ResetValue=4'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_en(Width=16,ResetValue=16'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_flop(Width=8,ResetValue=8'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=3,ResetValue=3'b100).
<suppressed ~2 debug messages>
Optimizing module prim_generic_buf.
Optimizing module prim_flop_en(Width=8,ResetValue=8'b0).
Optimizing module prim_flop_en(Width=4,ResetValue=4'b0).
Optimizing module prim_flop_en(Width=16,ResetValue=16'b0).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop(Width=8,ResetValue=8'b0).
Optimizing module prim_flop(Width=3,ResetValue=3'b100).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf(Width=8).
Optimizing module prim_buf(Width=79).
Optimizing module prim_buf(Width=77).
Optimizing module prim_buf(Width=48).
Optimizing module prim_buf(Width=4).
Optimizing module prim_buf(Width=32'b01000).
Optimizing module prim_buf(Width=32'b0100).
Optimizing module prim_buf(Width=26).
Optimizing module prim_buf(Width=256).
Optimizing module prim_buf(Width=22).
Optimizing module prim_buf(Width=2).
Optimizing module prim_buf(Width=19).
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=1).
<suppressed ~7 debug messages>
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module aes_sub_bytes(SBoxImpl=SBoxImplDom).
Optimizing module aes_shift_rows.
Optimizing module aes_sel_buf_chk(Width=3).
<suppressed ~1 debug messages>
Optimizing module aes_sel_buf_chk(Num=6,Width=6).
<suppressed ~1 debug messages>
Optimizing module aes_sel_buf_chk(Num=4,Width=5).
<suppressed ~1 debug messages>
Optimizing module aes_sel_buf_chk(Num=3,Width=5).
<suppressed ~1 debug messages>
Optimizing module aes_dom_dep_mul_gf2pn(NPower=32'b010,Pipeline=1'b1).
<suppressed ~4 debug messages>
Optimizing module aes_dom_inverse_gf2p4.
<suppressed ~1 debug messages>
Optimizing module aes_dom_indep_mul_gf2pn(Pipeline=1'b1).
Optimizing module aes_dom_dep_mul_gf2pn(Pipeline=1'b1).
<suppressed ~9 debug messages>
Optimizing module aes_dom_inverse_gf2p8.
<suppressed ~2 debug messages>
Optimizing module aes_sbox_dom.
<suppressed ~3 debug messages>
Optimizing module aes_sbox(SBoxImpl=SBoxImplDom).
Optimizing module aes_reg_top.
<suppressed ~4 debug messages>
Optimizing module aes_reg_status(Width=8).
<suppressed ~5 debug messages>
Optimizing module aes_reg_status(Width=16).
<suppressed ~5 debug messages>
Optimizing module aes_prng_masking(Width=32'b010100000,ChunkSize=32'b0100000,EntropyWidth=32'b0100000,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
<suppressed ~4 debug messages>
Optimizing module aes_prng_clearing(Width=32'b01000000,EntropyWidth=32'b0100000,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000).
<suppressed ~3 debug messages>
Optimizing module aes_mix_single_column.
Optimizing module aes_mix_columns.
Optimizing module aes_key_expand(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom).
<suppressed ~13 debug messages>
Optimizing module aes_ctrl_reg_shadowed(AES192Enable=1'b1,SecAllowForcingMasks=1'b0).
<suppressed ~1 debug messages>
Optimizing module aes_ctr_fsm_p.
<suppressed ~2 debug messages>
Optimizing module aes_ctr_fsm.
<suppressed ~3 debug messages>
Optimizing module aes_ctr_fsm_n.
<suppressed ~2 debug messages>
Optimizing module aes_ctr.
Optimizing module aes_control_fsm_p(Masking=1'b1).
<suppressed ~2 debug messages>
Optimizing module aes_control_fsm(Masking=1'b1).
<suppressed ~13 debug messages>
Optimizing module aes_control_fsm_n(Masking=1'b1).
<suppressed ~2 debug messages>
Optimizing module aes_control(Masking=1'b1,SecStartTriggerDelay=32'b0).
Optimizing module aes_cipher_control_fsm_p(Masking=1'b1,SBoxImpl=SBoxImplDom).
<suppressed ~2 debug messages>
Optimizing module aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom).
<suppressed ~7 debug messages>
Optimizing module aes_cipher_control_fsm_n(Masking=1'b1,SBoxImpl=SBoxImplDom).
<suppressed ~2 debug messages>
Optimizing module aes_cipher_control(Masking=1'b1,SBoxImpl=SBoxImplDom).
<suppressed ~3 debug messages>
Optimizing module aes_cipher_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
<suppressed ~6 debug messages>
Optimizing module aes_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecStartTriggerDelay=32'b0,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,EntropyWidth=32'b0100000,RndCnstClearingLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstClearingLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstClearingSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
<suppressed ~40 debug messages>
Optimizing module aes.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module aes_cipher_control(Masking=1'b1,SBoxImpl=SBoxImplDom).
Deleting now unused module aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom).
Deleting now unused module aes_cipher_control_fsm_n(Masking=1'b1,SBoxImpl=SBoxImplDom).
Deleting now unused module aes_cipher_control_fsm_p(Masking=1'b1,SBoxImpl=SBoxImplDom).
Deleting now unused module aes_cipher_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
Deleting now unused module aes_control(Masking=1'b1,SecStartTriggerDelay=32'b0).
Deleting now unused module aes_control_fsm(Masking=1'b1).
Deleting now unused module aes_control_fsm_n(Masking=1'b1).
Deleting now unused module aes_control_fsm_p(Masking=1'b1).
Deleting now unused module aes_core(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom,SecStartTriggerDelay=32'b0,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,EntropyWidth=32'b0100000,RndCnstClearingLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstClearingLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstClearingSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000,RndCnstMaskingLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstMaskingLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
Deleting now unused module aes_ctr.
Deleting now unused module aes_ctr_fsm.
Deleting now unused module aes_ctr_fsm_n.
Deleting now unused module aes_ctr_fsm_p.
Deleting now unused module aes_ctrl_reg_shadowed(AES192Enable=1'b1,SecAllowForcingMasks=1'b0).
Deleting now unused module aes_dom_dep_mul_gf2pn(NPower=32'b010,Pipeline=1'b1).
Deleting now unused module aes_dom_dep_mul_gf2pn(Pipeline=1'b1).
Deleting now unused module aes_dom_indep_mul_gf2pn(Pipeline=1'b1).
Deleting now unused module aes_dom_inverse_gf2p4.
Deleting now unused module aes_dom_inverse_gf2p8.
Deleting now unused module aes_key_expand(AES192Enable=1'b1,Masking=1'b1,SBoxImpl=SBoxImplDom).
Deleting now unused module aes_mix_columns.
Deleting now unused module aes_mix_single_column.
Deleting now unused module aes_prng_clearing(Width=32'b01000000,EntropyWidth=32'b0100000,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011,RndCnstSharePerm=384'b111101100110111111010110000110110010011110000100011111101101110000100010100001100111000001101111101100111010001011101001000000001001011100110110101110010101101011000011111100111011010100100000010111001010111110001101110001010011011010101010110101110011011000000101110100111001001111001000110111011001010001000111011011101000001100001110100101111000100100011101010010000010100011010000).
Deleting now unused module aes_prng_masking(Width=32'b010100000,ChunkSize=32'b0100000,EntropyWidth=32'b0100000,SecAllowForcingMasks=1'b0,SecSkipPRNGReseeding=1'b0,RndCnstLfsrSeed=160'b0110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010,RndCnstLfsrPerm=1280'b010111001001100001100101000011010000100011111001001100010111000000001110000111001000011001010000000101000011000111111001011111100001001001011100001000000111011001011001100110011011010100000001101111010010110110000001100100011100110011000000110100011010011000111001111100011100100001110010001000001100100100011100011111010110011001000110011110000010110001001010001111000001100111101100100101011000100010011101101000010001100010111001010101010011011000100101110000100000010101110101001001000011010111111101000100000001001000110010000110011111011001000001111010001000111001101100100000001000100000111101101100011110010000011100011010100001010010110101110110010010000101010001010010000110001001111100010100000010010001101100011110011101000100111000111001011001110011011101001111011110000101101101110111001010110011010100101111011001010101000001100001001111000101100000010011000010101000101100010000010010100011111100101000000000011001110010011010001110000000001000110011100101010110101100000000010101100011101001010001001011001000000010001101010000011001110101100011100110000010101000010110100110010101111000001110001110110101011110000010011010100011011001110001100010101001001100101001010001010010010010010010010100110011110110000011000100010101101001110101001100010110111000010101).
Deleting now unused module aes_reg_status(Width=16).
Deleting now unused module aes_reg_status(Width=8).
Deleting now unused module aes_reg_top.
Deleting now unused module aes_sbox(SBoxImpl=SBoxImplDom).
Deleting now unused module aes_sbox_dom.
Deleting now unused module aes_sel_buf_chk(Num=3,Width=5).
Deleting now unused module aes_sel_buf_chk(Num=4,Width=5).
Deleting now unused module aes_sel_buf_chk(Num=6,Width=6).
Deleting now unused module aes_sel_buf_chk(Width=3).
Deleting now unused module aes_shift_rows.
Deleting now unused module aes_sub_bytes(SBoxImpl=SBoxImplDom).
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_alert_sender(IsFatal=1).
Deleting now unused module prim_buf.
Deleting now unused module prim_buf(Width=19).
Deleting now unused module prim_buf(Width=2).
Deleting now unused module prim_buf(Width=22).
Deleting now unused module prim_buf(Width=256).
Deleting now unused module prim_buf(Width=26).
Deleting now unused module prim_buf(Width=32'b0100).
Deleting now unused module prim_buf(Width=32'b01000).
Deleting now unused module prim_buf(Width=4).
Deleting now unused module prim_buf(Width=48).
Deleting now unused module prim_buf(Width=77).
Deleting now unused module prim_buf(Width=79).
Deleting now unused module prim_buf(Width=8).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_flop(Width=3,ResetValue=3'b100).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b01110).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b01001).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b111100).
Deleting now unused module prim_flop(Width=8,ResetValue=8'b0).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_flop_en(Width=16,ResetValue=16'b0).
Deleting now unused module prim_flop_en(Width=4,ResetValue=4'b0).
Deleting now unused module prim_flop_en(Width=8,ResetValue=8'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=3,ResetValue=3'b100).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b01110).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b01001).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b111100).
Deleting now unused module prim_generic_flop(Width=8,ResetValue=8'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_flop_en(Width=16,ResetValue=16'b0).
Deleting now unused module prim_generic_flop_en(Width=4,ResetValue=4'b0).
Deleting now unused module prim_generic_flop_en(Width=8,ResetValue=8'b0).
Deleting now unused module prim_lc_sync(NumCopies=2).
Deleting now unused module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01000111010000111011001111000111).
Deleting now unused module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b0100011110001011010010011001111).
Deleting now unused module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01100000100110010101101010111).
Deleting now unused module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b01110100111100010111000100111010).
Deleting now unused module prim_lfsr(LfsrDw=32'b0100000,StateOutDw=32'b0100000,DefaultSeed=32'b11000011001011010101100000001111).
Deleting now unused module prim_lfsr(LfsrDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b1100001100101101010110000000111101110100111100010111000100111010,StatePermEn=1'b1,StatePerm=384'b101100110011111111011111110010000001110111101011011000101001001011000010000111111000101000110001000000100101100001010000011001111001110000101111010010111110000110111011111010010011011110110100101101111100100111010111111101001110010101110101011010001101100110011100100010101110001010010001101010001001100100010100001111100000110110000100010110011101001100011011000101000011001000100011).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=aes_cipher_ctrl_e_aes_cipher_control_fsm(Masking=1'b1,SBoxImpl=SBoxImplDom),Width=6,ResetValue=6'b01001).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=aes_ctr_e_aes_ctr_fsm,Width=5,ResetValue=5'b01110).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=aes_ctrl_e_aes_control_fsm(Masking=1'b1),Width=6,ResetValue=6'b111100).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b10).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b110).
Deleting now unused module prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b011111).
Deleting now unused module prim_subreg(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000).
Deleting now unused module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_arb(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b011).
Deleting now unused module prim_subreg_ext(DW=32'b0110).
Deleting now unused module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg_shadow(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg_shadow(DW=2,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=2'b01).
Deleting now unused module prim_subreg_shadow(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b01).
Deleting now unused module prim_subreg_shadow(DW=6,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=6'b100000).
Deleting now unused module prim_sync_reqack.
Deleting now unused module prim_sync_reqack_data(Width=32'b0100000,DataSrc2Dst=1'b0).
Deleting now unused module tlul_adapter_reg.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~347 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~608 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 3659 unused cells and 66663 unused wires.
<suppressed ~19038 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module aes...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~1189 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~429 debug messages>
Removed a total of 143 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$29177: \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$29177: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$26403: \gen_alert_tx[1].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$26296: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port A of cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$i210$aes_control_fsm.sv:507$14759: $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n105$14343 -> 1'0
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$29177: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$29177: \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$i14$prim_sync_reqack.sv:98$28061: $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$n10$28026 -> 1'0
      Replacing known input bits on port B of cell $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$i11$prim_sync_reqack.sv:94$28058: \u_prim_sync_reqack_data.u_prim_sync_reqack.src_fsm_cs -> 1'1
      Replacing known input bits on port B of cell $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$i21$prim_sync_reqack.sv:124$28067: \u_prim_sync_reqack_data.u_prim_sync_reqack.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$i19$prim_sync_reqack.sv:115$28066: \u_prim_sync_reqack_data.u_prim_sync_reqack.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_status_alert_fatal_fault.$verific$i17$prim_subreg.sv:72$27144: \gen_alert_tx[1].u_prim_alert_sender.alert_req_i -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_4887$aes_key_expand.sv:285$16807.
    dead port 2/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_4887$aes_key_expand.sv:285$16807.
    dead port 1/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_4985$aes_key_expand.sv:285$16892.
    dead port 2/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_4985$aes_key_expand.sv:285$16892.
    dead port 1/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_5002$aes_key_expand.sv:112$16335.
    dead port 2/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_5002$aes_key_expand.sv:112$16335.
    dead port 1/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_61$aes_key_expand.sv:109$16292.
    dead port 2/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_61$aes_key_expand.sv:109$16292.
    dead port 1/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_62$aes_key_expand.sv:109$16293.
    dead port 2/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_62$aes_key_expand.sv:109$16293.
    dead port 1/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_89$aes_key_expand.sv:112$16302.
    dead port 2/2 on $mux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$mux_89$aes_key_expand.sv:112$16302.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4802$aes_key_expand.sv:392$16350.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4802$aes_key_expand.sv:392$16350.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4802$aes_key_expand.sv:392$16350.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4802$aes_key_expand.sv:392$16350.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4802$aes_key_expand.sv:392$16350.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4807$aes_key_expand.sv:388$16760.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4807$aes_key_expand.sv:388$16760.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4807$aes_key_expand.sv:388$16760.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4807$aes_key_expand.sv:388$16760.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4812$aes_key_expand.sv:392$16786.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4812$aes_key_expand.sv:392$16786.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4812$aes_key_expand.sv:392$16786.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4812$aes_key_expand.sv:392$16786.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4812$aes_key_expand.sv:392$16786.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4817$aes_key_expand.sv:388$16735.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4817$aes_key_expand.sv:388$16735.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4817$aes_key_expand.sv:388$16735.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4817$aes_key_expand.sv:388$16735.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4822$aes_key_expand.sv:392$16787.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4822$aes_key_expand.sv:392$16787.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4822$aes_key_expand.sv:392$16787.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4822$aes_key_expand.sv:392$16787.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4822$aes_key_expand.sv:392$16787.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4833$aes_key_expand.sv:392$16788.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4833$aes_key_expand.sv:392$16788.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4833$aes_key_expand.sv:392$16788.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4833$aes_key_expand.sv:392$16788.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4833$aes_key_expand.sv:392$16788.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4847$aes_key_expand.sv:392$16778.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4847$aes_key_expand.sv:392$16778.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4847$aes_key_expand.sv:392$16778.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4847$aes_key_expand.sv:392$16778.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4847$aes_key_expand.sv:392$16778.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4858$aes_key_expand.sv:392$16785.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4858$aes_key_expand.sv:392$16785.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4858$aes_key_expand.sv:392$16785.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4858$aes_key_expand.sv:392$16785.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4858$aes_key_expand.sv:392$16785.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4875$aes_key_expand.sv:392$16783.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4875$aes_key_expand.sv:392$16783.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4875$aes_key_expand.sv:392$16783.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4875$aes_key_expand.sv:392$16783.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4875$aes_key_expand.sv:392$16783.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4886$aes_key_expand.sv:392$16781.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4886$aes_key_expand.sv:392$16781.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4886$aes_key_expand.sv:392$16781.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4886$aes_key_expand.sv:392$16781.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4886$aes_key_expand.sv:392$16781.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4900$aes_key_expand.sv:392$16780.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4900$aes_key_expand.sv:392$16780.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4900$aes_key_expand.sv:392$16780.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4900$aes_key_expand.sv:392$16780.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4900$aes_key_expand.sv:392$16780.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4905$aes_key_expand.sv:388$16850.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4905$aes_key_expand.sv:388$16850.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4905$aes_key_expand.sv:388$16850.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4905$aes_key_expand.sv:388$16850.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4910$aes_key_expand.sv:392$16874.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4910$aes_key_expand.sv:392$16874.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4910$aes_key_expand.sv:392$16874.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4910$aes_key_expand.sv:392$16874.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4910$aes_key_expand.sv:392$16874.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4915$aes_key_expand.sv:388$16825.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4915$aes_key_expand.sv:388$16825.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4915$aes_key_expand.sv:388$16825.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4915$aes_key_expand.sv:388$16825.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4920$aes_key_expand.sv:392$16875.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4920$aes_key_expand.sv:392$16875.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4920$aes_key_expand.sv:392$16875.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4920$aes_key_expand.sv:392$16875.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4920$aes_key_expand.sv:392$16875.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4931$aes_key_expand.sv:392$16876.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4931$aes_key_expand.sv:392$16876.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4931$aes_key_expand.sv:392$16876.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4931$aes_key_expand.sv:392$16876.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4931$aes_key_expand.sv:392$16876.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4945$aes_key_expand.sv:392$16867.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4945$aes_key_expand.sv:392$16867.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4945$aes_key_expand.sv:392$16867.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4945$aes_key_expand.sv:392$16867.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4945$aes_key_expand.sv:392$16867.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4956$aes_key_expand.sv:392$16873.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4956$aes_key_expand.sv:392$16873.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4956$aes_key_expand.sv:392$16873.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4956$aes_key_expand.sv:392$16873.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4956$aes_key_expand.sv:392$16873.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4973$aes_key_expand.sv:392$16871.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4973$aes_key_expand.sv:392$16871.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4973$aes_key_expand.sv:392$16871.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4973$aes_key_expand.sv:392$16871.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4973$aes_key_expand.sv:392$16871.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4984$aes_key_expand.sv:392$16869.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4984$aes_key_expand.sv:392$16869.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4984$aes_key_expand.sv:392$16869.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4984$aes_key_expand.sv:392$16869.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_4984$aes_key_expand.sv:392$16869.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5009$aes_key_expand.sv:343$16790.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5009$aes_key_expand.sv:343$16790.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5009$aes_key_expand.sv:343$16790.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5009$aes_key_expand.sv:343$16790.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5011$aes_key_expand.sv:343$16791.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5011$aes_key_expand.sv:343$16791.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5011$aes_key_expand.sv:343$16791.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5011$aes_key_expand.sv:343$16791.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5013$aes_key_expand.sv:285$16792.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5013$aes_key_expand.sv:285$16792.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5013$aes_key_expand.sv:285$16792.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5013$aes_key_expand.sv:285$16792.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5016$aes_key_expand.sv:285$16774.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5016$aes_key_expand.sv:285$16774.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5016$aes_key_expand.sv:285$16774.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5016$aes_key_expand.sv:285$16774.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5019$aes_key_expand.sv:285$16775.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5019$aes_key_expand.sv:285$16775.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5019$aes_key_expand.sv:285$16775.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5019$aes_key_expand.sv:285$16775.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5022$aes_key_expand.sv:343$16776.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5022$aes_key_expand.sv:343$16776.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5022$aes_key_expand.sv:343$16776.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5022$aes_key_expand.sv:343$16776.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5027$aes_key_expand.sv:343$16878.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5027$aes_key_expand.sv:343$16878.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5027$aes_key_expand.sv:343$16878.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5027$aes_key_expand.sv:343$16878.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5029$aes_key_expand.sv:343$16879.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5029$aes_key_expand.sv:343$16879.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5029$aes_key_expand.sv:343$16879.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5029$aes_key_expand.sv:343$16879.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5031$aes_key_expand.sv:285$16880.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5031$aes_key_expand.sv:285$16880.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5031$aes_key_expand.sv:285$16880.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5031$aes_key_expand.sv:285$16880.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5034$aes_key_expand.sv:285$16864.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5034$aes_key_expand.sv:285$16864.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5034$aes_key_expand.sv:285$16864.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5034$aes_key_expand.sv:285$16864.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5037$aes_key_expand.sv:285$16865.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5037$aes_key_expand.sv:285$16865.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5037$aes_key_expand.sv:285$16865.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5037$aes_key_expand.sv:285$16865.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5040$aes_key_expand.sv:343$16866.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5040$aes_key_expand.sv:343$16866.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5040$aes_key_expand.sv:343$16866.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$select_5040$aes_key_expand.sv:343$16866.
    dead port 1/5 on $pmux $flatten\u_aes_core.$verific$select_101$aes_core.sv:269$5194.
    dead port 2/5 on $pmux $flatten\u_aes_core.$verific$select_101$aes_core.sv:269$5194.
    dead port 3/5 on $pmux $flatten\u_aes_core.$verific$select_101$aes_core.sv:269$5194.
    dead port 4/5 on $pmux $flatten\u_aes_core.$verific$select_101$aes_core.sv:269$5194.
    dead port 5/5 on $pmux $flatten\u_aes_core.$verific$select_101$aes_core.sv:269$5194.
    dead port 2/5 on $pmux $flatten\u_aes_core.$verific$select_1223$aes_core.sv:485$7098.
    dead port 3/5 on $pmux $flatten\u_aes_core.$verific$select_1223$aes_core.sv:485$7098.
    dead port 4/5 on $pmux $flatten\u_aes_core.$verific$select_1223$aes_core.sv:485$7098.
    dead port 5/5 on $pmux $flatten\u_aes_core.$verific$select_1223$aes_core.sv:485$7098.
    dead port 1/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 2/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 3/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 4/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 5/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 6/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 7/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 8/8 on $pmux $flatten\u_aes_core.$verific$select_685$aes_core.sv:296$5282.
    dead port 1/4 on $pmux $flatten\u_aes_core.$verific$select_843$aes_core.sv:317$5317.
    dead port 2/4 on $pmux $flatten\u_aes_core.$verific$select_843$aes_core.sv:317$5317.
    dead port 3/4 on $pmux $flatten\u_aes_core.$verific$select_843$aes_core.sv:317$5317.
    dead port 4/4 on $pmux $flatten\u_aes_core.$verific$select_843$aes_core.sv:317$5317.
    dead port 2/4 on $pmux $flatten\u_aes_core.$verific$select_894$aes_core.sv:369$5647.
    dead port 3/4 on $pmux $flatten\u_aes_core.$verific$select_894$aes_core.sv:369$5647.
    dead port 4/4 on $pmux $flatten\u_aes_core.$verific$select_894$aes_core.sv:369$5647.
    dead port 2/4 on $pmux $flatten\u_aes_core.$verific$select_915$aes_core.sv:378$5670.
    dead port 3/4 on $pmux $flatten\u_aes_core.$verific$select_915$aes_core.sv:378$5670.
    dead port 4/4 on $pmux $flatten\u_aes_core.$verific$select_915$aes_core.sv:378$5670.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_733$aes_cipher_core.sv:491$11099.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_733$aes_cipher_core.sv:491$11099.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_733$aes_cipher_core.sv:491$11099.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_733$aes_cipher_core.sv:491$11099.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_731$aes_cipher_core.sv:491$11110.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_731$aes_cipher_core.sv:491$11110.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_731$aes_cipher_core.sv:491$11110.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_731$aes_cipher_core.sv:491$11110.
    dead port 1/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_105$aes_cipher_core.sv:450$10015.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_105$aes_cipher_core.sv:450$10015.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_105$aes_cipher_core.sv:450$10015.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_105$aes_cipher_core.sv:450$10015.
    dead port 1/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_33$aes_cipher_core.sv:270$8054.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_33$aes_cipher_core.sv:270$8054.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_33$aes_cipher_core.sv:270$8054.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_33$aes_cipher_core.sv:270$8054.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_33$aes_cipher_core.sv:270$8054.
    dead port 2/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_682$aes_cipher_core.sv:509$11682.
    dead port 3/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_682$aes_cipher_core.sv:509$11682.
    dead port 4/4 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_682$aes_cipher_core.sv:509$11682.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_725$aes_cipher_core.sv:491$11390.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_725$aes_cipher_core.sv:491$11390.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_725$aes_cipher_core.sv:491$11390.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_725$aes_cipher_core.sv:491$11390.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_735$aes_cipher_core.sv:491$11392.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_735$aes_cipher_core.sv:491$11392.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_735$aes_cipher_core.sv:491$11392.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_735$aes_cipher_core.sv:491$11392.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_737$aes_cipher_core.sv:491$11394.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_737$aes_cipher_core.sv:491$11394.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_737$aes_cipher_core.sv:491$11394.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_737$aes_cipher_core.sv:491$11394.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_739$aes_cipher_core.sv:491$11396.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_739$aes_cipher_core.sv:491$11396.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_739$aes_cipher_core.sv:491$11396.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_739$aes_cipher_core.sv:491$11396.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_727$aes_cipher_core.sv:491$11106.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_727$aes_cipher_core.sv:491$11106.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_727$aes_cipher_core.sv:491$11106.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_727$aes_cipher_core.sv:491$11106.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_729$aes_cipher_core.sv:491$11108.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_729$aes_cipher_core.sv:491$11108.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_729$aes_cipher_core.sv:491$11108.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_729$aes_cipher_core.sv:491$11108.
    dead port 2/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_75$aes_cipher_core.sv:414$9984.
    dead port 3/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_75$aes_cipher_core.sv:414$9984.
    dead port 4/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_75$aes_cipher_core.sv:414$9984.
    dead port 5/5 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_75$aes_cipher_core.sv:414$9984.
    dead port 1/6 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_90$aes_cipher_core.sv:433$10004.
    dead port 2/6 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_90$aes_cipher_core.sv:433$10004.
    dead port 3/6 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_90$aes_cipher_core.sv:433$10004.
    dead port 4/6 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_90$aes_cipher_core.sv:433$10004.
    dead port 5/6 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_90$aes_cipher_core.sv:433$10004.
    dead port 6/6 on $pmux $flatten\u_aes_core.\u_aes_cipher_core.$verific$select_90$aes_cipher_core.sv:433$10004.
    dead port 1/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 2/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 3/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 4/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 5/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 6/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 7/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 8/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 9/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 1/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 2/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 3/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 4/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 5/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 6/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 7/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 8/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 9/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 1/2 on $mux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$mux_210$aes_control_fsm.sv:507$14760.
    dead port 2/2 on $mux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$mux_210$aes_control_fsm.sv:507$14760.
    dead port 1/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 2/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 3/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 4/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 5/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 6/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 7/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 8/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 9/9 on $pmux $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$select_309$aes_control_fsm.sv:626$14832.
    dead port 1/2 on $mux $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$i13$prim_sync_reqack.sv:98$28060.
    dead port 2/2 on $mux $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$i13$prim_sync_reqack.sv:98$28060.
Removed 268 multiplexer ports.
<suppressed ~582 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
    New ctrl vector for $pmux cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$Select_308$aes_control_fsm.sv:626$14831: $auto$opt_reduce.cc:134:opt_pmux$29296
    New ctrl vector for $pmux cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$Select_308$aes_control_fsm.sv:626$14831: $auto$opt_reduce.cc:134:opt_pmux$29298
    New ctrl vector for $pmux cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$Select_308$aes_control_fsm.sv:626$14831: { $auto$opt_reduce.cc:134:opt_pmux$29300 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n719$14444 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_557$aes_reg_top.sv:1517$22478: { $flatten\u_reg.$verific$n3918$18447 $flatten\u_reg.$verific$n3921$18450 $flatten\u_reg.$verific$n3924$18453 $flatten\u_reg.$verific$n3927$18456 $flatten\u_reg.$verific$n3930$18459 $flatten\u_reg.$verific$n3933$18462 $flatten\u_reg.$verific$n3936$18465 $flatten\u_reg.$verific$n3942$18471 $flatten\u_reg.$verific$n3944$18473 }
    New input vector for $reduce_or cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$reduce_or_4$aes_reg_status.sv:34$18068: { }
    New input vector for $reduce_or cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$reduce_or_4$aes_reg_status.sv:34$18135: { }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$29299: { $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n716$14441 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n717$14442 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n718$14443 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n720$14445 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n721$14446 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n722$14447 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n723$14448 }
    New input vector for $reduce_or cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$reduce_or_4$aes_reg_status.sv:34$18135: { }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$29297: { $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n716$14441 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n717$14442 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n718$14443 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n719$14444 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n720$14445 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n721$14446 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n722$14447 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n723$14448 }
    New input vector for $reduce_or cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$reduce_or_4$aes_reg_status.sv:34$18068: { }
    New input vector for $reduce_or cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$reduce_or_4$aes_reg_status.sv:34$18135: { }
    New input vector for $reduce_or cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$reduce_or_4$aes_reg_status.sv:34$18068: { }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$29295: { $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n716$14441 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n717$14442 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n718$14443 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n719$14444 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n720$14445 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n721$14446 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n722$14447 $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$n723$14448 }
    New ctrl vector for $pmux cell $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$Select_308$aes_control_fsm.sv:626$14831: $auto$opt_reduce.cc:134:opt_pmux$29300
  Optimizing cells in module \aes.
Performed a total of 30 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~1056 debug messages>
Removed a total of 352 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_reg.\u_status_stall.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_output_valid.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_output_lost.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_input_ready.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_idle.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$26331 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_alert_recov_ctrl_update_err.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_alert_fatal_fault.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$28164 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$28163 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$28162 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$28172 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$28152 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$28173 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_in_3.$verific$q_reg$prim_subreg.sv:72$27223 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_in_2.$verific$q_reg$prim_subreg.sv:72$27223 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_in_1.$verific$q_reg$prim_subreg.sv:72$27223 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_data_in_0.$verific$q_reg$prim_subreg.sv:72$27223 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_aux_shadowed.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$27353 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_aux_shadowed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27353 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_aux_shadowed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27374 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_aux_shadowed.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27284 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_aux_regwen.$verific$q_reg[0]$prim_subreg.sv:72$27166 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$aes_reg_top.sv:62$18607 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$28075 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$28080 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$28081 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27420 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\staged_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27680 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\staged_reg.$verific$q_reg$prim_subreg.sv:72$27626 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27626 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27605 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27522 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\staged_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27860 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$26554 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27420 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\staged_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27680 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.$verific$phase_q_reg$prim_subreg_shadow.sv:80$27420 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_prng_clearing.\u_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:372$27015 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_prng_clearing.$verific$gen_buffer.buffer_valid_q_reg$aes_prng_clearing.sv:88$17440 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_prng_clearing.$verific$gen_buffer.buffer_q_reg$aes_prng_clearing.sv:88$17439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$26332 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$we_q_reg$aes_reg_status.sv:45$18083 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$clean_q_reg$aes_reg_status.sv:72$18100 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$armed_q_reg$aes_reg_status.sv:45$18084 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$we_q_reg$aes_reg_status.sv:45$18150 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$new_q_reg$aes_reg_status.sv:72$18166 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$armed_q_reg$aes_reg_status.sv:45$18151 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$prng_reseed_done_q_reg$aes_control_fsm.sv:656$14889 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$output_valid_q_reg$aes_control_fsm.sv:771$14968 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$26554 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\gen_masks.u_aes_prng_masking.\gen_lfsrs[3].u_lfsr_chunk.$verific$lfsr_q_reg$prim_lfsr.sv:372$26880 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$26442 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_out_read_q_reg$aes_control_fsm.sv:747$14952 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$we_q_reg$aes_reg_status.sv:45$18083 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$clean_q_reg$aes_reg_status.sv:72$18100 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$armed_q_reg$aes_reg_status.sv:45$18084 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$we_q_reg$aes_reg_status.sv:45$18150 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$new_q_reg$aes_reg_status.sv:72$18166 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$armed_q_reg$aes_reg_status.sv:45$18151 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$prng_reseed_done_q_reg$aes_control_fsm.sv:656$14889 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$output_valid_q_reg$aes_control_fsm.sv:771$14968 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_cipher_control.\u_dec_key_gen_regs.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26667 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$26333 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.$verific$rcon_q_reg$aes_key_expand.sv:126$16318 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$26554 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$26553 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$26553 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.$verific$ctrl_err_storage_q_reg$aes_core.sv:843$7881 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_out_read_q_reg$aes_control_fsm.sv:747$14952 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$26438 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$27129 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$we_q_reg$aes_reg_status.sv:45$18083 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$clean_q_reg$aes_reg_status.sv:72$18100 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_key_init.$verific$armed_q_reg$aes_reg_status.sv:45$18084 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$we_q_reg$aes_reg_status.sv:45$18150 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$new_q_reg$aes_reg_status.sv:72$18166 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_reg_status_iv.$verific$armed_q_reg$aes_reg_status.sv:45$18151 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$prng_reseed_done_q_reg$aes_control_fsm.sv:656$14889 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$output_valid_q_reg$aes_control_fsm.sv:771$14968 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_out_read_q_reg$aes_control_fsm.sv:747$14952 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$ctrl_we_q_reg$aes_control_fsm.sv:720$14932 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$26555 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$26335 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$26555 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\gen_masks.u_aes_prng_masking.\gen_lfsrs[2].u_lfsr_chunk.$verific$lfsr_q_reg$prim_lfsr.sv:372$26846 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.$verific$data_in_prev_q_reg$aes_core.sv:325$5321 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\gen_masks.u_aes_prng_masking.\gen_lfsrs[1].u_lfsr_chunk.$verific$lfsr_q_reg$prim_lfsr.sv:372$26982 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\gen_masks.u_aes_prng_masking.$verific$phase_q_reg$aes_prng_masking.sv:208$18037 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\gen_masks.u_aes_prng_masking.\gen_lfsrs[0].u_lfsr_chunk.$verific$lfsr_q_reg$prim_lfsr.sv:372$26948 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\gen_masks.u_aes_prng_masking.$verific$gen_counter.chunk_idx_q_reg$aes_prng_masking.sv:111$17631 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$26553 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.$verific$state_q_reg$aes_cipher_core.sv:278$8060 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$26554 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.$verific$key_dec_q_reg$aes_cipher_core.sv:458$10019 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.$verific$key_full_q_reg$aes_cipher_core.sv:441$10009 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26710 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$26441 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$26439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$26440 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.$verific$key_init_q_reg$aes_core.sv:283$5245 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.$verific$iv_q_reg$aes_core.sv:308$5309 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$26553 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$26334 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_sub_bytes.\gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[3].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[2].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y0.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_prim_flop_ab_gamma10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma1.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_omega_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\u_aes_dom_mul_gamma1_gamma0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_omega_buf.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26732 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_inverse_gf2p4.\gen_prim_flop_omega_gamma10.u_prim_flop_ab_gamma10_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\gen_masks.u_aes_prng_masking.\gen_lfsrs[4].u_lfsr_chunk.$verific$lfsr_q_reg$prim_lfsr.sv:372$26914 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\gen_prim_flop_ab_y10.u_prim_flop_ab_y10.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[1].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.$verific$count_q_reg$aes_sbox_dom.sv:1058$23439 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_prim_flop_prd1_q.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26676 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y_ss.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_prim_flop_ab_y10_qqq.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26721 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_abxz0_z1.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_y1_y0.\u_prim_flop_ab_yz0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\u_prim_flop_abq_z0.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Changing const-value async load to async reset on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_key_expand.\gen_sbox[0].u_aes_sbox_i.\gen_sbox_masked.gen_sbox_dom.u_aes_sbox.\u_aes_dom_inverse_gf2p8.\u_aes_dom_mul_theta_y1.\gen_pipeline.u_prim_flop_mul_abx_aby.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop_en.sv:22$26743 ($aldff) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$ctrl_we_q_reg$aes_control_fsm.sv:720$14932 ($adff) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$27129 ($adff) from module aes.
Setting constant 1-bit at position 2 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$27129 ($adff) from module aes.
Setting constant 1-bit at position 3 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$27129 ($adff) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_cipher_control.\u_dec_key_gen_regs.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26667 ($adff) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_aes_cipher_core.\u_aes_cipher_control.\u_dec_key_gen_regs.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:22$26667 ($adff) from module aes.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 7322 unused cells and 16568 unused wires.
<suppressed ~17210 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~11 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
    New input vector for $reduce_and cell $flatten\u_aes_core.\u_aes_control.$verific$reduce_and_204$aes_control.sv:462$13862: { \u_aes_core.u_aes_control.gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.u_aes_control_fsm.data_in_new_q \u_aes_core.u_aes_control.gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.u_aes_control_fsm.data_in_new_q \u_aes_core.u_aes_control.gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.u_aes_control_fsm.data_in_new_q }
  Optimizing cells in module \aes.
Performed a total of 1 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_status_stall.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_reg.\u_status_output_valid.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_reg.\u_status_output_lost.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_reg.\u_status_idle.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_aux_shadowed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27353 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_aux_shadowed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27374 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_aux_regwen.$verific$q_reg[0]$prim_subreg.sv:72$27166 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27626 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27605 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($adff) from module aes (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 2 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 3 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 4 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 5 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 6 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 7 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 8 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 9 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 10 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 11 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 12 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 13 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 14 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 15 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 16 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 17 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 18 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 19 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 20 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 21 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 22 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 23 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 24 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 25 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 26 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 27 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 28 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 29 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 30 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 31 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 32 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 33 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 34 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 35 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 36 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 37 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 38 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 39 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 40 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 41 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 42 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 43 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 44 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 45 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 46 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 47 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 48 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 49 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 50 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 51 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 52 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 53 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 54 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 55 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 56 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 57 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 58 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 59 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 60 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 61 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 62 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 63 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 64 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 65 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 66 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 67 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 68 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 69 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 70 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 71 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 72 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 73 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 74 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 75 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 76 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 77 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 78 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 79 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 80 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 81 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 82 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 83 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 84 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 85 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 86 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 87 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 88 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 89 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 90 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 91 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 92 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 93 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 94 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 95 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 96 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 97 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 98 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 99 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 100 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 101 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 102 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 103 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 104 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 105 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 106 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 107 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 108 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 109 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 110 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 111 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 112 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 113 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 114 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 115 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 116 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 117 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 118 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 119 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 120 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 121 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 122 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 123 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 124 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 125 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 126 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 127 on $flatten\u_aes_core.$verific$data_out_q_reg$aes_core.sv:799$7843 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_force_zero_masks.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($dlatch) from module aes.
Setting constant 0-bit at position 2 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($dlatch) from module aes.
Setting constant 1-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($dlatch) from module aes.
Setting constant 1-bit at position 2 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_key_len.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_manual_operation.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($dlatch) from module aes.
Setting constant 0-bit at position 2 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($dlatch) from module aes.
Setting constant 0-bit at position 3 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($dlatch) from module aes.
Setting constant 0-bit at position 4 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($dlatch) from module aes.
Setting constant 1-bit at position 5 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$28004 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($dlatch) from module aes.
Setting constant 1-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($dlatch) from module aes.
Setting constant 1-bit at position 2 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($dlatch) from module aes.
Setting constant 1-bit at position 3 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($dlatch) from module aes.
Setting constant 1-bit at position 4 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($dlatch) from module aes.
Setting constant 0-bit at position 5 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27983 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27605 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27605 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27626 ($dlatch) from module aes.
Setting constant 1-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_operation.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27626 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($dlatch) from module aes.
Setting constant 0-bit at position 2 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\committed_reg.$verific$q_reg$prim_subreg.sv:72$27773 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($dlatch) from module aes.
Setting constant 1-bit at position 1 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($dlatch) from module aes.
Setting constant 1-bit at position 2 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_prng_reseed_rate.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$27794 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27183 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_aes_core.\u_ctrl_reg_shadowed.\u_ctrl_reg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27204 ($dlatch) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_ctrl_aux_regwen.$verific$q_reg[0]$prim_subreg.sv:72$27166 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($adff) from module aes.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_ctrl_aux_shadowed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$27374 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_aux_shadowed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$27353 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_idle.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_output_lost.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_output_valid.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_stall.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($dlatch) from module aes.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 4 unused cells and 110 unused wires.
<suppressed ~111 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~25 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_557$aes_reg_top.sv:1517$22478: { $flatten\u_reg.$verific$n3930$18459 $auto$opt_reduce.cc:134:opt_pmux$29304 $flatten\u_reg.$verific$n3942$18471 $flatten\u_reg.$verific$n3944$18473 }
  Optimizing cells in module \aes.
Performed a total of 1 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($adff) from module aes (removing D path).
Handling D = Q on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($adff) from module aes (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 2 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 3 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[0].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 2 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 3 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[1].gen_fsm_p.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 1 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 2 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 3 on $flatten\u_aes_core.\u_aes_control.\gen_fsm[2].gen_fsm_n.u_aes_control_fsm_i.\u_aes_control_fsm.$verific$data_in_new_q_reg$aes_control_fsm.sv:747$14951 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:22$26693 ($adff) from module aes.

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 8 unused cells and 22 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~7 debug messages>

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_aes_core.$verific$ctrl_err_storage_q_reg$aes_core.sv:843$7881 ($adff) from module aes (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_aes_core.$verific$ctrl_err_storage_q_reg$aes_core.sv:843$7881 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $flatten\u_prim_sync_reqack_data.\u_prim_sync_reqack.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$28080 ($adff) from module aes.

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~1 debug messages>
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_status_input_ready.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($adff) from module aes (removing D path).
Adding EN signal on $flatten\u_reg.\u_status_alert_recov_ctrl_update_err.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($adff) from module aes (D = 1'0, Q = \u_reg.u_status_alert_recov_ctrl_update_err.q).
Adding EN signal on $flatten\u_reg.\u_status_alert_fatal_fault.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($adff) from module aes (D = 1'1, Q = \u_reg.u_status_alert_fatal_fault.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$28164 ($adff) from module aes (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$28163 ($adff) from module aes (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$28162 ($adff) from module aes (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$28172 ($adff) from module aes (D = $flatten\u_reg.\u_reg_if.$verific$n183$28122, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$28152 ($adff) from module aes (D = $flatten\u_reg.\u_reg_if.$verific$n76$28102, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$28173 ($adff) from module aes (D = $flatten\u_reg.\u_reg_if.$verific$n249$28104, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$aes_reg_top.sv:62$18607 ($adff) from module aes (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($adff) from module aes (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($adff) from module aes (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$26438 ($adff) from module aes (D = \gen_alert_tx[1].u_prim_alert_sender.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($adff) from module aes (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$26552 ($adff) from module aes (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$26331 ($adff) from module aes (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$26334 ($adff) from module aes (D = 1'0, Q = \gen_alert_tx[0].u_prim_alert_sender.alert_set_q).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_input_ready.$verific$q_reg[0]$prim_subreg.sv:72$27145 ($dlatch) from module aes.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$29358 ($adffe) from module aes.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$29307 ($adffe) from module aes.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$29307 ($adffe) from module aes.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$29305 ($adffe) from module aes.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 12 unused cells and 13 unused wires.
<suppressed ~16 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~4 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.70. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29348 ($ne).
Removed top 2 bits (of 5) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29353 ($ne).
Removed top 2 bits (of 3) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29327 ($ne).
Removed top 2 bits (of 3) from port B of cell aes.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$28132 ($eq).
Removed top 5 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_22$aes_reg_top.sv:1169$22119 ($eq).
Removed top 4 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_24$aes_reg_top.sv:1170$22120 ($eq).
Removed top 4 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_26$aes_reg_top.sv:1171$22121 ($eq).
Removed top 3 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_28$aes_reg_top.sv:1172$22122 ($eq).
Removed top 3 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_30$aes_reg_top.sv:1173$22123 ($eq).
Removed top 3 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_32$aes_reg_top.sv:1174$22124 ($eq).
Removed top 3 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_34$aes_reg_top.sv:1175$22125 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_36$aes_reg_top.sv:1176$22126 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_38$aes_reg_top.sv:1177$22127 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_40$aes_reg_top.sv:1178$22128 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_42$aes_reg_top.sv:1179$22129 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_44$aes_reg_top.sv:1180$22130 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_46$aes_reg_top.sv:1181$22131 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_48$aes_reg_top.sv:1182$22132 ($eq).
Removed top 2 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_50$aes_reg_top.sv:1183$22133 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_52$aes_reg_top.sv:1184$22134 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_54$aes_reg_top.sv:1185$22135 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_56$aes_reg_top.sv:1186$22136 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_58$aes_reg_top.sv:1187$22137 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_60$aes_reg_top.sv:1188$22138 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_62$aes_reg_top.sv:1189$22139 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_64$aes_reg_top.sv:1190$22140 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_66$aes_reg_top.sv:1191$22141 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_68$aes_reg_top.sv:1192$22142 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_70$aes_reg_top.sv:1193$22143 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_72$aes_reg_top.sv:1194$22144 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_74$aes_reg_top.sv:1195$22145 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_76$aes_reg_top.sv:1196$22146 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_78$aes_reg_top.sv:1197$22147 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_80$aes_reg_top.sv:1198$22148 ($eq).
Removed top 1 bits (of 6) from port B of cell aes.$flatten\u_reg.$verific$equal_82$aes_reg_top.sv:1199$22149 ($eq).
Removed top 1 bits (of 5) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29355 ($ne).
Removed top 31 bits (of 32) from port A of cell aes.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$28781 ($shl).
Removed top 28 bits (of 32) from port Y of cell aes.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$28781 ($shl).
Removed top 1 bits (of 5) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29334 ($ne).
Removed top 2 bits (of 5) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29332 ($ne).
Removed top 1 bits (of 3) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29341 ($ne).
Removed top 2 bits (of 3) from port B of cell aes.$auto$opt_dff.cc:195:make_patterns_logic$29320 ($ne).
Removed top 1 bits (of 3) from mux cell aes.$flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$26403 ($mux).
Removed top 1 bits (of 3) from mux cell aes.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$26296 ($mux).
Removed top 2 bits (of 4) from wire aes.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$29235.
Removed top 1 bits (of 4) from wire aes.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$29255.
Removed top 1 bits (of 4) from wire aes.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$29265.
Removed top 1 bits (of 3) from wire aes.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$26260.
Removed top 1 bits (of 2) from wire aes.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$29160.
Removed top 1 bits (of 2) from wire aes.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$29165.
Removed top 2 bits (of 4) from wire aes.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$29185.
Removed top 1 bits (of 4) from wire aes.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$29205.
Removed top 1 bits (of 4) from wire aes.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$29215.
Removed top 1 bits (of 3) from wire aes.$flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$n38$26367.
Removed top 1 bits (of 2) from wire aes.$flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$29160.
Removed top 1 bits (of 2) from wire aes.$flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$29165.
Removed top 1 bits (of 4) from wire aes.$flatten\u_reg.$verific$n2650$18481.
Removed top 3 bits (of 4) from wire aes.$flatten\u_reg.$verific$n2658$18482.

yosys> peepopt

3.71. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.73. Executing BMUXMAP pass.

yosys> demuxmap

3.74. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.75. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module aes:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_merge -nomux

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys> opt_reduce

3.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.81. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.82. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..

yosys> opt_expr

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 1

yosys> stat

3.85. Printing statistics.

=== aes ===

   Number of wires:               8976
   Number of wire bits:          34899
   Number of public wires:        8675
   Number of public wire bits:   34430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                502
     $adff                          33
     $adffe                         14
     $and                           57
     $eq                            35
     $logic_not                      2
     $mux                          143
     $ne                            14
     $not                           49
     $or                            90
     $pmux                           1
     $reduce_and                     9
     $reduce_bool                    1
     $reduce_or                     13
     $reduce_xor                    28
     $shl                            1
     $xor                           12


yosys> memory -nomap

3.86. Executing MEMORY pass.

yosys> opt_mem

3.86.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.86.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.86.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.86.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.86.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.86.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..

yosys> memory_share

3.86.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.86.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.86.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..

yosys> memory_collect

3.86.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.87. Printing statistics.

=== aes ===

   Number of wires:               8976
   Number of wire bits:          34899
   Number of public wires:        8675
   Number of public wire bits:   34430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                502
     $adff                          33
     $adffe                         14
     $and                           57
     $eq                            35
     $logic_not                      2
     $mux                          143
     $ne                            14
     $not                           49
     $or                            90
     $pmux                           1
     $reduce_and                     9
     $reduce_bool                    1
     $reduce_or                     13
     $reduce_xor                    28
     $shl                            1
     $xor                           12


yosys> muxpack

3.88. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~126 debug messages>

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..

yosys> pmuxtree

3.90. Executing PMUXTREE pass.

yosys> muxpack

3.91. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~129 debug messages>

yosys> memory_map

3.92. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.93. Printing statistics.

=== aes ===

   Number of wires:               8983
   Number of wire bits:          35030
   Number of public wires:        8675
   Number of public wire bits:   34430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                508
     $adff                          33
     $adffe                         14
     $and                           57
     $eq                            35
     $logic_not                      2
     $mux                          147
     $ne                            14
     $not                           50
     $or                            91
     $reduce_and                     9
     $reduce_bool                    1
     $reduce_or                     14
     $reduce_xor                    28
     $shl                            1
     $xor                           12


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.94. Executing TECHMAP pass (map to technology primitives).

3.94.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.94.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.94.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~762 debug messages>

yosys> stat

3.95. Printing statistics.

=== aes ===

   Number of wires:               9374
   Number of wire bits:          38233
   Number of public wires:        8675
   Number of public wire bits:   34430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1851
     $_AND_                         74
     $_DFFE_PN0P_                   61
     $_DFF_PN0_                     19
     $_DFF_PN1_                     14
     $_MUX_                        386
     $_NOT_                         96
     $_OR_                         371
     $_XOR_                        830


yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~574 debug messages>

yosys> opt_merge -nomux

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~1317 debug messages>
Removed a total of 439 cells.

yosys> opt_muxtree

3.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.101. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.102. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 3 unused cells and 336 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~18 debug messages>

yosys> opt_muxtree

3.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.108. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.109. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_muxtree

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.115. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.116. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~1084 debug messages>

yosys> techmap -map +/techmap.v

3.120. Executing TECHMAP pass (map to technology primitives).

3.120.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_merge -nomux

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 1

yosys> abc -dff

3.129. Executing ABC pass (technology mapping using ABC).

3.129.1. Summary of detected clock domains:
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$29349, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$29356, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$29342, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$29328, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$29335, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$29321, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=\gen_alert_tx[1].u_prim_alert_sender.alert_req_i, arst=!\rst_ni, srst={ }
  256 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$29312, arst=!\rst_ni, srst={ }
  350 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.129.2. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$29349, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.129.2.1. Executing ABC.

3.129.3. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$29356, asynchronously reset by !\rst_ni
Extracted 58 gates and 65 wires to a netlist network with 5 inputs and 5 outputs.

3.129.3.1. Executing ABC.

3.129.4. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$29342, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.129.4.1. Executing ABC.

3.129.5. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$29328, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.129.5.1. Executing ABC.

3.129.6. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$29335, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.129.6.1. Executing ABC.

3.129.7. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 74 gates and 99 wires to a netlist network with 24 inputs and 33 outputs.

3.129.7.1. Executing ABC.

3.129.8. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$29321, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.129.8.1. Executing ABC.

3.129.9. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_alert_tx[1].u_prim_alert_sender.alert_req_i, asynchronously reset by !\rst_ni
Extracted 27 gates and 40 wires to a netlist network with 12 inputs and 18 outputs.

3.129.9.1. Executing ABC.

3.129.10. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 256 gates and 347 wires to a netlist network with 90 inputs and 2 outputs.

3.129.10.1. Executing ABC.

3.129.11. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$29312, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.129.11.1. Executing ABC.

3.129.12. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 350 gates and 396 wires to a netlist network with 44 inputs and 30 outputs.

3.129.12.1. Executing ABC.

yosys> abc -dff

3.130. Executing ABC pass (technology mapping using ABC).

3.130.1. Summary of detected clock domains:
  21 cells in clk=\clk_i, en=$abc$32419$gen_alert_tx[1].u_prim_alert_sender.alert_req_i, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32676$auto$opt_dff.cc:194:make_patterns_logic$29312, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$32398$auto$opt_dff.cc:219:make_patterns_logic$29321, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$32226$auto$opt_dff.cc:219:make_patterns_logic$29328, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$32203$auto$opt_dff.cc:219:make_patterns_logic$29342, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$32150$auto$opt_dff.cc:219:make_patterns_logic$29349, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$32449$u_reg.intg_err, arst=!\rst_ni, srst={ }
  105 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$32164$auto$opt_dff.cc:219:make_patterns_logic$29356, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$32241$auto$opt_dff.cc:219:make_patterns_logic$29335, arst=!\rst_ni, srst={ }
  142 cells in clk=\clk_i, en=$abc$32683$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.130.2. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32419$gen_alert_tx[1].u_prim_alert_sender.alert_req_i, asynchronously reset by !\rst_ni
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 16 outputs.

3.130.2.1. Executing ABC.

3.130.3. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32676$auto$opt_dff.cc:194:make_patterns_logic$29312, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.130.3.1. Executing ABC.

3.130.4. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32398$auto$opt_dff.cc:219:make_patterns_logic$29321, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 6 outputs.

3.130.4.1. Executing ABC.

3.130.5. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32226$auto$opt_dff.cc:219:make_patterns_logic$29328, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 4 outputs.

3.130.5.1. Executing ABC.

3.130.6. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32203$auto$opt_dff.cc:219:make_patterns_logic$29342, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.130.6.1. Executing ABC.

3.130.7. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32150$auto$opt_dff.cc:219:make_patterns_logic$29349, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 3 outputs.

3.130.7.1. Executing ABC.

3.130.8. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32449$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.130.8.1. Executing ABC.

3.130.9. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 105 gates and 140 wires to a netlist network with 35 inputs and 29 outputs.

3.130.9.1. Executing ABC.

3.130.10. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32164$auto$opt_dff.cc:219:make_patterns_logic$29356, asynchronously reset by !\rst_ni
Extracted 31 gates and 38 wires to a netlist network with 7 inputs and 10 outputs.

3.130.10.1. Executing ABC.

3.130.11. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32241$auto$opt_dff.cc:219:make_patterns_logic$29335, asynchronously reset by !\rst_ni
Extracted 40 gates and 48 wires to a netlist network with 7 inputs and 8 outputs.

3.130.11.1. Executing ABC.

3.130.12. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32867$abc$32683$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 142 gates and 185 wires to a netlist network with 43 inputs and 28 outputs.

3.130.12.1. Executing ABC.

yosys> abc -dff

3.131. Executing ABC pass (technology mapping using ABC).

3.131.1. Summary of detected clock domains:
  32 cells in clk=\clk_i, en=$abc$33331$abc$32241$auto$opt_dff.cc:219:make_patterns_logic$29335, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$32846$abc$32419$gen_alert_tx[1].u_prim_alert_sender.alert_req_i, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32867$abc$32676$auto$opt_dff.cc:194:make_patterns_logic$29312, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$32874$abc$32398$auto$opt_dff.cc:219:make_patterns_logic$29321, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$32894$abc$32226$auto$opt_dff.cc:219:make_patterns_logic$29328, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$32909$abc$32203$auto$opt_dff.cc:219:make_patterns_logic$29342, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$32927$abc$32150$auto$opt_dff.cc:219:make_patterns_logic$29349, arst=!\rst_ni, srst={ }
  101 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  227 cells in clk=\clk_i, en=$abc$32942$abc$32449$u_reg.intg_err, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$33299$abc$32164$auto$opt_dff.cc:219:make_patterns_logic$29356, arst=!\rst_ni, srst={ }
  132 cells in clk=\clk_i, en=$abc$32867$abc$32683$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.131.2. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33331$abc$32241$auto$opt_dff.cc:219:make_patterns_logic$29335, asynchronously reset by !\rst_ni
Extracted 32 gates and 40 wires to a netlist network with 8 inputs and 8 outputs.

3.131.2.1. Executing ABC.

3.131.3. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32846$abc$32419$gen_alert_tx[1].u_prim_alert_sender.alert_req_i, asynchronously reset by !\rst_ni
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 16 outputs.

3.131.3.1. Executing ABC.

3.131.4. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32867$abc$32676$auto$opt_dff.cc:194:make_patterns_logic$29312, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.131.4.1. Executing ABC.

3.131.5. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32874$abc$32398$auto$opt_dff.cc:219:make_patterns_logic$29321, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.131.5.1. Executing ABC.

3.131.6. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32894$abc$32226$auto$opt_dff.cc:219:make_patterns_logic$29328, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

3.131.6.1. Executing ABC.

3.131.7. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32909$abc$32203$auto$opt_dff.cc:219:make_patterns_logic$29342, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.131.7.1. Executing ABC.

3.131.8. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32927$abc$32150$auto$opt_dff.cc:219:make_patterns_logic$29349, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.131.8.1. Executing ABC.

3.131.9. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 101 gates and 134 wires to a netlist network with 33 inputs and 30 outputs.

3.131.9.1. Executing ABC.

3.131.10. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32942$abc$32449$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 227 gates and 318 wires to a netlist network with 90 inputs and 2 outputs.

3.131.10.1. Executing ABC.

3.131.11. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33299$abc$32164$auto$opt_dff.cc:219:make_patterns_logic$29356, asynchronously reset by !\rst_ni
Extracted 38 gates and 52 wires to a netlist network with 14 inputs and 11 outputs.

3.131.11.1. Executing ABC.

3.131.12. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33581$abc$32867$abc$32683$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 132 gates and 175 wires to a netlist network with 43 inputs and 28 outputs.

3.131.12.1. Executing ABC.

yosys> abc -dff

3.132. Executing ABC pass (technology mapping using ABC).

3.132.1. Summary of detected clock domains:
  34 cells in clk=\clk_i, en=$abc$34010$abc$33299$abc$32164$auto$opt_dff.cc:219:make_patterns_logic$29356, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$33560$abc$32846$abc$32419$gen_alert_tx[1].u_prim_alert_sender.alert_req_i, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$33581$abc$32867$abc$32676$auto$opt_dff.cc:194:make_patterns_logic$29312, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$33588$abc$32874$abc$32398$auto$opt_dff.cc:219:make_patterns_logic$29321, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$33607$abc$32894$abc$32226$auto$opt_dff.cc:219:make_patterns_logic$29328, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$33526$abc$33331$abc$32241$auto$opt_dff.cc:219:make_patterns_logic$29335, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$33621$abc$32909$abc$32203$auto$opt_dff.cc:219:make_patterns_logic$29342, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$33636$abc$32927$abc$32150$auto$opt_dff.cc:219:make_patterns_logic$29349, arst=!\rst_ni, srst={ }
  230 cells in clk=\clk_i, en=$abc$33777$abc$32942$abc$32449$u_reg.intg_err, arst=!\rst_ni, srst={ }
  110 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  130 cells in clk=\clk_i, en=$abc$33581$abc$32867$abc$32683$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.132.2. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34010$abc$33299$abc$32164$auto$opt_dff.cc:219:make_patterns_logic$29356, asynchronously reset by !\rst_ni
Extracted 34 gates and 45 wires to a netlist network with 11 inputs and 9 outputs.

3.132.2.1. Executing ABC.

3.132.3. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33560$abc$32846$abc$32419$gen_alert_tx[1].u_prim_alert_sender.alert_req_i, asynchronously reset by !\rst_ni
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 16 outputs.

3.132.3.1. Executing ABC.

3.132.4. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33581$abc$32867$abc$32676$auto$opt_dff.cc:194:make_patterns_logic$29312, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.132.4.1. Executing ABC.

3.132.5. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33588$abc$32874$abc$32398$auto$opt_dff.cc:219:make_patterns_logic$29321, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.132.5.1. Executing ABC.

3.132.6. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33607$abc$32894$abc$32226$auto$opt_dff.cc:219:make_patterns_logic$29328, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.132.6.1. Executing ABC.

3.132.7. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33526$abc$33331$abc$32241$auto$opt_dff.cc:219:make_patterns_logic$29335, asynchronously reset by !\rst_ni
Extracted 31 gates and 37 wires to a netlist network with 6 inputs and 7 outputs.

3.132.7.1. Executing ABC.

3.132.8. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33621$abc$32909$abc$32203$auto$opt_dff.cc:219:make_patterns_logic$29342, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.132.8.1. Executing ABC.

3.132.9. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33636$abc$32927$abc$32150$auto$opt_dff.cc:219:make_patterns_logic$29349, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.132.9.1. Executing ABC.

3.132.10. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33777$abc$32942$abc$32449$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 230 gates and 321 wires to a netlist network with 90 inputs and 2 outputs.

3.132.10.1. Executing ABC.

3.132.11. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 110 gates and 146 wires to a netlist network with 36 inputs and 31 outputs.

3.132.11.1. Executing ABC.

3.132.12. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34265$abc$33581$abc$32867$abc$32683$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 130 gates and 173 wires to a netlist network with 43 inputs and 28 outputs.

3.132.12.1. Executing ABC.

yosys> opt_ffinv

3.133. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.139. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.140. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 3606 unused wires.
<suppressed ~175 debug messages>

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.143. Executing BMUXMAP pass.

yosys> demuxmap

3.144. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_gV39CE/abc_tmp_1.scr

3.145. Executing ABC pass (technology mapping using ABC).

3.145.1. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Extracted 536 gates and 683 wires to a netlist network with 147 inputs and 55 outputs.

3.145.1.1. Executing ABC.
DE:   #PIs = 147  #Luts =   162  Max Lvl =   6  Avg Lvl =   2.11  [   0.12 sec. at Pass 0]{firstMap}
DE:   #PIs = 147  #Luts =   130  Max Lvl =  11  Avg Lvl =   2.80  [   1.49 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 147  #Luts =   127  Max Lvl =  10  Avg Lvl =   2.75  [   0.50 sec. at Pass 2]{map}
DE:   #PIs = 147  #Luts =   126  Max Lvl =  10  Avg Lvl =   2.64  [   0.44 sec. at Pass 3]{postMap}
DE:   #PIs = 147  #Luts =   123  Max Lvl =  12  Avg Lvl =   3.07  [   0.84 sec. at Pass 4]{map}
DE:   #PIs = 147  #Luts =   123  Max Lvl =  12  Avg Lvl =   3.07  [   0.81 sec. at Pass 5]{postMap}
DE:   #PIs = 147  #Luts =   122  Max Lvl =  10  Avg Lvl =   2.82  [   1.10 sec. at Pass 6]{map}
DE:   #PIs = 147  #Luts =   121  Max Lvl =  10  Avg Lvl =   2.73  [   0.80 sec. at Pass 7]{postMap}
DE:   #PIs = 147  #Luts =   121  Max Lvl =  10  Avg Lvl =   2.73  [   1.21 sec. at Pass 8]{map}
DE:   #PIs = 147  #Luts =   121  Max Lvl =  10  Avg Lvl =   2.73  [   1.27 sec. at Pass 9]{postMap}
DE:   #PIs = 147  #Luts =   121  Max Lvl =  10  Avg Lvl =   2.73  [   0.96 sec. at Pass 10]{map}
DE:   #PIs = 147  #Luts =   120  Max Lvl =   9  Avg Lvl =   2.69  [   1.43 sec. at Pass 11]{pushMap}
DE:   #PIs = 147  #Luts =   120  Max Lvl =   9  Avg Lvl =   2.69  [   1.21 sec. at Pass 12]{postMap}
DE:   #PIs = 147  #Luts =   120  Max Lvl =   9  Avg Lvl =   2.69  [   1.18 sec. at Pass 13]{map}
DE:   #PIs = 147  #Luts =   120  Max Lvl =   9  Avg Lvl =   2.69  [   1.07 sec. at Pass 14]{postMap}
DE:   #PIs = 147  #Luts =   120  Max Lvl =   9  Avg Lvl =   2.69  [   0.54 sec. at Pass 15]{pushMap}
DE:   #PIs = 147  #Luts =   120  Max Lvl =   9  Avg Lvl =   2.69  [   0.30 sec. at Pass 16]{finalMap}

yosys> opt_expr

3.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_merge -nomux

3.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.151. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.152. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 682 unused wires.
<suppressed ~15 debug messages>

yosys> opt_expr

3.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.155. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.156. Printing statistics.

=== aes ===

   Number of wires:               8638
   Number of wire bits:          34325
   Number of public wires:        8487
   Number of public wire bits:   34174
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $_DFFE_PN0P_                   33
     $_DFF_PN0_                     31
     $_DFF_PN1_                      2
     $lut                          118


yosys> shregmap -minlen 8 -maxlen 20

3.157. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.158. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.159. Printing statistics.

=== aes ===

   Number of wires:               8638
   Number of wire bits:          34325
   Number of public wires:        8487
   Number of public wire bits:   34174
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $_DFFE_PN0P_                   33
     $_DFF_PN0_                     31
     $_DFF_PN1_                      2
     $lut                          118


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.160. Executing TECHMAP pass (map to technology primitives).

3.160.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.160.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.160.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~320 debug messages>

yosys> opt_expr -mux_undef

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~2465 debug messages>

yosys> simplemap

3.162. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_merge

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
<suppressed ~3516 debug messages>
Removed a total of 1172 cells.

yosys> opt_dff -nodffe -nosdff

3.165. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 465 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
<suppressed ~25 debug messages>

yosys> opt_merge -nomux

3.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.172. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.173. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_gV39CE/abc_tmp_2.scr

3.176. Executing ABC pass (technology mapping using ABC).

3.176.1. Extracting gate netlist of module `\aes' to `<abc-temp-dir>/input.blif'..
Extracted 748 gates and 895 wires to a netlist network with 145 inputs and 53 outputs.

3.176.1.1. Executing ABC.
DE:   #PIs = 145  #Luts =   119  Max Lvl =   7  Avg Lvl =   2.43  [   0.17 sec. at Pass 0]{firstMap}
DE:   #PIs = 145  #Luts =   119  Max Lvl =   7  Avg Lvl =   2.43  [   1.36 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 145  #Luts =   118  Max Lvl =  10  Avg Lvl =   2.94  [   0.23 sec. at Pass 2]{map}
DE:   #PIs = 145  #Luts =   118  Max Lvl =  10  Avg Lvl =   2.94  [   0.36 sec. at Pass 3]{postMap}
DE:   #PIs = 145  #Luts =   118  Max Lvl =  10  Avg Lvl =   2.94  [   0.80 sec. at Pass 4]{map}
DE:   #PIs = 145  #Luts =   118  Max Lvl =  10  Avg Lvl =   2.94  [   0.80 sec. at Pass 5]{postMap}
DE:   #PIs = 145  #Luts =   118  Max Lvl =  10  Avg Lvl =   2.94  [   0.67 sec. at Pass 6]{pushMap}
DE:   #PIs = 145  #Luts =   118  Max Lvl =  10  Avg Lvl =   2.94  [   0.12 sec. at Pass 7]{finalMap}

yosys> opt_expr

3.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.

yosys> opt_merge -nomux

3.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes.
Performed a total of 0 changes.

yosys> opt_merge

3.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes'.
Removed a total of 0 cells.

yosys> opt_share

3.182. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.183. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 640 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.186. Executing HIERARCHY pass (managing design hierarchy).

3.186.1. Analyzing design hierarchy..
Top module:  \aes

3.186.2. Analyzing design hierarchy..
Top module:  \aes
Removed 0 unused modules.

yosys> stat

3.187. Printing statistics.

=== aes ===

   Number of wires:               8636
   Number of wire bits:          34323
   Number of public wires:        8487
   Number of public wire bits:   34174
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $lut                          118
     dffsre                         66


yosys> opt_clean -purge

3.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes..
Removed 0 unused cells and 8433 unused wires.
<suppressed ~8433 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.189. Executing Verilog backend.
Dumping module `\aes'.

Warnings: 384 unique messages, 384 total
End of script. Logfile hash: 32d8e03e43, CPU: user 27.76s system 0.33s, MEM: 462.32 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 73% 6x abc (74 sec), 7% 24x opt_clean (7 sec), ...
real 76.96
user 93.64
sys 7.87
