<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.10.25.18:59:31"
 outputDirectory="/home/jrb/code/fpga-stuff/projects/altera-example1/soc/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE15F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="soc:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE15F23C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1572047971,AUTO_UNIQUE_ID=(clock_source:19.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:19.1:TAC=6.0,TMRD=3,TRCD=20.0,TRFC=60.0,TRP=40.0,TWR=20.0,addressWidth=24,bankWidth=2,casLatency=2,clockRate=50000000,columnWidth=9,componentName=soc_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=8,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=33554432)(clock:19.1:)(reset:19.1:)"
   instancePathKey="soc"
   kind="soc"
   version="1.0"
   name="soc">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1572047971" />
  <parameter name="AUTO_DEVICE" value="EP4CE15F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/jrb/code/fpga-stuff/projects/altera-example1/soc/synthesis/soc.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/jrb/code/fpga-stuff/projects/altera-example1/soc.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jrb/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="/home/jrb/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="soc">queue size: 0 starting:soc "soc"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="soc"><![CDATA["<b>soc</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/soc_sdram</b>"]]></message>
   <message level="Debug" culprit="soc"><![CDATA["<b>soc</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="soc">queue size: 1 starting:altera_avalon_new_sdram_controller "submodules/soc_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'soc_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/jrb/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram --dir=/tmp/alt8194_4717858449958038039.dir/0005_sdram_gen/ --quartus_dir=/home/jrb/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8194_4717858449958038039.dir/0005_sdram_gen//soc_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl line 18.</message>
   <message level="Info" culprit="sdram">BEGIN failed--compilation aborted at /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl line 18.</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'soc_sdram'</message>
   <message level="Error" culprit="sdram">Failed to find module soc_sdram</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>soc</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:19.1:TAC=6.0,TMRD=3,TRCD=20.0,TRFC=60.0,TRP=40.0,TWR=20.0,addressWidth=24,bankWidth=2,casLatency=2,clockRate=50000000,columnWidth=9,componentName=soc_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=8,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="soc:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="19.1"
   name="soc_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="2" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="40.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="soc_sdram" />
  <parameter name="TRFC" value="60.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="TWR" value="20.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="6.0" />
  <parameter name="initRefreshCommands" value="8" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jrb/intelFPGA_lite/19.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="soc" as="sdram" />
  <messages>
   <message level="Debug" culprit="soc">queue size: 1 starting:altera_avalon_new_sdram_controller "submodules/soc_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'soc_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/jrb/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram --dir=/tmp/alt8194_4717858449958038039.dir/0005_sdram_gen/ --quartus_dir=/home/jrb/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8194_4717858449958038039.dir/0005_sdram_gen//soc_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa /home/jrb/intelFPGA_lite/19.1/quartus/sopc_builder/bin /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl line 18.</message>
   <message level="Info" culprit="sdram">BEGIN failed--compilation aborted at /home/jrb/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl line 18.</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'soc_sdram'</message>
   <message level="Error" culprit="sdram">Failed to find module soc_sdram</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>soc</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:19.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="soc:.:rst_controller"
   kind="altera_reset_controller"
   version="19.1"
   name="altera_reset_controller">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jrb/intelFPGA_lite/19.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="soc" as="rst_controller" />
  <messages/>
 </entity>
</deploy>
