{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/03-01_full_adder/src/full_adder.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/03-01_full_adder/impl/temp/rtl_parser.result",
 "Top" : "full_adder",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}