{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694989799846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694989799853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 17:29:59 2023 " "Processing started: Sun Sep 17 17:29:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694989799853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694989799853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maquina -c maquina " "Command: quartus_map --read_settings_files=on --write_settings_files=off maquina -c maquina" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694989799854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694989800301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694989800301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-behai " "Found design unit 1: FF_D-behai" {  } { { "FF_D.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/FF_D.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808429 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/FF_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694989808429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_boton-estruc " "Found design unit 1: maquina_boton-estruc" {  } { { "maquina_boton.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/maquina_boton.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808430 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_boton " "Found entity 1: maquina_boton" {  } { { "maquina_boton.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/maquina_boton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694989808430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_mealy_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_mealy_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_mealy_boton-behai " "Found design unit 1: maquina_mealy_boton-behai" {  } { { "maquina_mealy_boton.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/maquina_mealy_boton.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808432 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_mealy_boton " "Found entity 1: maquina_mealy_boton" {  } { { "maquina_mealy_boton.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/maquina_mealy_boton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694989808432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore_contador-behai " "Found design unit 1: moore_contador-behai" {  } { { "moore_contador.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/moore_contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808435 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore_contador " "Found entity 1: moore_contador" {  } { { "moore_contador.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/moore_contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694989808435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694989808435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "moore_contador " "Elaborating entity \"moore_contador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694989808471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num moore_contador.vhd(31) " "VHDL Process Statement warning at moore_contador.vhd(31): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_contador.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/moore_contador.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694989808472 "|moore_contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num moore_contador.vhd(37) " "VHDL Process Statement warning at moore_contador.vhd(37): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_contador.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/moore_contador.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694989808472 "|moore_contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num moore_contador.vhd(43) " "VHDL Process Statement warning at moore_contador.vhd(43): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_contador.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/moore_contador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694989808472 "|moore_contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num moore_contador.vhd(49) " "VHDL Process Statement warning at moore_contador.vhd(49): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_contador.vhd" "" { Text "E:/PROYECTO_QUARTUS/pruebas_maquinas/moore_contador.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1694989808472 "|moore_contador"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694989809051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694989809532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694989809532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694989809558 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694989809558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694989809558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694989809558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694989809569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 17:30:09 2023 " "Processing ended: Sun Sep 17 17:30:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694989809569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694989809569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694989809569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694989809569 ""}
