{
  "module_name": "hd64572.h",
  "hash_id": "8cb9b78ff3d307fb8e05583b280d43fa9685f02993441e7f23dfa4096cc4686f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wan/hd64572.h",
  "human_readable_source": " \n \n\n#ifndef __HD64572_H\n#define __HD64572_H\n\n \n#define\tILAR\t0x00\n\n \n#define PABR0L\t0x20\t \n#define PABR0H\t0x21\t \n#define PABR1L\t0x22\t \n#define PABR1H\t0x23\t \n#define WCRL\t0x24\t \n#define WCRM\t0x25\t \n#define WCRH\t0x26\t \n\n \n#define IVR\t0x60\t \n#define IMVR\t0x64\t \n#define ITCR\t0x68\t \n#define ISR0\t0x6c\t \n#define ISR1\t0x70\t \n#define IER0\t0x74\t \n#define IER1\t0x78\t \n\n \n#define\tM_REG(reg, chan)\t(reg + 0x80*chan)\t\t \n#define\tDRX_REG(reg, chan)\t(reg + 0x40*chan)\t\t \n#define\tDTX_REG(reg, chan)\t(reg + 0x20*(2*chan + 1))\t \n#define\tTRX_REG(reg, chan)\t(reg + 0x20*chan)\t\t \n#define\tTTX_REG(reg, chan)\t(reg + 0x10*(2*chan + 1))\t \n#define\tST_REG(reg, chan)\t(reg + 0x80*chan)\t\t \n#define IR0_DRX(val, chan)\t((val)<<(8*(chan)))\t\t \n#define IR0_DTX(val, chan)\t((val)<<(4*(2*chan + 1)))\t \n#define IR0_M(val, chan)\t((val)<<(8*(chan)))\t\t \n\n \n#define MSCI0_OFFSET 0x00\n#define MSCI1_OFFSET 0x80\n\n#define MD0\t0x138\t \n#define MD1\t0x139\t \n#define MD2\t0x13a\t \n#define MD3\t0x13b\t \n#define CTL\t0x130\t \n#define RXS\t0x13c\t \n#define TXS\t0x13d\t \n#define EXS\t0x13e\t \n#define TMCT\t0x144\t \n#define TMCR\t0x145\t \n#define CMD\t0x128\t \n#define ST0\t0x118\t \n#define ST1\t0x119\t \n#define ST2\t0x11a\t \n#define ST3\t0x11b\t \n#define ST4\t0x11c\t \n#define FST\t0x11d\t \n#define IE0\t0x120\t \n#define IE1\t0x121\t \n#define IE2\t0x122\t \n#define IE4\t0x124\t \n#define FIE\t0x125\t \n#define SA0\t0x140\t \n#define SA1\t0x141\t \n#define IDL\t0x142\t \n#define TRBL\t0x100\t  \n#define TRBK\t0x101\t  \n#define TRBJ\t0x102\t  \n#define TRBH\t0x103\t  \n#define TRC0\t0x148\t  \n#define TRC1\t0x149\t  \n#define RRC\t0x14a\t  \n#define CST0\t0x108\t  \n#define CST1\t0x109\t  \n#define CST2\t0x10a\t  \n#define CST3\t0x10b\t  \n#define GPO\t0x131\t \n#define TFS\t0x14b\t \n#define TFN\t0x143\t \n#define TBN\t0x110\t \n#define RBN\t0x111\t \n#define TNR0\t0x150\t \n#define TNR1\t0x151\t \n#define TCR\t0x152\t \n#define RNR\t0x154\t \n#define RCR\t0x156\t \n\n \n#define TIMER0RX_OFFSET 0x00\n#define TIMER0TX_OFFSET 0x10\n#define TIMER1RX_OFFSET 0x20\n#define TIMER1TX_OFFSET 0x30\n\n#define TCNTL\t0x200\t \n#define TCNTH\t0x201\t \n#define TCONRL\t0x204\t \n#define TCONRH\t0x205\t \n#define TCSR\t0x206\t \n#define TEPR\t0x207\t \n\n \n#define PCR\t\t0x40\t\t \n#define DRR\t\t0x44\t\t \n#define DMER\t\t0x07\t\t \n#define BTCR\t\t0x08\t\t \n#define BOLR\t\t0x0c\t\t \n#define DSR_RX(chan)\t(0x48 + 2*chan)\t \n#define DSR_TX(chan)\t(0x49 + 2*chan)\t \n#define DIR_RX(chan)\t(0x4c + 2*chan)\t \n#define DIR_TX(chan)\t(0x4d + 2*chan)\t \n#define FCT_RX(chan)\t(0x50 + 2*chan)\t \n#define FCT_TX(chan)\t(0x51 + 2*chan)\t \n#define DMR_RX(chan)\t(0x54 + 2*chan)\t \n#define DMR_TX(chan)\t(0x55 + 2*chan)\t \n#define DCR_RX(chan)\t(0x58 + 2*chan)\t \n#define DCR_TX(chan)\t(0x59 + 2*chan)\t \n\n \n#define DMAC0RX_OFFSET 0x00\n#define DMAC0TX_OFFSET 0x20\n#define DMAC1RX_OFFSET 0x40\n#define DMAC1TX_OFFSET 0x60\n\n#define DARL\t0x80\t \n#define DARH\t0x81\t \n#define DARB\t0x82\t \n#define DARBH\t0x83\t \n#define SARL\t0x80\t \n#define SARH\t0x81\t \n#define SARB\t0x82\t \n#define DARBH\t0x83\t \n#define BARL\t0x80\t \n#define BARH\t0x81\t \n#define BARB\t0x82\t \n#define BARBH\t0x83\t \n#define CDAL\t0x84\t \n#define CDAH\t0x85\t \n#define CDAB\t0x86\t \n#define CDABH\t0x87\t \n#define EDAL\t0x88\t \n#define EDAH\t0x89\t \n#define EDAB\t0x8a\t \n#define EDABH\t0x8b\t \n#define BFLL\t0x90\t \n#define BFLH\t0x91\t \n#define BCRL\t0x8c\t \n#define BCRH\t0x8d\t \n\n \ntypedef struct {\n\tunsigned long\tnext;\t\t \n\tunsigned long\tptbuf;\t\t \n\tunsigned short\tlen;\t\t \n\tunsigned char\tstatus;\t\t \n\tunsigned char\tfiller[5];\t  \n} pcsca_bd_t;\n\n \ntypedef struct {\n\tu32 cp;\t\t\t \n\tu32 bp;\t\t\t \n\tu16 len;\t\t \n\tu8 stat;\t\t \n\tu8 unused;\t\t \n}pkt_desc;\n\n\n \n#define DST_EOT\t\t0x01\t \n#define DST_OSB\t\t0x02\t \n#define DST_CRC\t\t0x04\t \n#define DST_OVR\t\t0x08\t \n#define DST_UDR\t\t0x08\t \n#define DST_RBIT\t0x10\t \n#define DST_ABT\t\t0x20\t \n#define DST_SHRT\t0x40\t \n#define DST_EOM\t\t0x80\t \n\n \n\n#define ST_TX_EOM     0x80\t \n#define ST_TX_UNDRRUN 0x08\n#define ST_TX_OWNRSHP 0x02\n#define ST_TX_EOT     0x01\t \n\n#define ST_RX_EOM     0x80\t \n#define ST_RX_SHORT   0x40\t \n#define ST_RX_ABORT   0x20\t \n#define ST_RX_RESBIT  0x10\t \n#define ST_RX_OVERRUN 0x08\t \n#define ST_RX_CRC     0x04\t \n#define ST_RX_OWNRSHP 0x02\n\n#define ST_ERROR_MASK 0x7C\n\n \n#define CMCR\t0x158\t \n#define TECNTL\t0x160\t \n#define TECNTM\t0x161\t \n#define TECNTH\t0x162\t \n#define TECCR\t0x163\t \n#define URCNTL\t0x164\t \n#define URCNTH\t0x165\t \n#define URCCR\t0x167\t \n#define RECNTL\t0x168\t \n#define RECNTM\t0x169\t \n#define RECNTH\t0x16a\t \n#define RECCR\t0x16b\t \n#define ORCNTL\t0x16c\t \n#define ORCNTH\t0x16d\t \n#define ORCCR\t0x16f\t \n#define CECNTL\t0x170\t \n#define CECNTH\t0x171\t \n#define CECCR\t0x173\t \n#define ABCNTL\t0x174\t \n#define ABCNTH\t0x175\t \n#define ABCCR\t0x177\t \n#define SHCNTL\t0x178\t \n#define SHCNTH\t0x179\t \n#define SHCCR\t0x17b\t \n#define RSCNTL\t0x17c\t \n#define RSCNTH\t0x17d\t \n#define RSCCR\t0x17f\t \n\n \n\n#define IR0_DMIC\t0x00000001\n#define IR0_DMIB\t0x00000002\n#define IR0_DMIA\t0x00000004\n#define IR0_EFT\t\t0x00000008\n#define IR0_DMAREQ\t0x00010000\n#define IR0_TXINT\t0x00020000\n#define IR0_RXINTB\t0x00040000\n#define IR0_RXINTA\t0x00080000\n#define IR0_TXRDY\t0x00100000\n#define IR0_RXRDY\t0x00200000\n\n#define MD0_CRC16_0\t0x00\n#define MD0_CRC16_1\t0x01\n#define MD0_CRC32\t0x02\n#define MD0_CRC_CCITT\t0x03\n#define MD0_CRCC0\t0x04\n#define MD0_CRCC1\t0x08\n#define MD0_AUTO_ENA\t0x10\n#define MD0_ASYNC\t0x00\n#define MD0_BY_MSYNC\t0x20\n#define MD0_BY_BISYNC\t0x40\n#define MD0_BY_EXT\t0x60\n#define MD0_BIT_SYNC\t0x80\n#define MD0_TRANSP\t0xc0\n\n#define MD0_HDLC        0x80\t \n\n#define MD0_CRC_NONE\t0x00\n#define MD0_CRC_16_0\t0x04\n#define MD0_CRC_16\t0x05\n#define MD0_CRC_ITU32\t0x06\n#define MD0_CRC_ITU\t0x07\n\n#define MD1_NOADDR\t0x00\n#define MD1_SADDR1\t0x40\n#define MD1_SADDR2\t0x80\n#define MD1_DADDR\t0xc0\n\n#define MD2_NRZI_IEEE\t0x40\n#define MD2_MANCHESTER\t0x80\n#define MD2_FM_MARK\t0xA0\n#define MD2_FM_SPACE\t0xC0\n#define MD2_LOOPBACK\t0x03\t \n\n#define MD2_F_DUPLEX\t0x00\n#define MD2_AUTO_ECHO\t0x01\n#define MD2_LOOP_HI_Z\t0x02\n#define MD2_LOOP_MIR\t0x03\n#define MD2_ADPLL_X8\t0x00\n#define MD2_ADPLL_X16\t0x08\n#define MD2_ADPLL_X32\t0x10\n#define MD2_NRZ\t\t0x00\n#define MD2_NRZI\t0x20\n#define MD2_NRZ_IEEE\t0x40\n#define MD2_MANCH\t0x00\n#define MD2_FM1\t\t0x20\n#define MD2_FM0\t\t0x40\n#define MD2_FM\t\t0x80\n\n#define CTL_RTS\t\t0x01\n#define CTL_DTR\t\t0x02\n#define CTL_SYN\t\t0x04\n#define CTL_IDLC\t0x10\n#define CTL_UDRNC\t0x20\n#define CTL_URSKP\t0x40\n#define CTL_URCT\t0x80\n\n#define CTL_NORTS\t0x01\n#define CTL_NODTR\t0x02\n#define CTL_IDLE\t0x10\n\n#define\tRXS_BR0\t\t0x01\n#define\tRXS_BR1\t\t0x02\n#define\tRXS_BR2\t\t0x04\n#define\tRXS_BR3\t\t0x08\n#define\tRXS_ECLK\t0x00\n#define\tRXS_ECLK_NS\t0x20\n#define\tRXS_IBRG\t0x40\n#define\tRXS_PLL1\t0x50\n#define\tRXS_PLL2\t0x60\n#define\tRXS_PLL3\t0x70\n#define\tRXS_DRTXC\t0x80\n\n#define\tTXS_BR0\t\t0x01\n#define\tTXS_BR1\t\t0x02\n#define\tTXS_BR2\t\t0x04\n#define\tTXS_BR3\t\t0x08\n#define\tTXS_ECLK\t0x00\n#define\tTXS_IBRG\t0x40\n#define\tTXS_RCLK\t0x60\n#define\tTXS_DTRXC\t0x80\n\n#define\tEXS_RES0\t0x01\n#define\tEXS_RES1\t0x02\n#define\tEXS_RES2\t0x04\n#define\tEXS_TES0\t0x10\n#define\tEXS_TES1\t0x20\n#define\tEXS_TES2\t0x40\n\n#define CLK_BRG_MASK\t0x0F\n#define CLK_PIN_OUT\t0x80\n#define CLK_LINE    \t0x00\t \n#define CLK_BRG     \t0x40\t \n#define CLK_TX_RXCLK\t0x60\t \n\n#define CMD_RX_RST\t0x11\n#define CMD_RX_ENA\t0x12\n#define CMD_RX_DIS\t0x13\n#define CMD_RX_CRC_INIT\t0x14\n#define CMD_RX_MSG_REJ\t0x15\n#define CMD_RX_MP_SRCH\t0x16\n#define CMD_RX_CRC_EXC\t0x17\n#define CMD_RX_CRC_FRC\t0x18\n#define CMD_TX_RST\t0x01\n#define CMD_TX_ENA\t0x02\n#define CMD_TX_DISA\t0x03\n#define CMD_TX_CRC_INIT\t0x04\n#define CMD_TX_CRC_EXC\t0x05\n#define CMD_TX_EOM\t0x06\n#define CMD_TX_ABORT\t0x07\n#define CMD_TX_MP_ON\t0x08\n#define CMD_TX_BUF_CLR\t0x09\n#define CMD_TX_DISB\t0x0b\n#define CMD_CH_RST\t0x21\n#define CMD_SRCH_MODE\t0x31\n#define CMD_NOP\t\t0x00\n\n#define CMD_RESET\t0x21\n#define CMD_TX_ENABLE\t0x02\n#define CMD_RX_ENABLE\t0x12\n\n#define ST0_RXRDY\t0x01\n#define ST0_TXRDY\t0x02\n#define ST0_RXINTB\t0x20\n#define ST0_RXINTA\t0x40\n#define ST0_TXINT\t0x80\n\n#define ST1_IDLE\t0x01\n#define ST1_ABORT\t0x02\n#define ST1_CDCD\t0x04\n#define ST1_CCTS\t0x08\n#define ST1_SYN_FLAG\t0x10\n#define ST1_CLMD\t0x20\n#define ST1_TXIDLE\t0x40\n#define ST1_UDRN\t0x80\n\n#define ST2_CRCE\t0x04\n#define ST2_ONRN\t0x08\n#define ST2_RBIT\t0x10\n#define ST2_ABORT\t0x20\n#define ST2_SHORT\t0x40\n#define ST2_EOM\t\t0x80\n\n#define ST3_RX_ENA\t0x01\n#define ST3_TX_ENA\t0x02\n#define ST3_DCD\t\t0x04\n#define ST3_CTS\t\t0x08\n#define ST3_SRCH_MODE\t0x10\n#define ST3_SLOOP\t0x20\n#define ST3_GPI\t\t0x80\n\n#define ST4_RDNR\t0x01\n#define ST4_RDCR\t0x02\n#define ST4_TDNR\t0x04\n#define ST4_TDCR\t0x08\n#define ST4_OCLM\t0x20\n#define ST4_CFT\t\t0x40\n#define ST4_CGPI\t0x80\n\n#define FST_CRCEF\t0x04\n#define FST_OVRNF\t0x08\n#define FST_RBIF\t0x10\n#define FST_ABTF\t0x20\n#define FST_SHRTF\t0x40\n#define FST_EOMF\t0x80\n\n#define IE0_RXRDY\t0x01\n#define IE0_TXRDY\t0x02\n#define IE0_RXINTB\t0x20\n#define IE0_RXINTA\t0x40\n#define IE0_TXINT\t0x80\n#define IE0_UDRN\t0x00008000  \n#define IE0_CDCD\t0x00000400  \n\n#define IE1_IDLD\t0x01\n#define IE1_ABTD\t0x02\n#define IE1_CDCD\t0x04\n#define IE1_CCTS\t0x08\n#define IE1_SYNCD\t0x10\n#define IE1_CLMD\t0x20\n#define IE1_IDL\t\t0x40\n#define IE1_UDRN\t0x80\n\n#define IE2_CRCE\t0x04\n#define IE2_OVRN\t0x08\n#define IE2_RBIT\t0x10\n#define IE2_ABT\t\t0x20\n#define IE2_SHRT\t0x40\n#define IE2_EOM\t\t0x80\n\n#define IE4_RDNR\t0x01\n#define IE4_RDCR\t0x02\n#define IE4_TDNR\t0x04\n#define IE4_TDCR\t0x08\n#define IE4_OCLM\t0x20\n#define IE4_CFT\t\t0x40\n#define IE4_CGPI\t0x80\n\n#define FIE_CRCEF\t0x04\n#define FIE_OVRNF\t0x08\n#define FIE_RBIF\t0x10\n#define FIE_ABTF\t0x20\n#define FIE_SHRTF\t0x40\n#define FIE_EOMF\t0x80\n\n#define DSR_DWE\t\t0x01\n#define DSR_DE\t\t0x02\n#define DSR_REF\t\t0x04\n#define DSR_UDRF\t0x04\n#define DSR_COA\t\t0x08\n#define DSR_COF\t\t0x10\n#define DSR_BOF\t\t0x20\n#define DSR_EOM\t\t0x40\n#define DSR_EOT\t\t0x80\n\n#define DIR_REF\t\t0x04\n#define DIR_UDRF\t0x04\n#define DIR_COA\t\t0x08\n#define DIR_COF\t\t0x10\n#define DIR_BOF\t\t0x20\n#define DIR_EOM\t\t0x40\n#define DIR_EOT\t\t0x80\n\n#define DIR_REFE\t0x04\n#define DIR_UDRFE\t0x04\n#define DIR_COAE\t0x08\n#define DIR_COFE\t0x10\n#define DIR_BOFE\t0x20\n#define DIR_EOME\t0x40\n#define DIR_EOTE\t0x80\n\n#define DMR_CNTE\t0x02\n#define DMR_NF\t\t0x04\n#define DMR_SEOME\t0x08\n#define DMR_TMOD\t0x10\n\n#define DMER_DME        0x80\t \n\n#define DCR_SW_ABT\t0x01\n#define DCR_FCT_CLR\t0x02\n\n#define DCR_ABORT\t0x01\n#define DCR_CLEAR_EOF\t0x02\n\n#define PCR_COTE\t0x80\n#define PCR_PR0\t\t0x01\n#define PCR_PR1\t\t0x02\n#define PCR_PR2\t\t0x04\n#define PCR_CCC\t\t0x08\n#define PCR_BRC\t\t0x10\n#define PCR_OSB\t\t0x40\n#define PCR_BURST\t0x80\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}