<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="and_port.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="and_port.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CHK" xil_pn:name="and_port.chk"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="and_port.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CXT" xil_pn:name="and_port.cxt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="and_port.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="and_port.jed"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="and_port.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="and_port.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="and_port.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="and_port.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="and_port.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="and_port.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="and_port.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="and_port.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="and_port.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and_port.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="and_port.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="and_port.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="and_port.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="and_port.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="and_port.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="and_port.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="and_port.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="and_port.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and_port_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="and_port_build.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="and_port_html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and_port_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="and_port_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="and_port_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="and_port_pad.csv"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and_port_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="and_port_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="and_port_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/fit/and_port_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/fit/and_port_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/fit/and_port_timesim.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1692703414" xil_pn:in_ck="5075837698688863591" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1692703414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_port.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1692703418" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7483002103855334625" xil_pn:start_ts="1692703418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692703418" xil_pn:in_ck="5075837698688863591" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1692703418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_port.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1692703423" xil_pn:in_ck="5075837698688863591" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="558076659036568206" xil_pn:start_ts="1692703418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="and_port_beh.prj"/>
      <outfile xil_pn:name="and_port_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1692703423" xil_pn:in_ck="-1229449786996632026" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7596807214615264527" xil_pn:start_ts="1692703423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="and_port_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1692703218" xil_pn:in_ck="5075837698688863591" xil_pn:name="TRANEXT_xstsynthesize_xbr" xil_pn:prop_ck="4373954063636620164" xil_pn:start_ts="1692703213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="and_port.lso"/>
      <outfile xil_pn:name="and_port.ngc"/>
      <outfile xil_pn:name="and_port.ngr"/>
      <outfile xil_pn:name="and_port.prj"/>
      <outfile xil_pn:name="and_port.stx"/>
      <outfile xil_pn:name="and_port.syr"/>
      <outfile xil_pn:name="and_port.xst"/>
      <outfile xil_pn:name="and_port_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1692703218" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6165853223676252271" xil_pn:start_ts="1692703218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692703222" xil_pn:in_ck="5075837698688854845" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="5365982227633279596" xil_pn:start_ts="1692703218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="and_port.bld"/>
      <outfile xil_pn:name="and_port.ngd"/>
      <outfile xil_pn:name="and_port_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1692703229" xil_pn:in_ck="5075837698688854846" xil_pn:name="TRANEXT_vm6File_xbr" xil_pn:prop_ck="-1465441811654639683" xil_pn:start_ts="1692703222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_port.chk"/>
      <outfile xil_pn:name="and_port.cxt"/>
      <outfile xil_pn:name="and_port.gyd"/>
      <outfile xil_pn:name="and_port.log"/>
      <outfile xil_pn:name="and_port.mfd"/>
      <outfile xil_pn:name="and_port.nga"/>
      <outfile xil_pn:name="and_port.pad"/>
      <outfile xil_pn:name="and_port.pnx"/>
      <outfile xil_pn:name="and_port.rpt"/>
      <outfile xil_pn:name="and_port.vm6"/>
      <outfile xil_pn:name="and_port.xml"/>
      <outfile xil_pn:name="and_port_build.xml"/>
      <outfile xil_pn:name="and_port_html"/>
      <outfile xil_pn:name="and_port_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1692703230" xil_pn:in_ck="5075837698688863710" xil_pn:name="TRANEXT_crtProg_xbr" xil_pn:prop_ck="5245363024343" xil_pn:start_ts="1692703229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="and_port.jed"/>
    </transform>
    <transform xil_pn:end_ts="1692703229" xil_pn:in_ck="5075837698688863710" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1692703227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692703530" xil_pn:in_ck="5075837698688854843" xil_pn:name="TRAN_postFitSimModel" xil_pn:prop_ck="7621742219486765310" xil_pn:start_ts="1692703528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/fit/and_port_timesim.nlf"/>
      <outfile xil_pn:name="netgen/fit/and_port_timesim.sdf"/>
      <outfile xil_pn:name="netgen/fit/and_port_timesim.v"/>
    </transform>
  </transforms>

</generated_project>
