// Seed: 4156678160
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
  assign id_1 = id_3;
  supply1 id_5 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input logic id_1,
    input wor id_2,
    output wor id_3,
    output wire id_4,
    output tri0 id_5,
    output tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    output tri1 id_10
);
  logic id_12;
  always @(posedge 1) begin
    id_12 <= 1 - 1;
  end
  assign id_3  = 1;
  assign id_12 = id_1;
  module_0();
endmodule
