vendor_name = ModelSim
source_file = 1, D:/Quartus14Extra/unbit.vhd
source_file = 1, D:/Quartus14Extra/selector.vhd
source_file = 1, D:/Quartus14Extra/rutadatos.vhd
source_file = 1, D:/Quartus14Extra/registroSP.vhd
source_file = 1, D:/Quartus14Extra/RegistroPP.vhd
source_file = 1, D:/Quartus14Extra/registro64bits.vhd
source_file = 1, D:/Quartus14Extra/Receptor.vhd
source_file = 1, D:/Quartus14Extra/practica14b.vhd
source_file = 1, D:/Quartus14Extra/Practica14.vhd
source_file = 1, D:/Quartus14Extra/practica12.vhd
source_file = 1, D:/Quartus14Extra/Multiplexor.vhd
source_file = 1, D:/Quartus14Extra/ms1.vhd
source_file = 1, D:/Quartus14Extra/medioBit.vhd
source_file = 1, D:/Quartus14Extra/detector_de_flanco.vhd
source_file = 1, D:/Quartus14Extra/DecodDisp.vhd
source_file = 1, D:/Quartus14Extra/controlEN.vhd
source_file = 1, D:/Quartus14Extra/contador9bits.vhd
source_file = 1, D:/Quartus14Extra/contador9bit.vhd
source_file = 1, D:/Quartus14Extra/Contador8.vhd
source_file = 1, D:/Quartus14Extra/comparador.vhd
source_file = 1, D:/Quartus14Extra/AsciiA16Seg.vhd
source_file = 1, D:/Quartus17/sumador1bit.vhd
source_file = 1, D:/Quartus17/sumador_restadornbits.vhd
source_file = 1, D:/Quartus17/RutaDatos.vhd
source_file = 1, D:/Quartus17/ROM.vhd
source_file = 1, D:/Quartus17/RISCV.vhd
source_file = 1, D:/Quartus17/RAMJD.vhd
source_file = 1, D:/Quartus17/RAM8.vhd
source_file = 1, D:/Quartus17/RAM.vhd
source_file = 1, D:/Quartus17/Puente.vhd
source_file = 1, D:/Quartus17/Procesador.vhd
source_file = 1, D:/Quartus17/Practica17.vhd
source_file = 1, D:/Quartus17/Multiplex.vhd
source_file = 1, D:/Quartus17/GenInm.vhd
source_file = 1, D:/Quartus17/DesplIzq.vhd
source_file = 1, D:/Quartus17/DesplDerArit.vhd
source_file = 1, D:/Quartus17/DesplDer.vhd
source_file = 1, D:/Quartus17/CompMayorMenor.vhd
source_file = 1, D:/Quartus17/BiestD32.vhd
source_file = 1, D:/Quartus17/BiestD8.vhd
source_file = 1, D:/Quartus17/BancoReg.vhd
source_file = 1, D:/Quartus17/Alu.vhd
source_file = 1, ../Quartus17/practica18.vhd
source_file = 1, D:/Quartus18/practica18.vhd
source_file = 1, D:/Quartus18/BiestD8_r.vhd
source_file = 1, D:/Quartus18/BiestD8_s.vhd
source_file = 1, D:/Quartus18/Controlador_pep.vhd
source_file = 1, D:/Quartus18/db/practica18.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Quartus18/db/altsyncram_d971.tdf
source_file = 1, D:/Quartus18/db/practica18.ram0_asciia16seg_c28836d7.hdl.mif
source_file = 1, D:/Quartus18/db/altsyncram_s571.tdf
source_file = 1, D:/Quartus18/db/practica18.ram0_ROM_16bd8.hdl.mif
source_file = 1, D:/Quartus18/db/altsyncram_utg1.tdf
design_name = practica18
instance = comp, \Decodificador|i12|cnt[0]\, Decodificador|i12|cnt[0], practica18, 1
instance = comp, \Decodificador|i12|cnt[2]\, Decodificador|i12|cnt[2], practica18, 1
instance = comp, \Decodificador|i12|cnt[11]\, Decodificador|i12|cnt[11], practica18, 1
instance = comp, \Decodificador|i12|cnt[13]\, Decodificador|i12|cnt[13], practica18, 1
instance = comp, \Decodificador|i12|cnt[14]\, Decodificador|i12|cnt[14], practica18, 1
instance = comp, \Decodificador|i12|cnt[0]~17\, Decodificador|i12|cnt[0]~17, practica18, 1
instance = comp, \Decodificador|i12|cnt[2]~21\, Decodificador|i12|cnt[2]~21, practica18, 1
instance = comp, \Decodificador|i12|cnt[11]~39\, Decodificador|i12|cnt[11]~39, practica18, 1
instance = comp, \Decodificador|i12|cnt[13]~43\, Decodificador|i12|cnt[13]~43, practica18, 1
instance = comp, \Decodificador|i12|cnt[14]~45\, Decodificador|i12|cnt[14]~45, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0\, RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a0, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0\, RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a0, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2\, RISC_V|RAM_c|ram_3_rtl_0|auto_generated|ram_block1a2, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2\, RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a2, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2\, RISC_V|RAM_c|ram_0_rtl_0|auto_generated|ram_block1a2, practica18, 1
instance = comp, \Recept|i3|Add0~6\, Recept|i3|Add0~6, practica18, 1
instance = comp, \Recept|i3|Add0~10\, Recept|i3|Add0~10, practica18, 1
instance = comp, \Recept|i3|Add0~12\, Recept|i3|Add0~12, practica18, 1
instance = comp, \Recept|i3|Add0~18\, Recept|i3|Add0~18, practica18, 1
instance = comp, \Recept|i3|Add0~20\, Recept|i3|Add0~20, practica18, 1
instance = comp, \Recept|i3|Add0~22\, Recept|i3|Add0~22, practica18, 1
instance = comp, \Recept|i7|Add0~4\, Recept|i7|Add0~4, practica18, 1
instance = comp, \Recept|i7|Add0~6\, Recept|i7|Add0~6, practica18, 1
instance = comp, \Recept|i7|Add0~10\, Recept|i7|Add0~10, practica18, 1
instance = comp, \Recept|i7|Add0~14\, Recept|i7|Add0~14, practica18, 1
instance = comp, \Recept|i2|Add0~2\, Recept|i2|Add0~2, practica18, 1
instance = comp, \Recept|i2|Add0~6\, Recept|i2|Add0~6, practica18, 1
instance = comp, \Recept|i2|Add0~8\, Recept|i2|Add0~8, practica18, 1
instance = comp, \Recept|i2|Add0~10\, Recept|i2|Add0~10, practica18, 1
instance = comp, \Recept|i2|Add0~14\, Recept|i2|Add0~14, practica18, 1
instance = comp, \Decodificador|i2|registro[0]\, Decodificador|i2|registro[0], practica18, 1
instance = comp, \Decodificador|i5|registro[1]\, Decodificador|i5|registro[1], practica18, 1
instance = comp, \Decodificador|i2|registro[1]\, Decodificador|i2|registro[1], practica18, 1
instance = comp, \Decodificador|i5|registro[2]\, Decodificador|i5|registro[2], practica18, 1
instance = comp, \Decodificador|i6|registro[2]\, Decodificador|i6|registro[2], practica18, 1
instance = comp, \Decodificador|i4|registro[2]\, Decodificador|i4|registro[2], practica18, 1
instance = comp, \Decodificador|i9|Mux5~0\, Decodificador|i9|Mux5~0, practica18, 1
instance = comp, \Decodificador|i7|registro[2]\, Decodificador|i7|registro[2], practica18, 1
instance = comp, \Decodificador|i9|Mux5~1\, Decodificador|i9|Mux5~1, practica18, 1
instance = comp, \Decodificador|i1|registro[3]\, Decodificador|i1|registro[3], practica18, 1
instance = comp, \Decodificador|i0|registro[3]\, Decodificador|i0|registro[3], practica18, 1
instance = comp, \Decodificador|i9|Mux4~2\, Decodificador|i9|Mux4~2, practica18, 1
instance = comp, \Decodificador|i6|registro[4]\, Decodificador|i6|registro[4], practica18, 1
instance = comp, \Decodificador|i4|registro[4]\, Decodificador|i4|registro[4], practica18, 1
instance = comp, \Decodificador|i9|Mux3~0\, Decodificador|i9|Mux3~0, practica18, 1
instance = comp, \Decodificador|i2|registro[5]\, Decodificador|i2|registro[5], practica18, 1
instance = comp, \Decodificador|i5|registro[6]\, Decodificador|i5|registro[6], practica18, 1
instance = comp, \Decodificador|i2|registro[6]\, Decodificador|i2|registro[6], practica18, 1
instance = comp, \Decodificador|i1|registro[6]\, Decodificador|i1|registro[6], practica18, 1
instance = comp, \Decodificador|i0|registro[6]\, Decodificador|i0|registro[6], practica18, 1
instance = comp, \Decodificador|i9|Mux1~2\, Decodificador|i9|Mux1~2, practica18, 1
instance = comp, \Decodificador|i3|registro[6]\, Decodificador|i3|registro[6], practica18, 1
instance = comp, \Decodificador|i9|Mux1~3\, Decodificador|i9|Mux1~3, practica18, 1
instance = comp, \Decodificador|i6|registro[7]\, Decodificador|i6|registro[7], practica18, 1
instance = comp, \Decodificador|i4|registro[7]\, Decodificador|i4|registro[7], practica18, 1
instance = comp, \Decodificador|i9|Mux0~0\, Decodificador|i9|Mux0~0, practica18, 1
instance = comp, \Decodificador|i2|registro[7]\, Decodificador|i2|registro[7], practica18, 1
instance = comp, \Decodificador|i1|registro[7]\, Decodificador|i1|registro[7], practica18, 1
instance = comp, \Decodificador|i0|registro[7]\, Decodificador|i0|registro[7], practica18, 1
instance = comp, \Decodificador|i9|Mux0~2\, Decodificador|i9|Mux0~2, practica18, 1
instance = comp, \Decodificador|i3|registro[7]\, Decodificador|i3|registro[7], practica18, 1
instance = comp, \Decodificador|i9|Mux0~3\, Decodificador|i9|Mux0~3, practica18, 1
instance = comp, \Decodificador|i12|Equal0~0\, Decodificador|i12|Equal0~0, practica18, 1
instance = comp, \Decodificador|i12|Equal0~1\, Decodificador|i12|Equal0~1, practica18, 1
instance = comp, \Decodificador|i12|Equal0~2\, Decodificador|i12|Equal0~2, practica18, 1
instance = comp, \Decodificador|i12|Equal0~3\, Decodificador|i12|Equal0~3, practica18, 1
instance = comp, \RegistroDisplays|registro[17]\, RegistroDisplays|registro[17], practica18, 1
instance = comp, \RegistroDisplays|registro[42]\, RegistroDisplays|registro[42], practica18, 1
instance = comp, \RegistroDisplays|registro[50]\, RegistroDisplays|registro[50], practica18, 1
instance = comp, \RegistroDisplays|registro[34]\, RegistroDisplays|registro[34], practica18, 1
instance = comp, \RegistroDisplays|registro[58]\, RegistroDisplays|registro[58], practica18, 1
instance = comp, \RegistroDisplays|registro[46]\, RegistroDisplays|registro[46], practica18, 1
instance = comp, \RegistroDisplays|registro[22]\, RegistroDisplays|registro[22], practica18, 1
instance = comp, \RegistroDisplays|registro[14]\, RegistroDisplays|registro[14], practica18, 1
instance = comp, \RegistroDisplays|registro[6]\, RegistroDisplays|registro[6], practica18, 1
instance = comp, \RegistroDisplays|registro[30]\, RegistroDisplays|registro[30], practica18, 1
instance = comp, \RegistroDisplays|registro[55]\, RegistroDisplays|registro[55], practica18, 1
instance = comp, \RegistroDisplays|registro[39]\, RegistroDisplays|registro[39], practica18, 1
instance = comp, \RegistroDisplays|registro[23]\, RegistroDisplays|registro[23], practica18, 1
instance = comp, \RegistroDisplays|registro[15]\, RegistroDisplays|registro[15], practica18, 1
instance = comp, \RegistroDisplays|registro[7]\, RegistroDisplays|registro[7], practica18, 1
instance = comp, \RegistroDisplays|registro[31]\, RegistroDisplays|registro[31], practica18, 1
instance = comp, \RegistroDisplays|registro[17]~12\, RegistroDisplays|registro[17]~12, practica18, 1
instance = comp, \RegistroDisplays|registro[42]~15\, RegistroDisplays|registro[42]~15, practica18, 1
instance = comp, \RegistroDisplays|registro[50]~16\, RegistroDisplays|registro[50]~16, practica18, 1
instance = comp, \RegistroDisplays|registro[34]~17\, RegistroDisplays|registro[34]~17, practica18, 1
instance = comp, \RegistroDisplays|registro[58]~18\, RegistroDisplays|registro[58]~18, practica18, 1
instance = comp, \RegistroDisplays|registro[46]~45\, RegistroDisplays|registro[46]~45, practica18, 1
instance = comp, \RegistroDisplays|registro[22]~49\, RegistroDisplays|registro[22]~49, practica18, 1
instance = comp, \RegistroDisplays|registro[14]~50\, RegistroDisplays|registro[14]~50, practica18, 1
instance = comp, \RegistroDisplays|registro[30]~51\, RegistroDisplays|registro[30]~51, practica18, 1
instance = comp, \RegistroDisplays|registro[55]~53\, RegistroDisplays|registro[55]~53, practica18, 1
instance = comp, \RegistroDisplays|registro[39]~54\, RegistroDisplays|registro[39]~54, practica18, 1
instance = comp, \RegistroDisplays|registro[23]~56\, RegistroDisplays|registro[23]~56, practica18, 1
instance = comp, \RegistroDisplays|registro[15]~57\, RegistroDisplays|registro[15]~57, practica18, 1
instance = comp, \RegistroDisplays|registro[31]~58\, RegistroDisplays|registro[31]~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~7\, RISC_V|RISCV|Processor|entrada_alu_a[2]~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~8\, RISC_V|RISCV|Processor|entrada_alu_a[2]~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~26\, RISC_V|RISCV|Processor|entrada_alu_a[3]~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~27\, RISC_V|RISCV|Processor|entrada_alu_a[3]~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~31\, RISC_V|RISCV|Processor|entrada_alu_a[3]~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~32\, RISC_V|RISCV|Processor|entrada_alu_a[3]~32, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[3]\, RISC_V|RISCV|Processor|PC|q[3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[3]\, RISC_V|RISCV|Processor|PC_IRC|q[3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~44\, RISC_V|RISCV|Processor|entrada_alu_a[3]~44, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~45\, RISC_V|RISCV|Processor|entrada_alu_a[0]~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~46\, RISC_V|RISCV|Processor|entrada_alu_a[0]~46, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~47\, RISC_V|RISCV|Processor|entrada_alu_a[0]~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~48\, RISC_V|RISCV|Processor|entrada_alu_a[0]~48, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~55\, RISC_V|RISCV|Processor|entrada_alu_a[0]~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~66\, RISC_V|RISCV|Processor|entrada_alu_a[1]~66, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~67\, RISC_V|RISCV|Processor|entrada_alu_a[1]~67, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~83\, RISC_V|RISCV|Processor|entrada_alu_a[1]~83, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~87\, RISC_V|RISCV|Processor|entrada_alu_a[4]~87, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~88\, RISC_V|RISCV|Processor|entrada_alu_a[4]~88, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~91\, RISC_V|RISCV|Processor|entrada_alu_a[4]~91, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~92\, RISC_V|RISCV|Processor|entrada_alu_a[4]~92, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~101\, RISC_V|RISCV|Processor|entrada_alu_a[4]~101, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~102\, RISC_V|RISCV|Processor|entrada_alu_a[4]~102, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[4]\, RISC_V|RISCV|Processor|PC_IRC|q[4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~107\, RISC_V|RISCV|Processor|entrada_alu_a[4]~107, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~108\, RISC_V|RISCV|Processor|entrada_alu_a[6]~108, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~109\, RISC_V|RISCV|Processor|entrada_alu_a[6]~109, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~110\, RISC_V|RISCV|Processor|entrada_alu_a[6]~110, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~111\, RISC_V|RISCV|Processor|entrada_alu_a[6]~111, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~112\, RISC_V|RISCV|Processor|entrada_alu_a[6]~112, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~113\, RISC_V|RISCV|Processor|entrada_alu_a[6]~113, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~114\, RISC_V|RISCV|Processor|entrada_alu_a[6]~114, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~115\, RISC_V|RISCV|Processor|entrada_alu_a[6]~115, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~116\, RISC_V|RISCV|Processor|entrada_alu_a[6]~116, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~117\, RISC_V|RISCV|Processor|entrada_alu_a[6]~117, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~118\, RISC_V|RISCV|Processor|entrada_alu_a[6]~118, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~120\, RISC_V|RISCV|Processor|entrada_alu_a[6]~120, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~139\, RISC_V|RISCV|Processor|entrada_alu_a[5]~139, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~140\, RISC_V|RISCV|Processor|entrada_alu_a[5]~140, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~141\, RISC_V|RISCV|Processor|entrada_alu_a[5]~141, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~142\, RISC_V|RISCV|Processor|entrada_alu_a[5]~142, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~143\, RISC_V|RISCV|Processor|entrada_alu_a[5]~143, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~144\, RISC_V|RISCV|Processor|entrada_alu_a[5]~144, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~145\, RISC_V|RISCV|Processor|entrada_alu_a[5]~145, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~146\, RISC_V|RISCV|Processor|entrada_alu_a[5]~146, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~147\, RISC_V|RISCV|Processor|entrada_alu_a[5]~147, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~148\, RISC_V|RISCV|Processor|entrada_alu_a[5]~148, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~152\, RISC_V|RISCV|Processor|entrada_alu_a[7]~152, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~157\, RISC_V|RISCV|Processor|entrada_alu_a[7]~157, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~158\, RISC_V|RISCV|Processor|entrada_alu_a[7]~158, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~181\, RISC_V|RISCV|Processor|entrada_alu_a[8]~181, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~182\, RISC_V|RISCV|Processor|entrada_alu_a[8]~182, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~183\, RISC_V|RISCV|Processor|entrada_alu_a[8]~183, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~184\, RISC_V|RISCV|Processor|entrada_alu_a[8]~184, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~185\, RISC_V|RISCV|Processor|entrada_alu_a[8]~185, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~186\, RISC_V|RISCV|Processor|entrada_alu_a[8]~186, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~187\, RISC_V|RISCV|Processor|entrada_alu_a[8]~187, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~188\, RISC_V|RISCV|Processor|entrada_alu_a[8]~188, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~189\, RISC_V|RISCV|Processor|entrada_alu_a[8]~189, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~190\, RISC_V|RISCV|Processor|entrada_alu_a[8]~190, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~192\, RISC_V|RISCV|Processor|entrada_alu_a[10]~192, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~193\, RISC_V|RISCV|Processor|entrada_alu_a[10]~193, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~194\, RISC_V|RISCV|Processor|entrada_alu_a[10]~194, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~195\, RISC_V|RISCV|Processor|entrada_alu_a[10]~195, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~199\, RISC_V|RISCV|Processor|entrada_alu_a[10]~199, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~213\, RISC_V|RISCV|Processor|entrada_alu_a[9]~213, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~214\, RISC_V|RISCV|Processor|entrada_alu_a[9]~214, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~215\, RISC_V|RISCV|Processor|entrada_alu_a[9]~215, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~216\, RISC_V|RISCV|Processor|entrada_alu_a[9]~216, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~217\, RISC_V|RISCV|Processor|entrada_alu_a[9]~217, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~218\, RISC_V|RISCV|Processor|entrada_alu_a[9]~218, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~219\, RISC_V|RISCV|Processor|entrada_alu_a[9]~219, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~220\, RISC_V|RISCV|Processor|entrada_alu_a[9]~220, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~221\, RISC_V|RISCV|Processor|entrada_alu_a[9]~221, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~222\, RISC_V|RISCV|Processor|entrada_alu_a[9]~222, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~223\, RISC_V|RISCV|Processor|entrada_alu_a[9]~223, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~225\, RISC_V|RISCV|Processor|entrada_alu_a[9]~225, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~226\, RISC_V|RISCV|Processor|entrada_alu_a[9]~226, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~236\, RISC_V|RISCV|Processor|entrada_alu_a[11]~236, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~237\, RISC_V|RISCV|Processor|entrada_alu_a[11]~237, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~238\, RISC_V|RISCV|Processor|entrada_alu_a[11]~238, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~239\, RISC_V|RISCV|Processor|entrada_alu_a[11]~239, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~240\, RISC_V|RISCV|Processor|entrada_alu_a[11]~240, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~244\, RISC_V|RISCV|Processor|entrada_alu_a[11]~244, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~245\, RISC_V|RISCV|Processor|entrada_alu_a[11]~245, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~248\, RISC_V|RISCV|Processor|entrada_alu_a[11]~248, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~249\, RISC_V|RISCV|Processor|entrada_alu_a[11]~249, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~269\, RISC_V|RISCV|Processor|entrada_alu_a[12]~269, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~270\, RISC_V|RISCV|Processor|entrada_alu_a[12]~270, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~272\, RISC_V|RISCV|Processor|entrada_alu_a[12]~272, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~276\, RISC_V|RISCV|Processor|entrada_alu_a[14]~276, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~277\, RISC_V|RISCV|Processor|entrada_alu_a[14]~277, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~280\, RISC_V|RISCV|Processor|entrada_alu_a[14]~280, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~281\, RISC_V|RISCV|Processor|entrada_alu_a[14]~281, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~286\, RISC_V|RISCV|Processor|entrada_alu_a[14]~286, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~288\, RISC_V|RISCV|Processor|entrada_alu_a[14]~288, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~289\, RISC_V|RISCV|Processor|entrada_alu_a[14]~289, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[14]\, RISC_V|RISCV|Processor|PC_IRC|q[14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~296\, RISC_V|RISCV|Processor|entrada_alu_a[14]~296, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~297\, RISC_V|RISCV|Processor|entrada_alu_a[13]~297, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~304\, RISC_V|RISCV|Processor|entrada_alu_a[13]~304, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~305\, RISC_V|RISCV|Processor|entrada_alu_a[13]~305, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~307\, RISC_V|RISCV|Processor|entrada_alu_a[13]~307, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~308\, RISC_V|RISCV|Processor|entrada_alu_a[13]~308, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~309\, RISC_V|RISCV|Processor|entrada_alu_a[13]~309, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~310\, RISC_V|RISCV|Processor|entrada_alu_a[13]~310, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~311\, RISC_V|RISCV|Processor|entrada_alu_a[13]~311, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~312\, RISC_V|RISCV|Processor|entrada_alu_a[13]~312, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~313\, RISC_V|RISCV|Processor|entrada_alu_a[13]~313, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~314\, RISC_V|RISCV|Processor|entrada_alu_a[13]~314, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~315\, RISC_V|RISCV|Processor|entrada_alu_a[13]~315, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~316\, RISC_V|RISCV|Processor|entrada_alu_a[13]~316, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~318\, RISC_V|RISCV|Processor|entrada_alu_a[15]~318, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~319\, RISC_V|RISCV|Processor|entrada_alu_a[15]~319, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~330\, RISC_V|RISCV|Processor|entrada_alu_a[15]~330, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~332\, RISC_V|RISCV|Processor|entrada_alu_a[15]~332, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~333\, RISC_V|RISCV|Processor|entrada_alu_a[15]~333, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~335\, RISC_V|RISCV|Processor|entrada_alu_a[15]~335, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~339\, RISC_V|RISCV|Processor|entrada_alu_a[16]~339, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~340\, RISC_V|RISCV|Processor|entrada_alu_a[16]~340, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~349\, RISC_V|RISCV|Processor|entrada_alu_a[16]~349, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~350\, RISC_V|RISCV|Processor|entrada_alu_a[16]~350, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~351\, RISC_V|RISCV|Processor|entrada_alu_a[16]~351, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~352\, RISC_V|RISCV|Processor|entrada_alu_a[16]~352, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[16]\, RISC_V|RISCV|Processor|PC_IRC|q[16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~359\, RISC_V|RISCV|Processor|entrada_alu_a[16]~359, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~362\, RISC_V|RISCV|Processor|entrada_alu_a[18]~362, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~363\, RISC_V|RISCV|Processor|entrada_alu_a[18]~363, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~364\, RISC_V|RISCV|Processor|entrada_alu_a[18]~364, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~365\, RISC_V|RISCV|Processor|entrada_alu_a[18]~365, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~366\, RISC_V|RISCV|Processor|entrada_alu_a[18]~366, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~370\, RISC_V|RISCV|Processor|entrada_alu_a[18]~370, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~371\, RISC_V|RISCV|Processor|entrada_alu_a[18]~371, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~372\, RISC_V|RISCV|Processor|entrada_alu_a[18]~372, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~373\, RISC_V|RISCV|Processor|entrada_alu_a[18]~373, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~374\, RISC_V|RISCV|Processor|entrada_alu_a[18]~374, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~375\, RISC_V|RISCV|Processor|entrada_alu_a[18]~375, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~376\, RISC_V|RISCV|Processor|entrada_alu_a[18]~376, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~377\, RISC_V|RISCV|Processor|entrada_alu_a[18]~377, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~378\, RISC_V|RISCV|Processor|entrada_alu_a[18]~378, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~379\, RISC_V|RISCV|Processor|entrada_alu_a[18]~379, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~381\, RISC_V|RISCV|Processor|entrada_alu_a[17]~381, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~382\, RISC_V|RISCV|Processor|entrada_alu_a[17]~382, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~385\, RISC_V|RISCV|Processor|entrada_alu_a[17]~385, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~386\, RISC_V|RISCV|Processor|entrada_alu_a[17]~386, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~393\, RISC_V|RISCV|Processor|entrada_alu_a[17]~393, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~395\, RISC_V|RISCV|Processor|entrada_alu_a[17]~395, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~398\, RISC_V|RISCV|Processor|entrada_alu_a[17]~398, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~399\, RISC_V|RISCV|Processor|entrada_alu_a[17]~399, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~402\, RISC_V|RISCV|Processor|entrada_alu_a[19]~402, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~404\, RISC_V|RISCV|Processor|entrada_alu_a[19]~404, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~414\, RISC_V|RISCV|Processor|entrada_alu_a[19]~414, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~415\, RISC_V|RISCV|Processor|entrada_alu_a[19]~415, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~416\, RISC_V|RISCV|Processor|entrada_alu_a[19]~416, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~417\, RISC_V|RISCV|Processor|entrada_alu_a[19]~417, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~418\, RISC_V|RISCV|Processor|entrada_alu_a[19]~418, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~419\, RISC_V|RISCV|Processor|entrada_alu_a[19]~419, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~435\, RISC_V|RISCV|Processor|entrada_alu_a[20]~435, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~437\, RISC_V|RISCV|Processor|entrada_alu_a[20]~437, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~438\, RISC_V|RISCV|Processor|entrada_alu_a[20]~438, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~440\, RISC_V|RISCV|Processor|entrada_alu_a[20]~440, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~441\, RISC_V|RISCV|Processor|entrada_alu_a[20]~441, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[20]\, RISC_V|RISCV|Processor|PC_IRC|q[20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~443\, RISC_V|RISCV|Processor|entrada_alu_a[20]~443, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~458\, RISC_V|RISCV|Processor|entrada_alu_a[22]~458, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~461\, RISC_V|RISCV|Processor|entrada_alu_a[22]~461, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~462\, RISC_V|RISCV|Processor|entrada_alu_a[22]~462, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~469\, RISC_V|RISCV|Processor|entrada_alu_a[21]~469, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~472\, RISC_V|RISCV|Processor|entrada_alu_a[21]~472, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~473\, RISC_V|RISCV|Processor|entrada_alu_a[21]~473, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~477\, RISC_V|RISCV|Processor|entrada_alu_a[21]~477, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~479\, RISC_V|RISCV|Processor|entrada_alu_a[21]~479, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~480\, RISC_V|RISCV|Processor|entrada_alu_a[21]~480, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~482\, RISC_V|RISCV|Processor|entrada_alu_a[21]~482, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~483\, RISC_V|RISCV|Processor|entrada_alu_a[21]~483, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~490\, RISC_V|RISCV|Processor|entrada_alu_a[23]~490, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~491\, RISC_V|RISCV|Processor|entrada_alu_a[23]~491, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~493\, RISC_V|RISCV|Processor|entrada_alu_a[23]~493, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~494\, RISC_V|RISCV|Processor|entrada_alu_a[23]~494, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~498\, RISC_V|RISCV|Processor|entrada_alu_a[23]~498, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~499\, RISC_V|RISCV|Processor|entrada_alu_a[23]~499, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~500\, RISC_V|RISCV|Processor|entrada_alu_a[23]~500, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~501\, RISC_V|RISCV|Processor|entrada_alu_a[23]~501, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~502\, RISC_V|RISCV|Processor|entrada_alu_a[23]~502, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~503\, RISC_V|RISCV|Processor|entrada_alu_a[23]~503, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[23]\, RISC_V|RISCV|Processor|PC_IRC|q[23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~506\, RISC_V|RISCV|Processor|entrada_alu_a[23]~506, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~507\, RISC_V|RISCV|Processor|entrada_alu_a[24]~507, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~508\, RISC_V|RISCV|Processor|entrada_alu_a[24]~508, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~509\, RISC_V|RISCV|Processor|entrada_alu_a[24]~509, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~510\, RISC_V|RISCV|Processor|entrada_alu_a[24]~510, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~511\, RISC_V|RISCV|Processor|entrada_alu_a[24]~511, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~512\, RISC_V|RISCV|Processor|entrada_alu_a[24]~512, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~513\, RISC_V|RISCV|Processor|entrada_alu_a[24]~513, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~514\, RISC_V|RISCV|Processor|entrada_alu_a[24]~514, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~515\, RISC_V|RISCV|Processor|entrada_alu_a[24]~515, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~516\, RISC_V|RISCV|Processor|entrada_alu_a[24]~516, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~519\, RISC_V|RISCV|Processor|entrada_alu_a[24]~519, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~528\, RISC_V|RISCV|Processor|entrada_alu_a[25]~528, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~529\, RISC_V|RISCV|Processor|entrada_alu_a[25]~529, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~530\, RISC_V|RISCV|Processor|entrada_alu_a[25]~530, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~531\, RISC_V|RISCV|Processor|entrada_alu_a[25]~531, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~532\, RISC_V|RISCV|Processor|entrada_alu_a[25]~532, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~533\, RISC_V|RISCV|Processor|entrada_alu_a[25]~533, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~534\, RISC_V|RISCV|Processor|entrada_alu_a[25]~534, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~535\, RISC_V|RISCV|Processor|entrada_alu_a[25]~535, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~536\, RISC_V|RISCV|Processor|entrada_alu_a[25]~536, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~537\, RISC_V|RISCV|Processor|entrada_alu_a[25]~537, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~538\, RISC_V|RISCV|Processor|entrada_alu_a[25]~538, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~539\, RISC_V|RISCV|Processor|entrada_alu_a[25]~539, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~540\, RISC_V|RISCV|Processor|entrada_alu_a[25]~540, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~541\, RISC_V|RISCV|Processor|entrada_alu_a[25]~541, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~542\, RISC_V|RISCV|Processor|entrada_alu_a[25]~542, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~545\, RISC_V|RISCV|Processor|entrada_alu_a[25]~545, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~563\, RISC_V|RISCV|Processor|entrada_alu_a[26]~563, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[26]\, RISC_V|RISCV|Processor|PC|q[26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[26]\, RISC_V|RISCV|Processor|PC_IRC|q[26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~569\, RISC_V|RISCV|Processor|entrada_alu_a[26]~569, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~580\, RISC_V|RISCV|Processor|entrada_alu_a[27]~580, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~581\, RISC_V|RISCV|Processor|entrada_alu_a[27]~581, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~584\, RISC_V|RISCV|Processor|entrada_alu_a[27]~584, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~585\, RISC_V|RISCV|Processor|entrada_alu_a[27]~585, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~603\, RISC_V|RISCV|Processor|entrada_alu_a[28]~603, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~604\, RISC_V|RISCV|Processor|entrada_alu_a[28]~604, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~608\, RISC_V|RISCV|Processor|entrada_alu_a[28]~608, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~609\, RISC_V|RISCV|Processor|entrada_alu_a[28]~609, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~616\, RISC_V|RISCV|Processor|entrada_alu_a[29]~616, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~619\, RISC_V|RISCV|Processor|entrada_alu_a[29]~619, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~620\, RISC_V|RISCV|Processor|entrada_alu_a[29]~620, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~32, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~633\, RISC_V|RISCV|Processor|entrada_alu_a[30]~633, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~634\, RISC_V|RISCV|Processor|entrada_alu_a[30]~634, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~637\, RISC_V|RISCV|Processor|entrada_alu_a[30]~637, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~638\, RISC_V|RISCV|Processor|entrada_alu_a[30]~638, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~645\, RISC_V|RISCV|Processor|entrada_alu_a[30]~645, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~666\, RISC_V|RISCV|Processor|entrada_alu_a[31]~666, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~667\, RISC_V|RISCV|Processor|entrada_alu_a[31]~667, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~668\, RISC_V|RISCV|Processor|entrada_alu_a[31]~668, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~669\, RISC_V|RISCV|Processor|entrada_alu_a[31]~669, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~670\, RISC_V|RISCV|Processor|entrada_alu_a[31]~670, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[27]~16\, RISC_V|RISCV|Processor|entrada_alu_b[27]~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[25]~22\, RISC_V|RISCV|Processor|entrada_alu_b[25]~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux45~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[18]~44\, RISC_V|RISCV|Processor|entrada_alu_b[18]~44, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[15]~52\, RISC_V|RISCV|Processor|entrada_alu_b[15]~52, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|GeneradorInm|Equal0~1\, RISC_V|RISCV|Processor|GeneradorInm|Equal0~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[7]~75\, RISC_V|RISCV|Processor|entrada_alu_b[7]~75, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[7]~76\, RISC_V|RISCV|Processor|entrada_alu_b[7]~76, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s[1]\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|b_s[1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~2, practica18, 1
instance = comp, \RISC_V|RAM_c|half_out[14]~6\, RISC_V|RAM_c|half_out[14]~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~2\, RISC_V|RISCV|Processor|ALU_C|Equal0~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~3\, RISC_V|RISCV|Processor|ALU_C|Equal0~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~4\, RISC_V|RISCV|Processor|ALU_C|Equal0~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~5\, RISC_V|RISCV|Processor|ALU_C|Equal0~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:8:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~6\, RISC_V|RISCV|Processor|ALU_C|Equal0~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~7\, RISC_V|RISCV|Processor|ALU_C|Equal0~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~8\, RISC_V|RISCV|Processor|ALU_C|Equal0~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~9\, RISC_V|RISCV|Processor|ALU_C|Equal0~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_xor[4]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~36, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:1:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~36, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~50, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~50, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~59, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:7:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~59, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~60, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~67, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~69, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[18]~81\, RISC_V|RISCV|Processor|d_in[18]~81, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[18]~82\, RISC_V|RISCV|Processor|d_in[18]~82, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~82, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[17]~84\, RISC_V|RISCV|Processor|d_in[17]~84, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[21]~96\, RISC_V|RISCV|Processor|d_in[21]~96, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[21]~97\, RISC_V|RISCV|Processor|d_in[21]~97, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~93, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~94, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[24]~102\, RISC_V|RISCV|Processor|d_in[24]~102, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[24]~103\, RISC_V|RISCV|Processor|d_in[24]~103, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~95, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~96, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~97, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~98, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~99, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~100, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~101, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[26]~26\, RISC_V|RISCV|Processor|pc_in[26]~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[27]\, RISC_V|RISCV|Processor|ALUR|q[27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~102, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[30]\, RISC_V|RISCV|Processor|ALUR|q[30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~9, practica18, 1
instance = comp, \RISC_V|RAM_c|we_ram_word~0\, RISC_V|RAM_c|we_ram_word~0, practica18, 1
instance = comp, \RISC_V|RAM_c|mem_ram_3~0\, RISC_V|RAM_c|mem_ram_3~0, practica18, 1
instance = comp, \RISC_V|RAM_c|mem_ram_2~0\, RISC_V|RAM_c|mem_ram_2~0, practica18, 1
instance = comp, \RISC_V|RAM_c|mem_ram_1~0\, RISC_V|RAM_c|mem_ram_1~0, practica18, 1
instance = comp, \RISC_V|RAM_c|mem_ram_0~0\, RISC_V|RAM_c|mem_ram_0~0, practica18, 1
instance = comp, \RISC_V|RAM_c|mem_ram_3~1\, RISC_V|RAM_c|mem_ram_3~1, practica18, 1
instance = comp, \RISC_V|RAM_c|mem_ram_1~1\, RISC_V|RAM_c|mem_ram_1~1, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[1]~34\, RISC_V|RAM_c|din_3[1]~34, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[4]~40\, RISC_V|RAM_c|din_3[4]~40, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[10]~98\, RISC_V|RISCV|Processor|entrada_alu_b[10]~98, practica18, 1
instance = comp, \Recept|i3|contador[6]\, Recept|i3|contador[6], practica18, 1
instance = comp, \Recept|i3|contador[10]\, Recept|i3|contador[10], practica18, 1
instance = comp, \Recept|i7|contador[3]\, Recept|i7|contador[3], practica18, 1
instance = comp, \Recept|i7|contador[7]\, Recept|i7|contador[7], practica18, 1
instance = comp, \Recept|i2|contador[3]\, Recept|i2|contador[3], practica18, 1
instance = comp, \Recept|i2|contador[5]\, Recept|i2|contador[5], practica18, 1
instance = comp, \Recept|i2|contador[7]\, Recept|i2|contador[7], practica18, 1
instance = comp, \Recept|i2|contador[4]\, Recept|i2|contador[4], practica18, 1
instance = comp, \Recept|i2|Equal0~1\, Recept|i2|Equal0~1, practica18, 1
instance = comp, \Recept|i4|i1|contador[3]\, Recept|i4|i1|contador[3], practica18, 1
instance = comp, \Recept|i6|mal~0\, Recept|i6|mal~0, practica18, 1
instance = comp, \Recept|i7|contador~0\, Recept|i7|contador~0, practica18, 1
instance = comp, \Recept|i1|estado_act.error\, Recept|i1|estado_act.error, practica18, 1
instance = comp, \Recept|i1|estado_act.bien\, Recept|i1|estado_act.bien, practica18, 1
instance = comp, \Recept|i1|estado_act.reposo\, Recept|i1|estado_act.reposo, practica18, 1
instance = comp, \Recept|i1|Selector1~0\, Recept|i1|Selector1~0, practica18, 1
instance = comp, \Recept|i2|contador~3\, Recept|i2|contador~3, practica18, 1
instance = comp, \Recept|i1|Selector8~1\, Recept|i1|Selector8~1, practica18, 1
instance = comp, \Recept|i4|i1|contador~0\, Recept|i4|i1|contador~0, practica18, 1
instance = comp, \Recept|i1|Selector4~6\, Recept|i1|Selector4~6, practica18, 1
instance = comp, \Recept|i1|Selector4~7\, Recept|i1|Selector4~7, practica18, 1
instance = comp, \Recept|i1|Selector5~0\, Recept|i1|Selector5~0, practica18, 1
instance = comp, \Recept|i1|Selector0~0\, Recept|i1|Selector0~0, practica18, 1
instance = comp, \Recept|i1|Selector0~1\, Recept|i1|Selector0~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[0]~100\, RISC_V|RISCV|Processor|entrada_alu_b[0]~100, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[1]~101\, RISC_V|RISCV|Processor|entrada_alu_b[1]~101, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~104, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[0]~52\, RISC_V|RAM_c|din_3[0]~52, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[5]~60\, RISC_V|RAM_c|din_3[5]~60, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[6]~62\, RISC_V|RAM_c|din_3[6]~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~9, practica18, 1
instance = comp, \Decodificador|i2|registro[0]~0\, Decodificador|i2|registro[0]~0, practica18, 1
instance = comp, \Decodificador|i5|registro[1]~0\, Decodificador|i5|registro[1]~0, practica18, 1
instance = comp, \Decodificador|i5|registro[2]~1\, Decodificador|i5|registro[2]~1, practica18, 1
instance = comp, \Decodificador|i6|registro[2]~2\, Decodificador|i6|registro[2]~2, practica18, 1
instance = comp, \Decodificador|i4|registro[2]~1\, Decodificador|i4|registro[2]~1, practica18, 1
instance = comp, \Decodificador|i7|registro[2]~2\, Decodificador|i7|registro[2]~2, practica18, 1
instance = comp, \Decodificador|i1|registro[3]~1\, Decodificador|i1|registro[3]~1, practica18, 1
instance = comp, \Decodificador|i2|registro[5]~2\, Decodificador|i2|registro[5]~2, practica18, 1
instance = comp, \Decodificador|i5|registro[6]~4\, Decodificador|i5|registro[6]~4, practica18, 1
instance = comp, \Decodificador|i2|registro[6]~3\, Decodificador|i2|registro[6]~3, practica18, 1
instance = comp, \Decodificador|i1|registro[6]~3\, Decodificador|i1|registro[6]~3, practica18, 1
instance = comp, \Decodificador|i0|registro[6]~4\, Decodificador|i0|registro[6]~4, practica18, 1
instance = comp, \Decodificador|i3|registro[6]~2\, Decodificador|i3|registro[6]~2, practica18, 1
instance = comp, \RegistroDisplays|registro[6]~92\, RegistroDisplays|registro[6]~92, practica18, 1
instance = comp, \Decodificador|i2|registro[1]~feeder\, Decodificador|i2|registro[1]~feeder, practica18, 1
instance = comp, \Decodificador|i4|registro[7]~feeder\, Decodificador|i4|registro[7]~feeder, practica18, 1
instance = comp, \Decodificador|i2|registro[7]~feeder\, Decodificador|i2|registro[7]~feeder, practica18, 1
instance = comp, \Decodificador|i0|registro[7]~feeder\, Decodificador|i0|registro[7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[3]~feeder\, RISC_V|RISCV|Processor|PC|q[3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][8]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][8]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][10]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][10]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][10]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][10]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][9]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][18]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][18]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][17]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][17]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][17]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][19]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][19]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][21]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][21]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][23]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][23]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][23]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][15]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][15]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][15]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][15]~feeder, practica18, 1
instance = comp, \Decodificador|i12|cnt[1]~19\, Decodificador|i12|cnt[1]~19, practica18, 1
instance = comp, \reset_n~I\, reset_n, practica18, 1
instance = comp, \Decodificador|i12|cnt[1]\, Decodificador|i12|cnt[1], practica18, 1
instance = comp, \Decodificador|i12|cnt[3]~23\, Decodificador|i12|cnt[3]~23, practica18, 1
instance = comp, \Decodificador|i12|cnt[3]\, Decodificador|i12|cnt[3], practica18, 1
instance = comp, \Decodificador|i12|cnt[4]~25\, Decodificador|i12|cnt[4]~25, practica18, 1
instance = comp, \Decodificador|i12|cnt[5]~27\, Decodificador|i12|cnt[5]~27, practica18, 1
instance = comp, \~GND\, ~GND, practica18, 1
instance = comp, \Decodificador|i12|cnt[5]\, Decodificador|i12|cnt[5], practica18, 1
instance = comp, \Decodificador|i12|cnt[6]~29\, Decodificador|i12|cnt[6]~29, practica18, 1
instance = comp, \Decodificador|i12|cnt[6]\, Decodificador|i12|cnt[6], practica18, 1
instance = comp, \Decodificador|i12|cnt[7]~31\, Decodificador|i12|cnt[7]~31, practica18, 1
instance = comp, \Decodificador|i12|cnt[7]\, Decodificador|i12|cnt[7], practica18, 1
instance = comp, \Decodificador|i12|cnt[8]~33\, Decodificador|i12|cnt[8]~33, practica18, 1
instance = comp, \Decodificador|i12|cnt[8]\, Decodificador|i12|cnt[8], practica18, 1
instance = comp, \Decodificador|i12|cnt[9]~35\, Decodificador|i12|cnt[9]~35, practica18, 1
instance = comp, \Decodificador|i12|cnt[9]\, Decodificador|i12|cnt[9], practica18, 1
instance = comp, \Decodificador|i12|cnt[10]~37\, Decodificador|i12|cnt[10]~37, practica18, 1
instance = comp, \Decodificador|i12|cnt[10]\, Decodificador|i12|cnt[10], practica18, 1
instance = comp, \Decodificador|i12|cnt[12]~41\, Decodificador|i12|cnt[12]~41, practica18, 1
instance = comp, \Decodificador|i12|cnt[12]\, Decodificador|i12|cnt[12], practica18, 1
instance = comp, \Decodificador|i12|cnt[15]~47\, Decodificador|i12|cnt[15]~47, practica18, 1
instance = comp, \Decodificador|i12|cnt[15]\, Decodificador|i12|cnt[15], practica18, 1
instance = comp, \Decodificador|i12|cnt[16]~49\, Decodificador|i12|cnt[16]~49, practica18, 1
instance = comp, \Decodificador|i12|cnt[16]\, Decodificador|i12|cnt[16], practica18, 1
instance = comp, \Decodificador|i12|cnt[4]\, Decodificador|i12|cnt[4], practica18, 1
instance = comp, \Decodificador|i12|Equal0~4\, Decodificador|i12|Equal0~4, practica18, 1
instance = comp, \Decodificador|i12|Equal0~5\, Decodificador|i12|Equal0~5, practica18, 1
instance = comp, \Decodificador|i12|t_bit~feeder\, Decodificador|i12|t_bit~feeder, practica18, 1
instance = comp, \Decodificador|i12|t_bit\, Decodificador|i12|t_bit, practica18, 1
instance = comp, \Decodificador|i11|contador[1]~2\, Decodificador|i11|contador[1]~2, practica18, 1
instance = comp, \Decodificador|i11|contador[1]\, Decodificador|i11|contador[1], practica18, 1
instance = comp, \Decodificador|i11|contador[0]~1\, Decodificador|i11|contador[0]~1, practica18, 1
instance = comp, \Decodificador|i11|contador[0]\, Decodificador|i11|contador[0], practica18, 1
instance = comp, \Decodificador|i11|contador[2]~0\, Decodificador|i11|contador[2]~0, practica18, 1
instance = comp, \Decodificador|i11|contador[2]\, Decodificador|i11|contador[2], practica18, 1
instance = comp, \Decodificador|i8|Equal0~0\, Decodificador|i8|Equal0~0, practica18, 1
instance = comp, \Decodificador|i8|Equal0~1\, Decodificador|i8|Equal0~1, practica18, 1
instance = comp, \Decodificador|i8|Equal0~2\, Decodificador|i8|Equal0~2, practica18, 1
instance = comp, \Decodificador|i8|Equal0~3\, Decodificador|i8|Equal0~3, practica18, 1
instance = comp, \Decodificador|i8|Equal0~4\, Decodificador|i8|Equal0~4, practica18, 1
instance = comp, \Decodificador|i8|Equal0~5\, Decodificador|i8|Equal0~5, practica18, 1
instance = comp, \Decodificador|i8|Equal0~6\, Decodificador|i8|Equal0~6, practica18, 1
instance = comp, \Decodificador|i8|Equal0~7\, Decodificador|i8|Equal0~7, practica18, 1
instance = comp, \clk~I\, clk, practica18, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Reset~feeder\, RISC_V|RISCV|MaquinaEstados|estado_act.Reset~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Reset\, RISC_V|RISCV|MaquinaEstados|estado_act.Reset, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0\, RISC_V|RISCV|Processor|ROM_C|memory_rtl_0|auto_generated|ram_block1a0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[21]\, RISC_V|RISCV|Processor|IRC|q[21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[4]\, RISC_V|RISCV|Processor|IRC|q[4], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector9~0\, RISC_V|RISCV|MaquinaEstados|Selector9~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[3]\, RISC_V|RISCV|Processor|IRC|q[3], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_sig~16\, RISC_V|RISCV|MaquinaEstados|estado_sig~16, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector4~2\, RISC_V|RISCV|MaquinaEstados|Selector4~2, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector6~0\, RISC_V|RISCV|MaquinaEstados|Selector6~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector3~0\, RISC_V|RISCV|MaquinaEstados|Selector3~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.lui3\, RISC_V|RISCV|MaquinaEstados|estado_act.lui3, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.lw5\, RISC_V|RISCV|MaquinaEstados|estado_act.lw5, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector10~0\, RISC_V|RISCV|MaquinaEstados|Selector10~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~feeder\, RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3\, RISC_V|RISCV|MaquinaEstados|estado_act.Jalr3, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector9~1\, RISC_V|RISCV|MaquinaEstados|Selector9~1, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Jal3\, RISC_V|RISCV|MaquinaEstados|estado_act.Jal3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[0]~6\, RISC_V|RISCV|Processor|entrada_alu_b[0]~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~9\, RISC_V|RISCV|Processor|d_in[1]~9, practica18, 1
instance = comp, \e_s~I\, e_s, practica18, 1
instance = comp, \Recept|i3|Add0~0\, Recept|i3|Add0~0, practica18, 1
instance = comp, \Recept|i2|Add0~0\, Recept|i2|Add0~0, practica18, 1
instance = comp, \Recept|i2|contador~0\, Recept|i2|contador~0, practica18, 1
instance = comp, \Recept|i2|Equal0~3\, Recept|i2|Equal0~3, practica18, 1
instance = comp, \Recept|i4|i1|contador[2]~3\, Recept|i4|i1|contador[2]~3, practica18, 1
instance = comp, \Recept|i4|i1|contador[2]\, Recept|i4|i1|contador[2], practica18, 1
instance = comp, \Recept|i4|i1|contador~1\, Recept|i4|i1|contador~1, practica18, 1
instance = comp, \Recept|i4|i1|contador[0]\, Recept|i4|i1|contador[0], practica18, 1
instance = comp, \Recept|i4|i1|contador[1]~2\, Recept|i4|i1|contador[1]~2, practica18, 1
instance = comp, \Recept|i4|i1|contador[1]\, Recept|i4|i1|contador[1], practica18, 1
instance = comp, \Recept|i4|i1|Equal0~0\, Recept|i4|i1|Equal0~0, practica18, 1
instance = comp, \Recept|i1|Selector4~1\, Recept|i1|Selector4~1, practica18, 1
instance = comp, \Recept|i1|estado_act.compara\, Recept|i1|estado_act.compara, practica18, 1
instance = comp, \Recept|i1|Selector4~0\, Recept|i1|Selector4~0, practica18, 1
instance = comp, \Recept|i1|Selector2~0\, Recept|i1|Selector2~0, practica18, 1
instance = comp, \Recept|i1|estado_act.actualizarReg\, Recept|i1|estado_act.actualizarReg, practica18, 1
instance = comp, \Recept|i1|Selector4~2\, Recept|i1|Selector4~2, practica18, 1
instance = comp, \Recept|i6|mal~1\, Recept|i6|mal~1, practica18, 1
instance = comp, \Recept|i6|mal~2\, Recept|i6|mal~2, practica18, 1
instance = comp, \Recept|i7|Add0~0\, Recept|i7|Add0~0, practica18, 1
instance = comp, \Recept|i7|contador[0]\, Recept|i7|contador[0], practica18, 1
instance = comp, \Recept|i7|Add0~2\, Recept|i7|Add0~2, practica18, 1
instance = comp, \Recept|i7|contador[1]\, Recept|i7|contador[1], practica18, 1
instance = comp, \Recept|i7|Add0~8\, Recept|i7|Add0~8, practica18, 1
instance = comp, \Recept|i7|Add0~12\, Recept|i7|Add0~12, practica18, 1
instance = comp, \Recept|i7|contador[6]\, Recept|i7|contador[6], practica18, 1
instance = comp, \Recept|i7|Add0~16\, Recept|i7|Add0~16, practica18, 1
instance = comp, \Recept|i7|contador[8]\, Recept|i7|contador[8], practica18, 1
instance = comp, \Recept|i7|Add0~18\, Recept|i7|Add0~18, practica18, 1
instance = comp, \Recept|i7|contador~3\, Recept|i7|contador~3, practica18, 1
instance = comp, \Recept|i7|contador[9]\, Recept|i7|contador[9], practica18, 1
instance = comp, \Recept|i7|Add0~20\, Recept|i7|Add0~20, practica18, 1
instance = comp, \Recept|i7|contador[10]\, Recept|i7|contador[10], practica18, 1
instance = comp, \Recept|i7|Add0~22\, Recept|i7|Add0~22, practica18, 1
instance = comp, \Recept|i7|contador~4\, Recept|i7|contador~4, practica18, 1
instance = comp, \Recept|i7|contador[11]\, Recept|i7|contador[11], practica18, 1
instance = comp, \Recept|i7|Equal0~2\, Recept|i7|Equal0~2, practica18, 1
instance = comp, \Recept|i7|contador~1\, Recept|i7|contador~1, practica18, 1
instance = comp, \Recept|i7|contador[2]\, Recept|i7|contador[2], practica18, 1
instance = comp, \Recept|i7|Equal0~0\, Recept|i7|Equal0~0, practica18, 1
instance = comp, \Recept|i7|contador~2\, Recept|i7|contador~2, practica18, 1
instance = comp, \Recept|i7|contador[5]\, Recept|i7|contador[5], practica18, 1
instance = comp, \Recept|i7|contador[4]\, Recept|i7|contador[4], practica18, 1
instance = comp, \Recept|i7|Equal0~1\, Recept|i7|Equal0~1, practica18, 1
instance = comp, \Recept|i1|estado_sig~10\, Recept|i1|estado_sig~10, practica18, 1
instance = comp, \Recept|i1|Selector7~0\, Recept|i1|Selector7~0, practica18, 1
instance = comp, \Recept|i1|Selector4~3\, Recept|i1|Selector4~3, practica18, 1
instance = comp, \Recept|i1|i1|estado_act.Esp0~feeder\, Recept|i1|i1|estado_act.Esp0~feeder, practica18, 1
instance = comp, \Recept|i1|i1|estado_act.Esp0\, Recept|i1|i1|estado_act.Esp0, practica18, 1
instance = comp, \Recept|i1|i1|Selector1~0\, Recept|i1|i1|Selector1~0, practica18, 1
instance = comp, \Recept|i1|i1|estado_act.Pulso\, Recept|i1|i1|estado_act.Pulso, practica18, 1
instance = comp, \Recept|i1|Selector4~4\, Recept|i1|Selector4~4, practica18, 1
instance = comp, \Recept|i1|Selector4~5\, Recept|i1|Selector4~5, practica18, 1
instance = comp, \Recept|i1|Selector7~1\, Recept|i1|Selector7~1, practica18, 1
instance = comp, \Recept|i1|estado_act.esperabit3\, Recept|i1|estado_act.esperabit3, practica18, 1
instance = comp, \Recept|i1|Selector9~0\, Recept|i1|Selector9~0, practica18, 1
instance = comp, \Recept|i1|estado_act.bien2\, Recept|i1|estado_act.bien2, practica18, 1
instance = comp, \Recept|i1|Selector8~0\, Recept|i1|Selector8~0, practica18, 1
instance = comp, \Recept|i1|Selector1~1\, Recept|i1|Selector1~1, practica18, 1
instance = comp, \Recept|i1|estado_act.medioBit\, Recept|i1|estado_act.medioBit, practica18, 1
instance = comp, \Recept|i2|contador[0]\, Recept|i2|contador[0], practica18, 1
instance = comp, \Recept|i2|Equal0~0\, Recept|i2|Equal0~0, practica18, 1
instance = comp, \Recept|i2|contador~2\, Recept|i2|contador~2, practica18, 1
instance = comp, \Recept|i2|contador[1]\, Recept|i2|contador[1], practica18, 1
instance = comp, \Recept|i2|Add0~4\, Recept|i2|Add0~4, practica18, 1
instance = comp, \Recept|i2|contador~1\, Recept|i2|contador~1, practica18, 1
instance = comp, \Recept|i2|contador[2]\, Recept|i2|contador[2], practica18, 1
instance = comp, \Recept|i2|Add0~12\, Recept|i2|Add0~12, practica18, 1
instance = comp, \Recept|i2|contador[6]\, Recept|i2|contador[6], practica18, 1
instance = comp, \Recept|i2|Add0~16\, Recept|i2|Add0~16, practica18, 1
instance = comp, \Recept|i2|contador~4\, Recept|i2|contador~4, practica18, 1
instance = comp, \Recept|i2|contador[8]\, Recept|i2|contador[8], practica18, 1
instance = comp, \Recept|i2|Add0~18\, Recept|i2|Add0~18, practica18, 1
instance = comp, \Recept|i2|contador[9]\, Recept|i2|contador[9], practica18, 1
instance = comp, \Recept|i2|Add0~20\, Recept|i2|Add0~20, practica18, 1
instance = comp, \Recept|i2|contador~5\, Recept|i2|contador~5, practica18, 1
instance = comp, \Recept|i2|contador[10]\, Recept|i2|contador[10], practica18, 1
instance = comp, \Recept|i2|Equal0~2\, Recept|i2|Equal0~2, practica18, 1
instance = comp, \Recept|i1|Selector6~0\, Recept|i1|Selector6~0, practica18, 1
instance = comp, \Recept|i3|Equal0~3\, Recept|i3|Equal0~3, practica18, 1
instance = comp, \Recept|i1|Selector6~1\, Recept|i1|Selector6~1, practica18, 1
instance = comp, \Recept|i1|estado_act.esperabit\, Recept|i1|estado_act.esperabit, practica18, 1
instance = comp, \Recept|i3|contador[0]\, Recept|i3|contador[0], practica18, 1
instance = comp, \Recept|i3|Add0~2\, Recept|i3|Add0~2, practica18, 1
instance = comp, \Recept|i3|contador[1]\, Recept|i3|contador[1], practica18, 1
instance = comp, \Recept|i3|Add0~4\, Recept|i3|Add0~4, practica18, 1
instance = comp, \Recept|i3|contador~3\, Recept|i3|contador~3, practica18, 1
instance = comp, \Recept|i3|contador[2]\, Recept|i3|contador[2], practica18, 1
instance = comp, \Recept|i3|Equal0~0\, Recept|i3|Equal0~0, practica18, 1
instance = comp, \Recept|i3|contador~4\, Recept|i3|contador~4, practica18, 1
instance = comp, \Recept|i3|contador[5]\, Recept|i3|contador[5], practica18, 1
instance = comp, \Recept|i3|contador~2\, Recept|i3|contador~2, practica18, 1
instance = comp, \Recept|i3|contador[3]\, Recept|i3|contador[3], practica18, 1
instance = comp, \Recept|i3|Add0~8\, Recept|i3|Add0~8, practica18, 1
instance = comp, \Recept|i3|contador[4]\, Recept|i3|contador[4], practica18, 1
instance = comp, \Recept|i3|Add0~14\, Recept|i3|Add0~14, practica18, 1
instance = comp, \Recept|i3|contador[7]\, Recept|i3|contador[7], practica18, 1
instance = comp, \Recept|i3|Equal0~1\, Recept|i3|Equal0~1, practica18, 1
instance = comp, \Recept|i3|contador~6\, Recept|i3|contador~6, practica18, 1
instance = comp, \Recept|i3|contador[11]\, Recept|i3|contador[11], practica18, 1
instance = comp, \Recept|i3|Add0~16\, Recept|i3|Add0~16, practica18, 1
instance = comp, \Recept|i3|contador[8]\, Recept|i3|contador[8], practica18, 1
instance = comp, \Recept|i3|contador~5\, Recept|i3|contador~5, practica18, 1
instance = comp, \Recept|i3|contador[9]\, Recept|i3|contador[9], practica18, 1
instance = comp, \Recept|i3|Equal0~2\, Recept|i3|Equal0~2, practica18, 1
instance = comp, \Recept|i3|t_bit~0\, Recept|i3|t_bit~0, practica18, 1
instance = comp, \Recept|i4|registro[8]\, Recept|i4|registro[8], practica18, 1
instance = comp, \Recept|i4|registro[7]~feeder\, Recept|i4|registro[7]~feeder, practica18, 1
instance = comp, \Recept|i4|registro[7]\, Recept|i4|registro[7], practica18, 1
instance = comp, \Recept|i4|registro[6]\, Recept|i4|registro[6], practica18, 1
instance = comp, \Recept|i4|registro[5]~feeder\, Recept|i4|registro[5]~feeder, practica18, 1
instance = comp, \Recept|i4|registro[5]\, Recept|i4|registro[5], practica18, 1
instance = comp, \Recept|i4|registro[4]\, Recept|i4|registro[4], practica18, 1
instance = comp, \Recept|i4|registro[3]~feeder\, Recept|i4|registro[3]~feeder, practica18, 1
instance = comp, \Recept|i4|registro[3]\, Recept|i4|registro[3], practica18, 1
instance = comp, \Recept|i4|registro[2]\, Recept|i4|registro[2], practica18, 1
instance = comp, \Recept|i4|registro[1]\, Recept|i4|registro[1], practica18, 1
instance = comp, \Recept|i4|registro[0]\, Recept|i4|registro[0], practica18, 1
instance = comp, \Guardar_valor_e_p|q[0]~3\, Guardar_valor_e_p|q[0]~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[20]\, RISC_V|RISCV|Processor|IRC|q[20], practica18, 1
instance = comp, \Guardar_valor_e_p|q[2]~6\, Guardar_valor_e_p|q[2]~6, practica18, 1
instance = comp, \Guardar_valor_e_p|q[2]\, Guardar_valor_e_p|q[2], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[2]\, RISC_V|PEP_C1|q[2], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[2]\, RISC_V|PEP_C2|q[2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~15\, RISC_V|RISCV|Processor|d_in[1]~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[13]\, RISC_V|RISCV|Processor|IRC|q[13], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector16~0\, RISC_V|RISCV|MaquinaEstados|Selector16~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector5~0\, RISC_V|RISCV|MaquinaEstados|Selector5~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector7~0\, RISC_V|RISCV|MaquinaEstados|Selector7~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3\, RISC_V|RISCV|MaquinaEstados|estado_act.Ariti3, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector4~3\, RISC_V|RISCV|MaquinaEstados|Selector4~3, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector4~4\, RISC_V|RISCV|MaquinaEstados|Selector4~4, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3\, RISC_V|RISCV|MaquinaEstados|estado_act.lwsw3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[5]\, RISC_V|RISCV|Processor|IRC|q[5], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector2~0\, RISC_V|RISCV|MaquinaEstados|Selector2~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Equal1~0\, RISC_V|RISCV|MaquinaEstados|Equal1~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector4~5\, RISC_V|RISCV|MaquinaEstados|Selector4~5, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector2~1\, RISC_V|RISCV|MaquinaEstados|Selector2~1, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Decod\, RISC_V|RISCV|MaquinaEstados|estado_act.Decod, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|WideOr9~2\, RISC_V|RISCV|MaquinaEstados|WideOr9~2, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|WideOr9\, RISC_V|RISCV|MaquinaEstados|WideOr9, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector5~1\, RISC_V|RISCV|MaquinaEstados|Selector5~1, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.auipc3\, RISC_V|RISCV|MaquinaEstados|estado_act.auipc3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[1]~feeder\, RISC_V|RISCV|Processor|IRC|q[1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[1]\, RISC_V|RISCV|Processor|IRC|q[1], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Equal2~0\, RISC_V|RISCV|MaquinaEstados|Equal2~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector17~0\, RISC_V|RISCV|MaquinaEstados|Selector17~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector17~1\, RISC_V|RISCV|MaquinaEstados|Selector17~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[4]~99\, RISC_V|RISCV|Processor|entrada_alu_b[4]~99, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[9]\, RISC_V|RISCV|Processor|IRC|q[9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|GeneradorInm|inmediato~1\, RISC_V|RISCV|Processor|GeneradorInm|inmediato~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[2]~85\, RISC_V|RISCV|Processor|entrada_alu_b[2]~85, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[2]~86\, RISC_V|RISCV|Processor|entrada_alu_b[2]~86, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[2]\, RISC_V|RISCV|Processor|PC|q[2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[2]\, RISC_V|RISCV|Processor|PC_IRC|q[2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~20\, RISC_V|RISCV|Processor|entrada_alu_a[22]~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~23\, RISC_V|RISCV|Processor|entrada_alu_a[2]~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[17]\, RISC_V|RISCV|Processor|IRC|q[17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[11]\, RISC_V|RISCV|Processor|IRC|q[11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[10]\, RISC_V|RISCV|Processor|IRC|q[10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[8]\, RISC_V|RISCV|Processor|IRC|q[8], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|WideOr5\, RISC_V|RISCV|MaquinaEstados|WideOr5, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Arit4\, RISC_V|RISCV|MaquinaEstados|estado_act.Arit4, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|WideOr14\, RISC_V|RISCV|MaquinaEstados|WideOr14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[18]\, RISC_V|RISCV|Processor|IRC|q[18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~17\, RISC_V|RISCV|Processor|entrada_alu_a[2]~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~18\, RISC_V|RISCV|Processor|entrada_alu_a[2]~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[16]\, RISC_V|RISCV|Processor|IRC|q[16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~34, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~32, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~14\, RISC_V|RISCV|Processor|entrada_alu_a[2]~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~15\, RISC_V|RISCV|Processor|entrada_alu_a[2]~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~12\, RISC_V|RISCV|Processor|entrada_alu_a[2]~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~13\, RISC_V|RISCV|Processor|entrada_alu_a[2]~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~16\, RISC_V|RISCV|Processor|entrada_alu_a[2]~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~36, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~38, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~10\, RISC_V|RISCV|Processor|entrada_alu_a[2]~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~11\, RISC_V|RISCV|Processor|entrada_alu_a[2]~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~19\, RISC_V|RISCV|Processor|entrada_alu_a[2]~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[15]\, RISC_V|RISCV|Processor|IRC|q[15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~0\, RISC_V|RISCV|Processor|entrada_alu_a[2]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~1\, RISC_V|RISCV|Processor|entrada_alu_a[2]~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~2\, RISC_V|RISCV|Processor|entrada_alu_a[2]~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~3\, RISC_V|RISCV|Processor|entrada_alu_a[2]~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~4\, RISC_V|RISCV|Processor|entrada_alu_a[2]~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~5\, RISC_V|RISCV|Processor|entrada_alu_a[2]~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~6\, RISC_V|RISCV|Processor|entrada_alu_a[2]~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]~9\, RISC_V|RISCV|Processor|entrada_alu_a[2]~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[2]\, RISC_V|RISCV|Processor|entrada_alu_a[2], practica18, 1
instance = comp, \Guardar_valor_e_p|q[1]~2\, Guardar_valor_e_p|q[1]~2, practica18, 1
instance = comp, \Guardar_valor_e_p|q[1]\, Guardar_valor_e_p|q[1], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[1]\, RISC_V|PEP_C1|q[1], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[1]\, RISC_V|PEP_C2|q[1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[14]\, RISC_V|RISCV|Processor|IRC|q[14], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|alu_op[2]~1\, RISC_V|RISCV|MaquinaEstados|alu_op[2]~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[22]\, RISC_V|RISCV|Processor|IRC|q[22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|shamt[2]~2\, RISC_V|RISCV|Processor|shamt[2]~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~38, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[4]~feeder\, RISC_V|RISCV|Processor|PC|q[4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[4]\, RISC_V|RISCV|Processor|PC|q[4], practica18, 1
instance = comp, \Guardar_valor_e_p|q[4]~5\, Guardar_valor_e_p|q[4]~5, practica18, 1
instance = comp, \Guardar_valor_e_p|q[4]\, Guardar_valor_e_p|q[4], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[4]\, RISC_V|PEP_C1|q[4], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[4]\, RISC_V|PEP_C2|q[4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[6]\, RISC_V|RISCV|Processor|ALUR|q[6], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Equal1~1\, RISC_V|RISCV|MaquinaEstados|Equal1~1, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector12~0\, RISC_V|RISCV|MaquinaEstados|Selector12~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.sw4\, RISC_V|RISCV|MaquinaEstados|estado_act.sw4, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|WideOr15\, RISC_V|RISCV|MaquinaEstados|WideOr15, practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[0]~2\, RISC_V|RAM_c|din_2[0]~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[9]~10\, RISC_V|RISCV|Processor|pc_in[9]~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[9]\, RISC_V|RISCV|Processor|PC|q[9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[9]\, RISC_V|RISCV|Processor|PC_IRC|q[9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~21\, RISC_V|RISCV|Processor|entrada_alu_a[22]~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~22\, RISC_V|RISCV|Processor|entrada_alu_a[22]~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~233\, RISC_V|RISCV|Processor|entrada_alu_a[9]~233, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[12]~49\, RISC_V|RISCV|Processor|d_in[12]~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[31]\, RISC_V|RISCV|Processor|IRC|q[31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[21]~34\, RISC_V|RISCV|Processor|entrada_alu_b[21]~34, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[30]~76\, RISC_V|RISCV|Processor|d_in[30]~76, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[21]~98\, RISC_V|RISCV|Processor|d_in[21]~98, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~465\, RISC_V|RISCV|Processor|entrada_alu_a[21]~465, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~466\, RISC_V|RISCV|Processor|entrada_alu_a[21]~466, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~467\, RISC_V|RISCV|Processor|entrada_alu_a[21]~467, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~468\, RISC_V|RISCV|Processor|entrada_alu_a[21]~468, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~470\, RISC_V|RISCV|Processor|entrada_alu_a[21]~470, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~471\, RISC_V|RISCV|Processor|entrada_alu_a[21]~471, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~474\, RISC_V|RISCV|Processor|entrada_alu_a[21]~474, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~478\, RISC_V|RISCV|Processor|entrada_alu_a[21]~478, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~481\, RISC_V|RISCV|Processor|entrada_alu_a[21]~481, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~475\, RISC_V|RISCV|Processor|entrada_alu_a[21]~475, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~476\, RISC_V|RISCV|Processor|entrada_alu_a[21]~476, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~484\, RISC_V|RISCV|Processor|entrada_alu_a[21]~484, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[31]~31\, RISC_V|RISCV|Processor|pc_in[31]~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[31]\, RISC_V|RISCV|Processor|PC|q[31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[31]\, RISC_V|RISCV|Processor|PC_IRC|q[31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~674\, RISC_V|RISCV|Processor|entrada_alu_a[31]~674, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~19, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[0]~36\, RISC_V|RAM_c|din_3[0]~36, practica18, 1
instance = comp, \RISC_V|RAM_c|Equal0~0\, RISC_V|RAM_c|Equal0~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~9, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|WideOr12\, RISC_V|RISCV|MaquinaEstados|WideOr12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|GeneradorInm|Equal0~0\, RISC_V|RISCV|Processor|GeneradorInm|Equal0~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[24]~26\, RISC_V|RISCV|Processor|entrada_alu_b[24]~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[24]~104\, RISC_V|RISCV|Processor|d_in[24]~104, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~9, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[0]~53\, RISC_V|RAM_c|din_3[0]~53, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[0]~37\, RISC_V|RAM_c|din_3[0]~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[11]~11\, RISC_V|RISCV|Processor|pc_in[11]~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[11]\, RISC_V|RISCV|Processor|PC|q[11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[25]\, RISC_V|RISCV|Processor|IRC|q[25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[25]~23\, RISC_V|RISCV|Processor|entrada_alu_b[25]~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[29]~77\, RISC_V|RISCV|Processor|d_in[29]~77, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0\, RISC_V|RISCV|MaquinaEstados|tipo_acc[0]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[0]~2\, RISC_V|RISCV|Processor|pc_in[0]~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[0]\, RISC_V|RISCV|Processor|PC|q[0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[0]\, RISC_V|RISCV|Processor|PC_IRC|q[0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~65\, RISC_V|RISCV|Processor|entrada_alu_a[0]~65, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~56\, RISC_V|RISCV|Processor|entrada_alu_a[0]~56, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~62\, RISC_V|RISCV|Processor|entrada_alu_a[0]~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~63\, RISC_V|RISCV|Processor|entrada_alu_a[0]~63, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~59\, RISC_V|RISCV|Processor|entrada_alu_a[0]~59, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~60\, RISC_V|RISCV|Processor|entrada_alu_a[0]~60, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~57\, RISC_V|RISCV|Processor|entrada_alu_a[0]~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~58\, RISC_V|RISCV|Processor|entrada_alu_a[0]~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~61\, RISC_V|RISCV|Processor|entrada_alu_a[0]~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~64\, RISC_V|RISCV|Processor|entrada_alu_a[0]~64, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21\, RISC_V|RISCV|Processor|Banco_de_registros|Decoder0~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~52\, RISC_V|RISCV|Processor|entrada_alu_a[0]~52, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~53\, RISC_V|RISCV|Processor|entrada_alu_a[0]~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~49\, RISC_V|RISCV|Processor|entrada_alu_a[0]~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~50\, RISC_V|RISCV|Processor|entrada_alu_a[0]~50, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~51\, RISC_V|RISCV|Processor|entrada_alu_a[0]~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]~54\, RISC_V|RISCV|Processor|entrada_alu_a[0]~54, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[0]\, RISC_V|RISCV|Processor|entrada_alu_a[0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~2, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector15~0\, RISC_V|RISCV|MaquinaEstados|Selector15~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[30]\, RISC_V|RISCV|Processor|IRC|q[30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[29]\, RISC_V|RISCV|Processor|IRC|q[29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[29]~11\, RISC_V|RISCV|Processor|entrada_alu_b[29]~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[29]~117\, RISC_V|RISCV|Processor|d_in[29]~117, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~553\, RISC_V|RISCV|Processor|entrada_alu_a[26]~553, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~554\, RISC_V|RISCV|Processor|entrada_alu_a[26]~554, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~551\, RISC_V|RISCV|Processor|entrada_alu_a[26]~551, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~552\, RISC_V|RISCV|Processor|entrada_alu_a[26]~552, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~555\, RISC_V|RISCV|Processor|entrada_alu_a[26]~555, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~556\, RISC_V|RISCV|Processor|entrada_alu_a[26]~556, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~557\, RISC_V|RISCV|Processor|entrada_alu_a[26]~557, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~549\, RISC_V|RISCV|Processor|entrada_alu_a[26]~549, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~550\, RISC_V|RISCV|Processor|entrada_alu_a[26]~550, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~558\, RISC_V|RISCV|Processor|entrada_alu_a[26]~558, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~561\, RISC_V|RISCV|Processor|entrada_alu_a[26]~561, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~562\, RISC_V|RISCV|Processor|entrada_alu_a[26]~562, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~564\, RISC_V|RISCV|Processor|entrada_alu_a[26]~564, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~565\, RISC_V|RISCV|Processor|entrada_alu_a[26]~565, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~559\, RISC_V|RISCV|Processor|entrada_alu_a[26]~559, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~560\, RISC_V|RISCV|Processor|entrada_alu_a[26]~560, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~566\, RISC_V|RISCV|Processor|entrada_alu_a[26]~566, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~567\, RISC_V|RISCV|Processor|entrada_alu_a[26]~567, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]~568\, RISC_V|RISCV|Processor|entrada_alu_a[26]~568, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[26]\, RISC_V|RISCV|Processor|entrada_alu_a[26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[26]~19\, RISC_V|RISCV|Processor|entrada_alu_b[26]~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[26]~21\, RISC_V|RISCV|Processor|entrada_alu_b[26]~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:26:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux39~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[24]~25\, RISC_V|RISCV|Processor|entrada_alu_b[24]~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[24]~27\, RISC_V|RISCV|Processor|entrada_alu_b[24]~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[28]\, RISC_V|RISCV|Processor|IRC|q[28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[28]~14\, RISC_V|RISCV|Processor|entrada_alu_b[28]~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[28]~114\, RISC_V|RISCV|Processor|d_in[28]~114, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[28]~115\, RISC_V|RISCV|Processor|d_in[28]~115, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[28]~116\, RISC_V|RISCV|Processor|d_in[28]~116, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux35~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[28]~13\, RISC_V|RISCV|Processor|entrada_alu_b[28]~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[28]~15\, RISC_V|RISCV|Processor|entrada_alu_b[28]~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:28:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[27]\, RISC_V|RISCV|Processor|IRC|q[27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[27]~17\, RISC_V|RISCV|Processor|entrada_alu_b[27]~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[27]~18\, RISC_V|RISCV|Processor|entrada_alu_b[27]~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:27:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:26:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:26:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux4~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[27]~27\, RISC_V|RISCV|Processor|pc_in[27]~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[27]\, RISC_V|RISCV|Processor|PC|q[27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[27]\, RISC_V|RISCV|Processor|PC_IRC|q[27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~590\, RISC_V|RISCV|Processor|entrada_alu_a[27]~590, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~577\, RISC_V|RISCV|Processor|entrada_alu_a[27]~577, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~578\, RISC_V|RISCV|Processor|entrada_alu_a[27]~578, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~570\, RISC_V|RISCV|Processor|entrada_alu_a[27]~570, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~571\, RISC_V|RISCV|Processor|entrada_alu_a[27]~571, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~572\, RISC_V|RISCV|Processor|entrada_alu_a[27]~572, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~573\, RISC_V|RISCV|Processor|entrada_alu_a[27]~573, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~574\, RISC_V|RISCV|Processor|entrada_alu_a[27]~574, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~575\, RISC_V|RISCV|Processor|entrada_alu_a[27]~575, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~576\, RISC_V|RISCV|Processor|entrada_alu_a[27]~576, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~579\, RISC_V|RISCV|Processor|entrada_alu_a[27]~579, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~587\, RISC_V|RISCV|Processor|entrada_alu_a[27]~587, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~588\, RISC_V|RISCV|Processor|entrada_alu_a[27]~588, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~582\, RISC_V|RISCV|Processor|entrada_alu_a[27]~582, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~583\, RISC_V|RISCV|Processor|entrada_alu_a[27]~583, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~586\, RISC_V|RISCV|Processor|entrada_alu_a[27]~586, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]~589\, RISC_V|RISCV|Processor|entrada_alu_a[27]~589, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[27]\, RISC_V|RISCV|Processor|entrada_alu_a[27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:27:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:27:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux3~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[28]\, RISC_V|RISCV|Processor|ALUR|q[28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[28]~28\, RISC_V|RISCV|Processor|pc_in[28]~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[28]\, RISC_V|RISCV|Processor|PC|q[28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[28]\, RISC_V|RISCV|Processor|PC_IRC|q[28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~611\, RISC_V|RISCV|Processor|entrada_alu_a[28]~611, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~605\, RISC_V|RISCV|Processor|entrada_alu_a[28]~605, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~606\, RISC_V|RISCV|Processor|entrada_alu_a[28]~606, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~607\, RISC_V|RISCV|Processor|entrada_alu_a[28]~607, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~601\, RISC_V|RISCV|Processor|entrada_alu_a[28]~601, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~602\, RISC_V|RISCV|Processor|entrada_alu_a[28]~602, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~610\, RISC_V|RISCV|Processor|entrada_alu_a[28]~610, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~591\, RISC_V|RISCV|Processor|entrada_alu_a[28]~591, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~592\, RISC_V|RISCV|Processor|entrada_alu_a[28]~592, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~593\, RISC_V|RISCV|Processor|entrada_alu_a[28]~593, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~594\, RISC_V|RISCV|Processor|entrada_alu_a[28]~594, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~595\, RISC_V|RISCV|Processor|entrada_alu_a[28]~595, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~596\, RISC_V|RISCV|Processor|entrada_alu_a[28]~596, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~597\, RISC_V|RISCV|Processor|entrada_alu_a[28]~597, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~598\, RISC_V|RISCV|Processor|entrada_alu_a[28]~598, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~599\, RISC_V|RISCV|Processor|entrada_alu_a[28]~599, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]~600\, RISC_V|RISCV|Processor|entrada_alu_a[28]~600, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[28]\, RISC_V|RISCV|Processor|entrada_alu_a[28], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~504\, RISC_V|RISCV|Processor|entrada_alu_a[23]~504, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~496\, RISC_V|RISCV|Processor|entrada_alu_a[23]~496, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~497\, RISC_V|RISCV|Processor|entrada_alu_a[23]~497, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~505\, RISC_V|RISCV|Processor|entrada_alu_a[23]~505, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~486\, RISC_V|RISCV|Processor|entrada_alu_a[23]~486, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~487\, RISC_V|RISCV|Processor|entrada_alu_a[23]~487, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~488\, RISC_V|RISCV|Processor|entrada_alu_a[23]~488, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~489\, RISC_V|RISCV|Processor|entrada_alu_a[23]~489, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~492\, RISC_V|RISCV|Processor|entrada_alu_a[23]~492, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]~495\, RISC_V|RISCV|Processor|entrada_alu_a[23]~495, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[23]\, RISC_V|RISCV|Processor|entrada_alu_a[23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:23:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[10]~9\, RISC_V|RISCV|Processor|pc_in[10]~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[10]\, RISC_V|RISCV|Processor|PC|q[10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[10]\, RISC_V|RISCV|Processor|PC_IRC|q[10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~212\, RISC_V|RISCV|Processor|entrada_alu_a[10]~212, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~52, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:24:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux7~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[24]\, RISC_V|RISCV|Processor|ALUR|q[24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[24]~24\, RISC_V|RISCV|Processor|pc_in[24]~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[24]\, RISC_V|RISCV|Processor|PC|q[24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[24]\, RISC_V|RISCV|Processor|PC_IRC|q[24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~527\, RISC_V|RISCV|Processor|entrada_alu_a[24]~527, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~524\, RISC_V|RISCV|Processor|entrada_alu_a[24]~524, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~525\, RISC_V|RISCV|Processor|entrada_alu_a[24]~525, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~517\, RISC_V|RISCV|Processor|entrada_alu_a[24]~517, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~518\, RISC_V|RISCV|Processor|entrada_alu_a[24]~518, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~520\, RISC_V|RISCV|Processor|entrada_alu_a[24]~520, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~521\, RISC_V|RISCV|Processor|entrada_alu_a[24]~521, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~522\, RISC_V|RISCV|Processor|entrada_alu_a[24]~522, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~523\, RISC_V|RISCV|Processor|entrada_alu_a[24]~523, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]~526\, RISC_V|RISCV|Processor|entrada_alu_a[24]~526, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[24]\, RISC_V|RISCV|Processor|entrada_alu_a[24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~54, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[11]\, RISC_V|RISCV|Processor|PC_IRC|q[11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~254\, RISC_V|RISCV|Processor|entrada_alu_a[11]~254, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~251\, RISC_V|RISCV|Processor|entrada_alu_a[11]~251, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~252\, RISC_V|RISCV|Processor|entrada_alu_a[11]~252, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~246\, RISC_V|RISCV|Processor|entrada_alu_a[11]~246, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~247\, RISC_V|RISCV|Processor|entrada_alu_a[11]~247, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~250\, RISC_V|RISCV|Processor|entrada_alu_a[11]~250, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~253\, RISC_V|RISCV|Processor|entrada_alu_a[11]~253, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~241\, RISC_V|RISCV|Processor|entrada_alu_a[11]~241, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~242\, RISC_V|RISCV|Processor|entrada_alu_a[11]~242, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~234\, RISC_V|RISCV|Processor|entrada_alu_a[11]~234, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~235\, RISC_V|RISCV|Processor|entrada_alu_a[11]~235, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]~243\, RISC_V|RISCV|Processor|entrada_alu_a[11]~243, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[11]\, RISC_V|RISCV|Processor|entrada_alu_a[11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[5]~feeder\, RISC_V|RISCV|Processor|PC|q[5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[5]\, RISC_V|RISCV|Processor|PC|q[5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[5]\, RISC_V|RISCV|Processor|PC_IRC|q[5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~149\, RISC_V|RISCV|Processor|entrada_alu_a[5]~149, practica18, 1
instance = comp, \Guardar_valor_e_p|q[5]~7\, Guardar_valor_e_p|q[5]~7, practica18, 1
instance = comp, \Guardar_valor_e_p|q[5]\, Guardar_valor_e_p|q[5], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[5]~feeder\, RISC_V|PEP_C1|q[5]~feeder, practica18, 1
instance = comp, \RISC_V|PEP_C1|q[5]\, RISC_V|PEP_C1|q[5], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[5]\, RISC_V|PEP_C2|q[5], practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[2]~5\, RISC_V|RAM_c|din_2[2]~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[12]\, RISC_V|RISCV|Processor|PC_IRC|q[12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~275\, RISC_V|RISCV|Processor|entrada_alu_a[12]~275, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~262\, RISC_V|RISCV|Processor|entrada_alu_a[12]~262, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~263\, RISC_V|RISCV|Processor|entrada_alu_a[12]~263, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~255\, RISC_V|RISCV|Processor|entrada_alu_a[12]~255, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~256\, RISC_V|RISCV|Processor|entrada_alu_a[12]~256, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~259\, RISC_V|RISCV|Processor|entrada_alu_a[12]~259, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~260\, RISC_V|RISCV|Processor|entrada_alu_a[12]~260, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~257\, RISC_V|RISCV|Processor|entrada_alu_a[12]~257, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~258\, RISC_V|RISCV|Processor|entrada_alu_a[12]~258, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~261\, RISC_V|RISCV|Processor|entrada_alu_a[12]~261, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~264\, RISC_V|RISCV|Processor|entrada_alu_a[12]~264, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~273\, RISC_V|RISCV|Processor|entrada_alu_a[12]~273, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~265\, RISC_V|RISCV|Processor|entrada_alu_a[12]~265, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~266\, RISC_V|RISCV|Processor|entrada_alu_a[12]~266, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~267\, RISC_V|RISCV|Processor|entrada_alu_a[12]~267, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~268\, RISC_V|RISCV|Processor|entrada_alu_a[12]~268, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~271\, RISC_V|RISCV|Processor|entrada_alu_a[12]~271, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]~274\, RISC_V|RISCV|Processor|entrada_alu_a[12]~274, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[12]\, RISC_V|RISCV|Processor|entrada_alu_a[12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~64, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~65, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[8]~8\, RISC_V|RISCV|Processor|pc_in[8]~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[8]\, RISC_V|RISCV|Processor|PC|q[8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[8]\, RISC_V|RISCV|Processor|PC_IRC|q[8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~191\, RISC_V|RISCV|Processor|entrada_alu_a[8]~191, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~175\, RISC_V|RISCV|Processor|entrada_alu_a[8]~175, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~176\, RISC_V|RISCV|Processor|entrada_alu_a[8]~176, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~173\, RISC_V|RISCV|Processor|entrada_alu_a[8]~173, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~174\, RISC_V|RISCV|Processor|entrada_alu_a[8]~174, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~177\, RISC_V|RISCV|Processor|entrada_alu_a[8]~177, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~178\, RISC_V|RISCV|Processor|entrada_alu_a[8]~178, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~179\, RISC_V|RISCV|Processor|entrada_alu_a[8]~179, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~171\, RISC_V|RISCV|Processor|entrada_alu_a[8]~171, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~172\, RISC_V|RISCV|Processor|entrada_alu_a[8]~172, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]~180\, RISC_V|RISCV|Processor|entrada_alu_a[8]~180, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[8]\, RISC_V|RISCV|Processor|entrada_alu_a[8], practica18, 1
instance = comp, \Guardar_valor_e_p|q[6]~8\, Guardar_valor_e_p|q[6]~8, practica18, 1
instance = comp, \Guardar_valor_e_p|q[6]\, Guardar_valor_e_p|q[6], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[6]~feeder\, RISC_V|PEP_C1|q[6]~feeder, practica18, 1
instance = comp, \RISC_V|PEP_C1|q[6]\, RISC_V|PEP_C1|q[6], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[6]\, RISC_V|PEP_C2|q[6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~10\, RISC_V|RISCV|Processor|d_in[1]~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~11\, RISC_V|RISCV|Processor|d_in[1]~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux58~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux42~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[21]~35\, RISC_V|RISCV|Processor|entrada_alu_b[21]~35, practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[5]~6\, RISC_V|RAM_c|din_2[5]~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux41~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[22]~32\, RISC_V|RISCV|Processor|entrada_alu_b[22]~32, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux57~20, practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[6]~7\, RISC_V|RAM_c|din_2[6]~7, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2\, RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a2, practica18, 1
instance = comp, \RISC_V|PSP_C|q[6]\, RISC_V|PSP_C|q[6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~12\, RISC_V|RISCV|Processor|d_in[1]~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[6]~44\, RISC_V|RISCV|Processor|d_in[6]~44, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[6]~45\, RISC_V|RISCV|Processor|d_in[6]~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[6]~46\, RISC_V|RISCV|Processor|d_in[6]~46, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[6]~47\, RISC_V|RISCV|Processor|d_in[6]~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[6]~48\, RISC_V|RISCV|Processor|d_in[6]~48, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~119\, RISC_V|RISCV|Processor|entrada_alu_a[6]~119, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~125\, RISC_V|RISCV|Processor|entrada_alu_a[6]~125, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~126\, RISC_V|RISCV|Processor|entrada_alu_a[6]~126, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~122\, RISC_V|RISCV|Processor|entrada_alu_a[6]~122, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~123\, RISC_V|RISCV|Processor|entrada_alu_a[6]~123, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~121\, RISC_V|RISCV|Processor|entrada_alu_a[6]~121, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~124\, RISC_V|RISCV|Processor|entrada_alu_a[6]~124, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~127\, RISC_V|RISCV|Processor|entrada_alu_a[6]~127, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[6]\, RISC_V|RISCV|Processor|PC|q[6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[6]\, RISC_V|RISCV|Processor|PC_IRC|q[6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]~128\, RISC_V|RISCV|Processor|entrada_alu_a[6]~128, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[6]\, RISC_V|RISCV|Processor|entrada_alu_a[6], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~52, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~66, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[18]~83\, RISC_V|RISCV|Processor|d_in[18]~83, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~360\, RISC_V|RISCV|Processor|entrada_alu_a[18]~360, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~361\, RISC_V|RISCV|Processor|entrada_alu_a[18]~361, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~367\, RISC_V|RISCV|Processor|entrada_alu_a[18]~367, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~368\, RISC_V|RISCV|Processor|entrada_alu_a[18]~368, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~369\, RISC_V|RISCV|Processor|entrada_alu_a[18]~369, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|GeneradorInm|inmediato~0\, RISC_V|RISCV|Processor|GeneradorInm|inmediato~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[18]~43\, RISC_V|RISCV|Processor|entrada_alu_b[18]~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[18]~45\, RISC_V|RISCV|Processor|entrada_alu_b[18]~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[17]~46\, RISC_V|RISCV|Processor|entrada_alu_b[17]~46, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux46~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[17]~47\, RISC_V|RISCV|Processor|entrada_alu_b[17]~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[17]~48\, RISC_V|RISCV|Processor|entrada_alu_b[17]~48, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[16]~49\, RISC_V|RISCV|Processor|entrada_alu_b[16]~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux47~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[16]~50\, RISC_V|RISCV|Processor|entrada_alu_b[16]~50, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[16]~51\, RISC_V|RISCV|Processor|entrada_alu_b[16]~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~34, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux44~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[19]~41\, RISC_V|RISCV|Processor|entrada_alu_b[19]~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[19]~40\, RISC_V|RISCV|Processor|entrada_alu_b[19]~40, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[19]~42\, RISC_V|RISCV|Processor|entrada_alu_b[19]~42, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:19:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[14]~55\, RISC_V|RISCV|Processor|entrada_alu_b[14]~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux49~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[14]~56\, RISC_V|RISCV|Processor|entrada_alu_b[14]~56, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[14]~57\, RISC_V|RISCV|Processor|entrada_alu_b[14]~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[10]~69\, RISC_V|RISCV|Processor|entrada_alu_b[10]~69, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux53~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[10]~68\, RISC_V|RISCV|Processor|entrada_alu_b[10]~68, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[10]~70\, RISC_V|RISCV|Processor|entrada_alu_b[10]~70, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux54~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[9]~71\, RISC_V|RISCV|Processor|entrada_alu_b[9]~71, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[9]~72\, RISC_V|RISCV|Processor|entrada_alu_b[9]~72, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[26]\, RISC_V|RISCV|Processor|IRC|q[26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[6]~77\, RISC_V|RISCV|Processor|entrada_alu_b[6]~77, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[6]~78\, RISC_V|RISCV|Processor|entrada_alu_b[6]~78, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[4]~81\, RISC_V|RISCV|Processor|entrada_alu_b[4]~81, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[4]~82\, RISC_V|RISCV|Processor|entrada_alu_b[4]~82, practica18, 1
instance = comp, \Guardar_valor_e_p|q[3]~4\, Guardar_valor_e_p|q[3]~4, practica18, 1
instance = comp, \Guardar_valor_e_p|q[3]\, Guardar_valor_e_p|q[3], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[3]\, RISC_V|PEP_C1|q[3], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[3]\, RISC_V|PEP_C2|q[3], practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[1]~1\, RISC_V|RAM_c|din_2[1]~1, practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[3]~3\, RISC_V|RAM_c|din_2[3]~3, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0\, RISC_V|RAM_c|ram_2_rtl_0|auto_generated|ram_block1a0, practica18, 1
instance = comp, \RISC_V|RAM_c|Mux36~0\, RISC_V|RAM_c|Mux36~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_ram_alu[7]~0\, RISC_V|RISCV|Processor|d_ram_alu[7]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_ram_alu[7]~1\, RISC_V|RISCV|Processor|d_ram_alu[7]~1, practica18, 1
instance = comp, \Guardar_valor_e_p|q[7]~0\, Guardar_valor_e_p|q[7]~0, practica18, 1
instance = comp, \Guardar_valor_e_p|q[7]\, Guardar_valor_e_p|q[7], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[7]~feeder\, RISC_V|PEP_C1|q[7]~feeder, practica18, 1
instance = comp, \RISC_V|PEP_C1|q[7]\, RISC_V|PEP_C1|q[7], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[7]\, RISC_V|PEP_C2|q[7], practica18, 1
instance = comp, \RISC_V|PSP_C|q[7]\, RISC_V|PSP_C|q[7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_ram_alu[7]~2\, RISC_V|RISCV|Processor|d_ram_alu[7]~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_ram_alu[7]~3\, RISC_V|RISCV|Processor|d_ram_alu[7]~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[7]~8\, RISC_V|RISCV|Processor|d_in[7]~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux56~20, practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[7]~0\, RISC_V|RAM_c|din_2[7]~0, practica18, 1
instance = comp, \RISC_V|PSP_C|q[3]\, RISC_V|PSP_C|q[3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[3]~24\, RISC_V|RISCV|Processor|d_in[3]~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[3]~25\, RISC_V|RISCV|Processor|d_in[3]~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[3]~26\, RISC_V|RISCV|Processor|d_in[3]~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[3]~27\, RISC_V|RISCV|Processor|d_in[3]~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[3]~28\, RISC_V|RISCV|Processor|d_in[3]~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~38\, RISC_V|RISCV|Processor|entrada_alu_a[3]~38, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~39\, RISC_V|RISCV|Processor|entrada_alu_a[3]~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~36\, RISC_V|RISCV|Processor|entrada_alu_a[3]~36, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~37\, RISC_V|RISCV|Processor|entrada_alu_a[3]~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~40\, RISC_V|RISCV|Processor|entrada_alu_a[3]~40, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~41\, RISC_V|RISCV|Processor|entrada_alu_a[3]~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~42\, RISC_V|RISCV|Processor|entrada_alu_a[3]~42, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~34\, RISC_V|RISCV|Processor|entrada_alu_a[3]~34, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~35\, RISC_V|RISCV|Processor|entrada_alu_a[3]~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~43\, RISC_V|RISCV|Processor|entrada_alu_a[3]~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~24\, RISC_V|RISCV|Processor|entrada_alu_a[3]~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~25\, RISC_V|RISCV|Processor|entrada_alu_a[3]~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~28\, RISC_V|RISCV|Processor|entrada_alu_a[3]~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~29\, RISC_V|RISCV|Processor|entrada_alu_a[3]~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~30\, RISC_V|RISCV|Processor|entrada_alu_a[3]~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]~33\, RISC_V|RISCV|Processor|entrada_alu_a[3]~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[3]\, RISC_V|RISCV|Processor|entrada_alu_a[3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~76\, RISC_V|RISCV|Processor|entrada_alu_a[1]~76, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~77\, RISC_V|RISCV|Processor|entrada_alu_a[1]~77, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~84\, RISC_V|RISCV|Processor|entrada_alu_a[1]~84, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~80\, RISC_V|RISCV|Processor|entrada_alu_a[1]~80, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~81\, RISC_V|RISCV|Processor|entrada_alu_a[1]~81, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~78\, RISC_V|RISCV|Processor|entrada_alu_a[1]~78, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~79\, RISC_V|RISCV|Processor|entrada_alu_a[1]~79, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~82\, RISC_V|RISCV|Processor|entrada_alu_a[1]~82, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~85\, RISC_V|RISCV|Processor|entrada_alu_a[1]~85, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[1]~3\, RISC_V|RISCV|Processor|pc_in[1]~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[1]\, RISC_V|RISCV|Processor|PC|q[1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[1]\, RISC_V|RISCV|Processor|PC_IRC|q[1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~86\, RISC_V|RISCV|Processor|entrada_alu_a[1]~86, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~68\, RISC_V|RISCV|Processor|entrada_alu_a[1]~68, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~69\, RISC_V|RISCV|Processor|entrada_alu_a[1]~69, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~70\, RISC_V|RISCV|Processor|entrada_alu_a[1]~70, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~71\, RISC_V|RISCV|Processor|entrada_alu_a[1]~71, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~72\, RISC_V|RISCV|Processor|entrada_alu_a[1]~72, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~73\, RISC_V|RISCV|Processor|entrada_alu_a[1]~73, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~74\, RISC_V|RISCV|Processor|entrada_alu_a[1]~74, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]~75\, RISC_V|RISCV|Processor|entrada_alu_a[1]~75, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[1]\, RISC_V|RISCV|Processor|entrada_alu_a[1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[0]~88\, RISC_V|RISCV|Processor|entrada_alu_b[0]~88, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[7]\, RISC_V|RISCV|Processor|IRC|q[7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[0]~89\, RISC_V|RISCV|Processor|entrada_alu_b[0]~89, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[0]~87\, RISC_V|RISCV|Processor|entrada_alu_b[0]~87, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~1\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:0:i_1|c_i_mas_1~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:0:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:0:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:1:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:1:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:2:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:3:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:4:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:5:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:6:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:7:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:7:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:8:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:9:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:10:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:11:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:12:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:13:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:14:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~70, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~54, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~71, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~68, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~72, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux17~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[14]\, RISC_V|RISCV|Processor|ALUR|q[14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[14]~13\, RISC_V|RISCV|Processor|pc_in[14]~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[14]\, RISC_V|RISCV|Processor|PC|q[14], practica18, 1
instance = comp, \RISC_V|RAM_c|Mux4~0\, RISC_V|RAM_c|Mux4~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|l_u~0\, RISC_V|RISCV|MaquinaEstados|l_u~0, practica18, 1
instance = comp, \RISC_V|RAM_c|byte_sign_ext[8]~0\, RISC_V|RAM_c|byte_sign_ext[8]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[12]~50\, RISC_V|RISCV|Processor|d_in[12]~50, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[12]~51\, RISC_V|RISCV|Processor|d_in[12]~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[14]~67\, RISC_V|RISCV|Processor|d_in[14]~67, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[14]~68\, RISC_V|RISCV|Processor|d_in[14]~68, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[14]~69\, RISC_V|RISCV|Processor|d_in[14]~69, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[14]~127\, RISC_V|RISCV|Processor|d_in[14]~127, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~278\, RISC_V|RISCV|Processor|entrada_alu_a[14]~278, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~279\, RISC_V|RISCV|Processor|entrada_alu_a[14]~279, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~282\, RISC_V|RISCV|Processor|entrada_alu_a[14]~282, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~283\, RISC_V|RISCV|Processor|entrada_alu_a[14]~283, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~284\, RISC_V|RISCV|Processor|entrada_alu_a[14]~284, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~285\, RISC_V|RISCV|Processor|entrada_alu_a[14]~285, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~293\, RISC_V|RISCV|Processor|entrada_alu_a[14]~293, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~294\, RISC_V|RISCV|Processor|entrada_alu_a[14]~294, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~287\, RISC_V|RISCV|Processor|entrada_alu_a[14]~287, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~290\, RISC_V|RISCV|Processor|entrada_alu_a[14]~290, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~291\, RISC_V|RISCV|Processor|entrada_alu_a[14]~291, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~292\, RISC_V|RISCV|Processor|entrada_alu_a[14]~292, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]~295\, RISC_V|RISCV|Processor|entrada_alu_a[14]~295, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[14]\, RISC_V|RISCV|Processor|entrada_alu_a[14], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~85, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~103, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:19:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux12~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[19]~19\, RISC_V|RISCV|Processor|pc_in[19]~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[19]\, RISC_V|RISCV|Processor|PC|q[19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[19]\, RISC_V|RISCV|Processor|ALUR|q[19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[19]~87\, RISC_V|RISCV|Processor|d_in[19]~87, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[19]~88\, RISC_V|RISCV|Processor|d_in[19]~88, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[19]\, RISC_V|RISCV|Processor|IRC|q[19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[19]~89\, RISC_V|RISCV|Processor|d_in[19]~89, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~412\, RISC_V|RISCV|Processor|entrada_alu_a[19]~412, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~413\, RISC_V|RISCV|Processor|entrada_alu_a[19]~413, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~420\, RISC_V|RISCV|Processor|entrada_alu_a[19]~420, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~421\, RISC_V|RISCV|Processor|entrada_alu_a[19]~421, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[19]\, RISC_V|RISCV|Processor|PC_IRC|q[19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~422\, RISC_V|RISCV|Processor|entrada_alu_a[19]~422, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~403\, RISC_V|RISCV|Processor|entrada_alu_a[19]~403, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~409\, RISC_V|RISCV|Processor|entrada_alu_a[19]~409, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~410\, RISC_V|RISCV|Processor|entrada_alu_a[19]~410, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~405\, RISC_V|RISCV|Processor|entrada_alu_a[19]~405, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~406\, RISC_V|RISCV|Processor|entrada_alu_a[19]~406, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~407\, RISC_V|RISCV|Processor|entrada_alu_a[19]~407, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~408\, RISC_V|RISCV|Processor|entrada_alu_a[19]~408, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]~411\, RISC_V|RISCV|Processor|entrada_alu_a[19]~411, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[19]\, RISC_V|RISCV|Processor|entrada_alu_a[19], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~70, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:16:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[9]~96\, RISC_V|RISCV|Processor|entrada_alu_b[9]~96, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[1]~1\, RISC_V|RAM_c|din_1[1]~1, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[3]~3\, RISC_V|RAM_c|din_1[3]~3, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[7]~0\, RISC_V|RAM_c|din_1[7]~0, practica18, 1
instance = comp, \RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0\, RISC_V|RAM_c|ram_1_rtl_0|auto_generated|ram_block1a0, practica18, 1
instance = comp, \RISC_V|RAM_c|Mux4~1\, RISC_V|RAM_c|Mux4~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[15]\, RISC_V|RISCV|Processor|ALUR|q[15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[15]~73\, RISC_V|RISCV|Processor|d_in[15]~73, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[15]~74\, RISC_V|RISCV|Processor|d_in[15]~74, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[15]~75\, RISC_V|RISCV|Processor|d_in[15]~75, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[15]~129\, RISC_V|RISCV|Processor|d_in[15]~129, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux48~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[15]~53\, RISC_V|RISCV|Processor|entrada_alu_b[15]~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[15]~54\, RISC_V|RISCV|Processor|entrada_alu_b[15]~54, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:14:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:14:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:15:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:16:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~77, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~78, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~79, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~40, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~89\, RISC_V|RISCV|Processor|entrada_alu_a[4]~89, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~90\, RISC_V|RISCV|Processor|entrada_alu_a[4]~90, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~93\, RISC_V|RISCV|Processor|entrada_alu_a[4]~93, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~94\, RISC_V|RISCV|Processor|entrada_alu_a[4]~94, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~95\, RISC_V|RISCV|Processor|entrada_alu_a[4]~95, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~96\, RISC_V|RISCV|Processor|entrada_alu_a[4]~96, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~99\, RISC_V|RISCV|Processor|entrada_alu_a[4]~99, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~100\, RISC_V|RISCV|Processor|entrada_alu_a[4]~100, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~103\, RISC_V|RISCV|Processor|entrada_alu_a[4]~103, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~97\, RISC_V|RISCV|Processor|entrada_alu_a[4]~97, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~98\, RISC_V|RISCV|Processor|entrada_alu_a[4]~98, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~104\, RISC_V|RISCV|Processor|entrada_alu_a[4]~104, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~105\, RISC_V|RISCV|Processor|entrada_alu_a[4]~105, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]~106\, RISC_V|RISCV|Processor|entrada_alu_a[4]~106, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[4]\, RISC_V|RISCV|Processor|entrada_alu_a[4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~42, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux15~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[16]\, RISC_V|RISCV|Processor|ALUR|q[16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[16]~78\, RISC_V|RISCV|Processor|d_in[16]~78, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[16]~16\, RISC_V|RISCV|Processor|pc_in[16]~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[16]\, RISC_V|RISCV|Processor|PC|q[16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[16]~79\, RISC_V|RISCV|Processor|d_in[16]~79, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[16]~80\, RISC_V|RISCV|Processor|d_in[16]~80, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~346\, RISC_V|RISCV|Processor|entrada_alu_a[16]~346, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~347\, RISC_V|RISCV|Processor|entrada_alu_a[16]~347, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~343\, RISC_V|RISCV|Processor|entrada_alu_a[16]~343, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~344\, RISC_V|RISCV|Processor|entrada_alu_a[16]~344, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~341\, RISC_V|RISCV|Processor|entrada_alu_a[16]~341, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~342\, RISC_V|RISCV|Processor|entrada_alu_a[16]~342, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~345\, RISC_V|RISCV|Processor|entrada_alu_a[16]~345, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~348\, RISC_V|RISCV|Processor|entrada_alu_a[16]~348, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~356\, RISC_V|RISCV|Processor|entrada_alu_a[16]~356, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~357\, RISC_V|RISCV|Processor|entrada_alu_a[16]~357, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~353\, RISC_V|RISCV|Processor|entrada_alu_a[16]~353, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~354\, RISC_V|RISCV|Processor|entrada_alu_a[16]~354, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~355\, RISC_V|RISCV|Processor|entrada_alu_a[16]~355, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]~358\, RISC_V|RISCV|Processor|entrada_alu_a[16]~358, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[16]\, RISC_V|RISCV|Processor|entrada_alu_a[16], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:16:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:16:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:17:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:18:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~56, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:18:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux13~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[18]\, RISC_V|RISCV|Processor|ALUR|q[18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[18]~17\, RISC_V|RISCV|Processor|pc_in[18]~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[18]\, RISC_V|RISCV|Processor|PC|q[18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[18]\, RISC_V|RISCV|Processor|PC_IRC|q[18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]~380\, RISC_V|RISCV|Processor|entrada_alu_a[18]~380, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[18]\, RISC_V|RISCV|Processor|entrada_alu_a[18], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~430\, RISC_V|RISCV|Processor|entrada_alu_a[20]~430, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~431\, RISC_V|RISCV|Processor|entrada_alu_a[20]~431, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~425\, RISC_V|RISCV|Processor|entrada_alu_a[20]~425, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~426\, RISC_V|RISCV|Processor|entrada_alu_a[20]~426, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~427\, RISC_V|RISCV|Processor|entrada_alu_a[20]~427, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~428\, RISC_V|RISCV|Processor|entrada_alu_a[20]~428, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~429\, RISC_V|RISCV|Processor|entrada_alu_a[20]~429, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~423\, RISC_V|RISCV|Processor|entrada_alu_a[20]~423, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~424\, RISC_V|RISCV|Processor|entrada_alu_a[20]~424, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~432\, RISC_V|RISCV|Processor|entrada_alu_a[20]~432, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~436\, RISC_V|RISCV|Processor|entrada_alu_a[20]~436, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~439\, RISC_V|RISCV|Processor|entrada_alu_a[20]~439, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~433\, RISC_V|RISCV|Processor|entrada_alu_a[20]~433, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~434\, RISC_V|RISCV|Processor|entrada_alu_a[20]~434, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]~442\, RISC_V|RISCV|Processor|entrada_alu_a[20]~442, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[20]\, RISC_V|RISCV|Processor|entrada_alu_a[20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~86, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~87, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~88, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[20]~37\, RISC_V|RISCV|Processor|entrada_alu_b[20]~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[20]~39\, RISC_V|RISCV|Processor|entrada_alu_b[20]~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:20:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~52, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~44, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:18:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:18:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:19:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:19:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:20:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux11~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[20]~20\, RISC_V|RISCV|Processor|pc_in[20]~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[20]\, RISC_V|RISCV|Processor|PC|q[20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[20]\, RISC_V|RISCV|Processor|ALUR|q[20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[20]~90\, RISC_V|RISCV|Processor|d_in[20]~90, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[20]~91\, RISC_V|RISCV|Processor|d_in[20]~91, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[20]~92\, RISC_V|RISCV|Processor|d_in[20]~92, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][20], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux43~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[20]~38\, RISC_V|RISCV|Processor|entrada_alu_b[20]~38, practica18, 1
instance = comp, \RISC_V|RAM_c|din_2[4]~4\, RISC_V|RAM_c|din_2[4]~4, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[2]~5\, RISC_V|RAM_c|din_1[2]~5, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[4]~4\, RISC_V|RAM_c|din_1[4]~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[13]~70\, RISC_V|RISCV|Processor|d_in[13]~70, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[13]~71\, RISC_V|RISCV|Processor|d_in[13]~71, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[13]~72\, RISC_V|RISCV|Processor|d_in[13]~72, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[13]~128\, RISC_V|RISCV|Processor|d_in[13]~128, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux50~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[13]~59\, RISC_V|RISCV|Processor|entrada_alu_b[13]~59, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[5]~6\, RISC_V|RAM_c|din_1[5]~6, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[6]~7\, RISC_V|RAM_c|din_1[6]~7, practica18, 1
instance = comp, \RISC_V|RAM_c|half_out[13]~5\, RISC_V|RAM_c|half_out[13]~5, practica18, 1
instance = comp, \RISC_V|PSP_C|q[5]\, RISC_V|PSP_C|q[5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[5]~39\, RISC_V|RISCV|Processor|d_in[5]~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[5]~40\, RISC_V|RISCV|Processor|d_in[5]~40, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[5]~41\, RISC_V|RISCV|Processor|d_in[5]~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[5]~42\, RISC_V|RISCV|Processor|d_in[5]~42, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[5]~43\, RISC_V|RISCV|Processor|d_in[5]~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~136\, RISC_V|RISCV|Processor|entrada_alu_a[5]~136, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~137\, RISC_V|RISCV|Processor|entrada_alu_a[5]~137, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~129\, RISC_V|RISCV|Processor|entrada_alu_a[5]~129, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~130\, RISC_V|RISCV|Processor|entrada_alu_a[5]~130, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~133\, RISC_V|RISCV|Processor|entrada_alu_a[5]~133, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~134\, RISC_V|RISCV|Processor|entrada_alu_a[5]~134, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~131\, RISC_V|RISCV|Processor|entrada_alu_a[5]~131, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~132\, RISC_V|RISCV|Processor|entrada_alu_a[5]~132, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~135\, RISC_V|RISCV|Processor|entrada_alu_a[5]~135, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]~138\, RISC_V|RISCV|Processor|entrada_alu_a[5]~138, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[5]\, RISC_V|RISCV|Processor|entrada_alu_a[5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~44, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~46, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~54, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[22]~31\, RISC_V|RISCV|Processor|entrada_alu_b[22]~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[22]~33\, RISC_V|RISCV|Processor|entrada_alu_b[22]~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:22:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~89, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~90, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~80, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~81, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~91, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~46, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:20:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:20:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:21:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:22:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux9~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[22]\, RISC_V|RISCV|Processor|ALUR|q[22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[22]~21\, RISC_V|RISCV|Processor|pc_in[22]~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[22]\, RISC_V|RISCV|Processor|PC|q[22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[22]~93\, RISC_V|RISCV|Processor|d_in[22]~93, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[22]~94\, RISC_V|RISCV|Processor|d_in[22]~94, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[22]~95\, RISC_V|RISCV|Processor|d_in[22]~95, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~451\, RISC_V|RISCV|Processor|entrada_alu_a[22]~451, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~452\, RISC_V|RISCV|Processor|entrada_alu_a[22]~452, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~448\, RISC_V|RISCV|Processor|entrada_alu_a[22]~448, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~449\, RISC_V|RISCV|Processor|entrada_alu_a[22]~449, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~446\, RISC_V|RISCV|Processor|entrada_alu_a[22]~446, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~447\, RISC_V|RISCV|Processor|entrada_alu_a[22]~447, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~450\, RISC_V|RISCV|Processor|entrada_alu_a[22]~450, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~444\, RISC_V|RISCV|Processor|entrada_alu_a[22]~444, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~445\, RISC_V|RISCV|Processor|entrada_alu_a[22]~445, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~453\, RISC_V|RISCV|Processor|entrada_alu_a[22]~453, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[22]\, RISC_V|RISCV|Processor|PC_IRC|q[22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~464\, RISC_V|RISCV|Processor|entrada_alu_a[22]~464, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~454\, RISC_V|RISCV|Processor|entrada_alu_a[22]~454, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~455\, RISC_V|RISCV|Processor|entrada_alu_a[22]~455, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~459\, RISC_V|RISCV|Processor|entrada_alu_a[22]~459, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~456\, RISC_V|RISCV|Processor|entrada_alu_a[22]~456, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~457\, RISC_V|RISCV|Processor|entrada_alu_a[22]~457, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~460\, RISC_V|RISCV|Processor|entrada_alu_a[22]~460, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]~463\, RISC_V|RISCV|Processor|entrada_alu_a[22]~463, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[22]\, RISC_V|RISCV|Processor|entrada_alu_a[22], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~44, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~75, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~48, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~73, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~76, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~68, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[13]~58\, RISC_V|RISCV|Processor|entrada_alu_b[13]~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[13]~60\, RISC_V|RISCV|Processor|entrada_alu_b[13]~60, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:13:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:13:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux18~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[13]\, RISC_V|RISCV|Processor|ALUR|q[13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[13]~14\, RISC_V|RISCV|Processor|pc_in[13]~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[13]\, RISC_V|RISCV|Processor|PC|q[13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[13]\, RISC_V|RISCV|Processor|PC_IRC|q[13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~317\, RISC_V|RISCV|Processor|entrada_alu_a[13]~317, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~299\, RISC_V|RISCV|Processor|entrada_alu_a[13]~299, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~300\, RISC_V|RISCV|Processor|entrada_alu_a[13]~300, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~301\, RISC_V|RISCV|Processor|entrada_alu_a[13]~301, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~302\, RISC_V|RISCV|Processor|entrada_alu_a[13]~302, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~303\, RISC_V|RISCV|Processor|entrada_alu_a[13]~303, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~298\, RISC_V|RISCV|Processor|entrada_alu_a[13]~298, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]~306\, RISC_V|RISCV|Processor|entrada_alu_a[13]~306, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[13]\, RISC_V|RISCV|Processor|entrada_alu_a[13], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~69, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~74, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~83, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~84, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~92, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[25]~24\, RISC_V|RISCV|Processor|entrada_alu_b[25]~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:25:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~64, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux6~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[25]\, RISC_V|RISCV|Processor|ALUR|q[25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[25]~25\, RISC_V|RISCV|Processor|pc_in[25]~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[25]\, RISC_V|RISCV|Processor|PC|q[25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[25]\, RISC_V|RISCV|Processor|PC_IRC|q[25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~548\, RISC_V|RISCV|Processor|entrada_alu_a[25]~548, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~546\, RISC_V|RISCV|Processor|entrada_alu_a[25]~546, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~543\, RISC_V|RISCV|Processor|entrada_alu_a[25]~543, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~544\, RISC_V|RISCV|Processor|entrada_alu_a[25]~544, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]~547\, RISC_V|RISCV|Processor|entrada_alu_a[25]~547, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[25]\, RISC_V|RISCV|Processor|entrada_alu_a[25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[12]~61\, RISC_V|RISCV|Processor|entrada_alu_b[12]~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[12]~62\, RISC_V|RISCV|Processor|entrada_alu_b[12]~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[12]~63\, RISC_V|RISCV|Processor|entrada_alu_b[12]~63, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~63, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~67, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~56, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:12:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux19~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[12]\, RISC_V|RISCV|Processor|ALUR|q[12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[12]~12\, RISC_V|RISCV|Processor|pc_in[12]~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[12]\, RISC_V|RISCV|Processor|PC|q[12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~9, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[5]~61\, RISC_V|RAM_c|din_3[5]~61, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[5]~44\, RISC_V|RAM_c|din_3[5]~44, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[5]~45\, RISC_V|RAM_c|din_3[5]~45, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[6]~46\, RISC_V|RAM_c|din_3[6]~46, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[30]~8\, RISC_V|RISCV|Processor|entrada_alu_b[30]~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[30]~120\, RISC_V|RISCV|Processor|d_in[30]~120, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[30]~121\, RISC_V|RISCV|Processor|d_in[30]~121, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[30]~122\, RISC_V|RISCV|Processor|d_in[30]~122, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux33~9, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[6]~63\, RISC_V|RAM_c|din_3[6]~63, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[6]~47\, RISC_V|RAM_c|din_3[6]~47, practica18, 1
instance = comp, \RISC_V|RAM_c|half_out[12]~3\, RISC_V|RAM_c|half_out[12]~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[12]~64\, RISC_V|RISCV|Processor|d_in[12]~64, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[12]~65\, RISC_V|RISCV|Processor|d_in[12]~65, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[12]~66\, RISC_V|RISCV|Processor|d_in[12]~66, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[12]~126\, RISC_V|RISCV|Processor|d_in[12]~126, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][12], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux51~9, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[4]~57\, RISC_V|RAM_c|din_3[4]~57, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[4]~56\, RISC_V|RAM_c|din_3[4]~56, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[4]~41\, RISC_V|RAM_c|din_3[4]~41, practica18, 1
instance = comp, \RISC_V|RAM_c|half_out[10]~4\, RISC_V|RAM_c|half_out[10]~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[10]~55\, RISC_V|RISCV|Processor|d_in[10]~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[10]~56\, RISC_V|RISCV|Processor|d_in[10]~56, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[10]~57\, RISC_V|RISCV|Processor|d_in[10]~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~200\, RISC_V|RISCV|Processor|entrada_alu_a[10]~200, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~196\, RISC_V|RISCV|Processor|entrada_alu_a[10]~196, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~197\, RISC_V|RISCV|Processor|entrada_alu_a[10]~197, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~198\, RISC_V|RISCV|Processor|entrada_alu_a[10]~198, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~201\, RISC_V|RISCV|Processor|entrada_alu_a[10]~201, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~209\, RISC_V|RISCV|Processor|entrada_alu_a[10]~209, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~210\, RISC_V|RISCV|Processor|entrada_alu_a[10]~210, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~204\, RISC_V|RISCV|Processor|entrada_alu_a[10]~204, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~205\, RISC_V|RISCV|Processor|entrada_alu_a[10]~205, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~206\, RISC_V|RISCV|Processor|entrada_alu_a[10]~206, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~207\, RISC_V|RISCV|Processor|entrada_alu_a[10]~207, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~208\, RISC_V|RISCV|Processor|entrada_alu_a[10]~208, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~202\, RISC_V|RISCV|Processor|entrada_alu_a[10]~202, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~203\, RISC_V|RISCV|Processor|entrada_alu_a[10]~203, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]~211\, RISC_V|RISCV|Processor|entrada_alu_a[10]~211, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[10]\, RISC_V|RISCV|Processor|entrada_alu_a[10], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:22:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:22:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:23:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux8~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[23]~23\, RISC_V|RISCV|Processor|pc_in[23]~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[23]\, RISC_V|RISCV|Processor|PC|q[23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[23]\, RISC_V|RISCV|Processor|ALUR|q[23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[23]~99\, RISC_V|RISCV|Processor|d_in[23]~99, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[23]~100\, RISC_V|RISCV|Processor|d_in[23]~100, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[23]~101\, RISC_V|RISCV|Processor|d_in[23]~101, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux40~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[23]~29\, RISC_V|RISCV|Processor|entrada_alu_b[23]~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[23]~28\, RISC_V|RISCV|Processor|entrada_alu_b[23]~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[23]~30\, RISC_V|RISCV|Processor|entrada_alu_b[23]~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:23:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:23:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:24:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:24:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:25:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:25:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux5~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[26]\, RISC_V|RISCV|Processor|ALUR|q[26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[26]~108\, RISC_V|RISCV|Processor|d_in[26]~108, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[26]~109\, RISC_V|RISCV|Processor|d_in[26]~109, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[26]~20\, RISC_V|RISCV|Processor|entrada_alu_b[26]~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[26]~110\, RISC_V|RISCV|Processor|d_in[26]~110, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][26], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux37~19, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[2]~58\, RISC_V|RAM_c|din_3[2]~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~19, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[2]~42\, RISC_V|RAM_c|din_3[2]~42, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[2]~59\, RISC_V|RAM_c|din_3[2]~59, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[2]~43\, RISC_V|RAM_c|din_3[2]~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[29]~118\, RISC_V|RISCV|Processor|d_in[29]~118, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[29]~119\, RISC_V|RISCV|Processor|d_in[29]~119, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux34~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[29]~10\, RISC_V|RISCV|Processor|entrada_alu_b[29]~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[29]~12\, RISC_V|RISCV|Processor|entrada_alu_b[29]~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|s_i~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:29:i_1|s_i~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:28:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:28:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux2~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[29]\, RISC_V|RISCV|Processor|ALUR|q[29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[29]~29\, RISC_V|RISCV|Processor|pc_in[29]~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[29]\, RISC_V|RISCV|Processor|PC|q[29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[29]\, RISC_V|RISCV|Processor|PC_IRC|q[29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~632\, RISC_V|RISCV|Processor|entrada_alu_a[29]~632, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~622\, RISC_V|RISCV|Processor|entrada_alu_a[29]~622, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~623\, RISC_V|RISCV|Processor|entrada_alu_a[29]~623, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~629\, RISC_V|RISCV|Processor|entrada_alu_a[29]~629, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~630\, RISC_V|RISCV|Processor|entrada_alu_a[29]~630, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~626\, RISC_V|RISCV|Processor|entrada_alu_a[29]~626, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~627\, RISC_V|RISCV|Processor|entrada_alu_a[29]~627, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~624\, RISC_V|RISCV|Processor|entrada_alu_a[29]~624, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~625\, RISC_V|RISCV|Processor|entrada_alu_a[29]~625, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~628\, RISC_V|RISCV|Processor|entrada_alu_a[29]~628, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~631\, RISC_V|RISCV|Processor|entrada_alu_a[29]~631, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~612\, RISC_V|RISCV|Processor|entrada_alu_a[29]~612, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~613\, RISC_V|RISCV|Processor|entrada_alu_a[29]~613, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~617\, RISC_V|RISCV|Processor|entrada_alu_a[29]~617, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~614\, RISC_V|RISCV|Processor|entrada_alu_a[29]~614, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~615\, RISC_V|RISCV|Processor|entrada_alu_a[29]~615, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~618\, RISC_V|RISCV|Processor|entrada_alu_a[29]~618, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]~621\, RISC_V|RISCV|Processor|entrada_alu_a[29]~621, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[29]\, RISC_V|RISCV|Processor|entrada_alu_a[29], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:29:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:29:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:30:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[30]~7\, RISC_V|RISCV|Processor|entrada_alu_b[30]~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[30]~9\, RISC_V|RISCV|Processor|entrada_alu_b[30]~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux1~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[30]~30\, RISC_V|RISCV|Processor|pc_in[30]~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[30]\, RISC_V|RISCV|Processor|PC|q[30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[30]\, RISC_V|RISCV|Processor|PC_IRC|q[30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~653\, RISC_V|RISCV|Processor|entrada_alu_a[30]~653, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~635\, RISC_V|RISCV|Processor|entrada_alu_a[30]~635, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~636\, RISC_V|RISCV|Processor|entrada_alu_a[30]~636, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~639\, RISC_V|RISCV|Processor|entrada_alu_a[30]~639, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~640\, RISC_V|RISCV|Processor|entrada_alu_a[30]~640, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~641\, RISC_V|RISCV|Processor|entrada_alu_a[30]~641, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~642\, RISC_V|RISCV|Processor|entrada_alu_a[30]~642, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~646\, RISC_V|RISCV|Processor|entrada_alu_a[30]~646, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~647\, RISC_V|RISCV|Processor|entrada_alu_a[30]~647, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~648\, RISC_V|RISCV|Processor|entrada_alu_a[30]~648, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~649\, RISC_V|RISCV|Processor|entrada_alu_a[30]~649, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~643\, RISC_V|RISCV|Processor|entrada_alu_a[30]~643, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~644\, RISC_V|RISCV|Processor|entrada_alu_a[30]~644, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~650\, RISC_V|RISCV|Processor|entrada_alu_a[30]~650, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~651\, RISC_V|RISCV|Processor|entrada_alu_a[30]~651, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]~652\, RISC_V|RISCV|Processor|entrada_alu_a[30]~652, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[30]\, RISC_V|RISCV|Processor|entrada_alu_a[30], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[21]~36\, RISC_V|RISCV|Processor|entrada_alu_b[21]~36, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[8]~73\, RISC_V|RISCV|Processor|entrada_alu_b[8]~73, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[8]~74\, RISC_V|RISCV|Processor|entrada_alu_b[8]~74, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[5]~79\, RISC_V|RISCV|Processor|entrada_alu_b[5]~79, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[5]~80\, RISC_V|RISCV|Processor|entrada_alu_b[5]~80, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~59, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62\, RISC_V|RISCV|Processor|ALU_C|ComparadorMayorMenor|LessThan1~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux32~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[31]~92\, RISC_V|RISCV|Processor|entrada_alu_b[31]~92, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[31]~93\, RISC_V|RISCV|Processor|entrada_alu_b[31]~93, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~1\, RISC_V|RISCV|Processor|ALU_C|LessThan0~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~3\, RISC_V|RISCV|Processor|ALU_C|LessThan0~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~5\, RISC_V|RISCV|Processor|ALU_C|LessThan0~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~7\, RISC_V|RISCV|Processor|ALU_C|LessThan0~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~9\, RISC_V|RISCV|Processor|ALU_C|LessThan0~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~11\, RISC_V|RISCV|Processor|ALU_C|LessThan0~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~13\, RISC_V|RISCV|Processor|ALU_C|LessThan0~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~15\, RISC_V|RISCV|Processor|ALU_C|LessThan0~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~17\, RISC_V|RISCV|Processor|ALU_C|LessThan0~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~19\, RISC_V|RISCV|Processor|ALU_C|LessThan0~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~21\, RISC_V|RISCV|Processor|ALU_C|LessThan0~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~23\, RISC_V|RISCV|Processor|ALU_C|LessThan0~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~25\, RISC_V|RISCV|Processor|ALU_C|LessThan0~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~27\, RISC_V|RISCV|Processor|ALU_C|LessThan0~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~29\, RISC_V|RISCV|Processor|ALU_C|LessThan0~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~31\, RISC_V|RISCV|Processor|ALU_C|LessThan0~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~33\, RISC_V|RISCV|Processor|ALU_C|LessThan0~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~35\, RISC_V|RISCV|Processor|ALU_C|LessThan0~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~37\, RISC_V|RISCV|Processor|ALU_C|LessThan0~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~39\, RISC_V|RISCV|Processor|ALU_C|LessThan0~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~41\, RISC_V|RISCV|Processor|ALU_C|LessThan0~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~43\, RISC_V|RISCV|Processor|ALU_C|LessThan0~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~45\, RISC_V|RISCV|Processor|ALU_C|LessThan0~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~47\, RISC_V|RISCV|Processor|ALU_C|LessThan0~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~49\, RISC_V|RISCV|Processor|ALU_C|LessThan0~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~51\, RISC_V|RISCV|Processor|ALU_C|LessThan0~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~53\, RISC_V|RISCV|Processor|ALU_C|LessThan0~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~55\, RISC_V|RISCV|Processor|ALU_C|LessThan0~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~57\, RISC_V|RISCV|Processor|ALU_C|LessThan0~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~59\, RISC_V|RISCV|Processor|ALU_C|LessThan0~59, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~61\, RISC_V|RISCV|Processor|ALU_C|LessThan0~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan0~62\, RISC_V|RISCV|Processor|ALU_C|LessThan0~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~32, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~38, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and[0]\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|signal_and[0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~11\, RISC_V|RISCV|Processor|ALU_C|Equal0~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux31~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[0]\, RISC_V|RISCV|Processor|ALUR|q[0], practica18, 1
instance = comp, \RISC_V|RAM_c|Mux4~2\, RISC_V|RAM_c|Mux4~2, practica18, 1
instance = comp, \RISC_V|RAM_c|Mux12~0\, RISC_V|RAM_c|Mux12~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[27]~111\, RISC_V|RISCV|Processor|d_in[27]~111, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[27]~112\, RISC_V|RISCV|Processor|d_in[27]~112, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[27]~113\, RISC_V|RISCV|Processor|d_in[27]~113, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][27], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~19, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[3]~54\, RISC_V|RAM_c|din_3[3]~54, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~9, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[3]~38\, RISC_V|RAM_c|din_3[3]~38, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux36~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~9, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[3]~55\, RISC_V|RAM_c|din_3[3]~55, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[3]~39\, RISC_V|RAM_c|din_3[3]~39, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[7]~32\, RISC_V|RAM_c|din_3[7]~32, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[7]~48\, RISC_V|RAM_c|din_3[7]~48, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[7]~49\, RISC_V|RAM_c|din_3[7]~49, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[7]~33\, RISC_V|RAM_c|din_3[7]~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[25]~105\, RISC_V|RISCV|Processor|d_in[25]~105, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[25]~106\, RISC_V|RISCV|Processor|d_in[25]~106, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[25]~107\, RISC_V|RISCV|Processor|d_in[25]~107, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~9, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[1]~51\, RISC_V|RAM_c|din_3[1]~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][25], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux38~19, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[1]~50\, RISC_V|RAM_c|din_3[1]~50, practica18, 1
instance = comp, \RISC_V|RAM_c|din_3[1]~35\, RISC_V|RAM_c|din_3[1]~35, practica18, 1
instance = comp, \RISC_V|RAM_c|half_out[11]~2\, RISC_V|RAM_c|half_out[11]~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[11]~61\, RISC_V|RISCV|Processor|d_in[11]~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[11]~62\, RISC_V|RISCV|Processor|d_in[11]~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[11]~63\, RISC_V|RISCV|Processor|d_in[11]~63, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux52~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[11]~66\, RISC_V|RISCV|Processor|entrada_alu_b[11]~66, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[11]~64\, RISC_V|RISCV|Processor|entrada_alu_b[11]~64, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[11]~65\, RISC_V|RISCV|Processor|entrada_alu_b[11]~65, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[11]~67\, RISC_V|RISCV|Processor|entrada_alu_b[11]~67, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~65, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~66, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:11:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:11:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux20~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[11]\, RISC_V|RISCV|Processor|ALUR|q[11], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[31]~123\, RISC_V|RISCV|Processor|d_in[31]~123, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[31]~124\, RISC_V|RISCV|Processor|d_in[31]~124, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[31]~125\, RISC_V|RISCV|Processor|d_in[31]~125, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~661\, RISC_V|RISCV|Processor|entrada_alu_a[31]~661, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~662\, RISC_V|RISCV|Processor|entrada_alu_a[31]~662, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~654\, RISC_V|RISCV|Processor|entrada_alu_a[31]~654, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~655\, RISC_V|RISCV|Processor|entrada_alu_a[31]~655, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~658\, RISC_V|RISCV|Processor|entrada_alu_a[31]~658, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~659\, RISC_V|RISCV|Processor|entrada_alu_a[31]~659, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~656\, RISC_V|RISCV|Processor|entrada_alu_a[31]~656, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~657\, RISC_V|RISCV|Processor|entrada_alu_a[31]~657, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~660\, RISC_V|RISCV|Processor|entrada_alu_a[31]~660, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~663\, RISC_V|RISCV|Processor|entrada_alu_a[31]~663, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~671\, RISC_V|RISCV|Processor|entrada_alu_a[31]~671, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~672\, RISC_V|RISCV|Processor|entrada_alu_a[31]~672, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[1][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~664\, RISC_V|RISCV|Processor|entrada_alu_a[31]~664, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~665\, RISC_V|RISCV|Processor|entrada_alu_a[31]~665, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]~673\, RISC_V|RISCV|Processor|entrada_alu_a[31]~673, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[31]\, RISC_V|RISCV|Processor|entrada_alu_a[31], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:21:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~48, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~56, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:21:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:21:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~48, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux10~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[21]\, RISC_V|RISCV|Processor|ALUR|q[21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[21]~22\, RISC_V|RISCV|Processor|pc_in[21]~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[21]\, RISC_V|RISCV|Processor|PC|q[21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[21]\, RISC_V|RISCV|Processor|PC_IRC|q[21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]~485\, RISC_V|RISCV|Processor|entrada_alu_a[21]~485, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[21]\, RISC_V|RISCV|Processor|entrada_alu_a[21], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:10:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:10:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:10:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~63, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux21~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[10]\, RISC_V|RISCV|Processor|ALUR|q[10], practica18, 1
instance = comp, \RISC_V|RAM_c|half_out[8]~1\, RISC_V|RAM_c|half_out[8]~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[8]~52\, RISC_V|RISCV|Processor|d_in[8]~52, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[8]~53\, RISC_V|RISCV|Processor|d_in[8]~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[8]~54\, RISC_V|RISCV|Processor|d_in[8]~54, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[8][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[4][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[0][8], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux55~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[8]~97\, RISC_V|RISCV|Processor|entrada_alu_b[8]~97, practica18, 1
instance = comp, \RISC_V|RAM_c|din_1[0]~2\, RISC_V|RAM_c|din_1[0]~2, practica18, 1
instance = comp, \RISC_V|RAM_c|half_out[9]~0\, RISC_V|RAM_c|half_out[9]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[9]~58\, RISC_V|RISCV|Processor|d_in[9]~58, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[9]~59\, RISC_V|RISCV|Processor|d_in[9]~59, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[9]~60\, RISC_V|RISCV|Processor|d_in[9]~60, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[6][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~224\, RISC_V|RISCV|Processor|entrada_alu_a[9]~224, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~227\, RISC_V|RISCV|Processor|entrada_alu_a[9]~227, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~228\, RISC_V|RISCV|Processor|entrada_alu_a[9]~228, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~229\, RISC_V|RISCV|Processor|entrada_alu_a[9]~229, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~230\, RISC_V|RISCV|Processor|entrada_alu_a[9]~230, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~231\, RISC_V|RISCV|Processor|entrada_alu_a[9]~231, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]~232\, RISC_V|RISCV|Processor|entrada_alu_a[9]~232, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[9]\, RISC_V|RISCV|Processor|entrada_alu_a[9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~42, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:9:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:9:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux22~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[9]\, RISC_V|RISCV|Processor|ALUR|q[9], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[17]~85\, RISC_V|RISCV|Processor|d_in[17]~85, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[17]~86\, RISC_V|RISCV|Processor|d_in[17]~86, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[22][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~383\, RISC_V|RISCV|Processor|entrada_alu_a[17]~383, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~384\, RISC_V|RISCV|Processor|entrada_alu_a[17]~384, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~387\, RISC_V|RISCV|Processor|entrada_alu_a[17]~387, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~388\, RISC_V|RISCV|Processor|entrada_alu_a[17]~388, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~389\, RISC_V|RISCV|Processor|entrada_alu_a[17]~389, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~390\, RISC_V|RISCV|Processor|entrada_alu_a[17]~390, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~40, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~42, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~46, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:17:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:17:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:17:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux14~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[17]\, RISC_V|RISCV|Processor|ALUR|q[17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[17]~18\, RISC_V|RISCV|Processor|pc_in[17]~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[17]\, RISC_V|RISCV|Processor|PC|q[17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[17]\, RISC_V|RISCV|Processor|PC_IRC|q[17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~401\, RISC_V|RISCV|Processor|entrada_alu_a[17]~401, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~391\, RISC_V|RISCV|Processor|entrada_alu_a[17]~391, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~392\, RISC_V|RISCV|Processor|entrada_alu_a[17]~392, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~396\, RISC_V|RISCV|Processor|entrada_alu_a[17]~396, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~394\, RISC_V|RISCV|Processor|entrada_alu_a[17]~394, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~397\, RISC_V|RISCV|Processor|entrada_alu_a[17]~397, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]~400\, RISC_V|RISCV|Processor|entrada_alu_a[17]~400, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[17]\, RISC_V|RISCV|Processor|entrada_alu_a[17], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~26, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~32, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~60, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:15:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:15:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux16~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[15]~15\, RISC_V|RISCV|Processor|pc_in[15]~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[15]\, RISC_V|RISCV|Processor|PC|q[15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[15]\, RISC_V|RISCV|Processor|PC_IRC|q[15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~338\, RISC_V|RISCV|Processor|entrada_alu_a[15]~338, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[18][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~322\, RISC_V|RISCV|Processor|entrada_alu_a[15]~322, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~323\, RISC_V|RISCV|Processor|entrada_alu_a[15]~323, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~320\, RISC_V|RISCV|Processor|entrada_alu_a[15]~320, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~321\, RISC_V|RISCV|Processor|entrada_alu_a[15]~321, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~324\, RISC_V|RISCV|Processor|entrada_alu_a[15]~324, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~325\, RISC_V|RISCV|Processor|entrada_alu_a[15]~325, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~326\, RISC_V|RISCV|Processor|entrada_alu_a[15]~326, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~327\, RISC_V|RISCV|Processor|entrada_alu_a[15]~327, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~328\, RISC_V|RISCV|Processor|entrada_alu_a[15]~328, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[14][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~329\, RISC_V|RISCV|Processor|entrada_alu_a[15]~329, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[15][15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~336\, RISC_V|RISCV|Processor|entrada_alu_a[15]~336, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~331\, RISC_V|RISCV|Processor|entrada_alu_a[15]~331, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~334\, RISC_V|RISCV|Processor|entrada_alu_a[15]~334, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]~337\, RISC_V|RISCV|Processor|entrada_alu_a[15]~337, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[15]\, RISC_V|RISCV|Processor|entrada_alu_a[15], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~34, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:8:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:8:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux23~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[8]\, RISC_V|RISCV|Processor|ALUR|q[8], practica18, 1
instance = comp, \RISC_V|PSP_C|q[4]\, RISC_V|PSP_C|q[4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[4]~29\, RISC_V|RISCV|Processor|d_in[4]~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[4]~30\, RISC_V|RISCV|Processor|d_in[4]~30, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[4]~31\, RISC_V|RISCV|Processor|d_in[4]~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[4]~32\, RISC_V|RISCV|Processor|d_in[4]~32, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[4]~33\, RISC_V|RISCV|Processor|d_in[4]~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[20][4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux59~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|shamt[4]~4\, RISC_V|RISCV|Processor|shamt[4]~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~24, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~38, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[1]~90\, RISC_V|RISCV|Processor|entrada_alu_b[1]~90, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[1]~91\, RISC_V|RISCV|Processor|entrada_alu_b[1]~91, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[1]~94\, RISC_V|RISCV|Processor|entrada_alu_b[1]~94, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~50, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux30~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[1]\, RISC_V|RISCV|Processor|ALUR|q[1], practica18, 1
instance = comp, \RISC_V|PSP_C|q[1]\, RISC_V|PSP_C|q[1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~13\, RISC_V|RISCV|Processor|d_in[1]~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~14\, RISC_V|RISCV|Processor|d_in[1]~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~16\, RISC_V|RISCV|Processor|d_in[1]~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~17\, RISC_V|RISCV|Processor|d_in[1]~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[1]~18\, RISC_V|RISCV|Processor|d_in[1]~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[27][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[25][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~18, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[7][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[3][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[12][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][1], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux62~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|shamt[1]~1\, RISC_V|RISCV|Processor|shamt[1]~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~34, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoIzq|ShiftLeft0~36, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:2:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:2:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[2]~feeder\, RISC_V|RISCV|Processor|ALUR|q[2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[2]\, RISC_V|RISCV|Processor|ALUR|q[2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[2]~34\, RISC_V|RISCV|Processor|d_in[2]~34, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[2]~35\, RISC_V|RISCV|Processor|d_in[2]~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[2]~36\, RISC_V|RISCV|Processor|d_in[2]~36, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[2]~37\, RISC_V|RISCV|Processor|d_in[2]~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[2]~38\, RISC_V|RISCV|Processor|d_in[2]~38, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[19][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[26][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[28][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[30][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[31][2], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux61~20, practica18, 1
instance = comp, \RISC_V|PSP_C|q[2]\, RISC_V|PSP_C|q[2], practica18, 1
instance = comp, \RegistroDisplays|Equal1~0\, RegistroDisplays|Equal1~0, practica18, 1
instance = comp, \Guardar_valor_e_p|q[7]~1\, Guardar_valor_e_p|q[7]~1, practica18, 1
instance = comp, \Guardar_valor_e_p|q[0]\, Guardar_valor_e_p|q[0], practica18, 1
instance = comp, \RISC_V|PEP_C1|q[0]~feeder\, RISC_V|PEP_C1|q[0]~feeder, practica18, 1
instance = comp, \RISC_V|PEP_C1|q[0]\, RISC_V|PEP_C1|q[0], practica18, 1
instance = comp, \RISC_V|PEP_C2|q[0]\, RISC_V|PEP_C2|q[0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[0]~19\, RISC_V|RISCV|Processor|d_in[0]~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[0]~20\, RISC_V|RISCV|Processor|d_in[0]~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[0]~21\, RISC_V|RISCV|Processor|d_in[0]~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[0]~22\, RISC_V|RISCV|Processor|d_in[0]~22, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|d_in[0]~23\, RISC_V|RISCV|Processor|d_in[0]~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[17][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[24][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[29][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[23][0], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux63~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|shamt[0]~0\, RISC_V|RISCV|Processor|shamt[0]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:6:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:6:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux25~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[6]~5\, RISC_V|RISCV|Processor|pc_in[6]~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[23]\, RISC_V|RISCV|Processor|IRC|q[23], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~28, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[7]\, RISC_V|RISCV|Processor|ALUR|q[7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[7]~7\, RISC_V|RISCV|Processor|pc_in[7]~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC|q[7]\, RISC_V|RISCV|Processor|PC|q[7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|PC_IRC|q[7]\, RISC_V|RISCV|Processor|PC_IRC|q[7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~170\, RISC_V|RISCV|Processor|entrada_alu_a[7]~170, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~167\, RISC_V|RISCV|Processor|entrada_alu_a[7]~167, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[11][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~168\, RISC_V|RISCV|Processor|entrada_alu_a[7]~168, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[13][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[5][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~162\, RISC_V|RISCV|Processor|entrada_alu_a[7]~162, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[9][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~163\, RISC_V|RISCV|Processor|entrada_alu_a[7]~163, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~164\, RISC_V|RISCV|Processor|entrada_alu_a[7]~164, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~165\, RISC_V|RISCV|Processor|entrada_alu_a[7]~165, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~166\, RISC_V|RISCV|Processor|entrada_alu_a[7]~166, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[10][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[2][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~160\, RISC_V|RISCV|Processor|entrada_alu_a[7]~160, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~161\, RISC_V|RISCV|Processor|entrada_alu_a[7]~161, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~169\, RISC_V|RISCV|Processor|entrada_alu_a[7]~169, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~feeder\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[21][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~153\, RISC_V|RISCV|Processor|entrada_alu_a[7]~153, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7]\, RISC_V|RISCV|Processor|Banco_de_registros|ram_block[16][7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~154\, RISC_V|RISCV|Processor|entrada_alu_a[7]~154, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~155\, RISC_V|RISCV|Processor|entrada_alu_a[7]~155, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~156\, RISC_V|RISCV|Processor|entrada_alu_a[7]~156, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~150\, RISC_V|RISCV|Processor|entrada_alu_a[7]~150, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~151\, RISC_V|RISCV|Processor|entrada_alu_a[7]~151, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]~159\, RISC_V|RISCV|Processor|entrada_alu_a[7]~159, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_a[7]\, RISC_V|RISCV|Processor|entrada_alu_a[7], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~40, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDerAr|ShiftRight0~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:5:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:5:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux26~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[5]~feeder\, RISC_V|RISCV|Processor|ALUR|q[5]~feeder, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[5]\, RISC_V|RISCV|Processor|ALUR|q[5], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[5]~6\, RISC_V|RISCV|Processor|pc_in[5]~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[24]\, RISC_V|RISCV|Processor|IRC|q[24], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20\, RISC_V|RISCV|Processor|Banco_de_registros|Mux60~20, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|shamt[3]~3\, RISC_V|RISCV|Processor|shamt[3]~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux24~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:4:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:4:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux27~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[4]\, RISC_V|RISCV|Processor|ALUR|q[4], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[4]~4\, RISC_V|RISCV|Processor|pc_in[4]~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[12]\, RISC_V|RISCV|Processor|IRC|q[12], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|alu_op[0]~0\, RISC_V|RISCV|MaquinaEstados|alu_op[0]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux29~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10\, RISC_V|RISCV|Processor|ALU_C|DesplazamientoDer|ShiftRight0~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[3]~83\, RISC_V|RISCV|Processor|entrada_alu_b[3]~83, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[3]~84\, RISC_V|RISCV|Processor|entrada_alu_b[3]~84, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:3:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:3:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux28~4, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[3]\, RISC_V|RISCV|Processor|ALUR|q[3], practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[3]~1\, RISC_V|RISCV|Processor|pc_in[3]~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[6]\, RISC_V|RISCV|Processor|IRC|q[6], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector8~0\, RISC_V|RISCV|MaquinaEstados|Selector8~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.SalCond\, RISC_V|RISCV|MaquinaEstados|estado_act.SalCond, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|pc_in[2]~0\, RISC_V|RISCV|Processor|pc_in[2]~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[0]\, RISC_V|RISCV|Processor|IRC|q[0], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_sig~15\, RISC_V|RISCV|MaquinaEstados|estado_sig~15, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector11~0\, RISC_V|RISCV|MaquinaEstados|Selector11~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.lw4\, RISC_V|RISCV|MaquinaEstados|estado_act.lw4, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|WideOr1~0\, RISC_V|RISCV|MaquinaEstados|WideOr1~0, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Fetch\, RISC_V|RISCV|MaquinaEstados|estado_act.Fetch, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|en_pc~0\, RISC_V|RISCV|Processor|en_pc~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~14\, RISC_V|RISCV|Processor|ALU_C|Equal0~14, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~15\, RISC_V|RISCV|Processor|ALU_C|Equal0~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:31:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:12:i_1|s_i~2\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:12:i_1|s_i~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~12\, RISC_V|RISCV|Processor|ALU_C|Equal0~12, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~10\, RISC_V|RISCV|Processor|ALU_C|Equal0~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~13\, RISC_V|RISCV|Processor|ALU_C|Equal0~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~1\, RISC_V|RISCV|Processor|ALU_C|Equal0~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Equal0~16\, RISC_V|RISCV|Processor|ALU_C|Equal0~16, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|entrada_alu_b[0]~95\, RISC_V|RISCV|Processor|entrada_alu_b[0]~95, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~1\, RISC_V|RISCV|Processor|ALU_C|LessThan1~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~3\, RISC_V|RISCV|Processor|ALU_C|LessThan1~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~5\, RISC_V|RISCV|Processor|ALU_C|LessThan1~5, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~7\, RISC_V|RISCV|Processor|ALU_C|LessThan1~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~9\, RISC_V|RISCV|Processor|ALU_C|LessThan1~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~11\, RISC_V|RISCV|Processor|ALU_C|LessThan1~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~13\, RISC_V|RISCV|Processor|ALU_C|LessThan1~13, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~15\, RISC_V|RISCV|Processor|ALU_C|LessThan1~15, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~17\, RISC_V|RISCV|Processor|ALU_C|LessThan1~17, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~19\, RISC_V|RISCV|Processor|ALU_C|LessThan1~19, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~21\, RISC_V|RISCV|Processor|ALU_C|LessThan1~21, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~23\, RISC_V|RISCV|Processor|ALU_C|LessThan1~23, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~25\, RISC_V|RISCV|Processor|ALU_C|LessThan1~25, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~27\, RISC_V|RISCV|Processor|ALU_C|LessThan1~27, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~29\, RISC_V|RISCV|Processor|ALU_C|LessThan1~29, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~31\, RISC_V|RISCV|Processor|ALU_C|LessThan1~31, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~33\, RISC_V|RISCV|Processor|ALU_C|LessThan1~33, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~35\, RISC_V|RISCV|Processor|ALU_C|LessThan1~35, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~37\, RISC_V|RISCV|Processor|ALU_C|LessThan1~37, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~39\, RISC_V|RISCV|Processor|ALU_C|LessThan1~39, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~41\, RISC_V|RISCV|Processor|ALU_C|LessThan1~41, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~43\, RISC_V|RISCV|Processor|ALU_C|LessThan1~43, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~45\, RISC_V|RISCV|Processor|ALU_C|LessThan1~45, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~47\, RISC_V|RISCV|Processor|ALU_C|LessThan1~47, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~49\, RISC_V|RISCV|Processor|ALU_C|LessThan1~49, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~51\, RISC_V|RISCV|Processor|ALU_C|LessThan1~51, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~53\, RISC_V|RISCV|Processor|ALU_C|LessThan1~53, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~55\, RISC_V|RISCV|Processor|ALU_C|LessThan1~55, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~57\, RISC_V|RISCV|Processor|ALU_C|LessThan1~57, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~59\, RISC_V|RISCV|Processor|ALU_C|LessThan1~59, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~61\, RISC_V|RISCV|Processor|ALU_C|LessThan1~61, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|LessThan1~62\, RISC_V|RISCV|Processor|ALU_C|LessThan1~62, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|en_pc~1\, RISC_V|RISCV|Processor|en_pc~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|en_pc~2\, RISC_V|RISCV|Processor|en_pc~2, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|en_pc~3\, RISC_V|RISCV|Processor|en_pc~3, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|IRC|q[2]\, RISC_V|RISCV|Processor|IRC|q[2], practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector6~1\, RISC_V|RISCV|MaquinaEstados|Selector6~1, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|estado_act.Arit3\, RISC_V|RISCV|MaquinaEstados|estado_act.Arit3, practica18, 1
instance = comp, \RISC_V|RISCV|MaquinaEstados|Selector15~1\, RISC_V|RISCV|MaquinaEstados|Selector15~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|s_r~1, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:30:i_1|c_i_mas_1~0\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:30:i_1|c_i_mas_1~0, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Sumador_restador|gensum:31:i_1|s_i\, RISC_V|RISCV|Processor|ALU_C|Sumador_restador|\gensum:31:i_1|s_i, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~6, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~8, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~9, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~7, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~10, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11\, RISC_V|RISCV|Processor|ALU_C|Multiplexor|Mux0~11, practica18, 1
instance = comp, \RISC_V|RISCV|Processor|ALUR|q[31]\, RISC_V|RISCV|Processor|ALUR|q[31], practica18, 1
instance = comp, \RISC_V|we_en_psp\, RISC_V|we_en_psp, practica18, 1
instance = comp, \RISC_V|we_en_psp~clkctrl\, RISC_V|we_en_psp~clkctrl, practica18, 1
instance = comp, \RISC_V|PSP_C|q[0]\, RISC_V|PSP_C|q[0], practica18, 1
instance = comp, \RegistroDisplays|Reg~0\, RegistroDisplays|Reg~0, practica18, 1
instance = comp, \RegistroDisplays|Reg~1\, RegistroDisplays|Reg~1, practica18, 1
instance = comp, \RegistroDisplays|registro[48]~2\, RegistroDisplays|registro[48]~2, practica18, 1
instance = comp, \RegistroDisplays|registro[29]~1\, RegistroDisplays|registro[29]~1, practica18, 1
instance = comp, \RegistroDisplays|registro[48]\, RegistroDisplays|registro[48], practica18, 1
instance = comp, \Decodificador|i6|registro[0]~0\, Decodificador|i6|registro[0]~0, practica18, 1
instance = comp, \Decodificador|i6|registro[0]\, Decodificador|i6|registro[0], practica18, 1
instance = comp, \RegistroDisplays|registro[16]~5\, RegistroDisplays|registro[16]~5, practica18, 1
instance = comp, \RegistroDisplays|registro[16]\, RegistroDisplays|registro[16], practica18, 1
instance = comp, \RegistroDisplays|registro[24]~7\, RegistroDisplays|registro[24]~7, practica18, 1
instance = comp, \RegistroDisplays|registro[24]\, RegistroDisplays|registro[24], practica18, 1
instance = comp, \RegistroDisplays|registro[32]~3\, RegistroDisplays|registro[32]~3, practica18, 1
instance = comp, \RegistroDisplays|registro[32]\, RegistroDisplays|registro[32], practica18, 1
instance = comp, \Decodificador|i4|registro[0]\, Decodificador|i4|registro[0], practica18, 1
instance = comp, \Decodificador|i9|Mux7~0\, Decodificador|i9|Mux7~0, practica18, 1
instance = comp, \RegistroDisplays|registro[40]~0\, RegistroDisplays|registro[40]~0, practica18, 1
instance = comp, \RegistroDisplays|registro[40]\, RegistroDisplays|registro[40], practica18, 1
instance = comp, \Decodificador|i5|registro[0]\, Decodificador|i5|registro[0], practica18, 1
instance = comp, \RegistroDisplays|registro[56]~4\, RegistroDisplays|registro[56]~4, practica18, 1
instance = comp, \RegistroDisplays|registro[56]\, RegistroDisplays|registro[56], practica18, 1
instance = comp, \Decodificador|i7|registro[0]~0\, Decodificador|i7|registro[0]~0, practica18, 1
instance = comp, \Decodificador|i7|registro[0]\, Decodificador|i7|registro[0], practica18, 1
instance = comp, \Decodificador|i9|Mux7~1\, Decodificador|i9|Mux7~1, practica18, 1
instance = comp, \RegistroDisplays|registro[0]~62\, RegistroDisplays|registro[0]~62, practica18, 1
instance = comp, \RegistroDisplays|registro[0]\, RegistroDisplays|registro[0], practica18, 1
instance = comp, \Decodificador|i0|registro[0]~0\, Decodificador|i0|registro[0]~0, practica18, 1
instance = comp, \Decodificador|i0|registro[0]\, Decodificador|i0|registro[0], practica18, 1
instance = comp, \RegistroDisplays|registro[8]~6\, RegistroDisplays|registro[8]~6, practica18, 1
instance = comp, \RegistroDisplays|registro[8]\, RegistroDisplays|registro[8], practica18, 1
instance = comp, \Decodificador|i1|registro[0]\, Decodificador|i1|registro[0], practica18, 1
instance = comp, \Decodificador|i9|Mux7~2\, Decodificador|i9|Mux7~2, practica18, 1
instance = comp, \Decodificador|i3|registro[0]\, Decodificador|i3|registro[0], practica18, 1
instance = comp, \Decodificador|i9|Mux7~3\, Decodificador|i9|Mux7~3, practica18, 1
instance = comp, \Decodificador|i9|Mux7~4\, Decodificador|i9|Mux7~4, practica18, 1
instance = comp, \RegistroDisplays|registro[1]\, RegistroDisplays|registro[1], practica18, 1
instance = comp, \RegistroDisplays|registro[9]~13\, RegistroDisplays|registro[9]~13, practica18, 1
instance = comp, \RegistroDisplays|registro[9]\, RegistroDisplays|registro[9], practica18, 1
instance = comp, \Decodificador|i1|registro[1]~feeder\, Decodificador|i1|registro[1]~feeder, practica18, 1
instance = comp, \Decodificador|i1|registro[1]\, Decodificador|i1|registro[1], practica18, 1
instance = comp, \Decodificador|i0|registro[1]\, Decodificador|i0|registro[1], practica18, 1
instance = comp, \Decodificador|i9|Mux6~2\, Decodificador|i9|Mux6~2, practica18, 1
instance = comp, \RegistroDisplays|registro[25]~14\, RegistroDisplays|registro[25]~14, practica18, 1
instance = comp, \RegistroDisplays|registro[25]\, RegistroDisplays|registro[25], practica18, 1
instance = comp, \Decodificador|i3|registro[1]\, Decodificador|i3|registro[1], practica18, 1
instance = comp, \Decodificador|i9|Mux6~3\, Decodificador|i9|Mux6~3, practica18, 1
instance = comp, \RegistroDisplays|registro[33]~10\, RegistroDisplays|registro[33]~10, practica18, 1
instance = comp, \RegistroDisplays|registro[33]\, RegistroDisplays|registro[33], practica18, 1
instance = comp, \Decodificador|i4|registro[1]~0\, Decodificador|i4|registro[1]~0, practica18, 1
instance = comp, \Decodificador|i4|registro[1]\, Decodificador|i4|registro[1], practica18, 1
instance = comp, \RegistroDisplays|registro[41]~8\, RegistroDisplays|registro[41]~8, practica18, 1
instance = comp, \RegistroDisplays|registro[41]\, RegistroDisplays|registro[41], practica18, 1
instance = comp, \RegistroDisplays|registro[49]~9\, RegistroDisplays|registro[49]~9, practica18, 1
instance = comp, \RegistroDisplays|registro[49]\, RegistroDisplays|registro[49], practica18, 1
instance = comp, \Decodificador|i6|registro[1]~1\, Decodificador|i6|registro[1]~1, practica18, 1
instance = comp, \Decodificador|i6|registro[1]\, Decodificador|i6|registro[1], practica18, 1
instance = comp, \Decodificador|i9|Mux6~0\, Decodificador|i9|Mux6~0, practica18, 1
instance = comp, \RegistroDisplays|registro[57]~11\, RegistroDisplays|registro[57]~11, practica18, 1
instance = comp, \RegistroDisplays|registro[57]\, RegistroDisplays|registro[57], practica18, 1
instance = comp, \Decodificador|i7|registro[1]~1\, Decodificador|i7|registro[1]~1, practica18, 1
instance = comp, \Decodificador|i7|registro[1]\, Decodificador|i7|registro[1], practica18, 1
instance = comp, \Decodificador|i9|Mux6~1\, Decodificador|i9|Mux6~1, practica18, 1
instance = comp, \Decodificador|i9|Mux6~4\, Decodificador|i9|Mux6~4, practica18, 1
instance = comp, \RegistroDisplays|registro[2]~21\, RegistroDisplays|registro[2]~21, practica18, 1
instance = comp, \RegistroDisplays|registro[2]\, RegistroDisplays|registro[2], practica18, 1
instance = comp, \Decodificador|i0|registro[2]~1\, Decodificador|i0|registro[2]~1, practica18, 1
instance = comp, \Decodificador|i0|registro[2]\, Decodificador|i0|registro[2], practica18, 1
instance = comp, \RegistroDisplays|registro[10]~20\, RegistroDisplays|registro[10]~20, practica18, 1
instance = comp, \RegistroDisplays|registro[10]\, RegistroDisplays|registro[10], practica18, 1
instance = comp, \Decodificador|i1|registro[2]~0\, Decodificador|i1|registro[2]~0, practica18, 1
instance = comp, \Decodificador|i1|registro[2]\, Decodificador|i1|registro[2], practica18, 1
instance = comp, \Decodificador|i9|Mux5~2\, Decodificador|i9|Mux5~2, practica18, 1
instance = comp, \RegistroDisplays|registro[18]~19\, RegistroDisplays|registro[18]~19, practica18, 1
instance = comp, \RegistroDisplays|registro[18]\, RegistroDisplays|registro[18], practica18, 1
instance = comp, \Decodificador|i2|registro[2]\, Decodificador|i2|registro[2], practica18, 1
instance = comp, \RegistroDisplays|registro[26]~22\, RegistroDisplays|registro[26]~22, practica18, 1
instance = comp, \RegistroDisplays|registro[26]\, RegistroDisplays|registro[26], practica18, 1
instance = comp, \Decodificador|i3|registro[2]~feeder\, Decodificador|i3|registro[2]~feeder, practica18, 1
instance = comp, \Decodificador|i3|registro[2]\, Decodificador|i3|registro[2], practica18, 1
instance = comp, \Decodificador|i9|Mux5~3\, Decodificador|i9|Mux5~3, practica18, 1
instance = comp, \Decodificador|i9|Mux5~4\, Decodificador|i9|Mux5~4, practica18, 1
instance = comp, \RegistroDisplays|registro[43]~23\, RegistroDisplays|registro[43]~23, practica18, 1
instance = comp, \RegistroDisplays|registro[43]\, RegistroDisplays|registro[43], practica18, 1
instance = comp, \RegistroDisplays|registro[51]~24\, RegistroDisplays|registro[51]~24, practica18, 1
instance = comp, \RegistroDisplays|registro[51]\, RegistroDisplays|registro[51], practica18, 1
instance = comp, \Decodificador|i6|registro[3]~3\, Decodificador|i6|registro[3]~3, practica18, 1
instance = comp, \Decodificador|i6|registro[3]\, Decodificador|i6|registro[3], practica18, 1
instance = comp, \RegistroDisplays|registro[35]~25\, RegistroDisplays|registro[35]~25, practica18, 1
instance = comp, \RegistroDisplays|registro[35]\, RegistroDisplays|registro[35], practica18, 1
instance = comp, \Decodificador|i4|registro[3]\, Decodificador|i4|registro[3], practica18, 1
instance = comp, \Decodificador|i9|Mux4~0\, Decodificador|i9|Mux4~0, practica18, 1
instance = comp, \RegistroDisplays|registro[59]~26\, RegistroDisplays|registro[59]~26, practica18, 1
instance = comp, \RegistroDisplays|registro[59]\, RegistroDisplays|registro[59], practica18, 1
instance = comp, \Decodificador|i7|registro[3]\, Decodificador|i7|registro[3], practica18, 1
instance = comp, \Decodificador|i5|registro[3]~2\, Decodificador|i5|registro[3]~2, practica18, 1
instance = comp, \Decodificador|i5|registro[3]\, Decodificador|i5|registro[3], practica18, 1
instance = comp, \Decodificador|i9|Mux4~1\, Decodificador|i9|Mux4~1, practica18, 1
instance = comp, \RegistroDisplays|registro[3]\, RegistroDisplays|registro[3], practica18, 1
instance = comp, \RegistroDisplays|registro[11]~28\, RegistroDisplays|registro[11]~28, practica18, 1
instance = comp, \RegistroDisplays|registro[11]\, RegistroDisplays|registro[11], practica18, 1
instance = comp, \RegistroDisplays|registro[19]~27\, RegistroDisplays|registro[19]~27, practica18, 1
instance = comp, \RegistroDisplays|registro[19]\, RegistroDisplays|registro[19], practica18, 1
instance = comp, \RegistroDisplays|registro[27]~29\, RegistroDisplays|registro[27]~29, practica18, 1
instance = comp, \RegistroDisplays|registro[27]\, RegistroDisplays|registro[27], practica18, 1
instance = comp, \Decodificador|i3|registro[3]\, Decodificador|i3|registro[3], practica18, 1
instance = comp, \Decodificador|i2|registro[3]~1\, Decodificador|i2|registro[3]~1, practica18, 1
instance = comp, \Decodificador|i2|registro[3]\, Decodificador|i2|registro[3], practica18, 1
instance = comp, \Decodificador|i9|Mux4~3\, Decodificador|i9|Mux4~3, practica18, 1
instance = comp, \Decodificador|i9|Mux4~4\, Decodificador|i9|Mux4~4, practica18, 1
instance = comp, \RegistroDisplays|registro[28]~36\, RegistroDisplays|registro[28]~36, practica18, 1
instance = comp, \RegistroDisplays|registro[28]\, RegistroDisplays|registro[28], practica18, 1
instance = comp, \Decodificador|i3|registro[4]~0\, Decodificador|i3|registro[4]~0, practica18, 1
instance = comp, \Decodificador|i3|registro[4]\, Decodificador|i3|registro[4], practica18, 1
instance = comp, \RegistroDisplays|registro[20]~34\, RegistroDisplays|registro[20]~34, practica18, 1
instance = comp, \RegistroDisplays|registro[20]\, RegistroDisplays|registro[20], practica18, 1
instance = comp, \Decodificador|i2|registro[4]\, Decodificador|i2|registro[4], practica18, 1
instance = comp, \RegistroDisplays|registro[4]~77\, RegistroDisplays|registro[4]~77, practica18, 1
instance = comp, \RegistroDisplays|registro[4]\, RegistroDisplays|registro[4], practica18, 1
instance = comp, \Decodificador|i0|registro[4]~2\, Decodificador|i0|registro[4]~2, practica18, 1
instance = comp, \Decodificador|i0|registro[4]\, Decodificador|i0|registro[4], practica18, 1
instance = comp, \RegistroDisplays|registro[12]~35\, RegistroDisplays|registro[12]~35, practica18, 1
instance = comp, \RegistroDisplays|registro[12]\, RegistroDisplays|registro[12], practica18, 1
instance = comp, \Decodificador|i1|registro[4]\, Decodificador|i1|registro[4], practica18, 1
instance = comp, \Decodificador|i9|Mux3~2\, Decodificador|i9|Mux3~2, practica18, 1
instance = comp, \Decodificador|i9|Mux3~3\, Decodificador|i9|Mux3~3, practica18, 1
instance = comp, \RegistroDisplays|registro[36]~32\, RegistroDisplays|registro[36]~32, practica18, 1
instance = comp, \RegistroDisplays|registro[36]\, RegistroDisplays|registro[36], practica18, 1
instance = comp, \RegistroDisplays|registro[44]~30\, RegistroDisplays|registro[44]~30, practica18, 1
instance = comp, \RegistroDisplays|registro[44]\, RegistroDisplays|registro[44], practica18, 1
instance = comp, \RegistroDisplays|registro[52]~31\, RegistroDisplays|registro[52]~31, practica18, 1
instance = comp, \RegistroDisplays|registro[52]\, RegistroDisplays|registro[52], practica18, 1
instance = comp, \RegistroDisplays|registro[60]~33\, RegistroDisplays|registro[60]~33, practica18, 1
instance = comp, \RegistroDisplays|registro[60]\, RegistroDisplays|registro[60], practica18, 1
instance = comp, \Decodificador|i7|registro[4]\, Decodificador|i7|registro[4], practica18, 1
instance = comp, \Decodificador|i5|registro[4]\, Decodificador|i5|registro[4], practica18, 1
instance = comp, \Decodificador|i9|Mux3~1\, Decodificador|i9|Mux3~1, practica18, 1
instance = comp, \Decodificador|i9|Mux3~4\, Decodificador|i9|Mux3~4, practica18, 1
instance = comp, \RegistroDisplays|registro[37]~39\, RegistroDisplays|registro[37]~39, practica18, 1
instance = comp, \RegistroDisplays|registro[37]\, RegistroDisplays|registro[37], practica18, 1
instance = comp, \RegistroDisplays|registro[45]~37\, RegistroDisplays|registro[45]~37, practica18, 1
instance = comp, \RegistroDisplays|registro[45]\, RegistroDisplays|registro[45], practica18, 1
instance = comp, \Decodificador|i5|registro[5]~3\, Decodificador|i5|registro[5]~3, practica18, 1
instance = comp, \Decodificador|i5|registro[5]\, Decodificador|i5|registro[5], practica18, 1
instance = comp, \RegistroDisplays|registro[61]~40\, RegistroDisplays|registro[61]~40, practica18, 1
instance = comp, \RegistroDisplays|registro[61]\, RegistroDisplays|registro[61], practica18, 1
instance = comp, \Decodificador|i7|registro[5]~3\, Decodificador|i7|registro[5]~3, practica18, 1
instance = comp, \Decodificador|i7|registro[5]\, Decodificador|i7|registro[5], practica18, 1
instance = comp, \RegistroDisplays|registro[53]~38\, RegistroDisplays|registro[53]~38, practica18, 1
instance = comp, \RegistroDisplays|registro[53]\, RegistroDisplays|registro[53], practica18, 1
instance = comp, \Decodificador|i6|registro[5]~4\, Decodificador|i6|registro[5]~4, practica18, 1
instance = comp, \Decodificador|i6|registro[5]\, Decodificador|i6|registro[5], practica18, 1
instance = comp, \Decodificador|i4|registro[5]~2\, Decodificador|i4|registro[5]~2, practica18, 1
instance = comp, \Decodificador|i4|registro[5]\, Decodificador|i4|registro[5], practica18, 1
instance = comp, \Decodificador|i9|Mux2~0\, Decodificador|i9|Mux2~0, practica18, 1
instance = comp, \Decodificador|i9|Mux2~1\, Decodificador|i9|Mux2~1, practica18, 1
instance = comp, \RegistroDisplays|registro[5]~43\, RegistroDisplays|registro[5]~43, practica18, 1
instance = comp, \RegistroDisplays|registro[5]\, RegistroDisplays|registro[5], practica18, 1
instance = comp, \RegistroDisplays|registro[13]~42\, RegistroDisplays|registro[13]~42, practica18, 1
instance = comp, \RegistroDisplays|registro[13]\, RegistroDisplays|registro[13], practica18, 1
instance = comp, \RegistroDisplays|registro[21]~41\, RegistroDisplays|registro[21]~41, practica18, 1
instance = comp, \RegistroDisplays|registro[21]\, RegistroDisplays|registro[21], practica18, 1
instance = comp, \RegistroDisplays|registro[29]~44\, RegistroDisplays|registro[29]~44, practica18, 1
instance = comp, \RegistroDisplays|registro[29]\, RegistroDisplays|registro[29], practica18, 1
instance = comp, \Decodificador|i3|registro[5]~1\, Decodificador|i3|registro[5]~1, practica18, 1
instance = comp, \Decodificador|i3|registro[5]\, Decodificador|i3|registro[5], practica18, 1
instance = comp, \Decodificador|i0|registro[5]~3\, Decodificador|i0|registro[5]~3, practica18, 1
instance = comp, \Decodificador|i0|registro[5]\, Decodificador|i0|registro[5], practica18, 1
instance = comp, \Decodificador|i1|registro[5]~2\, Decodificador|i1|registro[5]~2, practica18, 1
instance = comp, \Decodificador|i1|registro[5]\, Decodificador|i1|registro[5], practica18, 1
instance = comp, \Decodificador|i9|Mux2~2\, Decodificador|i9|Mux2~2, practica18, 1
instance = comp, \Decodificador|i9|Mux2~3\, Decodificador|i9|Mux2~3, practica18, 1
instance = comp, \Decodificador|i9|Mux2~4\, Decodificador|i9|Mux2~4, practica18, 1
instance = comp, \RegistroDisplays|registro[54]~46\, RegistroDisplays|registro[54]~46, practica18, 1
instance = comp, \RegistroDisplays|registro[54]\, RegistroDisplays|registro[54], practica18, 1
instance = comp, \Decodificador|i6|registro[6]~5\, Decodificador|i6|registro[6]~5, practica18, 1
instance = comp, \Decodificador|i6|registro[6]\, Decodificador|i6|registro[6], practica18, 1
instance = comp, \RegistroDisplays|registro[38]~47\, RegistroDisplays|registro[38]~47, practica18, 1
instance = comp, \RegistroDisplays|registro[38]\, RegistroDisplays|registro[38], practica18, 1
instance = comp, \Decodificador|i4|registro[6]\, Decodificador|i4|registro[6], practica18, 1
instance = comp, \Decodificador|i9|Mux1~0\, Decodificador|i9|Mux1~0, practica18, 1
instance = comp, \RegistroDisplays|registro[62]~48\, RegistroDisplays|registro[62]~48, practica18, 1
instance = comp, \RegistroDisplays|registro[62]\, RegistroDisplays|registro[62], practica18, 1
instance = comp, \Decodificador|i7|registro[6]~4\, Decodificador|i7|registro[6]~4, practica18, 1
instance = comp, \Decodificador|i7|registro[6]\, Decodificador|i7|registro[6], practica18, 1
instance = comp, \Decodificador|i9|Mux1~1\, Decodificador|i9|Mux1~1, practica18, 1
instance = comp, \Decodificador|i9|Mux1~4\, Decodificador|i9|Mux1~4, practica18, 1
instance = comp, \RegistroDisplays|registro[47]~52\, RegistroDisplays|registro[47]~52, practica18, 1
instance = comp, \RegistroDisplays|registro[47]\, RegistroDisplays|registro[47], practica18, 1
instance = comp, \Decodificador|i5|registro[7]~feeder\, Decodificador|i5|registro[7]~feeder, practica18, 1
instance = comp, \Decodificador|i5|registro[7]\, Decodificador|i5|registro[7], practica18, 1
instance = comp, \RegistroDisplays|registro[63]~55\, RegistroDisplays|registro[63]~55, practica18, 1
instance = comp, \RegistroDisplays|registro[63]\, RegistroDisplays|registro[63], practica18, 1
instance = comp, \Decodificador|i7|registro[7]\, Decodificador|i7|registro[7], practica18, 1
instance = comp, \Decodificador|i9|Mux0~1\, Decodificador|i9|Mux0~1, practica18, 1
instance = comp, \Decodificador|i9|Mux0~4\, Decodificador|i9|Mux0~4, practica18, 1
instance = comp, \Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0\, Decodificador|i10|memoria_rtl_0|auto_generated|ram_block1a0, practica18, 1
instance = comp, \display0~I\, display0, practica18, 1
instance = comp, \display1~I\, display1, practica18, 1
instance = comp, \display2~I\, display2, practica18, 1
instance = comp, \display3~I\, display3, practica18, 1
instance = comp, \display4~I\, display4, practica18, 1
instance = comp, \display5~I\, display5, practica18, 1
instance = comp, \display6~I\, display6, practica18, 1
instance = comp, \display7~I\, display7, practica18, 1
instance = comp, \s_p[0]~I\, s_p[0], practica18, 1
instance = comp, \s_p[1]~I\, s_p[1], practica18, 1
instance = comp, \s_p[2]~I\, s_p[2], practica18, 1
instance = comp, \s_p[3]~I\, s_p[3], practica18, 1
instance = comp, \s_p[4]~I\, s_p[4], practica18, 1
instance = comp, \s_p[5]~I\, s_p[5], practica18, 1
instance = comp, \s_p[6]~I\, s_p[6], practica18, 1
instance = comp, \s_p[7]~I\, s_p[7], practica18, 1
instance = comp, \s_p[8]~I\, s_p[8], practica18, 1
instance = comp, \s_p[9]~I\, s_p[9], practica18, 1
instance = comp, \s_p[10]~I\, s_p[10], practica18, 1
instance = comp, \s_p[11]~I\, s_p[11], practica18, 1
instance = comp, \s_p[12]~I\, s_p[12], practica18, 1
instance = comp, \s_p[13]~I\, s_p[13], practica18, 1
instance = comp, \s_p[14]~I\, s_p[14], practica18, 1
instance = comp, \s_p[15]~I\, s_p[15], practica18, 1
instance = comp, \s_p[16]~I\, s_p[16], practica18, 1
