# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Syst_Info.srcs/sources_1/new/BM_D.vhd" \
"../../../../Syst_Info.srcs/sources_1/new/BM_I.vhd" \
"../../../../Syst_Info.srcs/sources_1/new/BR.vhd" \
"../../../../Syst_Info.srcs/sources_1/new/GEST_ALEA.vhd" \
"../../../../Syst_Info.srcs/sources_1/new/alu.vhd" \
"../../../../Syst_Info.srcs/sources_1/new/Processeur.vhd" \

# Do not sort compile order
nosort
