

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Sun Oct  2 18:57:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_666_1   |    30848|    30848|       482|          -|          -|    64|        no|
        | + VITIS_LOOP_668_2  |      480|      480|        30|          -|          -|    16|        no|
        |- VITIS_LOOP_674_3   |      128|      128|         2|          -|          -|    64|        no|
        |- VITIS_LOOP_682_4   |        ?|        ?|  6 ~ 1281|          -|          -|   inf|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 35 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 33 
30 --> 31 
31 --> 32 
32 --> 3 
33 --> 34 
34 --> 32 
35 --> 36 37 
36 --> 35 
37 --> 38 
38 --> 39 
39 --> 37 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 40 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%copyInputAOV_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %copyInputAOV" [detector_solid/abs_solid_detector.cpp:620]   --->   Operation 41 'read' 'copyInputAOV_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputAOV" [detector_solid/abs_solid_detector.cpp:620]   --->   Operation 42 'read' 'inputAOV_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%copyInputAOV_assign_copyout = alloca i64 1" [detector_solid/abs_solid_detector.cpp:620]   --->   Operation 43 'alloca' 'copyInputAOV_assign_copyout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln620 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [detector_solid/abs_solid_detector.cpp:620]   --->   Operation 44 'spectopmodule' 'spectopmodule_ln620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln620 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:620]   --->   Operation 45 'specinterface' 'specinterface_ln620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_25, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_4, void @empty_3, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_23, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %errorInTask"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_0, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %outcomeInRam"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_26, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_20, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty_8, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_20, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %copyInputAOV"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %copyInputAOV, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_18, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %copyInputAOV, void @empty_19, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %n_regions_in, i64 666, i64 207, i64 1"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 72 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln666 = store i7 0, i7 %i" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 73 'store' 'store_ln666' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln666 = br void %VITIS_LOOP_668_2" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 74 'br' 'br_ln666' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 75 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln666 = trunc i7 %i_2" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 76 'trunc' 'trunc_ln666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.48ns)   --->   "%icmp_ln666 = icmp_eq  i7 %i_2, i7 64" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 77 'icmp' 'icmp_ln666' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln666 = add i7 %i_2, i7 1" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 79 'add' 'add_ln666' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln666 = br i1 %icmp_ln666, void %VITIS_LOOP_668_2.split, void %for.inc23.preheader" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 80 'br' 'br_ln666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln666 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 81 'specloopname' 'specloopname_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i6.i11, i6 %trunc_ln666, i11 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 82 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln670 = zext i17 %shl_ln" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 83 'zext' 'zext_ln670' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln670_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 %trunc_ln666, i9 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 84 'bitconcatenate' 'shl_ln670_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln670_1 = zext i15 %shl_ln670_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 85 'zext' 'zext_ln670_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.10ns)   --->   "%sub_ln670 = sub i18 %zext_ln670, i18 %zext_ln670_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 86 'sub' 'sub_ln670' <Predicate = (!icmp_ln666)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln668 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 87 'br' 'br_ln668' <Predicate = (!icmp_ln666)> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 88 'alloca' 'i_1' <Predicate = (icmp_ln666)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln674 = store i7 0, i7 %i_1" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 89 'store' 'store_ln674' <Predicate = (icmp_ln666)> <Delay = 1.58>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln674 = br void %for.inc23" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 90 'br' 'br_ln674' <Predicate = (icmp_ln666)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln668, void %arrayidx102.2.755.exit, i5 0, void %VITIS_LOOP_668_2.split" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 91 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln668 = trunc i5 %j" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 92 'trunc' 'trunc_ln668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.36ns)   --->   "%icmp_ln668 = icmp_eq  i5 %j, i5 16" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 93 'icmp' 'icmp_ln668' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.78ns)   --->   "%add_ln668 = add i5 %j, i5 1" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 95 'add' 'add_ln668' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668, void %for.inc.split, void %for.inc11" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 96 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln670_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %trunc_ln668, i7 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 97 'bitconcatenate' 'shl_ln670_2' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln670_2 = zext i11 %shl_ln670_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 98 'zext' 'zext_ln670_2' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln670_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 99 'bitconcatenate' 'shl_ln670_3' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln670_3 = zext i9 %shl_ln670_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 100 'zext' 'zext_ln670_3' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%sub_ln670_1 = sub i12 %zext_ln670_2, i12 %zext_ln670_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 101 'sub' 'sub_ln670_1' <Predicate = (!icmp_ln668)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %j, i32 1, i32 3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 102 'partselect' 'lshr_ln' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln670 = trunc i5 %j" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 103 'trunc' 'trunc_ln670' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln666 = store i7 %add_ln666, i7 %i" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 104 'store' 'store_ln666' <Predicate = (icmp_ln668)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln666 = br void %VITIS_LOOP_668_2" [detector_solid/abs_solid_detector.cpp:666]   --->   Operation 105 'br' 'br_ln666' <Predicate = (icmp_ln668)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 12.5>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln670 = sext i12 %sub_ln670_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 106 'sext' 'sext_ln670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.13ns)   --->   "%add_ln670 = add i18 %sub_ln670, i18 %sext_ln670" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 107 'add' 'add_ln670' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln670_1 = sext i12 %sub_ln670_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 108 'sext' 'sext_ln670_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln670_4 = zext i64 %sext_ln670_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 109 'zext' 'zext_ln670_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (12.5ns)   --->   "%mul_ln670 = mul i81 %zext_ln670_4, i81 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 110 'mul' 'mul_ln670' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln670_1 = partselect i6 @_ssdm_op_PartSelect.i6.i81.i32.i32, i81 %mul_ln670, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 111 'partselect' 'trunc_ln670_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 12.5>
ST_5 : Operation 112 [1/1] (1.82ns)   --->   "%add_ln670_1 = add i6 %trunc_ln670_1, i6 %trunc_ln666" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 112 'add' 'add_ln670_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %add_ln670_1, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 113 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i4.i3, i6 %add_ln670_1, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 114 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln670_5 = zext i13 %tmp_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 115 'zext' 'zext_ln670_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.94ns)   --->   "%sub_ln670_2 = sub i15 %tmp_4, i15 %zext_ln670_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 116 'sub' 'sub_ln670_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln670_6 = zext i15 %sub_ln670_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 117 'zext' 'zext_ln670_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trainedRegions_addr = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 118 'getelementptr' 'trainedRegions_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%trainedRegions_load = load i15 %trainedRegions_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 119 'load' 'trainedRegions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln670 = or i18 %add_ln670, i18 4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 120 'or' 'or_ln670' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln670_2 = sext i18 %or_ln670" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 121 'sext' 'sext_ln670_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln670_7 = zext i64 %sext_ln670_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 122 'zext' 'zext_ln670_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (12.5ns)   --->   "%mul_ln670_1 = mul i129 %zext_ln670_7, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 123 'mul' 'mul_ln670_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_1, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 124 'partselect' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_7_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_1, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 125 'partselect' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 126 [1/2] (3.25ns)   --->   "%trainedRegions_load = load i15 %trainedRegions_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 126 'load' 'trainedRegions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_6_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 127 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_7_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 128 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.94ns)   --->   "%sub_ln670_3 = sub i15 %p_shl4, i15 %p_shl5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 129 'sub' 'sub_ln670_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln670_7 = or i15 %sub_ln670_3, i15 1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 130 'or' 'or_ln670_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln670_8 = zext i15 %or_ln670_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 131 'zext' 'zext_ln670_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trainedRegions_addr_1 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 132 'getelementptr' 'trainedRegions_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (3.25ns)   --->   "%trainedRegions_load_1 = load i15 %trainedRegions_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 133 'load' 'trainedRegions_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln670_1 = or i18 %add_ln670, i18 8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 134 'or' 'or_ln670_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln670_3 = sext i18 %or_ln670_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 135 'sext' 'sext_ln670_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln670_9 = zext i64 %sext_ln670_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 136 'zext' 'zext_ln670_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (12.5ns)   --->   "%mul_ln670_2 = mul i129 %zext_ln670_9, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 137 'mul' 'mul_ln670_2' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_8_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_2, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 138 'partselect' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_2, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 139 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 140 [1/2] (3.25ns)   --->   "%trainedRegions_load_1 = load i15 %trainedRegions_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 140 'load' 'trainedRegions_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_8_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 141 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_9_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 142 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.94ns)   --->   "%sub_ln670_4 = sub i15 %p_shl6, i15 %p_shl9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 143 'sub' 'sub_ln670_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln670_8 = or i15 %sub_ln670_4, i15 2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 144 'or' 'or_ln670_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln670_10 = zext i15 %or_ln670_8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 145 'zext' 'zext_ln670_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trainedRegions_addr_2 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 146 'getelementptr' 'trainedRegions_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [2/2] (3.25ns)   --->   "%trainedRegions_load_2 = load i15 %trainedRegions_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 147 'load' 'trainedRegions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln670_2 = or i18 %add_ln670, i18 12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 148 'or' 'or_ln670_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln670_4 = sext i18 %or_ln670_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 149 'sext' 'sext_ln670_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln670_11 = zext i64 %sext_ln670_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 150 'zext' 'zext_ln670_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (12.5ns)   --->   "%mul_ln670_3 = mul i129 %zext_ln670_11, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 151 'mul' 'mul_ln670_3' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_10_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_3, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 152 'partselect' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_3, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 153 'partselect' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 154 [1/2] (3.25ns)   --->   "%trainedRegions_load_2 = load i15 %trainedRegions_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 154 'load' 'trainedRegions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_10_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 155 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_11_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 156 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.94ns)   --->   "%sub_ln670_5 = sub i15 %p_shl10, i15 %p_shl11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 157 'sub' 'sub_ln670_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln670_9 = or i15 %sub_ln670_5, i15 3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 158 'or' 'or_ln670_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln670_12 = zext i15 %or_ln670_9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 159 'zext' 'zext_ln670_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%trainedRegions_addr_3 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 160 'getelementptr' 'trainedRegions_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%trainedRegions_load_3 = load i15 %trainedRegions_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 161 'load' 'trainedRegions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln670_3 = or i18 %add_ln670, i18 16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 162 'or' 'or_ln670_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln670_5 = sext i18 %or_ln670_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 163 'sext' 'sext_ln670_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln670_13 = zext i64 %sext_ln670_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 164 'zext' 'zext_ln670_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (12.5ns)   --->   "%mul_ln670_4 = mul i129 %zext_ln670_13, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 165 'mul' 'mul_ln670_4' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_12_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_4, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 166 'partselect' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_13_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_4, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 167 'partselect' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 168 [1/2] (3.25ns)   --->   "%trainedRegions_load_3 = load i15 %trainedRegions_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 168 'load' 'trainedRegions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_12_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 169 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_13_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 170 'bitconcatenate' 'p_shl15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (1.94ns)   --->   "%sub_ln670_6 = sub i15 %p_shl14, i15 %p_shl15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 171 'sub' 'sub_ln670_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln670_10 = or i15 %sub_ln670_6, i15 4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 172 'or' 'or_ln670_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln670_14 = zext i15 %or_ln670_10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 173 'zext' 'zext_ln670_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trainedRegions_addr_4 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 174 'getelementptr' 'trainedRegions_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [2/2] (3.25ns)   --->   "%trainedRegions_load_4 = load i15 %trainedRegions_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 175 'load' 'trainedRegions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln670_4 = or i18 %add_ln670, i18 20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 176 'or' 'or_ln670_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln670_6 = sext i18 %or_ln670_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 177 'sext' 'sext_ln670_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln670_15 = zext i64 %sext_ln670_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 178 'zext' 'zext_ln670_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (12.5ns)   --->   "%mul_ln670_5 = mul i129 %zext_ln670_15, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 179 'mul' 'mul_ln670_5' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_14_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_5, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 180 'partselect' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_15_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_5, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 181 'partselect' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 182 [1/2] (3.25ns)   --->   "%trainedRegions_load_4 = load i15 %trainedRegions_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 182 'load' 'trainedRegions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_14_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 183 'bitconcatenate' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_15_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 184 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.94ns)   --->   "%sub_ln670_7 = sub i15 %p_shl16, i15 %p_shl19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 185 'sub' 'sub_ln670_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln670_11 = or i15 %sub_ln670_7, i15 5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 186 'or' 'or_ln670_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln670_16 = zext i15 %or_ln670_11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 187 'zext' 'zext_ln670_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%trainedRegions_addr_5 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 188 'getelementptr' 'trainedRegions_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [2/2] (3.25ns)   --->   "%trainedRegions_load_5 = load i15 %trainedRegions_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 189 'load' 'trainedRegions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln670_5 = or i18 %add_ln670, i18 24" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 190 'or' 'or_ln670_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln670_7 = sext i18 %or_ln670_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 191 'sext' 'sext_ln670_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln670_17 = zext i64 %sext_ln670_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 192 'zext' 'zext_ln670_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (12.5ns)   --->   "%mul_ln670_6 = mul i129 %zext_ln670_17, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 193 'mul' 'mul_ln670_6' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_16_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_6, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 194 'partselect' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_17_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_6, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 195 'partselect' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 12.5>
ST_11 : Operation 196 [1/2] (3.25ns)   --->   "%trainedRegions_load_5 = load i15 %trainedRegions_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 196 'load' 'trainedRegions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_16_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 197 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_17_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 198 'bitconcatenate' 'p_shl21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (1.94ns)   --->   "%sub_ln670_8 = sub i15 %p_shl20, i15 %p_shl21" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 199 'sub' 'sub_ln670_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln670_12 = or i15 %sub_ln670_8, i15 6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 200 'or' 'or_ln670_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln670_18 = zext i15 %or_ln670_12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 201 'zext' 'zext_ln670_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%trainedRegions_addr_6 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 202 'getelementptr' 'trainedRegions_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (3.25ns)   --->   "%trainedRegions_load_6 = load i15 %trainedRegions_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 203 'load' 'trainedRegions_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln670_6 = or i18 %add_ln670, i18 28" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 204 'or' 'or_ln670_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln670_8 = sext i18 %or_ln670_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 205 'sext' 'sext_ln670_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln670_19 = zext i64 %sext_ln670_8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 206 'zext' 'zext_ln670_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (12.5ns)   --->   "%mul_ln670_7 = mul i129 %zext_ln670_19, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 207 'mul' 'mul_ln670_7' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_18_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_7, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 208 'partselect' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_19_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_7, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 209 'partselect' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (2.13ns)   --->   "%add_ln670_2 = add i18 %add_ln670, i18 32" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 210 'add' 'add_ln670_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.5>
ST_12 : Operation 211 [1/2] (3.25ns)   --->   "%trainedRegions_load_6 = load i15 %trainedRegions_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 211 'load' 'trainedRegions_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_18_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 212 'bitconcatenate' 'p_shl24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_19_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 213 'bitconcatenate' 'p_shl25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (1.94ns)   --->   "%sub_ln670_9 = sub i15 %p_shl24, i15 %p_shl25" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 214 'sub' 'sub_ln670_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln670_13 = or i15 %sub_ln670_9, i15 7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 215 'or' 'or_ln670_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln670_20 = zext i15 %or_ln670_13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 216 'zext' 'zext_ln670_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%trainedRegions_addr_7 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 217 'getelementptr' 'trainedRegions_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (3.25ns)   --->   "%trainedRegions_load_7 = load i15 %trainedRegions_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 218 'load' 'trainedRegions_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln670_9 = sext i18 %add_ln670_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 219 'sext' 'sext_ln670_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln670_21 = zext i64 %sext_ln670_9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 220 'zext' 'zext_ln670_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (12.5ns)   --->   "%mul_ln670_8 = mul i129 %zext_ln670_21, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 221 'mul' 'mul_ln670_8' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_20_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_8, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 222 'partselect' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_21_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_8, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 223 'partselect' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (2.13ns)   --->   "%add_ln670_3 = add i18 %add_ln670, i18 36" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 224 'add' 'add_ln670_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.5>
ST_13 : Operation 225 [1/2] (3.25ns)   --->   "%trainedRegions_load_7 = load i15 %trainedRegions_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 225 'load' 'trainedRegions_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%p_shl26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_20_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 226 'bitconcatenate' 'p_shl26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%p_shl29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_21_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 227 'bitconcatenate' 'p_shl29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_10 = sub i15 %p_shl26, i15 %p_shl29" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 228 'sub' 'sub_ln670_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 229 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_18 = add i15 %sub_ln670_10, i15 8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 229 'add' 'add_ln670_18' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln670_22 = zext i15 %add_ln670_18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 230 'zext' 'zext_ln670_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%trainedRegions_addr_8 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_22" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 231 'getelementptr' 'trainedRegions_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [2/2] (3.25ns)   --->   "%trainedRegions_load_8 = load i15 %trainedRegions_addr_8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 232 'load' 'trainedRegions_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln670_10 = sext i18 %add_ln670_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 233 'sext' 'sext_ln670_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln670_23 = zext i64 %sext_ln670_10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 234 'zext' 'zext_ln670_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (12.5ns)   --->   "%mul_ln670_9 = mul i129 %zext_ln670_23, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 235 'mul' 'mul_ln670_9' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_22_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_9, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 236 'partselect' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_23_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_9, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 237 'partselect' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (2.13ns)   --->   "%add_ln670_4 = add i18 %add_ln670, i18 40" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 238 'add' 'add_ln670_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.5>
ST_14 : Operation 239 [1/2] (3.25ns)   --->   "%trainedRegions_load_8 = load i15 %trainedRegions_addr_8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 239 'load' 'trainedRegions_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%p_shl30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_22_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 240 'bitconcatenate' 'p_shl30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_23_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 241 'bitconcatenate' 'p_shl31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_11 = sub i15 %p_shl30, i15 %p_shl31" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 242 'sub' 'sub_ln670_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 243 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_19 = add i15 %sub_ln670_11, i15 9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 243 'add' 'add_ln670_19' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln670_24 = zext i15 %add_ln670_19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 244 'zext' 'zext_ln670_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%trainedRegions_addr_9 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_24" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 245 'getelementptr' 'trainedRegions_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [2/2] (3.25ns)   --->   "%trainedRegions_load_9 = load i15 %trainedRegions_addr_9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 246 'load' 'trainedRegions_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln670_11 = sext i18 %add_ln670_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 247 'sext' 'sext_ln670_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln670_25 = zext i64 %sext_ln670_11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 248 'zext' 'zext_ln670_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (12.5ns)   --->   "%mul_ln670_10 = mul i129 %zext_ln670_25, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 249 'mul' 'mul_ln670_10' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_24_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_10, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 250 'partselect' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_25_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_10, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 251 'partselect' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (2.13ns)   --->   "%add_ln670_5 = add i18 %add_ln670, i18 44" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 252 'add' 'add_ln670_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.5>
ST_15 : Operation 253 [1/2] (3.25ns)   --->   "%trainedRegions_load_9 = load i15 %trainedRegions_addr_9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 253 'load' 'trainedRegions_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_24_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 254 'bitconcatenate' 'p_shl34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%p_shl35 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_25_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 255 'bitconcatenate' 'p_shl35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_12 = sub i15 %p_shl34, i15 %p_shl35" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 256 'sub' 'sub_ln670_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 257 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_20 = add i15 %sub_ln670_12, i15 10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 257 'add' 'add_ln670_20' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln670_26 = zext i15 %add_ln670_20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 258 'zext' 'zext_ln670_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%trainedRegions_addr_10 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_26" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 259 'getelementptr' 'trainedRegions_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [2/2] (3.25ns)   --->   "%trainedRegions_load_10 = load i15 %trainedRegions_addr_10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 260 'load' 'trainedRegions_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln670_12 = sext i18 %add_ln670_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 261 'sext' 'sext_ln670_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln670_27 = zext i64 %sext_ln670_12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 262 'zext' 'zext_ln670_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (12.5ns)   --->   "%mul_ln670_11 = mul i129 %zext_ln670_27, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 263 'mul' 'mul_ln670_11' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_26_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_11, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 264 'partselect' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_27_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_11, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 265 'partselect' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (2.13ns)   --->   "%add_ln670_6 = add i18 %add_ln670, i18 48" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 266 'add' 'add_ln670_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.5>
ST_16 : Operation 267 [1/2] (3.25ns)   --->   "%trainedRegions_load_10 = load i15 %trainedRegions_addr_10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 267 'load' 'trainedRegions_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%p_shl36 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_26_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 268 'bitconcatenate' 'p_shl36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl39 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_27_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 269 'bitconcatenate' 'p_shl39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_13 = sub i15 %p_shl36, i15 %p_shl39" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 270 'sub' 'sub_ln670_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 271 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_21 = add i15 %sub_ln670_13, i15 11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 271 'add' 'add_ln670_21' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln670_28 = zext i15 %add_ln670_21" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 272 'zext' 'zext_ln670_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%trainedRegions_addr_11 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_28" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 273 'getelementptr' 'trainedRegions_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [2/2] (3.25ns)   --->   "%trainedRegions_load_11 = load i15 %trainedRegions_addr_11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 274 'load' 'trainedRegions_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln670_13 = sext i18 %add_ln670_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 275 'sext' 'sext_ln670_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln670_29 = zext i64 %sext_ln670_13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 276 'zext' 'zext_ln670_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (12.5ns)   --->   "%mul_ln670_12 = mul i129 %zext_ln670_29, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 277 'mul' 'mul_ln670_12' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_28_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_12, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 278 'partselect' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_29_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_12, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 279 'partselect' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (2.13ns)   --->   "%add_ln670_7 = add i18 %add_ln670, i18 52" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 280 'add' 'add_ln670_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.5>
ST_17 : Operation 281 [1/2] (3.25ns)   --->   "%trainedRegions_load_11 = load i15 %trainedRegions_addr_11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 281 'load' 'trainedRegions_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%p_shl40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_28_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 282 'bitconcatenate' 'p_shl40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%p_shl41 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_29_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 283 'bitconcatenate' 'p_shl41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_14 = sub i15 %p_shl40, i15 %p_shl41" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 284 'sub' 'sub_ln670_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 285 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_22 = add i15 %sub_ln670_14, i15 12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 285 'add' 'add_ln670_22' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln670_31 = zext i15 %add_ln670_22" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 286 'zext' 'zext_ln670_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%trainedRegions_addr_12 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_31" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 287 'getelementptr' 'trainedRegions_addr_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [2/2] (3.25ns)   --->   "%trainedRegions_load_12 = load i15 %trainedRegions_addr_12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 288 'load' 'trainedRegions_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln670_14 = sext i18 %add_ln670_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 289 'sext' 'sext_ln670_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln670_32 = zext i64 %sext_ln670_14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 290 'zext' 'zext_ln670_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (12.5ns)   --->   "%mul_ln670_13 = mul i129 %zext_ln670_32, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 291 'mul' 'mul_ln670_13' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_30_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_13, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 292 'partselect' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_31_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_13, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 293 'partselect' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (2.13ns)   --->   "%add_ln670_8 = add i18 %add_ln670, i18 56" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 294 'add' 'add_ln670_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.5>
ST_18 : Operation 295 [1/2] (3.25ns)   --->   "%trainedRegions_load_12 = load i15 %trainedRegions_addr_12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 295 'load' 'trainedRegions_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%p_shl44 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_30_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 296 'bitconcatenate' 'p_shl44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%p_shl45 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_31_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 297 'bitconcatenate' 'p_shl45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_15 = sub i15 %p_shl44, i15 %p_shl45" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 298 'sub' 'sub_ln670_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 299 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_23 = add i15 %sub_ln670_15, i15 13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 299 'add' 'add_ln670_23' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln670_33 = zext i15 %add_ln670_23" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 300 'zext' 'zext_ln670_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%trainedRegions_addr_13 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_33" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 301 'getelementptr' 'trainedRegions_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [2/2] (3.25ns)   --->   "%trainedRegions_load_13 = load i15 %trainedRegions_addr_13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 302 'load' 'trainedRegions_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln670_15 = sext i18 %add_ln670_8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 303 'sext' 'sext_ln670_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln670_34 = zext i64 %sext_ln670_15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 304 'zext' 'zext_ln670_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (12.5ns)   --->   "%mul_ln670_14 = mul i129 %zext_ln670_34, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 305 'mul' 'mul_ln670_14' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_32_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_14, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 306 'partselect' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_33_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_14, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 307 'partselect' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (2.13ns)   --->   "%add_ln670_9 = add i18 %add_ln670, i18 60" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 308 'add' 'add_ln670_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.5>
ST_19 : Operation 309 [1/2] (3.25ns)   --->   "%trainedRegions_load_13 = load i15 %trainedRegions_addr_13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 309 'load' 'trainedRegions_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%p_shl42 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_32_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 310 'bitconcatenate' 'p_shl42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%p_shl43 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_33_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 311 'bitconcatenate' 'p_shl43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_16 = sub i15 %p_shl42, i15 %p_shl43" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 312 'sub' 'sub_ln670_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 313 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_24 = add i15 %sub_ln670_16, i15 14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 313 'add' 'add_ln670_24' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln670_35 = zext i15 %add_ln670_24" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 314 'zext' 'zext_ln670_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%trainedRegions_addr_14 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_35" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 315 'getelementptr' 'trainedRegions_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [2/2] (3.25ns)   --->   "%trainedRegions_load_14 = load i15 %trainedRegions_addr_14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 316 'load' 'trainedRegions_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln670_16 = sext i18 %add_ln670_9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 317 'sext' 'sext_ln670_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln670_36 = zext i64 %sext_ln670_16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 318 'zext' 'zext_ln670_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (12.5ns)   --->   "%mul_ln670_15 = mul i129 %zext_ln670_36, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 319 'mul' 'mul_ln670_15' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_34_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_15, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 320 'partselect' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_35_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_15, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 321 'partselect' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (2.13ns)   --->   "%add_ln670_10 = add i18 %add_ln670, i18 64" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 322 'add' 'add_ln670_10' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.5>
ST_20 : Operation 323 [1/2] (3.25ns)   --->   "%trainedRegions_load_14 = load i15 %trainedRegions_addr_14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 323 'load' 'trainedRegions_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%p_shl37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_34_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 324 'bitconcatenate' 'p_shl37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%p_shl38 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_35_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 325 'bitconcatenate' 'p_shl38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_17 = sub i15 %p_shl37, i15 %p_shl38" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 326 'sub' 'sub_ln670_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 327 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_25 = add i15 %sub_ln670_17, i15 15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 327 'add' 'add_ln670_25' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln670_37 = zext i15 %add_ln670_25" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 328 'zext' 'zext_ln670_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%trainedRegions_addr_15 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_37" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 329 'getelementptr' 'trainedRegions_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [2/2] (3.25ns)   --->   "%trainedRegions_load_15 = load i15 %trainedRegions_addr_15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 330 'load' 'trainedRegions_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln670_17 = sext i18 %add_ln670_10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 331 'sext' 'sext_ln670_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln670_38 = zext i64 %sext_ln670_17" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 332 'zext' 'zext_ln670_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (12.5ns)   --->   "%mul_ln670_16 = mul i129 %zext_ln670_38, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 333 'mul' 'mul_ln670_16' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_36_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_16, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 334 'partselect' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_37_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_16, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 335 'partselect' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (2.13ns)   --->   "%add_ln670_11 = add i18 %add_ln670, i18 68" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 336 'add' 'add_ln670_11' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.5>
ST_21 : Operation 337 [1/2] (3.25ns)   --->   "%trainedRegions_load_15 = load i15 %trainedRegions_addr_15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 337 'load' 'trainedRegions_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%p_shl32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_36_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 338 'bitconcatenate' 'p_shl32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%p_shl33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_37_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 339 'bitconcatenate' 'p_shl33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_18 = sub i15 %p_shl32, i15 %p_shl33" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 340 'sub' 'sub_ln670_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 341 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_26 = add i15 %sub_ln670_18, i15 16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 341 'add' 'add_ln670_26' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln670_39 = zext i15 %add_ln670_26" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 342 'zext' 'zext_ln670_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%trainedRegions_addr_16 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_39" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 343 'getelementptr' 'trainedRegions_addr_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [2/2] (3.25ns)   --->   "%trainedRegions_load_16 = load i15 %trainedRegions_addr_16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 344 'load' 'trainedRegions_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln670_18 = sext i18 %add_ln670_11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 345 'sext' 'sext_ln670_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln670_40 = zext i64 %sext_ln670_18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 346 'zext' 'zext_ln670_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (12.5ns)   --->   "%mul_ln670_17 = mul i129 %zext_ln670_40, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 347 'mul' 'mul_ln670_17' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_38_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_17, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 348 'partselect' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_39_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_17, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 349 'partselect' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (2.13ns)   --->   "%add_ln670_12 = add i18 %add_ln670, i18 72" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 350 'add' 'add_ln670_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.5>
ST_22 : Operation 351 [1/2] (3.25ns)   --->   "%trainedRegions_load_16 = load i15 %trainedRegions_addr_16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 351 'load' 'trainedRegions_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%p_shl27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_38_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 352 'bitconcatenate' 'p_shl27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%p_shl28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_39_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 353 'bitconcatenate' 'p_shl28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_19 = sub i15 %p_shl27, i15 %p_shl28" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 354 'sub' 'sub_ln670_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 355 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_27 = add i15 %sub_ln670_19, i15 17" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 355 'add' 'add_ln670_27' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln670_41 = zext i15 %add_ln670_27" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 356 'zext' 'zext_ln670_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%trainedRegions_addr_17 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_41" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 357 'getelementptr' 'trainedRegions_addr_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 358 [2/2] (3.25ns)   --->   "%trainedRegions_load_17 = load i15 %trainedRegions_addr_17" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 358 'load' 'trainedRegions_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln670_19 = sext i18 %add_ln670_12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 359 'sext' 'sext_ln670_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln670_42 = zext i64 %sext_ln670_19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 360 'zext' 'zext_ln670_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 361 [1/1] (12.5ns)   --->   "%mul_ln670_18 = mul i129 %zext_ln670_42, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 361 'mul' 'mul_ln670_18' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_40_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_18, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 362 'partselect' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_41_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_18, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 363 'partselect' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (2.13ns)   --->   "%add_ln670_13 = add i18 %add_ln670, i18 76" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 364 'add' 'add_ln670_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.5>
ST_23 : Operation 365 [1/2] (3.25ns)   --->   "%trainedRegions_load_17 = load i15 %trainedRegions_addr_17" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 365 'load' 'trainedRegions_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_40_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 366 'bitconcatenate' 'p_shl22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_41_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 367 'bitconcatenate' 'p_shl23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_20 = sub i15 %p_shl22, i15 %p_shl23" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 368 'sub' 'sub_ln670_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 369 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_28 = add i15 %sub_ln670_20, i15 18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 369 'add' 'add_ln670_28' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln670_43 = zext i15 %add_ln670_28" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 370 'zext' 'zext_ln670_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%trainedRegions_addr_18 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_43" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 371 'getelementptr' 'trainedRegions_addr_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 372 [2/2] (3.25ns)   --->   "%trainedRegions_load_18 = load i15 %trainedRegions_addr_18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 372 'load' 'trainedRegions_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln670_20 = sext i18 %add_ln670_13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 373 'sext' 'sext_ln670_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln670_44 = zext i64 %sext_ln670_20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 374 'zext' 'zext_ln670_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (12.5ns)   --->   "%mul_ln670_19 = mul i129 %zext_ln670_44, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 375 'mul' 'mul_ln670_19' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_42_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_19, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 376 'partselect' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_43_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_19, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 377 'partselect' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 378 [1/1] (2.13ns)   --->   "%add_ln670_14 = add i18 %add_ln670, i18 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 378 'add' 'add_ln670_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.5>
ST_24 : Operation 379 [1/2] (3.25ns)   --->   "%trainedRegions_load_18 = load i15 %trainedRegions_addr_18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 379 'load' 'trainedRegions_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_24 : Operation 380 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_42_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 380 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_43_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 381 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_21 = sub i15 %p_shl17, i15 %p_shl18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 382 'sub' 'sub_ln670_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 383 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_29 = add i15 %sub_ln670_21, i15 19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 383 'add' 'add_ln670_29' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln670_45 = zext i15 %add_ln670_29" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 384 'zext' 'zext_ln670_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%trainedRegions_addr_19 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_45" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 385 'getelementptr' 'trainedRegions_addr_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [2/2] (3.25ns)   --->   "%trainedRegions_load_19 = load i15 %trainedRegions_addr_19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 386 'load' 'trainedRegions_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_24 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln670_21 = sext i18 %add_ln670_14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 387 'sext' 'sext_ln670_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln670_46 = zext i64 %sext_ln670_21" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 388 'zext' 'zext_ln670_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (12.5ns)   --->   "%mul_ln670_20 = mul i129 %zext_ln670_46, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 389 'mul' 'mul_ln670_20' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_44_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_20, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 390 'partselect' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_45_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_20, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 391 'partselect' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (2.13ns)   --->   "%add_ln670_15 = add i18 %add_ln670, i18 84" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 392 'add' 'add_ln670_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.5>
ST_25 : Operation 393 [1/2] (3.25ns)   --->   "%trainedRegions_load_19 = load i15 %trainedRegions_addr_19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 393 'load' 'trainedRegions_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_25 : Operation 394 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_44_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 394 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_45_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 395 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_22 = sub i15 %p_shl12, i15 %p_shl13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 396 'sub' 'sub_ln670_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 397 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_30 = add i15 %sub_ln670_22, i15 20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 397 'add' 'add_ln670_30' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln670_47 = zext i15 %add_ln670_30" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 398 'zext' 'zext_ln670_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%trainedRegions_addr_20 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_47" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 399 'getelementptr' 'trainedRegions_addr_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 400 [2/2] (3.25ns)   --->   "%trainedRegions_load_20 = load i15 %trainedRegions_addr_20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 400 'load' 'trainedRegions_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln670_22 = sext i18 %add_ln670_15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 401 'sext' 'sext_ln670_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln670_48 = zext i64 %sext_ln670_22" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 402 'zext' 'zext_ln670_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 403 [1/1] (12.5ns)   --->   "%mul_ln670_21 = mul i129 %zext_ln670_48, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 403 'mul' 'mul_ln670_21' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_46_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_21, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 404 'partselect' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_47_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_21, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 405 'partselect' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 406 [1/1] (2.13ns)   --->   "%add_ln670_16 = add i18 %add_ln670, i18 88" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 406 'add' 'add_ln670_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 407 [1/1] (2.13ns)   --->   "%add_ln670_17 = add i18 %add_ln670, i18 92" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 407 'add' 'add_ln670_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.5>
ST_26 : Operation 408 [1/2] (3.25ns)   --->   "%trainedRegions_load_20 = load i15 %trainedRegions_addr_20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 408 'load' 'trainedRegions_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_46_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 409 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 410 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_47_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 410 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_23 = sub i15 %p_shl7, i15 %p_shl8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 411 'sub' 'sub_ln670_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 412 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_31 = add i15 %sub_ln670_23, i15 21" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 412 'add' 'add_ln670_31' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln670_49 = zext i15 %add_ln670_31" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 413 'zext' 'zext_ln670_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%trainedRegions_addr_21 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_49" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 414 'getelementptr' 'trainedRegions_addr_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 415 [2/2] (3.25ns)   --->   "%trainedRegions_load_21 = load i15 %trainedRegions_addr_21" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 415 'load' 'trainedRegions_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_26 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln670_23 = sext i18 %add_ln670_16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 416 'sext' 'sext_ln670_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln670_50 = zext i64 %sext_ln670_23" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 417 'zext' 'zext_ln670_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 418 [1/1] (12.5ns)   --->   "%mul_ln670_22 = mul i129 %zext_ln670_50, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 418 'mul' 'mul_ln670_22' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_48_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_22, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 419 'partselect' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_49_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_22, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 420 'partselect' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln670_24 = sext i18 %add_ln670_17" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 421 'sext' 'sext_ln670_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln670_52 = zext i64 %sext_ln670_24" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 422 'zext' 'zext_ln670_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 423 [1/1] (12.5ns)   --->   "%mul_ln670_23 = mul i129 %zext_ln670_52, i129 24595658764946068822" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 423 'mul' 'mul_ln670_23' <Predicate = true> <Delay = 12.5> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_50_cast = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln670_23, i32 75, i32 80" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 424 'partselect' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_51_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln670_23, i32 75, i32 82" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 425 'partselect' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.12>
ST_27 : Operation 426 [1/2] (3.25ns)   --->   "%trainedRegions_load_21 = load i15 %trainedRegions_addr_21" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 426 'load' 'trainedRegions_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_27 : Operation 427 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_48_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 427 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 428 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_49_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 428 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_24 = sub i15 %p_shl2, i15 %p_shl3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 429 'sub' 'sub_ln670_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 430 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_32 = add i15 %sub_ln670_24, i15 22" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 430 'add' 'add_ln670_32' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln670_51 = zext i15 %add_ln670_32" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 431 'zext' 'zext_ln670_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 432 [1/1] (0.00ns)   --->   "%trainedRegions_addr_22 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_51" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 432 'getelementptr' 'trainedRegions_addr_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 433 [2/2] (3.25ns)   --->   "%trainedRegions_load_22 = load i15 %trainedRegions_addr_22" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 433 'load' 'trainedRegions_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_27 : Operation 434 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i4.i5, i6 %tmp_50_cast, i4 %trunc_ln668, i5 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 434 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 435 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i4.i3, i8 %tmp_51_cast, i4 %trunc_ln668, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 435 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln670_25 = sub i15 %p_shl, i15 %p_shl1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 436 'sub' 'sub_ln670_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 437 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln670_33 = add i15 %sub_ln670_25, i15 23" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 437 'add' 'add_ln670_33' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 438 [1/2] (3.25ns)   --->   "%trainedRegions_load_22 = load i15 %trainedRegions_addr_22" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 438 'load' 'trainedRegions_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln670_53 = zext i15 %add_ln670_33" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 439 'zext' 'zext_ln670_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%trainedRegions_addr_23 = getelementptr i32 %trainedRegions, i64 0, i64 %zext_ln670_53" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 440 'getelementptr' 'trainedRegions_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 441 [2/2] (3.25ns)   --->   "%trainedRegions_load_23 = load i15 %trainedRegions_addr_23" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 441 'load' 'trainedRegions_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 442 'specloopname' 'specloopname_ln668' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln670 = bitcast i32 %trainedRegions_load" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 443 'bitcast' 'bitcast_ln670' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln670_1 = bitcast i32 %trainedRegions_load_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 444 'bitcast' 'bitcast_ln670_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln670_2 = bitcast i32 %trainedRegions_load_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 445 'bitcast' 'bitcast_ln670_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln670_3 = bitcast i32 %trainedRegions_load_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 446 'bitcast' 'bitcast_ln670_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln670_4 = bitcast i32 %trainedRegions_load_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 447 'bitcast' 'bitcast_ln670_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln670_5 = bitcast i32 %trainedRegions_load_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 448 'bitcast' 'bitcast_ln670_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln670_6 = bitcast i32 %trainedRegions_load_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 449 'bitcast' 'bitcast_ln670_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln670_7 = bitcast i32 %trainedRegions_load_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 450 'bitcast' 'bitcast_ln670_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln670_8 = bitcast i32 %trainedRegions_load_8" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 451 'bitcast' 'bitcast_ln670_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln670_9 = bitcast i32 %trainedRegions_load_9" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 452 'bitcast' 'bitcast_ln670_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln670_10 = bitcast i32 %trainedRegions_load_10" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 453 'bitcast' 'bitcast_ln670_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln670_11 = bitcast i32 %trainedRegions_load_11" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 454 'bitcast' 'bitcast_ln670_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln670_12 = bitcast i32 %trainedRegions_load_12" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 455 'bitcast' 'bitcast_ln670_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln670_13 = bitcast i32 %trainedRegions_load_13" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 456 'bitcast' 'bitcast_ln670_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln670_14 = bitcast i32 %trainedRegions_load_14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 457 'bitcast' 'bitcast_ln670_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln670_15 = bitcast i32 %trainedRegions_load_15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 458 'bitcast' 'bitcast_ln670_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln670_16 = bitcast i32 %trainedRegions_load_16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 459 'bitcast' 'bitcast_ln670_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln670_17 = bitcast i32 %trainedRegions_load_17" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 460 'bitcast' 'bitcast_ln670_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln670_18 = bitcast i32 %trainedRegions_load_18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 461 'bitcast' 'bitcast_ln670_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln670_19 = bitcast i32 %trainedRegions_load_19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 462 'bitcast' 'bitcast_ln670_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln670_20 = bitcast i32 %trainedRegions_load_20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 463 'bitcast' 'bitcast_ln670_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (0.00ns)   --->   "%bitcast_ln670_21 = bitcast i32 %trainedRegions_load_21" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 464 'bitcast' 'bitcast_ln670_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln670_22 = bitcast i32 %trainedRegions_load_22" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 465 'bitcast' 'bitcast_ln670_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 466 [1/2] (3.25ns)   --->   "%trainedRegions_load_23 = load i15 %trainedRegions_addr_23" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 466 'load' 'trainedRegions_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 24576> <RAM>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln670_23 = bitcast i32 %trainedRegions_load_23" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 467 'bitcast' 'bitcast_ln670_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3, i6 %trunc_ln666, i3 %lshr_ln, i3 0" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 468 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln670_30 = zext i12 %tmp_s" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 469 'zext' 'zext_ln670_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 470 [1/1] (0.00ns)   --->   "%regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln670_30" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 470 'getelementptr' 'regions_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln670_14 = or i12 %tmp_s, i12 1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 471 'or' 'or_ln670_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln670_54 = zext i12 %or_ln670_14" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 472 'zext' 'zext_ln670_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 473 [1/1] (0.00ns)   --->   "%regions_addr_1 = getelementptr i32 %regions, i64 0, i64 %zext_ln670_54" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 473 'getelementptr' 'regions_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln670_15 = or i12 %tmp_s, i12 2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 474 'or' 'or_ln670_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln670_55 = zext i12 %or_ln670_15" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 475 'zext' 'zext_ln670_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 476 [1/1] (0.00ns)   --->   "%regions_addr_2 = getelementptr i32 %regions, i64 0, i64 %zext_ln670_55" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 476 'getelementptr' 'regions_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%or_ln670_16 = or i12 %tmp_s, i12 3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 477 'or' 'or_ln670_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln670_56 = zext i12 %or_ln670_16" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 478 'zext' 'zext_ln670_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 479 [1/1] (0.00ns)   --->   "%regions_addr_3 = getelementptr i32 %regions, i64 0, i64 %zext_ln670_56" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 479 'getelementptr' 'regions_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln670_17 = or i12 %tmp_s, i12 4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 480 'or' 'or_ln670_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln670_57 = zext i12 %or_ln670_17" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 481 'zext' 'zext_ln670_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 482 [1/1] (0.00ns)   --->   "%regions_addr_4 = getelementptr i32 %regions, i64 0, i64 %zext_ln670_57" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 482 'getelementptr' 'regions_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln670_18 = or i12 %tmp_s, i12 5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 483 'or' 'or_ln670_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln670_58 = zext i12 %or_ln670_18" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 484 'zext' 'zext_ln670_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 485 [1/1] (0.00ns)   --->   "%regions_addr_5 = getelementptr i32 %regions, i64 0, i64 %zext_ln670_58" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 485 'getelementptr' 'regions_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 486 [1/1] (0.00ns)   --->   "%or_ln670_19 = or i12 %tmp_s, i12 6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 486 'or' 'or_ln670_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln670_59 = zext i12 %or_ln670_19" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 487 'zext' 'zext_ln670_59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "%regions_addr_6 = getelementptr i32 %regions, i64 0, i64 %zext_ln670_59" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 488 'getelementptr' 'regions_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln670_20 = or i12 %tmp_s, i12 7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 489 'or' 'or_ln670_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln670_60 = zext i12 %or_ln670_20" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 490 'zext' 'zext_ln670_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 491 [1/1] (0.00ns)   --->   "%regions_addr_7 = getelementptr i32 %regions, i64 0, i64 %zext_ln670_60" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 491 'getelementptr' 'regions_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 492 [1/1] (0.00ns)   --->   "%regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_30" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 492 'getelementptr' 'regions_1_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 493 [1/1] (0.00ns)   --->   "%regions_1_addr_1 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_54" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 493 'getelementptr' 'regions_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 494 [1/1] (0.00ns)   --->   "%regions_1_addr_2 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_55" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 494 'getelementptr' 'regions_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 495 [1/1] (0.00ns)   --->   "%regions_1_addr_3 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_56" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 495 'getelementptr' 'regions_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 496 [1/1] (0.00ns)   --->   "%regions_1_addr_4 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_57" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 496 'getelementptr' 'regions_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 497 [1/1] (0.00ns)   --->   "%regions_1_addr_5 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_58" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 497 'getelementptr' 'regions_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 498 [1/1] (0.00ns)   --->   "%regions_1_addr_6 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_59" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 498 'getelementptr' 'regions_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%regions_1_addr_7 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln670_60" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 499 'getelementptr' 'regions_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_30" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 500 'getelementptr' 'regions_2_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%regions_2_addr_1 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_54" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 501 'getelementptr' 'regions_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (0.00ns)   --->   "%regions_2_addr_2 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_55" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 502 'getelementptr' 'regions_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 503 [1/1] (0.00ns)   --->   "%regions_2_addr_3 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_56" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 503 'getelementptr' 'regions_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 504 [1/1] (0.00ns)   --->   "%regions_2_addr_4 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_57" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 504 'getelementptr' 'regions_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "%regions_2_addr_5 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_58" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 505 'getelementptr' 'regions_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 506 [1/1] (0.00ns)   --->   "%regions_2_addr_6 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_59" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 506 'getelementptr' 'regions_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%regions_2_addr_7 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln670_60" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 507 'getelementptr' 'regions_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.00ns)   --->   "%regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_30" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 508 'getelementptr' 'regions_3_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 509 [1/1] (0.00ns)   --->   "%regions_3_addr_1 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_54" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 509 'getelementptr' 'regions_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 510 [1/1] (0.00ns)   --->   "%regions_3_addr_2 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_55" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 510 'getelementptr' 'regions_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%regions_3_addr_3 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_56" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 511 'getelementptr' 'regions_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (0.00ns)   --->   "%regions_3_addr_4 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_57" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 512 'getelementptr' 'regions_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 513 [1/1] (0.00ns)   --->   "%regions_3_addr_5 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_58" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 513 'getelementptr' 'regions_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 514 [1/1] (0.00ns)   --->   "%regions_3_addr_6 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_59" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 514 'getelementptr' 'regions_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 515 [1/1] (0.00ns)   --->   "%regions_3_addr_7 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln670_60" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 515 'getelementptr' 'regions_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 516 [1/1] (0.00ns)   --->   "%regions_4_addr = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_30" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 516 'getelementptr' 'regions_4_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 517 [1/1] (0.00ns)   --->   "%regions_4_addr_1 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_54" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 517 'getelementptr' 'regions_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 518 [1/1] (0.00ns)   --->   "%regions_4_addr_2 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_55" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 518 'getelementptr' 'regions_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 519 [1/1] (0.00ns)   --->   "%regions_4_addr_3 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_56" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 519 'getelementptr' 'regions_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 520 [1/1] (0.00ns)   --->   "%regions_4_addr_4 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_57" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 520 'getelementptr' 'regions_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 521 [1/1] (0.00ns)   --->   "%regions_4_addr_5 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_58" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 521 'getelementptr' 'regions_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 522 [1/1] (0.00ns)   --->   "%regions_4_addr_6 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_59" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 522 'getelementptr' 'regions_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 523 [1/1] (0.00ns)   --->   "%regions_4_addr_7 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln670_60" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 523 'getelementptr' 'regions_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 524 [1/1] (0.00ns)   --->   "%regions_5_addr = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_30" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 524 'getelementptr' 'regions_5_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 525 [1/1] (0.00ns)   --->   "%regions_5_addr_1 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_54" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 525 'getelementptr' 'regions_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 526 [1/1] (0.00ns)   --->   "%regions_5_addr_2 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_55" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 526 'getelementptr' 'regions_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 527 [1/1] (0.00ns)   --->   "%regions_5_addr_3 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_56" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 527 'getelementptr' 'regions_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 528 [1/1] (0.00ns)   --->   "%regions_5_addr_4 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_57" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 528 'getelementptr' 'regions_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 529 [1/1] (0.00ns)   --->   "%regions_5_addr_5 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_58" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 529 'getelementptr' 'regions_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 530 [1/1] (0.00ns)   --->   "%regions_5_addr_6 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_59" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 530 'getelementptr' 'regions_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 531 [1/1] (0.00ns)   --->   "%regions_5_addr_7 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln670_60" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 531 'getelementptr' 'regions_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln670 = br i1 %trunc_ln670, void %arrayidx102.2.755.case.0, void %arrayidx102.2.755.case.1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 532 'br' 'br_ln670' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 533 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670, i12 %regions_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 533 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 534 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_1, i12 %regions_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 534 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 535 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_8, i12 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 535 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 536 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_9, i12 %regions_2_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 536 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 537 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_16, i12 %regions_4_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 537 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 538 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_17, i12 %regions_4_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 538 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 539 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670, i12 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 539 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 540 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_1, i12 %regions_1_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 540 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 541 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_8, i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 541 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 542 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_9, i12 %regions_3_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 542 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 543 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_16, i12 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 543 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 544 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_17, i12 %regions_5_addr_1" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 544 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 545 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_2, i12 %regions_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 545 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 546 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_3, i12 %regions_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 546 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 547 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_10, i12 %regions_2_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 547 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 548 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_11, i12 %regions_2_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 548 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 549 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_18, i12 %regions_4_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 549 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 550 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_19, i12 %regions_4_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 550 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 551 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_4, i12 %regions_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 551 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 552 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_5, i12 %regions_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 552 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 553 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_12, i12 %regions_2_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 553 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 554 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_13, i12 %regions_2_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 554 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 555 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_20, i12 %regions_4_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 555 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 556 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_21, i12 %regions_4_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 556 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 557 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_6, i12 %regions_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 557 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 558 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_7, i12 %regions_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 558 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 559 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_14, i12 %regions_2_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 559 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 560 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_15, i12 %regions_2_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 560 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 561 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_22, i12 %regions_4_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 561 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_23, i12 %regions_4_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 562 'store' 'store_ln670' <Predicate = (!trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx102.2.755.exit" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 563 'br' 'br_ln670' <Predicate = (!trunc_ln670)> <Delay = 0.00>
ST_32 : Operation 564 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_6, i12 %regions_1_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 564 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 565 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_7, i12 %regions_1_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 565 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_14, i12 %regions_3_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 566 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_15, i12 %regions_3_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 567 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 568 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_22, i12 %regions_5_addr_6" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 568 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 569 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_23, i12 %regions_5_addr_7" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 569 'store' 'store_ln670' <Predicate = (trunc_ln670)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx102.2.755.exit" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 570 'br' 'br_ln670' <Predicate = (trunc_ln670)> <Delay = 0.00>
ST_32 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln668 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:668]   --->   Operation 571 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>

State 33 <SV = 29> <Delay = 3.25>
ST_33 : Operation 572 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_2, i12 %regions_1_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 572 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_3, i12 %regions_1_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 573 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 574 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_10, i12 %regions_3_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 574 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_11, i12 %regions_3_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 575 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_18, i12 %regions_5_addr_2" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 576 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 577 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_19, i12 %regions_5_addr_3" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 577 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 34 <SV = 30> <Delay = 3.25>
ST_34 : Operation 578 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_4, i12 %regions_1_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 578 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 579 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_5, i12 %regions_1_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 579 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 580 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_12, i12 %regions_3_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 580 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 581 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_13, i12 %regions_3_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 581 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 582 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_20, i12 %regions_5_addr_4" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 582 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln670 = store i32 %bitcast_ln670_21, i12 %regions_5_addr_5" [detector_solid/abs_solid_detector.cpp:670]   --->   Operation 583 'store' 'store_ln670' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 35 <SV = 2> <Delay = 3.45>
ST_35 : Operation 584 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i_1" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 584 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i7 %i_3" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 585 'zext' 'zext_ln674' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 586 [1/1] (1.48ns)   --->   "%icmp_ln674 = icmp_eq  i7 %i_3, i7 64" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 586 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 587 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 587 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 588 [1/1] (1.87ns)   --->   "%add_ln674 = add i7 %i_3, i7 1" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 588 'add' 'add_ln674' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln674 = br i1 %icmp_ln674, void %for.inc23.split, void %for.cond26.preheader" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 589 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 590 [1/1] (0.00ns)   --->   "%n_regions_in_addr = getelementptr i8 %n_regions_in, i64 0, i64 %zext_ln674" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 590 'getelementptr' 'n_regions_in_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_35 : Operation 591 [2/2] (2.32ns)   --->   "%n_regions_in_load = load i6 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 591 'load' 'n_regions_in_load' <Predicate = (!icmp_ln674)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_35 : Operation 592 [1/1] (1.58ns)   --->   "%store_ln674 = store i7 %add_ln674, i7 %i_1" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 592 'store' 'store_ln674' <Predicate = (!icmp_ln674)> <Delay = 1.58>
ST_35 : Operation 593 [1/1] (1.58ns)   --->   "%br_ln683 = br void %for.cond26" [detector_solid/abs_solid_detector.cpp:683]   --->   Operation 593 'br' 'br_ln683' <Predicate = (icmp_ln674)> <Delay = 1.58>

State 36 <SV = 3> <Delay = 4.64>
ST_36 : Operation 594 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 594 'specloopname' 'specloopname_ln674' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 595 [1/2] (2.32ns)   --->   "%n_regions_in_load = load i6 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 595 'load' 'n_regions_in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 64> <RAM>
ST_36 : Operation 596 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln674" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 596 'getelementptr' 'n_regions_V_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 597 [1/1] (2.32ns)   --->   "%store_ln676 = store i8 %n_regions_in_load, i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 597 'store' 'store_ln676' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_36 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln674 = br void %for.inc23" [detector_solid/abs_solid_detector.cpp:674]   --->   Operation 598 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 13.1>
ST_37 : Operation 599 [1/1] (0.00ns)   --->   "%copyInputAOV_assign_0 = phi i1 %copyInputAOV_assign_copyout_load, void %for.cond26, i1 %copyInputAOV_read, void %for.cond26.preheader" [detector_solid/abs_solid_detector.cpp:682]   --->   Operation 599 'phi' 'copyInputAOV_assign_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 600 [2/2] (13.1ns)   --->   "%call_ln683 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i1 %copyInputAOV_assign_0, i1 %copyInputAOV_assign_copyout, i288 %outcomeInRam, i8 %toScheduler, i1 %errorInTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:683]   --->   Operation 600 'call' 'call_ln683' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 4> <Delay = 0.00>
ST_38 : Operation 601 [1/2] (0.00ns)   --->   "%call_ln683 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i1 %copyInputAOV_assign_0, i1 %copyInputAOV_assign_copyout, i288 %outcomeInRam, i8 %toScheduler, i1 %errorInTask, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:683]   --->   Operation 601 'call' 'call_ln683' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 5> <Delay = 0.00>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "%specloopname_ln683 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [detector_solid/abs_solid_detector.cpp:683]   --->   Operation 602 'specloopname' 'specloopname_ln683' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%copyInputAOV_assign_copyout_load = load i1 %copyInputAOV_assign_copyout" [detector_solid/abs_solid_detector.cpp:682]   --->   Operation 603 'load' 'copyInputAOV_assign_copyout_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln682 = br void %for.cond26" [detector_solid/abs_solid_detector.cpp:682]   --->   Operation 604 'br' 'br_ln682' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [16]  (0 ns)
	'store' operation ('store_ln666', detector_solid/abs_solid_detector.cpp:666) of constant 0 on local variable 'i' [49]  (1.59 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:666) on local variable 'i' [52]  (0 ns)
	'sub' operation ('sub_ln670', detector_solid/abs_solid_detector.cpp:670) [64]  (2.11 ns)
	blocking operation 0.97 ns on control path)

 <State 3>: 2.95ns
The critical path consists of the following:
	'phi' operation ('j', detector_solid/abs_solid_detector.cpp:668) with incoming values : ('add_ln668', detector_solid/abs_solid_detector.cpp:668) [67]  (0 ns)
	'add' operation ('add_ln668', detector_solid/abs_solid_detector.cpp:668) [71]  (1.78 ns)
	blocking operation 1.17 ns on control path)

 <State 4>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670', detector_solid/abs_solid_detector.cpp:670) [84]  (12.6 ns)

 <State 5>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln670', detector_solid/abs_solid_detector.cpp:670) [95]  (0 ns)
	'mul' operation ('mul_ln670_1', detector_solid/abs_solid_detector.cpp:670) [98]  (12.6 ns)

 <State 6>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln670_1', detector_solid/abs_solid_detector.cpp:670) [109]  (0 ns)
	'mul' operation ('mul_ln670_2', detector_solid/abs_solid_detector.cpp:670) [112]  (12.6 ns)

 <State 7>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln670_2', detector_solid/abs_solid_detector.cpp:670) [123]  (0 ns)
	'mul' operation ('mul_ln670_3', detector_solid/abs_solid_detector.cpp:670) [126]  (12.6 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln670_3', detector_solid/abs_solid_detector.cpp:670) [137]  (0 ns)
	'mul' operation ('mul_ln670_4', detector_solid/abs_solid_detector.cpp:670) [140]  (12.6 ns)

 <State 9>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln670_4', detector_solid/abs_solid_detector.cpp:670) [151]  (0 ns)
	'mul' operation ('mul_ln670_5', detector_solid/abs_solid_detector.cpp:670) [154]  (12.6 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln670_5', detector_solid/abs_solid_detector.cpp:670) [165]  (0 ns)
	'mul' operation ('mul_ln670_6', detector_solid/abs_solid_detector.cpp:670) [168]  (12.6 ns)

 <State 11>: 12.6ns
The critical path consists of the following:
	'or' operation ('or_ln670_6', detector_solid/abs_solid_detector.cpp:670) [179]  (0 ns)
	'mul' operation ('mul_ln670_7', detector_solid/abs_solid_detector.cpp:670) [182]  (12.6 ns)

 <State 12>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_8', detector_solid/abs_solid_detector.cpp:670) [196]  (12.6 ns)

 <State 13>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_9', detector_solid/abs_solid_detector.cpp:670) [210]  (12.6 ns)

 <State 14>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_10', detector_solid/abs_solid_detector.cpp:670) [224]  (12.6 ns)

 <State 15>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_11', detector_solid/abs_solid_detector.cpp:670) [238]  (12.6 ns)

 <State 16>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_12', detector_solid/abs_solid_detector.cpp:670) [252]  (12.6 ns)

 <State 17>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_13', detector_solid/abs_solid_detector.cpp:670) [266]  (12.6 ns)

 <State 18>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_14', detector_solid/abs_solid_detector.cpp:670) [280]  (12.6 ns)

 <State 19>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_15', detector_solid/abs_solid_detector.cpp:670) [294]  (12.6 ns)

 <State 20>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_16', detector_solid/abs_solid_detector.cpp:670) [308]  (12.6 ns)

 <State 21>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_17', detector_solid/abs_solid_detector.cpp:670) [322]  (12.6 ns)

 <State 22>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_18', detector_solid/abs_solid_detector.cpp:670) [336]  (12.6 ns)

 <State 23>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_19', detector_solid/abs_solid_detector.cpp:670) [350]  (12.6 ns)

 <State 24>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_20', detector_solid/abs_solid_detector.cpp:670) [364]  (12.6 ns)

 <State 25>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_21', detector_solid/abs_solid_detector.cpp:670) [378]  (12.6 ns)

 <State 26>: 12.6ns
The critical path consists of the following:
	'mul' operation ('mul_ln670_22', detector_solid/abs_solid_detector.cpp:670) [392]  (12.6 ns)

 <State 27>: 7.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln670_24', detector_solid/abs_solid_detector.cpp:670) [397]  (0 ns)
	'add' operation ('add_ln670_32', detector_solid/abs_solid_detector.cpp:670) [398]  (3.87 ns)
	'getelementptr' operation ('trainedRegions_addr_22', detector_solid/abs_solid_detector.cpp:670) [400]  (0 ns)
	'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:670) on array 'trainedRegions' [401]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:670) on array 'trainedRegions' [401]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln670', detector_solid/abs_solid_detector.cpp:670) of variable 'bitcast_ln670', detector_solid/abs_solid_detector.cpp:670 on array 'regions' [485]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln670', detector_solid/abs_solid_detector.cpp:670) of variable 'bitcast_ln670_2', detector_solid/abs_solid_detector.cpp:670 on array 'regions' [487]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln670', detector_solid/abs_solid_detector.cpp:670) of variable 'bitcast_ln670_4', detector_solid/abs_solid_detector.cpp:670 on array 'regions' [489]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln670', detector_solid/abs_solid_detector.cpp:670) of variable 'bitcast_ln670_6', detector_solid/abs_solid_detector.cpp:670 on array 'regions' [491]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln670', detector_solid/abs_solid_detector.cpp:670) of variable 'bitcast_ln670_2', detector_solid/abs_solid_detector.cpp:670 on array 'regions_1' [513]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln670', detector_solid/abs_solid_detector.cpp:670) of variable 'bitcast_ln670_4', detector_solid/abs_solid_detector.cpp:670 on array 'regions_1' [515]  (3.25 ns)

 <State 35>: 3.46ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:674) on local variable 'i' [546]  (0 ns)
	'add' operation ('add_ln674', detector_solid/abs_solid_detector.cpp:674) [550]  (1.87 ns)
	'store' operation ('store_ln674', detector_solid/abs_solid_detector.cpp:674) of variable 'add_ln674', detector_solid/abs_solid_detector.cpp:674 on local variable 'i' [558]  (1.59 ns)

 <State 36>: 4.64ns
The critical path consists of the following:
	'load' operation ('n_regions_in_load', detector_solid/abs_solid_detector.cpp:676) on array 'n_regions_in' [555]  (2.32 ns)
	'store' operation ('store_ln676', detector_solid/abs_solid_detector.cpp:676) of variable 'n_regions_in_load', detector_solid/abs_solid_detector.cpp:676 on array 'n_regions_V' [557]  (2.32 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	'phi' operation ('copyInputAOV_assign_0', detector_solid/abs_solid_detector.cpp:682) with incoming values : ('copyInputAOV', detector_solid/abs_solid_detector.cpp:620) ('copyInputAOV', detector_solid/abs_solid_detector.cpp:682) [563]  (0 ns)
	'call' operation ('call_ln683', detector_solid/abs_solid_detector.cpp:683) to 'runTestAfterInit' [565]  (13.1 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
