module top(
	output DS_C,DS_D,DS_G,DS_DP
);

assign DS_C  = 1'b1;
assign DS_D  = 1'b1;
assign DS_G  = 1'b0;
assign DS_DP = 1'b0;

endmodule
