{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710741217087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710741217088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 02:53:36 2024 " "Processing started: Mon Mar 18 02:53:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710741217088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741217088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEste -c TEste " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEste -c TEste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741217088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710741217467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710741217467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_novajogada.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_novajogada.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc_novajogada " "Found entity 1: uc_novajogada" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sync_ram_16x4_mod.v(43) " "Verilog HDL information at sync_ram_16x4_mod.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "sync_ram_16x4_mod.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/sync_ram_16x4_mod.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710741224292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram_16x4_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_ram_16x4_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_16x4_mod " "Found entity 1: sync_ram_16x4_mod" {  } { { "sync_ram_16x4_mod.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/sync_ram_16x4_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.v 1 1 " "Found 1 design units, including 1 entities, in source file fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "FD.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_p.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_p " "Found entity 1: contador_p" {  } { { "contador_p.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/contador_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m .v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m .v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m .v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/contador_m .v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/comparador_85.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_final.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_final " "Found entity 1: circuito_final" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710741224314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mesmoSentido FD.v(50) " "Verilog HDL Implicit Net warning at FD.v(50): created implicit net for \"mesmoSentido\"" {  } { { "FD.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_final " "Elaborating entity \"circuito_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710741224347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD FD:fluxodeDados " "Elaborating entity \"FD\" for hierarchy \"FD:fluxodeDados\"" {  } { { "circuito_final.v" "fluxodeDados" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FD.v(66) " "Verilog HDL assignment warning at FD.v(66): truncated value with size 32 to match size of target (4)" {  } { { "FD.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710741224356 "|circuito_final|FD:fluxodeDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FD.v(67) " "Verilog HDL assignment warning at FD.v(67): truncated value with size 32 to match size of target (4)" {  } { { "FD.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710741224356 "|circuito_final|FD:fluxodeDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FD.v(68) " "Verilog HDL assignment warning at FD.v(68): truncated value with size 32 to match size of target (4)" {  } { { "FD.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710741224357 "|circuito_final|FD:fluxodeDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 FD:fluxodeDados\|registrador_4:andarAtual_reg " "Elaborating entity \"registrador_4\" for hierarchy \"FD:fluxodeDados\|registrador_4:andarAtual_reg\"" {  } { { "FD.v" "andarAtual_reg" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 FD:fluxodeDados\|comparador_85:destino_comp " "Elaborating entity \"comparador_85\" for hierarchy \"FD:fluxodeDados\|comparador_85:destino_comp\"" {  } { { "FD.v" "destino_comp" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram_16x4_mod FD:fluxodeDados\|sync_ram_16x4_mod:fila_ram " "Elaborating entity \"sync_ram_16x4_mod\" for hierarchy \"FD:fluxodeDados\|sync_ram_16x4_mod:fila_ram\"" {  } { { "FD.v" "fila_ram" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector FD:fluxodeDados\|edge_detector:detectorDePedido " "Elaborating entity \"edge_detector\" for hierarchy \"FD:fluxodeDados\|edge_detector:detectorDePedido\"" {  } { { "FD.v" "detectorDePedido" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m FD:fluxodeDados\|contador_m:timer_2seg " "Elaborating entity \"contador_m\" for hierarchy \"FD:fluxodeDados\|contador_m:timer_2seg\"" {  } { { "FD.v" "timer_2seg" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 contador_m .v(40) " "Verilog HDL assignment warning at contador_m .v(40): truncated value with size 32 to match size of target (13)" {  } { { "contador_m .v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/contador_m .v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710741224376 "|circuito_final|FD:fluxodeDados|contador_m:timer_2seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_p FD:fluxodeDados\|contador_p:endereco_secundario " "Elaborating entity \"contador_p\" for hierarchy \"FD:fluxodeDados\|contador_p:endereco_secundario\"" {  } { { "FD.v" "endereco_secundario" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/FD.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_p.v(22) " "Verilog HDL assignment warning at contador_p.v(22): truncated value with size 32 to match size of target (4)" {  } { { "contador_p.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/contador_p.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710741224379 "|circuito_final|FD:fluxodeDados|contador_p:endereco_secundario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:UC\"" {  } { { "circuito_final.v" "UC" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224380 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidade_controle.v(92) " "Verilog HDL Case Statement warning at unidade_controle.v(92): incomplete case statement has no default case item" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "unidade_controle.v(92) " "Verilog HDL Case Statement information at unidade_controle.v(92): all case item expressions in this case statement are onehot" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clearAndarAtual unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"clearAndarAtual\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clearSuperRam unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"clearSuperRam\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buscouPassageiro unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"buscouPassageiro\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zeraT unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"zeraT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableAndarAtual unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"enableAndarAtual\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acaoElevador unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"acaoElevador\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contaT unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"contaT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select2 unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"select2\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift unidade_controle.v(92) " "Verilog HDL Always Construct warning at unidade_controle.v(92): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dbQuintoBitEstado unidade_controle.v(13) " "Output port \"dbQuintoBitEstado\" at unidade_controle.v(13) has no driver" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enableRAM unidade_controle.v(17) " "Output port \"enableRAM\" at unidade_controle.v(17) has no driver" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift unidade_controle.v(92) " "Inferred latch for \"shift\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select2 unidade_controle.v(92) " "Inferred latch for \"select2\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contaT unidade_controle.v(92) " "Inferred latch for \"contaT\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224381 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acaoElevador.10 unidade_controle.v(92) " "Inferred latch for \"acaoElevador.10\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acaoElevador.01 unidade_controle.v(92) " "Inferred latch for \"acaoElevador.01\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acaoElevador.00 unidade_controle.v(92) " "Inferred latch for \"acaoElevador.00\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableAndarAtual unidade_controle.v(92) " "Inferred latch for \"enableAndarAtual\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zeraT unidade_controle.v(92) " "Inferred latch for \"zeraT\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buscouPassageiro unidade_controle.v(92) " "Inferred latch for \"buscouPassageiro\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearSuperRam unidade_controle.v(92) " "Inferred latch for \"clearSuperRam\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearAndarAtual unidade_controle.v(92) " "Inferred latch for \"clearAndarAtual\" at unidade_controle.v(92)" {  } { { "unidade_controle.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/unidade_controle.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 "|circuito_final|unidade_controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc_novajogada uc_novajogada:UC_NOVAJOGADA " "Elaborating entity \"uc_novajogada\" for hierarchy \"uc_novajogada:UC_NOVAJOGADA\"" {  } { { "circuito_final.v" "UC_NOVAJOGADA" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224382 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "uc_novajogada.v(33) " "Verilog HDL warning at uc_novajogada.v(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1710741224383 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uc_novajogada.v(52) " "Verilog HDL Case Statement warning at uc_novajogada.v(52): incomplete case statement has no default case item" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1710741224383 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uc_novajogada.v(52) " "Verilog HDL Case Statement information at uc_novajogada.v(52): all case item expressions in this case statement are onehot" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zeraAddrSecundario uc_novajogada.v(52) " "Verilog HDL Always Construct warning at uc_novajogada.v(52): inferring latch(es) for variable \"zeraAddrSecundario\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contaAddrSecundario uc_novajogada.v(52) " "Verilog HDL Always Construct warning at uc_novajogada.v(52): inferring latch(es) for variable \"contaAddrSecundario\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableRegOrigem uc_novajogada.v(52) " "Verilog HDL Always Construct warning at uc_novajogada.v(52): inferring latch(es) for variable \"enableRegOrigem\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableRegDestino uc_novajogada.v(52) " "Verilog HDL Always Construct warning at uc_novajogada.v(52): inferring latch(es) for variable \"enableRegDestino\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select1 uc_novajogada.v(52) " "Verilog HDL Always Construct warning at uc_novajogada.v(52): inferring latch(es) for variable \"select1\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select4 uc_novajogada.v(52) " "Verilog HDL Always Construct warning at uc_novajogada.v(52): inferring latch(es) for variable \"select4\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enableTopRAM uc_novajogada.v(9) " "Output port \"enableTopRAM\" at uc_novajogada.v(9) has no driver" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select4 uc_novajogada.v(52) " "Inferred latch for \"select4\" at uc_novajogada.v(52)" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select1 uc_novajogada.v(52) " "Inferred latch for \"select1\" at uc_novajogada.v(52)" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRegDestino uc_novajogada.v(52) " "Inferred latch for \"enableRegDestino\" at uc_novajogada.v(52)" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableRegOrigem uc_novajogada.v(52) " "Inferred latch for \"enableRegOrigem\" at uc_novajogada.v(52)" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contaAddrSecundario uc_novajogada.v(52) " "Inferred latch for \"contaAddrSecundario\" at uc_novajogada.v(52)" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zeraAddrSecundario uc_novajogada.v(52) " "Inferred latch for \"zeraAddrSecundario\" at uc_novajogada.v(52)" {  } { { "uc_novajogada.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/uc_novajogada.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224384 "|circuito_final|uc_novajogada:UC_NOVAJOGADA"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dbQuintoBitEstado GND " "Pin \"dbQuintoBitEstado\" is stuck at GND" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710741224852 "|circuito_final|dbQuintoBitEstado"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710741224852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710741224858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/output_files/TEste.map.smsg " "Generated suppressed messages file C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/output_files/TEste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741224888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710741224997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710741224997 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "origem\[0\] " "No output dependent on input pin \"origem\[0\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|origem[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "origem\[1\] " "No output dependent on input pin \"origem\[1\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|origem[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "origem\[2\] " "No output dependent on input pin \"origem\[2\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|origem[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "origem\[3\] " "No output dependent on input pin \"origem\[3\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|origem[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "destino\[0\] " "No output dependent on input pin \"destino\[0\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|destino[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "destino\[1\] " "No output dependent on input pin \"destino\[1\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|destino[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "destino\[2\] " "No output dependent on input pin \"destino\[2\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|destino[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "destino\[3\] " "No output dependent on input pin \"destino\[3\]\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|destino[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "novaEntrada " "No output dependent on input pin \"novaEntrada\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|novaEntrada"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iniciar " "No output dependent on input pin \"iniciar\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|iniciar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "circuito_final.v" "" { Text "C:/Users/tiago/OneDrive/햞ea de Trabalho/Projeto_Gerenciador_Elevador/circuito_final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710741225034 "|circuito_final|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710741225034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710741225035 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710741225035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710741225035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710741225063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 02:53:45 2024 " "Processing ended: Mon Mar 18 02:53:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710741225063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710741225063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710741225063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710741225063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710741230663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710741230664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 02:53:50 2024 " "Processing started: Mon Mar 18 02:53:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710741230664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1710741230664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TEste -c TEste --netlist_type=sgate " "Command: quartus_npp TEste -c TEste --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1710741230664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1710741230820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710741230874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 02:53:50 2024 " "Processing ended: Mon Mar 18 02:53:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710741230874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710741230874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710741230874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1710741230874 ""}
