
bootloader.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000080000 <_start>:
   80000:	14080001 	b	280004 <skip>
	...

0000000000280004 <skip>:
  280004:	b26403ff 	mov	sp, #0x10000000            	// #268435456
  280008:	94000002 	bl	280010 <notmain>

000000000028000c <hang>:
  28000c:	14000000 	b	28000c <hang>

0000000000280010 <notmain>:
  280010:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  280014:	910003fd 	mov	x29, sp
  280018:	a90363f7 	stp	x23, x24, [sp, #48]
  28001c:	52812018 	mov	w24, #0x900                 	// #2304
  280020:	a9046bf9 	stp	x25, x26, [sp, #64]
  280024:	52908ff7 	mov	w23, #0x847f                	// #33919
  280028:	52811ff9 	mov	w25, #0x8ff                 	// #2303
  28002c:	a90153f3 	stp	x19, x20, [sp, #16]
  280030:	a9025bf5 	stp	x21, x22, [sp, #32]
  280034:	72a007b9 	movk	w25, #0x3d, lsl #16
  280038:	72a007b8 	movk	w24, #0x3d, lsl #16
  28003c:	72a003d7 	movk	w23, #0x1e, lsl #16
  280040:	940000e6 	bl	2803d8 <uart_init>
  280044:	528002a0 	mov	w0, #0x15                  	// #21
  280048:	940000be 	bl	280340 <uart_putc>
  28004c:	9400006d 	bl	280200 <timer_get_time>
  280050:	2a0003f3 	mov	w19, w0
  280054:	9400006b 	bl	280200 <timer_get_time>
  280058:	4b130000 	sub	w0, w0, w19
  28005c:	6b19001f 	cmp	w0, w25
  280060:	54000089 	b.ls	280070 <notmain+0x60>  // b.plast
  280064:	0b180273 	add	w19, w19, w24
  280068:	528002a0 	mov	w0, #0x15                  	// #21
  28006c:	940000b5 	bl	280340 <uart_putc>
  280070:	94000092 	bl	2802b8 <uart_can_getc>
  280074:	34ffff00 	cbz	w0, 280054 <notmain+0x44>
  280078:	940000a0 	bl	2802f8 <uart_getc>
  28007c:	52801815 	mov	w21, #0xc0                  	// #192
  280080:	d2a00116 	mov	x22, #0x80000               	// #524288
  280084:	52800014 	mov	w20, #0x0                   	// #0
  280088:	52800033 	mov	w19, #0x1                   	// #1
  28008c:	52801ffa 	mov	w26, #0xff                  	// #255
  280090:	710202bf 	cmp	w21, #0x80
  280094:	540007e0 	b.eq	280190 <notmain+0x180>  // b.none
  280098:	710302bf 	cmp	w21, #0xc0
  28009c:	540006c1 	b.ne	280174 <notmain+0x164>  // b.any
  2800a0:	7100041f 	cmp	w0, #0x1
  2800a4:	540004c0 	b.eq	28013c <notmain+0x12c>  // b.none
  2800a8:	7100101f 	cmp	w0, #0x4
  2800ac:	54000761 	b.ne	280198 <notmain+0x188>  // b.any
  2800b0:	528000c0 	mov	w0, #0x6                   	// #6
  2800b4:	940000a3 	bl	280340 <uart_putc>
  2800b8:	52908ff4 	mov	w20, #0x847f                	// #33919
  2800bc:	94000051 	bl	280200 <timer_get_time>
  2800c0:	2a0003f3 	mov	w19, w0
  2800c4:	72a003d4 	movk	w20, #0x1e, lsl #16
  2800c8:	9400004e 	bl	280200 <timer_get_time>
  2800cc:	4b130000 	sub	w0, w0, w19
  2800d0:	6b14001f 	cmp	w0, w20
  2800d4:	54ffffa9 	b.ls	2800c8 <notmain+0xb8>  // b.plast
  2800d8:	528001a0 	mov	w0, #0xd                   	// #13
  2800dc:	94000099 	bl	280340 <uart_putc>
  2800e0:	52800140 	mov	w0, #0xa                   	// #10
  2800e4:	94000097 	bl	280340 <uart_putc>
  2800e8:	52800140 	mov	w0, #0xa                   	// #10
  2800ec:	94000095 	bl	280340 <uart_putc>
  2800f0:	94000082 	bl	2802f8 <uart_getc>
  2800f4:	121a7800 	and	w0, w0, #0xffffffdf
  2800f8:	71011c1f 	cmp	w0, #0x47
  2800fc:	54ffffa1 	b.ne	2800f0 <notmain+0xe0>  // b.any
  280100:	528001a0 	mov	w0, #0xd                   	// #13
  280104:	9400008f 	bl	280340 <uart_putc>
  280108:	528005a0 	mov	w0, #0x2d                  	// #45
  28010c:	9400008d 	bl	280340 <uart_putc>
  280110:	528005a0 	mov	w0, #0x2d                  	// #45
  280114:	9400008b 	bl	280340 <uart_putc>
  280118:	528001a0 	mov	w0, #0xd                   	// #13
  28011c:	94000089 	bl	280340 <uart_putc>
  280120:	52800140 	mov	w0, #0xa                   	// #10
  280124:	94000087 	bl	280340 <uart_putc>
  280128:	52800140 	mov	w0, #0xa                   	// #10
  28012c:	94000085 	bl	280340 <uart_putc>
  280130:	52a00100 	mov	w0, #0x80000               	// #524288
  280134:	9400005a 	bl	28029c <BRANCHTO>
  280138:	17ffffee 	b	2800f0 <notmain+0xe0>
  28013c:	9400006f 	bl	2802f8 <uart_getc>
  280140:	6b00027f 	cmp	w19, w0
  280144:	540002a1 	b.ne	280198 <notmain+0x188>  // b.any
  280148:	9400006c 	bl	2802f8 <uart_getc>
  28014c:	11000674 	add	w20, w19, #0x1
  280150:	4b130341 	sub	w1, w26, w19
  280154:	6b00003f 	cmp	w1, w0
  280158:	54000201 	b.ne	280198 <notmain+0x188>  // b.any
  28015c:	0b140034 	add	w20, w1, w20
  280160:	94000066 	bl	2802f8 <uart_getc>
  280164:	390002c0 	strb	w0, [x22]
  280168:	0b140014 	add	w20, w0, w20
  28016c:	52800035 	mov	w21, #0x1                   	// #1
  280170:	94000062 	bl	2802f8 <uart_getc>
  280174:	2a1503e1 	mov	w1, w21
  280178:	0b000294 	add	w20, w20, w0
  28017c:	110006b5 	add	w21, w21, #0x1
  280180:	38216ac0 	strb	w0, [x22, x1]
  280184:	9400005d 	bl	2802f8 <uart_getc>
  280188:	710202bf 	cmp	w21, #0x80
  28018c:	54fff861 	b.ne	280098 <notmain+0x88>  // b.any
  280190:	6b34001f 	cmp	w0, w20, uxtb
  280194:	54000240 	b.eq	2801dc <notmain+0x1cc>  // b.none
  280198:	52800300 	mov	w0, #0x18                  	// #24
  28019c:	94000069 	bl	280340 <uart_putc>
  2801a0:	52800300 	mov	w0, #0x18                  	// #24
  2801a4:	94000067 	bl	280340 <uart_putc>
  2801a8:	52800300 	mov	w0, #0x18                  	// #24
  2801ac:	94000065 	bl	280340 <uart_putc>
  2801b0:	52800300 	mov	w0, #0x18                  	// #24
  2801b4:	94000063 	bl	280340 <uart_putc>
  2801b8:	52800300 	mov	w0, #0x18                  	// #24
  2801bc:	94000061 	bl	280340 <uart_putc>
  2801c0:	94000010 	bl	280200 <timer_get_time>
  2801c4:	2a0003f3 	mov	w19, w0
  2801c8:	9400000e 	bl	280200 <timer_get_time>
  2801cc:	4b130000 	sub	w0, w0, w19
  2801d0:	6b17001f 	cmp	w0, w23
  2801d4:	54ffffa9 	b.ls	2801c8 <notmain+0x1b8>  // b.plast
  2801d8:	17ffff9b 	b	280044 <notmain+0x34>
  2801dc:	528000c0 	mov	w0, #0x6                   	// #6
  2801e0:	11000673 	add	w19, w19, #0x1
  2801e4:	94000057 	bl	280340 <uart_putc>
  2801e8:	910202d6 	add	x22, x22, #0x80
  2801ec:	12001e73 	and	w19, w19, #0xff
  2801f0:	94000042 	bl	2802f8 <uart_getc>
  2801f4:	17ffffab 	b	2800a0 <notmain+0x90>

00000000002801f8 <delay>:
  2801f8:	1400002c 	b	2802a8 <CYCLE_DELAY>
  2801fc:	d503201f 	nop

0000000000280200 <timer_get_time>:
  280200:	52860080 	mov	w0, #0x3004                	// #12292
  280204:	72a7e000 	movk	w0, #0x3f00, lsl #16
  280208:	1400001f 	b	280284 <GET32>
  28020c:	d503201f 	nop

0000000000280210 <delay_us>:
  280210:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  280214:	910003fd 	mov	x29, sp
  280218:	f90013f5 	str	x21, [sp, #32]
  28021c:	2a0003f5 	mov	w21, w0
  280220:	52860080 	mov	w0, #0x3004                	// #12292
  280224:	a90153f3 	stp	x19, x20, [sp, #16]
  280228:	72a7e000 	movk	w0, #0x3f00, lsl #16
  28022c:	52860093 	mov	w19, #0x3004                	// #12292
  280230:	94000015 	bl	280284 <GET32>
  280234:	2a0003f4 	mov	w20, w0
  280238:	72a7e013 	movk	w19, #0x3f00, lsl #16
  28023c:	d503201f 	nop
  280240:	2a1303e0 	mov	w0, w19
  280244:	94000010 	bl	280284 <GET32>
  280248:	4b140000 	sub	w0, w0, w20
  28024c:	6b15001f 	cmp	w0, w21
  280250:	54ffff83 	b.cc	280240 <delay_us+0x30>  // b.lo, b.ul, b.last
  280254:	a94153f3 	ldp	x19, x20, [sp, #16]
  280258:	f94013f5 	ldr	x21, [sp, #32]
  28025c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280260:	d65f03c0 	ret
  280264:	d503201f 	nop

0000000000280268 <delay_ms>:
  280268:	52807d01 	mov	w1, #0x3e8                 	// #1000
  28026c:	1b017c00 	mul	w0, w0, w1
  280270:	17ffffe8 	b	280210 <delay_us>

0000000000280274 <PUT32>:
  280274:	b9000001 	str	w1, [x0]
  280278:	d65f03c0 	ret

000000000028027c <PUT8>:
  28027c:	39000001 	strb	w1, [x0]
  280280:	d65f03c0 	ret

0000000000280284 <GET32>:
  280284:	b9400000 	ldr	w0, [x0]
  280288:	d65f03c0 	ret

000000000028028c <GET8>:
  28028c:	39400000 	ldrb	w0, [x0]
  280290:	d65f03c0 	ret

0000000000280294 <GETPC>:
  280294:	aa1e03e0 	mov	x0, x30
  280298:	d65f03c0 	ret

000000000028029c <BRANCHTO>:
  28029c:	2a0003fe 	mov	w30, w0
  2802a0:	d65f03c0 	ret

00000000002802a4 <DUMMY>:
  2802a4:	d65f03c0 	ret

00000000002802a8 <CYCLE_DELAY>:
  2802a8:	f1000400 	subs	x0, x0, #0x1
  2802ac:	54ffffe1 	b.ne	2802a8 <CYCLE_DELAY>  // b.any
  2802b0:	d65f03c0 	ret
  2802b4:	00000000 	.inst	0x00000000 ; undefined

00000000002802b8 <uart_can_getc>:
  2802b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2802bc:	528a0a80 	mov	w0, #0x5054                	// #20564
  2802c0:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2802c4:	910003fd 	mov	x29, sp
  2802c8:	97ffffef 	bl	280284 <GET32>
  2802cc:	12000000 	and	w0, w0, #0x1
  2802d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2802d4:	d65f03c0 	ret

00000000002802d8 <uart_can_putc>:
  2802d8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2802dc:	528a0a80 	mov	w0, #0x5054                	// #20564
  2802e0:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2802e4:	910003fd 	mov	x29, sp
  2802e8:	97ffffe7 	bl	280284 <GET32>
  2802ec:	121b0000 	and	w0, w0, #0x20
  2802f0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2802f4:	d65f03c0 	ret

00000000002802f8 <uart_getc>:
  2802f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  2802fc:	910003fd 	mov	x29, sp
  280300:	f9000bf3 	str	x19, [sp, #16]
  280304:	528a0a93 	mov	w19, #0x5054                	// #20564
  280308:	72a7e433 	movk	w19, #0x3f21, lsl #16
  28030c:	d503201f 	nop
  280310:	2a1303e0 	mov	w0, w19
  280314:	97ffffdc 	bl	280284 <GET32>
  280318:	7200001f 	tst	w0, #0x1
  28031c:	54ffffa0 	b.eq	280310 <uart_getc+0x18>  // b.none
  280320:	528a0800 	mov	w0, #0x5040                	// #20544
  280324:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280328:	97ffffd7 	bl	280284 <GET32>
  28032c:	f9400bf3 	ldr	x19, [sp, #16]
  280330:	12001c00 	and	w0, w0, #0xff
  280334:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280338:	d65f03c0 	ret
  28033c:	d503201f 	nop

0000000000280340 <uart_putc>:
  280340:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  280344:	910003fd 	mov	x29, sp
  280348:	a90153f3 	stp	x19, x20, [sp, #16]
  28034c:	528a0a93 	mov	w19, #0x5054                	// #20564
  280350:	2a0003f4 	mov	w20, w0
  280354:	72a7e433 	movk	w19, #0x3f21, lsl #16
  280358:	2a1303e0 	mov	w0, w19
  28035c:	97ffffca 	bl	280284 <GET32>
  280360:	721b001f 	tst	w0, #0x20
  280364:	54ffffa0 	b.eq	280358 <uart_putc+0x18>  // b.none
  280368:	2a1403e1 	mov	w1, w20
  28036c:	528a0800 	mov	w0, #0x5040                	// #20544
  280370:	a94153f3 	ldp	x19, x20, [sp, #16]
  280374:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280378:	a8c27bfd 	ldp	x29, x30, [sp], #32
  28037c:	17ffffbe 	b	280274 <PUT32>

0000000000280380 <uart_puts>:
  280380:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  280384:	910003fd 	mov	x29, sp
  280388:	f9000bf3 	str	x19, [sp, #16]
  28038c:	aa0003f3 	mov	x19, x0
  280390:	39400000 	ldrb	w0, [x0]
  280394:	350000c0 	cbnz	w0, 2803ac <uart_puts+0x2c>
  280398:	1400000d 	b	2803cc <uart_puts+0x4c>
  28039c:	38401660 	ldrb	w0, [x19], #1
  2803a0:	97ffffe8 	bl	280340 <uart_putc>
  2803a4:	39400260 	ldrb	w0, [x19]
  2803a8:	34000120 	cbz	w0, 2803cc <uart_puts+0x4c>
  2803ac:	7100281f 	cmp	w0, #0xa
  2803b0:	54ffff61 	b.ne	28039c <uart_puts+0x1c>  // b.any
  2803b4:	528001a0 	mov	w0, #0xd                   	// #13
  2803b8:	97ffffe2 	bl	280340 <uart_putc>
  2803bc:	38401660 	ldrb	w0, [x19], #1
  2803c0:	97ffffe0 	bl	280340 <uart_putc>
  2803c4:	39400260 	ldrb	w0, [x19]
  2803c8:	35ffff20 	cbnz	w0, 2803ac <uart_puts+0x2c>
  2803cc:	f9400bf3 	ldr	x19, [sp, #16]
  2803d0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  2803d4:	d65f03c0 	ret

00000000002803d8 <uart_init>:
  2803d8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  2803dc:	528a0080 	mov	w0, #0x5004                	// #20484
  2803e0:	52800021 	mov	w1, #0x1                   	// #1
  2803e4:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2803e8:	910003fd 	mov	x29, sp
  2803ec:	f9000bf3 	str	x19, [sp, #16]
  2803f0:	97ffffa1 	bl	280274 <PUT32>
  2803f4:	9400002b 	bl	2804a0 <DSB>
  2803f8:	528a0c13 	mov	w19, #0x5060                	// #20576
  2803fc:	528a0880 	mov	w0, #0x5044                	// #20548
  280400:	52800001 	mov	w1, #0x0                   	// #0
  280404:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280408:	97ffff9b 	bl	280274 <PUT32>
  28040c:	72a7e433 	movk	w19, #0x3f21, lsl #16
  280410:	52800001 	mov	w1, #0x0                   	// #0
  280414:	2a1303e0 	mov	w0, w19
  280418:	97ffff97 	bl	280274 <PUT32>
  28041c:	528a0980 	mov	w0, #0x504c                	// #20556
  280420:	52800061 	mov	w1, #0x3                   	// #3
  280424:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280428:	97ffff93 	bl	280274 <PUT32>
  28042c:	528a0a00 	mov	w0, #0x5050                	// #20560
  280430:	52800001 	mov	w1, #0x0                   	// #0
  280434:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280438:	97ffff8f 	bl	280274 <PUT32>
  28043c:	528a0900 	mov	w0, #0x5048                	// #20552
  280440:	528000c1 	mov	w1, #0x6                   	// #6
  280444:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280448:	97ffff8b 	bl	280274 <PUT32>
  28044c:	528a0d00 	mov	w0, #0x5068                	// #20584
  280450:	528021c1 	mov	w1, #0x10e                 	// #270
  280454:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280458:	97ffff87 	bl	280274 <PUT32>
  28045c:	52800041 	mov	w1, #0x2                   	// #2
  280460:	528001c0 	mov	w0, #0xe                   	// #14
  280464:	94000029 	bl	280508 <gpio_set_function>
  280468:	52800041 	mov	w1, #0x2                   	// #2
  28046c:	528001e0 	mov	w0, #0xf                   	// #15
  280470:	94000026 	bl	280508 <gpio_set_function>
  280474:	52800001 	mov	w1, #0x0                   	// #0
  280478:	528001c0 	mov	w0, #0xe                   	// #14
  28047c:	940000a5 	bl	280710 <gpio_set_pullupdownoff>
  280480:	52800001 	mov	w1, #0x0                   	// #0
  280484:	528001e0 	mov	w0, #0xf                   	// #15
  280488:	940000a2 	bl	280710 <gpio_set_pullupdownoff>
  28048c:	2a1303e0 	mov	w0, w19
  280490:	f9400bf3 	ldr	x19, [sp, #16]
  280494:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280498:	52800061 	mov	w1, #0x3                   	// #3
  28049c:	17ffff76 	b	280274 <PUT32>

00000000002804a0 <DSB>:
  2804a0:	d5033f9f 	dsb	sy
  2804a4:	d65f03c0 	ret

00000000002804a8 <DMB>:
  2804a8:	d5033fbf 	dmb	sy
  2804ac:	d65f03c0 	ret

00000000002804b0 <ISB>:
  2804b0:	d5033fdf 	isb
  2804b4:	d65f03c0 	ret

00000000002804b8 <gpio_init>:
  2804b8:	52800020 	mov	w0, #0x1                   	// #1
  2804bc:	d65f03c0 	ret

00000000002804c0 <put_in_register>:
  2804c0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  2804c4:	910003fd 	mov	x29, sp
  2804c8:	a90153f3 	stp	x19, x20, [sp, #16]
  2804cc:	53057c33 	lsr	w19, w1, #5
  2804d0:	f90013f5 	str	x21, [sp, #32]
  2804d4:	12001034 	and	w20, w1, #0x1f
  2804d8:	2a0203f5 	mov	w21, w2
  2804dc:	0b130813 	add	w19, w0, w19, lsl #2
  2804e0:	2a1303e0 	mov	w0, w19
  2804e4:	97ffff68 	bl	280284 <GET32>
  2804e8:	1ad422b4 	lsl	w20, w21, w20
  2804ec:	f94013f5 	ldr	x21, [sp, #32]
  2804f0:	2a000281 	orr	w1, w20, w0
  2804f4:	2a1303e0 	mov	w0, w19
  2804f8:	a94153f3 	ldp	x19, x20, [sp, #16]
  2804fc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280500:	17ffff5d 	b	280274 <PUT32>
  280504:	d503201f 	nop

0000000000280508 <gpio_set_function>:
  280508:	7100d41f 	cmp	w0, #0x35
  28050c:	7a479822 	ccmp	w1, #0x7, #0x2, ls  // ls = plast
  280510:	540003e8 	b.hi	28058c <gpio_set_function+0x84>  // b.pmore
  280514:	529999a2 	mov	w2, #0xcccd                	// #52429
  280518:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  28051c:	72b99982 	movk	w2, #0xcccc, lsl #16
  280520:	910003fd 	mov	x29, sp
  280524:	9ba27c02 	umull	x2, w0, w2
  280528:	a90153f3 	stp	x19, x20, [sp, #16]
  28052c:	a9025bf5 	stp	x21, x22, [sp, #32]
  280530:	52a1f915 	mov	w21, #0xfc80000             	// #264765440
  280534:	2a0003f6 	mov	w22, w0
  280538:	2a0103f4 	mov	w20, w1
  28053c:	d363fc53 	lsr	x19, x2, #35
  280540:	0b150275 	add	w21, w19, w21
  280544:	0b130a73 	add	w19, w19, w19, lsl #2
  280548:	531e76b5 	lsl	w21, w21, #2
  28054c:	4b1306d3 	sub	w19, w22, w19, lsl #1
  280550:	2a1503e0 	mov	w0, w21
  280554:	97ffff4c 	bl	280284 <GET32>
  280558:	0b130673 	add	w19, w19, w19, lsl #1
  28055c:	528000e2 	mov	w2, #0x7                   	// #7
  280560:	1ad32042 	lsl	w2, w2, w19
  280564:	0a220002 	bic	w2, w0, w2
  280568:	1ad32281 	lsl	w1, w20, w19
  28056c:	2a1503e0 	mov	w0, w21
  280570:	2a020021 	orr	w1, w1, w2
  280574:	97ffff40 	bl	280274 <PUT32>
  280578:	52800020 	mov	w0, #0x1                   	// #1
  28057c:	a94153f3 	ldp	x19, x20, [sp, #16]
  280580:	a9425bf5 	ldp	x21, x22, [sp, #32]
  280584:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280588:	d65f03c0 	ret
  28058c:	12800000 	mov	w0, #0xffffffff            	// #-1
  280590:	d65f03c0 	ret
  280594:	d503201f 	nop

0000000000280598 <gpio_set_input>:
  280598:	52800001 	mov	w1, #0x0                   	// #0
  28059c:	17ffffdb 	b	280508 <gpio_set_function>

00000000002805a0 <gpio_set_output>:
  2805a0:	52800021 	mov	w1, #0x1                   	// #1
  2805a4:	17ffffd9 	b	280508 <gpio_set_function>

00000000002805a8 <gpio_read>:
  2805a8:	7100d41f 	cmp	w0, #0x35
  2805ac:	54000208 	b.hi	2805ec <gpio_read+0x44>  // b.pmore
  2805b0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  2805b4:	910003fd 	mov	x29, sp
  2805b8:	f9000bf3 	str	x19, [sp, #16]
  2805bc:	2a0003f3 	mov	w19, w0
  2805c0:	528001a0 	mov	w0, #0xd                   	// #13
  2805c4:	72a1f900 	movk	w0, #0xfc8, lsl #16
  2805c8:	0b531400 	add	w0, w0, w19, lsr #5
  2805cc:	12001273 	and	w19, w19, #0x1f
  2805d0:	531e7400 	lsl	w0, w0, #2
  2805d4:	97ffff2c 	bl	280284 <GET32>
  2805d8:	1ad32400 	lsr	w0, w0, w19
  2805dc:	f9400bf3 	ldr	x19, [sp, #16]
  2805e0:	12000000 	and	w0, w0, #0x1
  2805e4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  2805e8:	d65f03c0 	ret
  2805ec:	12800000 	mov	w0, #0xffffffff            	// #-1
  2805f0:	d65f03c0 	ret
  2805f4:	d503201f 	nop

00000000002805f8 <gpio_write>:
  2805f8:	7100d41f 	cmp	w0, #0x35
  2805fc:	540005c8 	b.hi	2806b4 <gpio_write+0xbc>  // b.pmore
  280600:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  280604:	529999a2 	mov	w2, #0xcccd                	// #52429
  280608:	72b99982 	movk	w2, #0xcccc, lsl #16
  28060c:	910003fd 	mov	x29, sp
  280610:	a90153f3 	stp	x19, x20, [sp, #16]
  280614:	2a0003f4 	mov	w20, w0
  280618:	52a1f900 	mov	w0, #0xfc80000             	// #264765440
  28061c:	f90013f5 	str	x21, [sp, #32]
  280620:	2a0103f5 	mov	w21, w1
  280624:	9ba27e82 	umull	x2, w20, w2
  280628:	d363fc53 	lsr	x19, x2, #35
  28062c:	0b000260 	add	w0, w19, w0
  280630:	0b130a73 	add	w19, w19, w19, lsl #2
  280634:	531e7400 	lsl	w0, w0, #2
  280638:	97ffff13 	bl	280284 <GET32>
  28063c:	4b130693 	sub	w19, w20, w19, lsl #1
  280640:	0b130673 	add	w19, w19, w19, lsl #1
  280644:	1ad32413 	lsr	w19, w0, w19
  280648:	12000a73 	and	w19, w19, #0x7
  28064c:	7100067f 	cmp	w19, #0x1
  280650:	540002e1 	b.ne	2806ac <gpio_write+0xb4>  // b.any
  280654:	710006bf 	cmp	w21, #0x1
  280658:	54000160 	b.eq	280684 <gpio_write+0x8c>  // b.none
  28065c:	52800500 	mov	w0, #0x28                  	// #40
  280660:	2a1303e2 	mov	w2, w19
  280664:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280668:	2a1403e1 	mov	w1, w20
  28066c:	97ffff95 	bl	2804c0 <put_in_register>
  280670:	2a1303e0 	mov	w0, w19
  280674:	a94153f3 	ldp	x19, x20, [sp, #16]
  280678:	f94013f5 	ldr	x21, [sp, #32]
  28067c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280680:	d65f03c0 	ret
  280684:	52800380 	mov	w0, #0x1c                  	// #28
  280688:	2a1503e2 	mov	w2, w21
  28068c:	2a1403e1 	mov	w1, w20
  280690:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280694:	97ffff8b 	bl	2804c0 <put_in_register>
  280698:	2a1503e0 	mov	w0, w21
  28069c:	f94013f5 	ldr	x21, [sp, #32]
  2806a0:	a94153f3 	ldp	x19, x20, [sp, #16]
  2806a4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  2806a8:	d65f03c0 	ret
  2806ac:	12800000 	mov	w0, #0xffffffff            	// #-1
  2806b0:	17fffff1 	b	280674 <gpio_write+0x7c>
  2806b4:	12800000 	mov	w0, #0xffffffff            	// #-1
  2806b8:	d65f03c0 	ret
  2806bc:	d503201f 	nop

00000000002806c0 <gpio_set_on>:
  2806c0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2806c4:	2a0003e1 	mov	w1, w0
  2806c8:	52800380 	mov	w0, #0x1c                  	// #28
  2806cc:	52800022 	mov	w2, #0x1                   	// #1
  2806d0:	910003fd 	mov	x29, sp
  2806d4:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2806d8:	97ffff7a 	bl	2804c0 <put_in_register>
  2806dc:	52800020 	mov	w0, #0x1                   	// #1
  2806e0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2806e4:	d65f03c0 	ret

00000000002806e8 <gpio_set_off>:
  2806e8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2806ec:	2a0003e1 	mov	w1, w0
  2806f0:	52800500 	mov	w0, #0x28                  	// #40
  2806f4:	52800022 	mov	w2, #0x1                   	// #1
  2806f8:	910003fd 	mov	x29, sp
  2806fc:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280700:	97ffff70 	bl	2804c0 <put_in_register>
  280704:	52800020 	mov	w0, #0x1                   	// #1
  280708:	a8c17bfd 	ldp	x29, x30, [sp], #16
  28070c:	d65f03c0 	ret

0000000000280710 <gpio_set_pullupdownoff>:
  280710:	7100d41f 	cmp	w0, #0x35
  280714:	54000408 	b.hi	280794 <gpio_set_pullupdownoff+0x84>  // b.pmore
  280718:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  28071c:	910003fd 	mov	x29, sp
  280720:	a90153f3 	stp	x19, x20, [sp, #16]
  280724:	2a0003f3 	mov	w19, w0
  280728:	52801280 	mov	w0, #0x94                  	// #148
  28072c:	52800034 	mov	w20, #0x1                   	// #1
  280730:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280734:	97fffed0 	bl	280274 <PUT32>
  280738:	528015e0 	mov	w0, #0xaf                  	// #175
  28073c:	97fffedb 	bl	2802a8 <CYCLE_DELAY>
  280740:	528004c0 	mov	w0, #0x26                  	// #38
  280744:	12001261 	and	w1, w19, #0x1f
  280748:	72a1f900 	movk	w0, #0xfc8, lsl #16
  28074c:	0b531413 	add	w19, w0, w19, lsr #5
  280750:	1ac12281 	lsl	w1, w20, w1
  280754:	531e7673 	lsl	w19, w19, #2
  280758:	2a1303e0 	mov	w0, w19
  28075c:	97fffec6 	bl	280274 <PUT32>
  280760:	528015e0 	mov	w0, #0xaf                  	// #175
  280764:	97fffed1 	bl	2802a8 <CYCLE_DELAY>
  280768:	52801280 	mov	w0, #0x94                  	// #148
  28076c:	52800001 	mov	w1, #0x0                   	// #0
  280770:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280774:	97fffec0 	bl	280274 <PUT32>
  280778:	2a1303e0 	mov	w0, w19
  28077c:	52800001 	mov	w1, #0x0                   	// #0
  280780:	97fffebd 	bl	280274 <PUT32>
  280784:	2a1403e0 	mov	w0, w20
  280788:	a94153f3 	ldp	x19, x20, [sp, #16]
  28078c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280790:	d65f03c0 	ret
  280794:	12800000 	mov	w0, #0xffffffff            	// #-1
  280798:	d65f03c0 	ret
  28079c:	d503201f 	nop

00000000002807a0 <gpio_set_pullup>:
  2807a0:	52800041 	mov	w1, #0x2                   	// #2
  2807a4:	17ffffdb 	b	280710 <gpio_set_pullupdownoff>

00000000002807a8 <gpio_set_pulldown>:
  2807a8:	52800021 	mov	w1, #0x1                   	// #1
  2807ac:	17ffffd9 	b	280710 <gpio_set_pullupdownoff>

00000000002807b0 <gpio_pud_off>:
  2807b0:	52800001 	mov	w1, #0x0                   	// #0
  2807b4:	17ffffd7 	b	280710 <gpio_set_pullupdownoff>

00000000002807b8 <gpio_event_rising_edge_sync>:
  2807b8:	7100d41f 	cmp	w0, #0x35
  2807bc:	54000168 	b.hi	2807e8 <gpio_event_rising_edge_sync+0x30>  // b.pmore
  2807c0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2807c4:	2a0103e2 	mov	w2, w1
  2807c8:	2a0003e1 	mov	w1, w0
  2807cc:	52800980 	mov	w0, #0x4c                  	// #76
  2807d0:	910003fd 	mov	x29, sp
  2807d4:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2807d8:	97ffff3a 	bl	2804c0 <put_in_register>
  2807dc:	52800020 	mov	w0, #0x1                   	// #1
  2807e0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2807e4:	d65f03c0 	ret
  2807e8:	12800000 	mov	w0, #0xffffffff            	// #-1
  2807ec:	d65f03c0 	ret

00000000002807f0 <gpio_event_falling_edge_sync>:
  2807f0:	7100d41f 	cmp	w0, #0x35
  2807f4:	54000168 	b.hi	280820 <gpio_event_falling_edge_sync+0x30>  // b.pmore
  2807f8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2807fc:	2a0103e2 	mov	w2, w1
  280800:	2a0003e1 	mov	w1, w0
  280804:	52800b00 	mov	w0, #0x58                  	// #88
  280808:	910003fd 	mov	x29, sp
  28080c:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280810:	97ffff2c 	bl	2804c0 <put_in_register>
  280814:	52800020 	mov	w0, #0x1                   	// #1
  280818:	a8c17bfd 	ldp	x29, x30, [sp], #16
  28081c:	d65f03c0 	ret
  280820:	12800000 	mov	w0, #0xffffffff            	// #-1
  280824:	d65f03c0 	ret

0000000000280828 <gpio_event_rising_edge_async>:
  280828:	7100d41f 	cmp	w0, #0x35
  28082c:	54000168 	b.hi	280858 <gpio_event_rising_edge_async+0x30>  // b.pmore
  280830:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  280834:	2a0103e2 	mov	w2, w1
  280838:	2a0003e1 	mov	w1, w0
  28083c:	52800f80 	mov	w0, #0x7c                  	// #124
  280840:	910003fd 	mov	x29, sp
  280844:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280848:	97ffff1e 	bl	2804c0 <put_in_register>
  28084c:	52800020 	mov	w0, #0x1                   	// #1
  280850:	a8c17bfd 	ldp	x29, x30, [sp], #16
  280854:	d65f03c0 	ret
  280858:	12800000 	mov	w0, #0xffffffff            	// #-1
  28085c:	d65f03c0 	ret

0000000000280860 <gpio_event_falling_edge_async>:
  280860:	7100d41f 	cmp	w0, #0x35
  280864:	54000168 	b.hi	280890 <gpio_event_falling_edge_async+0x30>  // b.pmore
  280868:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  28086c:	2a0103e2 	mov	w2, w1
  280870:	2a0003e1 	mov	w1, w0
  280874:	52801100 	mov	w0, #0x88                  	// #136
  280878:	910003fd 	mov	x29, sp
  28087c:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280880:	97ffff10 	bl	2804c0 <put_in_register>
  280884:	52800020 	mov	w0, #0x1                   	// #1
  280888:	a8c17bfd 	ldp	x29, x30, [sp], #16
  28088c:	d65f03c0 	ret
  280890:	12800000 	mov	w0, #0xffffffff            	// #-1
  280894:	d65f03c0 	ret

0000000000280898 <gpio_event_highlevel>:
  280898:	7100d41f 	cmp	w0, #0x35
  28089c:	54000168 	b.hi	2808c8 <gpio_event_highlevel+0x30>  // b.pmore
  2808a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2808a4:	2a0103e2 	mov	w2, w1
  2808a8:	2a0003e1 	mov	w1, w0
  2808ac:	52800c80 	mov	w0, #0x64                  	// #100
  2808b0:	910003fd 	mov	x29, sp
  2808b4:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2808b8:	97ffff02 	bl	2804c0 <put_in_register>
  2808bc:	52800020 	mov	w0, #0x1                   	// #1
  2808c0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2808c4:	d65f03c0 	ret
  2808c8:	12800000 	mov	w0, #0xffffffff            	// #-1
  2808cc:	d65f03c0 	ret

00000000002808d0 <gpio_event_lowlevel>:
  2808d0:	17ffffba 	b	2807b8 <gpio_event_rising_edge_sync>
  2808d4:	d503201f 	nop

00000000002808d8 <gpio_event_detected>:
  2808d8:	7100d41f 	cmp	w0, #0x35
  2808dc:	54000208 	b.hi	28091c <gpio_event_detected+0x44>  // b.pmore
  2808e0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  2808e4:	910003fd 	mov	x29, sp
  2808e8:	f9000bf3 	str	x19, [sp, #16]
  2808ec:	2a0003f3 	mov	w19, w0
  2808f0:	52800200 	mov	w0, #0x10                  	// #16
  2808f4:	72a1f900 	movk	w0, #0xfc8, lsl #16
  2808f8:	0b531400 	add	w0, w0, w19, lsr #5
  2808fc:	12001273 	and	w19, w19, #0x1f
  280900:	531e7400 	lsl	w0, w0, #2
  280904:	97fffe60 	bl	280284 <GET32>
  280908:	1ad32400 	lsr	w0, w0, w19
  28090c:	f9400bf3 	ldr	x19, [sp, #16]
  280910:	12000000 	and	w0, w0, #0x1
  280914:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280918:	d65f03c0 	ret
  28091c:	12800000 	mov	w0, #0xffffffff            	// #-1
  280920:	d65f03c0 	ret
  280924:	d503201f 	nop

0000000000280928 <gpio_event_clear>:
  280928:	7100d41f 	cmp	w0, #0x35
  28092c:	54000168 	b.hi	280958 <gpio_event_clear+0x30>  // b.pmore
  280930:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  280934:	2a0003e1 	mov	w1, w0
  280938:	52800800 	mov	w0, #0x40                  	// #64
  28093c:	52800022 	mov	w2, #0x1                   	// #1
  280940:	910003fd 	mov	x29, sp
  280944:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280948:	97fffede 	bl	2804c0 <put_in_register>
  28094c:	52800020 	mov	w0, #0x1                   	// #1
  280950:	a8c17bfd 	ldp	x29, x30, [sp], #16
  280954:	d65f03c0 	ret
  280958:	12800000 	mov	w0, #0xffffffff            	// #-1
  28095c:	d65f03c0 	ret

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	3a434347 	ccmn	w26, w3, #0x7, mi  // mi = first
   4:	694c2820 	ldpsw	x0, x10, [x1, #96]
   8:	6f72616e 	umlsl2	v14.4s, v11.8h, v2.h[3]
   c:	43434720 	.inst	0x43434720 ; undefined
  10:	322e3720 	orr	w0, w25, #0xfffc0000
  14:	3130322d 	adds	w13, w17, #0xc0c
  18:	31312e37 	adds	w23, w17, #0xc4b
  1c:	2e372029 	usubl	v9.8h, v1.8b, v23.8b
  20:	20312e32 	.inst	0x20312e32 ; undefined
  24:	37313032 	tbnz	w18, #6, 2628 <_start-0x7d9d8>
  28:	31313031 	adds	w17, w1, #0xc4c
	...
