INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/Carre_24bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Carre_24bits_tb'
