--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml microprocessor_top.twx microprocessor_top.ncd -o
microprocessor_top.twr microprocessor_top.pcf -ucf microprocessor_top.ucf

Design file:              microprocessor_top.ncd
Physical constraint file: microprocessor_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
i_rst       |    3.956(R)|   -1.475(R)|i_clk_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock i_clk to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
o_fpga_mux_data<0>|    9.974(R)|i_clk_BUFGP       |   0.000|
o_fpga_mux_data<1>|    9.865(R)|i_clk_BUFGP       |   0.000|
o_fpga_mux_data<2>|   16.699(R)|i_clk_BUFGP       |   0.000|
o_fpga_mux_data<3>|   16.930(R)|i_clk_BUFGP       |   0.000|
o_valid_result    |    8.258(R)|i_clk_BUFGP       |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |   10.585|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
i_fpga_mux_sel |o_fpga_mux_data<0>|    9.684|
i_fpga_mux_sel |o_fpga_mux_data<1>|    9.725|
i_fpga_mux_sel |o_fpga_mux_data<2>|    9.535|
i_fpga_mux_sel |o_fpga_mux_data<3>|    9.046|
---------------+------------------+---------+


Analysis completed Tue Mar 26 13:38:27 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4526 MB



