
*** Running vitis_hls
    with args -f krnl_vadd.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis/2020.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'centos' on host 'ip-172-31-58-45.ec2.internal' (Linux_x86_64 version 3.10.0-1127.10.1.el7.x86_64) on Thu Jan 14 19:48:36 UTC 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.7.1908 (Core)"
INFO: [HLS 200-10] In directory '/home/centos/workspace/vector_add_lab_xilinx/Emulation-HW/binary_container_1.build/krnl_vadd/krnl_vadd'
Sourcing Tcl script 'krnl_vadd.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/centos/workspace/vector_add_lab_xilinx/Emulation-HW/binary_container_1.build/krnl_vadd/krnl_vadd/krnl_vadd'.
INFO: [HLS 200-10] Adding design file '/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/centos/workspace/vector_add_lab_xilinx/Emulation-HW/binary_container_1.build/krnl_vadd/krnl_vadd/krnl_vadd/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
INFO: [HLS 200-10] Analyzing design file '/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
INFO: [HLS 214-115] Burst read of variable length and bit width 32 has been inferred on port 'gmem' (/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64:16)
INFO: [HLS 214-115] Burst read of variable length and bit width 32 has been inferred on port 'gmem' (/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71:22)
INFO: [HLS 214-115] Burst write of variable length and bit width 32 has been inferred on port 'gmem' (/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71:22)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 104018 ; free virtual = 137045
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 104018 ; free virtual = 137045
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 104017 ; free virtual = 137044
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 104017 ; free virtual = 137044
INFO: [XFORM 203-510] Pipelining loop 'read1' (/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:64) in function 'krnl_vadd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'vadd_writeC' (/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:71) in function 'krnl_vadd' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 104001 ; free virtual = 137027
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_1' (/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57:40) in function 'krnl_vadd' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'v1_buffer' (/home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:66:15)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 104000 ; free virtual = 137027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_vadd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'vadd_writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (3.086ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'krnl_vadd' consists of the following:	'phi' operation ('indvar', /home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57) with incoming values : ('add_ln57', /home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:57) [30]  (0 ns)
	'shl' operation ('shl_ln61', /home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61) [42]  (0 ns)
	'sub' operation ('sub_ln61', /home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61) [43]  (0.88 ns)
	'icmp' operation ('icmp_ln61', /home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61) [44]  (0.859 ns)
	'select' operation ('select_ln61', /home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61) [45]  (0 ns)
	'sub' operation ('sub_ln61_1', /home/centos/workspace/vector_add_lab_xilinx/src/krnl_vadd.cpp:61) [47]  (0.88 ns)
	blocking operation 0.467 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.89 seconds; current allocated memory: 105.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 107.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_vadd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_vadd/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_vadd/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_vadd/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_vadd/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_vadd' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r', 'size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_vadd'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 110.140 MB.
INFO: [RTMG 210-278] Implementing memory 'krnl_vadd_v1_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 103992 ; free virtual = 137023
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_vadd.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_vadd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 324.04 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 19:49:00 2021...
INFO: [HLS 200-802] Generated output file krnl_vadd/solution/impl/export.zip
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 24.87 seconds; peak allocated memory: 110.140 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jan 14 19:49:00 2021...
