
########################################################################
#      Date:           Thu 30 Mar 2023 02:17:22 PM PDT
#    Job ID:           2267995.v-qsvr-1.aidevcloud
#      User:           u177951
# Resources:           cput=75:00:00,neednodes=1:fpga_compile:ppn=2,nodes=1:fpga_compile:ppn=2,walltime=00:10:00
########################################################################

sourcing /opt/intel/inteloneapi/setvars.sh
 
:: WARNING: setvars.sh has already been run. Skipping re-execution.
   To force a re-execution of setvars.sh, use the '--force' option.
   Using '--force' can result in excessive use of your environment variables.
  
usage: source setvars.sh [--force] [--config=file] [--help] [...]
  --force        Force setvars.sh to re-run, doing so may overload environment.
  --config=file  Customize env vars using a setvars.sh configuration file.
  --help         Display this help message and exit.
  ...            Additional args are passed to individual env/vars.sh scripts
                 and should follow this script's arguments.
  
  Some POSIX shells do not accept command-line options. In that case, you can pass
  command-line options via the SETVARS_ARGS environment variable. For example:
  
  $ SETVARS_ARGS="ia32 --config=config.txt" ; export SETVARS_ARGS
  $ . path/to/setvars.sh
  
  The SETVARS_ARGS environment variable is cleared on exiting setvars.sh.
  
fpga_crossgen -v -fPIC lib/lib_sycl.cpp --source sycl --target sycl -o lib/lib_sycl.o
Creating SYCL Library object from lib/lib_sycl.cpp for lib/lib_sycl.o
fpga_libtool -v lib/lib_sycl.o --target sycl --create lib/lib_sycl.a
fpga_crossgen -v -fPIC lib/lib_rtl_spec.xml --emulation_model lib/lib_rtl_model.cpp --target sycl -o lib/lib_rtl.o
Creating SYCL Library object from lib/lib_rtl_spec.xml for lib/lib_rtl.o
Packaging RTL described by lib/lib_rtl_spec.xml into OpenCL Library object lib/lib_rtl.tmp.aoco for SYCL emulation model
Creating Emulation model from lib/lib_rtl_spec.xml and packaging it into OpenCL Library object lib/lib_rtl.tmp.aoco
fpga_crossgen -v -fPIC lib/lib_rtl_spec_add.xml --emulation_model lib/lib_rtl_model_add.cpp --target sycl -o lib/lib_rtl_add.o
Creating SYCL Library object from lib/lib_rtl_spec_add.xml for lib/lib_rtl_add.o
Packaging RTL described by lib/lib_rtl_spec_add.xml into OpenCL Library object lib/lib_rtl_add.tmp.aoco for SYCL emulation model
Creating Emulation model from lib/lib_rtl_spec_add.xml and packaging it into OpenCL Library object lib/lib_rtl_add.tmp.aoco
fpga_libtool -v lib/lib_rtl.o lib/lib_rtl_add.o --target sycl --create lib/lib_rtl.a

########################################################################
# End of output for job 2267995.v-qsvr-1.aidevcloud
# Date: Thu 30 Mar 2023 02:17:40 PM PDT
########################################################################

