-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    10.5c/896140 Production Release
--  HLS Date:       Sun Sep  6 22:45:38 PDT 2020
-- 
--  Generated by:   yl7897@newnano.poly.edu
--  Generated date: Mon Sep 13 19:31:44 2021
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_69_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_69_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_69_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_69_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_68_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_68_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_68_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_68_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_67_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_67_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_67_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_67_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_66_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_66_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_66_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_66_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_65_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_65_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_65_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_65_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_64_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_64_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_64_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_64_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_63_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_63_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_63_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_63_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_62_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_62_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_62_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_62_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_61_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_61_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_61_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_61_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_60_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_60_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_60_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_60_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_59_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_59_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_59_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_59_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_58_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_58_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_58_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_58_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_57_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_57_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_57_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_57_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_56_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_56_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_56_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_56_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_55_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_55_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_55_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_55_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_54_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_54_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_54_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_54_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_53_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_53_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_53_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_53_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_52_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_52_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_52_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_52_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_51_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_51_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_51_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_51_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_50_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_50_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_50_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_50_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_49_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_49_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_49_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_49_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_48_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_48_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_48_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_48_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_47_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_47_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_47_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_47_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_46_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_46_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_46_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_46_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_45_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_45_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_45_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_45_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_44_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_44_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_44_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_44_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_43_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_43_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_43_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_43_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_42_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_42_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_42_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_42_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_41_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_41_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_41_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_41_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_40_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_40_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_40_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_40_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_39_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_39_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_39_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_39_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_38_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_38_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
    qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_38_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_38_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qb_d <= qb;
  adrb <= (adrb_d);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_37_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_37_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_37_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_37_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_36_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_36_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_36_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_36_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_35_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_35_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_35_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_35_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_34_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_34_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_34_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_34_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_33_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_33_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_33_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_33_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_32_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_32_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_32_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_32_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_31_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_31_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_31_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_31_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_30_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_30_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_30_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_30_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_29_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_29_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_29_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_29_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_28_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_28_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_28_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_28_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_27_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_27_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_27_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_27_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_26_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_26_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_26_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_26_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_25_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_25_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_25_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_25_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_24_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_24_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_24_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_24_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_23_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_23_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_23_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_23_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_22_6_32_64_64_32_1_gen
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_22_6_32_64_64_32_1_gen
    IS
  PORT(
    qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    web : OUT STD_LOGIC;
    db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    wea : OUT STD_LOGIC;
    da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clka : IN STD_LOGIC;
    clka_en : IN STD_LOGIC;
    da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_22_6_32_64_64_32_1_gen;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_22_6_32_64_64_32_1_gen
    IS
  -- Default Constants

BEGIN
  qa_d(63 DOWNTO 32) <= qb;
  web <= (rwA_rw_ram_ir_internal_WMASK_B_d(1));
  db <= (da_d(63 DOWNTO 32));
  adrb <= (adra_d(11 DOWNTO 6));
  qa_d(31 DOWNTO 0) <= qa;
  wea <= (rwA_rw_ram_ir_internal_WMASK_B_d(0));
  da <= (da_d(31 DOWNTO 0));
  adra <= (adra_d(5 DOWNTO 0));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_core_fsm
--  FSM Module
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_core_fsm IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    complete_rsci_wen_comp : IN STD_LOGIC;
    fsm_output : OUT STD_LOGIC_VECTOR (21 DOWNTO 0);
    main_C_0_tr0 : IN STD_LOGIC;
    VEC_LOOP_C_11_tr0 : IN STD_LOGIC;
    COMP_LOOP_C_4_tr0 : IN STD_LOGIC;
    STAGE_LOOP_C_1_tr0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_core_fsm;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_core_fsm IS
  -- Default Constants

  -- FSM State Type Declaration for inPlaceNTT_DIF_precomp_core_core_fsm_1
  TYPE inPlaceNTT_DIF_precomp_core_core_fsm_1_ST IS (main_C_0, STAGE_LOOP_C_0, COMP_LOOP_C_0,
      COMP_LOOP_C_1, COMP_LOOP_C_2, COMP_LOOP_C_3, VEC_LOOP_C_0, VEC_LOOP_C_1, VEC_LOOP_C_2,
      VEC_LOOP_C_3, VEC_LOOP_C_4, VEC_LOOP_C_5, VEC_LOOP_C_6, VEC_LOOP_C_7, VEC_LOOP_C_8,
      VEC_LOOP_C_9, VEC_LOOP_C_10, VEC_LOOP_C_11, COMP_LOOP_C_4, STAGE_LOOP_C_1,
      main_C_1, main_C_2);

  SIGNAL state_var : inPlaceNTT_DIF_precomp_core_core_fsm_1_ST;
  SIGNAL state_var_NS : inPlaceNTT_DIF_precomp_core_core_fsm_1_ST;

BEGIN
  inPlaceNTT_DIF_precomp_core_core_fsm_1 : PROCESS (main_C_0_tr0, VEC_LOOP_C_11_tr0,
      COMP_LOOP_C_4_tr0, STAGE_LOOP_C_1_tr0, state_var)
  BEGIN
    CASE state_var IS
      WHEN STAGE_LOOP_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000000000010");
        state_var_NS <= COMP_LOOP_C_0;
      WHEN COMP_LOOP_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000000000100");
        state_var_NS <= COMP_LOOP_C_1;
      WHEN COMP_LOOP_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000000001000");
        state_var_NS <= COMP_LOOP_C_2;
      WHEN COMP_LOOP_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000000010000");
        state_var_NS <= COMP_LOOP_C_3;
      WHEN COMP_LOOP_C_3 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000000100000");
        state_var_NS <= VEC_LOOP_C_0;
      WHEN VEC_LOOP_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000001000000");
        state_var_NS <= VEC_LOOP_C_1;
      WHEN VEC_LOOP_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000010000000");
        state_var_NS <= VEC_LOOP_C_2;
      WHEN VEC_LOOP_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000100000000");
        state_var_NS <= VEC_LOOP_C_3;
      WHEN VEC_LOOP_C_3 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000001000000000");
        state_var_NS <= VEC_LOOP_C_4;
      WHEN VEC_LOOP_C_4 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000010000000000");
        state_var_NS <= VEC_LOOP_C_5;
      WHEN VEC_LOOP_C_5 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000100000000000");
        state_var_NS <= VEC_LOOP_C_6;
      WHEN VEC_LOOP_C_6 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000001000000000000");
        state_var_NS <= VEC_LOOP_C_7;
      WHEN VEC_LOOP_C_7 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000010000000000000");
        state_var_NS <= VEC_LOOP_C_8;
      WHEN VEC_LOOP_C_8 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000100000000000000");
        state_var_NS <= VEC_LOOP_C_9;
      WHEN VEC_LOOP_C_9 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000001000000000000000");
        state_var_NS <= VEC_LOOP_C_10;
      WHEN VEC_LOOP_C_10 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000010000000000000000");
        state_var_NS <= VEC_LOOP_C_11;
      WHEN VEC_LOOP_C_11 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000100000000000000000");
        IF ( VEC_LOOP_C_11_tr0 = '1' ) THEN
          state_var_NS <= COMP_LOOP_C_4;
        ELSE
          state_var_NS <= VEC_LOOP_C_0;
        END IF;
      WHEN COMP_LOOP_C_4 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0001000000000000000000");
        IF ( COMP_LOOP_C_4_tr0 = '1' ) THEN
          state_var_NS <= STAGE_LOOP_C_1;
        ELSE
          state_var_NS <= COMP_LOOP_C_0;
        END IF;
      WHEN STAGE_LOOP_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0010000000000000000000");
        IF ( STAGE_LOOP_C_1_tr0 = '1' ) THEN
          state_var_NS <= main_C_1;
        ELSE
          state_var_NS <= STAGE_LOOP_C_0;
        END IF;
      WHEN main_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "0100000000000000000000");
        state_var_NS <= main_C_2;
      WHEN main_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "1000000000000000000000");
        state_var_NS <= main_C_0;
      -- main_C_0
      WHEN OTHERS =>
        fsm_output <= STD_LOGIC_VECTOR'( "0000000000000000000001");
        IF ( main_C_0_tr0 = '1' ) THEN
          state_var_NS <= main_C_1;
        ELSE
          state_var_NS <= STAGE_LOOP_C_0;
        END IF;
    END CASE;
  END PROCESS inPlaceNTT_DIF_precomp_core_core_fsm_1;

  inPlaceNTT_DIF_precomp_core_core_fsm_1_REG : PROCESS (clk)
  BEGIN
    IF clk'event AND ( clk = '1' ) THEN
      IF ( rst = '1' ) THEN
        state_var <= main_C_0;
      ELSE
        IF ( complete_rsci_wen_comp = '1' ) THEN
          state_var <= state_var_NS;
        END IF;
      END IF;
    END IF;
  END PROCESS inPlaceNTT_DIF_precomp_core_core_fsm_1_REG;

END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_staller
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_staller IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    core_wten : OUT STD_LOGIC;
    complete_rsci_wen_comp : IN STD_LOGIC;
    core_wten_pff : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_staller;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_staller IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL core_wten_reg : STD_LOGIC;

BEGIN
  core_wten <= core_wten_reg;
  core_wten_pff <= NOT complete_rsci_wen_comp;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        core_wten_reg <= '0';
      ELSE
        core_wten_reg <= NOT complete_rsci_wen_comp;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_twiddle_h_rsc_triosy_0_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_twiddle_h_rsc_triosy_0_0_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_0_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_twiddle_h_rsc_triosy_0_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_twiddle_h_rsc_triosy_0_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_0_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_0_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_twiddle_h_rsc_triosy_0_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_twiddle_h_rsc_triosy_0_1_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_1_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_twiddle_h_rsc_triosy_0_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_twiddle_h_rsc_triosy_0_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_1_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_1_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_twiddle_h_rsc_triosy_0_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_twiddle_h_rsc_triosy_0_2_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_2_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_twiddle_h_rsc_triosy_0_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_twiddle_h_rsc_triosy_0_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_2_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_2_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_twiddle_h_rsc_triosy_0_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_twiddle_h_rsc_triosy_0_3_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_3_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_twiddle_h_rsc_triosy_0_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_twiddle_h_rsc_triosy_0_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_3_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_3_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_twiddle_h_rsc_triosy_0_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_twiddle_h_rsc_triosy_0_4_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_4_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_twiddle_h_rsc_triosy_0_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_twiddle_h_rsc_triosy_0_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_4_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_4_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_twiddle_h_rsc_triosy_0_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_twiddle_h_rsc_triosy_0_5_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_5_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_twiddle_h_rsc_triosy_0_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_twiddle_h_rsc_triosy_0_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_5_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_5_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_twiddle_h_rsc_triosy_0_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_twiddle_h_rsc_triosy_0_6_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_6_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_twiddle_h_rsc_triosy_0_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_twiddle_h_rsc_triosy_0_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_6_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_6_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_twiddle_h_rsc_triosy_0_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_twiddle_h_rsc_triosy_0_7_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_7_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_twiddle_h_rsc_triosy_0_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_twiddle_h_rsc_triosy_0_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_0_7_obj_ld_core_sct <= twiddle_h_rsc_triosy_0_7_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_twiddle_h_rsc_triosy_1_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_twiddle_h_rsc_triosy_1_0_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_0_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_twiddle_h_rsc_triosy_1_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_twiddle_h_rsc_triosy_1_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_0_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_0_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_twiddle_h_rsc_triosy_1_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_twiddle_h_rsc_triosy_1_1_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_1_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_twiddle_h_rsc_triosy_1_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_twiddle_h_rsc_triosy_1_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_1_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_1_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_twiddle_h_rsc_triosy_1_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_twiddle_h_rsc_triosy_1_2_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_2_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_twiddle_h_rsc_triosy_1_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_twiddle_h_rsc_triosy_1_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_2_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_2_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_twiddle_h_rsc_triosy_1_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_twiddle_h_rsc_triosy_1_3_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_3_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_twiddle_h_rsc_triosy_1_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_twiddle_h_rsc_triosy_1_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_3_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_3_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_twiddle_h_rsc_triosy_1_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_twiddle_h_rsc_triosy_1_4_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_4_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_twiddle_h_rsc_triosy_1_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_twiddle_h_rsc_triosy_1_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_4_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_4_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_twiddle_h_rsc_triosy_1_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_twiddle_h_rsc_triosy_1_5_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_5_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_twiddle_h_rsc_triosy_1_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_twiddle_h_rsc_triosy_1_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_5_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_5_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_twiddle_h_rsc_triosy_1_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_twiddle_h_rsc_triosy_1_6_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_6_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_twiddle_h_rsc_triosy_1_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_twiddle_h_rsc_triosy_1_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_6_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_6_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_twiddle_h_rsc_triosy_1_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_twiddle_h_rsc_triosy_1_7_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_7_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_twiddle_h_rsc_triosy_1_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_twiddle_h_rsc_triosy_1_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_triosy_1_7_obj_ld_core_sct <= twiddle_h_rsc_triosy_1_7_obj_iswt0
      AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_twiddle_rsc_triosy_0_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_twiddle_rsc_triosy_0_0_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_0_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_twiddle_rsc_triosy_0_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_twiddle_rsc_triosy_0_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_0_obj_ld_core_sct <= twiddle_rsc_triosy_0_0_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_twiddle_rsc_triosy_0_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_twiddle_rsc_triosy_0_1_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_1_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_twiddle_rsc_triosy_0_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_twiddle_rsc_triosy_0_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_1_obj_ld_core_sct <= twiddle_rsc_triosy_0_1_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_twiddle_rsc_triosy_0_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_twiddle_rsc_triosy_0_2_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_2_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_twiddle_rsc_triosy_0_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_twiddle_rsc_triosy_0_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_2_obj_ld_core_sct <= twiddle_rsc_triosy_0_2_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_twiddle_rsc_triosy_0_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_twiddle_rsc_triosy_0_3_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_3_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_twiddle_rsc_triosy_0_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_twiddle_rsc_triosy_0_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_3_obj_ld_core_sct <= twiddle_rsc_triosy_0_3_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_twiddle_rsc_triosy_0_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_twiddle_rsc_triosy_0_4_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_4_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_twiddle_rsc_triosy_0_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_twiddle_rsc_triosy_0_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_4_obj_ld_core_sct <= twiddle_rsc_triosy_0_4_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_twiddle_rsc_triosy_0_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_twiddle_rsc_triosy_0_5_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_5_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_twiddle_rsc_triosy_0_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_twiddle_rsc_triosy_0_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_5_obj_ld_core_sct <= twiddle_rsc_triosy_0_5_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_twiddle_rsc_triosy_0_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_twiddle_rsc_triosy_0_6_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_6_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_twiddle_rsc_triosy_0_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_twiddle_rsc_triosy_0_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_6_obj_ld_core_sct <= twiddle_rsc_triosy_0_6_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_twiddle_rsc_triosy_0_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_twiddle_rsc_triosy_0_7_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_0_7_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_twiddle_rsc_triosy_0_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_twiddle_rsc_triosy_0_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_0_7_obj_ld_core_sct <= twiddle_rsc_triosy_0_7_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_twiddle_rsc_triosy_1_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_twiddle_rsc_triosy_1_0_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_0_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_twiddle_rsc_triosy_1_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_twiddle_rsc_triosy_1_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_0_obj_ld_core_sct <= twiddle_rsc_triosy_1_0_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_twiddle_rsc_triosy_1_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_twiddle_rsc_triosy_1_1_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_1_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_twiddle_rsc_triosy_1_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_twiddle_rsc_triosy_1_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_1_obj_ld_core_sct <= twiddle_rsc_triosy_1_1_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_twiddle_rsc_triosy_1_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_twiddle_rsc_triosy_1_2_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_2_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_twiddle_rsc_triosy_1_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_twiddle_rsc_triosy_1_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_2_obj_ld_core_sct <= twiddle_rsc_triosy_1_2_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_twiddle_rsc_triosy_1_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_twiddle_rsc_triosy_1_3_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_3_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_twiddle_rsc_triosy_1_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_twiddle_rsc_triosy_1_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_3_obj_ld_core_sct <= twiddle_rsc_triosy_1_3_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_twiddle_rsc_triosy_1_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_twiddle_rsc_triosy_1_4_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_4_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_twiddle_rsc_triosy_1_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_twiddle_rsc_triosy_1_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_4_obj_ld_core_sct <= twiddle_rsc_triosy_1_4_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_twiddle_rsc_triosy_1_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_twiddle_rsc_triosy_1_5_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_5_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_twiddle_rsc_triosy_1_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_twiddle_rsc_triosy_1_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_5_obj_ld_core_sct <= twiddle_rsc_triosy_1_5_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_twiddle_rsc_triosy_1_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_twiddle_rsc_triosy_1_6_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_6_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_twiddle_rsc_triosy_1_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_twiddle_rsc_triosy_1_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_6_obj_ld_core_sct <= twiddle_rsc_triosy_1_6_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_twiddle_rsc_triosy_1_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_twiddle_rsc_triosy_1_7_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC;
    twiddle_rsc_triosy_1_7_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_twiddle_rsc_triosy_1_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_twiddle_rsc_triosy_1_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_triosy_1_7_obj_ld_core_sct <= twiddle_rsc_triosy_1_7_obj_iswt0 AND
      (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl IS
  PORT(
    core_wten : IN STD_LOGIC;
    r_rsc_triosy_obj_iswt0 : IN STD_LOGIC;
    r_rsc_triosy_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl
    IS
  -- Default Constants

BEGIN
  r_rsc_triosy_obj_ld_core_sct <= r_rsc_triosy_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl IS
  PORT(
    core_wten : IN STD_LOGIC;
    p_rsc_triosy_obj_iswt0 : IN STD_LOGIC;
    p_rsc_triosy_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl
    IS
  -- Default Constants

BEGIN
  p_rsc_triosy_obj_ld_core_sct <= p_rsc_triosy_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_vec_rsc_triosy_0_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_vec_rsc_triosy_0_0_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_0_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_vec_rsc_triosy_0_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_vec_rsc_triosy_0_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_0_obj_ld_core_sct <= vec_rsc_triosy_0_0_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_vec_rsc_triosy_0_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_vec_rsc_triosy_0_1_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_1_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_vec_rsc_triosy_0_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_vec_rsc_triosy_0_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_1_obj_ld_core_sct <= vec_rsc_triosy_0_1_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_vec_rsc_triosy_0_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_vec_rsc_triosy_0_2_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_2_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_vec_rsc_triosy_0_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_vec_rsc_triosy_0_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_2_obj_ld_core_sct <= vec_rsc_triosy_0_2_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_vec_rsc_triosy_0_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_vec_rsc_triosy_0_3_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_3_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_vec_rsc_triosy_0_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_vec_rsc_triosy_0_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_3_obj_ld_core_sct <= vec_rsc_triosy_0_3_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_vec_rsc_triosy_0_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_vec_rsc_triosy_0_4_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_4_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_vec_rsc_triosy_0_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_vec_rsc_triosy_0_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_4_obj_ld_core_sct <= vec_rsc_triosy_0_4_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_vec_rsc_triosy_0_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_vec_rsc_triosy_0_5_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_5_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_vec_rsc_triosy_0_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_vec_rsc_triosy_0_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_5_obj_ld_core_sct <= vec_rsc_triosy_0_5_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_vec_rsc_triosy_0_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_vec_rsc_triosy_0_6_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_6_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_vec_rsc_triosy_0_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_vec_rsc_triosy_0_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_6_obj_ld_core_sct <= vec_rsc_triosy_0_6_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_vec_rsc_triosy_0_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_vec_rsc_triosy_0_7_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_0_7_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_vec_rsc_triosy_0_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_vec_rsc_triosy_0_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_0_7_obj_ld_core_sct <= vec_rsc_triosy_0_7_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_vec_rsc_triosy_1_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_vec_rsc_triosy_1_0_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_0_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_vec_rsc_triosy_1_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_vec_rsc_triosy_1_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_0_obj_ld_core_sct <= vec_rsc_triosy_1_0_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_vec_rsc_triosy_1_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_vec_rsc_triosy_1_1_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_1_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_vec_rsc_triosy_1_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_vec_rsc_triosy_1_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_1_obj_ld_core_sct <= vec_rsc_triosy_1_1_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_vec_rsc_triosy_1_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_vec_rsc_triosy_1_2_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_2_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_vec_rsc_triosy_1_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_vec_rsc_triosy_1_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_2_obj_ld_core_sct <= vec_rsc_triosy_1_2_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_vec_rsc_triosy_1_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_vec_rsc_triosy_1_3_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_3_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_vec_rsc_triosy_1_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_vec_rsc_triosy_1_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_3_obj_ld_core_sct <= vec_rsc_triosy_1_3_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_vec_rsc_triosy_1_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_vec_rsc_triosy_1_4_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_4_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_vec_rsc_triosy_1_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_vec_rsc_triosy_1_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_4_obj_ld_core_sct <= vec_rsc_triosy_1_4_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_vec_rsc_triosy_1_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_vec_rsc_triosy_1_5_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_5_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_vec_rsc_triosy_1_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_vec_rsc_triosy_1_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_5_obj_ld_core_sct <= vec_rsc_triosy_1_5_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_vec_rsc_triosy_1_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_vec_rsc_triosy_1_6_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_6_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_vec_rsc_triosy_1_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_vec_rsc_triosy_1_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_6_obj_ld_core_sct <= vec_rsc_triosy_1_6_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_vec_rsc_triosy_1_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_vec_rsc_triosy_1_7_wait_ctrl
    IS
  PORT(
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC;
    vec_rsc_triosy_1_7_obj_ld_core_sct : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_vec_rsc_triosy_1_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_vec_rsc_triosy_1_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  vec_rsc_triosy_1_7_obj_ld_core_sct <= vec_rsc_triosy_1_7_obj_iswt0 AND (NOT core_wten);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_7_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_7_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_7_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_7_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_7_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_7_i_qb_d, twiddle_h_rsc_1_7_i_qb_d_bfwt,
      twiddle_h_rsc_1_7_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_7_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_7_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_7_i_bcwt OR twiddle_h_rsc_1_7_i_biwt))
            OR twiddle_h_rsc_1_7_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_7_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_7_i_qb_d_bfwt <= twiddle_h_rsc_1_7_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_7_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_7_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_7_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_7_i_bdwt <= twiddle_h_rsc_1_7_i_oswt AND core_wen;
  twiddle_h_rsc_1_7_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_7_i_oswt;
  twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_7_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_6_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_6_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_6_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_6_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_6_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_6_i_qb_d, twiddle_h_rsc_1_6_i_qb_d_bfwt,
      twiddle_h_rsc_1_6_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_6_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_6_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_6_i_bcwt OR twiddle_h_rsc_1_6_i_biwt))
            OR twiddle_h_rsc_1_6_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_6_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_6_i_qb_d_bfwt <= twiddle_h_rsc_1_6_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_6_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_6_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_6_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_6_i_bdwt <= twiddle_h_rsc_1_6_i_oswt AND core_wen;
  twiddle_h_rsc_1_6_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_6_i_oswt;
  twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_6_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_5_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_5_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_5_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_5_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_5_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_5_i_qb_d, twiddle_h_rsc_1_5_i_qb_d_bfwt,
      twiddle_h_rsc_1_5_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_5_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_5_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_5_i_bcwt OR twiddle_h_rsc_1_5_i_biwt))
            OR twiddle_h_rsc_1_5_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_5_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_5_i_qb_d_bfwt <= twiddle_h_rsc_1_5_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_5_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_5_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_5_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_5_i_bdwt <= twiddle_h_rsc_1_5_i_oswt AND core_wen;
  twiddle_h_rsc_1_5_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_5_i_oswt;
  twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_5_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_4_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_4_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_4_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_4_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_4_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_4_i_qb_d, twiddle_h_rsc_1_4_i_qb_d_bfwt,
      twiddle_h_rsc_1_4_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_4_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_4_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_4_i_bcwt OR twiddle_h_rsc_1_4_i_biwt))
            OR twiddle_h_rsc_1_4_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_4_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_4_i_qb_d_bfwt <= twiddle_h_rsc_1_4_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_4_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_4_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_4_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_4_i_bdwt <= twiddle_h_rsc_1_4_i_oswt AND core_wen;
  twiddle_h_rsc_1_4_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_4_i_oswt;
  twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_4_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_3_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_3_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_3_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_3_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_3_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_3_i_qb_d, twiddle_h_rsc_1_3_i_qb_d_bfwt,
      twiddle_h_rsc_1_3_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_3_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_3_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_3_i_bcwt OR twiddle_h_rsc_1_3_i_biwt))
            OR twiddle_h_rsc_1_3_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_3_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_3_i_qb_d_bfwt <= twiddle_h_rsc_1_3_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_3_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_3_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_3_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_3_i_bdwt <= twiddle_h_rsc_1_3_i_oswt AND core_wen;
  twiddle_h_rsc_1_3_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_3_i_oswt;
  twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_3_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_2_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_2_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_2_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_2_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_2_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_2_i_qb_d, twiddle_h_rsc_1_2_i_qb_d_bfwt,
      twiddle_h_rsc_1_2_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_2_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_2_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_2_i_bcwt OR twiddle_h_rsc_1_2_i_biwt))
            OR twiddle_h_rsc_1_2_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_2_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_2_i_qb_d_bfwt <= twiddle_h_rsc_1_2_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_2_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_2_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_2_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_2_i_bdwt <= twiddle_h_rsc_1_2_i_oswt AND core_wen;
  twiddle_h_rsc_1_2_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_2_i_oswt;
  twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_2_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_1_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_1_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_1_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_1_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_1_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_1_i_qb_d, twiddle_h_rsc_1_1_i_qb_d_bfwt,
      twiddle_h_rsc_1_1_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_1_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_1_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_1_i_bcwt OR twiddle_h_rsc_1_1_i_biwt))
            OR twiddle_h_rsc_1_1_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_1_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_1_i_qb_d_bfwt <= twiddle_h_rsc_1_1_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_1_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_1_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_1_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_1_i_bdwt <= twiddle_h_rsc_1_1_i_oswt AND core_wen;
  twiddle_h_rsc_1_1_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_1_i_oswt;
  twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_1_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_0_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_1_0_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_0_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_0_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_1_0_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_1_0_i_qb_d, twiddle_h_rsc_1_0_i_qb_d_bfwt,
      twiddle_h_rsc_1_0_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_1_0_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_1_0_i_bcwt <= NOT((NOT(twiddle_h_rsc_1_0_i_bcwt OR twiddle_h_rsc_1_0_i_biwt))
            OR twiddle_h_rsc_1_0_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_1_0_i_biwt = '1' ) THEN
        twiddle_h_rsc_1_0_i_qb_d_bfwt <= twiddle_h_rsc_1_0_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_0_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_0_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_0_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_1_0_i_bdwt <= twiddle_h_rsc_1_0_i_oswt AND core_wen;
  twiddle_h_rsc_1_0_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_1_0_i_oswt;
  twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_1_0_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_7_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_7_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_7_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_7_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_7_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_7_i_qb_d, twiddle_h_rsc_0_7_i_qb_d_bfwt,
      twiddle_h_rsc_0_7_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_7_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_7_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_7_i_bcwt OR twiddle_h_rsc_0_7_i_biwt))
            OR twiddle_h_rsc_0_7_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_7_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_7_i_qb_d_bfwt <= twiddle_h_rsc_0_7_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_7_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_7_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_7_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_7_i_bdwt <= twiddle_h_rsc_0_7_i_oswt AND core_wen;
  twiddle_h_rsc_0_7_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_7_i_oswt;
  twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_7_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_6_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_6_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_6_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_6_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_6_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_6_i_qb_d, twiddle_h_rsc_0_6_i_qb_d_bfwt,
      twiddle_h_rsc_0_6_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_6_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_6_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_6_i_bcwt OR twiddle_h_rsc_0_6_i_biwt))
            OR twiddle_h_rsc_0_6_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_6_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_6_i_qb_d_bfwt <= twiddle_h_rsc_0_6_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_6_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_6_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_6_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_6_i_bdwt <= twiddle_h_rsc_0_6_i_oswt AND core_wen;
  twiddle_h_rsc_0_6_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_6_i_oswt;
  twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_6_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_5_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_5_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_5_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_5_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_5_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_5_i_qb_d, twiddle_h_rsc_0_5_i_qb_d_bfwt,
      twiddle_h_rsc_0_5_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_5_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_5_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_5_i_bcwt OR twiddle_h_rsc_0_5_i_biwt))
            OR twiddle_h_rsc_0_5_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_5_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_5_i_qb_d_bfwt <= twiddle_h_rsc_0_5_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_5_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_5_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_5_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_5_i_bdwt <= twiddle_h_rsc_0_5_i_oswt AND core_wen;
  twiddle_h_rsc_0_5_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_5_i_oswt;
  twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_5_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_4_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_4_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_4_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_4_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_4_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_4_i_qb_d, twiddle_h_rsc_0_4_i_qb_d_bfwt,
      twiddle_h_rsc_0_4_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_4_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_4_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_4_i_bcwt OR twiddle_h_rsc_0_4_i_biwt))
            OR twiddle_h_rsc_0_4_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_4_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_4_i_qb_d_bfwt <= twiddle_h_rsc_0_4_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_4_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_4_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_4_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_4_i_bdwt <= twiddle_h_rsc_0_4_i_oswt AND core_wen;
  twiddle_h_rsc_0_4_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_4_i_oswt;
  twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_4_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_3_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_3_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_3_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_3_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_3_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_3_i_qb_d, twiddle_h_rsc_0_3_i_qb_d_bfwt,
      twiddle_h_rsc_0_3_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_3_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_3_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_3_i_bcwt OR twiddle_h_rsc_0_3_i_biwt))
            OR twiddle_h_rsc_0_3_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_3_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_3_i_qb_d_bfwt <= twiddle_h_rsc_0_3_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_3_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_3_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_3_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_3_i_bdwt <= twiddle_h_rsc_0_3_i_oswt AND core_wen;
  twiddle_h_rsc_0_3_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_3_i_oswt;
  twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_3_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_2_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_2_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_2_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_2_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_2_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_2_i_qb_d, twiddle_h_rsc_0_2_i_qb_d_bfwt,
      twiddle_h_rsc_0_2_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_2_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_2_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_2_i_bcwt OR twiddle_h_rsc_0_2_i_biwt))
            OR twiddle_h_rsc_0_2_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_2_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_2_i_qb_d_bfwt <= twiddle_h_rsc_0_2_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_2_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_2_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_2_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_2_i_bdwt <= twiddle_h_rsc_0_2_i_oswt AND core_wen;
  twiddle_h_rsc_0_2_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_2_i_oswt;
  twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_2_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_1_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_1_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_1_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_1_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_1_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_1_i_qb_d, twiddle_h_rsc_0_1_i_qb_d_bfwt,
      twiddle_h_rsc_0_1_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_1_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_1_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_1_i_bcwt OR twiddle_h_rsc_0_1_i_biwt))
            OR twiddle_h_rsc_0_1_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_1_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_1_i_qb_d_bfwt <= twiddle_h_rsc_0_1_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_1_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_1_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_1_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_1_i_bdwt <= twiddle_h_rsc_0_1_i_oswt AND core_wen;
  twiddle_h_rsc_0_1_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_1_i_oswt;
  twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_1_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp
    IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_0_i_biwt : IN STD_LOGIC;
    twiddle_h_rsc_0_0_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_0_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_0_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_h_rsc_0_0_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_h_rsc_0_0_i_qb_d, twiddle_h_rsc_0_0_i_qb_d_bfwt,
      twiddle_h_rsc_0_0_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_h_rsc_0_0_i_bcwt <= '0';
      ELSE
        twiddle_h_rsc_0_0_i_bcwt <= NOT((NOT(twiddle_h_rsc_0_0_i_bcwt OR twiddle_h_rsc_0_0_i_biwt))
            OR twiddle_h_rsc_0_0_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_h_rsc_0_0_i_biwt = '1' ) THEN
        twiddle_h_rsc_0_0_i_qb_d_bfwt <= twiddle_h_rsc_0_0_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_0_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_0_i_biwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_0_i_bdwt : OUT STD_LOGIC;
    twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_h_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_h_rsc_0_0_i_bdwt <= twiddle_h_rsc_0_0_i_oswt AND core_wen;
  twiddle_h_rsc_0_0_i_biwt <= (NOT core_wten) AND twiddle_h_rsc_0_0_i_oswt;
  twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_h_rsc_0_0_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_7_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_7_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_7_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_7_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_7_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_7_i_qb_d, twiddle_rsc_1_7_i_qb_d_bfwt,
      twiddle_rsc_1_7_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_7_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_7_i_bcwt <= NOT((NOT(twiddle_rsc_1_7_i_bcwt OR twiddle_rsc_1_7_i_biwt))
            OR twiddle_rsc_1_7_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_7_i_biwt = '1' ) THEN
        twiddle_rsc_1_7_i_qb_d_bfwt <= twiddle_rsc_1_7_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_7_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_7_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_7_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_7_i_bdwt <= twiddle_rsc_1_7_i_oswt AND core_wen;
  twiddle_rsc_1_7_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_7_i_oswt;
  twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_7_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_6_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_6_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_6_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_6_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_6_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_6_i_qb_d, twiddle_rsc_1_6_i_qb_d_bfwt,
      twiddle_rsc_1_6_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_6_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_6_i_bcwt <= NOT((NOT(twiddle_rsc_1_6_i_bcwt OR twiddle_rsc_1_6_i_biwt))
            OR twiddle_rsc_1_6_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_6_i_biwt = '1' ) THEN
        twiddle_rsc_1_6_i_qb_d_bfwt <= twiddle_rsc_1_6_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_6_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_6_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_6_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_6_i_bdwt <= twiddle_rsc_1_6_i_oswt AND core_wen;
  twiddle_rsc_1_6_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_6_i_oswt;
  twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_6_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_5_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_5_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_5_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_5_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_5_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_5_i_qb_d, twiddle_rsc_1_5_i_qb_d_bfwt,
      twiddle_rsc_1_5_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_5_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_5_i_bcwt <= NOT((NOT(twiddle_rsc_1_5_i_bcwt OR twiddle_rsc_1_5_i_biwt))
            OR twiddle_rsc_1_5_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_5_i_biwt = '1' ) THEN
        twiddle_rsc_1_5_i_qb_d_bfwt <= twiddle_rsc_1_5_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_5_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_5_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_5_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_5_i_bdwt <= twiddle_rsc_1_5_i_oswt AND core_wen;
  twiddle_rsc_1_5_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_5_i_oswt;
  twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_5_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_4_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_4_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_4_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_4_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_4_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_4_i_qb_d, twiddle_rsc_1_4_i_qb_d_bfwt,
      twiddle_rsc_1_4_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_4_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_4_i_bcwt <= NOT((NOT(twiddle_rsc_1_4_i_bcwt OR twiddle_rsc_1_4_i_biwt))
            OR twiddle_rsc_1_4_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_4_i_biwt = '1' ) THEN
        twiddle_rsc_1_4_i_qb_d_bfwt <= twiddle_rsc_1_4_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_4_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_4_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_4_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_4_i_bdwt <= twiddle_rsc_1_4_i_oswt AND core_wen;
  twiddle_rsc_1_4_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_4_i_oswt;
  twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_4_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_3_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_3_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_3_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_3_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_3_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_3_i_qb_d, twiddle_rsc_1_3_i_qb_d_bfwt,
      twiddle_rsc_1_3_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_3_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_3_i_bcwt <= NOT((NOT(twiddle_rsc_1_3_i_bcwt OR twiddle_rsc_1_3_i_biwt))
            OR twiddle_rsc_1_3_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_3_i_biwt = '1' ) THEN
        twiddle_rsc_1_3_i_qb_d_bfwt <= twiddle_rsc_1_3_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_3_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_3_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_3_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_3_i_bdwt <= twiddle_rsc_1_3_i_oswt AND core_wen;
  twiddle_rsc_1_3_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_3_i_oswt;
  twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_3_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_2_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_2_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_2_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_2_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_2_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_2_i_qb_d, twiddle_rsc_1_2_i_qb_d_bfwt,
      twiddle_rsc_1_2_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_2_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_2_i_bcwt <= NOT((NOT(twiddle_rsc_1_2_i_bcwt OR twiddle_rsc_1_2_i_biwt))
            OR twiddle_rsc_1_2_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_2_i_biwt = '1' ) THEN
        twiddle_rsc_1_2_i_qb_d_bfwt <= twiddle_rsc_1_2_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_2_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_2_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_2_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_2_i_bdwt <= twiddle_rsc_1_2_i_oswt AND core_wen;
  twiddle_rsc_1_2_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_2_i_oswt;
  twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_2_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_1_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_1_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_1_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_1_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_1_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_1_i_qb_d, twiddle_rsc_1_1_i_qb_d_bfwt,
      twiddle_rsc_1_1_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_1_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_1_i_bcwt <= NOT((NOT(twiddle_rsc_1_1_i_bcwt OR twiddle_rsc_1_1_i_biwt))
            OR twiddle_rsc_1_1_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_1_i_biwt = '1' ) THEN
        twiddle_rsc_1_1_i_qb_d_bfwt <= twiddle_rsc_1_1_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_1_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_1_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_1_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_1_i_bdwt <= twiddle_rsc_1_1_i_oswt AND core_wen;
  twiddle_rsc_1_1_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_1_i_oswt;
  twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_1_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_0_i_biwt : IN STD_LOGIC;
    twiddle_rsc_1_0_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_0_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_0_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_1_0_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_1_0_i_qb_d, twiddle_rsc_1_0_i_qb_d_bfwt,
      twiddle_rsc_1_0_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_1_0_i_bcwt <= '0';
      ELSE
        twiddle_rsc_1_0_i_bcwt <= NOT((NOT(twiddle_rsc_1_0_i_bcwt OR twiddle_rsc_1_0_i_biwt))
            OR twiddle_rsc_1_0_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_1_0_i_biwt = '1' ) THEN
        twiddle_rsc_1_0_i_qb_d_bfwt <= twiddle_rsc_1_0_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_0_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_0_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_1_0_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_1_0_i_bdwt <= twiddle_rsc_1_0_i_oswt AND core_wen;
  twiddle_rsc_1_0_i_biwt <= (NOT core_wten) AND twiddle_rsc_1_0_i_oswt;
  twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_1_0_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_7_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_7_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_7_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_7_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_7_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_7_i_qb_d, twiddle_rsc_0_7_i_qb_d_bfwt,
      twiddle_rsc_0_7_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_7_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_7_i_bcwt <= NOT((NOT(twiddle_rsc_0_7_i_bcwt OR twiddle_rsc_0_7_i_biwt))
            OR twiddle_rsc_0_7_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_7_i_biwt = '1' ) THEN
        twiddle_rsc_0_7_i_qb_d_bfwt <= twiddle_rsc_0_7_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_7_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_7_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_7_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_7_i_bdwt <= twiddle_rsc_0_7_i_oswt AND core_wen;
  twiddle_rsc_0_7_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_7_i_oswt;
  twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_7_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_6_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_6_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_6_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_6_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_6_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_6_i_qb_d, twiddle_rsc_0_6_i_qb_d_bfwt,
      twiddle_rsc_0_6_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_6_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_6_i_bcwt <= NOT((NOT(twiddle_rsc_0_6_i_bcwt OR twiddle_rsc_0_6_i_biwt))
            OR twiddle_rsc_0_6_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_6_i_biwt = '1' ) THEN
        twiddle_rsc_0_6_i_qb_d_bfwt <= twiddle_rsc_0_6_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_6_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_6_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_6_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_6_i_bdwt <= twiddle_rsc_0_6_i_oswt AND core_wen;
  twiddle_rsc_0_6_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_6_i_oswt;
  twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_6_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_5_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_5_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_5_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_5_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_5_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_5_i_qb_d, twiddle_rsc_0_5_i_qb_d_bfwt,
      twiddle_rsc_0_5_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_5_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_5_i_bcwt <= NOT((NOT(twiddle_rsc_0_5_i_bcwt OR twiddle_rsc_0_5_i_biwt))
            OR twiddle_rsc_0_5_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_5_i_biwt = '1' ) THEN
        twiddle_rsc_0_5_i_qb_d_bfwt <= twiddle_rsc_0_5_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_5_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_5_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_5_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_5_i_bdwt <= twiddle_rsc_0_5_i_oswt AND core_wen;
  twiddle_rsc_0_5_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_5_i_oswt;
  twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_5_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_4_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_4_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_4_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_4_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_4_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_4_i_qb_d, twiddle_rsc_0_4_i_qb_d_bfwt,
      twiddle_rsc_0_4_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_4_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_4_i_bcwt <= NOT((NOT(twiddle_rsc_0_4_i_bcwt OR twiddle_rsc_0_4_i_biwt))
            OR twiddle_rsc_0_4_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_4_i_biwt = '1' ) THEN
        twiddle_rsc_0_4_i_qb_d_bfwt <= twiddle_rsc_0_4_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_4_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_4_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_4_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_4_i_bdwt <= twiddle_rsc_0_4_i_oswt AND core_wen;
  twiddle_rsc_0_4_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_4_i_oswt;
  twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_4_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_3_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_3_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_3_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_3_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_3_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_3_i_qb_d, twiddle_rsc_0_3_i_qb_d_bfwt,
      twiddle_rsc_0_3_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_3_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_3_i_bcwt <= NOT((NOT(twiddle_rsc_0_3_i_bcwt OR twiddle_rsc_0_3_i_biwt))
            OR twiddle_rsc_0_3_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_3_i_biwt = '1' ) THEN
        twiddle_rsc_0_3_i_qb_d_bfwt <= twiddle_rsc_0_3_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_3_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_3_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_3_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_3_i_bdwt <= twiddle_rsc_0_3_i_oswt AND core_wen;
  twiddle_rsc_0_3_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_3_i_oswt;
  twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_3_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_2_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_2_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_2_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_2_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_2_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_2_i_qb_d, twiddle_rsc_0_2_i_qb_d_bfwt,
      twiddle_rsc_0_2_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_2_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_2_i_bcwt <= NOT((NOT(twiddle_rsc_0_2_i_bcwt OR twiddle_rsc_0_2_i_biwt))
            OR twiddle_rsc_0_2_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_2_i_biwt = '1' ) THEN
        twiddle_rsc_0_2_i_qb_d_bfwt <= twiddle_rsc_0_2_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_2_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_2_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_2_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_2_i_bdwt <= twiddle_rsc_0_2_i_oswt AND core_wen;
  twiddle_rsc_0_2_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_2_i_oswt;
  twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_2_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_1_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_1_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_1_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_1_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_1_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_1_i_qb_d, twiddle_rsc_0_1_i_qb_d_bfwt,
      twiddle_rsc_0_1_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_1_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_1_i_bcwt <= NOT((NOT(twiddle_rsc_0_1_i_bcwt OR twiddle_rsc_0_1_i_biwt))
            OR twiddle_rsc_0_1_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_1_i_biwt = '1' ) THEN
        twiddle_rsc_0_1_i_qb_d_bfwt <= twiddle_rsc_0_1_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_1_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_1_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_1_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_1_i_bdwt <= twiddle_rsc_0_1_i_oswt AND core_wen;
  twiddle_rsc_0_1_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_1_i_oswt;
  twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_1_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_0_i_biwt : IN STD_LOGIC;
    twiddle_rsc_0_0_i_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_0_i_bcwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_0_i_qb_d_bfwt : STD_LOGIC_VECTOR (31 DOWNTO 0);

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  twiddle_rsc_0_0_i_qb_d_mxwt <= MUX_v_32_2_2(twiddle_rsc_0_0_i_qb_d, twiddle_rsc_0_0_i_qb_d_bfwt,
      twiddle_rsc_0_0_i_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        twiddle_rsc_0_0_i_bcwt <= '0';
      ELSE
        twiddle_rsc_0_0_i_bcwt <= NOT((NOT(twiddle_rsc_0_0_i_bcwt OR twiddle_rsc_0_0_i_biwt))
            OR twiddle_rsc_0_0_i_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( twiddle_rsc_0_0_i_biwt = '1' ) THEN
        twiddle_rsc_0_0_i_qb_d_bfwt <= twiddle_rsc_0_0_i_qb_d;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_ctrl
    IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_0_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_0_i_biwt : OUT STD_LOGIC;
    twiddle_rsc_0_0_i_bdwt : OUT STD_LOGIC;
    twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
    twiddle_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_ctrl
    IS
  -- Default Constants

BEGIN
  twiddle_rsc_0_0_i_bdwt <= twiddle_rsc_0_0_i_oswt AND core_wen;
  twiddle_rsc_0_0_i_biwt <= (NOT core_wten) AND twiddle_rsc_0_0_i_oswt;
  twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct <= twiddle_rsc_0_0_i_oswt_pff
      AND (NOT core_wten_pff);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_7_i_biwt : IN STD_LOGIC;
    vec_rsc_1_7_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_7_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_7_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_7_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_62_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_63_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_62_nl <= MUX_v_32_2_2((vec_rsc_1_7_i_qa_d(63 DOWNTO 32)), vec_rsc_1_7_i_qa_d_bfwt_63_32,
      vec_rsc_1_7_i_bcwt_1);
  VEC_LOOP_mux_63_nl <= MUX_v_32_2_2((vec_rsc_1_7_i_qa_d(31 DOWNTO 0)), vec_rsc_1_7_i_qa_d_bfwt_31_0,
      vec_rsc_1_7_i_bcwt);
  vec_rsc_1_7_i_qa_d_mxwt <= VEC_LOOP_mux_62_nl & VEC_LOOP_mux_63_nl;
  vec_rsc_1_7_i_da_d <= vec_rsc_1_7_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_7_i_bcwt <= '0';
        vec_rsc_1_7_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_7_i_bcwt <= NOT((NOT(vec_rsc_1_7_i_bcwt OR vec_rsc_1_7_i_biwt))
            OR vec_rsc_1_7_i_bdwt);
        vec_rsc_1_7_i_bcwt_1 <= NOT((NOT(vec_rsc_1_7_i_bcwt_1 OR vec_rsc_1_7_i_biwt_1))
            OR vec_rsc_1_7_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_7_i_biwt_1 = '1' ) THEN
        vec_rsc_1_7_i_qa_d_bfwt_63_32 <= vec_rsc_1_7_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_7_i_biwt = '1' ) THEN
        vec_rsc_1_7_i_qa_d_bfwt_31_0 <= vec_rsc_1_7_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_7_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_7_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_7_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_7_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_7_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_7_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_173_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_177_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_175_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_7_i_bdwt <= vec_rsc_1_7_i_oswt AND core_wen;
  vec_rsc_1_7_i_biwt <= (NOT core_wten) AND vec_rsc_1_7_i_oswt;
  vec_rsc_1_7_i_bdwt_2 <= vec_rsc_1_7_i_oswt_1 AND core_wen;
  vec_rsc_1_7_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_7_i_oswt_1;
  VEC_LOOP_and_173_nl <= (vec_rsc_1_7_i_wea_d_core_psct(0)) AND vec_rsc_1_7_i_dswt_pff;
  vec_rsc_1_7_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_173_nl);
  vec_rsc_1_7_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_7_i_oswt_pff;
  VEC_LOOP_and_177_nl <= (NOT core_wten_pff) AND vec_rsc_1_7_i_oswt_1_pff;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_177_nl & vec_rsc_1_7_i_dswt_pff);
  VEC_LOOP_and_175_nl <= (vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_7_i_dswt_pff;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_175_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_6_i_biwt : IN STD_LOGIC;
    vec_rsc_1_6_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_6_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_6_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_6_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_58_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_59_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_58_nl <= MUX_v_32_2_2((vec_rsc_1_6_i_qa_d(63 DOWNTO 32)), vec_rsc_1_6_i_qa_d_bfwt_63_32,
      vec_rsc_1_6_i_bcwt_1);
  VEC_LOOP_mux_59_nl <= MUX_v_32_2_2((vec_rsc_1_6_i_qa_d(31 DOWNTO 0)), vec_rsc_1_6_i_qa_d_bfwt_31_0,
      vec_rsc_1_6_i_bcwt);
  vec_rsc_1_6_i_qa_d_mxwt <= VEC_LOOP_mux_58_nl & VEC_LOOP_mux_59_nl;
  vec_rsc_1_6_i_da_d <= vec_rsc_1_6_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_6_i_bcwt <= '0';
        vec_rsc_1_6_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_6_i_bcwt <= NOT((NOT(vec_rsc_1_6_i_bcwt OR vec_rsc_1_6_i_biwt))
            OR vec_rsc_1_6_i_bdwt);
        vec_rsc_1_6_i_bcwt_1 <= NOT((NOT(vec_rsc_1_6_i_bcwt_1 OR vec_rsc_1_6_i_biwt_1))
            OR vec_rsc_1_6_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_6_i_biwt_1 = '1' ) THEN
        vec_rsc_1_6_i_qa_d_bfwt_63_32 <= vec_rsc_1_6_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_6_i_biwt = '1' ) THEN
        vec_rsc_1_6_i_qa_d_bfwt_31_0 <= vec_rsc_1_6_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_6_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_6_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_6_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_6_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_6_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_6_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_162_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_166_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_164_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_6_i_bdwt <= vec_rsc_1_6_i_oswt AND core_wen;
  vec_rsc_1_6_i_biwt <= (NOT core_wten) AND vec_rsc_1_6_i_oswt;
  vec_rsc_1_6_i_bdwt_2 <= vec_rsc_1_6_i_oswt_1 AND core_wen;
  vec_rsc_1_6_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_6_i_oswt_1;
  VEC_LOOP_and_162_nl <= (vec_rsc_1_6_i_wea_d_core_psct(0)) AND vec_rsc_1_6_i_dswt_pff;
  vec_rsc_1_6_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_162_nl);
  vec_rsc_1_6_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_6_i_oswt_pff;
  VEC_LOOP_and_166_nl <= (NOT core_wten_pff) AND vec_rsc_1_6_i_oswt_1_pff;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_166_nl & vec_rsc_1_6_i_dswt_pff);
  VEC_LOOP_and_164_nl <= (vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_6_i_dswt_pff;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_164_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_5_i_biwt : IN STD_LOGIC;
    vec_rsc_1_5_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_5_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_5_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_5_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_54_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_55_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_54_nl <= MUX_v_32_2_2((vec_rsc_1_5_i_qa_d(63 DOWNTO 32)), vec_rsc_1_5_i_qa_d_bfwt_63_32,
      vec_rsc_1_5_i_bcwt_1);
  VEC_LOOP_mux_55_nl <= MUX_v_32_2_2((vec_rsc_1_5_i_qa_d(31 DOWNTO 0)), vec_rsc_1_5_i_qa_d_bfwt_31_0,
      vec_rsc_1_5_i_bcwt);
  vec_rsc_1_5_i_qa_d_mxwt <= VEC_LOOP_mux_54_nl & VEC_LOOP_mux_55_nl;
  vec_rsc_1_5_i_da_d <= vec_rsc_1_5_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_5_i_bcwt <= '0';
        vec_rsc_1_5_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_5_i_bcwt <= NOT((NOT(vec_rsc_1_5_i_bcwt OR vec_rsc_1_5_i_biwt))
            OR vec_rsc_1_5_i_bdwt);
        vec_rsc_1_5_i_bcwt_1 <= NOT((NOT(vec_rsc_1_5_i_bcwt_1 OR vec_rsc_1_5_i_biwt_1))
            OR vec_rsc_1_5_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_5_i_biwt_1 = '1' ) THEN
        vec_rsc_1_5_i_qa_d_bfwt_63_32 <= vec_rsc_1_5_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_5_i_biwt = '1' ) THEN
        vec_rsc_1_5_i_qa_d_bfwt_31_0 <= vec_rsc_1_5_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_5_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_5_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_5_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_5_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_5_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_5_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_151_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_155_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_153_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_5_i_bdwt <= vec_rsc_1_5_i_oswt AND core_wen;
  vec_rsc_1_5_i_biwt <= (NOT core_wten) AND vec_rsc_1_5_i_oswt;
  vec_rsc_1_5_i_bdwt_2 <= vec_rsc_1_5_i_oswt_1 AND core_wen;
  vec_rsc_1_5_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_5_i_oswt_1;
  VEC_LOOP_and_151_nl <= (vec_rsc_1_5_i_wea_d_core_psct(0)) AND vec_rsc_1_5_i_dswt_pff;
  vec_rsc_1_5_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_151_nl);
  vec_rsc_1_5_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_5_i_oswt_pff;
  VEC_LOOP_and_155_nl <= (NOT core_wten_pff) AND vec_rsc_1_5_i_oswt_1_pff;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_155_nl & vec_rsc_1_5_i_dswt_pff);
  VEC_LOOP_and_153_nl <= (vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_5_i_dswt_pff;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_153_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_4_i_biwt : IN STD_LOGIC;
    vec_rsc_1_4_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_4_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_4_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_4_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_50_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_51_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_50_nl <= MUX_v_32_2_2((vec_rsc_1_4_i_qa_d(63 DOWNTO 32)), vec_rsc_1_4_i_qa_d_bfwt_63_32,
      vec_rsc_1_4_i_bcwt_1);
  VEC_LOOP_mux_51_nl <= MUX_v_32_2_2((vec_rsc_1_4_i_qa_d(31 DOWNTO 0)), vec_rsc_1_4_i_qa_d_bfwt_31_0,
      vec_rsc_1_4_i_bcwt);
  vec_rsc_1_4_i_qa_d_mxwt <= VEC_LOOP_mux_50_nl & VEC_LOOP_mux_51_nl;
  vec_rsc_1_4_i_da_d <= vec_rsc_1_4_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_4_i_bcwt <= '0';
        vec_rsc_1_4_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_4_i_bcwt <= NOT((NOT(vec_rsc_1_4_i_bcwt OR vec_rsc_1_4_i_biwt))
            OR vec_rsc_1_4_i_bdwt);
        vec_rsc_1_4_i_bcwt_1 <= NOT((NOT(vec_rsc_1_4_i_bcwt_1 OR vec_rsc_1_4_i_biwt_1))
            OR vec_rsc_1_4_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_4_i_biwt_1 = '1' ) THEN
        vec_rsc_1_4_i_qa_d_bfwt_63_32 <= vec_rsc_1_4_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_4_i_biwt = '1' ) THEN
        vec_rsc_1_4_i_qa_d_bfwt_31_0 <= vec_rsc_1_4_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_4_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_4_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_4_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_4_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_4_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_4_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_140_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_144_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_142_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_4_i_bdwt <= vec_rsc_1_4_i_oswt AND core_wen;
  vec_rsc_1_4_i_biwt <= (NOT core_wten) AND vec_rsc_1_4_i_oswt;
  vec_rsc_1_4_i_bdwt_2 <= vec_rsc_1_4_i_oswt_1 AND core_wen;
  vec_rsc_1_4_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_4_i_oswt_1;
  VEC_LOOP_and_140_nl <= (vec_rsc_1_4_i_wea_d_core_psct(0)) AND vec_rsc_1_4_i_dswt_pff;
  vec_rsc_1_4_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_140_nl);
  vec_rsc_1_4_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_4_i_oswt_pff;
  VEC_LOOP_and_144_nl <= (NOT core_wten_pff) AND vec_rsc_1_4_i_oswt_1_pff;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_144_nl & vec_rsc_1_4_i_dswt_pff);
  VEC_LOOP_and_142_nl <= (vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_4_i_dswt_pff;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_142_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_3_i_biwt : IN STD_LOGIC;
    vec_rsc_1_3_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_3_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_3_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_3_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_46_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_47_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_46_nl <= MUX_v_32_2_2((vec_rsc_1_3_i_qa_d(63 DOWNTO 32)), vec_rsc_1_3_i_qa_d_bfwt_63_32,
      vec_rsc_1_3_i_bcwt_1);
  VEC_LOOP_mux_47_nl <= MUX_v_32_2_2((vec_rsc_1_3_i_qa_d(31 DOWNTO 0)), vec_rsc_1_3_i_qa_d_bfwt_31_0,
      vec_rsc_1_3_i_bcwt);
  vec_rsc_1_3_i_qa_d_mxwt <= VEC_LOOP_mux_46_nl & VEC_LOOP_mux_47_nl;
  vec_rsc_1_3_i_da_d <= vec_rsc_1_3_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_3_i_bcwt <= '0';
        vec_rsc_1_3_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_3_i_bcwt <= NOT((NOT(vec_rsc_1_3_i_bcwt OR vec_rsc_1_3_i_biwt))
            OR vec_rsc_1_3_i_bdwt);
        vec_rsc_1_3_i_bcwt_1 <= NOT((NOT(vec_rsc_1_3_i_bcwt_1 OR vec_rsc_1_3_i_biwt_1))
            OR vec_rsc_1_3_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_3_i_biwt_1 = '1' ) THEN
        vec_rsc_1_3_i_qa_d_bfwt_63_32 <= vec_rsc_1_3_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_3_i_biwt = '1' ) THEN
        vec_rsc_1_3_i_qa_d_bfwt_31_0 <= vec_rsc_1_3_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_3_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_3_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_3_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_3_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_3_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_3_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_129_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_133_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_131_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_3_i_bdwt <= vec_rsc_1_3_i_oswt AND core_wen;
  vec_rsc_1_3_i_biwt <= (NOT core_wten) AND vec_rsc_1_3_i_oswt;
  vec_rsc_1_3_i_bdwt_2 <= vec_rsc_1_3_i_oswt_1 AND core_wen;
  vec_rsc_1_3_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_3_i_oswt_1;
  VEC_LOOP_and_129_nl <= (vec_rsc_1_3_i_wea_d_core_psct(0)) AND vec_rsc_1_3_i_dswt_pff;
  vec_rsc_1_3_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_129_nl);
  vec_rsc_1_3_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_3_i_oswt_pff;
  VEC_LOOP_and_133_nl <= (NOT core_wten_pff) AND vec_rsc_1_3_i_oswt_1_pff;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_133_nl & vec_rsc_1_3_i_dswt_pff);
  VEC_LOOP_and_131_nl <= (vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_3_i_dswt_pff;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_131_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_2_i_biwt : IN STD_LOGIC;
    vec_rsc_1_2_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_2_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_2_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_2_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_42_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_43_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_42_nl <= MUX_v_32_2_2((vec_rsc_1_2_i_qa_d(63 DOWNTO 32)), vec_rsc_1_2_i_qa_d_bfwt_63_32,
      vec_rsc_1_2_i_bcwt_1);
  VEC_LOOP_mux_43_nl <= MUX_v_32_2_2((vec_rsc_1_2_i_qa_d(31 DOWNTO 0)), vec_rsc_1_2_i_qa_d_bfwt_31_0,
      vec_rsc_1_2_i_bcwt);
  vec_rsc_1_2_i_qa_d_mxwt <= VEC_LOOP_mux_42_nl & VEC_LOOP_mux_43_nl;
  vec_rsc_1_2_i_da_d <= vec_rsc_1_2_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_2_i_bcwt <= '0';
        vec_rsc_1_2_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_2_i_bcwt <= NOT((NOT(vec_rsc_1_2_i_bcwt OR vec_rsc_1_2_i_biwt))
            OR vec_rsc_1_2_i_bdwt);
        vec_rsc_1_2_i_bcwt_1 <= NOT((NOT(vec_rsc_1_2_i_bcwt_1 OR vec_rsc_1_2_i_biwt_1))
            OR vec_rsc_1_2_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_2_i_biwt_1 = '1' ) THEN
        vec_rsc_1_2_i_qa_d_bfwt_63_32 <= vec_rsc_1_2_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_2_i_biwt = '1' ) THEN
        vec_rsc_1_2_i_qa_d_bfwt_31_0 <= vec_rsc_1_2_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_2_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_2_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_2_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_2_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_2_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_2_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_118_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_122_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_120_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_2_i_bdwt <= vec_rsc_1_2_i_oswt AND core_wen;
  vec_rsc_1_2_i_biwt <= (NOT core_wten) AND vec_rsc_1_2_i_oswt;
  vec_rsc_1_2_i_bdwt_2 <= vec_rsc_1_2_i_oswt_1 AND core_wen;
  vec_rsc_1_2_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_2_i_oswt_1;
  VEC_LOOP_and_118_nl <= (vec_rsc_1_2_i_wea_d_core_psct(0)) AND vec_rsc_1_2_i_dswt_pff;
  vec_rsc_1_2_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_118_nl);
  vec_rsc_1_2_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_2_i_oswt_pff;
  VEC_LOOP_and_122_nl <= (NOT core_wten_pff) AND vec_rsc_1_2_i_oswt_1_pff;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_122_nl & vec_rsc_1_2_i_dswt_pff);
  VEC_LOOP_and_120_nl <= (vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_2_i_dswt_pff;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_120_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_1_i_biwt : IN STD_LOGIC;
    vec_rsc_1_1_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_1_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_1_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_1_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_38_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_39_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_38_nl <= MUX_v_32_2_2((vec_rsc_1_1_i_qa_d(63 DOWNTO 32)), vec_rsc_1_1_i_qa_d_bfwt_63_32,
      vec_rsc_1_1_i_bcwt_1);
  VEC_LOOP_mux_39_nl <= MUX_v_32_2_2((vec_rsc_1_1_i_qa_d(31 DOWNTO 0)), vec_rsc_1_1_i_qa_d_bfwt_31_0,
      vec_rsc_1_1_i_bcwt);
  vec_rsc_1_1_i_qa_d_mxwt <= VEC_LOOP_mux_38_nl & VEC_LOOP_mux_39_nl;
  vec_rsc_1_1_i_da_d <= vec_rsc_1_1_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_1_i_bcwt <= '0';
        vec_rsc_1_1_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_1_i_bcwt <= NOT((NOT(vec_rsc_1_1_i_bcwt OR vec_rsc_1_1_i_biwt))
            OR vec_rsc_1_1_i_bdwt);
        vec_rsc_1_1_i_bcwt_1 <= NOT((NOT(vec_rsc_1_1_i_bcwt_1 OR vec_rsc_1_1_i_biwt_1))
            OR vec_rsc_1_1_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_1_i_biwt_1 = '1' ) THEN
        vec_rsc_1_1_i_qa_d_bfwt_63_32 <= vec_rsc_1_1_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_1_i_biwt = '1' ) THEN
        vec_rsc_1_1_i_qa_d_bfwt_31_0 <= vec_rsc_1_1_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_1_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_1_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_1_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_1_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_1_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_1_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_107_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_111_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_109_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_1_i_bdwt <= vec_rsc_1_1_i_oswt AND core_wen;
  vec_rsc_1_1_i_biwt <= (NOT core_wten) AND vec_rsc_1_1_i_oswt;
  vec_rsc_1_1_i_bdwt_2 <= vec_rsc_1_1_i_oswt_1 AND core_wen;
  vec_rsc_1_1_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_1_i_oswt_1;
  VEC_LOOP_and_107_nl <= (vec_rsc_1_1_i_wea_d_core_psct(0)) AND vec_rsc_1_1_i_dswt_pff;
  vec_rsc_1_1_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_107_nl);
  vec_rsc_1_1_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_1_i_oswt_pff;
  VEC_LOOP_and_111_nl <= (NOT core_wten_pff) AND vec_rsc_1_1_i_oswt_1_pff;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_111_nl & vec_rsc_1_1_i_dswt_pff);
  VEC_LOOP_and_109_nl <= (vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_1_i_dswt_pff;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_109_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_0_i_biwt : IN STD_LOGIC;
    vec_rsc_1_0_i_bdwt : IN STD_LOGIC;
    vec_rsc_1_0_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_1_0_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_0_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_34_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_35_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_34_nl <= MUX_v_32_2_2((vec_rsc_1_0_i_qa_d(63 DOWNTO 32)), vec_rsc_1_0_i_qa_d_bfwt_63_32,
      vec_rsc_1_0_i_bcwt_1);
  VEC_LOOP_mux_35_nl <= MUX_v_32_2_2((vec_rsc_1_0_i_qa_d(31 DOWNTO 0)), vec_rsc_1_0_i_qa_d_bfwt_31_0,
      vec_rsc_1_0_i_bcwt);
  vec_rsc_1_0_i_qa_d_mxwt <= VEC_LOOP_mux_34_nl & VEC_LOOP_mux_35_nl;
  vec_rsc_1_0_i_da_d <= vec_rsc_1_0_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_1_0_i_bcwt <= '0';
        vec_rsc_1_0_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_1_0_i_bcwt <= NOT((NOT(vec_rsc_1_0_i_bcwt OR vec_rsc_1_0_i_biwt))
            OR vec_rsc_1_0_i_bdwt);
        vec_rsc_1_0_i_bcwt_1 <= NOT((NOT(vec_rsc_1_0_i_bcwt_1 OR vec_rsc_1_0_i_biwt_1))
            OR vec_rsc_1_0_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_0_i_biwt_1 = '1' ) THEN
        vec_rsc_1_0_i_qa_d_bfwt_63_32 <= vec_rsc_1_0_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_1_0_i_biwt = '1' ) THEN
        vec_rsc_1_0_i_qa_d_bfwt_31_0 <= vec_rsc_1_0_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_0_i_biwt : OUT STD_LOGIC;
    vec_rsc_1_0_i_bdwt : OUT STD_LOGIC;
    vec_rsc_1_0_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_1_0_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_1_0_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_0_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_96_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_100_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_98_nl : STD_LOGIC;
BEGIN
  vec_rsc_1_0_i_bdwt <= vec_rsc_1_0_i_oswt AND core_wen;
  vec_rsc_1_0_i_biwt <= (NOT core_wten) AND vec_rsc_1_0_i_oswt;
  vec_rsc_1_0_i_bdwt_2 <= vec_rsc_1_0_i_oswt_1 AND core_wen;
  vec_rsc_1_0_i_biwt_1 <= (NOT core_wten) AND vec_rsc_1_0_i_oswt_1;
  VEC_LOOP_and_96_nl <= (vec_rsc_1_0_i_wea_d_core_psct(0)) AND vec_rsc_1_0_i_dswt_pff;
  vec_rsc_1_0_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_96_nl);
  vec_rsc_1_0_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_1_0_i_oswt_pff;
  VEC_LOOP_and_100_nl <= (NOT core_wten_pff) AND vec_rsc_1_0_i_oswt_1_pff;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_100_nl & vec_rsc_1_0_i_dswt_pff);
  VEC_LOOP_and_98_nl <= (vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_1_0_i_dswt_pff;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_98_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_7_i_biwt : IN STD_LOGIC;
    vec_rsc_0_7_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_7_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_7_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_7_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_30_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_31_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_30_nl <= MUX_v_32_2_2((vec_rsc_0_7_i_qa_d(63 DOWNTO 32)), vec_rsc_0_7_i_qa_d_bfwt_63_32,
      vec_rsc_0_7_i_bcwt_1);
  VEC_LOOP_mux_31_nl <= MUX_v_32_2_2((vec_rsc_0_7_i_qa_d(31 DOWNTO 0)), vec_rsc_0_7_i_qa_d_bfwt_31_0,
      vec_rsc_0_7_i_bcwt);
  vec_rsc_0_7_i_qa_d_mxwt <= VEC_LOOP_mux_30_nl & VEC_LOOP_mux_31_nl;
  vec_rsc_0_7_i_da_d <= vec_rsc_0_7_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_7_i_bcwt <= '0';
        vec_rsc_0_7_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_7_i_bcwt <= NOT((NOT(vec_rsc_0_7_i_bcwt OR vec_rsc_0_7_i_biwt))
            OR vec_rsc_0_7_i_bdwt);
        vec_rsc_0_7_i_bcwt_1 <= NOT((NOT(vec_rsc_0_7_i_bcwt_1 OR vec_rsc_0_7_i_biwt_1))
            OR vec_rsc_0_7_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_7_i_biwt_1 = '1' ) THEN
        vec_rsc_0_7_i_qa_d_bfwt_63_32 <= vec_rsc_0_7_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_7_i_biwt = '1' ) THEN
        vec_rsc_0_7_i_qa_d_bfwt_31_0 <= vec_rsc_0_7_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_7_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_7_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_7_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_7_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_7_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_7_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_85_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_89_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_87_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_7_i_bdwt <= vec_rsc_0_7_i_oswt AND core_wen;
  vec_rsc_0_7_i_biwt <= (NOT core_wten) AND vec_rsc_0_7_i_oswt;
  vec_rsc_0_7_i_bdwt_2 <= vec_rsc_0_7_i_oswt_1 AND core_wen;
  vec_rsc_0_7_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_7_i_oswt_1;
  VEC_LOOP_and_85_nl <= (vec_rsc_0_7_i_wea_d_core_psct(0)) AND vec_rsc_0_7_i_dswt_pff;
  vec_rsc_0_7_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_85_nl);
  vec_rsc_0_7_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_7_i_oswt_pff;
  VEC_LOOP_and_89_nl <= (NOT core_wten_pff) AND vec_rsc_0_7_i_oswt_1_pff;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_89_nl & vec_rsc_0_7_i_dswt_pff);
  VEC_LOOP_and_87_nl <= (vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_7_i_dswt_pff;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_87_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_6_i_biwt : IN STD_LOGIC;
    vec_rsc_0_6_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_6_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_6_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_6_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_26_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_27_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_26_nl <= MUX_v_32_2_2((vec_rsc_0_6_i_qa_d(63 DOWNTO 32)), vec_rsc_0_6_i_qa_d_bfwt_63_32,
      vec_rsc_0_6_i_bcwt_1);
  VEC_LOOP_mux_27_nl <= MUX_v_32_2_2((vec_rsc_0_6_i_qa_d(31 DOWNTO 0)), vec_rsc_0_6_i_qa_d_bfwt_31_0,
      vec_rsc_0_6_i_bcwt);
  vec_rsc_0_6_i_qa_d_mxwt <= VEC_LOOP_mux_26_nl & VEC_LOOP_mux_27_nl;
  vec_rsc_0_6_i_da_d <= vec_rsc_0_6_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_6_i_bcwt <= '0';
        vec_rsc_0_6_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_6_i_bcwt <= NOT((NOT(vec_rsc_0_6_i_bcwt OR vec_rsc_0_6_i_biwt))
            OR vec_rsc_0_6_i_bdwt);
        vec_rsc_0_6_i_bcwt_1 <= NOT((NOT(vec_rsc_0_6_i_bcwt_1 OR vec_rsc_0_6_i_biwt_1))
            OR vec_rsc_0_6_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_6_i_biwt_1 = '1' ) THEN
        vec_rsc_0_6_i_qa_d_bfwt_63_32 <= vec_rsc_0_6_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_6_i_biwt = '1' ) THEN
        vec_rsc_0_6_i_qa_d_bfwt_31_0 <= vec_rsc_0_6_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_6_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_6_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_6_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_6_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_6_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_6_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_74_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_78_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_76_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_6_i_bdwt <= vec_rsc_0_6_i_oswt AND core_wen;
  vec_rsc_0_6_i_biwt <= (NOT core_wten) AND vec_rsc_0_6_i_oswt;
  vec_rsc_0_6_i_bdwt_2 <= vec_rsc_0_6_i_oswt_1 AND core_wen;
  vec_rsc_0_6_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_6_i_oswt_1;
  VEC_LOOP_and_74_nl <= (vec_rsc_0_6_i_wea_d_core_psct(0)) AND vec_rsc_0_6_i_dswt_pff;
  vec_rsc_0_6_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_74_nl);
  vec_rsc_0_6_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_6_i_oswt_pff;
  VEC_LOOP_and_78_nl <= (NOT core_wten_pff) AND vec_rsc_0_6_i_oswt_1_pff;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_78_nl & vec_rsc_0_6_i_dswt_pff);
  VEC_LOOP_and_76_nl <= (vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_6_i_dswt_pff;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_76_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_5_i_biwt : IN STD_LOGIC;
    vec_rsc_0_5_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_5_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_5_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_5_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_22_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_23_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_22_nl <= MUX_v_32_2_2((vec_rsc_0_5_i_qa_d(63 DOWNTO 32)), vec_rsc_0_5_i_qa_d_bfwt_63_32,
      vec_rsc_0_5_i_bcwt_1);
  VEC_LOOP_mux_23_nl <= MUX_v_32_2_2((vec_rsc_0_5_i_qa_d(31 DOWNTO 0)), vec_rsc_0_5_i_qa_d_bfwt_31_0,
      vec_rsc_0_5_i_bcwt);
  vec_rsc_0_5_i_qa_d_mxwt <= VEC_LOOP_mux_22_nl & VEC_LOOP_mux_23_nl;
  vec_rsc_0_5_i_da_d <= vec_rsc_0_5_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_5_i_bcwt <= '0';
        vec_rsc_0_5_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_5_i_bcwt <= NOT((NOT(vec_rsc_0_5_i_bcwt OR vec_rsc_0_5_i_biwt))
            OR vec_rsc_0_5_i_bdwt);
        vec_rsc_0_5_i_bcwt_1 <= NOT((NOT(vec_rsc_0_5_i_bcwt_1 OR vec_rsc_0_5_i_biwt_1))
            OR vec_rsc_0_5_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_5_i_biwt_1 = '1' ) THEN
        vec_rsc_0_5_i_qa_d_bfwt_63_32 <= vec_rsc_0_5_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_5_i_biwt = '1' ) THEN
        vec_rsc_0_5_i_qa_d_bfwt_31_0 <= vec_rsc_0_5_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_5_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_5_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_5_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_5_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_5_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_5_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_63_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_67_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_65_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_5_i_bdwt <= vec_rsc_0_5_i_oswt AND core_wen;
  vec_rsc_0_5_i_biwt <= (NOT core_wten) AND vec_rsc_0_5_i_oswt;
  vec_rsc_0_5_i_bdwt_2 <= vec_rsc_0_5_i_oswt_1 AND core_wen;
  vec_rsc_0_5_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_5_i_oswt_1;
  VEC_LOOP_and_63_nl <= (vec_rsc_0_5_i_wea_d_core_psct(0)) AND vec_rsc_0_5_i_dswt_pff;
  vec_rsc_0_5_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_63_nl);
  vec_rsc_0_5_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_5_i_oswt_pff;
  VEC_LOOP_and_67_nl <= (NOT core_wten_pff) AND vec_rsc_0_5_i_oswt_1_pff;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_67_nl & vec_rsc_0_5_i_dswt_pff);
  VEC_LOOP_and_65_nl <= (vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_5_i_dswt_pff;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_65_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_4_i_biwt : IN STD_LOGIC;
    vec_rsc_0_4_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_4_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_4_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_4_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_18_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_19_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_18_nl <= MUX_v_32_2_2((vec_rsc_0_4_i_qa_d(63 DOWNTO 32)), vec_rsc_0_4_i_qa_d_bfwt_63_32,
      vec_rsc_0_4_i_bcwt_1);
  VEC_LOOP_mux_19_nl <= MUX_v_32_2_2((vec_rsc_0_4_i_qa_d(31 DOWNTO 0)), vec_rsc_0_4_i_qa_d_bfwt_31_0,
      vec_rsc_0_4_i_bcwt);
  vec_rsc_0_4_i_qa_d_mxwt <= VEC_LOOP_mux_18_nl & VEC_LOOP_mux_19_nl;
  vec_rsc_0_4_i_da_d <= vec_rsc_0_4_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_4_i_bcwt <= '0';
        vec_rsc_0_4_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_4_i_bcwt <= NOT((NOT(vec_rsc_0_4_i_bcwt OR vec_rsc_0_4_i_biwt))
            OR vec_rsc_0_4_i_bdwt);
        vec_rsc_0_4_i_bcwt_1 <= NOT((NOT(vec_rsc_0_4_i_bcwt_1 OR vec_rsc_0_4_i_biwt_1))
            OR vec_rsc_0_4_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_4_i_biwt_1 = '1' ) THEN
        vec_rsc_0_4_i_qa_d_bfwt_63_32 <= vec_rsc_0_4_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_4_i_biwt = '1' ) THEN
        vec_rsc_0_4_i_qa_d_bfwt_31_0 <= vec_rsc_0_4_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_4_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_4_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_4_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_4_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_4_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_4_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_52_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_56_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_54_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_4_i_bdwt <= vec_rsc_0_4_i_oswt AND core_wen;
  vec_rsc_0_4_i_biwt <= (NOT core_wten) AND vec_rsc_0_4_i_oswt;
  vec_rsc_0_4_i_bdwt_2 <= vec_rsc_0_4_i_oswt_1 AND core_wen;
  vec_rsc_0_4_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_4_i_oswt_1;
  VEC_LOOP_and_52_nl <= (vec_rsc_0_4_i_wea_d_core_psct(0)) AND vec_rsc_0_4_i_dswt_pff;
  vec_rsc_0_4_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_52_nl);
  vec_rsc_0_4_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_4_i_oswt_pff;
  VEC_LOOP_and_56_nl <= (NOT core_wten_pff) AND vec_rsc_0_4_i_oswt_1_pff;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_56_nl & vec_rsc_0_4_i_dswt_pff);
  VEC_LOOP_and_54_nl <= (vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_4_i_dswt_pff;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_54_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_3_i_biwt : IN STD_LOGIC;
    vec_rsc_0_3_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_3_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_3_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_3_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_14_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_15_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_14_nl <= MUX_v_32_2_2((vec_rsc_0_3_i_qa_d(63 DOWNTO 32)), vec_rsc_0_3_i_qa_d_bfwt_63_32,
      vec_rsc_0_3_i_bcwt_1);
  VEC_LOOP_mux_15_nl <= MUX_v_32_2_2((vec_rsc_0_3_i_qa_d(31 DOWNTO 0)), vec_rsc_0_3_i_qa_d_bfwt_31_0,
      vec_rsc_0_3_i_bcwt);
  vec_rsc_0_3_i_qa_d_mxwt <= VEC_LOOP_mux_14_nl & VEC_LOOP_mux_15_nl;
  vec_rsc_0_3_i_da_d <= vec_rsc_0_3_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_3_i_bcwt <= '0';
        vec_rsc_0_3_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_3_i_bcwt <= NOT((NOT(vec_rsc_0_3_i_bcwt OR vec_rsc_0_3_i_biwt))
            OR vec_rsc_0_3_i_bdwt);
        vec_rsc_0_3_i_bcwt_1 <= NOT((NOT(vec_rsc_0_3_i_bcwt_1 OR vec_rsc_0_3_i_biwt_1))
            OR vec_rsc_0_3_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_3_i_biwt_1 = '1' ) THEN
        vec_rsc_0_3_i_qa_d_bfwt_63_32 <= vec_rsc_0_3_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_3_i_biwt = '1' ) THEN
        vec_rsc_0_3_i_qa_d_bfwt_31_0 <= vec_rsc_0_3_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_3_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_3_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_3_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_3_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_3_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_3_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_41_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_45_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_43_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_3_i_bdwt <= vec_rsc_0_3_i_oswt AND core_wen;
  vec_rsc_0_3_i_biwt <= (NOT core_wten) AND vec_rsc_0_3_i_oswt;
  vec_rsc_0_3_i_bdwt_2 <= vec_rsc_0_3_i_oswt_1 AND core_wen;
  vec_rsc_0_3_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_3_i_oswt_1;
  VEC_LOOP_and_41_nl <= (vec_rsc_0_3_i_wea_d_core_psct(0)) AND vec_rsc_0_3_i_dswt_pff;
  vec_rsc_0_3_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_41_nl);
  vec_rsc_0_3_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_3_i_oswt_pff;
  VEC_LOOP_and_45_nl <= (NOT core_wten_pff) AND vec_rsc_0_3_i_oswt_1_pff;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_45_nl & vec_rsc_0_3_i_dswt_pff);
  VEC_LOOP_and_43_nl <= (vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_3_i_dswt_pff;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_43_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_2_i_biwt : IN STD_LOGIC;
    vec_rsc_0_2_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_2_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_2_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_2_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_10_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_11_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_10_nl <= MUX_v_32_2_2((vec_rsc_0_2_i_qa_d(63 DOWNTO 32)), vec_rsc_0_2_i_qa_d_bfwt_63_32,
      vec_rsc_0_2_i_bcwt_1);
  VEC_LOOP_mux_11_nl <= MUX_v_32_2_2((vec_rsc_0_2_i_qa_d(31 DOWNTO 0)), vec_rsc_0_2_i_qa_d_bfwt_31_0,
      vec_rsc_0_2_i_bcwt);
  vec_rsc_0_2_i_qa_d_mxwt <= VEC_LOOP_mux_10_nl & VEC_LOOP_mux_11_nl;
  vec_rsc_0_2_i_da_d <= vec_rsc_0_2_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_2_i_bcwt <= '0';
        vec_rsc_0_2_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_2_i_bcwt <= NOT((NOT(vec_rsc_0_2_i_bcwt OR vec_rsc_0_2_i_biwt))
            OR vec_rsc_0_2_i_bdwt);
        vec_rsc_0_2_i_bcwt_1 <= NOT((NOT(vec_rsc_0_2_i_bcwt_1 OR vec_rsc_0_2_i_biwt_1))
            OR vec_rsc_0_2_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_2_i_biwt_1 = '1' ) THEN
        vec_rsc_0_2_i_qa_d_bfwt_63_32 <= vec_rsc_0_2_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_2_i_biwt = '1' ) THEN
        vec_rsc_0_2_i_qa_d_bfwt_31_0 <= vec_rsc_0_2_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_2_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_2_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_2_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_2_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_2_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_2_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_30_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_34_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_32_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_2_i_bdwt <= vec_rsc_0_2_i_oswt AND core_wen;
  vec_rsc_0_2_i_biwt <= (NOT core_wten) AND vec_rsc_0_2_i_oswt;
  vec_rsc_0_2_i_bdwt_2 <= vec_rsc_0_2_i_oswt_1 AND core_wen;
  vec_rsc_0_2_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_2_i_oswt_1;
  VEC_LOOP_and_30_nl <= (vec_rsc_0_2_i_wea_d_core_psct(0)) AND vec_rsc_0_2_i_dswt_pff;
  vec_rsc_0_2_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_30_nl);
  vec_rsc_0_2_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_2_i_oswt_pff;
  VEC_LOOP_and_34_nl <= (NOT core_wten_pff) AND vec_rsc_0_2_i_oswt_1_pff;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_34_nl & vec_rsc_0_2_i_dswt_pff);
  VEC_LOOP_and_32_nl <= (vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_2_i_dswt_pff;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_32_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_1_i_biwt : IN STD_LOGIC;
    vec_rsc_0_1_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_1_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_1_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_1_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_6_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_7_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_6_nl <= MUX_v_32_2_2((vec_rsc_0_1_i_qa_d(63 DOWNTO 32)), vec_rsc_0_1_i_qa_d_bfwt_63_32,
      vec_rsc_0_1_i_bcwt_1);
  VEC_LOOP_mux_7_nl <= MUX_v_32_2_2((vec_rsc_0_1_i_qa_d(31 DOWNTO 0)), vec_rsc_0_1_i_qa_d_bfwt_31_0,
      vec_rsc_0_1_i_bcwt);
  vec_rsc_0_1_i_qa_d_mxwt <= VEC_LOOP_mux_6_nl & VEC_LOOP_mux_7_nl;
  vec_rsc_0_1_i_da_d <= vec_rsc_0_1_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_1_i_bcwt <= '0';
        vec_rsc_0_1_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_1_i_bcwt <= NOT((NOT(vec_rsc_0_1_i_bcwt OR vec_rsc_0_1_i_biwt))
            OR vec_rsc_0_1_i_bdwt);
        vec_rsc_0_1_i_bcwt_1 <= NOT((NOT(vec_rsc_0_1_i_bcwt_1 OR vec_rsc_0_1_i_biwt_1))
            OR vec_rsc_0_1_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_1_i_biwt_1 = '1' ) THEN
        vec_rsc_0_1_i_qa_d_bfwt_63_32 <= vec_rsc_0_1_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_1_i_biwt = '1' ) THEN
        vec_rsc_0_1_i_qa_d_bfwt_31_0 <= vec_rsc_0_1_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_1_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_1_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_1_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_1_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_1_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_1_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_19_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_23_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_21_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_1_i_bdwt <= vec_rsc_0_1_i_oswt AND core_wen;
  vec_rsc_0_1_i_biwt <= (NOT core_wten) AND vec_rsc_0_1_i_oswt;
  vec_rsc_0_1_i_bdwt_2 <= vec_rsc_0_1_i_oswt_1 AND core_wen;
  vec_rsc_0_1_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_1_i_oswt_1;
  VEC_LOOP_and_19_nl <= (vec_rsc_0_1_i_wea_d_core_psct(0)) AND vec_rsc_0_1_i_dswt_pff;
  vec_rsc_0_1_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_19_nl);
  vec_rsc_0_1_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_1_i_oswt_pff;
  VEC_LOOP_and_23_nl <= (NOT core_wten_pff) AND vec_rsc_0_1_i_oswt_1_pff;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_23_nl & vec_rsc_0_1_i_dswt_pff);
  VEC_LOOP_and_21_nl <= (vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_1_i_dswt_pff;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_21_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_wait_dp IS
  PORT(
    ensig_cgo_iro : IN STD_LOGIC;
    ensig_cgo_iro_1 : IN STD_LOGIC;
    core_wen : IN STD_LOGIC;
    ensig_cgo : IN STD_LOGIC;
    mult_cmp_ccs_ccore_en : OUT STD_LOGIC;
    ensig_cgo_1 : IN STD_LOGIC;
    modulo_sub_cmp_ccs_ccore_en : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_wait_dp IS
  -- Default Constants

BEGIN
  mult_cmp_ccs_ccore_en <= core_wen AND (ensig_cgo OR ensig_cgo_iro);
  modulo_sub_cmp_ccs_ccore_en <= core_wen AND (ensig_cgo_1 OR ensig_cgo_iro_1);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_0_i_biwt : IN STD_LOGIC;
    vec_rsc_0_0_i_bdwt : IN STD_LOGIC;
    vec_rsc_0_0_i_biwt_1 : IN STD_LOGIC;
    vec_rsc_0_0_i_bdwt_2 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_0_i_bcwt : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_bcwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  SIGNAL VEC_LOOP_mux_2_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_3_nl : STD_LOGIC_VECTOR (31 DOWNTO 0);
  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  VEC_LOOP_mux_2_nl <= MUX_v_32_2_2((vec_rsc_0_0_i_qa_d(63 DOWNTO 32)), vec_rsc_0_0_i_qa_d_bfwt_63_32,
      vec_rsc_0_0_i_bcwt_1);
  VEC_LOOP_mux_3_nl <= MUX_v_32_2_2((vec_rsc_0_0_i_qa_d(31 DOWNTO 0)), vec_rsc_0_0_i_qa_d_bfwt_31_0,
      vec_rsc_0_0_i_bcwt);
  vec_rsc_0_0_i_qa_d_mxwt <= VEC_LOOP_mux_2_nl & VEC_LOOP_mux_3_nl;
  vec_rsc_0_0_i_da_d <= vec_rsc_0_0_i_da_d_core(31 DOWNTO 0);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        vec_rsc_0_0_i_bcwt <= '0';
        vec_rsc_0_0_i_bcwt_1 <= '0';
      ELSE
        vec_rsc_0_0_i_bcwt <= NOT((NOT(vec_rsc_0_0_i_bcwt OR vec_rsc_0_0_i_biwt))
            OR vec_rsc_0_0_i_bdwt);
        vec_rsc_0_0_i_bcwt_1 <= NOT((NOT(vec_rsc_0_0_i_bcwt_1 OR vec_rsc_0_0_i_biwt_1))
            OR vec_rsc_0_0_i_bdwt_2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_0_i_biwt_1 = '1' ) THEN
        vec_rsc_0_0_i_qa_d_bfwt_63_32 <= vec_rsc_0_0_i_qa_d(63 DOWNTO 32);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( vec_rsc_0_0_i_biwt = '1' ) THEN
        vec_rsc_0_0_i_qa_d_bfwt_31_0 <= vec_rsc_0_0_i_qa_d(31 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_0_i_biwt : OUT STD_LOGIC;
    vec_rsc_0_0_i_bdwt : OUT STD_LOGIC;
    vec_rsc_0_0_i_biwt_1 : OUT STD_LOGIC;
    vec_rsc_0_0_i_bdwt_2 : OUT STD_LOGIC;
    vec_rsc_0_0_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl
    IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_0_i_dswt_pff : STD_LOGIC;

  SIGNAL VEC_LOOP_and_8_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_12_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_and_10_nl : STD_LOGIC;
BEGIN
  vec_rsc_0_0_i_bdwt <= vec_rsc_0_0_i_oswt AND core_wen;
  vec_rsc_0_0_i_biwt <= (NOT core_wten) AND vec_rsc_0_0_i_oswt;
  vec_rsc_0_0_i_bdwt_2 <= vec_rsc_0_0_i_oswt_1 AND core_wen;
  vec_rsc_0_0_i_biwt_1 <= (NOT core_wten) AND vec_rsc_0_0_i_oswt_1;
  VEC_LOOP_and_8_nl <= (vec_rsc_0_0_i_wea_d_core_psct(0)) AND vec_rsc_0_0_i_dswt_pff;
  vec_rsc_0_0_i_wea_d_core_sct <= STD_LOGIC_VECTOR'( '0' & VEC_LOOP_and_8_nl);
  vec_rsc_0_0_i_dswt_pff <= (NOT core_wten_pff) AND vec_rsc_0_0_i_oswt_pff;
  VEC_LOOP_and_12_nl <= (NOT core_wten_pff) AND vec_rsc_0_0_i_oswt_1_pff;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      AND STD_LOGIC_VECTOR'( VEC_LOOP_and_12_nl & vec_rsc_0_0_i_dswt_pff);
  VEC_LOOP_and_10_nl <= (vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0))
      AND vec_rsc_0_0_i_dswt_pff;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= STD_LOGIC_VECTOR'( '0'
      & VEC_LOOP_and_10_nl);
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    complete_rsci_oswt : IN STD_LOGIC;
    complete_rsci_wen_comp : OUT STD_LOGIC;
    complete_rsci_biwt : IN STD_LOGIC;
    complete_rsci_bdwt : IN STD_LOGIC;
    complete_rsci_bcwt : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL complete_rsci_bcwt_drv : STD_LOGIC;

BEGIN
  -- Output Reader Assignments
  complete_rsci_bcwt <= complete_rsci_bcwt_drv;

  complete_rsci_wen_comp <= (NOT complete_rsci_oswt) OR complete_rsci_biwt OR complete_rsci_bcwt_drv;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        complete_rsci_bcwt_drv <= '0';
      ELSE
        complete_rsci_bcwt_drv <= NOT((NOT(complete_rsci_bcwt_drv OR complete_rsci_biwt))
            OR complete_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    complete_rsci_oswt : IN STD_LOGIC;
    complete_rsci_biwt : OUT STD_LOGIC;
    complete_rsci_bdwt : OUT STD_LOGIC;
    complete_rsci_bcwt : IN STD_LOGIC;
    complete_rsci_ivld_core_sct : OUT STD_LOGIC;
    complete_rsci_irdy : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL complete_rsci_ogwt : STD_LOGIC;

BEGIN
  complete_rsci_bdwt <= complete_rsci_oswt AND core_wen;
  complete_rsci_biwt <= complete_rsci_ogwt AND complete_rsci_irdy;
  complete_rsci_ogwt <= complete_rsci_oswt AND (NOT complete_rsci_bcwt);
  complete_rsci_ivld_core_sct <= complete_rsci_ogwt;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    run_rsci_ivld_mxwt : OUT STD_LOGIC;
    run_rsci_ivld : IN STD_LOGIC;
    run_rsci_biwt : IN STD_LOGIC;
    run_rsci_bdwt : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL run_rsci_bcwt : STD_LOGIC;
  SIGNAL run_rsci_ivld_bfwt : STD_LOGIC;

  FUNCTION MUX_s_1_2_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  sel : STD_LOGIC)
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  run_rsci_ivld_mxwt <= MUX_s_1_2_2(run_rsci_ivld, run_rsci_ivld_bfwt, run_rsci_bcwt);
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        run_rsci_bcwt <= '0';
      ELSE
        run_rsci_bcwt <= NOT((NOT(run_rsci_bcwt OR run_rsci_biwt)) OR run_rsci_bdwt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( run_rsci_biwt = '1' ) THEN
        run_rsci_ivld_bfwt <= run_rsci_ivld;
      END IF;
    END IF;
  END PROCESS;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl IS
  PORT(
    core_wen : IN STD_LOGIC;
    run_rsci_oswt : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    run_rsci_biwt : OUT STD_LOGIC;
    run_rsci_bdwt : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl IS
  -- Default Constants

BEGIN
  run_rsci_bdwt <= run_rsci_oswt AND core_wen;
  run_rsci_biwt <= (NOT core_wten) AND run_rsci_oswt;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_0_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_twiddle_h_rsc_triosy_0_0_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_0_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_0_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_0_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_twiddle_h_rsc_triosy_0_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_twiddle_h_rsc_triosy_0_0_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_0_obj_iswt0 => twiddle_h_rsc_triosy_0_0_obj_iswt0,
      twiddle_h_rsc_triosy_0_0_obj_ld_core_sct => twiddle_h_rsc_triosy_0_0_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_1_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_twiddle_h_rsc_triosy_0_1_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_1_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_1_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_1_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_1_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_twiddle_h_rsc_triosy_0_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_twiddle_h_rsc_triosy_0_1_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_1_obj_iswt0 => twiddle_h_rsc_triosy_0_1_obj_iswt0,
      twiddle_h_rsc_triosy_0_1_obj_ld_core_sct => twiddle_h_rsc_triosy_0_1_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_2_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_twiddle_h_rsc_triosy_0_2_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_2_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_2_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_2_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_2_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_twiddle_h_rsc_triosy_0_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_twiddle_h_rsc_triosy_0_2_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_2_obj_iswt0 => twiddle_h_rsc_triosy_0_2_obj_iswt0,
      twiddle_h_rsc_triosy_0_2_obj_ld_core_sct => twiddle_h_rsc_triosy_0_2_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_3_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_twiddle_h_rsc_triosy_0_3_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_3_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_3_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_3_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_3_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_twiddle_h_rsc_triosy_0_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_twiddle_h_rsc_triosy_0_3_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_3_obj_iswt0 => twiddle_h_rsc_triosy_0_3_obj_iswt0,
      twiddle_h_rsc_triosy_0_3_obj_ld_core_sct => twiddle_h_rsc_triosy_0_3_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_4_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_twiddle_h_rsc_triosy_0_4_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_4_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_4_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_4_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_4_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_twiddle_h_rsc_triosy_0_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_twiddle_h_rsc_triosy_0_4_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_4_obj_iswt0 => twiddle_h_rsc_triosy_0_4_obj_iswt0,
      twiddle_h_rsc_triosy_0_4_obj_ld_core_sct => twiddle_h_rsc_triosy_0_4_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_5_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_twiddle_h_rsc_triosy_0_5_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_5_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_5_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_5_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_5_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_twiddle_h_rsc_triosy_0_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_twiddle_h_rsc_triosy_0_5_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_5_obj_iswt0 => twiddle_h_rsc_triosy_0_5_obj_iswt0,
      twiddle_h_rsc_triosy_0_5_obj_ld_core_sct => twiddle_h_rsc_triosy_0_5_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_6_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_twiddle_h_rsc_triosy_0_6_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_6_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_6_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_6_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_6_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_twiddle_h_rsc_triosy_0_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_twiddle_h_rsc_triosy_0_6_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_6_obj_iswt0 => twiddle_h_rsc_triosy_0_6_obj_iswt0,
      twiddle_h_rsc_triosy_0_6_obj_ld_core_sct => twiddle_h_rsc_triosy_0_6_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj IS
  PORT(
    twiddle_h_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_0_7_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_twiddle_h_rsc_triosy_0_7_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_7_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_0_7_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_0_7_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_0_7_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_twiddle_h_rsc_triosy_0_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_twiddle_h_rsc_triosy_0_7_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_7_obj_iswt0 => twiddle_h_rsc_triosy_0_7_obj_iswt0,
      twiddle_h_rsc_triosy_0_7_obj_ld_core_sct => twiddle_h_rsc_triosy_0_7_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_0_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_twiddle_h_rsc_triosy_1_0_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_0_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_0_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_0_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_twiddle_h_rsc_triosy_1_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_twiddle_h_rsc_triosy_1_0_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_0_obj_iswt0 => twiddle_h_rsc_triosy_1_0_obj_iswt0,
      twiddle_h_rsc_triosy_1_0_obj_ld_core_sct => twiddle_h_rsc_triosy_1_0_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_1_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_twiddle_h_rsc_triosy_1_1_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_1_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_1_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_1_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_1_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_twiddle_h_rsc_triosy_1_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_twiddle_h_rsc_triosy_1_1_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_1_obj_iswt0 => twiddle_h_rsc_triosy_1_1_obj_iswt0,
      twiddle_h_rsc_triosy_1_1_obj_ld_core_sct => twiddle_h_rsc_triosy_1_1_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_2_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_twiddle_h_rsc_triosy_1_2_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_2_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_2_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_2_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_2_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_twiddle_h_rsc_triosy_1_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_twiddle_h_rsc_triosy_1_2_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_2_obj_iswt0 => twiddle_h_rsc_triosy_1_2_obj_iswt0,
      twiddle_h_rsc_triosy_1_2_obj_ld_core_sct => twiddle_h_rsc_triosy_1_2_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_3_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_twiddle_h_rsc_triosy_1_3_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_3_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_3_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_3_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_3_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_twiddle_h_rsc_triosy_1_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_twiddle_h_rsc_triosy_1_3_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_3_obj_iswt0 => twiddle_h_rsc_triosy_1_3_obj_iswt0,
      twiddle_h_rsc_triosy_1_3_obj_ld_core_sct => twiddle_h_rsc_triosy_1_3_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_4_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_twiddle_h_rsc_triosy_1_4_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_4_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_4_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_4_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_4_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_twiddle_h_rsc_triosy_1_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_twiddle_h_rsc_triosy_1_4_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_4_obj_iswt0 => twiddle_h_rsc_triosy_1_4_obj_iswt0,
      twiddle_h_rsc_triosy_1_4_obj_ld_core_sct => twiddle_h_rsc_triosy_1_4_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_5_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_twiddle_h_rsc_triosy_1_5_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_5_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_5_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_5_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_5_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_twiddle_h_rsc_triosy_1_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_twiddle_h_rsc_triosy_1_5_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_5_obj_iswt0 => twiddle_h_rsc_triosy_1_5_obj_iswt0,
      twiddle_h_rsc_triosy_1_5_obj_ld_core_sct => twiddle_h_rsc_triosy_1_5_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_6_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_twiddle_h_rsc_triosy_1_6_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_6_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_6_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_6_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_6_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_twiddle_h_rsc_triosy_1_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_twiddle_h_rsc_triosy_1_6_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_6_obj_iswt0 => twiddle_h_rsc_triosy_1_6_obj_iswt0,
      twiddle_h_rsc_triosy_1_6_obj_ld_core_sct => twiddle_h_rsc_triosy_1_6_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj IS
  PORT(
    twiddle_h_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_triosy_1_7_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_twiddle_h_rsc_triosy_1_7_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_7_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_h_rsc_triosy_1_7_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_h_rsc_triosy_1_7_obj_ld_core_sct,
      lz => twiddle_h_rsc_triosy_1_7_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_twiddle_h_rsc_triosy_1_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_twiddle_h_rsc_triosy_1_7_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_7_obj_iswt0 => twiddle_h_rsc_triosy_1_7_obj_iswt0,
      twiddle_h_rsc_triosy_1_7_obj_ld_core_sct => twiddle_h_rsc_triosy_1_7_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj IS
  PORT(
    twiddle_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_0_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_twiddle_rsc_triosy_0_0_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_0_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_0_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_0_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_twiddle_rsc_triosy_0_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_twiddle_rsc_triosy_0_0_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_0_obj_iswt0 => twiddle_rsc_triosy_0_0_obj_iswt0,
      twiddle_rsc_triosy_0_0_obj_ld_core_sct => twiddle_rsc_triosy_0_0_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj IS
  PORT(
    twiddle_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_1_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_twiddle_rsc_triosy_0_1_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_1_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_1_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_1_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_1_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_twiddle_rsc_triosy_0_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_twiddle_rsc_triosy_0_1_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_1_obj_iswt0 => twiddle_rsc_triosy_0_1_obj_iswt0,
      twiddle_rsc_triosy_0_1_obj_ld_core_sct => twiddle_rsc_triosy_0_1_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj IS
  PORT(
    twiddle_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_2_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_twiddle_rsc_triosy_0_2_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_2_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_2_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_2_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_2_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_twiddle_rsc_triosy_0_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_twiddle_rsc_triosy_0_2_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_2_obj_iswt0 => twiddle_rsc_triosy_0_2_obj_iswt0,
      twiddle_rsc_triosy_0_2_obj_ld_core_sct => twiddle_rsc_triosy_0_2_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj IS
  PORT(
    twiddle_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_3_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_twiddle_rsc_triosy_0_3_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_3_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_3_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_3_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_3_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_twiddle_rsc_triosy_0_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_twiddle_rsc_triosy_0_3_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_3_obj_iswt0 => twiddle_rsc_triosy_0_3_obj_iswt0,
      twiddle_rsc_triosy_0_3_obj_ld_core_sct => twiddle_rsc_triosy_0_3_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj IS
  PORT(
    twiddle_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_4_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_twiddle_rsc_triosy_0_4_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_4_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_4_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_4_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_4_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_twiddle_rsc_triosy_0_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_twiddle_rsc_triosy_0_4_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_4_obj_iswt0 => twiddle_rsc_triosy_0_4_obj_iswt0,
      twiddle_rsc_triosy_0_4_obj_ld_core_sct => twiddle_rsc_triosy_0_4_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj IS
  PORT(
    twiddle_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_5_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_twiddle_rsc_triosy_0_5_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_5_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_5_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_5_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_5_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_twiddle_rsc_triosy_0_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_twiddle_rsc_triosy_0_5_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_5_obj_iswt0 => twiddle_rsc_triosy_0_5_obj_iswt0,
      twiddle_rsc_triosy_0_5_obj_ld_core_sct => twiddle_rsc_triosy_0_5_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj IS
  PORT(
    twiddle_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_6_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_twiddle_rsc_triosy_0_6_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_6_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_6_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_6_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_6_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_twiddle_rsc_triosy_0_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_twiddle_rsc_triosy_0_6_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_6_obj_iswt0 => twiddle_rsc_triosy_0_6_obj_iswt0,
      twiddle_rsc_triosy_0_6_obj_ld_core_sct => twiddle_rsc_triosy_0_6_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj IS
  PORT(
    twiddle_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_0_7_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_twiddle_rsc_triosy_0_7_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_0_7_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_0_7_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_0_7_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_0_7_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_twiddle_rsc_triosy_0_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_twiddle_rsc_triosy_0_7_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_0_7_obj_iswt0 => twiddle_rsc_triosy_0_7_obj_iswt0,
      twiddle_rsc_triosy_0_7_obj_ld_core_sct => twiddle_rsc_triosy_0_7_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj IS
  PORT(
    twiddle_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_0_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_twiddle_rsc_triosy_1_0_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_0_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_0_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_0_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_twiddle_rsc_triosy_1_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_twiddle_rsc_triosy_1_0_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_0_obj_iswt0 => twiddle_rsc_triosy_1_0_obj_iswt0,
      twiddle_rsc_triosy_1_0_obj_ld_core_sct => twiddle_rsc_triosy_1_0_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj IS
  PORT(
    twiddle_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_1_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_twiddle_rsc_triosy_1_1_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_1_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_1_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_1_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_1_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_twiddle_rsc_triosy_1_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_twiddle_rsc_triosy_1_1_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_1_obj_iswt0 => twiddle_rsc_triosy_1_1_obj_iswt0,
      twiddle_rsc_triosy_1_1_obj_ld_core_sct => twiddle_rsc_triosy_1_1_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj IS
  PORT(
    twiddle_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_2_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_twiddle_rsc_triosy_1_2_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_2_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_2_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_2_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_2_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_twiddle_rsc_triosy_1_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_twiddle_rsc_triosy_1_2_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_2_obj_iswt0 => twiddle_rsc_triosy_1_2_obj_iswt0,
      twiddle_rsc_triosy_1_2_obj_ld_core_sct => twiddle_rsc_triosy_1_2_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj IS
  PORT(
    twiddle_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_3_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_twiddle_rsc_triosy_1_3_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_3_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_3_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_3_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_3_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_twiddle_rsc_triosy_1_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_twiddle_rsc_triosy_1_3_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_3_obj_iswt0 => twiddle_rsc_triosy_1_3_obj_iswt0,
      twiddle_rsc_triosy_1_3_obj_ld_core_sct => twiddle_rsc_triosy_1_3_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj IS
  PORT(
    twiddle_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_4_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_twiddle_rsc_triosy_1_4_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_4_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_4_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_4_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_4_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_twiddle_rsc_triosy_1_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_twiddle_rsc_triosy_1_4_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_4_obj_iswt0 => twiddle_rsc_triosy_1_4_obj_iswt0,
      twiddle_rsc_triosy_1_4_obj_ld_core_sct => twiddle_rsc_triosy_1_4_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj IS
  PORT(
    twiddle_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_5_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_twiddle_rsc_triosy_1_5_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_5_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_5_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_5_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_5_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_twiddle_rsc_triosy_1_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_twiddle_rsc_triosy_1_5_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_5_obj_iswt0 => twiddle_rsc_triosy_1_5_obj_iswt0,
      twiddle_rsc_triosy_1_5_obj_ld_core_sct => twiddle_rsc_triosy_1_5_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj IS
  PORT(
    twiddle_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_6_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_twiddle_rsc_triosy_1_6_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_6_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_6_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_6_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_6_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_twiddle_rsc_triosy_1_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_twiddle_rsc_triosy_1_6_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_6_obj_iswt0 => twiddle_rsc_triosy_1_6_obj_iswt0,
      twiddle_rsc_triosy_1_6_obj_ld_core_sct => twiddle_rsc_triosy_1_6_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj IS
  PORT(
    twiddle_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_triosy_1_7_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_twiddle_rsc_triosy_1_7_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC;
      twiddle_rsc_triosy_1_7_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  twiddle_rsc_triosy_1_7_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => twiddle_rsc_triosy_1_7_obj_ld_core_sct,
      lz => twiddle_rsc_triosy_1_7_lz
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_twiddle_rsc_triosy_1_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_twiddle_rsc_triosy_1_7_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      twiddle_rsc_triosy_1_7_obj_iswt0 => twiddle_rsc_triosy_1_7_obj_iswt0,
      twiddle_rsc_triosy_1_7_obj_ld_core_sct => twiddle_rsc_triosy_1_7_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj IS
  PORT(
    r_rsc_triosy_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    r_rsc_triosy_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL r_rsc_triosy_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      r_rsc_triosy_obj_iswt0 : IN STD_LOGIC;
      r_rsc_triosy_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  r_rsc_triosy_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => r_rsc_triosy_obj_ld_core_sct,
      lz => r_rsc_triosy_lz
    );
  inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      r_rsc_triosy_obj_iswt0 => r_rsc_triosy_obj_iswt0,
      r_rsc_triosy_obj_ld_core_sct => r_rsc_triosy_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj IS
  PORT(
    p_rsc_triosy_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    p_rsc_triosy_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL p_rsc_triosy_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      p_rsc_triosy_obj_iswt0 : IN STD_LOGIC;
      p_rsc_triosy_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  p_rsc_triosy_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => p_rsc_triosy_obj_ld_core_sct,
      lz => p_rsc_triosy_lz
    );
  inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      p_rsc_triosy_obj_iswt0 => p_rsc_triosy_obj_iswt0,
      p_rsc_triosy_obj_ld_core_sct => p_rsc_triosy_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj IS
  PORT(
    vec_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_0_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_vec_rsc_triosy_0_0_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_0_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_0_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_0_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_vec_rsc_triosy_0_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_vec_rsc_triosy_0_0_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_0_obj_iswt0 => vec_rsc_triosy_0_0_obj_iswt0,
      vec_rsc_triosy_0_0_obj_ld_core_sct => vec_rsc_triosy_0_0_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj IS
  PORT(
    vec_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_1_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_vec_rsc_triosy_0_1_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_1_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_1_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_1_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_1_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_vec_rsc_triosy_0_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_vec_rsc_triosy_0_1_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_1_obj_iswt0 => vec_rsc_triosy_0_1_obj_iswt0,
      vec_rsc_triosy_0_1_obj_ld_core_sct => vec_rsc_triosy_0_1_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj IS
  PORT(
    vec_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_2_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_vec_rsc_triosy_0_2_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_2_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_2_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_2_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_2_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_vec_rsc_triosy_0_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_vec_rsc_triosy_0_2_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_2_obj_iswt0 => vec_rsc_triosy_0_2_obj_iswt0,
      vec_rsc_triosy_0_2_obj_ld_core_sct => vec_rsc_triosy_0_2_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj IS
  PORT(
    vec_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_3_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_vec_rsc_triosy_0_3_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_3_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_3_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_3_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_3_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_vec_rsc_triosy_0_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_vec_rsc_triosy_0_3_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_3_obj_iswt0 => vec_rsc_triosy_0_3_obj_iswt0,
      vec_rsc_triosy_0_3_obj_ld_core_sct => vec_rsc_triosy_0_3_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj IS
  PORT(
    vec_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_4_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_vec_rsc_triosy_0_4_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_4_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_4_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_4_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_4_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_vec_rsc_triosy_0_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_vec_rsc_triosy_0_4_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_4_obj_iswt0 => vec_rsc_triosy_0_4_obj_iswt0,
      vec_rsc_triosy_0_4_obj_ld_core_sct => vec_rsc_triosy_0_4_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj IS
  PORT(
    vec_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_5_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_vec_rsc_triosy_0_5_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_5_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_5_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_5_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_5_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_vec_rsc_triosy_0_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_vec_rsc_triosy_0_5_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_5_obj_iswt0 => vec_rsc_triosy_0_5_obj_iswt0,
      vec_rsc_triosy_0_5_obj_ld_core_sct => vec_rsc_triosy_0_5_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj IS
  PORT(
    vec_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_6_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_vec_rsc_triosy_0_6_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_6_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_6_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_6_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_6_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_vec_rsc_triosy_0_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_vec_rsc_triosy_0_6_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_6_obj_iswt0 => vec_rsc_triosy_0_6_obj_iswt0,
      vec_rsc_triosy_0_6_obj_ld_core_sct => vec_rsc_triosy_0_6_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj IS
  PORT(
    vec_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_0_7_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_vec_rsc_triosy_0_7_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_0_7_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_0_7_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_0_7_obj_ld_core_sct,
      lz => vec_rsc_triosy_0_7_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_vec_rsc_triosy_0_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_vec_rsc_triosy_0_7_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_0_7_obj_iswt0 => vec_rsc_triosy_0_7_obj_iswt0,
      vec_rsc_triosy_0_7_obj_ld_core_sct => vec_rsc_triosy_0_7_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj IS
  PORT(
    vec_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_0_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_vec_rsc_triosy_1_0_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_0_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_0_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_0_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_0_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_vec_rsc_triosy_1_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_vec_rsc_triosy_1_0_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_0_obj_iswt0 => vec_rsc_triosy_1_0_obj_iswt0,
      vec_rsc_triosy_1_0_obj_ld_core_sct => vec_rsc_triosy_1_0_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj IS
  PORT(
    vec_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_1_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_vec_rsc_triosy_1_1_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_1_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_1_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_1_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_1_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_vec_rsc_triosy_1_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_vec_rsc_triosy_1_1_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_1_obj_iswt0 => vec_rsc_triosy_1_1_obj_iswt0,
      vec_rsc_triosy_1_1_obj_ld_core_sct => vec_rsc_triosy_1_1_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj IS
  PORT(
    vec_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_2_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_vec_rsc_triosy_1_2_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_2_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_2_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_2_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_2_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_vec_rsc_triosy_1_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_vec_rsc_triosy_1_2_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_2_obj_iswt0 => vec_rsc_triosy_1_2_obj_iswt0,
      vec_rsc_triosy_1_2_obj_ld_core_sct => vec_rsc_triosy_1_2_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj IS
  PORT(
    vec_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_3_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_vec_rsc_triosy_1_3_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_3_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_3_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_3_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_3_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_vec_rsc_triosy_1_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_vec_rsc_triosy_1_3_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_3_obj_iswt0 => vec_rsc_triosy_1_3_obj_iswt0,
      vec_rsc_triosy_1_3_obj_ld_core_sct => vec_rsc_triosy_1_3_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj IS
  PORT(
    vec_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_4_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_vec_rsc_triosy_1_4_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_4_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_4_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_4_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_4_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_vec_rsc_triosy_1_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_vec_rsc_triosy_1_4_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_4_obj_iswt0 => vec_rsc_triosy_1_4_obj_iswt0,
      vec_rsc_triosy_1_4_obj_ld_core_sct => vec_rsc_triosy_1_4_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj IS
  PORT(
    vec_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_5_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_vec_rsc_triosy_1_5_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_5_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_5_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_5_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_5_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_vec_rsc_triosy_1_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_vec_rsc_triosy_1_5_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_5_obj_iswt0 => vec_rsc_triosy_1_5_obj_iswt0,
      vec_rsc_triosy_1_5_obj_ld_core_sct => vec_rsc_triosy_1_5_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj IS
  PORT(
    vec_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_6_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_vec_rsc_triosy_1_6_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_6_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_6_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_6_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_6_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_vec_rsc_triosy_1_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_vec_rsc_triosy_1_6_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_6_obj_iswt0 => vec_rsc_triosy_1_6_obj_iswt0,
      vec_rsc_triosy_1_6_obj_ld_core_sct => vec_rsc_triosy_1_6_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj IS
  PORT(
    vec_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_triosy_1_7_obj_ld_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_vec_rsc_triosy_1_7_wait_ctrl
    PORT(
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC;
      vec_rsc_triosy_1_7_obj_ld_core_sct : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  vec_rsc_triosy_1_7_obj : mgc_hls.mgc_io_sync_pkg_v2.mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => vec_rsc_triosy_1_7_obj_ld_core_sct,
      lz => vec_rsc_triosy_1_7_lz
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_vec_rsc_triosy_1_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_vec_rsc_triosy_1_7_wait_ctrl
    PORT MAP(
      core_wten => core_wten,
      vec_rsc_triosy_1_7_obj_iswt0 => vec_rsc_triosy_1_7_obj_iswt0,
      vec_rsc_triosy_1_7_obj_ld_core_sct => vec_rsc_triosy_1_7_obj_ld_core_sct
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_7_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_7_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_7_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_7_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_7_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_7_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_7_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_7_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp_inst_twiddle_h_rsc_1_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp_inst_twiddle_h_rsc_1_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_7_i_oswt => twiddle_h_rsc_1_7_i_oswt,
      twiddle_h_rsc_1_7_i_biwt => twiddle_h_rsc_1_7_i_biwt,
      twiddle_h_rsc_1_7_i_bdwt => twiddle_h_rsc_1_7_i_bdwt,
      twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_7_i_oswt_pff => twiddle_h_rsc_1_7_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp_inst_twiddle_h_rsc_1_7_i_qb_d,
      twiddle_h_rsc_1_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp_inst_twiddle_h_rsc_1_7_i_qb_d_mxwt,
      twiddle_h_rsc_1_7_i_biwt => twiddle_h_rsc_1_7_i_biwt,
      twiddle_h_rsc_1_7_i_bdwt => twiddle_h_rsc_1_7_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp_inst_twiddle_h_rsc_1_7_i_qb_d
      <= twiddle_h_rsc_1_7_i_qb_d;
  twiddle_h_rsc_1_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_twiddle_h_rsc_1_7_wait_dp_inst_twiddle_h_rsc_1_7_i_qb_d_mxwt;

  twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_6_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_6_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_6_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_6_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_6_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_6_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_6_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_6_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp_inst_twiddle_h_rsc_1_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp_inst_twiddle_h_rsc_1_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_6_i_oswt => twiddle_h_rsc_1_6_i_oswt,
      twiddle_h_rsc_1_6_i_biwt => twiddle_h_rsc_1_6_i_biwt,
      twiddle_h_rsc_1_6_i_bdwt => twiddle_h_rsc_1_6_i_bdwt,
      twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_6_i_oswt_pff => twiddle_h_rsc_1_6_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp_inst_twiddle_h_rsc_1_6_i_qb_d,
      twiddle_h_rsc_1_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp_inst_twiddle_h_rsc_1_6_i_qb_d_mxwt,
      twiddle_h_rsc_1_6_i_biwt => twiddle_h_rsc_1_6_i_biwt,
      twiddle_h_rsc_1_6_i_bdwt => twiddle_h_rsc_1_6_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp_inst_twiddle_h_rsc_1_6_i_qb_d
      <= twiddle_h_rsc_1_6_i_qb_d;
  twiddle_h_rsc_1_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_twiddle_h_rsc_1_6_wait_dp_inst_twiddle_h_rsc_1_6_i_qb_d_mxwt;

  twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_5_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_5_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_5_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_5_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_5_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_5_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_5_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_5_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp_inst_twiddle_h_rsc_1_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp_inst_twiddle_h_rsc_1_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_5_i_oswt => twiddle_h_rsc_1_5_i_oswt,
      twiddle_h_rsc_1_5_i_biwt => twiddle_h_rsc_1_5_i_biwt,
      twiddle_h_rsc_1_5_i_bdwt => twiddle_h_rsc_1_5_i_bdwt,
      twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_5_i_oswt_pff => twiddle_h_rsc_1_5_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp_inst_twiddle_h_rsc_1_5_i_qb_d,
      twiddle_h_rsc_1_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp_inst_twiddle_h_rsc_1_5_i_qb_d_mxwt,
      twiddle_h_rsc_1_5_i_biwt => twiddle_h_rsc_1_5_i_biwt,
      twiddle_h_rsc_1_5_i_bdwt => twiddle_h_rsc_1_5_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp_inst_twiddle_h_rsc_1_5_i_qb_d
      <= twiddle_h_rsc_1_5_i_qb_d;
  twiddle_h_rsc_1_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_twiddle_h_rsc_1_5_wait_dp_inst_twiddle_h_rsc_1_5_i_qb_d_mxwt;

  twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_4_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_4_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_4_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_4_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_4_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_4_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_4_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_4_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp_inst_twiddle_h_rsc_1_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp_inst_twiddle_h_rsc_1_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_4_i_oswt => twiddle_h_rsc_1_4_i_oswt,
      twiddle_h_rsc_1_4_i_biwt => twiddle_h_rsc_1_4_i_biwt,
      twiddle_h_rsc_1_4_i_bdwt => twiddle_h_rsc_1_4_i_bdwt,
      twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_4_i_oswt_pff => twiddle_h_rsc_1_4_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp_inst_twiddle_h_rsc_1_4_i_qb_d,
      twiddle_h_rsc_1_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp_inst_twiddle_h_rsc_1_4_i_qb_d_mxwt,
      twiddle_h_rsc_1_4_i_biwt => twiddle_h_rsc_1_4_i_biwt,
      twiddle_h_rsc_1_4_i_bdwt => twiddle_h_rsc_1_4_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp_inst_twiddle_h_rsc_1_4_i_qb_d
      <= twiddle_h_rsc_1_4_i_qb_d;
  twiddle_h_rsc_1_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_twiddle_h_rsc_1_4_wait_dp_inst_twiddle_h_rsc_1_4_i_qb_d_mxwt;

  twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_3_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_3_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_3_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_3_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_3_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_3_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_3_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_3_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp_inst_twiddle_h_rsc_1_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp_inst_twiddle_h_rsc_1_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_3_i_oswt => twiddle_h_rsc_1_3_i_oswt,
      twiddle_h_rsc_1_3_i_biwt => twiddle_h_rsc_1_3_i_biwt,
      twiddle_h_rsc_1_3_i_bdwt => twiddle_h_rsc_1_3_i_bdwt,
      twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_3_i_oswt_pff => twiddle_h_rsc_1_3_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp_inst_twiddle_h_rsc_1_3_i_qb_d,
      twiddle_h_rsc_1_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp_inst_twiddle_h_rsc_1_3_i_qb_d_mxwt,
      twiddle_h_rsc_1_3_i_biwt => twiddle_h_rsc_1_3_i_biwt,
      twiddle_h_rsc_1_3_i_bdwt => twiddle_h_rsc_1_3_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp_inst_twiddle_h_rsc_1_3_i_qb_d
      <= twiddle_h_rsc_1_3_i_qb_d;
  twiddle_h_rsc_1_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_twiddle_h_rsc_1_3_wait_dp_inst_twiddle_h_rsc_1_3_i_qb_d_mxwt;

  twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_2_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_2_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_2_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_2_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_2_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_2_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_2_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_2_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp_inst_twiddle_h_rsc_1_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp_inst_twiddle_h_rsc_1_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_2_i_oswt => twiddle_h_rsc_1_2_i_oswt,
      twiddle_h_rsc_1_2_i_biwt => twiddle_h_rsc_1_2_i_biwt,
      twiddle_h_rsc_1_2_i_bdwt => twiddle_h_rsc_1_2_i_bdwt,
      twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_2_i_oswt_pff => twiddle_h_rsc_1_2_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp_inst_twiddle_h_rsc_1_2_i_qb_d,
      twiddle_h_rsc_1_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp_inst_twiddle_h_rsc_1_2_i_qb_d_mxwt,
      twiddle_h_rsc_1_2_i_biwt => twiddle_h_rsc_1_2_i_biwt,
      twiddle_h_rsc_1_2_i_bdwt => twiddle_h_rsc_1_2_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp_inst_twiddle_h_rsc_1_2_i_qb_d
      <= twiddle_h_rsc_1_2_i_qb_d;
  twiddle_h_rsc_1_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_twiddle_h_rsc_1_2_wait_dp_inst_twiddle_h_rsc_1_2_i_qb_d_mxwt;

  twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_1_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_1_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_1_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_1_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_1_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_1_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_1_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_1_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp_inst_twiddle_h_rsc_1_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp_inst_twiddle_h_rsc_1_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_1_i_oswt => twiddle_h_rsc_1_1_i_oswt,
      twiddle_h_rsc_1_1_i_biwt => twiddle_h_rsc_1_1_i_biwt,
      twiddle_h_rsc_1_1_i_bdwt => twiddle_h_rsc_1_1_i_bdwt,
      twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_1_i_oswt_pff => twiddle_h_rsc_1_1_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp_inst_twiddle_h_rsc_1_1_i_qb_d,
      twiddle_h_rsc_1_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp_inst_twiddle_h_rsc_1_1_i_qb_d_mxwt,
      twiddle_h_rsc_1_1_i_biwt => twiddle_h_rsc_1_1_i_biwt,
      twiddle_h_rsc_1_1_i_bdwt => twiddle_h_rsc_1_1_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp_inst_twiddle_h_rsc_1_1_i_qb_d
      <= twiddle_h_rsc_1_1_i_qb_d;
  twiddle_h_rsc_1_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_twiddle_h_rsc_1_1_wait_dp_inst_twiddle_h_rsc_1_1_i_qb_d_mxwt;

  twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_1_0_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_1_0_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_0_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_0_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_0_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_0_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_0_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_1_0_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp_inst_twiddle_h_rsc_1_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp_inst_twiddle_h_rsc_1_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_1_0_i_oswt => twiddle_h_rsc_1_0_i_oswt,
      twiddle_h_rsc_1_0_i_biwt => twiddle_h_rsc_1_0_i_biwt,
      twiddle_h_rsc_1_0_i_bdwt => twiddle_h_rsc_1_0_i_bdwt,
      twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_1_0_i_oswt_pff => twiddle_h_rsc_1_0_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp_inst_twiddle_h_rsc_1_0_i_qb_d,
      twiddle_h_rsc_1_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp_inst_twiddle_h_rsc_1_0_i_qb_d_mxwt,
      twiddle_h_rsc_1_0_i_biwt => twiddle_h_rsc_1_0_i_biwt,
      twiddle_h_rsc_1_0_i_bdwt => twiddle_h_rsc_1_0_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp_inst_twiddle_h_rsc_1_0_i_qb_d
      <= twiddle_h_rsc_1_0_i_qb_d;
  twiddle_h_rsc_1_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_twiddle_h_rsc_1_0_wait_dp_inst_twiddle_h_rsc_1_0_i_qb_d_mxwt;

  twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_7_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_7_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_7_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_7_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_7_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_7_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_7_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_7_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp_inst_twiddle_h_rsc_0_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp_inst_twiddle_h_rsc_0_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_7_i_oswt => twiddle_h_rsc_0_7_i_oswt,
      twiddle_h_rsc_0_7_i_biwt => twiddle_h_rsc_0_7_i_biwt,
      twiddle_h_rsc_0_7_i_bdwt => twiddle_h_rsc_0_7_i_bdwt,
      twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_7_i_oswt_pff => twiddle_h_rsc_0_7_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp_inst_twiddle_h_rsc_0_7_i_qb_d,
      twiddle_h_rsc_0_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp_inst_twiddle_h_rsc_0_7_i_qb_d_mxwt,
      twiddle_h_rsc_0_7_i_biwt => twiddle_h_rsc_0_7_i_biwt,
      twiddle_h_rsc_0_7_i_bdwt => twiddle_h_rsc_0_7_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp_inst_twiddle_h_rsc_0_7_i_qb_d
      <= twiddle_h_rsc_0_7_i_qb_d;
  twiddle_h_rsc_0_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_twiddle_h_rsc_0_7_wait_dp_inst_twiddle_h_rsc_0_7_i_qb_d_mxwt;

  twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_6_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_6_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_6_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_6_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_6_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_6_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_6_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_6_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp_inst_twiddle_h_rsc_0_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp_inst_twiddle_h_rsc_0_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_6_i_oswt => twiddle_h_rsc_0_6_i_oswt,
      twiddle_h_rsc_0_6_i_biwt => twiddle_h_rsc_0_6_i_biwt,
      twiddle_h_rsc_0_6_i_bdwt => twiddle_h_rsc_0_6_i_bdwt,
      twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_6_i_oswt_pff => twiddle_h_rsc_0_6_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp_inst_twiddle_h_rsc_0_6_i_qb_d,
      twiddle_h_rsc_0_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp_inst_twiddle_h_rsc_0_6_i_qb_d_mxwt,
      twiddle_h_rsc_0_6_i_biwt => twiddle_h_rsc_0_6_i_biwt,
      twiddle_h_rsc_0_6_i_bdwt => twiddle_h_rsc_0_6_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp_inst_twiddle_h_rsc_0_6_i_qb_d
      <= twiddle_h_rsc_0_6_i_qb_d;
  twiddle_h_rsc_0_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_twiddle_h_rsc_0_6_wait_dp_inst_twiddle_h_rsc_0_6_i_qb_d_mxwt;

  twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_5_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_5_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_5_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_5_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_5_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_5_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_5_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_5_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp_inst_twiddle_h_rsc_0_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp_inst_twiddle_h_rsc_0_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_5_i_oswt => twiddle_h_rsc_0_5_i_oswt,
      twiddle_h_rsc_0_5_i_biwt => twiddle_h_rsc_0_5_i_biwt,
      twiddle_h_rsc_0_5_i_bdwt => twiddle_h_rsc_0_5_i_bdwt,
      twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_5_i_oswt_pff => twiddle_h_rsc_0_5_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp_inst_twiddle_h_rsc_0_5_i_qb_d,
      twiddle_h_rsc_0_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp_inst_twiddle_h_rsc_0_5_i_qb_d_mxwt,
      twiddle_h_rsc_0_5_i_biwt => twiddle_h_rsc_0_5_i_biwt,
      twiddle_h_rsc_0_5_i_bdwt => twiddle_h_rsc_0_5_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp_inst_twiddle_h_rsc_0_5_i_qb_d
      <= twiddle_h_rsc_0_5_i_qb_d;
  twiddle_h_rsc_0_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_twiddle_h_rsc_0_5_wait_dp_inst_twiddle_h_rsc_0_5_i_qb_d_mxwt;

  twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_4_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_4_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_4_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_4_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_4_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_4_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_4_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_4_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp_inst_twiddle_h_rsc_0_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp_inst_twiddle_h_rsc_0_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_4_i_oswt => twiddle_h_rsc_0_4_i_oswt,
      twiddle_h_rsc_0_4_i_biwt => twiddle_h_rsc_0_4_i_biwt,
      twiddle_h_rsc_0_4_i_bdwt => twiddle_h_rsc_0_4_i_bdwt,
      twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_4_i_oswt_pff => twiddle_h_rsc_0_4_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp_inst_twiddle_h_rsc_0_4_i_qb_d,
      twiddle_h_rsc_0_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp_inst_twiddle_h_rsc_0_4_i_qb_d_mxwt,
      twiddle_h_rsc_0_4_i_biwt => twiddle_h_rsc_0_4_i_biwt,
      twiddle_h_rsc_0_4_i_bdwt => twiddle_h_rsc_0_4_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp_inst_twiddle_h_rsc_0_4_i_qb_d
      <= twiddle_h_rsc_0_4_i_qb_d;
  twiddle_h_rsc_0_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_twiddle_h_rsc_0_4_wait_dp_inst_twiddle_h_rsc_0_4_i_qb_d_mxwt;

  twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_3_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_3_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_3_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_3_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_3_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_3_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_3_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_3_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst_twiddle_h_rsc_0_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst_twiddle_h_rsc_0_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_3_i_oswt => twiddle_h_rsc_0_3_i_oswt,
      twiddle_h_rsc_0_3_i_biwt => twiddle_h_rsc_0_3_i_biwt,
      twiddle_h_rsc_0_3_i_bdwt => twiddle_h_rsc_0_3_i_bdwt,
      twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_3_i_oswt_pff => twiddle_h_rsc_0_3_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst_twiddle_h_rsc_0_3_i_qb_d,
      twiddle_h_rsc_0_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst_twiddle_h_rsc_0_3_i_qb_d_mxwt,
      twiddle_h_rsc_0_3_i_biwt => twiddle_h_rsc_0_3_i_biwt,
      twiddle_h_rsc_0_3_i_bdwt => twiddle_h_rsc_0_3_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst_twiddle_h_rsc_0_3_i_qb_d
      <= twiddle_h_rsc_0_3_i_qb_d;
  twiddle_h_rsc_0_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_twiddle_h_rsc_0_3_wait_dp_inst_twiddle_h_rsc_0_3_i_qb_d_mxwt;

  twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_2_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_2_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_2_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_2_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_2_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_2_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_2_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_2_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst_twiddle_h_rsc_0_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst_twiddle_h_rsc_0_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_2_i_oswt => twiddle_h_rsc_0_2_i_oswt,
      twiddle_h_rsc_0_2_i_biwt => twiddle_h_rsc_0_2_i_biwt,
      twiddle_h_rsc_0_2_i_bdwt => twiddle_h_rsc_0_2_i_bdwt,
      twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_2_i_oswt_pff => twiddle_h_rsc_0_2_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst_twiddle_h_rsc_0_2_i_qb_d,
      twiddle_h_rsc_0_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst_twiddle_h_rsc_0_2_i_qb_d_mxwt,
      twiddle_h_rsc_0_2_i_biwt => twiddle_h_rsc_0_2_i_biwt,
      twiddle_h_rsc_0_2_i_bdwt => twiddle_h_rsc_0_2_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst_twiddle_h_rsc_0_2_i_qb_d
      <= twiddle_h_rsc_0_2_i_qb_d;
  twiddle_h_rsc_0_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_twiddle_h_rsc_0_2_wait_dp_inst_twiddle_h_rsc_0_2_i_qb_d_mxwt;

  twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_1_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_1_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_1_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_1_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_1_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_1_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_1_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_1_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst_twiddle_h_rsc_0_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst_twiddle_h_rsc_0_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_1_i_oswt => twiddle_h_rsc_0_1_i_oswt,
      twiddle_h_rsc_0_1_i_biwt => twiddle_h_rsc_0_1_i_biwt,
      twiddle_h_rsc_0_1_i_bdwt => twiddle_h_rsc_0_1_i_bdwt,
      twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_1_i_oswt_pff => twiddle_h_rsc_0_1_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst_twiddle_h_rsc_0_1_i_qb_d,
      twiddle_h_rsc_0_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst_twiddle_h_rsc_0_1_i_qb_d_mxwt,
      twiddle_h_rsc_0_1_i_biwt => twiddle_h_rsc_0_1_i_biwt,
      twiddle_h_rsc_0_1_i_bdwt => twiddle_h_rsc_0_1_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst_twiddle_h_rsc_0_1_i_qb_d
      <= twiddle_h_rsc_0_1_i_qb_d;
  twiddle_h_rsc_0_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_twiddle_h_rsc_0_1_wait_dp_inst_twiddle_h_rsc_0_1_i_qb_d_mxwt;

  twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_h_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_h_rsc_0_0_i_oswt : IN STD_LOGIC;
    twiddle_h_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_h_rsc_0_0_i_biwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_0_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_0_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_0_i_biwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_0_i_bdwt : OUT STD_LOGIC;
      twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_h_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_0_i_biwt : IN STD_LOGIC;
      twiddle_h_rsc_0_0_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst_twiddle_h_rsc_0_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst_twiddle_h_rsc_0_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_h_rsc_0_0_i_oswt => twiddle_h_rsc_0_0_i_oswt,
      twiddle_h_rsc_0_0_i_biwt => twiddle_h_rsc_0_0_i_biwt,
      twiddle_h_rsc_0_0_i_bdwt => twiddle_h_rsc_0_0_i_bdwt,
      twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_h_rsc_0_0_i_oswt_pff => twiddle_h_rsc_0_0_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst_twiddle_h_rsc_0_0_i_qb_d,
      twiddle_h_rsc_0_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst_twiddle_h_rsc_0_0_i_qb_d_mxwt,
      twiddle_h_rsc_0_0_i_biwt => twiddle_h_rsc_0_0_i_biwt,
      twiddle_h_rsc_0_0_i_bdwt => twiddle_h_rsc_0_0_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst_twiddle_h_rsc_0_0_i_qb_d
      <= twiddle_h_rsc_0_0_i_qb_d;
  twiddle_h_rsc_0_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_twiddle_h_rsc_0_0_wait_dp_inst_twiddle_h_rsc_0_0_i_qb_d_mxwt;

  twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_7_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_7_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_7_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_7_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_7_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_7_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_7_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_7_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp_inst_twiddle_rsc_1_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp_inst_twiddle_rsc_1_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_7_i_oswt => twiddle_rsc_1_7_i_oswt,
      twiddle_rsc_1_7_i_biwt => twiddle_rsc_1_7_i_biwt,
      twiddle_rsc_1_7_i_bdwt => twiddle_rsc_1_7_i_bdwt,
      twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_7_i_oswt_pff => twiddle_rsc_1_7_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp_inst_twiddle_rsc_1_7_i_qb_d,
      twiddle_rsc_1_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp_inst_twiddle_rsc_1_7_i_qb_d_mxwt,
      twiddle_rsc_1_7_i_biwt => twiddle_rsc_1_7_i_biwt,
      twiddle_rsc_1_7_i_bdwt => twiddle_rsc_1_7_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp_inst_twiddle_rsc_1_7_i_qb_d
      <= twiddle_rsc_1_7_i_qb_d;
  twiddle_rsc_1_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_twiddle_rsc_1_7_wait_dp_inst_twiddle_rsc_1_7_i_qb_d_mxwt;

  twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_6_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_6_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_6_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_6_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_6_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_6_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_6_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_6_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp_inst_twiddle_rsc_1_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp_inst_twiddle_rsc_1_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_6_i_oswt => twiddle_rsc_1_6_i_oswt,
      twiddle_rsc_1_6_i_biwt => twiddle_rsc_1_6_i_biwt,
      twiddle_rsc_1_6_i_bdwt => twiddle_rsc_1_6_i_bdwt,
      twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_6_i_oswt_pff => twiddle_rsc_1_6_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp_inst_twiddle_rsc_1_6_i_qb_d,
      twiddle_rsc_1_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp_inst_twiddle_rsc_1_6_i_qb_d_mxwt,
      twiddle_rsc_1_6_i_biwt => twiddle_rsc_1_6_i_biwt,
      twiddle_rsc_1_6_i_bdwt => twiddle_rsc_1_6_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp_inst_twiddle_rsc_1_6_i_qb_d
      <= twiddle_rsc_1_6_i_qb_d;
  twiddle_rsc_1_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_twiddle_rsc_1_6_wait_dp_inst_twiddle_rsc_1_6_i_qb_d_mxwt;

  twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_5_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_5_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_5_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_5_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_5_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_5_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_5_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_5_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp_inst_twiddle_rsc_1_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp_inst_twiddle_rsc_1_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_5_i_oswt => twiddle_rsc_1_5_i_oswt,
      twiddle_rsc_1_5_i_biwt => twiddle_rsc_1_5_i_biwt,
      twiddle_rsc_1_5_i_bdwt => twiddle_rsc_1_5_i_bdwt,
      twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_5_i_oswt_pff => twiddle_rsc_1_5_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp_inst_twiddle_rsc_1_5_i_qb_d,
      twiddle_rsc_1_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp_inst_twiddle_rsc_1_5_i_qb_d_mxwt,
      twiddle_rsc_1_5_i_biwt => twiddle_rsc_1_5_i_biwt,
      twiddle_rsc_1_5_i_bdwt => twiddle_rsc_1_5_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp_inst_twiddle_rsc_1_5_i_qb_d
      <= twiddle_rsc_1_5_i_qb_d;
  twiddle_rsc_1_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_twiddle_rsc_1_5_wait_dp_inst_twiddle_rsc_1_5_i_qb_d_mxwt;

  twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_4_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_4_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_4_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_4_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_4_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_4_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_4_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_4_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp_inst_twiddle_rsc_1_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp_inst_twiddle_rsc_1_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_4_i_oswt => twiddle_rsc_1_4_i_oswt,
      twiddle_rsc_1_4_i_biwt => twiddle_rsc_1_4_i_biwt,
      twiddle_rsc_1_4_i_bdwt => twiddle_rsc_1_4_i_bdwt,
      twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_4_i_oswt_pff => twiddle_rsc_1_4_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp_inst_twiddle_rsc_1_4_i_qb_d,
      twiddle_rsc_1_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp_inst_twiddle_rsc_1_4_i_qb_d_mxwt,
      twiddle_rsc_1_4_i_biwt => twiddle_rsc_1_4_i_biwt,
      twiddle_rsc_1_4_i_bdwt => twiddle_rsc_1_4_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp_inst_twiddle_rsc_1_4_i_qb_d
      <= twiddle_rsc_1_4_i_qb_d;
  twiddle_rsc_1_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_twiddle_rsc_1_4_wait_dp_inst_twiddle_rsc_1_4_i_qb_d_mxwt;

  twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_3_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_3_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_3_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_3_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_3_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_3_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_3_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_3_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp_inst_twiddle_rsc_1_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp_inst_twiddle_rsc_1_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_3_i_oswt => twiddle_rsc_1_3_i_oswt,
      twiddle_rsc_1_3_i_biwt => twiddle_rsc_1_3_i_biwt,
      twiddle_rsc_1_3_i_bdwt => twiddle_rsc_1_3_i_bdwt,
      twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_3_i_oswt_pff => twiddle_rsc_1_3_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp_inst_twiddle_rsc_1_3_i_qb_d,
      twiddle_rsc_1_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp_inst_twiddle_rsc_1_3_i_qb_d_mxwt,
      twiddle_rsc_1_3_i_biwt => twiddle_rsc_1_3_i_biwt,
      twiddle_rsc_1_3_i_bdwt => twiddle_rsc_1_3_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp_inst_twiddle_rsc_1_3_i_qb_d
      <= twiddle_rsc_1_3_i_qb_d;
  twiddle_rsc_1_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_twiddle_rsc_1_3_wait_dp_inst_twiddle_rsc_1_3_i_qb_d_mxwt;

  twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_2_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_2_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_2_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_2_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_2_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_2_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_2_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_2_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp_inst_twiddle_rsc_1_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp_inst_twiddle_rsc_1_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_2_i_oswt => twiddle_rsc_1_2_i_oswt,
      twiddle_rsc_1_2_i_biwt => twiddle_rsc_1_2_i_biwt,
      twiddle_rsc_1_2_i_bdwt => twiddle_rsc_1_2_i_bdwt,
      twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_2_i_oswt_pff => twiddle_rsc_1_2_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp_inst_twiddle_rsc_1_2_i_qb_d,
      twiddle_rsc_1_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp_inst_twiddle_rsc_1_2_i_qb_d_mxwt,
      twiddle_rsc_1_2_i_biwt => twiddle_rsc_1_2_i_biwt,
      twiddle_rsc_1_2_i_bdwt => twiddle_rsc_1_2_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp_inst_twiddle_rsc_1_2_i_qb_d
      <= twiddle_rsc_1_2_i_qb_d;
  twiddle_rsc_1_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_twiddle_rsc_1_2_wait_dp_inst_twiddle_rsc_1_2_i_qb_d_mxwt;

  twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_1_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_1_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_1_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_1_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_1_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_1_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_1_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_1_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp_inst_twiddle_rsc_1_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp_inst_twiddle_rsc_1_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_1_i_oswt => twiddle_rsc_1_1_i_oswt,
      twiddle_rsc_1_1_i_biwt => twiddle_rsc_1_1_i_biwt,
      twiddle_rsc_1_1_i_bdwt => twiddle_rsc_1_1_i_bdwt,
      twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_1_i_oswt_pff => twiddle_rsc_1_1_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp_inst_twiddle_rsc_1_1_i_qb_d,
      twiddle_rsc_1_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp_inst_twiddle_rsc_1_1_i_qb_d_mxwt,
      twiddle_rsc_1_1_i_biwt => twiddle_rsc_1_1_i_biwt,
      twiddle_rsc_1_1_i_bdwt => twiddle_rsc_1_1_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp_inst_twiddle_rsc_1_1_i_qb_d
      <= twiddle_rsc_1_1_i_qb_d;
  twiddle_rsc_1_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_twiddle_rsc_1_1_wait_dp_inst_twiddle_rsc_1_1_i_qb_d_mxwt;

  twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_1_0_i_oswt : IN STD_LOGIC;
    twiddle_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_1_0_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_0_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_0_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_0_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_1_0_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_0_i_biwt : IN STD_LOGIC;
      twiddle_rsc_1_0_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp_inst_twiddle_rsc_1_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp_inst_twiddle_rsc_1_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_1_0_i_oswt => twiddle_rsc_1_0_i_oswt,
      twiddle_rsc_1_0_i_biwt => twiddle_rsc_1_0_i_biwt,
      twiddle_rsc_1_0_i_bdwt => twiddle_rsc_1_0_i_bdwt,
      twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_1_0_i_oswt_pff => twiddle_rsc_1_0_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp_inst_twiddle_rsc_1_0_i_qb_d,
      twiddle_rsc_1_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp_inst_twiddle_rsc_1_0_i_qb_d_mxwt,
      twiddle_rsc_1_0_i_biwt => twiddle_rsc_1_0_i_biwt,
      twiddle_rsc_1_0_i_bdwt => twiddle_rsc_1_0_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp_inst_twiddle_rsc_1_0_i_qb_d
      <= twiddle_rsc_1_0_i_qb_d;
  twiddle_rsc_1_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_twiddle_rsc_1_0_wait_dp_inst_twiddle_rsc_1_0_i_qb_d_mxwt;

  twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_7_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_7_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_7_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_7_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_7_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_7_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_7_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_7_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp_inst_twiddle_rsc_0_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp_inst_twiddle_rsc_0_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_7_i_oswt => twiddle_rsc_0_7_i_oswt,
      twiddle_rsc_0_7_i_biwt => twiddle_rsc_0_7_i_biwt,
      twiddle_rsc_0_7_i_bdwt => twiddle_rsc_0_7_i_bdwt,
      twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_7_i_oswt_pff => twiddle_rsc_0_7_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp_inst_twiddle_rsc_0_7_i_qb_d,
      twiddle_rsc_0_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp_inst_twiddle_rsc_0_7_i_qb_d_mxwt,
      twiddle_rsc_0_7_i_biwt => twiddle_rsc_0_7_i_biwt,
      twiddle_rsc_0_7_i_bdwt => twiddle_rsc_0_7_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp_inst_twiddle_rsc_0_7_i_qb_d
      <= twiddle_rsc_0_7_i_qb_d;
  twiddle_rsc_0_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_twiddle_rsc_0_7_wait_dp_inst_twiddle_rsc_0_7_i_qb_d_mxwt;

  twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_6_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_6_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_6_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_6_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_6_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_6_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_6_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_6_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp_inst_twiddle_rsc_0_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp_inst_twiddle_rsc_0_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_6_i_oswt => twiddle_rsc_0_6_i_oswt,
      twiddle_rsc_0_6_i_biwt => twiddle_rsc_0_6_i_biwt,
      twiddle_rsc_0_6_i_bdwt => twiddle_rsc_0_6_i_bdwt,
      twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_6_i_oswt_pff => twiddle_rsc_0_6_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp_inst_twiddle_rsc_0_6_i_qb_d,
      twiddle_rsc_0_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp_inst_twiddle_rsc_0_6_i_qb_d_mxwt,
      twiddle_rsc_0_6_i_biwt => twiddle_rsc_0_6_i_biwt,
      twiddle_rsc_0_6_i_bdwt => twiddle_rsc_0_6_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp_inst_twiddle_rsc_0_6_i_qb_d
      <= twiddle_rsc_0_6_i_qb_d;
  twiddle_rsc_0_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_twiddle_rsc_0_6_wait_dp_inst_twiddle_rsc_0_6_i_qb_d_mxwt;

  twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_5_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_5_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_5_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_5_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_5_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_5_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_5_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_5_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp_inst_twiddle_rsc_0_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp_inst_twiddle_rsc_0_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_5_i_oswt => twiddle_rsc_0_5_i_oswt,
      twiddle_rsc_0_5_i_biwt => twiddle_rsc_0_5_i_biwt,
      twiddle_rsc_0_5_i_bdwt => twiddle_rsc_0_5_i_bdwt,
      twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_5_i_oswt_pff => twiddle_rsc_0_5_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp_inst_twiddle_rsc_0_5_i_qb_d,
      twiddle_rsc_0_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp_inst_twiddle_rsc_0_5_i_qb_d_mxwt,
      twiddle_rsc_0_5_i_biwt => twiddle_rsc_0_5_i_biwt,
      twiddle_rsc_0_5_i_bdwt => twiddle_rsc_0_5_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp_inst_twiddle_rsc_0_5_i_qb_d
      <= twiddle_rsc_0_5_i_qb_d;
  twiddle_rsc_0_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_twiddle_rsc_0_5_wait_dp_inst_twiddle_rsc_0_5_i_qb_d_mxwt;

  twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_4_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_4_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_4_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_4_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_4_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_4_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_4_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_4_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp_inst_twiddle_rsc_0_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp_inst_twiddle_rsc_0_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_4_i_oswt => twiddle_rsc_0_4_i_oswt,
      twiddle_rsc_0_4_i_biwt => twiddle_rsc_0_4_i_biwt,
      twiddle_rsc_0_4_i_bdwt => twiddle_rsc_0_4_i_bdwt,
      twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_4_i_oswt_pff => twiddle_rsc_0_4_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp_inst_twiddle_rsc_0_4_i_qb_d,
      twiddle_rsc_0_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp_inst_twiddle_rsc_0_4_i_qb_d_mxwt,
      twiddle_rsc_0_4_i_biwt => twiddle_rsc_0_4_i_biwt,
      twiddle_rsc_0_4_i_bdwt => twiddle_rsc_0_4_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp_inst_twiddle_rsc_0_4_i_qb_d
      <= twiddle_rsc_0_4_i_qb_d;
  twiddle_rsc_0_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_twiddle_rsc_0_4_wait_dp_inst_twiddle_rsc_0_4_i_qb_d_mxwt;

  twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_3_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_3_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_3_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_3_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_3_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_3_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_3_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_3_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst_twiddle_rsc_0_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst_twiddle_rsc_0_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_3_i_oswt => twiddle_rsc_0_3_i_oswt,
      twiddle_rsc_0_3_i_biwt => twiddle_rsc_0_3_i_biwt,
      twiddle_rsc_0_3_i_bdwt => twiddle_rsc_0_3_i_bdwt,
      twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_3_i_oswt_pff => twiddle_rsc_0_3_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst_twiddle_rsc_0_3_i_qb_d,
      twiddle_rsc_0_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst_twiddle_rsc_0_3_i_qb_d_mxwt,
      twiddle_rsc_0_3_i_biwt => twiddle_rsc_0_3_i_biwt,
      twiddle_rsc_0_3_i_bdwt => twiddle_rsc_0_3_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst_twiddle_rsc_0_3_i_qb_d
      <= twiddle_rsc_0_3_i_qb_d;
  twiddle_rsc_0_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_twiddle_rsc_0_3_wait_dp_inst_twiddle_rsc_0_3_i_qb_d_mxwt;

  twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_2_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_2_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_2_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_2_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_2_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_2_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_2_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_2_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst_twiddle_rsc_0_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst_twiddle_rsc_0_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_2_i_oswt => twiddle_rsc_0_2_i_oswt,
      twiddle_rsc_0_2_i_biwt => twiddle_rsc_0_2_i_biwt,
      twiddle_rsc_0_2_i_bdwt => twiddle_rsc_0_2_i_bdwt,
      twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_2_i_oswt_pff => twiddle_rsc_0_2_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst_twiddle_rsc_0_2_i_qb_d,
      twiddle_rsc_0_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst_twiddle_rsc_0_2_i_qb_d_mxwt,
      twiddle_rsc_0_2_i_biwt => twiddle_rsc_0_2_i_biwt,
      twiddle_rsc_0_2_i_bdwt => twiddle_rsc_0_2_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst_twiddle_rsc_0_2_i_qb_d
      <= twiddle_rsc_0_2_i_qb_d;
  twiddle_rsc_0_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_twiddle_rsc_0_2_wait_dp_inst_twiddle_rsc_0_2_i_qb_d_mxwt;

  twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_1_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_1_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_1_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_1_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_1_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_1_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_1_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_1_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst_twiddle_rsc_0_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst_twiddle_rsc_0_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_1_i_oswt => twiddle_rsc_0_1_i_oswt,
      twiddle_rsc_0_1_i_biwt => twiddle_rsc_0_1_i_biwt,
      twiddle_rsc_0_1_i_bdwt => twiddle_rsc_0_1_i_bdwt,
      twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_1_i_oswt_pff => twiddle_rsc_0_1_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst_twiddle_rsc_0_1_i_qb_d,
      twiddle_rsc_0_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst_twiddle_rsc_0_1_i_qb_d_mxwt,
      twiddle_rsc_0_1_i_biwt => twiddle_rsc_0_1_i_biwt,
      twiddle_rsc_0_1_i_bdwt => twiddle_rsc_0_1_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst_twiddle_rsc_0_1_i_qb_d
      <= twiddle_rsc_0_1_i_qb_d;
  twiddle_rsc_0_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_twiddle_rsc_0_1_wait_dp_inst_twiddle_rsc_0_1_i_qb_d_mxwt;

  twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    twiddle_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    twiddle_rsc_0_0_i_oswt : IN STD_LOGIC;
    twiddle_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
    core_wten_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL twiddle_rsc_0_0_i_biwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_0_i_bdwt : STD_LOGIC;
  SIGNAL twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_0_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_0_i_biwt : OUT STD_LOGIC;
      twiddle_rsc_0_0_i_bdwt : OUT STD_LOGIC;
      twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC;
      twiddle_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_0_i_biwt : IN STD_LOGIC;
      twiddle_rsc_0_0_i_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst_twiddle_rsc_0_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst_twiddle_rsc_0_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_ctrl_inst
      : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      twiddle_rsc_0_0_i_oswt => twiddle_rsc_0_0_i_oswt,
      twiddle_rsc_0_0_i_biwt => twiddle_rsc_0_0_i_biwt,
      twiddle_rsc_0_0_i_bdwt => twiddle_rsc_0_0_i_bdwt,
      twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct => twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct,
      twiddle_rsc_0_0_i_oswt_pff => twiddle_rsc_0_0_i_oswt_pff,
      core_wten_pff => core_wten_pff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst :
      inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst_twiddle_rsc_0_0_i_qb_d,
      twiddle_rsc_0_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst_twiddle_rsc_0_0_i_qb_d_mxwt,
      twiddle_rsc_0_0_i_biwt => twiddle_rsc_0_0_i_biwt,
      twiddle_rsc_0_0_i_bdwt => twiddle_rsc_0_0_i_bdwt
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst_twiddle_rsc_0_0_i_qb_d
      <= twiddle_rsc_0_0_i_qb_d;
  twiddle_rsc_0_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_twiddle_rsc_0_0_wait_dp_inst_twiddle_rsc_0_0_i_qb_d_mxwt;

  twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_core_sct;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_7_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_7_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_7_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_7_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_7_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_7_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_7_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_7_i_biwt : IN STD_LOGIC;
      vec_rsc_1_7_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_7_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_7_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_7_i_oswt => vec_rsc_1_7_i_oswt,
      vec_rsc_1_7_i_oswt_1 => vec_rsc_1_7_i_oswt_1,
      vec_rsc_1_7_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_wea_d_core_psct,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_7_i_biwt => vec_rsc_1_7_i_biwt,
      vec_rsc_1_7_i_bdwt => vec_rsc_1_7_i_bdwt,
      vec_rsc_1_7_i_biwt_1 => vec_rsc_1_7_i_biwt_1,
      vec_rsc_1_7_i_bdwt_2 => vec_rsc_1_7_i_bdwt_2,
      vec_rsc_1_7_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_wea_d_core_sct,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_7_i_oswt_pff => vec_rsc_1_7_i_oswt_pff,
      vec_rsc_1_7_i_oswt_1_pff => vec_rsc_1_7_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_7_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_7_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_wea_d_core_sct;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_ctrl_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_7_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_da_d,
      vec_rsc_1_7_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_qa_d,
      vec_rsc_1_7_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_da_d_core,
      vec_rsc_1_7_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_qa_d_mxwt,
      vec_rsc_1_7_i_biwt => vec_rsc_1_7_i_biwt,
      vec_rsc_1_7_i_bdwt => vec_rsc_1_7_i_bdwt,
      vec_rsc_1_7_i_biwt_1 => vec_rsc_1_7_i_biwt_1,
      vec_rsc_1_7_i_bdwt_2 => vec_rsc_1_7_i_bdwt_2
    );
  vec_rsc_1_7_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_qa_d
      <= vec_rsc_1_7_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_7_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_7_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_vec_rsc_1_7_wait_dp_inst_vec_rsc_1_7_i_qa_d_mxwt;

  vec_rsc_1_7_i_wea_d <= vec_rsc_1_7_i_wea_d_core_sct;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_7_i_da_d <= vec_rsc_1_7_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_6_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_6_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_6_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_6_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_6_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_6_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_6_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_6_i_biwt : IN STD_LOGIC;
      vec_rsc_1_6_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_6_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_6_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_6_i_oswt => vec_rsc_1_6_i_oswt,
      vec_rsc_1_6_i_oswt_1 => vec_rsc_1_6_i_oswt_1,
      vec_rsc_1_6_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_wea_d_core_psct,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_6_i_biwt => vec_rsc_1_6_i_biwt,
      vec_rsc_1_6_i_bdwt => vec_rsc_1_6_i_bdwt,
      vec_rsc_1_6_i_biwt_1 => vec_rsc_1_6_i_biwt_1,
      vec_rsc_1_6_i_bdwt_2 => vec_rsc_1_6_i_bdwt_2,
      vec_rsc_1_6_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_wea_d_core_sct,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_6_i_oswt_pff => vec_rsc_1_6_i_oswt_pff,
      vec_rsc_1_6_i_oswt_1_pff => vec_rsc_1_6_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_6_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_6_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_wea_d_core_sct;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_ctrl_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_6_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_da_d,
      vec_rsc_1_6_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_qa_d,
      vec_rsc_1_6_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_da_d_core,
      vec_rsc_1_6_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_qa_d_mxwt,
      vec_rsc_1_6_i_biwt => vec_rsc_1_6_i_biwt,
      vec_rsc_1_6_i_bdwt => vec_rsc_1_6_i_bdwt,
      vec_rsc_1_6_i_biwt_1 => vec_rsc_1_6_i_biwt_1,
      vec_rsc_1_6_i_bdwt_2 => vec_rsc_1_6_i_bdwt_2
    );
  vec_rsc_1_6_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_qa_d
      <= vec_rsc_1_6_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_6_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_6_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_vec_rsc_1_6_wait_dp_inst_vec_rsc_1_6_i_qa_d_mxwt;

  vec_rsc_1_6_i_wea_d <= vec_rsc_1_6_i_wea_d_core_sct;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_6_i_da_d <= vec_rsc_1_6_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_5_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_5_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_5_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_5_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_5_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_5_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_5_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_5_i_biwt : IN STD_LOGIC;
      vec_rsc_1_5_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_5_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_5_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_5_i_oswt => vec_rsc_1_5_i_oswt,
      vec_rsc_1_5_i_oswt_1 => vec_rsc_1_5_i_oswt_1,
      vec_rsc_1_5_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_wea_d_core_psct,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_5_i_biwt => vec_rsc_1_5_i_biwt,
      vec_rsc_1_5_i_bdwt => vec_rsc_1_5_i_bdwt,
      vec_rsc_1_5_i_biwt_1 => vec_rsc_1_5_i_biwt_1,
      vec_rsc_1_5_i_bdwt_2 => vec_rsc_1_5_i_bdwt_2,
      vec_rsc_1_5_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_wea_d_core_sct,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_5_i_oswt_pff => vec_rsc_1_5_i_oswt_pff,
      vec_rsc_1_5_i_oswt_1_pff => vec_rsc_1_5_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_5_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_5_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_wea_d_core_sct;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_ctrl_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_5_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_da_d,
      vec_rsc_1_5_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_qa_d,
      vec_rsc_1_5_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_da_d_core,
      vec_rsc_1_5_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_qa_d_mxwt,
      vec_rsc_1_5_i_biwt => vec_rsc_1_5_i_biwt,
      vec_rsc_1_5_i_bdwt => vec_rsc_1_5_i_bdwt,
      vec_rsc_1_5_i_biwt_1 => vec_rsc_1_5_i_biwt_1,
      vec_rsc_1_5_i_bdwt_2 => vec_rsc_1_5_i_bdwt_2
    );
  vec_rsc_1_5_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_qa_d
      <= vec_rsc_1_5_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_5_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_5_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_vec_rsc_1_5_wait_dp_inst_vec_rsc_1_5_i_qa_d_mxwt;

  vec_rsc_1_5_i_wea_d <= vec_rsc_1_5_i_wea_d_core_sct;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_5_i_da_d <= vec_rsc_1_5_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_4_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_4_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_4_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_4_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_4_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_4_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_4_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_4_i_biwt : IN STD_LOGIC;
      vec_rsc_1_4_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_4_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_4_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_4_i_oswt => vec_rsc_1_4_i_oswt,
      vec_rsc_1_4_i_oswt_1 => vec_rsc_1_4_i_oswt_1,
      vec_rsc_1_4_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_wea_d_core_psct,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_4_i_biwt => vec_rsc_1_4_i_biwt,
      vec_rsc_1_4_i_bdwt => vec_rsc_1_4_i_bdwt,
      vec_rsc_1_4_i_biwt_1 => vec_rsc_1_4_i_biwt_1,
      vec_rsc_1_4_i_bdwt_2 => vec_rsc_1_4_i_bdwt_2,
      vec_rsc_1_4_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_wea_d_core_sct,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_4_i_oswt_pff => vec_rsc_1_4_i_oswt_pff,
      vec_rsc_1_4_i_oswt_1_pff => vec_rsc_1_4_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_4_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_4_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_wea_d_core_sct;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_ctrl_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_4_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_da_d,
      vec_rsc_1_4_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_qa_d,
      vec_rsc_1_4_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_da_d_core,
      vec_rsc_1_4_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_qa_d_mxwt,
      vec_rsc_1_4_i_biwt => vec_rsc_1_4_i_biwt,
      vec_rsc_1_4_i_bdwt => vec_rsc_1_4_i_bdwt,
      vec_rsc_1_4_i_biwt_1 => vec_rsc_1_4_i_biwt_1,
      vec_rsc_1_4_i_bdwt_2 => vec_rsc_1_4_i_bdwt_2
    );
  vec_rsc_1_4_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_qa_d
      <= vec_rsc_1_4_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_4_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_4_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_vec_rsc_1_4_wait_dp_inst_vec_rsc_1_4_i_qa_d_mxwt;

  vec_rsc_1_4_i_wea_d <= vec_rsc_1_4_i_wea_d_core_sct;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_4_i_da_d <= vec_rsc_1_4_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_3_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_3_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_3_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_3_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_3_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_3_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_3_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_3_i_biwt : IN STD_LOGIC;
      vec_rsc_1_3_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_3_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_3_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_3_i_oswt => vec_rsc_1_3_i_oswt,
      vec_rsc_1_3_i_oswt_1 => vec_rsc_1_3_i_oswt_1,
      vec_rsc_1_3_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_wea_d_core_psct,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_3_i_biwt => vec_rsc_1_3_i_biwt,
      vec_rsc_1_3_i_bdwt => vec_rsc_1_3_i_bdwt,
      vec_rsc_1_3_i_biwt_1 => vec_rsc_1_3_i_biwt_1,
      vec_rsc_1_3_i_bdwt_2 => vec_rsc_1_3_i_bdwt_2,
      vec_rsc_1_3_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_wea_d_core_sct,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_3_i_oswt_pff => vec_rsc_1_3_i_oswt_pff,
      vec_rsc_1_3_i_oswt_1_pff => vec_rsc_1_3_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_3_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_3_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_wea_d_core_sct;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_ctrl_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_3_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_da_d,
      vec_rsc_1_3_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_qa_d,
      vec_rsc_1_3_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_da_d_core,
      vec_rsc_1_3_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_qa_d_mxwt,
      vec_rsc_1_3_i_biwt => vec_rsc_1_3_i_biwt,
      vec_rsc_1_3_i_bdwt => vec_rsc_1_3_i_bdwt,
      vec_rsc_1_3_i_biwt_1 => vec_rsc_1_3_i_biwt_1,
      vec_rsc_1_3_i_bdwt_2 => vec_rsc_1_3_i_bdwt_2
    );
  vec_rsc_1_3_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_qa_d
      <= vec_rsc_1_3_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_3_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_3_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_vec_rsc_1_3_wait_dp_inst_vec_rsc_1_3_i_qa_d_mxwt;

  vec_rsc_1_3_i_wea_d <= vec_rsc_1_3_i_wea_d_core_sct;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_3_i_da_d <= vec_rsc_1_3_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_2_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_2_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_2_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_2_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_2_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_2_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_2_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_2_i_biwt : IN STD_LOGIC;
      vec_rsc_1_2_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_2_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_2_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_2_i_oswt => vec_rsc_1_2_i_oswt,
      vec_rsc_1_2_i_oswt_1 => vec_rsc_1_2_i_oswt_1,
      vec_rsc_1_2_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_wea_d_core_psct,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_2_i_biwt => vec_rsc_1_2_i_biwt,
      vec_rsc_1_2_i_bdwt => vec_rsc_1_2_i_bdwt,
      vec_rsc_1_2_i_biwt_1 => vec_rsc_1_2_i_biwt_1,
      vec_rsc_1_2_i_bdwt_2 => vec_rsc_1_2_i_bdwt_2,
      vec_rsc_1_2_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_wea_d_core_sct,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_2_i_oswt_pff => vec_rsc_1_2_i_oswt_pff,
      vec_rsc_1_2_i_oswt_1_pff => vec_rsc_1_2_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_2_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_2_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_wea_d_core_sct;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_ctrl_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_2_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_da_d,
      vec_rsc_1_2_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_qa_d,
      vec_rsc_1_2_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_da_d_core,
      vec_rsc_1_2_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_qa_d_mxwt,
      vec_rsc_1_2_i_biwt => vec_rsc_1_2_i_biwt,
      vec_rsc_1_2_i_bdwt => vec_rsc_1_2_i_bdwt,
      vec_rsc_1_2_i_biwt_1 => vec_rsc_1_2_i_biwt_1,
      vec_rsc_1_2_i_bdwt_2 => vec_rsc_1_2_i_bdwt_2
    );
  vec_rsc_1_2_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_qa_d
      <= vec_rsc_1_2_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_2_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_2_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_vec_rsc_1_2_wait_dp_inst_vec_rsc_1_2_i_qa_d_mxwt;

  vec_rsc_1_2_i_wea_d <= vec_rsc_1_2_i_wea_d_core_sct;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_2_i_da_d <= vec_rsc_1_2_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_1_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_1_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_1_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_1_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_1_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_1_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_1_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_1_i_biwt : IN STD_LOGIC;
      vec_rsc_1_1_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_1_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_1_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_1_i_oswt => vec_rsc_1_1_i_oswt,
      vec_rsc_1_1_i_oswt_1 => vec_rsc_1_1_i_oswt_1,
      vec_rsc_1_1_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_wea_d_core_psct,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_1_i_biwt => vec_rsc_1_1_i_biwt,
      vec_rsc_1_1_i_bdwt => vec_rsc_1_1_i_bdwt,
      vec_rsc_1_1_i_biwt_1 => vec_rsc_1_1_i_biwt_1,
      vec_rsc_1_1_i_bdwt_2 => vec_rsc_1_1_i_bdwt_2,
      vec_rsc_1_1_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_wea_d_core_sct,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_1_i_oswt_pff => vec_rsc_1_1_i_oswt_pff,
      vec_rsc_1_1_i_oswt_1_pff => vec_rsc_1_1_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_1_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_1_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_wea_d_core_sct;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_ctrl_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_1_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_da_d,
      vec_rsc_1_1_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_qa_d,
      vec_rsc_1_1_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_da_d_core,
      vec_rsc_1_1_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_qa_d_mxwt,
      vec_rsc_1_1_i_biwt => vec_rsc_1_1_i_biwt,
      vec_rsc_1_1_i_bdwt => vec_rsc_1_1_i_bdwt,
      vec_rsc_1_1_i_biwt_1 => vec_rsc_1_1_i_biwt_1,
      vec_rsc_1_1_i_bdwt_2 => vec_rsc_1_1_i_bdwt_2
    );
  vec_rsc_1_1_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_qa_d
      <= vec_rsc_1_1_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_1_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_1_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_vec_rsc_1_1_wait_dp_inst_vec_rsc_1_1_i_qa_d_mxwt;

  vec_rsc_1_1_i_wea_d <= vec_rsc_1_1_i_wea_d_core_sct;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_1_i_da_d <= vec_rsc_1_1_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_1_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_1_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_1_0_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_1_0_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_0_i_biwt : OUT STD_LOGIC;
      vec_rsc_1_0_i_bdwt : OUT STD_LOGIC;
      vec_rsc_1_0_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_1_0_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_1_0_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_0_i_biwt : IN STD_LOGIC;
      vec_rsc_1_0_i_bdwt : IN STD_LOGIC;
      vec_rsc_1_0_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_1_0_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_1_0_i_oswt => vec_rsc_1_0_i_oswt,
      vec_rsc_1_0_i_oswt_1 => vec_rsc_1_0_i_oswt_1,
      vec_rsc_1_0_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_wea_d_core_psct,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_1_0_i_biwt => vec_rsc_1_0_i_biwt,
      vec_rsc_1_0_i_bdwt => vec_rsc_1_0_i_bdwt,
      vec_rsc_1_0_i_biwt_1 => vec_rsc_1_0_i_biwt_1,
      vec_rsc_1_0_i_bdwt_2 => vec_rsc_1_0_i_bdwt_2,
      vec_rsc_1_0_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_wea_d_core_sct,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_1_0_i_oswt_pff => vec_rsc_1_0_i_oswt_pff,
      vec_rsc_1_0_i_oswt_1_pff => vec_rsc_1_0_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_0_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_1_0_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_wea_d_core_sct;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_ctrl_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_0_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_da_d,
      vec_rsc_1_0_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_qa_d,
      vec_rsc_1_0_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_da_d_core,
      vec_rsc_1_0_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_qa_d_mxwt,
      vec_rsc_1_0_i_biwt => vec_rsc_1_0_i_biwt,
      vec_rsc_1_0_i_bdwt => vec_rsc_1_0_i_bdwt,
      vec_rsc_1_0_i_biwt_1 => vec_rsc_1_0_i_biwt_1,
      vec_rsc_1_0_i_bdwt_2 => vec_rsc_1_0_i_bdwt_2
    );
  vec_rsc_1_0_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_qa_d
      <= vec_rsc_1_0_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_1_0_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_1_0_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_vec_rsc_1_0_wait_dp_inst_vec_rsc_1_0_i_qa_d_mxwt;

  vec_rsc_1_0_i_wea_d <= vec_rsc_1_0_i_wea_d_core_sct;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_1_0_i_da_d <= vec_rsc_1_0_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_7_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_7_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_7_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_7_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_7_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_7_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_7_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_7_i_biwt : IN STD_LOGIC;
      vec_rsc_0_7_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_7_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_7_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_7_i_oswt => vec_rsc_0_7_i_oswt,
      vec_rsc_0_7_i_oswt_1 => vec_rsc_0_7_i_oswt_1,
      vec_rsc_0_7_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_wea_d_core_psct,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_7_i_biwt => vec_rsc_0_7_i_biwt,
      vec_rsc_0_7_i_bdwt => vec_rsc_0_7_i_bdwt,
      vec_rsc_0_7_i_biwt_1 => vec_rsc_0_7_i_biwt_1,
      vec_rsc_0_7_i_bdwt_2 => vec_rsc_0_7_i_bdwt_2,
      vec_rsc_0_7_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_wea_d_core_sct,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_7_i_oswt_pff => vec_rsc_0_7_i_oswt_pff,
      vec_rsc_0_7_i_oswt_1_pff => vec_rsc_0_7_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_7_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_7_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_wea_d_core_sct;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_ctrl_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_7_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_da_d,
      vec_rsc_0_7_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_qa_d,
      vec_rsc_0_7_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_da_d_core,
      vec_rsc_0_7_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_qa_d_mxwt,
      vec_rsc_0_7_i_biwt => vec_rsc_0_7_i_biwt,
      vec_rsc_0_7_i_bdwt => vec_rsc_0_7_i_bdwt,
      vec_rsc_0_7_i_biwt_1 => vec_rsc_0_7_i_biwt_1,
      vec_rsc_0_7_i_bdwt_2 => vec_rsc_0_7_i_bdwt_2
    );
  vec_rsc_0_7_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_qa_d
      <= vec_rsc_0_7_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_7_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_7_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_vec_rsc_0_7_wait_dp_inst_vec_rsc_0_7_i_qa_d_mxwt;

  vec_rsc_0_7_i_wea_d <= vec_rsc_0_7_i_wea_d_core_sct;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_7_i_da_d <= vec_rsc_0_7_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_6_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_6_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_6_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_6_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_6_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_6_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_6_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_6_i_biwt : IN STD_LOGIC;
      vec_rsc_0_6_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_6_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_6_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_6_i_oswt => vec_rsc_0_6_i_oswt,
      vec_rsc_0_6_i_oswt_1 => vec_rsc_0_6_i_oswt_1,
      vec_rsc_0_6_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_wea_d_core_psct,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_6_i_biwt => vec_rsc_0_6_i_biwt,
      vec_rsc_0_6_i_bdwt => vec_rsc_0_6_i_bdwt,
      vec_rsc_0_6_i_biwt_1 => vec_rsc_0_6_i_biwt_1,
      vec_rsc_0_6_i_bdwt_2 => vec_rsc_0_6_i_bdwt_2,
      vec_rsc_0_6_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_wea_d_core_sct,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_6_i_oswt_pff => vec_rsc_0_6_i_oswt_pff,
      vec_rsc_0_6_i_oswt_1_pff => vec_rsc_0_6_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_6_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_6_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_wea_d_core_sct;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_ctrl_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_6_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_da_d,
      vec_rsc_0_6_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_qa_d,
      vec_rsc_0_6_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_da_d_core,
      vec_rsc_0_6_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_qa_d_mxwt,
      vec_rsc_0_6_i_biwt => vec_rsc_0_6_i_biwt,
      vec_rsc_0_6_i_bdwt => vec_rsc_0_6_i_bdwt,
      vec_rsc_0_6_i_biwt_1 => vec_rsc_0_6_i_biwt_1,
      vec_rsc_0_6_i_bdwt_2 => vec_rsc_0_6_i_bdwt_2
    );
  vec_rsc_0_6_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_qa_d
      <= vec_rsc_0_6_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_6_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_6_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_vec_rsc_0_6_wait_dp_inst_vec_rsc_0_6_i_qa_d_mxwt;

  vec_rsc_0_6_i_wea_d <= vec_rsc_0_6_i_wea_d_core_sct;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_6_i_da_d <= vec_rsc_0_6_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_5_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_5_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_5_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_5_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_5_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_5_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_5_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_5_i_biwt : IN STD_LOGIC;
      vec_rsc_0_5_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_5_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_5_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_5_i_oswt => vec_rsc_0_5_i_oswt,
      vec_rsc_0_5_i_oswt_1 => vec_rsc_0_5_i_oswt_1,
      vec_rsc_0_5_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_wea_d_core_psct,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_5_i_biwt => vec_rsc_0_5_i_biwt,
      vec_rsc_0_5_i_bdwt => vec_rsc_0_5_i_bdwt,
      vec_rsc_0_5_i_biwt_1 => vec_rsc_0_5_i_biwt_1,
      vec_rsc_0_5_i_bdwt_2 => vec_rsc_0_5_i_bdwt_2,
      vec_rsc_0_5_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_wea_d_core_sct,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_5_i_oswt_pff => vec_rsc_0_5_i_oswt_pff,
      vec_rsc_0_5_i_oswt_1_pff => vec_rsc_0_5_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_5_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_5_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_wea_d_core_sct;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_ctrl_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_5_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_da_d,
      vec_rsc_0_5_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_qa_d,
      vec_rsc_0_5_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_da_d_core,
      vec_rsc_0_5_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_qa_d_mxwt,
      vec_rsc_0_5_i_biwt => vec_rsc_0_5_i_biwt,
      vec_rsc_0_5_i_bdwt => vec_rsc_0_5_i_bdwt,
      vec_rsc_0_5_i_biwt_1 => vec_rsc_0_5_i_biwt_1,
      vec_rsc_0_5_i_bdwt_2 => vec_rsc_0_5_i_bdwt_2
    );
  vec_rsc_0_5_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_qa_d
      <= vec_rsc_0_5_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_5_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_5_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_vec_rsc_0_5_wait_dp_inst_vec_rsc_0_5_i_qa_d_mxwt;

  vec_rsc_0_5_i_wea_d <= vec_rsc_0_5_i_wea_d_core_sct;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_5_i_da_d <= vec_rsc_0_5_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_4_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_4_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_4_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_4_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_4_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_4_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_4_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_4_i_biwt : IN STD_LOGIC;
      vec_rsc_0_4_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_4_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_4_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_4_i_oswt => vec_rsc_0_4_i_oswt,
      vec_rsc_0_4_i_oswt_1 => vec_rsc_0_4_i_oswt_1,
      vec_rsc_0_4_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_wea_d_core_psct,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_4_i_biwt => vec_rsc_0_4_i_biwt,
      vec_rsc_0_4_i_bdwt => vec_rsc_0_4_i_bdwt,
      vec_rsc_0_4_i_biwt_1 => vec_rsc_0_4_i_biwt_1,
      vec_rsc_0_4_i_bdwt_2 => vec_rsc_0_4_i_bdwt_2,
      vec_rsc_0_4_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_wea_d_core_sct,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_4_i_oswt_pff => vec_rsc_0_4_i_oswt_pff,
      vec_rsc_0_4_i_oswt_1_pff => vec_rsc_0_4_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_4_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_4_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_wea_d_core_sct;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_ctrl_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_4_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_da_d,
      vec_rsc_0_4_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_qa_d,
      vec_rsc_0_4_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_da_d_core,
      vec_rsc_0_4_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_qa_d_mxwt,
      vec_rsc_0_4_i_biwt => vec_rsc_0_4_i_biwt,
      vec_rsc_0_4_i_bdwt => vec_rsc_0_4_i_bdwt,
      vec_rsc_0_4_i_biwt_1 => vec_rsc_0_4_i_biwt_1,
      vec_rsc_0_4_i_bdwt_2 => vec_rsc_0_4_i_bdwt_2
    );
  vec_rsc_0_4_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_qa_d
      <= vec_rsc_0_4_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_4_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_4_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_vec_rsc_0_4_wait_dp_inst_vec_rsc_0_4_i_qa_d_mxwt;

  vec_rsc_0_4_i_wea_d <= vec_rsc_0_4_i_wea_d_core_sct;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_4_i_da_d <= vec_rsc_0_4_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_3_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_3_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_3_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_3_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_3_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_3_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_3_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_3_i_biwt : IN STD_LOGIC;
      vec_rsc_0_3_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_3_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_3_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_3_i_oswt => vec_rsc_0_3_i_oswt,
      vec_rsc_0_3_i_oswt_1 => vec_rsc_0_3_i_oswt_1,
      vec_rsc_0_3_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_wea_d_core_psct,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_3_i_biwt => vec_rsc_0_3_i_biwt,
      vec_rsc_0_3_i_bdwt => vec_rsc_0_3_i_bdwt,
      vec_rsc_0_3_i_biwt_1 => vec_rsc_0_3_i_biwt_1,
      vec_rsc_0_3_i_bdwt_2 => vec_rsc_0_3_i_bdwt_2,
      vec_rsc_0_3_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_wea_d_core_sct,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_3_i_oswt_pff => vec_rsc_0_3_i_oswt_pff,
      vec_rsc_0_3_i_oswt_1_pff => vec_rsc_0_3_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_3_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_3_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_wea_d_core_sct;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_ctrl_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_3_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_da_d,
      vec_rsc_0_3_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_qa_d,
      vec_rsc_0_3_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_da_d_core,
      vec_rsc_0_3_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_qa_d_mxwt,
      vec_rsc_0_3_i_biwt => vec_rsc_0_3_i_biwt,
      vec_rsc_0_3_i_bdwt => vec_rsc_0_3_i_bdwt,
      vec_rsc_0_3_i_biwt_1 => vec_rsc_0_3_i_biwt_1,
      vec_rsc_0_3_i_bdwt_2 => vec_rsc_0_3_i_bdwt_2
    );
  vec_rsc_0_3_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_qa_d
      <= vec_rsc_0_3_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_3_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_3_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_vec_rsc_0_3_wait_dp_inst_vec_rsc_0_3_i_qa_d_mxwt;

  vec_rsc_0_3_i_wea_d <= vec_rsc_0_3_i_wea_d_core_sct;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_3_i_da_d <= vec_rsc_0_3_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_2_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_2_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_2_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_2_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_2_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_2_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_2_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_2_i_biwt : IN STD_LOGIC;
      vec_rsc_0_2_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_2_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_2_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_2_i_oswt => vec_rsc_0_2_i_oswt,
      vec_rsc_0_2_i_oswt_1 => vec_rsc_0_2_i_oswt_1,
      vec_rsc_0_2_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_wea_d_core_psct,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_2_i_biwt => vec_rsc_0_2_i_biwt,
      vec_rsc_0_2_i_bdwt => vec_rsc_0_2_i_bdwt,
      vec_rsc_0_2_i_biwt_1 => vec_rsc_0_2_i_biwt_1,
      vec_rsc_0_2_i_bdwt_2 => vec_rsc_0_2_i_bdwt_2,
      vec_rsc_0_2_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_wea_d_core_sct,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_2_i_oswt_pff => vec_rsc_0_2_i_oswt_pff,
      vec_rsc_0_2_i_oswt_1_pff => vec_rsc_0_2_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_2_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_2_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_wea_d_core_sct;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_ctrl_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_2_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_da_d,
      vec_rsc_0_2_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_qa_d,
      vec_rsc_0_2_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_da_d_core,
      vec_rsc_0_2_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_qa_d_mxwt,
      vec_rsc_0_2_i_biwt => vec_rsc_0_2_i_biwt,
      vec_rsc_0_2_i_bdwt => vec_rsc_0_2_i_bdwt,
      vec_rsc_0_2_i_biwt_1 => vec_rsc_0_2_i_biwt_1,
      vec_rsc_0_2_i_bdwt_2 => vec_rsc_0_2_i_bdwt_2
    );
  vec_rsc_0_2_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_qa_d
      <= vec_rsc_0_2_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_2_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_2_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_vec_rsc_0_2_wait_dp_inst_vec_rsc_0_2_i_qa_d_mxwt;

  vec_rsc_0_2_i_wea_d <= vec_rsc_0_2_i_wea_d_core_sct;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_2_i_da_d <= vec_rsc_0_2_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_1_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_1_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_1_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_1_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_1_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_1_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_1_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_1_i_biwt : IN STD_LOGIC;
      vec_rsc_0_1_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_1_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_1_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_1_i_oswt => vec_rsc_0_1_i_oswt,
      vec_rsc_0_1_i_oswt_1 => vec_rsc_0_1_i_oswt_1,
      vec_rsc_0_1_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_wea_d_core_psct,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_1_i_biwt => vec_rsc_0_1_i_biwt,
      vec_rsc_0_1_i_bdwt => vec_rsc_0_1_i_bdwt,
      vec_rsc_0_1_i_biwt_1 => vec_rsc_0_1_i_biwt_1,
      vec_rsc_0_1_i_bdwt_2 => vec_rsc_0_1_i_bdwt_2,
      vec_rsc_0_1_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_wea_d_core_sct,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_1_i_oswt_pff => vec_rsc_0_1_i_oswt_pff,
      vec_rsc_0_1_i_oswt_1_pff => vec_rsc_0_1_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_1_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_1_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_wea_d_core_sct;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_ctrl_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_1_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_da_d,
      vec_rsc_0_1_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_qa_d,
      vec_rsc_0_1_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_da_d_core,
      vec_rsc_0_1_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_qa_d_mxwt,
      vec_rsc_0_1_i_biwt => vec_rsc_0_1_i_biwt,
      vec_rsc_0_1_i_bdwt => vec_rsc_0_1_i_bdwt,
      vec_rsc_0_1_i_biwt_1 => vec_rsc_0_1_i_biwt_1,
      vec_rsc_0_1_i_bdwt_2 => vec_rsc_0_1_i_bdwt_2
    );
  vec_rsc_0_1_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_qa_d
      <= vec_rsc_0_1_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_1_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_1_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_vec_rsc_0_1_wait_dp_inst_vec_rsc_0_1_i_qa_d_mxwt;

  vec_rsc_0_1_i_wea_d <= vec_rsc_0_1_i_wea_d_core_sct;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_1_i_da_d <= vec_rsc_0_1_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1 IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    vec_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    core_wen : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt_1 : IN STD_LOGIC;
    vec_rsc_0_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
        (1 DOWNTO 0);
    core_wten_pff : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
    vec_rsc_0_0_i_oswt_1_pff : IN STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1 IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_0_i_biwt : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_bdwt : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_biwt_1 : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_bdwt_2 : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_wea_d_core_sct : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_0_i_biwt : OUT STD_LOGIC;
      vec_rsc_0_0_i_bdwt : OUT STD_LOGIC;
      vec_rsc_0_0_i_biwt_1 : OUT STD_LOGIC;
      vec_rsc_0_0_i_bdwt_2 : OUT STD_LOGIC;
      vec_rsc_0_0_i_wea_d_core_sct : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct : OUT STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_wea_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_0_i_biwt : IN STD_LOGIC;
      vec_rsc_0_0_i_bdwt : IN STD_LOGIC;
      vec_rsc_0_0_i_biwt_1 : IN STD_LOGIC;
      vec_rsc_0_0_i_bdwt_2 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_da_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_qa_d
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);

BEGIN
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      core_wten => core_wten,
      vec_rsc_0_0_i_oswt => vec_rsc_0_0_i_oswt,
      vec_rsc_0_0_i_oswt_1 => vec_rsc_0_0_i_oswt_1,
      vec_rsc_0_0_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_wea_d_core_psct,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      vec_rsc_0_0_i_biwt => vec_rsc_0_0_i_biwt,
      vec_rsc_0_0_i_bdwt => vec_rsc_0_0_i_bdwt,
      vec_rsc_0_0_i_biwt_1 => vec_rsc_0_0_i_biwt_1,
      vec_rsc_0_0_i_bdwt_2 => vec_rsc_0_0_i_bdwt_2,
      vec_rsc_0_0_i_wea_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_wea_d_core_sct,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct,
      core_wten_pff => core_wten_pff,
      vec_rsc_0_0_i_oswt_pff => vec_rsc_0_0_i_oswt_pff,
      vec_rsc_0_0_i_oswt_1_pff => vec_rsc_0_0_i_oswt_1_pff
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_0_i_wea_d_core_psct(0)));
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & (vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct(0)));
  vec_rsc_0_0_i_wea_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_wea_d_core_sct;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_ctrl_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_0_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_da_d,
      vec_rsc_0_0_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_qa_d,
      vec_rsc_0_0_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_da_d_core,
      vec_rsc_0_0_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_qa_d_mxwt,
      vec_rsc_0_0_i_biwt => vec_rsc_0_0_i_biwt,
      vec_rsc_0_0_i_bdwt => vec_rsc_0_0_i_bdwt,
      vec_rsc_0_0_i_biwt_1 => vec_rsc_0_0_i_biwt_1,
      vec_rsc_0_0_i_bdwt_2 => vec_rsc_0_0_i_bdwt_2
    );
  vec_rsc_0_0_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_qa_d
      <= vec_rsc_0_0_i_qa_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_da_d_core
      <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000") & (vec_rsc_0_0_i_da_d_core(31
      DOWNTO 0));
  vec_rsc_0_0_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_vec_rsc_0_0_wait_dp_inst_vec_rsc_0_0_i_qa_d_mxwt;

  vec_rsc_0_0_i_wea_d <= vec_rsc_0_0_i_wea_d_core_sct;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_sct;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_sct;
  vec_rsc_0_0_i_da_d <= vec_rsc_0_0_i_da_d_reg;
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_complete_rsci
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_complete_rsci IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    complete_rsc_rdy : IN STD_LOGIC;
    complete_rsc_vld : OUT STD_LOGIC;
    core_wen : IN STD_LOGIC;
    complete_rsci_oswt : IN STD_LOGIC;
    complete_rsci_wen_comp : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_complete_rsci;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_complete_rsci IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL complete_rsci_biwt : STD_LOGIC;
  SIGNAL complete_rsci_bdwt : STD_LOGIC;
  SIGNAL complete_rsci_bcwt : STD_LOGIC;
  SIGNAL complete_rsci_ivld_core_sct : STD_LOGIC;
  SIGNAL complete_rsci_irdy : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      complete_rsci_oswt : IN STD_LOGIC;
      complete_rsci_biwt : OUT STD_LOGIC;
      complete_rsci_bdwt : OUT STD_LOGIC;
      complete_rsci_bcwt : IN STD_LOGIC;
      complete_rsci_ivld_core_sct : OUT STD_LOGIC;
      complete_rsci_irdy : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      complete_rsci_oswt : IN STD_LOGIC;
      complete_rsci_wen_comp : OUT STD_LOGIC;
      complete_rsci_biwt : IN STD_LOGIC;
      complete_rsci_bdwt : IN STD_LOGIC;
      complete_rsci_bcwt : OUT STD_LOGIC
    );
  END COMPONENT;
BEGIN
  complete_rsci : mgc_hls.ccs_sync_out_wait_pkg_v1.ccs_sync_out_wait_v1
    GENERIC MAP(
      rscid => 18
      )
    PORT MAP(
      vld => complete_rsc_vld,
      rdy => complete_rsc_rdy,
      ivld => complete_rsci_ivld_core_sct,
      irdy => complete_rsci_irdy
    );
  inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      complete_rsci_oswt => complete_rsci_oswt,
      complete_rsci_biwt => complete_rsci_biwt,
      complete_rsci_bdwt => complete_rsci_bdwt,
      complete_rsci_bcwt => complete_rsci_bcwt,
      complete_rsci_ivld_core_sct => complete_rsci_ivld_core_sct,
      complete_rsci_irdy => complete_rsci_irdy
    );
  inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp_inst : inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      complete_rsci_oswt => complete_rsci_oswt,
      complete_rsci_wen_comp => complete_rsci_wen_comp,
      complete_rsci_biwt => complete_rsci_biwt,
      complete_rsci_bdwt => complete_rsci_bdwt,
      complete_rsci_bcwt => complete_rsci_bcwt
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core_run_rsci
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core_run_rsci IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    run_rsc_rdy : OUT STD_LOGIC;
    run_rsc_vld : IN STD_LOGIC;
    core_wen : IN STD_LOGIC;
    run_rsci_oswt : IN STD_LOGIC;
    core_wten : IN STD_LOGIC;
    run_rsci_ivld_mxwt : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp_core_run_rsci;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core_run_rsci IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL run_rsci_ivld : STD_LOGIC;
  SIGNAL run_rsci_biwt : STD_LOGIC;
  SIGNAL run_rsci_bdwt : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl
    PORT(
      core_wen : IN STD_LOGIC;
      run_rsci_oswt : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      run_rsci_biwt : OUT STD_LOGIC;
      run_rsci_bdwt : OUT STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      run_rsci_ivld_mxwt : OUT STD_LOGIC;
      run_rsci_ivld : IN STD_LOGIC;
      run_rsci_biwt : IN STD_LOGIC;
      run_rsci_bdwt : IN STD_LOGIC
    );
  END COMPONENT;
BEGIN
  run_rsci : mgc_hls.ccs_sync_in_wait_pkg_v1.ccs_sync_in_wait_v1
    GENERIC MAP(
      rscid => 12
      )
    PORT MAP(
      vld => run_rsc_vld,
      rdy => run_rsc_rdy,
      ivld => run_rsci_ivld,
      irdy => run_rsci_biwt
    );
  inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl_inst : inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl
    PORT MAP(
      core_wen => core_wen,
      run_rsci_oswt => run_rsci_oswt,
      core_wten => core_wten,
      run_rsci_biwt => run_rsci_biwt,
      run_rsci_bdwt => run_rsci_bdwt
    );
  inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst : inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp
    PORT MAP(
      clk => clk,
      rst => rst,
      run_rsci_ivld_mxwt => run_rsci_ivld_mxwt,
      run_rsci_ivld => run_rsci_ivld,
      run_rsci_biwt => run_rsci_biwt,
      run_rsci_bdwt => run_rsci_bdwt
    );
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp_core
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp_core IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    run_rsc_rdy : OUT STD_LOGIC;
    run_rsc_vld : IN STD_LOGIC;
    vec_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    vec_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    vec_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    vec_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    vec_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    vec_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    vec_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    vec_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    vec_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    p_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    p_rsc_triosy_lz : OUT STD_LOGIC;
    r_rsc_triosy_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    twiddle_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    twiddle_h_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    complete_rsc_rdy : IN STD_LOGIC;
    complete_rsc_vld : OUT STD_LOGIC;
    vec_rsc_0_0_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_1_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_2_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_3_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_4_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_5_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_6_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_7_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_0_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_0_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_0_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_1_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_2_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_3_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_4_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_5_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_6_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_7_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
    vec_rsc_1_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
    vec_rsc_1_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
        0);
    twiddle_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_h_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
    twiddle_rsc_0_0_i_adrb_d_pff : OUT STD_LOGIC_VECTOR (5 DOWNTO 0)
  );
END inPlaceNTT_DIF_precomp_core;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp_core IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL core_wten : STD_LOGIC;
  SIGNAL run_rsci_ivld_mxwt : STD_LOGIC;
  SIGNAL p_rsci_idat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL complete_rsci_wen_comp : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_qa_d_mxwt : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL twiddle_rsc_0_0_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_1_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_2_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_3_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_4_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_5_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_6_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_7_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_0_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_1_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_2_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_3_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_4_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_5_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_6_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_7_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_0_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_1_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_2_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_3_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_4_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_5_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_6_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_7_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_0_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_1_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_2_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_3_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_4_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_5_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_6_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_7_i_qb_d_mxwt : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_cmp_return_rsc_z : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_cmp_ccs_ccore_en : STD_LOGIC;
  SIGNAL modulo_sub_cmp_return_rsc_z : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_sub_cmp_ccs_ccore_en : STD_LOGIC;
  SIGNAL modulo_add_cmp_return_rsc_z : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL fsm_output : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL VEC_LOOP_acc_10_tmp : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL VEC_LOOP_acc_1_tmp : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL and_dcpl_7 : STD_LOGIC;
  SIGNAL and_dcpl_8 : STD_LOGIC;
  SIGNAL and_dcpl_13 : STD_LOGIC;
  SIGNAL and_dcpl_14 : STD_LOGIC;
  SIGNAL and_dcpl_19 : STD_LOGIC;
  SIGNAL and_dcpl_21 : STD_LOGIC;
  SIGNAL and_dcpl_23 : STD_LOGIC;
  SIGNAL and_dcpl_25 : STD_LOGIC;
  SIGNAL and_dcpl_27 : STD_LOGIC;
  SIGNAL and_dcpl_29 : STD_LOGIC;
  SIGNAL and_dcpl_31 : STD_LOGIC;
  SIGNAL and_dcpl_33 : STD_LOGIC;
  SIGNAL and_dcpl_35 : STD_LOGIC;
  SIGNAL and_dcpl_37 : STD_LOGIC;
  SIGNAL and_dcpl_39 : STD_LOGIC;
  SIGNAL and_dcpl_41 : STD_LOGIC;
  SIGNAL and_dcpl_43 : STD_LOGIC;
  SIGNAL and_dcpl_45 : STD_LOGIC;
  SIGNAL and_dcpl_47 : STD_LOGIC;
  SIGNAL and_dcpl_49 : STD_LOGIC;
  SIGNAL and_dcpl_63 : STD_LOGIC;
  SIGNAL and_dcpl_65 : STD_LOGIC;
  SIGNAL and_dcpl_67 : STD_LOGIC;
  SIGNAL and_dcpl_69 : STD_LOGIC;
  SIGNAL and_dcpl_83 : STD_LOGIC;
  SIGNAL and_dcpl_85 : STD_LOGIC;
  SIGNAL and_dcpl_87 : STD_LOGIC;
  SIGNAL and_dcpl_89 : STD_LOGIC;
  SIGNAL and_dcpl_103 : STD_LOGIC;
  SIGNAL and_dcpl_104 : STD_LOGIC;
  SIGNAL and_dcpl_106 : STD_LOGIC;
  SIGNAL and_dcpl_108 : STD_LOGIC;
  SIGNAL and_dcpl_110 : STD_LOGIC;
  SIGNAL and_dcpl_112 : STD_LOGIC;
  SIGNAL and_dcpl_117 : STD_LOGIC;
  SIGNAL and_dcpl_122 : STD_LOGIC;
  SIGNAL and_dcpl_129 : STD_LOGIC;
  SIGNAL and_dcpl_131 : STD_LOGIC;
  SIGNAL or_tmp_141 : STD_LOGIC;
  SIGNAL and_157_cse : STD_LOGIC;
  SIGNAL and_159_cse : STD_LOGIC;
  SIGNAL and_158_cse : STD_LOGIC;
  SIGNAL and_178_cse : STD_LOGIC;
  SIGNAL and_180_cse : STD_LOGIC;
  SIGNAL and_179_cse : STD_LOGIC;
  SIGNAL and_191_cse : STD_LOGIC;
  SIGNAL and_193_cse : STD_LOGIC;
  SIGNAL and_192_cse : STD_LOGIC;
  SIGNAL and_204_cse : STD_LOGIC;
  SIGNAL and_206_cse : STD_LOGIC;
  SIGNAL and_205_cse : STD_LOGIC;
  SIGNAL and_217_cse : STD_LOGIC;
  SIGNAL and_219_cse : STD_LOGIC;
  SIGNAL and_218_cse : STD_LOGIC;
  SIGNAL and_230_cse : STD_LOGIC;
  SIGNAL and_232_cse : STD_LOGIC;
  SIGNAL and_231_cse : STD_LOGIC;
  SIGNAL and_243_cse : STD_LOGIC;
  SIGNAL and_245_cse : STD_LOGIC;
  SIGNAL and_244_cse : STD_LOGIC;
  SIGNAL and_256_cse : STD_LOGIC;
  SIGNAL and_258_cse : STD_LOGIC;
  SIGNAL and_257_cse : STD_LOGIC;
  SIGNAL and_269_cse : STD_LOGIC;
  SIGNAL and_271_cse : STD_LOGIC;
  SIGNAL and_270_cse : STD_LOGIC;
  SIGNAL and_282_cse : STD_LOGIC;
  SIGNAL and_284_cse : STD_LOGIC;
  SIGNAL and_283_cse : STD_LOGIC;
  SIGNAL and_295_cse : STD_LOGIC;
  SIGNAL and_297_cse : STD_LOGIC;
  SIGNAL and_296_cse : STD_LOGIC;
  SIGNAL and_308_cse : STD_LOGIC;
  SIGNAL and_310_cse : STD_LOGIC;
  SIGNAL and_309_cse : STD_LOGIC;
  SIGNAL and_321_cse : STD_LOGIC;
  SIGNAL and_323_cse : STD_LOGIC;
  SIGNAL and_322_cse : STD_LOGIC;
  SIGNAL and_334_cse : STD_LOGIC;
  SIGNAL and_336_cse : STD_LOGIC;
  SIGNAL and_335_cse : STD_LOGIC;
  SIGNAL and_347_cse : STD_LOGIC;
  SIGNAL and_349_cse : STD_LOGIC;
  SIGNAL and_348_cse : STD_LOGIC;
  SIGNAL and_360_cse : STD_LOGIC;
  SIGNAL and_362_cse : STD_LOGIC;
  SIGNAL and_361_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_lshift_itm : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL STAGE_LOOP_lshift_psp_sva : STD_LOGIC_VECTOR (10 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_f_mul_cse_sva : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_f_nor_6_itm : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_nor_3_itm : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_nor_1_itm : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_nor_itm : STD_LOGIC;
  SIGNAL COMP_LOOP_k_10_0_sva_9_0 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL VEC_LOOP_j_10_0_sva_1 : STD_LOGIC_VECTOR (10 DOWNTO 0);
  SIGNAL VEC_LOOP_VEC_LOOP_and_10_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_acc_10_cse_sva : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0 : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL reg_run_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_complete_rsci_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_0_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_0_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_1_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_1_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_2_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_2_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_3_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_3_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_4_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_4_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_5_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_5_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_6_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_6_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_7_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_0_7_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_0_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_0_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_1_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_1_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_2_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_2_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_3_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_3_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_4_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_4_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_5_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_5_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_6_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_6_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_7_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_1_7_i_oswt_1_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_0_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_1_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_2_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_3_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_4_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_5_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_6_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_0_7_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_0_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_1_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_2_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_3_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_4_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_5_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_6_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_twiddle_rsc_1_7_i_oswt_cse : STD_LOGIC;
  SIGNAL reg_vec_rsc_triosy_1_7_obj_iswt0_cse : STD_LOGIC;
  SIGNAL reg_ensig_cgo_cse : STD_LOGIC;
  SIGNAL reg_ensig_cgo_1_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_and_1_cse : STD_LOGIC;
  SIGNAL VEC_LOOP_and_cse : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_9_cse : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_2_cse : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_19_cse : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_12_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_1_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_2_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_3_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_4_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_5_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_6_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_7_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_8_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_9_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_10_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_11_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_12_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_13_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_14_cse : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_help_and_15_cse : STD_LOGIC;
  SIGNAL VEC_LOOP_mux1h_rmff : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL VEC_LOOP_mux_4_rmff : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_21_rmff : STD_LOGIC;
  SIGNAL core_wten_iff : STD_LOGIC;
  SIGNAL or_15_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_161_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_26_rmff : STD_LOGIC;
  SIGNAL or_24_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_182_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_31_rmff : STD_LOGIC;
  SIGNAL or_29_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_195_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_36_rmff : STD_LOGIC;
  SIGNAL or_34_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_208_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_41_rmff : STD_LOGIC;
  SIGNAL or_39_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_221_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_46_rmff : STD_LOGIC;
  SIGNAL or_44_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_234_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_51_rmff : STD_LOGIC;
  SIGNAL or_49_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_247_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_56_rmff : STD_LOGIC;
  SIGNAL or_54_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_260_rmff : STD_LOGIC;
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_61_rmff : STD_LOGIC;
  SIGNAL or_59_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_273_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_66_rmff : STD_LOGIC;
  SIGNAL or_64_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_286_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_71_rmff : STD_LOGIC;
  SIGNAL or_69_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_299_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_76_rmff : STD_LOGIC;
  SIGNAL or_74_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_312_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_81_rmff : STD_LOGIC;
  SIGNAL or_79_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_325_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_86_rmff : STD_LOGIC;
  SIGNAL or_84_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_338_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_91_rmff : STD_LOGIC;
  SIGNAL or_89_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_351_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_da_d_reg : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_wea_d_reg : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL or_96_rmff : STD_LOGIC;
  SIGNAL or_94_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL and_364_rmff : STD_LOGIC;
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg : STD_LOGIC_VECTOR (1
      DOWNTO 0);
  SIGNAL twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_373_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_375_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_377_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_379_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_381_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_383_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_385_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_387_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_389_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_391_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_393_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_395_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_397_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_399_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_401_rmff : STD_LOGIC;
  SIGNAL twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL and_403_rmff : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg : STD_LOGIC;
  SIGNAL or_116_rmff : STD_LOGIC;
  SIGNAL or_118_rmff : STD_LOGIC;
  SIGNAL tmp_2_lpi_3_dfm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL tmp_3_lpi_3_dfm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL tmp_lpi_4_dfm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL tmp_1_lpi_4_dfm : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL p_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL z_out : STD_LOGIC_VECTOR (10 DOWNTO 0);
  SIGNAL STAGE_LOOP_i_3_0_sva : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_3 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_5 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_6 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_7 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_9 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_10 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_11 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_12 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_13 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_14 : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_equal_tmp_15 : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_nor_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_1_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_2_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_3_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_4_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_5_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_6_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_6_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_8_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_9_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_11_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_12_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_13_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_14_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_nor_1_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_10_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_11_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_17_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_13_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_19_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_20_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_21_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_nor_16_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_23_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_24_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_25_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_26_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_27_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_28_itm : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_29_itm : STD_LOGIC;
  SIGNAL STAGE_LOOP_i_3_0_sva_2 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL COMP_LOOP_k_10_0_sva_2 : STD_LOGIC_VECTOR (10 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_help_and_16_cse : STD_LOGIC;
  SIGNAL STAGE_LOOP_acc_itm_4_1 : STD_LOGIC;

  SIGNAL COMP_LOOP_k_not_1_nl : STD_LOGIC;
  SIGNAL COMP_LOOP_twiddle_f_mux1h_1_nl : STD_LOGIC_VECTOR (9 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_f_not_7_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_10_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_1_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_3_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_7_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_15_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_16_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_18_nl : STD_LOGIC;
  SIGNAL VEC_LOOP_VEC_LOOP_and_22_nl : STD_LOGIC;
  SIGNAL STAGE_LOOP_acc_nl : STD_LOGIC_VECTOR (4 DOWNTO 0);
  SIGNAL p_rsci_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL p_rsci_idat_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT mult
    PORT (
      x_rsc_dat : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      y_rsc_dat : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      y_rsc_dat_1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      p_rsc_dat : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      return_rsc_z : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      ccs_ccore_start_rsc_dat : IN STD_LOGIC;
      ccs_ccore_clk : IN STD_LOGIC;
      ccs_ccore_srst : IN STD_LOGIC;
      ccs_ccore_en : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL mult_cmp_x_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_cmp_y_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_cmp_y_rsc_dat_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_cmp_p_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_cmp_return_rsc_z_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL mult_cmp_ccs_ccore_start_rsc_dat : STD_LOGIC;

  COMPONENT modulo_sub
    PORT (
      base_rsc_dat : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      m_rsc_dat : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      return_rsc_z : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      ccs_ccore_start_rsc_dat : IN STD_LOGIC;
      ccs_ccore_clk : IN STD_LOGIC;
      ccs_ccore_srst : IN STD_LOGIC;
      ccs_ccore_en : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL modulo_sub_cmp_base_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_sub_cmp_m_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_sub_cmp_return_rsc_z_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_sub_cmp_ccs_ccore_start_rsc_dat : STD_LOGIC;

  COMPONENT modulo_add
    PORT (
      base_rsc_dat : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      m_rsc_dat : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      return_rsc_z : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
      ccs_ccore_start_rsc_dat : IN STD_LOGIC;
      ccs_ccore_clk : IN STD_LOGIC;
      ccs_ccore_srst : IN STD_LOGIC;
      ccs_ccore_en : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL modulo_add_cmp_base_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_add_cmp_m_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_add_cmp_return_rsc_z_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL modulo_add_cmp_ccs_ccore_start_rsc_dat : STD_LOGIC;

  SIGNAL COMP_LOOP_twiddle_f_lshift_rg_a : STD_LOGIC_VECTOR (0 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_f_lshift_rg_s : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL COMP_LOOP_twiddle_f_lshift_rg_z : STD_LOGIC_VECTOR (10 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_run_rsci
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      run_rsc_rdy : OUT STD_LOGIC;
      run_rsc_vld : IN STD_LOGIC;
      core_wen : IN STD_LOGIC;
      run_rsci_oswt : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      run_rsci_ivld_mxwt : OUT STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_complete_rsci
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      complete_rsc_rdy : IN STD_LOGIC;
      complete_rsc_vld : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      complete_rsci_oswt : IN STD_LOGIC;
      complete_rsci_wen_comp : OUT STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_0_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_wait_dp
    PORT(
      ensig_cgo_iro : IN STD_LOGIC;
      ensig_cgo_iro_1 : IN STD_LOGIC;
      core_wen : IN STD_LOGIC;
      ensig_cgo : IN STD_LOGIC;
      mult_cmp_ccs_ccore_en : OUT STD_LOGIC;
      ensig_cgo_1 : IN STD_LOGIC;
      modulo_sub_cmp_ccs_ccore_en : OUT STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_1_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_2_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_3_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_4_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_5_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_6_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_0_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_0_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_0_7_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_0_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_0_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_0_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_0_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_1_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_1_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_1_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_1_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_2_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_2_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_2_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_2_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_3_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_3_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_3_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_3_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_4_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_4_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_4_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_4_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_5_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_5_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_5_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_5_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_6_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_6_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_6_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_6_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      vec_rsc_1_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt_1 : IN STD_LOGIC;
      vec_rsc_1_7_i_da_d_core : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_7_i_qa_d_mxwt : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_7_i_wea_d_core_psct : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct : IN STD_LOGIC_VECTOR
          (1 DOWNTO 0);
      core_wten_pff : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
      vec_rsc_1_7_i_oswt_1_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_da_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_qa_d : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_da_d_core
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_qa_d_mxwt
      : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_wea_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_oswt_1_pff
      : STD_LOGIC;

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_0_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_1_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_2_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_3_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_4_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_inst_twiddle_rsc_0_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_inst_twiddle_rsc_0_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_5_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_inst_twiddle_rsc_0_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_inst_twiddle_rsc_0_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_6_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_inst_twiddle_rsc_0_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_inst_twiddle_rsc_0_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_0_7_i_oswt : IN STD_LOGIC;
      twiddle_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_inst_twiddle_rsc_0_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_inst_twiddle_rsc_0_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_0_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_inst_twiddle_rsc_1_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_inst_twiddle_rsc_1_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_1_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_inst_twiddle_rsc_1_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_inst_twiddle_rsc_1_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_2_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_inst_twiddle_rsc_1_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_inst_twiddle_rsc_1_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_3_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_inst_twiddle_rsc_1_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_inst_twiddle_rsc_1_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_4_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_inst_twiddle_rsc_1_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_inst_twiddle_rsc_1_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_5_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_inst_twiddle_rsc_1_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_inst_twiddle_rsc_1_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_6_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_inst_twiddle_rsc_1_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_inst_twiddle_rsc_1_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_1_7_i_oswt : IN STD_LOGIC;
      twiddle_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_inst_twiddle_rsc_1_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_inst_twiddle_rsc_1_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_0_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_twiddle_h_rsc_0_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_twiddle_h_rsc_0_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_1_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_twiddle_h_rsc_0_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_twiddle_h_rsc_0_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_2_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_twiddle_h_rsc_0_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_twiddle_h_rsc_0_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_3_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_twiddle_h_rsc_0_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_twiddle_h_rsc_0_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_4_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_inst_twiddle_h_rsc_0_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_inst_twiddle_h_rsc_0_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_5_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_inst_twiddle_h_rsc_0_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_inst_twiddle_h_rsc_0_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_6_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_inst_twiddle_h_rsc_0_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_inst_twiddle_h_rsc_0_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_0_7_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_0_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_inst_twiddle_h_rsc_0_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_inst_twiddle_h_rsc_0_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_0_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_0_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_0_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_inst_twiddle_h_rsc_1_0_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_inst_twiddle_h_rsc_1_0_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_1_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_1_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_1_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_inst_twiddle_h_rsc_1_1_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_inst_twiddle_h_rsc_1_1_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_2_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_2_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_2_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_inst_twiddle_h_rsc_1_2_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_inst_twiddle_h_rsc_1_2_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_3_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_3_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_3_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_inst_twiddle_h_rsc_1_3_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_inst_twiddle_h_rsc_1_3_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_4_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_4_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_4_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_inst_twiddle_h_rsc_1_4_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_inst_twiddle_h_rsc_1_4_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_5_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_5_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_5_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_inst_twiddle_h_rsc_1_5_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_inst_twiddle_h_rsc_1_5_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_6_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_6_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_6_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_inst_twiddle_h_rsc_1_6_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_inst_twiddle_h_rsc_1_6_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      twiddle_h_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      core_wen : IN STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_1_7_i_oswt : IN STD_LOGIC;
      twiddle_h_rsc_1_7_i_qb_d_mxwt : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_7_i_oswt_pff : IN STD_LOGIC;
      core_wten_pff : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_inst_twiddle_h_rsc_1_7_i_qb_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_inst_twiddle_h_rsc_1_7_i_qb_d_mxwt
      : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj
    PORT(
      vec_rsc_triosy_1_7_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj
    PORT(
      vec_rsc_triosy_1_6_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj
    PORT(
      vec_rsc_triosy_1_5_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj
    PORT(
      vec_rsc_triosy_1_4_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj
    PORT(
      vec_rsc_triosy_1_3_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj
    PORT(
      vec_rsc_triosy_1_2_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj
    PORT(
      vec_rsc_triosy_1_1_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj
    PORT(
      vec_rsc_triosy_1_0_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj
    PORT(
      vec_rsc_triosy_0_7_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj
    PORT(
      vec_rsc_triosy_0_6_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj
    PORT(
      vec_rsc_triosy_0_5_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj
    PORT(
      vec_rsc_triosy_0_4_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj
    PORT(
      vec_rsc_triosy_0_3_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj
    PORT(
      vec_rsc_triosy_0_2_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj
    PORT(
      vec_rsc_triosy_0_1_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj
    PORT(
      vec_rsc_triosy_0_0_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      vec_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj
    PORT(
      p_rsc_triosy_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      p_rsc_triosy_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj
    PORT(
      r_rsc_triosy_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      r_rsc_triosy_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj
    PORT(
      twiddle_rsc_triosy_1_7_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj
    PORT(
      twiddle_rsc_triosy_1_6_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj
    PORT(
      twiddle_rsc_triosy_1_5_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj
    PORT(
      twiddle_rsc_triosy_1_4_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj
    PORT(
      twiddle_rsc_triosy_1_3_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj
    PORT(
      twiddle_rsc_triosy_1_2_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj
    PORT(
      twiddle_rsc_triosy_1_1_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj
    PORT(
      twiddle_rsc_triosy_1_0_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj
    PORT(
      twiddle_rsc_triosy_0_7_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj
    PORT(
      twiddle_rsc_triosy_0_6_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj
    PORT(
      twiddle_rsc_triosy_0_5_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj
    PORT(
      twiddle_rsc_triosy_0_4_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj
    PORT(
      twiddle_rsc_triosy_0_3_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj
    PORT(
      twiddle_rsc_triosy_0_2_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj
    PORT(
      twiddle_rsc_triosy_0_1_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj
    PORT(
      twiddle_rsc_triosy_0_0_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj
    PORT(
      twiddle_h_rsc_triosy_1_7_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_7_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj
    PORT(
      twiddle_h_rsc_triosy_1_6_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_6_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj
    PORT(
      twiddle_h_rsc_triosy_1_5_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_5_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj
    PORT(
      twiddle_h_rsc_triosy_1_4_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_4_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj
    PORT(
      twiddle_h_rsc_triosy_1_3_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_3_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj
    PORT(
      twiddle_h_rsc_triosy_1_2_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_2_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj
    PORT(
      twiddle_h_rsc_triosy_1_1_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_1_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj
    PORT(
      twiddle_h_rsc_triosy_1_0_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_1_0_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj
    PORT(
      twiddle_h_rsc_triosy_0_7_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_7_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj
    PORT(
      twiddle_h_rsc_triosy_0_6_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_6_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj
    PORT(
      twiddle_h_rsc_triosy_0_5_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_5_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj
    PORT(
      twiddle_h_rsc_triosy_0_4_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_4_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj
    PORT(
      twiddle_h_rsc_triosy_0_3_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_3_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj
    PORT(
      twiddle_h_rsc_triosy_0_2_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_2_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj
    PORT(
      twiddle_h_rsc_triosy_0_1_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_1_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj
    PORT(
      twiddle_h_rsc_triosy_0_0_lz : OUT STD_LOGIC;
      core_wten : IN STD_LOGIC;
      twiddle_h_rsc_triosy_0_0_obj_iswt0 : IN STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_staller
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      core_wten : OUT STD_LOGIC;
      complete_rsci_wen_comp : IN STD_LOGIC;
      core_wten_pff : OUT STD_LOGIC
    );
  END COMPONENT;
  COMPONENT inPlaceNTT_DIF_precomp_core_core_fsm
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      complete_rsci_wen_comp : IN STD_LOGIC;
      fsm_output : OUT STD_LOGIC_VECTOR (21 DOWNTO 0);
      main_C_0_tr0 : IN STD_LOGIC;
      VEC_LOOP_C_11_tr0 : IN STD_LOGIC;
      COMP_LOOP_C_4_tr0 : IN STD_LOGIC;
      STAGE_LOOP_C_1_tr0 : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_core_fsm_inst_fsm_output : STD_LOGIC_VECTOR
      (21 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_core_fsm_inst_main_C_0_tr0 : STD_LOGIC;
  SIGNAL inPlaceNTT_DIF_precomp_core_core_fsm_inst_VEC_LOOP_C_11_tr0 : STD_LOGIC;
  SIGNAL inPlaceNTT_DIF_precomp_core_core_fsm_inst_COMP_LOOP_C_4_tr0 : STD_LOGIC;
  SIGNAL inPlaceNTT_DIF_precomp_core_core_fsm_inst_STAGE_LOOP_C_1_tr0 : STD_LOGIC;

  FUNCTION CONV_SL_1_1(input_val:BOOLEAN)
  RETURN STD_LOGIC IS
  BEGIN
    IF input_val THEN RETURN '1';ELSE RETURN '0';END IF;
  END;

  FUNCTION MUX1HOT_v_10_3_2(input_2 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(9 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(9 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_32_16_2(input_15 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_14 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_13 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_12 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_11 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_10 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_9 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_8 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(15 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
      tmp := (OTHERS=>sel( 6));
      result := result or ( input_6 and tmp);
      tmp := (OTHERS=>sel( 7));
      result := result or ( input_7 and tmp);
      tmp := (OTHERS=>sel( 8));
      result := result or ( input_8 and tmp);
      tmp := (OTHERS=>sel( 9));
      result := result or ( input_9 and tmp);
      tmp := (OTHERS=>sel( 10));
      result := result or ( input_10 and tmp);
      tmp := (OTHERS=>sel( 11));
      result := result or ( input_11 and tmp);
      tmp := (OTHERS=>sel( 12));
      result := result or ( input_12 and tmp);
      tmp := (OTHERS=>sel( 13));
      result := result or ( input_13 and tmp);
      tmp := (OTHERS=>sel( 14));
      result := result or ( input_14 and tmp);
      tmp := (OTHERS=>sel( 15));
      result := result or ( input_15 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_6_3_2(input_2 : STD_LOGIC_VECTOR(5 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(5 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(5 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(5 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(5 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX_s_1_2_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  sel : STD_LOGIC)
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_10_2_2(input_0 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(9 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(9 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_32_2_2(input_0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(31 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_4_2_2(input_0 : STD_LOGIC_VECTOR(3 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(3 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION minimum(arg1,arg2:INTEGER) RETURN INTEGER IS
  BEGIN
    IF(arg1<arg2)THEN
      RETURN arg1;
    ELSE
      RETURN arg2;
    END IF;
  END;

  FUNCTION maximum(arg1,arg2:INTEGER) RETURN INTEGER IS
  BEGIN
    IF(arg1>arg2)THEN
      RETURN arg1;
    ELSE
      RETURN arg2;
    END IF;
  END;

  FUNCTION READSLICE_1_11(input_val:STD_LOGIC_VECTOR(10 DOWNTO 0);index:INTEGER)
  RETURN STD_LOGIC IS
    CONSTANT min_sat_index:INTEGER:= maximum( index, 0 );
    CONSTANT sat_index:INTEGER:= minimum( min_sat_index, 10);
  BEGIN
    RETURN input_val(sat_index);
  END;

BEGIN
  p_rsci : mgc_hls.ccs_in_pkg_v1.ccs_in_v1
    GENERIC MAP(
      rscid => 14,
      width => 32
      )
    PORT MAP(
      dat => p_rsci_dat,
      idat => p_rsci_idat_1
    );
  p_rsci_dat <= p_rsc_dat;
  p_rsci_idat <= p_rsci_idat_1;

  mult_cmp : mult
    PORT MAP(
      x_rsc_dat => mult_cmp_x_rsc_dat,
      y_rsc_dat => mult_cmp_y_rsc_dat,
      y_rsc_dat_1 => mult_cmp_y_rsc_dat_1,
      p_rsc_dat => mult_cmp_p_rsc_dat,
      return_rsc_z => mult_cmp_return_rsc_z_1,
      ccs_ccore_start_rsc_dat => mult_cmp_ccs_ccore_start_rsc_dat,
      ccs_ccore_clk => clk,
      ccs_ccore_srst => rst,
      ccs_ccore_en => mult_cmp_ccs_ccore_en
    );
  mult_cmp_x_rsc_dat <= modulo_sub_cmp_return_rsc_z;
  mult_cmp_y_rsc_dat <= tmp_2_lpi_3_dfm;
  mult_cmp_y_rsc_dat_1 <= tmp_3_lpi_3_dfm;
  mult_cmp_p_rsc_dat <= p_sva;
  mult_cmp_return_rsc_z <= mult_cmp_return_rsc_z_1;
  mult_cmp_ccs_ccore_start_rsc_dat <= fsm_output(9);

  modulo_sub_cmp : modulo_sub
    PORT MAP(
      base_rsc_dat => modulo_sub_cmp_base_rsc_dat,
      m_rsc_dat => modulo_sub_cmp_m_rsc_dat,
      return_rsc_z => modulo_sub_cmp_return_rsc_z_1,
      ccs_ccore_start_rsc_dat => modulo_sub_cmp_ccs_ccore_start_rsc_dat,
      ccs_ccore_clk => clk,
      ccs_ccore_srst => rst,
      ccs_ccore_en => modulo_sub_cmp_ccs_ccore_en
    );
  modulo_sub_cmp_base_rsc_dat <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(tmp_lpi_4_dfm)
      - UNSIGNED(tmp_1_lpi_4_dfm), 32));
  modulo_sub_cmp_m_rsc_dat <= p_sva;
  modulo_sub_cmp_return_rsc_z <= modulo_sub_cmp_return_rsc_z_1;
  modulo_sub_cmp_ccs_ccore_start_rsc_dat <= fsm_output(8);

  modulo_add_cmp : modulo_add
    PORT MAP(
      base_rsc_dat => modulo_add_cmp_base_rsc_dat,
      m_rsc_dat => modulo_add_cmp_m_rsc_dat,
      return_rsc_z => modulo_add_cmp_return_rsc_z_1,
      ccs_ccore_start_rsc_dat => modulo_add_cmp_ccs_ccore_start_rsc_dat,
      ccs_ccore_clk => clk,
      ccs_ccore_srst => rst,
      ccs_ccore_en => modulo_sub_cmp_ccs_ccore_en
    );
  modulo_add_cmp_base_rsc_dat <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(tmp_lpi_4_dfm)
      + UNSIGNED(tmp_1_lpi_4_dfm), 32));
  modulo_add_cmp_m_rsc_dat <= p_sva;
  modulo_add_cmp_return_rsc_z <= modulo_add_cmp_return_rsc_z_1;
  modulo_add_cmp_ccs_ccore_start_rsc_dat <= fsm_output(8);

  COMP_LOOP_twiddle_f_lshift_rg : mgc_hls.mgc_shift_comps_v5.mgc_shift_l_v5
    GENERIC MAP(
      width_a => 1,
      signd_a => 0,
      width_s => 4,
      width_z => 11
      )
    PORT MAP(
      a => COMP_LOOP_twiddle_f_lshift_rg_a,
      s => COMP_LOOP_twiddle_f_lshift_rg_s,
      z => COMP_LOOP_twiddle_f_lshift_rg_z
    );
  COMP_LOOP_twiddle_f_lshift_rg_a(0) <= '1';
  COMP_LOOP_twiddle_f_lshift_rg_s <= MUX_v_4_2_2(STAGE_LOOP_i_3_0_sva, STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(NOT
      STAGE_LOOP_i_3_0_sva) + UNSIGNED'( "1011"), 4)), fsm_output(2));
  z_out <= COMP_LOOP_twiddle_f_lshift_rg_z;

  inPlaceNTT_DIF_precomp_core_run_rsci_inst : inPlaceNTT_DIF_precomp_core_run_rsci
    PORT MAP(
      clk => clk,
      rst => rst,
      run_rsc_rdy => run_rsc_rdy,
      run_rsc_vld => run_rsc_vld,
      core_wen => complete_rsci_wen_comp,
      run_rsci_oswt => reg_run_rsci_oswt_cse,
      core_wten => core_wten,
      run_rsci_ivld_mxwt => run_rsci_ivld_mxwt
    );
  inPlaceNTT_DIF_precomp_core_complete_rsci_inst : inPlaceNTT_DIF_precomp_core_complete_rsci
    PORT MAP(
      clk => clk,
      rst => rst,
      complete_rsc_rdy => complete_rsc_rdy,
      complete_rsc_vld => complete_rsc_vld,
      core_wen => complete_rsci_wen_comp,
      complete_rsci_oswt => reg_complete_rsci_oswt_cse,
      complete_rsci_wen_comp => complete_rsci_wen_comp
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_0_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_da_d,
      vec_rsc_0_0_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_qa_d,
      vec_rsc_0_0_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_wea_d,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_0_i_oswt => reg_vec_rsc_0_0_i_oswt_cse,
      vec_rsc_0_0_i_oswt_1 => reg_vec_rsc_0_0_i_oswt_1_cse,
      vec_rsc_0_0_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_da_d_core,
      vec_rsc_0_0_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_qa_d_mxwt,
      vec_rsc_0_0_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_wea_d_core_psct,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_0_i_oswt_pff => or_15_rmff,
      vec_rsc_0_0_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_oswt_1_pff
    );
  vec_rsc_0_0_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_qa_d <= vec_rsc_0_0_i_qa_d;
  vec_rsc_0_0_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_wea_d;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_0_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_21_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_161_rmff & and_158_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_21_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_0_i_1_inst_vec_rsc_0_0_i_oswt_1_pff <= and_161_rmff;

  inPlaceNTT_DIF_precomp_core_wait_dp_inst : inPlaceNTT_DIF_precomp_core_wait_dp
    PORT MAP(
      ensig_cgo_iro => or_116_rmff,
      ensig_cgo_iro_1 => or_118_rmff,
      core_wen => complete_rsci_wen_comp,
      ensig_cgo => reg_ensig_cgo_cse,
      mult_cmp_ccs_ccore_en => mult_cmp_ccs_ccore_en,
      ensig_cgo_1 => reg_ensig_cgo_1_cse,
      modulo_sub_cmp_ccs_ccore_en => modulo_sub_cmp_ccs_ccore_en
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_1_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_da_d,
      vec_rsc_0_1_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_qa_d,
      vec_rsc_0_1_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_wea_d,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_1_i_oswt => reg_vec_rsc_0_1_i_oswt_cse,
      vec_rsc_0_1_i_oswt_1 => reg_vec_rsc_0_1_i_oswt_1_cse,
      vec_rsc_0_1_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_da_d_core,
      vec_rsc_0_1_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_qa_d_mxwt,
      vec_rsc_0_1_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_wea_d_core_psct,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_1_i_oswt_pff => or_24_rmff,
      vec_rsc_0_1_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_oswt_1_pff
    );
  vec_rsc_0_1_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_qa_d <= vec_rsc_0_1_i_qa_d;
  vec_rsc_0_1_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_wea_d;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_1_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_26_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_182_rmff & and_179_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_26_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_1_i_1_inst_vec_rsc_0_1_i_oswt_1_pff <= and_182_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_2_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_da_d,
      vec_rsc_0_2_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_qa_d,
      vec_rsc_0_2_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_wea_d,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_2_i_oswt => reg_vec_rsc_0_2_i_oswt_cse,
      vec_rsc_0_2_i_oswt_1 => reg_vec_rsc_0_2_i_oswt_1_cse,
      vec_rsc_0_2_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_da_d_core,
      vec_rsc_0_2_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_qa_d_mxwt,
      vec_rsc_0_2_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_wea_d_core_psct,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_2_i_oswt_pff => or_29_rmff,
      vec_rsc_0_2_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_oswt_1_pff
    );
  vec_rsc_0_2_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_qa_d <= vec_rsc_0_2_i_qa_d;
  vec_rsc_0_2_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_wea_d;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_2_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_31_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_195_rmff & and_192_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_31_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_2_i_1_inst_vec_rsc_0_2_i_oswt_1_pff <= and_195_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_3_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_da_d,
      vec_rsc_0_3_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_qa_d,
      vec_rsc_0_3_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_wea_d,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_3_i_oswt => reg_vec_rsc_0_3_i_oswt_cse,
      vec_rsc_0_3_i_oswt_1 => reg_vec_rsc_0_3_i_oswt_1_cse,
      vec_rsc_0_3_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_da_d_core,
      vec_rsc_0_3_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_qa_d_mxwt,
      vec_rsc_0_3_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_wea_d_core_psct,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_3_i_oswt_pff => or_34_rmff,
      vec_rsc_0_3_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_oswt_1_pff
    );
  vec_rsc_0_3_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_qa_d <= vec_rsc_0_3_i_qa_d;
  vec_rsc_0_3_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_wea_d;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_3_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_36_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_208_rmff & and_205_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_36_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_3_i_1_inst_vec_rsc_0_3_i_oswt_1_pff <= and_208_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_4_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_da_d,
      vec_rsc_0_4_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_qa_d,
      vec_rsc_0_4_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_wea_d,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_4_i_oswt => reg_vec_rsc_0_4_i_oswt_cse,
      vec_rsc_0_4_i_oswt_1 => reg_vec_rsc_0_4_i_oswt_1_cse,
      vec_rsc_0_4_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_da_d_core,
      vec_rsc_0_4_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_qa_d_mxwt,
      vec_rsc_0_4_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_wea_d_core_psct,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_4_i_oswt_pff => or_39_rmff,
      vec_rsc_0_4_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_oswt_1_pff
    );
  vec_rsc_0_4_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_qa_d <= vec_rsc_0_4_i_qa_d;
  vec_rsc_0_4_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_wea_d;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_4_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_41_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_221_rmff & and_218_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_41_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_4_i_1_inst_vec_rsc_0_4_i_oswt_1_pff <= and_221_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_5_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_da_d,
      vec_rsc_0_5_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_qa_d,
      vec_rsc_0_5_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_wea_d,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_5_i_oswt => reg_vec_rsc_0_5_i_oswt_cse,
      vec_rsc_0_5_i_oswt_1 => reg_vec_rsc_0_5_i_oswt_1_cse,
      vec_rsc_0_5_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_da_d_core,
      vec_rsc_0_5_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_qa_d_mxwt,
      vec_rsc_0_5_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_wea_d_core_psct,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_5_i_oswt_pff => or_44_rmff,
      vec_rsc_0_5_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_oswt_1_pff
    );
  vec_rsc_0_5_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_qa_d <= vec_rsc_0_5_i_qa_d;
  vec_rsc_0_5_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_wea_d;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_5_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_46_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_234_rmff & and_231_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_46_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_5_i_1_inst_vec_rsc_0_5_i_oswt_1_pff <= and_234_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_6_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_da_d,
      vec_rsc_0_6_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_qa_d,
      vec_rsc_0_6_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_wea_d,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_6_i_oswt => reg_vec_rsc_0_6_i_oswt_cse,
      vec_rsc_0_6_i_oswt_1 => reg_vec_rsc_0_6_i_oswt_1_cse,
      vec_rsc_0_6_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_da_d_core,
      vec_rsc_0_6_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_qa_d_mxwt,
      vec_rsc_0_6_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_wea_d_core_psct,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_6_i_oswt_pff => or_49_rmff,
      vec_rsc_0_6_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_oswt_1_pff
    );
  vec_rsc_0_6_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_qa_d <= vec_rsc_0_6_i_qa_d;
  vec_rsc_0_6_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_wea_d;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_6_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_51_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_247_rmff & and_244_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_51_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_6_i_1_inst_vec_rsc_0_6_i_oswt_1_pff <= and_247_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_0_7_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_da_d,
      vec_rsc_0_7_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_qa_d,
      vec_rsc_0_7_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_wea_d,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_0_7_i_oswt => reg_vec_rsc_0_7_i_oswt_cse,
      vec_rsc_0_7_i_oswt_1 => reg_vec_rsc_0_7_i_oswt_1_cse,
      vec_rsc_0_7_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_da_d_core,
      vec_rsc_0_7_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_qa_d_mxwt,
      vec_rsc_0_7_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_wea_d_core_psct,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_0_7_i_oswt_pff => or_54_rmff,
      vec_rsc_0_7_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_oswt_1_pff
    );
  vec_rsc_0_7_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_qa_d <= vec_rsc_0_7_i_qa_d;
  vec_rsc_0_7_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_wea_d;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_0_7_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_56_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_260_rmff & and_257_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_56_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_0_7_i_1_inst_vec_rsc_0_7_i_oswt_1_pff <= and_260_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_0_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_da_d,
      vec_rsc_1_0_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_qa_d,
      vec_rsc_1_0_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_wea_d,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_0_i_oswt => reg_vec_rsc_1_0_i_oswt_cse,
      vec_rsc_1_0_i_oswt_1 => reg_vec_rsc_1_0_i_oswt_1_cse,
      vec_rsc_1_0_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_da_d_core,
      vec_rsc_1_0_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_qa_d_mxwt,
      vec_rsc_1_0_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_wea_d_core_psct,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_0_i_oswt_pff => or_59_rmff,
      vec_rsc_1_0_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_oswt_1_pff
    );
  vec_rsc_1_0_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_qa_d <= vec_rsc_1_0_i_qa_d;
  vec_rsc_1_0_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_wea_d;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_0_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_61_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_273_rmff & and_270_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_61_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_0_i_1_inst_vec_rsc_1_0_i_oswt_1_pff <= and_273_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_1_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_da_d,
      vec_rsc_1_1_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_qa_d,
      vec_rsc_1_1_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_wea_d,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_1_i_oswt => reg_vec_rsc_1_1_i_oswt_cse,
      vec_rsc_1_1_i_oswt_1 => reg_vec_rsc_1_1_i_oswt_1_cse,
      vec_rsc_1_1_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_da_d_core,
      vec_rsc_1_1_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_qa_d_mxwt,
      vec_rsc_1_1_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_wea_d_core_psct,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_1_i_oswt_pff => or_64_rmff,
      vec_rsc_1_1_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_oswt_1_pff
    );
  vec_rsc_1_1_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_qa_d <= vec_rsc_1_1_i_qa_d;
  vec_rsc_1_1_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_wea_d;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_1_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_66_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_286_rmff & and_283_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_66_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_1_i_1_inst_vec_rsc_1_1_i_oswt_1_pff <= and_286_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_2_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_da_d,
      vec_rsc_1_2_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_qa_d,
      vec_rsc_1_2_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_wea_d,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_2_i_oswt => reg_vec_rsc_1_2_i_oswt_cse,
      vec_rsc_1_2_i_oswt_1 => reg_vec_rsc_1_2_i_oswt_1_cse,
      vec_rsc_1_2_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_da_d_core,
      vec_rsc_1_2_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_qa_d_mxwt,
      vec_rsc_1_2_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_wea_d_core_psct,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_2_i_oswt_pff => or_69_rmff,
      vec_rsc_1_2_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_oswt_1_pff
    );
  vec_rsc_1_2_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_qa_d <= vec_rsc_1_2_i_qa_d;
  vec_rsc_1_2_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_wea_d;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_2_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_71_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_299_rmff & and_296_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_71_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_2_i_1_inst_vec_rsc_1_2_i_oswt_1_pff <= and_299_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_3_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_da_d,
      vec_rsc_1_3_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_qa_d,
      vec_rsc_1_3_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_wea_d,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_3_i_oswt => reg_vec_rsc_1_3_i_oswt_cse,
      vec_rsc_1_3_i_oswt_1 => reg_vec_rsc_1_3_i_oswt_1_cse,
      vec_rsc_1_3_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_da_d_core,
      vec_rsc_1_3_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_qa_d_mxwt,
      vec_rsc_1_3_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_wea_d_core_psct,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_3_i_oswt_pff => or_74_rmff,
      vec_rsc_1_3_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_oswt_1_pff
    );
  vec_rsc_1_3_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_qa_d <= vec_rsc_1_3_i_qa_d;
  vec_rsc_1_3_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_wea_d;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_3_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_76_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_312_rmff & and_309_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_76_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_3_i_1_inst_vec_rsc_1_3_i_oswt_1_pff <= and_312_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_4_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_da_d,
      vec_rsc_1_4_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_qa_d,
      vec_rsc_1_4_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_wea_d,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_4_i_oswt => reg_vec_rsc_1_4_i_oswt_cse,
      vec_rsc_1_4_i_oswt_1 => reg_vec_rsc_1_4_i_oswt_1_cse,
      vec_rsc_1_4_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_da_d_core,
      vec_rsc_1_4_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_qa_d_mxwt,
      vec_rsc_1_4_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_wea_d_core_psct,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_4_i_oswt_pff => or_79_rmff,
      vec_rsc_1_4_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_oswt_1_pff
    );
  vec_rsc_1_4_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_qa_d <= vec_rsc_1_4_i_qa_d;
  vec_rsc_1_4_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_wea_d;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_4_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_81_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_325_rmff & and_322_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_81_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_4_i_1_inst_vec_rsc_1_4_i_oswt_1_pff <= and_325_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_5_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_da_d,
      vec_rsc_1_5_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_qa_d,
      vec_rsc_1_5_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_wea_d,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_5_i_oswt => reg_vec_rsc_1_5_i_oswt_cse,
      vec_rsc_1_5_i_oswt_1 => reg_vec_rsc_1_5_i_oswt_1_cse,
      vec_rsc_1_5_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_da_d_core,
      vec_rsc_1_5_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_qa_d_mxwt,
      vec_rsc_1_5_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_wea_d_core_psct,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_5_i_oswt_pff => or_84_rmff,
      vec_rsc_1_5_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_oswt_1_pff
    );
  vec_rsc_1_5_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_qa_d <= vec_rsc_1_5_i_qa_d;
  vec_rsc_1_5_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_wea_d;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_5_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_86_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_338_rmff & and_335_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_86_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_5_i_1_inst_vec_rsc_1_5_i_oswt_1_pff <= and_338_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_6_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_da_d,
      vec_rsc_1_6_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_qa_d,
      vec_rsc_1_6_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_wea_d,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_6_i_oswt => reg_vec_rsc_1_6_i_oswt_cse,
      vec_rsc_1_6_i_oswt_1 => reg_vec_rsc_1_6_i_oswt_1_cse,
      vec_rsc_1_6_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_da_d_core,
      vec_rsc_1_6_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_qa_d_mxwt,
      vec_rsc_1_6_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_wea_d_core_psct,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_6_i_oswt_pff => or_89_rmff,
      vec_rsc_1_6_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_oswt_1_pff
    );
  vec_rsc_1_6_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_qa_d <= vec_rsc_1_6_i_qa_d;
  vec_rsc_1_6_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_wea_d;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_6_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_91_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_351_rmff & and_348_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_91_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_6_i_1_inst_vec_rsc_1_6_i_oswt_1_pff <= and_351_rmff;

  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      vec_rsc_1_7_i_da_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_da_d,
      vec_rsc_1_7_i_qa_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_qa_d,
      vec_rsc_1_7_i_wea_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_wea_d,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      vec_rsc_1_7_i_oswt => reg_vec_rsc_1_7_i_oswt_cse,
      vec_rsc_1_7_i_oswt_1 => reg_vec_rsc_1_7_i_oswt_1_cse,
      vec_rsc_1_7_i_da_d_core => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_da_d_core,
      vec_rsc_1_7_i_qa_d_mxwt => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_qa_d_mxwt,
      vec_rsc_1_7_i_wea_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_wea_d_core_psct,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct,
      core_wten_pff => core_wten_iff,
      vec_rsc_1_7_i_oswt_pff => or_94_rmff,
      vec_rsc_1_7_i_oswt_1_pff => inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_oswt_1_pff
    );
  vec_rsc_1_7_i_da_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_da_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_qa_d <= vec_rsc_1_7_i_qa_d;
  vec_rsc_1_7_i_wea_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_wea_d;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_da_d_core <= STD_LOGIC_VECTOR'(
      "00000000000000000000000000000000") & VEC_LOOP_mux_4_rmff;
  vec_rsc_1_7_i_qa_d_mxwt <= inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_qa_d_mxwt;
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_wea_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_96_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( and_364_rmff & and_361_cse);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_core_psct
      <= STD_LOGIC_VECTOR'( '0' & or_96_rmff);
  inPlaceNTT_DIF_precomp_core_vec_rsc_1_7_i_1_inst_vec_rsc_1_7_i_oswt_1_pff <= and_364_rmff;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_qb_d,
      twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_0_i_oswt => reg_twiddle_rsc_0_0_i_oswt_cse,
      twiddle_rsc_0_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_qb_d_mxwt,
      twiddle_rsc_0_0_i_oswt_pff => and_373_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_qb_d <=
      twiddle_rsc_0_0_i_qb_d;
  twiddle_rsc_0_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_0_i_1_inst_twiddle_rsc_0_0_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_qb_d,
      twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_1_i_oswt => reg_twiddle_rsc_0_1_i_oswt_cse,
      twiddle_rsc_0_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_qb_d_mxwt,
      twiddle_rsc_0_1_i_oswt_pff => and_375_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_qb_d <=
      twiddle_rsc_0_1_i_qb_d;
  twiddle_rsc_0_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_1_i_1_inst_twiddle_rsc_0_1_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_qb_d,
      twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_2_i_oswt => reg_twiddle_rsc_0_2_i_oswt_cse,
      twiddle_rsc_0_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_qb_d_mxwt,
      twiddle_rsc_0_2_i_oswt_pff => and_377_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_qb_d <=
      twiddle_rsc_0_2_i_qb_d;
  twiddle_rsc_0_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_2_i_1_inst_twiddle_rsc_0_2_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_qb_d,
      twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_3_i_oswt => reg_twiddle_rsc_0_3_i_oswt_cse,
      twiddle_rsc_0_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_qb_d_mxwt,
      twiddle_rsc_0_3_i_oswt_pff => and_379_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_qb_d <=
      twiddle_rsc_0_3_i_qb_d;
  twiddle_rsc_0_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_3_i_1_inst_twiddle_rsc_0_3_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_inst_twiddle_rsc_0_4_i_qb_d,
      twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_4_i_oswt => reg_twiddle_rsc_0_4_i_oswt_cse,
      twiddle_rsc_0_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_inst_twiddle_rsc_0_4_i_qb_d_mxwt,
      twiddle_rsc_0_4_i_oswt_pff => and_381_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_inst_twiddle_rsc_0_4_i_qb_d <=
      twiddle_rsc_0_4_i_qb_d;
  twiddle_rsc_0_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_4_i_1_inst_twiddle_rsc_0_4_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_inst_twiddle_rsc_0_5_i_qb_d,
      twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_5_i_oswt => reg_twiddle_rsc_0_5_i_oswt_cse,
      twiddle_rsc_0_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_inst_twiddle_rsc_0_5_i_qb_d_mxwt,
      twiddle_rsc_0_5_i_oswt_pff => and_383_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_inst_twiddle_rsc_0_5_i_qb_d <=
      twiddle_rsc_0_5_i_qb_d;
  twiddle_rsc_0_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_5_i_1_inst_twiddle_rsc_0_5_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_inst_twiddle_rsc_0_6_i_qb_d,
      twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_6_i_oswt => reg_twiddle_rsc_0_6_i_oswt_cse,
      twiddle_rsc_0_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_inst_twiddle_rsc_0_6_i_qb_d_mxwt,
      twiddle_rsc_0_6_i_oswt_pff => and_385_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_inst_twiddle_rsc_0_6_i_qb_d <=
      twiddle_rsc_0_6_i_qb_d;
  twiddle_rsc_0_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_6_i_1_inst_twiddle_rsc_0_6_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_0_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_inst_twiddle_rsc_0_7_i_qb_d,
      twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_0_7_i_oswt => reg_twiddle_rsc_0_7_i_oswt_cse,
      twiddle_rsc_0_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_inst_twiddle_rsc_0_7_i_qb_d_mxwt,
      twiddle_rsc_0_7_i_oswt_pff => and_387_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_inst_twiddle_rsc_0_7_i_qb_d <=
      twiddle_rsc_0_7_i_qb_d;
  twiddle_rsc_0_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_0_7_i_1_inst_twiddle_rsc_0_7_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_inst_twiddle_rsc_1_0_i_qb_d,
      twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_0_i_oswt => reg_twiddle_rsc_1_0_i_oswt_cse,
      twiddle_rsc_1_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_inst_twiddle_rsc_1_0_i_qb_d_mxwt,
      twiddle_rsc_1_0_i_oswt_pff => and_389_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_inst_twiddle_rsc_1_0_i_qb_d <=
      twiddle_rsc_1_0_i_qb_d;
  twiddle_rsc_1_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_0_i_1_inst_twiddle_rsc_1_0_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_inst_twiddle_rsc_1_1_i_qb_d,
      twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_1_i_oswt => reg_twiddle_rsc_1_1_i_oswt_cse,
      twiddle_rsc_1_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_inst_twiddle_rsc_1_1_i_qb_d_mxwt,
      twiddle_rsc_1_1_i_oswt_pff => and_391_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_inst_twiddle_rsc_1_1_i_qb_d <=
      twiddle_rsc_1_1_i_qb_d;
  twiddle_rsc_1_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_1_i_1_inst_twiddle_rsc_1_1_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_inst_twiddle_rsc_1_2_i_qb_d,
      twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_2_i_oswt => reg_twiddle_rsc_1_2_i_oswt_cse,
      twiddle_rsc_1_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_inst_twiddle_rsc_1_2_i_qb_d_mxwt,
      twiddle_rsc_1_2_i_oswt_pff => and_393_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_inst_twiddle_rsc_1_2_i_qb_d <=
      twiddle_rsc_1_2_i_qb_d;
  twiddle_rsc_1_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_2_i_1_inst_twiddle_rsc_1_2_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_inst_twiddle_rsc_1_3_i_qb_d,
      twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_3_i_oswt => reg_twiddle_rsc_1_3_i_oswt_cse,
      twiddle_rsc_1_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_inst_twiddle_rsc_1_3_i_qb_d_mxwt,
      twiddle_rsc_1_3_i_oswt_pff => and_395_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_inst_twiddle_rsc_1_3_i_qb_d <=
      twiddle_rsc_1_3_i_qb_d;
  twiddle_rsc_1_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_3_i_1_inst_twiddle_rsc_1_3_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_inst_twiddle_rsc_1_4_i_qb_d,
      twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_4_i_oswt => reg_twiddle_rsc_1_4_i_oswt_cse,
      twiddle_rsc_1_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_inst_twiddle_rsc_1_4_i_qb_d_mxwt,
      twiddle_rsc_1_4_i_oswt_pff => and_397_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_inst_twiddle_rsc_1_4_i_qb_d <=
      twiddle_rsc_1_4_i_qb_d;
  twiddle_rsc_1_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_4_i_1_inst_twiddle_rsc_1_4_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_inst_twiddle_rsc_1_5_i_qb_d,
      twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_5_i_oswt => reg_twiddle_rsc_1_5_i_oswt_cse,
      twiddle_rsc_1_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_inst_twiddle_rsc_1_5_i_qb_d_mxwt,
      twiddle_rsc_1_5_i_oswt_pff => and_399_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_inst_twiddle_rsc_1_5_i_qb_d <=
      twiddle_rsc_1_5_i_qb_d;
  twiddle_rsc_1_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_5_i_1_inst_twiddle_rsc_1_5_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_inst_twiddle_rsc_1_6_i_qb_d,
      twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_6_i_oswt => reg_twiddle_rsc_1_6_i_oswt_cse,
      twiddle_rsc_1_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_inst_twiddle_rsc_1_6_i_qb_d_mxwt,
      twiddle_rsc_1_6_i_oswt_pff => and_401_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_inst_twiddle_rsc_1_6_i_qb_d <=
      twiddle_rsc_1_6_i_qb_d;
  twiddle_rsc_1_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_6_i_1_inst_twiddle_rsc_1_6_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_rsc_1_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_inst_twiddle_rsc_1_7_i_qb_d,
      twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_rsc_1_7_i_oswt => reg_twiddle_rsc_1_7_i_oswt_cse,
      twiddle_rsc_1_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_inst_twiddle_rsc_1_7_i_qb_d_mxwt,
      twiddle_rsc_1_7_i_oswt_pff => and_403_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_inst_twiddle_rsc_1_7_i_qb_d <=
      twiddle_rsc_1_7_i_qb_d;
  twiddle_rsc_1_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_rsc_1_7_i_1_inst_twiddle_rsc_1_7_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_twiddle_h_rsc_0_0_i_qb_d,
      twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_0_i_oswt => reg_twiddle_rsc_0_0_i_oswt_cse,
      twiddle_h_rsc_0_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_twiddle_h_rsc_0_0_i_qb_d_mxwt,
      twiddle_h_rsc_0_0_i_oswt_pff => and_373_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_twiddle_h_rsc_0_0_i_qb_d
      <= twiddle_h_rsc_0_0_i_qb_d;
  twiddle_h_rsc_0_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_0_i_1_inst_twiddle_h_rsc_0_0_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_twiddle_h_rsc_0_1_i_qb_d,
      twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_1_i_oswt => reg_twiddle_rsc_0_1_i_oswt_cse,
      twiddle_h_rsc_0_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_twiddle_h_rsc_0_1_i_qb_d_mxwt,
      twiddle_h_rsc_0_1_i_oswt_pff => and_375_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_twiddle_h_rsc_0_1_i_qb_d
      <= twiddle_h_rsc_0_1_i_qb_d;
  twiddle_h_rsc_0_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_1_i_1_inst_twiddle_h_rsc_0_1_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_twiddle_h_rsc_0_2_i_qb_d,
      twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_2_i_oswt => reg_twiddle_rsc_0_2_i_oswt_cse,
      twiddle_h_rsc_0_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_twiddle_h_rsc_0_2_i_qb_d_mxwt,
      twiddle_h_rsc_0_2_i_oswt_pff => and_377_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_twiddle_h_rsc_0_2_i_qb_d
      <= twiddle_h_rsc_0_2_i_qb_d;
  twiddle_h_rsc_0_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_2_i_1_inst_twiddle_h_rsc_0_2_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_twiddle_h_rsc_0_3_i_qb_d,
      twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_3_i_oswt => reg_twiddle_rsc_0_3_i_oswt_cse,
      twiddle_h_rsc_0_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_twiddle_h_rsc_0_3_i_qb_d_mxwt,
      twiddle_h_rsc_0_3_i_oswt_pff => and_379_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_twiddle_h_rsc_0_3_i_qb_d
      <= twiddle_h_rsc_0_3_i_qb_d;
  twiddle_h_rsc_0_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_3_i_1_inst_twiddle_h_rsc_0_3_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_inst_twiddle_h_rsc_0_4_i_qb_d,
      twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_4_i_oswt => reg_twiddle_rsc_0_4_i_oswt_cse,
      twiddle_h_rsc_0_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_inst_twiddle_h_rsc_0_4_i_qb_d_mxwt,
      twiddle_h_rsc_0_4_i_oswt_pff => and_381_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_inst_twiddle_h_rsc_0_4_i_qb_d
      <= twiddle_h_rsc_0_4_i_qb_d;
  twiddle_h_rsc_0_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_4_i_1_inst_twiddle_h_rsc_0_4_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_inst_twiddle_h_rsc_0_5_i_qb_d,
      twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_5_i_oswt => reg_twiddle_rsc_0_5_i_oswt_cse,
      twiddle_h_rsc_0_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_inst_twiddle_h_rsc_0_5_i_qb_d_mxwt,
      twiddle_h_rsc_0_5_i_oswt_pff => and_383_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_inst_twiddle_h_rsc_0_5_i_qb_d
      <= twiddle_h_rsc_0_5_i_qb_d;
  twiddle_h_rsc_0_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_5_i_1_inst_twiddle_h_rsc_0_5_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_inst_twiddle_h_rsc_0_6_i_qb_d,
      twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_6_i_oswt => reg_twiddle_rsc_0_6_i_oswt_cse,
      twiddle_h_rsc_0_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_inst_twiddle_h_rsc_0_6_i_qb_d_mxwt,
      twiddle_h_rsc_0_6_i_oswt_pff => and_385_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_inst_twiddle_h_rsc_0_6_i_qb_d
      <= twiddle_h_rsc_0_6_i_qb_d;
  twiddle_h_rsc_0_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_6_i_1_inst_twiddle_h_rsc_0_6_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_0_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_inst_twiddle_h_rsc_0_7_i_qb_d,
      twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_0_7_i_oswt => reg_twiddle_rsc_0_7_i_oswt_cse,
      twiddle_h_rsc_0_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_inst_twiddle_h_rsc_0_7_i_qb_d_mxwt,
      twiddle_h_rsc_0_7_i_oswt_pff => and_387_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_inst_twiddle_h_rsc_0_7_i_qb_d
      <= twiddle_h_rsc_0_7_i_qb_d;
  twiddle_h_rsc_0_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_0_7_i_1_inst_twiddle_h_rsc_0_7_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_0_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_inst_twiddle_h_rsc_1_0_i_qb_d,
      twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_0_i_oswt => reg_twiddle_rsc_1_0_i_oswt_cse,
      twiddle_h_rsc_1_0_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_inst_twiddle_h_rsc_1_0_i_qb_d_mxwt,
      twiddle_h_rsc_1_0_i_oswt_pff => and_389_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_inst_twiddle_h_rsc_1_0_i_qb_d
      <= twiddle_h_rsc_1_0_i_qb_d;
  twiddle_h_rsc_1_0_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_0_i_1_inst_twiddle_h_rsc_1_0_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_1_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_inst_twiddle_h_rsc_1_1_i_qb_d,
      twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_1_i_oswt => reg_twiddle_rsc_1_1_i_oswt_cse,
      twiddle_h_rsc_1_1_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_inst_twiddle_h_rsc_1_1_i_qb_d_mxwt,
      twiddle_h_rsc_1_1_i_oswt_pff => and_391_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_inst_twiddle_h_rsc_1_1_i_qb_d
      <= twiddle_h_rsc_1_1_i_qb_d;
  twiddle_h_rsc_1_1_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_1_i_1_inst_twiddle_h_rsc_1_1_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_2_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_inst_twiddle_h_rsc_1_2_i_qb_d,
      twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_2_i_oswt => reg_twiddle_rsc_1_2_i_oswt_cse,
      twiddle_h_rsc_1_2_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_inst_twiddle_h_rsc_1_2_i_qb_d_mxwt,
      twiddle_h_rsc_1_2_i_oswt_pff => and_393_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_inst_twiddle_h_rsc_1_2_i_qb_d
      <= twiddle_h_rsc_1_2_i_qb_d;
  twiddle_h_rsc_1_2_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_2_i_1_inst_twiddle_h_rsc_1_2_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_3_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_inst_twiddle_h_rsc_1_3_i_qb_d,
      twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_3_i_oswt => reg_twiddle_rsc_1_3_i_oswt_cse,
      twiddle_h_rsc_1_3_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_inst_twiddle_h_rsc_1_3_i_qb_d_mxwt,
      twiddle_h_rsc_1_3_i_oswt_pff => and_395_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_inst_twiddle_h_rsc_1_3_i_qb_d
      <= twiddle_h_rsc_1_3_i_qb_d;
  twiddle_h_rsc_1_3_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_3_i_1_inst_twiddle_h_rsc_1_3_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_4_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_inst_twiddle_h_rsc_1_4_i_qb_d,
      twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_4_i_oswt => reg_twiddle_rsc_1_4_i_oswt_cse,
      twiddle_h_rsc_1_4_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_inst_twiddle_h_rsc_1_4_i_qb_d_mxwt,
      twiddle_h_rsc_1_4_i_oswt_pff => and_397_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_inst_twiddle_h_rsc_1_4_i_qb_d
      <= twiddle_h_rsc_1_4_i_qb_d;
  twiddle_h_rsc_1_4_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_4_i_1_inst_twiddle_h_rsc_1_4_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_5_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_inst_twiddle_h_rsc_1_5_i_qb_d,
      twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_5_i_oswt => reg_twiddle_rsc_1_5_i_oswt_cse,
      twiddle_h_rsc_1_5_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_inst_twiddle_h_rsc_1_5_i_qb_d_mxwt,
      twiddle_h_rsc_1_5_i_oswt_pff => and_399_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_inst_twiddle_h_rsc_1_5_i_qb_d
      <= twiddle_h_rsc_1_5_i_qb_d;
  twiddle_h_rsc_1_5_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_5_i_1_inst_twiddle_h_rsc_1_5_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_6_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_inst_twiddle_h_rsc_1_6_i_qb_d,
      twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_6_i_oswt => reg_twiddle_rsc_1_6_i_oswt_cse,
      twiddle_h_rsc_1_6_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_inst_twiddle_h_rsc_1_6_i_qb_d_mxwt,
      twiddle_h_rsc_1_6_i_oswt_pff => and_401_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_inst_twiddle_h_rsc_1_6_i_qb_d
      <= twiddle_h_rsc_1_6_i_qb_d;
  twiddle_h_rsc_1_6_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_6_i_1_inst_twiddle_h_rsc_1_6_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1
    PORT MAP(
      clk => clk,
      rst => rst,
      twiddle_h_rsc_1_7_i_qb_d => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_inst_twiddle_h_rsc_1_7_i_qb_d,
      twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg,
      core_wen => complete_rsci_wen_comp,
      core_wten => core_wten,
      twiddle_h_rsc_1_7_i_oswt => reg_twiddle_rsc_1_7_i_oswt_cse,
      twiddle_h_rsc_1_7_i_qb_d_mxwt => inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_inst_twiddle_h_rsc_1_7_i_qb_d_mxwt,
      twiddle_h_rsc_1_7_i_oswt_pff => and_403_rmff,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_inst_twiddle_h_rsc_1_7_i_qb_d
      <= twiddle_h_rsc_1_7_i_qb_d;
  twiddle_h_rsc_1_7_i_qb_d_mxwt <= inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_1_7_i_1_inst_twiddle_h_rsc_1_7_i_qb_d_mxwt;

  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_7_obj
    PORT MAP(
      vec_rsc_triosy_1_7_lz => vec_rsc_triosy_1_7_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_7_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_6_obj
    PORT MAP(
      vec_rsc_triosy_1_6_lz => vec_rsc_triosy_1_6_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_6_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_5_obj
    PORT MAP(
      vec_rsc_triosy_1_5_lz => vec_rsc_triosy_1_5_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_5_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_4_obj
    PORT MAP(
      vec_rsc_triosy_1_4_lz => vec_rsc_triosy_1_4_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_4_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_3_obj
    PORT MAP(
      vec_rsc_triosy_1_3_lz => vec_rsc_triosy_1_3_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_3_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_2_obj
    PORT MAP(
      vec_rsc_triosy_1_2_lz => vec_rsc_triosy_1_2_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_2_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_1_obj
    PORT MAP(
      vec_rsc_triosy_1_1_lz => vec_rsc_triosy_1_1_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_1_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_1_0_obj
    PORT MAP(
      vec_rsc_triosy_1_0_lz => vec_rsc_triosy_1_0_lz,
      core_wten => core_wten,
      vec_rsc_triosy_1_0_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_7_obj
    PORT MAP(
      vec_rsc_triosy_0_7_lz => vec_rsc_triosy_0_7_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_7_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_6_obj
    PORT MAP(
      vec_rsc_triosy_0_6_lz => vec_rsc_triosy_0_6_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_6_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_5_obj
    PORT MAP(
      vec_rsc_triosy_0_5_lz => vec_rsc_triosy_0_5_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_5_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_4_obj
    PORT MAP(
      vec_rsc_triosy_0_4_lz => vec_rsc_triosy_0_4_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_4_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_3_obj
    PORT MAP(
      vec_rsc_triosy_0_3_lz => vec_rsc_triosy_0_3_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_3_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_2_obj
    PORT MAP(
      vec_rsc_triosy_0_2_lz => vec_rsc_triosy_0_2_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_2_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_1_obj
    PORT MAP(
      vec_rsc_triosy_0_1_lz => vec_rsc_triosy_0_1_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_1_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj_inst : inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_0_0_obj
    PORT MAP(
      vec_rsc_triosy_0_0_lz => vec_rsc_triosy_0_0_lz,
      core_wten => core_wten,
      vec_rsc_triosy_0_0_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_inst : inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj
    PORT MAP(
      p_rsc_triosy_lz => p_rsc_triosy_lz,
      core_wten => core_wten,
      p_rsc_triosy_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_inst : inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj
    PORT MAP(
      r_rsc_triosy_lz => r_rsc_triosy_lz,
      core_wten => core_wten,
      r_rsc_triosy_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_7_obj
    PORT MAP(
      twiddle_rsc_triosy_1_7_lz => twiddle_rsc_triosy_1_7_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_7_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_6_obj
    PORT MAP(
      twiddle_rsc_triosy_1_6_lz => twiddle_rsc_triosy_1_6_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_6_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_5_obj
    PORT MAP(
      twiddle_rsc_triosy_1_5_lz => twiddle_rsc_triosy_1_5_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_5_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_4_obj
    PORT MAP(
      twiddle_rsc_triosy_1_4_lz => twiddle_rsc_triosy_1_4_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_4_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_3_obj
    PORT MAP(
      twiddle_rsc_triosy_1_3_lz => twiddle_rsc_triosy_1_3_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_3_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_2_obj
    PORT MAP(
      twiddle_rsc_triosy_1_2_lz => twiddle_rsc_triosy_1_2_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_2_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_1_obj
    PORT MAP(
      twiddle_rsc_triosy_1_1_lz => twiddle_rsc_triosy_1_1_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_1_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_1_0_obj
    PORT MAP(
      twiddle_rsc_triosy_1_0_lz => twiddle_rsc_triosy_1_0_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_1_0_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_7_obj
    PORT MAP(
      twiddle_rsc_triosy_0_7_lz => twiddle_rsc_triosy_0_7_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_7_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_6_obj
    PORT MAP(
      twiddle_rsc_triosy_0_6_lz => twiddle_rsc_triosy_0_6_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_6_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_5_obj
    PORT MAP(
      twiddle_rsc_triosy_0_5_lz => twiddle_rsc_triosy_0_5_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_5_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_4_obj
    PORT MAP(
      twiddle_rsc_triosy_0_4_lz => twiddle_rsc_triosy_0_4_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_4_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_3_obj
    PORT MAP(
      twiddle_rsc_triosy_0_3_lz => twiddle_rsc_triosy_0_3_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_3_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_2_obj
    PORT MAP(
      twiddle_rsc_triosy_0_2_lz => twiddle_rsc_triosy_0_2_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_2_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_1_obj
    PORT MAP(
      twiddle_rsc_triosy_0_1_lz => twiddle_rsc_triosy_0_1_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_1_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_0_0_obj
    PORT MAP(
      twiddle_rsc_triosy_0_0_lz => twiddle_rsc_triosy_0_0_lz,
      core_wten => core_wten,
      twiddle_rsc_triosy_0_0_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_7_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_7_lz => twiddle_h_rsc_triosy_1_7_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_7_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_6_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_6_lz => twiddle_h_rsc_triosy_1_6_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_6_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_5_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_5_lz => twiddle_h_rsc_triosy_1_5_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_5_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_4_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_4_lz => twiddle_h_rsc_triosy_1_4_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_4_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_3_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_3_lz => twiddle_h_rsc_triosy_1_3_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_3_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_2_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_2_lz => twiddle_h_rsc_triosy_1_2_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_2_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_1_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_1_lz => twiddle_h_rsc_triosy_1_1_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_1_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_1_0_obj
    PORT MAP(
      twiddle_h_rsc_triosy_1_0_lz => twiddle_h_rsc_triosy_1_0_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_1_0_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_7_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_7_lz => twiddle_h_rsc_triosy_0_7_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_7_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_6_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_6_lz => twiddle_h_rsc_triosy_0_6_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_6_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_5_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_5_lz => twiddle_h_rsc_triosy_0_5_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_5_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_4_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_4_lz => twiddle_h_rsc_triosy_0_4_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_4_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_3_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_3_lz => twiddle_h_rsc_triosy_0_3_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_3_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_2_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_2_lz => twiddle_h_rsc_triosy_0_2_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_2_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_1_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_1_lz => twiddle_h_rsc_triosy_0_1_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_1_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj_inst : inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_0_0_obj
    PORT MAP(
      twiddle_h_rsc_triosy_0_0_lz => twiddle_h_rsc_triosy_0_0_lz,
      core_wten => core_wten,
      twiddle_h_rsc_triosy_0_0_obj_iswt0 => reg_vec_rsc_triosy_1_7_obj_iswt0_cse
    );
  inPlaceNTT_DIF_precomp_core_staller_inst : inPlaceNTT_DIF_precomp_core_staller
    PORT MAP(
      clk => clk,
      rst => rst,
      core_wten => core_wten,
      complete_rsci_wen_comp => complete_rsci_wen_comp,
      core_wten_pff => core_wten_iff
    );
  inPlaceNTT_DIF_precomp_core_core_fsm_inst : inPlaceNTT_DIF_precomp_core_core_fsm
    PORT MAP(
      clk => clk,
      rst => rst,
      complete_rsci_wen_comp => complete_rsci_wen_comp,
      fsm_output => inPlaceNTT_DIF_precomp_core_core_fsm_inst_fsm_output,
      main_C_0_tr0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_main_C_0_tr0,
      VEC_LOOP_C_11_tr0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_VEC_LOOP_C_11_tr0,
      COMP_LOOP_C_4_tr0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_COMP_LOOP_C_4_tr0,
      STAGE_LOOP_C_1_tr0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_STAGE_LOOP_C_1_tr0
    );
  fsm_output <= inPlaceNTT_DIF_precomp_core_core_fsm_inst_fsm_output;
  inPlaceNTT_DIF_precomp_core_core_fsm_inst_main_C_0_tr0 <= NOT VEC_LOOP_VEC_LOOP_and_10_itm;
  inPlaceNTT_DIF_precomp_core_core_fsm_inst_VEC_LOOP_C_11_tr0 <= VEC_LOOP_j_10_0_sva_1(10);
  inPlaceNTT_DIF_precomp_core_core_fsm_inst_COMP_LOOP_C_4_tr0 <= NOT (READSLICE_1_11(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(COMP_LOOP_k_10_0_sva_2)
      + SIGNED('1' & (NOT (STAGE_LOOP_lshift_psp_sva(10 DOWNTO 1)))) + SIGNED'( "00000000001"),
      11)), 10));
  inPlaceNTT_DIF_precomp_core_core_fsm_inst_STAGE_LOOP_C_1_tr0 <= NOT STAGE_LOOP_acc_itm_4_1;

  or_15_rmff <= and_157_cse OR and_158_cse OR and_159_cse;
  and_161_rmff <= VEC_LOOP_nor_12_cse AND VEC_LOOP_nor_19_cse AND (fsm_output(6));
  VEC_LOOP_mux1h_rmff <= MUX1HOT_v_6_3_2((VEC_LOOP_acc_1_tmp(8 DOWNTO 3)), (COMP_LOOP_twiddle_f_lshift_itm(8
      DOWNTO 3)), (VEC_LOOP_acc_10_cse_sva(8 DOWNTO 3)), STD_LOGIC_VECTOR'( (fsm_output(6))
      & (fsm_output(9)) & (fsm_output(16))));
  VEC_LOOP_mux_4_rmff <= MUX_v_32_2_2(modulo_add_cmp_return_rsc_z, mult_cmp_return_rsc_z,
      fsm_output(16));
  or_21_rmff <= and_157_cse OR and_159_cse;
  or_24_rmff <= and_178_cse OR and_179_cse OR and_180_cse;
  and_182_rmff <= VEC_LOOP_nor_12_cse AND and_dcpl_25 AND (fsm_output(6));
  or_26_rmff <= and_178_cse OR and_180_cse;
  or_29_rmff <= and_191_cse OR and_192_cse OR and_193_cse;
  and_195_rmff <= VEC_LOOP_nor_12_cse AND and_dcpl_33 AND (fsm_output(6));
  or_31_rmff <= and_191_cse OR and_193_cse;
  or_34_rmff <= and_204_cse OR and_205_cse OR and_206_cse;
  and_208_rmff <= VEC_LOOP_nor_12_cse AND and_dcpl_41 AND (fsm_output(6));
  or_36_rmff <= and_204_cse OR and_206_cse;
  or_39_rmff <= and_217_cse OR and_218_cse OR and_219_cse;
  and_221_rmff <= and_dcpl_49 AND VEC_LOOP_nor_19_cse AND (fsm_output(6));
  or_41_rmff <= and_217_cse OR and_219_cse;
  or_44_rmff <= and_230_cse OR and_231_cse OR and_232_cse;
  and_234_rmff <= and_dcpl_49 AND and_dcpl_25 AND (fsm_output(6));
  or_46_rmff <= and_230_cse OR and_232_cse;
  or_49_rmff <= and_243_cse OR and_244_cse OR and_245_cse;
  and_247_rmff <= and_dcpl_49 AND and_dcpl_33 AND (fsm_output(6));
  or_51_rmff <= and_243_cse OR and_245_cse;
  or_54_rmff <= and_256_cse OR and_257_cse OR and_258_cse;
  and_260_rmff <= and_dcpl_49 AND and_dcpl_41 AND (fsm_output(6));
  or_56_rmff <= and_256_cse OR and_258_cse;
  or_59_rmff <= and_269_cse OR and_270_cse OR and_271_cse;
  and_273_rmff <= and_dcpl_69 AND VEC_LOOP_nor_19_cse AND (fsm_output(6));
  or_61_rmff <= and_269_cse OR and_271_cse;
  or_64_rmff <= and_282_cse OR and_283_cse OR and_284_cse;
  and_286_rmff <= and_dcpl_69 AND and_dcpl_25 AND (fsm_output(6));
  or_66_rmff <= and_282_cse OR and_284_cse;
  or_69_rmff <= and_295_cse OR and_296_cse OR and_297_cse;
  and_299_rmff <= and_dcpl_69 AND and_dcpl_33 AND (fsm_output(6));
  or_71_rmff <= and_295_cse OR and_297_cse;
  or_74_rmff <= and_308_cse OR and_309_cse OR and_310_cse;
  and_312_rmff <= and_dcpl_69 AND and_dcpl_41 AND (fsm_output(6));
  or_76_rmff <= and_308_cse OR and_310_cse;
  or_79_rmff <= and_321_cse OR and_322_cse OR and_323_cse;
  and_325_rmff <= and_dcpl_89 AND VEC_LOOP_nor_19_cse AND (fsm_output(6));
  or_81_rmff <= and_321_cse OR and_323_cse;
  or_84_rmff <= and_334_cse OR and_335_cse OR and_336_cse;
  and_338_rmff <= and_dcpl_89 AND and_dcpl_25 AND (fsm_output(6));
  or_86_rmff <= and_334_cse OR and_336_cse;
  or_89_rmff <= and_347_cse OR and_348_cse OR and_349_cse;
  and_351_rmff <= and_dcpl_89 AND and_dcpl_33 AND (fsm_output(6));
  or_91_rmff <= and_347_cse OR and_349_cse;
  or_94_rmff <= and_360_cse OR and_361_cse OR and_362_cse;
  and_364_rmff <= and_dcpl_89 AND and_dcpl_41 AND (fsm_output(6));
  or_96_rmff <= and_360_cse OR and_362_cse;
  and_373_rmff <= and_dcpl_104 AND and_dcpl_103 AND (fsm_output(4));
  and_375_rmff <= and_dcpl_104 AND and_dcpl_106 AND (fsm_output(4));
  and_377_rmff <= and_dcpl_104 AND and_dcpl_108 AND (fsm_output(4));
  and_379_rmff <= and_dcpl_104 AND and_dcpl_110 AND (fsm_output(4));
  and_381_rmff <= and_dcpl_112 AND and_dcpl_103 AND (fsm_output(4));
  and_383_rmff <= and_dcpl_112 AND and_dcpl_106 AND (fsm_output(4));
  and_385_rmff <= and_dcpl_112 AND and_dcpl_108 AND (fsm_output(4));
  and_387_rmff <= and_dcpl_112 AND and_dcpl_110 AND (fsm_output(4));
  and_389_rmff <= and_dcpl_117 AND and_dcpl_103 AND (fsm_output(4));
  and_391_rmff <= and_dcpl_117 AND and_dcpl_106 AND (fsm_output(4));
  and_393_rmff <= and_dcpl_117 AND and_dcpl_108 AND (fsm_output(4));
  and_395_rmff <= and_dcpl_117 AND and_dcpl_110 AND (fsm_output(4));
  and_397_rmff <= and_dcpl_122 AND and_dcpl_103 AND (fsm_output(4));
  and_399_rmff <= and_dcpl_122 AND and_dcpl_106 AND (fsm_output(4));
  and_401_rmff <= and_dcpl_122 AND and_dcpl_108 AND (fsm_output(4));
  and_403_rmff <= and_dcpl_122 AND and_dcpl_110 AND (fsm_output(4));
  or_116_rmff <= CONV_SL_1_1(fsm_output(15 DOWNTO 9)/=STD_LOGIC_VECTOR'("0000000"));
  or_118_rmff <= CONV_SL_1_1(fsm_output(9 DOWNTO 8)/=STD_LOGIC_VECTOR'("00"));
  COMP_LOOP_twiddle_f_and_1_cse <= complete_rsci_wen_comp AND (fsm_output(3));
  COMP_LOOP_twiddle_help_and_cse <= COMP_LOOP_twiddle_f_equal_tmp AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_1_cse <= (COMP_LOOP_twiddle_f_mul_cse_sva(0)) AND COMP_LOOP_twiddle_f_nor_itm
      AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_2_cse <= (COMP_LOOP_twiddle_f_mul_cse_sva(1)) AND COMP_LOOP_twiddle_f_nor_1_itm
      AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_3_cse <= COMP_LOOP_twiddle_f_equal_tmp_3 AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_4_cse <= (COMP_LOOP_twiddle_f_mul_cse_sva(2)) AND COMP_LOOP_twiddle_f_nor_3_itm
      AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_5_cse <= COMP_LOOP_twiddle_f_equal_tmp_5 AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_6_cse <= COMP_LOOP_twiddle_f_equal_tmp_6 AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_7_cse <= COMP_LOOP_twiddle_f_equal_tmp_7 AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_8_cse <= (COMP_LOOP_twiddle_f_mul_cse_sva(9)) AND COMP_LOOP_twiddle_f_nor_6_itm
      AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_9_cse <= COMP_LOOP_twiddle_f_equal_tmp_9 AND (NOT or_tmp_141);
  COMP_LOOP_twiddle_help_and_10_cse <= COMP_LOOP_twiddle_f_equal_tmp_10 AND (NOT
      or_tmp_141);
  COMP_LOOP_twiddle_help_and_11_cse <= COMP_LOOP_twiddle_f_equal_tmp_11 AND (NOT
      or_tmp_141);
  COMP_LOOP_twiddle_help_and_12_cse <= COMP_LOOP_twiddle_f_equal_tmp_12 AND (NOT
      or_tmp_141);
  COMP_LOOP_twiddle_help_and_13_cse <= COMP_LOOP_twiddle_f_equal_tmp_13 AND (NOT
      or_tmp_141);
  COMP_LOOP_twiddle_help_and_14_cse <= COMP_LOOP_twiddle_f_equal_tmp_14 AND (NOT
      or_tmp_141);
  COMP_LOOP_twiddle_help_and_15_cse <= COMP_LOOP_twiddle_f_equal_tmp_15 AND (NOT
      or_tmp_141);
  COMP_LOOP_twiddle_help_and_16_cse <= complete_rsci_wen_comp AND (NOT or_tmp_141);
  VEC_LOOP_and_cse <= complete_rsci_wen_comp AND (fsm_output(6));
  VEC_LOOP_nor_12_cse <= NOT((VEC_LOOP_acc_10_tmp(9)) OR (VEC_LOOP_acc_10_tmp(2)));
  VEC_LOOP_nor_19_cse <= NOT(CONV_SL_1_1(VEC_LOOP_acc_10_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00")));
  VEC_LOOP_nor_2_cse <= NOT((VEC_LOOP_acc_1_tmp(9)) OR (VEC_LOOP_acc_1_tmp(2)));
  VEC_LOOP_nor_9_cse <= NOT(CONV_SL_1_1(VEC_LOOP_acc_1_tmp(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00")));
  STAGE_LOOP_i_3_0_sva_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(STAGE_LOOP_i_3_0_sva)
      + UNSIGNED'( "1111"), 4));
  VEC_LOOP_acc_1_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(COMP_LOOP_twiddle_f_lshift_itm)
      + UNSIGNED(COMP_LOOP_k_10_0_sva_9_0), 10));
  COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(
      UNSIGNED(COMP_LOOP_twiddle_f_lshift_itm) * UNSIGNED(COMP_LOOP_k_10_0_sva_9_0)),
      10));
  VEC_LOOP_acc_10_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(COMP_LOOP_twiddle_f_lshift_itm)
      + UNSIGNED(COMP_LOOP_k_10_0_sva_9_0) + UNSIGNED(STAGE_LOOP_lshift_psp_sva(10
      DOWNTO 1)), 10));
  COMP_LOOP_k_10_0_sva_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(COMP_LOOP_k_10_0_sva_9_0),
      10), 11) + UNSIGNED'( "00000000001"), 11));
  and_dcpl_7 <= NOT((COMP_LOOP_twiddle_f_lshift_itm(2)) OR (COMP_LOOP_twiddle_f_lshift_itm(9)));
  and_dcpl_8 <= NOT(CONV_SL_1_1(COMP_LOOP_twiddle_f_lshift_itm(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00")));
  and_dcpl_13 <= NOT((VEC_LOOP_acc_10_cse_sva(2)) OR (VEC_LOOP_acc_10_cse_sva(9)));
  and_dcpl_14 <= NOT(CONV_SL_1_1(VEC_LOOP_acc_10_cse_sva(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00")));
  and_dcpl_19 <= CONV_SL_1_1(COMP_LOOP_twiddle_f_lshift_itm(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"));
  and_dcpl_21 <= CONV_SL_1_1(VEC_LOOP_acc_1_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"));
  and_dcpl_23 <= CONV_SL_1_1(VEC_LOOP_acc_10_cse_sva(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"));
  and_dcpl_25 <= CONV_SL_1_1(VEC_LOOP_acc_10_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"));
  and_dcpl_27 <= CONV_SL_1_1(COMP_LOOP_twiddle_f_lshift_itm(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"));
  and_dcpl_29 <= CONV_SL_1_1(VEC_LOOP_acc_1_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"));
  and_dcpl_31 <= CONV_SL_1_1(VEC_LOOP_acc_10_cse_sva(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"));
  and_dcpl_33 <= CONV_SL_1_1(VEC_LOOP_acc_10_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"));
  and_dcpl_35 <= CONV_SL_1_1(COMP_LOOP_twiddle_f_lshift_itm(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"));
  and_dcpl_37 <= CONV_SL_1_1(VEC_LOOP_acc_1_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"));
  and_dcpl_39 <= CONV_SL_1_1(VEC_LOOP_acc_10_cse_sva(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"));
  and_dcpl_41 <= CONV_SL_1_1(VEC_LOOP_acc_10_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"));
  and_dcpl_43 <= (COMP_LOOP_twiddle_f_lshift_itm(2)) AND (NOT (COMP_LOOP_twiddle_f_lshift_itm(9)));
  and_dcpl_45 <= (NOT (VEC_LOOP_acc_1_tmp(9))) AND (VEC_LOOP_acc_1_tmp(2));
  and_dcpl_47 <= (VEC_LOOP_acc_10_cse_sva(2)) AND (NOT (VEC_LOOP_acc_10_cse_sva(9)));
  and_dcpl_49 <= (NOT (VEC_LOOP_acc_10_tmp(9))) AND (VEC_LOOP_acc_10_tmp(2));
  and_dcpl_63 <= (NOT (COMP_LOOP_twiddle_f_lshift_itm(2))) AND (COMP_LOOP_twiddle_f_lshift_itm(9));
  and_dcpl_65 <= (VEC_LOOP_acc_1_tmp(9)) AND (NOT (VEC_LOOP_acc_1_tmp(2)));
  and_dcpl_67 <= (NOT (VEC_LOOP_acc_10_cse_sva(2))) AND (VEC_LOOP_acc_10_cse_sva(9));
  and_dcpl_69 <= (VEC_LOOP_acc_10_tmp(9)) AND (NOT (VEC_LOOP_acc_10_tmp(2)));
  and_dcpl_83 <= (COMP_LOOP_twiddle_f_lshift_itm(2)) AND (COMP_LOOP_twiddle_f_lshift_itm(9));
  and_dcpl_85 <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(2));
  and_dcpl_87 <= (VEC_LOOP_acc_10_cse_sva(2)) AND (VEC_LOOP_acc_10_cse_sva(9));
  and_dcpl_89 <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(2));
  and_dcpl_103 <= NOT(CONV_SL_1_1(COMP_LOOP_twiddle_f_mul_cse_sva(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00")));
  and_dcpl_104 <= NOT((COMP_LOOP_twiddle_f_mul_cse_sva(9)) OR (COMP_LOOP_twiddle_f_mul_cse_sva(2)));
  and_dcpl_106 <= CONV_SL_1_1(COMP_LOOP_twiddle_f_mul_cse_sva(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"));
  and_dcpl_108 <= CONV_SL_1_1(COMP_LOOP_twiddle_f_mul_cse_sva(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"));
  and_dcpl_110 <= CONV_SL_1_1(COMP_LOOP_twiddle_f_mul_cse_sva(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"));
  and_dcpl_112 <= (NOT (COMP_LOOP_twiddle_f_mul_cse_sva(9))) AND (COMP_LOOP_twiddle_f_mul_cse_sva(2));
  and_dcpl_117 <= (COMP_LOOP_twiddle_f_mul_cse_sva(9)) AND (NOT (COMP_LOOP_twiddle_f_mul_cse_sva(2)));
  and_dcpl_122 <= (COMP_LOOP_twiddle_f_mul_cse_sva(9)) AND (COMP_LOOP_twiddle_f_mul_cse_sva(2));
  and_dcpl_129 <= NOT((fsm_output(21)) OR (fsm_output(20)) OR (fsm_output(0)));
  and_dcpl_131 <= and_dcpl_129 AND (NOT (fsm_output(1))) AND (NOT (fsm_output(19)));
  and_157_cse <= and_dcpl_8 AND and_dcpl_7 AND (fsm_output(9));
  and_159_cse <= and_dcpl_14 AND and_dcpl_13 AND (fsm_output(16));
  and_158_cse <= VEC_LOOP_nor_2_cse AND VEC_LOOP_nor_9_cse AND (fsm_output(6));
  and_178_cse <= and_dcpl_19 AND and_dcpl_7 AND (fsm_output(9));
  and_180_cse <= and_dcpl_23 AND and_dcpl_13 AND (fsm_output(16));
  and_179_cse <= VEC_LOOP_nor_2_cse AND and_dcpl_21 AND (fsm_output(6));
  and_191_cse <= and_dcpl_27 AND and_dcpl_7 AND (fsm_output(9));
  and_193_cse <= and_dcpl_31 AND and_dcpl_13 AND (fsm_output(16));
  and_192_cse <= VEC_LOOP_nor_2_cse AND and_dcpl_29 AND (fsm_output(6));
  and_204_cse <= and_dcpl_35 AND and_dcpl_7 AND (fsm_output(9));
  and_206_cse <= and_dcpl_39 AND and_dcpl_13 AND (fsm_output(16));
  and_205_cse <= VEC_LOOP_nor_2_cse AND and_dcpl_37 AND (fsm_output(6));
  and_217_cse <= and_dcpl_8 AND and_dcpl_43 AND (fsm_output(9));
  and_219_cse <= and_dcpl_14 AND and_dcpl_47 AND (fsm_output(16));
  and_218_cse <= and_dcpl_45 AND VEC_LOOP_nor_9_cse AND (fsm_output(6));
  and_230_cse <= and_dcpl_19 AND and_dcpl_43 AND (fsm_output(9));
  and_232_cse <= and_dcpl_23 AND and_dcpl_47 AND (fsm_output(16));
  and_231_cse <= and_dcpl_45 AND and_dcpl_21 AND (fsm_output(6));
  and_243_cse <= and_dcpl_27 AND and_dcpl_43 AND (fsm_output(9));
  and_245_cse <= and_dcpl_31 AND and_dcpl_47 AND (fsm_output(16));
  and_244_cse <= and_dcpl_45 AND and_dcpl_29 AND (fsm_output(6));
  and_256_cse <= and_dcpl_35 AND and_dcpl_43 AND (fsm_output(9));
  and_258_cse <= and_dcpl_39 AND and_dcpl_47 AND (fsm_output(16));
  and_257_cse <= and_dcpl_45 AND and_dcpl_37 AND (fsm_output(6));
  and_269_cse <= and_dcpl_8 AND and_dcpl_63 AND (fsm_output(9));
  and_271_cse <= and_dcpl_14 AND and_dcpl_67 AND (fsm_output(16));
  and_270_cse <= and_dcpl_65 AND VEC_LOOP_nor_9_cse AND (fsm_output(6));
  and_282_cse <= and_dcpl_19 AND and_dcpl_63 AND (fsm_output(9));
  and_284_cse <= and_dcpl_23 AND and_dcpl_67 AND (fsm_output(16));
  and_283_cse <= and_dcpl_65 AND and_dcpl_21 AND (fsm_output(6));
  and_295_cse <= and_dcpl_27 AND and_dcpl_63 AND (fsm_output(9));
  and_297_cse <= and_dcpl_31 AND and_dcpl_67 AND (fsm_output(16));
  and_296_cse <= and_dcpl_65 AND and_dcpl_29 AND (fsm_output(6));
  and_308_cse <= and_dcpl_35 AND and_dcpl_63 AND (fsm_output(9));
  and_310_cse <= and_dcpl_39 AND and_dcpl_67 AND (fsm_output(16));
  and_309_cse <= and_dcpl_65 AND and_dcpl_37 AND (fsm_output(6));
  and_321_cse <= and_dcpl_8 AND and_dcpl_83 AND (fsm_output(9));
  and_323_cse <= and_dcpl_14 AND and_dcpl_87 AND (fsm_output(16));
  and_322_cse <= and_dcpl_85 AND VEC_LOOP_nor_9_cse AND (fsm_output(6));
  and_334_cse <= and_dcpl_19 AND and_dcpl_83 AND (fsm_output(9));
  and_336_cse <= and_dcpl_23 AND and_dcpl_87 AND (fsm_output(16));
  and_335_cse <= and_dcpl_85 AND and_dcpl_21 AND (fsm_output(6));
  and_347_cse <= and_dcpl_27 AND and_dcpl_83 AND (fsm_output(9));
  and_349_cse <= and_dcpl_31 AND and_dcpl_87 AND (fsm_output(16));
  and_348_cse <= and_dcpl_85 AND and_dcpl_29 AND (fsm_output(6));
  and_360_cse <= and_dcpl_35 AND and_dcpl_83 AND (fsm_output(9));
  and_362_cse <= and_dcpl_39 AND and_dcpl_87 AND (fsm_output(16));
  and_361_cse <= and_dcpl_85 AND and_dcpl_37 AND (fsm_output(6));
  or_tmp_141 <= NOT((fsm_output(18)) OR (fsm_output(3)) OR (fsm_output(4)) OR (fsm_output(2))
      OR (fsm_output(5)) OR (NOT and_dcpl_131));
  STAGE_LOOP_acc_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED('1' & (NOT STAGE_LOOP_i_3_0_sva_2))
      + SIGNED'( "00001"), 5));
  STAGE_LOOP_acc_itm_4_1 <= STAGE_LOOP_acc_nl(4);
  vec_rsc_0_0_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_0_i_wea_d <= vec_rsc_0_0_i_wea_d_reg;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_0_1_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_1_i_wea_d <= vec_rsc_0_1_i_wea_d_reg;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_0_2_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_2_i_wea_d <= vec_rsc_0_2_i_wea_d_reg;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_0_3_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_3_i_wea_d <= vec_rsc_0_3_i_wea_d_reg;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_0_4_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_4_i_wea_d <= vec_rsc_0_4_i_wea_d_reg;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_0_5_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_5_i_wea_d <= vec_rsc_0_5_i_wea_d_reg;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_0_6_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_6_i_wea_d <= vec_rsc_0_6_i_wea_d_reg;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_0_7_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_0_7_i_wea_d <= vec_rsc_0_7_i_wea_d_reg;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_0_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_0_i_wea_d <= vec_rsc_1_0_i_wea_d_reg;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_1_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_1_i_wea_d <= vec_rsc_1_1_i_wea_d_reg;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_2_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_2_i_wea_d <= vec_rsc_1_2_i_wea_d_reg;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_3_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_3_i_wea_d <= vec_rsc_1_3_i_wea_d_reg;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_4_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_4_i_wea_d <= vec_rsc_1_4_i_wea_d_reg;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_5_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_5_i_wea_d <= vec_rsc_1_5_i_wea_d_reg;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_6_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_6_i_wea_d <= vec_rsc_1_6_i_wea_d_reg;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  vec_rsc_1_7_i_adra_d <= (VEC_LOOP_acc_10_tmp(8 DOWNTO 3)) & VEC_LOOP_mux1h_rmff;
  vec_rsc_1_7_i_wea_d <= vec_rsc_1_7_i_wea_d_reg;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_reg;
  twiddle_rsc_0_0_i_adrb_d_pff <= COMP_LOOP_twiddle_f_mul_cse_sva(8 DOWNTO 3);
  twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d <= twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d_reg;
  vec_rsc_0_0_i_da_d <= vec_rsc_0_0_i_da_d_reg;
  vec_rsc_0_1_i_da_d <= vec_rsc_0_1_i_da_d_reg;
  vec_rsc_0_2_i_da_d <= vec_rsc_0_2_i_da_d_reg;
  vec_rsc_0_3_i_da_d <= vec_rsc_0_3_i_da_d_reg;
  vec_rsc_0_4_i_da_d <= vec_rsc_0_4_i_da_d_reg;
  vec_rsc_0_5_i_da_d <= vec_rsc_0_5_i_da_d_reg;
  vec_rsc_0_6_i_da_d <= vec_rsc_0_6_i_da_d_reg;
  vec_rsc_0_7_i_da_d <= vec_rsc_0_7_i_da_d_reg;
  vec_rsc_1_0_i_da_d <= vec_rsc_1_0_i_da_d_reg;
  vec_rsc_1_1_i_da_d <= vec_rsc_1_1_i_da_d_reg;
  vec_rsc_1_2_i_da_d <= vec_rsc_1_2_i_da_d_reg;
  vec_rsc_1_3_i_da_d <= vec_rsc_1_3_i_da_d_reg;
  vec_rsc_1_4_i_da_d <= vec_rsc_1_4_i_da_d_reg;
  vec_rsc_1_5_i_da_d <= vec_rsc_1_5_i_da_d_reg;
  vec_rsc_1_6_i_da_d <= vec_rsc_1_6_i_da_d_reg;
  vec_rsc_1_7_i_da_d <= vec_rsc_1_7_i_da_d_reg;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( complete_rsci_wen_comp = '1' ) THEN
        tmp_lpi_4_dfm <= MUX1HOT_v_32_16_2((vec_rsc_0_0_i_qa_d_mxwt(31 DOWNTO 0)),
            (vec_rsc_0_1_i_qa_d_mxwt(31 DOWNTO 0)), (vec_rsc_0_2_i_qa_d_mxwt(31 DOWNTO
            0)), (vec_rsc_0_3_i_qa_d_mxwt(31 DOWNTO 0)), (vec_rsc_0_4_i_qa_d_mxwt(31
            DOWNTO 0)), (vec_rsc_0_5_i_qa_d_mxwt(31 DOWNTO 0)), (vec_rsc_0_6_i_qa_d_mxwt(31
            DOWNTO 0)), (vec_rsc_0_7_i_qa_d_mxwt(31 DOWNTO 0)), (vec_rsc_1_0_i_qa_d_mxwt(31
            DOWNTO 0)), (vec_rsc_1_1_i_qa_d_mxwt(31 DOWNTO 0)), (vec_rsc_1_2_i_qa_d_mxwt(31
            DOWNTO 0)), (vec_rsc_1_3_i_qa_d_mxwt(31 DOWNTO 0)), (vec_rsc_1_4_i_qa_d_mxwt(31
            DOWNTO 0)), (vec_rsc_1_5_i_qa_d_mxwt(31 DOWNTO 0)), (vec_rsc_1_6_i_qa_d_mxwt(31
            DOWNTO 0)), (vec_rsc_1_7_i_qa_d_mxwt(31 DOWNTO 0)), STD_LOGIC_VECTOR'(
            VEC_LOOP_VEC_LOOP_nor_itm & VEC_LOOP_VEC_LOOP_and_nl & VEC_LOOP_VEC_LOOP_and_1_nl
            & VEC_LOOP_VEC_LOOP_and_2_itm & VEC_LOOP_VEC_LOOP_and_3_nl & VEC_LOOP_VEC_LOOP_and_4_itm
            & VEC_LOOP_VEC_LOOP_and_5_itm & VEC_LOOP_VEC_LOOP_and_6_itm & VEC_LOOP_VEC_LOOP_and_7_nl
            & VEC_LOOP_VEC_LOOP_and_8_itm & VEC_LOOP_VEC_LOOP_and_9_itm & VEC_LOOP_VEC_LOOP_and_10_itm
            & VEC_LOOP_VEC_LOOP_and_11_itm & VEC_LOOP_VEC_LOOP_and_12_itm & VEC_LOOP_VEC_LOOP_and_13_itm
            & VEC_LOOP_VEC_LOOP_and_14_itm));
        tmp_1_lpi_4_dfm <= MUX1HOT_v_32_16_2((vec_rsc_0_0_i_qa_d_mxwt(63 DOWNTO 32)),
            (vec_rsc_0_1_i_qa_d_mxwt(63 DOWNTO 32)), (vec_rsc_0_2_i_qa_d_mxwt(63
            DOWNTO 32)), (vec_rsc_0_3_i_qa_d_mxwt(63 DOWNTO 32)), (vec_rsc_0_4_i_qa_d_mxwt(63
            DOWNTO 32)), (vec_rsc_0_5_i_qa_d_mxwt(63 DOWNTO 32)), (vec_rsc_0_6_i_qa_d_mxwt(63
            DOWNTO 32)), (vec_rsc_0_7_i_qa_d_mxwt(63 DOWNTO 32)), (vec_rsc_1_0_i_qa_d_mxwt(63
            DOWNTO 32)), (vec_rsc_1_1_i_qa_d_mxwt(63 DOWNTO 32)), (vec_rsc_1_2_i_qa_d_mxwt(63
            DOWNTO 32)), (vec_rsc_1_3_i_qa_d_mxwt(63 DOWNTO 32)), (vec_rsc_1_4_i_qa_d_mxwt(63
            DOWNTO 32)), (vec_rsc_1_5_i_qa_d_mxwt(63 DOWNTO 32)), (vec_rsc_1_6_i_qa_d_mxwt(63
            DOWNTO 32)), (vec_rsc_1_7_i_qa_d_mxwt(63 DOWNTO 32)), STD_LOGIC_VECTOR'(
            VEC_LOOP_VEC_LOOP_nor_1_itm & VEC_LOOP_VEC_LOOP_and_15_nl & VEC_LOOP_VEC_LOOP_and_16_nl
            & VEC_LOOP_VEC_LOOP_and_17_itm & VEC_LOOP_VEC_LOOP_and_18_nl & VEC_LOOP_VEC_LOOP_and_19_itm
            & VEC_LOOP_VEC_LOOP_and_20_itm & VEC_LOOP_VEC_LOOP_and_21_itm & VEC_LOOP_VEC_LOOP_and_22_nl
            & VEC_LOOP_VEC_LOOP_and_23_itm & VEC_LOOP_VEC_LOOP_and_24_itm & VEC_LOOP_VEC_LOOP_and_25_itm
            & VEC_LOOP_VEC_LOOP_and_26_itm & VEC_LOOP_VEC_LOOP_and_27_itm & VEC_LOOP_VEC_LOOP_and_28_itm
            & VEC_LOOP_VEC_LOOP_and_29_itm));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        reg_run_rsci_oswt_cse <= '0';
        reg_complete_rsci_oswt_cse <= '0';
        reg_vec_rsc_0_0_i_oswt_cse <= '0';
        reg_vec_rsc_0_0_i_oswt_1_cse <= '0';
        reg_vec_rsc_0_1_i_oswt_cse <= '0';
        reg_vec_rsc_0_1_i_oswt_1_cse <= '0';
        reg_vec_rsc_0_2_i_oswt_cse <= '0';
        reg_vec_rsc_0_2_i_oswt_1_cse <= '0';
        reg_vec_rsc_0_3_i_oswt_cse <= '0';
        reg_vec_rsc_0_3_i_oswt_1_cse <= '0';
        reg_vec_rsc_0_4_i_oswt_cse <= '0';
        reg_vec_rsc_0_4_i_oswt_1_cse <= '0';
        reg_vec_rsc_0_5_i_oswt_cse <= '0';
        reg_vec_rsc_0_5_i_oswt_1_cse <= '0';
        reg_vec_rsc_0_6_i_oswt_cse <= '0';
        reg_vec_rsc_0_6_i_oswt_1_cse <= '0';
        reg_vec_rsc_0_7_i_oswt_cse <= '0';
        reg_vec_rsc_0_7_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_0_i_oswt_cse <= '0';
        reg_vec_rsc_1_0_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_1_i_oswt_cse <= '0';
        reg_vec_rsc_1_1_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_2_i_oswt_cse <= '0';
        reg_vec_rsc_1_2_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_3_i_oswt_cse <= '0';
        reg_vec_rsc_1_3_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_4_i_oswt_cse <= '0';
        reg_vec_rsc_1_4_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_5_i_oswt_cse <= '0';
        reg_vec_rsc_1_5_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_6_i_oswt_cse <= '0';
        reg_vec_rsc_1_6_i_oswt_1_cse <= '0';
        reg_vec_rsc_1_7_i_oswt_cse <= '0';
        reg_vec_rsc_1_7_i_oswt_1_cse <= '0';
        reg_twiddle_rsc_0_0_i_oswt_cse <= '0';
        reg_twiddle_rsc_0_1_i_oswt_cse <= '0';
        reg_twiddle_rsc_0_2_i_oswt_cse <= '0';
        reg_twiddle_rsc_0_3_i_oswt_cse <= '0';
        reg_twiddle_rsc_0_4_i_oswt_cse <= '0';
        reg_twiddle_rsc_0_5_i_oswt_cse <= '0';
        reg_twiddle_rsc_0_6_i_oswt_cse <= '0';
        reg_twiddle_rsc_0_7_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_0_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_1_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_2_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_3_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_4_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_5_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_6_i_oswt_cse <= '0';
        reg_twiddle_rsc_1_7_i_oswt_cse <= '0';
        reg_vec_rsc_triosy_1_7_obj_iswt0_cse <= '0';
        reg_ensig_cgo_cse <= '0';
        reg_ensig_cgo_1_cse <= '0';
        VEC_LOOP_VEC_LOOP_nor_1_itm <= '0';
        VEC_LOOP_nor_10_itm <= '0';
        VEC_LOOP_nor_11_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_17_itm <= '0';
        VEC_LOOP_nor_13_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_19_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_20_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_21_itm <= '0';
        VEC_LOOP_nor_16_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_23_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_24_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_25_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_26_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_27_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_28_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_29_itm <= '0';
        VEC_LOOP_VEC_LOOP_nor_itm <= '0';
        VEC_LOOP_nor_itm <= '0';
        VEC_LOOP_nor_1_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_2_itm <= '0';
        VEC_LOOP_nor_3_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_4_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_5_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_6_itm <= '0';
        VEC_LOOP_nor_6_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_8_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_9_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_11_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_12_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_13_itm <= '0';
        VEC_LOOP_VEC_LOOP_and_14_itm <= '0';
      ELSIF ( complete_rsci_wen_comp = '1' ) THEN
        reg_run_rsci_oswt_cse <= fsm_output(0);
        reg_complete_rsci_oswt_cse <= (NOT STAGE_LOOP_acc_itm_4_1) AND (fsm_output(19));
        reg_vec_rsc_0_0_i_oswt_cse <= or_15_rmff;
        reg_vec_rsc_0_0_i_oswt_1_cse <= and_161_rmff;
        reg_vec_rsc_0_1_i_oswt_cse <= or_24_rmff;
        reg_vec_rsc_0_1_i_oswt_1_cse <= and_182_rmff;
        reg_vec_rsc_0_2_i_oswt_cse <= or_29_rmff;
        reg_vec_rsc_0_2_i_oswt_1_cse <= and_195_rmff;
        reg_vec_rsc_0_3_i_oswt_cse <= or_34_rmff;
        reg_vec_rsc_0_3_i_oswt_1_cse <= and_208_rmff;
        reg_vec_rsc_0_4_i_oswt_cse <= or_39_rmff;
        reg_vec_rsc_0_4_i_oswt_1_cse <= and_221_rmff;
        reg_vec_rsc_0_5_i_oswt_cse <= or_44_rmff;
        reg_vec_rsc_0_5_i_oswt_1_cse <= and_234_rmff;
        reg_vec_rsc_0_6_i_oswt_cse <= or_49_rmff;
        reg_vec_rsc_0_6_i_oswt_1_cse <= and_247_rmff;
        reg_vec_rsc_0_7_i_oswt_cse <= or_54_rmff;
        reg_vec_rsc_0_7_i_oswt_1_cse <= and_260_rmff;
        reg_vec_rsc_1_0_i_oswt_cse <= or_59_rmff;
        reg_vec_rsc_1_0_i_oswt_1_cse <= and_273_rmff;
        reg_vec_rsc_1_1_i_oswt_cse <= or_64_rmff;
        reg_vec_rsc_1_1_i_oswt_1_cse <= and_286_rmff;
        reg_vec_rsc_1_2_i_oswt_cse <= or_69_rmff;
        reg_vec_rsc_1_2_i_oswt_1_cse <= and_299_rmff;
        reg_vec_rsc_1_3_i_oswt_cse <= or_74_rmff;
        reg_vec_rsc_1_3_i_oswt_1_cse <= and_312_rmff;
        reg_vec_rsc_1_4_i_oswt_cse <= or_79_rmff;
        reg_vec_rsc_1_4_i_oswt_1_cse <= and_325_rmff;
        reg_vec_rsc_1_5_i_oswt_cse <= or_84_rmff;
        reg_vec_rsc_1_5_i_oswt_1_cse <= and_338_rmff;
        reg_vec_rsc_1_6_i_oswt_cse <= or_89_rmff;
        reg_vec_rsc_1_6_i_oswt_1_cse <= and_351_rmff;
        reg_vec_rsc_1_7_i_oswt_cse <= or_94_rmff;
        reg_vec_rsc_1_7_i_oswt_1_cse <= and_364_rmff;
        reg_twiddle_rsc_0_0_i_oswt_cse <= and_373_rmff;
        reg_twiddle_rsc_0_1_i_oswt_cse <= and_375_rmff;
        reg_twiddle_rsc_0_2_i_oswt_cse <= and_377_rmff;
        reg_twiddle_rsc_0_3_i_oswt_cse <= and_379_rmff;
        reg_twiddle_rsc_0_4_i_oswt_cse <= and_381_rmff;
        reg_twiddle_rsc_0_5_i_oswt_cse <= and_383_rmff;
        reg_twiddle_rsc_0_6_i_oswt_cse <= and_385_rmff;
        reg_twiddle_rsc_0_7_i_oswt_cse <= and_387_rmff;
        reg_twiddle_rsc_1_0_i_oswt_cse <= and_389_rmff;
        reg_twiddle_rsc_1_1_i_oswt_cse <= and_391_rmff;
        reg_twiddle_rsc_1_2_i_oswt_cse <= and_393_rmff;
        reg_twiddle_rsc_1_3_i_oswt_cse <= and_395_rmff;
        reg_twiddle_rsc_1_4_i_oswt_cse <= and_397_rmff;
        reg_twiddle_rsc_1_5_i_oswt_cse <= and_399_rmff;
        reg_twiddle_rsc_1_6_i_oswt_cse <= and_401_rmff;
        reg_twiddle_rsc_1_7_i_oswt_cse <= and_403_rmff;
        reg_vec_rsc_triosy_1_7_obj_iswt0_cse <= fsm_output(20);
        reg_ensig_cgo_cse <= or_116_rmff;
        reg_ensig_cgo_1_cse <= or_118_rmff;
        VEC_LOOP_VEC_LOOP_nor_1_itm <= NOT((VEC_LOOP_acc_10_tmp(9)) OR (VEC_LOOP_acc_10_tmp(2))
            OR (VEC_LOOP_acc_10_tmp(1)) OR (VEC_LOOP_acc_10_tmp(0)));
        VEC_LOOP_nor_10_itm <= NOT((VEC_LOOP_acc_10_tmp(9)) OR (VEC_LOOP_acc_10_tmp(2))
            OR (VEC_LOOP_acc_10_tmp(1)));
        VEC_LOOP_nor_11_itm <= NOT((VEC_LOOP_acc_10_tmp(9)) OR (VEC_LOOP_acc_10_tmp(2))
            OR (VEC_LOOP_acc_10_tmp(0)));
        VEC_LOOP_VEC_LOOP_and_17_itm <= CONV_SL_1_1(VEC_LOOP_acc_10_tmp(1 DOWNTO
            0)=STD_LOGIC_VECTOR'("11")) AND VEC_LOOP_nor_12_cse;
        VEC_LOOP_nor_13_itm <= NOT((VEC_LOOP_acc_10_tmp(9)) OR (VEC_LOOP_acc_10_tmp(1))
            OR (VEC_LOOP_acc_10_tmp(0)));
        VEC_LOOP_VEC_LOOP_and_19_itm <= (VEC_LOOP_acc_10_tmp(2)) AND (VEC_LOOP_acc_10_tmp(0))
            AND (NOT((VEC_LOOP_acc_10_tmp(9)) OR (VEC_LOOP_acc_10_tmp(1))));
        VEC_LOOP_VEC_LOOP_and_20_itm <= (VEC_LOOP_acc_10_tmp(2)) AND (VEC_LOOP_acc_10_tmp(1))
            AND (NOT((VEC_LOOP_acc_10_tmp(9)) OR (VEC_LOOP_acc_10_tmp(0))));
        VEC_LOOP_VEC_LOOP_and_21_itm <= (VEC_LOOP_acc_10_tmp(2)) AND (VEC_LOOP_acc_10_tmp(1))
            AND (VEC_LOOP_acc_10_tmp(0)) AND (NOT (VEC_LOOP_acc_10_tmp(9)));
        VEC_LOOP_nor_16_itm <= NOT(CONV_SL_1_1(VEC_LOOP_acc_10_tmp(2 DOWNTO 0)/=STD_LOGIC_VECTOR'("000")));
        VEC_LOOP_VEC_LOOP_and_23_itm <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(0))
            AND (NOT(CONV_SL_1_1(VEC_LOOP_acc_10_tmp(2 DOWNTO 1)/=STD_LOGIC_VECTOR'("00"))));
        VEC_LOOP_VEC_LOOP_and_24_itm <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(1))
            AND (NOT((VEC_LOOP_acc_10_tmp(2)) OR (VEC_LOOP_acc_10_tmp(0))));
        VEC_LOOP_VEC_LOOP_and_25_itm <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(1))
            AND (VEC_LOOP_acc_10_tmp(0)) AND (NOT (VEC_LOOP_acc_10_tmp(2)));
        VEC_LOOP_VEC_LOOP_and_26_itm <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(2))
            AND VEC_LOOP_nor_19_cse;
        VEC_LOOP_VEC_LOOP_and_27_itm <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(2))
            AND (VEC_LOOP_acc_10_tmp(0)) AND (NOT (VEC_LOOP_acc_10_tmp(1)));
        VEC_LOOP_VEC_LOOP_and_28_itm <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(2))
            AND (VEC_LOOP_acc_10_tmp(1)) AND (NOT (VEC_LOOP_acc_10_tmp(0)));
        VEC_LOOP_VEC_LOOP_and_29_itm <= (VEC_LOOP_acc_10_tmp(9)) AND (VEC_LOOP_acc_10_tmp(2))
            AND (VEC_LOOP_acc_10_tmp(1)) AND (VEC_LOOP_acc_10_tmp(0));
        VEC_LOOP_VEC_LOOP_nor_itm <= NOT((VEC_LOOP_acc_1_tmp(9)) OR (VEC_LOOP_acc_1_tmp(2))
            OR (VEC_LOOP_acc_1_tmp(1)) OR (VEC_LOOP_acc_1_tmp(0)));
        VEC_LOOP_nor_itm <= NOT((VEC_LOOP_acc_1_tmp(9)) OR (VEC_LOOP_acc_1_tmp(2))
            OR (VEC_LOOP_acc_1_tmp(1)));
        VEC_LOOP_nor_1_itm <= NOT((VEC_LOOP_acc_1_tmp(9)) OR (VEC_LOOP_acc_1_tmp(2))
            OR (VEC_LOOP_acc_1_tmp(0)));
        VEC_LOOP_VEC_LOOP_and_2_itm <= CONV_SL_1_1(VEC_LOOP_acc_1_tmp(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"))
            AND VEC_LOOP_nor_2_cse;
        VEC_LOOP_nor_3_itm <= NOT((VEC_LOOP_acc_1_tmp(9)) OR (VEC_LOOP_acc_1_tmp(1))
            OR (VEC_LOOP_acc_1_tmp(0)));
        VEC_LOOP_VEC_LOOP_and_4_itm <= (VEC_LOOP_acc_1_tmp(2)) AND (VEC_LOOP_acc_1_tmp(0))
            AND (NOT((VEC_LOOP_acc_1_tmp(9)) OR (VEC_LOOP_acc_1_tmp(1))));
        VEC_LOOP_VEC_LOOP_and_5_itm <= (VEC_LOOP_acc_1_tmp(2)) AND (VEC_LOOP_acc_1_tmp(1))
            AND (NOT((VEC_LOOP_acc_1_tmp(9)) OR (VEC_LOOP_acc_1_tmp(0))));
        VEC_LOOP_VEC_LOOP_and_6_itm <= (VEC_LOOP_acc_1_tmp(2)) AND (VEC_LOOP_acc_1_tmp(1))
            AND (VEC_LOOP_acc_1_tmp(0)) AND (NOT (VEC_LOOP_acc_1_tmp(9)));
        VEC_LOOP_nor_6_itm <= NOT(CONV_SL_1_1(VEC_LOOP_acc_1_tmp(2 DOWNTO 0)/=STD_LOGIC_VECTOR'("000")));
        VEC_LOOP_VEC_LOOP_and_8_itm <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(0))
            AND (NOT(CONV_SL_1_1(VEC_LOOP_acc_1_tmp(2 DOWNTO 1)/=STD_LOGIC_VECTOR'("00"))));
        VEC_LOOP_VEC_LOOP_and_9_itm <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(1))
            AND (NOT((VEC_LOOP_acc_1_tmp(2)) OR (VEC_LOOP_acc_1_tmp(0))));
        VEC_LOOP_VEC_LOOP_and_11_itm <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(2))
            AND VEC_LOOP_nor_9_cse;
        VEC_LOOP_VEC_LOOP_and_12_itm <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(2))
            AND (VEC_LOOP_acc_1_tmp(0)) AND (NOT (VEC_LOOP_acc_1_tmp(1)));
        VEC_LOOP_VEC_LOOP_and_13_itm <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(2))
            AND (VEC_LOOP_acc_1_tmp(1)) AND (NOT (VEC_LOOP_acc_1_tmp(0)));
        VEC_LOOP_VEC_LOOP_and_14_itm <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(2))
            AND (VEC_LOOP_acc_1_tmp(1)) AND (VEC_LOOP_acc_1_tmp(0));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (complete_rsci_wen_comp AND ((fsm_output(19)) OR (fsm_output(0)))) = '1'
          ) THEN
        STAGE_LOOP_i_3_0_sva <= MUX_v_4_2_2(STD_LOGIC_VECTOR'( "1010"), STAGE_LOOP_i_3_0_sva_2,
            fsm_output(19));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (complete_rsci_wen_comp AND (NOT and_dcpl_129)) = '1' ) THEN
        p_sva <= p_rsci_idat;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (complete_rsci_wen_comp AND (NOT and_dcpl_131)) = '1' ) THEN
        STAGE_LOOP_lshift_psp_sva <= z_out;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (complete_rsci_wen_comp AND ((fsm_output(1)) OR (fsm_output(18)))) = '1'
          ) THEN
        COMP_LOOP_k_10_0_sva_9_0 <= MUX_v_10_2_2(STD_LOGIC_VECTOR'("0000000000"),
            (COMP_LOOP_k_10_0_sva_2(9 DOWNTO 0)), COMP_LOOP_k_not_1_nl);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        COMP_LOOP_twiddle_f_lshift_itm <= STD_LOGIC_VECTOR'( "0000000000");
      ELSIF ( (((fsm_output(17)) OR (fsm_output(6)) OR (fsm_output(2)) OR (fsm_output(5)))
          AND complete_rsci_wen_comp) = '1' ) THEN
        COMP_LOOP_twiddle_f_lshift_itm <= MUX_v_10_2_2(STD_LOGIC_VECTOR'("0000000000"),
            COMP_LOOP_twiddle_f_mux1h_1_nl, COMP_LOOP_twiddle_f_not_7_nl);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        COMP_LOOP_twiddle_f_mul_cse_sva <= STD_LOGIC_VECTOR'( "0000000000");
        COMP_LOOP_twiddle_f_equal_tmp <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_3 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_5 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_6 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_7 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_9 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_10 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_11 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_12 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_13 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_14 <= '0';
        COMP_LOOP_twiddle_f_equal_tmp_15 <= '0';
        COMP_LOOP_twiddle_f_nor_6_itm <= '0';
        COMP_LOOP_twiddle_f_nor_3_itm <= '0';
        COMP_LOOP_twiddle_f_nor_1_itm <= '0';
        COMP_LOOP_twiddle_f_nor_itm <= '0';
      ELSIF ( COMP_LOOP_twiddle_f_and_1_cse = '1' ) THEN
        COMP_LOOP_twiddle_f_mul_cse_sva <= COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0;
        COMP_LOOP_twiddle_f_equal_tmp <= NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)) OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0)));
        COMP_LOOP_twiddle_f_equal_tmp_3 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0)) AND (NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2))));
        COMP_LOOP_twiddle_f_equal_tmp_5 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0)) AND (NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1))));
        COMP_LOOP_twiddle_f_equal_tmp_6 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1)) AND (NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0))));
        COMP_LOOP_twiddle_f_equal_tmp_7 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1)) AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0))
            AND (NOT (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9)));
        COMP_LOOP_twiddle_f_equal_tmp_9 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0)) AND (NOT(CONV_SL_1_1(COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2
            DOWNTO 1)/=STD_LOGIC_VECTOR'("00"))));
        COMP_LOOP_twiddle_f_equal_tmp_10 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1)) AND (NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0))));
        COMP_LOOP_twiddle_f_equal_tmp_11 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1)) AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0))
            AND (NOT (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)));
        COMP_LOOP_twiddle_f_equal_tmp_12 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)) AND (NOT(CONV_SL_1_1(COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1
            DOWNTO 0)/=STD_LOGIC_VECTOR'("00"))));
        COMP_LOOP_twiddle_f_equal_tmp_13 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)) AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0))
            AND (NOT (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1)));
        COMP_LOOP_twiddle_f_equal_tmp_14 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)) AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1))
            AND (NOT (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0)));
        COMP_LOOP_twiddle_f_equal_tmp_15 <= (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)) AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1))
            AND (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0));
        COMP_LOOP_twiddle_f_nor_6_itm <= NOT(CONV_SL_1_1(COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2
            DOWNTO 0)/=STD_LOGIC_VECTOR'("000")));
        COMP_LOOP_twiddle_f_nor_3_itm <= NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1)) OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0)));
        COMP_LOOP_twiddle_f_nor_1_itm <= NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)) OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(0)));
        COMP_LOOP_twiddle_f_nor_itm <= NOT((COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(9))
            OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(2)) OR (COMP_LOOP_twiddle_f_mul_cse_sva_mx0w0(1)));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( COMP_LOOP_twiddle_help_and_16_cse = '1' ) THEN
        tmp_3_lpi_3_dfm <= MUX1HOT_v_32_16_2(twiddle_h_rsc_0_0_i_qb_d_mxwt, twiddle_h_rsc_0_1_i_qb_d_mxwt,
            twiddle_h_rsc_0_2_i_qb_d_mxwt, twiddle_h_rsc_0_3_i_qb_d_mxwt, twiddle_h_rsc_0_4_i_qb_d_mxwt,
            twiddle_h_rsc_0_5_i_qb_d_mxwt, twiddle_h_rsc_0_6_i_qb_d_mxwt, twiddle_h_rsc_0_7_i_qb_d_mxwt,
            twiddle_h_rsc_1_0_i_qb_d_mxwt, twiddle_h_rsc_1_1_i_qb_d_mxwt, twiddle_h_rsc_1_2_i_qb_d_mxwt,
            twiddle_h_rsc_1_3_i_qb_d_mxwt, twiddle_h_rsc_1_4_i_qb_d_mxwt, twiddle_h_rsc_1_5_i_qb_d_mxwt,
            twiddle_h_rsc_1_6_i_qb_d_mxwt, twiddle_h_rsc_1_7_i_qb_d_mxwt, STD_LOGIC_VECTOR'(
            COMP_LOOP_twiddle_help_and_cse & COMP_LOOP_twiddle_help_and_1_cse & COMP_LOOP_twiddle_help_and_2_cse
            & COMP_LOOP_twiddle_help_and_3_cse & COMP_LOOP_twiddle_help_and_4_cse
            & COMP_LOOP_twiddle_help_and_5_cse & COMP_LOOP_twiddle_help_and_6_cse
            & COMP_LOOP_twiddle_help_and_7_cse & COMP_LOOP_twiddle_help_and_8_cse
            & COMP_LOOP_twiddle_help_and_9_cse & COMP_LOOP_twiddle_help_and_10_cse
            & COMP_LOOP_twiddle_help_and_11_cse & COMP_LOOP_twiddle_help_and_12_cse
            & COMP_LOOP_twiddle_help_and_13_cse & COMP_LOOP_twiddle_help_and_14_cse
            & COMP_LOOP_twiddle_help_and_15_cse));
        tmp_2_lpi_3_dfm <= MUX1HOT_v_32_16_2(twiddle_rsc_0_0_i_qb_d_mxwt, twiddle_rsc_0_1_i_qb_d_mxwt,
            twiddle_rsc_0_2_i_qb_d_mxwt, twiddle_rsc_0_3_i_qb_d_mxwt, twiddle_rsc_0_4_i_qb_d_mxwt,
            twiddle_rsc_0_5_i_qb_d_mxwt, twiddle_rsc_0_6_i_qb_d_mxwt, twiddle_rsc_0_7_i_qb_d_mxwt,
            twiddle_rsc_1_0_i_qb_d_mxwt, twiddle_rsc_1_1_i_qb_d_mxwt, twiddle_rsc_1_2_i_qb_d_mxwt,
            twiddle_rsc_1_3_i_qb_d_mxwt, twiddle_rsc_1_4_i_qb_d_mxwt, twiddle_rsc_1_5_i_qb_d_mxwt,
            twiddle_rsc_1_6_i_qb_d_mxwt, twiddle_rsc_1_7_i_qb_d_mxwt, STD_LOGIC_VECTOR'(
            COMP_LOOP_twiddle_help_and_cse & COMP_LOOP_twiddle_help_and_1_cse & COMP_LOOP_twiddle_help_and_2_cse
            & COMP_LOOP_twiddle_help_and_3_cse & COMP_LOOP_twiddle_help_and_4_cse
            & COMP_LOOP_twiddle_help_and_5_cse & COMP_LOOP_twiddle_help_and_6_cse
            & COMP_LOOP_twiddle_help_and_7_cse & COMP_LOOP_twiddle_help_and_8_cse
            & COMP_LOOP_twiddle_help_and_9_cse & COMP_LOOP_twiddle_help_and_10_cse
            & COMP_LOOP_twiddle_help_and_11_cse & COMP_LOOP_twiddle_help_and_12_cse
            & COMP_LOOP_twiddle_help_and_13_cse & COMP_LOOP_twiddle_help_and_14_cse
            & COMP_LOOP_twiddle_help_and_15_cse));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        VEC_LOOP_acc_10_cse_sva <= STD_LOGIC_VECTOR'( "0000000000");
        VEC_LOOP_j_10_0_sva_1 <= STD_LOGIC_VECTOR'( "00000000000");
      ELSIF ( VEC_LOOP_and_cse = '1' ) THEN
        VEC_LOOP_acc_10_cse_sva <= VEC_LOOP_acc_10_tmp;
        VEC_LOOP_j_10_0_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(COMP_LOOP_twiddle_f_lshift_itm),
            10), 11) + UNSIGNED(STAGE_LOOP_lshift_psp_sva), 11));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        VEC_LOOP_VEC_LOOP_and_10_itm <= '0';
      ELSIF ( (complete_rsci_wen_comp AND ((fsm_output(20)) OR (fsm_output(6))))
          = '1' ) THEN
        VEC_LOOP_VEC_LOOP_and_10_itm <= MUX_s_1_2_2(VEC_LOOP_VEC_LOOP_and_10_nl,
            run_rsci_ivld_mxwt, fsm_output(20));
      END IF;
    END IF;
  END PROCESS;
  VEC_LOOP_VEC_LOOP_and_nl <= (COMP_LOOP_twiddle_f_lshift_itm(0)) AND VEC_LOOP_nor_itm;
  VEC_LOOP_VEC_LOOP_and_1_nl <= (COMP_LOOP_twiddle_f_lshift_itm(1)) AND VEC_LOOP_nor_1_itm;
  VEC_LOOP_VEC_LOOP_and_3_nl <= (COMP_LOOP_twiddle_f_lshift_itm(2)) AND VEC_LOOP_nor_3_itm;
  VEC_LOOP_VEC_LOOP_and_7_nl <= (COMP_LOOP_twiddle_f_lshift_itm(9)) AND VEC_LOOP_nor_6_itm;
  VEC_LOOP_VEC_LOOP_and_15_nl <= (VEC_LOOP_acc_10_cse_sva(0)) AND VEC_LOOP_nor_10_itm;
  VEC_LOOP_VEC_LOOP_and_16_nl <= (VEC_LOOP_acc_10_cse_sva(1)) AND VEC_LOOP_nor_11_itm;
  VEC_LOOP_VEC_LOOP_and_18_nl <= (VEC_LOOP_acc_10_cse_sva(2)) AND VEC_LOOP_nor_13_itm;
  VEC_LOOP_VEC_LOOP_and_22_nl <= (VEC_LOOP_acc_10_cse_sva(9)) AND VEC_LOOP_nor_16_itm;
  COMP_LOOP_k_not_1_nl <= NOT (fsm_output(1));
  COMP_LOOP_twiddle_f_mux1h_1_nl <= MUX1HOT_v_10_3_2((z_out(9 DOWNTO 0)), VEC_LOOP_acc_1_tmp,
      (VEC_LOOP_j_10_0_sva_1(9 DOWNTO 0)), STD_LOGIC_VECTOR'( (fsm_output(2)) & (fsm_output(6))
      & (fsm_output(17))));
  COMP_LOOP_twiddle_f_not_7_nl <= NOT (fsm_output(5));
  VEC_LOOP_VEC_LOOP_and_10_nl <= (VEC_LOOP_acc_1_tmp(9)) AND (VEC_LOOP_acc_1_tmp(1))
      AND (VEC_LOOP_acc_1_tmp(0)) AND (NOT (VEC_LOOP_acc_1_tmp(2)));
END v5;

-- ------------------------------------------------------------------
--  Design Unit:    inPlaceNTT_DIF_precomp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.ccs_sync_in_wait_pkg_v1.ALL;
USE mgc_hls.ccs_sync_out_wait_pkg_v1.ALL;
USE mgc_hls.mgc_io_sync_pkg_v2.ALL;
USE mgc_hls.ccs_in_pkg_v1.ALL;
USE mgc_hls.mgc_shift_comps_v5.ALL;


ENTITY inPlaceNTT_DIF_precomp IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    run_rsc_rdy : OUT STD_LOGIC;
    run_rsc_vld : IN STD_LOGIC;
    vec_rsc_0_0_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_0_wea : OUT STD_LOGIC;
    vec_rsc_0_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_0_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_0_web : OUT STD_LOGIC;
    vec_rsc_0_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    vec_rsc_0_1_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_1_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_1_wea : OUT STD_LOGIC;
    vec_rsc_0_1_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_1_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_1_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_1_web : OUT STD_LOGIC;
    vec_rsc_0_1_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    vec_rsc_0_2_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_2_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_2_wea : OUT STD_LOGIC;
    vec_rsc_0_2_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_2_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_2_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_2_web : OUT STD_LOGIC;
    vec_rsc_0_2_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    vec_rsc_0_3_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_3_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_3_wea : OUT STD_LOGIC;
    vec_rsc_0_3_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_3_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_3_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_3_web : OUT STD_LOGIC;
    vec_rsc_0_3_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    vec_rsc_0_4_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_4_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_4_wea : OUT STD_LOGIC;
    vec_rsc_0_4_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_4_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_4_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_4_web : OUT STD_LOGIC;
    vec_rsc_0_4_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    vec_rsc_0_5_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_5_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_5_wea : OUT STD_LOGIC;
    vec_rsc_0_5_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_5_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_5_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_5_web : OUT STD_LOGIC;
    vec_rsc_0_5_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    vec_rsc_0_6_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_6_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_6_wea : OUT STD_LOGIC;
    vec_rsc_0_6_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_6_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_6_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_6_web : OUT STD_LOGIC;
    vec_rsc_0_6_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    vec_rsc_0_7_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_7_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_7_wea : OUT STD_LOGIC;
    vec_rsc_0_7_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_7_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_0_7_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_0_7_web : OUT STD_LOGIC;
    vec_rsc_0_7_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    vec_rsc_1_0_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_0_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_0_wea : OUT STD_LOGIC;
    vec_rsc_1_0_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_0_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_0_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_0_web : OUT STD_LOGIC;
    vec_rsc_1_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    vec_rsc_1_1_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_1_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_1_wea : OUT STD_LOGIC;
    vec_rsc_1_1_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_1_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_1_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_1_web : OUT STD_LOGIC;
    vec_rsc_1_1_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    vec_rsc_1_2_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_2_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_2_wea : OUT STD_LOGIC;
    vec_rsc_1_2_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_2_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_2_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_2_web : OUT STD_LOGIC;
    vec_rsc_1_2_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    vec_rsc_1_3_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_3_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_3_wea : OUT STD_LOGIC;
    vec_rsc_1_3_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_3_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_3_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_3_web : OUT STD_LOGIC;
    vec_rsc_1_3_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    vec_rsc_1_4_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_4_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_4_wea : OUT STD_LOGIC;
    vec_rsc_1_4_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_4_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_4_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_4_web : OUT STD_LOGIC;
    vec_rsc_1_4_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    vec_rsc_1_5_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_5_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_5_wea : OUT STD_LOGIC;
    vec_rsc_1_5_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_5_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_5_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_5_web : OUT STD_LOGIC;
    vec_rsc_1_5_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    vec_rsc_1_6_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_6_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_6_wea : OUT STD_LOGIC;
    vec_rsc_1_6_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_6_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_6_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_6_web : OUT STD_LOGIC;
    vec_rsc_1_6_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    vec_rsc_1_7_adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_7_da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_7_wea : OUT STD_LOGIC;
    vec_rsc_1_7_qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_7_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    vec_rsc_1_7_db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_1_7_web : OUT STD_LOGIC;
    vec_rsc_1_7_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    vec_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    p_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    p_rsc_triosy_lz : OUT STD_LOGIC;
    r_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    r_rsc_triosy_lz : OUT STD_LOGIC;
    twiddle_rsc_0_0_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    twiddle_rsc_0_1_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_1_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    twiddle_rsc_0_2_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_2_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    twiddle_rsc_0_3_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_3_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    twiddle_rsc_0_4_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_4_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    twiddle_rsc_0_5_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_5_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    twiddle_rsc_0_6_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_6_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    twiddle_rsc_0_7_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_0_7_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    twiddle_rsc_1_0_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    twiddle_rsc_1_1_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_1_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    twiddle_rsc_1_2_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_2_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    twiddle_rsc_1_3_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_3_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    twiddle_rsc_1_4_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_4_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    twiddle_rsc_1_5_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_5_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    twiddle_rsc_1_6_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_6_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    twiddle_rsc_1_7_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_rsc_1_7_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_0_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_0_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_1_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_1_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_1_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_2_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_2_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_2_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_3_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_3_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_3_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_4_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_4_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_4_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_5_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_5_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_5_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_6_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_6_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_6_lz : OUT STD_LOGIC;
    twiddle_h_rsc_0_7_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_0_7_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_0_7_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_0_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_0_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_0_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_1_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_1_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_1_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_2_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_2_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_2_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_3_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_3_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_3_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_4_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_4_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_4_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_5_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_5_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_5_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_6_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_6_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_6_lz : OUT STD_LOGIC;
    twiddle_h_rsc_1_7_adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
    twiddle_h_rsc_1_7_qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    twiddle_h_rsc_triosy_1_7_lz : OUT STD_LOGIC;
    complete_rsc_rdy : IN STD_LOGIC;
    complete_rsc_vld : OUT STD_LOGIC
  );
END inPlaceNTT_DIF_precomp;

ARCHITECTURE v5 OF inPlaceNTT_DIF_precomp IS
  -- Default Constants
  CONSTANT PWR : STD_LOGIC := '1';

  -- Interconnect Declarations
  SIGNAL vec_rsc_0_0_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_1_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_2_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_3_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_4_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_5_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_6_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_7_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_0_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_1_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_2_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_3_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_4_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_5_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_6_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_7_i_adra_d : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_da_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_qa_d : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_wea_d : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL twiddle_rsc_0_0_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_1_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_2_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_3_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_4_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_5_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_6_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_7_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_0_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_1_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_2_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_3_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_4_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_5_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_6_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_1_7_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_0_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_1_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_2_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_3_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_4_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_5_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_6_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_0_7_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_0_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_1_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_2_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_3_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_4_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_5_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_6_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_h_rsc_1_7_i_qb_d : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : STD_LOGIC;
  SIGNAL twiddle_rsc_0_0_i_adrb_d_iff : STD_LOGIC_VECTOR (5 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_22_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_23_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_1_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_24_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_2_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_25_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_3_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_26_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_4_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_27_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_5_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_28_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_6_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_29_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_0_7_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_30_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_31_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_1_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_32_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_2_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_33_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_3_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_34_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_4_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_35_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_5_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_36_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_6_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_37_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      web : OUT STD_LOGIC;
      db : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      qa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      wea : OUT STD_LOGIC;
      da : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      adra : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adra_d : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clka : IN STD_LOGIC;
      clka_en : IN STD_LOGIC;
      da_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      qa_d : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      wea_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_RMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
      rwA_rw_ram_ir_internal_WMASK_B_d : IN STD_LOGIC_VECTOR (1 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL vec_rsc_1_7_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_db : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_qa : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_da : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_adra : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_adra_d_1 : STD_LOGIC_VECTOR (11 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_da_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_qa_d_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_wea_d_1 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);
  SIGNAL vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 : STD_LOGIC_VECTOR (1 DOWNTO
      0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_38_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_0_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_0_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_0_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_39_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_1_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_1_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_1_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_1_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_40_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_2_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_2_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_2_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_2_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_41_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_3_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_3_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_3_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_3_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_42_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_4_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_4_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_4_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_4_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_43_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_5_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_5_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_5_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_5_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_44_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_6_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_6_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_6_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_6_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_45_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_0_7_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_0_7_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_7_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_0_7_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_46_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_0_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_0_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_0_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_47_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_1_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_1_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_1_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_1_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_48_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_2_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_2_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_2_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_2_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_49_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_3_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_3_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_3_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_3_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_50_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_4_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_4_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_4_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_4_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_51_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_5_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_5_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_5_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_5_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_52_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_6_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_6_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_6_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_6_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_53_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_rsc_1_7_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_rsc_1_7_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_7_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_rsc_1_7_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_54_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_0_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_0_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_0_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_55_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_1_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_1_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_1_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_1_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_56_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_2_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_2_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_2_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_2_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_57_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_3_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_3_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_3_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_3_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_58_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_4_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_4_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_4_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_4_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_59_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_5_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_5_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_5_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_5_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_60_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_6_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_6_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_6_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_6_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_61_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_0_7_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_7_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_7_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_0_7_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_62_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_0_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_0_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_0_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_0_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_63_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_1_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_1_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_1_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_1_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_64_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_2_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_2_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_2_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_2_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_65_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_3_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_3_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_3_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_3_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_66_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_4_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_4_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_4_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_4_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_67_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_5_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_5_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_5_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_5_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_68_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_6_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_6_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_6_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_6_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_69_6_32_64_64_32_1_gen
    PORT(
      qb : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      adrb : OUT STD_LOGIC_VECTOR (5 DOWNTO 0);
      adrb_d : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
      qb_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      readB_r_ram_ir_internal_RMASK_B_d : IN STD_LOGIC
    );
  END COMPONENT;
  SIGNAL twiddle_h_rsc_1_7_i_qb : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_7_i_adrb : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_7_i_adrb_d : STD_LOGIC_VECTOR (5 DOWNTO 0);
  SIGNAL twiddle_h_rsc_1_7_i_qb_d_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT inPlaceNTT_DIF_precomp_core
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      run_rsc_rdy : OUT STD_LOGIC;
      run_rsc_vld : IN STD_LOGIC;
      vec_rsc_triosy_0_0_lz : OUT STD_LOGIC;
      vec_rsc_triosy_0_1_lz : OUT STD_LOGIC;
      vec_rsc_triosy_0_2_lz : OUT STD_LOGIC;
      vec_rsc_triosy_0_3_lz : OUT STD_LOGIC;
      vec_rsc_triosy_0_4_lz : OUT STD_LOGIC;
      vec_rsc_triosy_0_5_lz : OUT STD_LOGIC;
      vec_rsc_triosy_0_6_lz : OUT STD_LOGIC;
      vec_rsc_triosy_0_7_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_0_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_1_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_2_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_3_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_4_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_5_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_6_lz : OUT STD_LOGIC;
      vec_rsc_triosy_1_7_lz : OUT STD_LOGIC;
      p_rsc_dat : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      p_rsc_triosy_lz : OUT STD_LOGIC;
      r_rsc_triosy_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_0_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_1_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_2_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_3_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_4_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_5_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_6_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_0_7_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_0_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_1_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_2_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_3_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_4_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_5_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_6_lz : OUT STD_LOGIC;
      twiddle_rsc_triosy_1_7_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_0_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_1_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_2_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_3_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_4_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_5_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_6_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_0_7_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_0_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_1_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_2_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_3_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_4_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_5_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_6_lz : OUT STD_LOGIC;
      twiddle_h_rsc_triosy_1_7_lz : OUT STD_LOGIC;
      complete_rsc_rdy : IN STD_LOGIC;
      complete_rsc_vld : OUT STD_LOGIC;
      vec_rsc_0_0_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_1_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_2_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_3_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_4_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_5_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_6_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_7_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_0_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_0_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_0_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_0_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_0_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_0_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_0_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_1_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_1_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_1_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_1_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_2_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_2_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_2_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_2_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_3_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_3_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_3_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_3_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_4_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_4_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_4_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_4_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_5_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_5_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_5_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_5_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_6_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_6_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_6_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_6_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_7_i_adra_d : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
      vec_rsc_1_7_i_da_d : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      vec_rsc_1_7_i_qa_d : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
      vec_rsc_1_7_i_wea_d : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d : OUT STD_LOGIC_VECTOR (1 DOWNTO
          0);
      twiddle_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_0_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_0_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_1_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_2_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_3_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_4_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_5_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_6_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_h_rsc_1_7_i_qb_d : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
      twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d : OUT STD_LOGIC;
      twiddle_rsc_0_0_i_adrb_d_pff : OUT STD_LOGIC_VECTOR (5 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_p_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO
      0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_adra_d : STD_LOGIC_VECTOR
      (11 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_da_d : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_qa_d : STD_LOGIC_VECTOR (63
      DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_wea_d : STD_LOGIC_VECTOR
      (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d
      : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_0_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_1_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_2_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_3_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_4_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_5_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_6_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_7_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_0_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_1_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_2_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_3_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_4_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_5_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_6_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_7_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_0_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_1_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_2_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_3_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_4_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_5_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_6_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_7_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_0_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_1_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_2_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_3_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_4_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_5_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_6_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_7_i_qb_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_0_i_adrb_d_pff : STD_LOGIC_VECTOR
      (5 DOWNTO 0);

BEGIN
  vec_rsc_0_0_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_22_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_0_i_qb,
      web => vec_rsc_0_0_web,
      db => vec_rsc_0_0_i_db,
      adrb => vec_rsc_0_0_i_adrb,
      qa => vec_rsc_0_0_i_qa,
      wea => vec_rsc_0_0_wea,
      da => vec_rsc_0_0_i_da,
      adra => vec_rsc_0_0_i_adra,
      adra_d => vec_rsc_0_0_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_0_i_da_d_1,
      qa_d => vec_rsc_0_0_i_qa_d_1,
      wea_d => vec_rsc_0_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_0_i_qb <= vec_rsc_0_0_qb;
  vec_rsc_0_0_db <= vec_rsc_0_0_i_db;
  vec_rsc_0_0_adrb <= vec_rsc_0_0_i_adrb;
  vec_rsc_0_0_i_qa <= vec_rsc_0_0_qa;
  vec_rsc_0_0_da <= vec_rsc_0_0_i_da;
  vec_rsc_0_0_adra <= vec_rsc_0_0_i_adra;
  vec_rsc_0_0_i_adra_d_1 <= vec_rsc_0_0_i_adra_d;
  vec_rsc_0_0_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_0_i_da_d;
  vec_rsc_0_0_i_qa_d <= vec_rsc_0_0_i_qa_d_1;
  vec_rsc_0_0_i_wea_d_1 <= vec_rsc_0_0_i_wea_d;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_0_1_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_23_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_1_i_qb,
      web => vec_rsc_0_1_web,
      db => vec_rsc_0_1_i_db,
      adrb => vec_rsc_0_1_i_adrb,
      qa => vec_rsc_0_1_i_qa,
      wea => vec_rsc_0_1_wea,
      da => vec_rsc_0_1_i_da,
      adra => vec_rsc_0_1_i_adra,
      adra_d => vec_rsc_0_1_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_1_i_da_d_1,
      qa_d => vec_rsc_0_1_i_qa_d_1,
      wea_d => vec_rsc_0_1_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_1_i_qb <= vec_rsc_0_1_qb;
  vec_rsc_0_1_db <= vec_rsc_0_1_i_db;
  vec_rsc_0_1_adrb <= vec_rsc_0_1_i_adrb;
  vec_rsc_0_1_i_qa <= vec_rsc_0_1_qa;
  vec_rsc_0_1_da <= vec_rsc_0_1_i_da;
  vec_rsc_0_1_adra <= vec_rsc_0_1_i_adra;
  vec_rsc_0_1_i_adra_d_1 <= vec_rsc_0_1_i_adra_d;
  vec_rsc_0_1_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_1_i_da_d;
  vec_rsc_0_1_i_qa_d <= vec_rsc_0_1_i_qa_d_1;
  vec_rsc_0_1_i_wea_d_1 <= vec_rsc_0_1_i_wea_d;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_0_2_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_24_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_2_i_qb,
      web => vec_rsc_0_2_web,
      db => vec_rsc_0_2_i_db,
      adrb => vec_rsc_0_2_i_adrb,
      qa => vec_rsc_0_2_i_qa,
      wea => vec_rsc_0_2_wea,
      da => vec_rsc_0_2_i_da,
      adra => vec_rsc_0_2_i_adra,
      adra_d => vec_rsc_0_2_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_2_i_da_d_1,
      qa_d => vec_rsc_0_2_i_qa_d_1,
      wea_d => vec_rsc_0_2_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_2_i_qb <= vec_rsc_0_2_qb;
  vec_rsc_0_2_db <= vec_rsc_0_2_i_db;
  vec_rsc_0_2_adrb <= vec_rsc_0_2_i_adrb;
  vec_rsc_0_2_i_qa <= vec_rsc_0_2_qa;
  vec_rsc_0_2_da <= vec_rsc_0_2_i_da;
  vec_rsc_0_2_adra <= vec_rsc_0_2_i_adra;
  vec_rsc_0_2_i_adra_d_1 <= vec_rsc_0_2_i_adra_d;
  vec_rsc_0_2_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_2_i_da_d;
  vec_rsc_0_2_i_qa_d <= vec_rsc_0_2_i_qa_d_1;
  vec_rsc_0_2_i_wea_d_1 <= vec_rsc_0_2_i_wea_d;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_0_3_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_25_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_3_i_qb,
      web => vec_rsc_0_3_web,
      db => vec_rsc_0_3_i_db,
      adrb => vec_rsc_0_3_i_adrb,
      qa => vec_rsc_0_3_i_qa,
      wea => vec_rsc_0_3_wea,
      da => vec_rsc_0_3_i_da,
      adra => vec_rsc_0_3_i_adra,
      adra_d => vec_rsc_0_3_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_3_i_da_d_1,
      qa_d => vec_rsc_0_3_i_qa_d_1,
      wea_d => vec_rsc_0_3_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_3_i_qb <= vec_rsc_0_3_qb;
  vec_rsc_0_3_db <= vec_rsc_0_3_i_db;
  vec_rsc_0_3_adrb <= vec_rsc_0_3_i_adrb;
  vec_rsc_0_3_i_qa <= vec_rsc_0_3_qa;
  vec_rsc_0_3_da <= vec_rsc_0_3_i_da;
  vec_rsc_0_3_adra <= vec_rsc_0_3_i_adra;
  vec_rsc_0_3_i_adra_d_1 <= vec_rsc_0_3_i_adra_d;
  vec_rsc_0_3_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_3_i_da_d;
  vec_rsc_0_3_i_qa_d <= vec_rsc_0_3_i_qa_d_1;
  vec_rsc_0_3_i_wea_d_1 <= vec_rsc_0_3_i_wea_d;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_0_4_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_26_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_4_i_qb,
      web => vec_rsc_0_4_web,
      db => vec_rsc_0_4_i_db,
      adrb => vec_rsc_0_4_i_adrb,
      qa => vec_rsc_0_4_i_qa,
      wea => vec_rsc_0_4_wea,
      da => vec_rsc_0_4_i_da,
      adra => vec_rsc_0_4_i_adra,
      adra_d => vec_rsc_0_4_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_4_i_da_d_1,
      qa_d => vec_rsc_0_4_i_qa_d_1,
      wea_d => vec_rsc_0_4_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_4_i_qb <= vec_rsc_0_4_qb;
  vec_rsc_0_4_db <= vec_rsc_0_4_i_db;
  vec_rsc_0_4_adrb <= vec_rsc_0_4_i_adrb;
  vec_rsc_0_4_i_qa <= vec_rsc_0_4_qa;
  vec_rsc_0_4_da <= vec_rsc_0_4_i_da;
  vec_rsc_0_4_adra <= vec_rsc_0_4_i_adra;
  vec_rsc_0_4_i_adra_d_1 <= vec_rsc_0_4_i_adra_d;
  vec_rsc_0_4_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_4_i_da_d;
  vec_rsc_0_4_i_qa_d <= vec_rsc_0_4_i_qa_d_1;
  vec_rsc_0_4_i_wea_d_1 <= vec_rsc_0_4_i_wea_d;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_0_5_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_27_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_5_i_qb,
      web => vec_rsc_0_5_web,
      db => vec_rsc_0_5_i_db,
      adrb => vec_rsc_0_5_i_adrb,
      qa => vec_rsc_0_5_i_qa,
      wea => vec_rsc_0_5_wea,
      da => vec_rsc_0_5_i_da,
      adra => vec_rsc_0_5_i_adra,
      adra_d => vec_rsc_0_5_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_5_i_da_d_1,
      qa_d => vec_rsc_0_5_i_qa_d_1,
      wea_d => vec_rsc_0_5_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_5_i_qb <= vec_rsc_0_5_qb;
  vec_rsc_0_5_db <= vec_rsc_0_5_i_db;
  vec_rsc_0_5_adrb <= vec_rsc_0_5_i_adrb;
  vec_rsc_0_5_i_qa <= vec_rsc_0_5_qa;
  vec_rsc_0_5_da <= vec_rsc_0_5_i_da;
  vec_rsc_0_5_adra <= vec_rsc_0_5_i_adra;
  vec_rsc_0_5_i_adra_d_1 <= vec_rsc_0_5_i_adra_d;
  vec_rsc_0_5_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_5_i_da_d;
  vec_rsc_0_5_i_qa_d <= vec_rsc_0_5_i_qa_d_1;
  vec_rsc_0_5_i_wea_d_1 <= vec_rsc_0_5_i_wea_d;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_0_6_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_28_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_6_i_qb,
      web => vec_rsc_0_6_web,
      db => vec_rsc_0_6_i_db,
      adrb => vec_rsc_0_6_i_adrb,
      qa => vec_rsc_0_6_i_qa,
      wea => vec_rsc_0_6_wea,
      da => vec_rsc_0_6_i_da,
      adra => vec_rsc_0_6_i_adra,
      adra_d => vec_rsc_0_6_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_6_i_da_d_1,
      qa_d => vec_rsc_0_6_i_qa_d_1,
      wea_d => vec_rsc_0_6_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_6_i_qb <= vec_rsc_0_6_qb;
  vec_rsc_0_6_db <= vec_rsc_0_6_i_db;
  vec_rsc_0_6_adrb <= vec_rsc_0_6_i_adrb;
  vec_rsc_0_6_i_qa <= vec_rsc_0_6_qa;
  vec_rsc_0_6_da <= vec_rsc_0_6_i_da;
  vec_rsc_0_6_adra <= vec_rsc_0_6_i_adra;
  vec_rsc_0_6_i_adra_d_1 <= vec_rsc_0_6_i_adra_d;
  vec_rsc_0_6_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_6_i_da_d;
  vec_rsc_0_6_i_qa_d <= vec_rsc_0_6_i_qa_d_1;
  vec_rsc_0_6_i_wea_d_1 <= vec_rsc_0_6_i_wea_d;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_0_7_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_29_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_0_7_i_qb,
      web => vec_rsc_0_7_web,
      db => vec_rsc_0_7_i_db,
      adrb => vec_rsc_0_7_i_adrb,
      qa => vec_rsc_0_7_i_qa,
      wea => vec_rsc_0_7_wea,
      da => vec_rsc_0_7_i_da,
      adra => vec_rsc_0_7_i_adra,
      adra_d => vec_rsc_0_7_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_0_7_i_da_d_1,
      qa_d => vec_rsc_0_7_i_qa_d_1,
      wea_d => vec_rsc_0_7_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_0_7_i_qb <= vec_rsc_0_7_qb;
  vec_rsc_0_7_db <= vec_rsc_0_7_i_db;
  vec_rsc_0_7_adrb <= vec_rsc_0_7_i_adrb;
  vec_rsc_0_7_i_qa <= vec_rsc_0_7_qa;
  vec_rsc_0_7_da <= vec_rsc_0_7_i_da;
  vec_rsc_0_7_adra <= vec_rsc_0_7_i_adra;
  vec_rsc_0_7_i_adra_d_1 <= vec_rsc_0_7_i_adra_d;
  vec_rsc_0_7_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_0_7_i_da_d;
  vec_rsc_0_7_i_qa_d <= vec_rsc_0_7_i_qa_d_1;
  vec_rsc_0_7_i_wea_d_1 <= vec_rsc_0_7_i_wea_d;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_0_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_30_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_0_i_qb,
      web => vec_rsc_1_0_web,
      db => vec_rsc_1_0_i_db,
      adrb => vec_rsc_1_0_i_adrb,
      qa => vec_rsc_1_0_i_qa,
      wea => vec_rsc_1_0_wea,
      da => vec_rsc_1_0_i_da,
      adra => vec_rsc_1_0_i_adra,
      adra_d => vec_rsc_1_0_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_0_i_da_d_1,
      qa_d => vec_rsc_1_0_i_qa_d_1,
      wea_d => vec_rsc_1_0_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_0_i_qb <= vec_rsc_1_0_qb;
  vec_rsc_1_0_db <= vec_rsc_1_0_i_db;
  vec_rsc_1_0_adrb <= vec_rsc_1_0_i_adrb;
  vec_rsc_1_0_i_qa <= vec_rsc_1_0_qa;
  vec_rsc_1_0_da <= vec_rsc_1_0_i_da;
  vec_rsc_1_0_adra <= vec_rsc_1_0_i_adra;
  vec_rsc_1_0_i_adra_d_1 <= vec_rsc_1_0_i_adra_d;
  vec_rsc_1_0_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_0_i_da_d;
  vec_rsc_1_0_i_qa_d <= vec_rsc_1_0_i_qa_d_1;
  vec_rsc_1_0_i_wea_d_1 <= vec_rsc_1_0_i_wea_d;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_1_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_31_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_1_i_qb,
      web => vec_rsc_1_1_web,
      db => vec_rsc_1_1_i_db,
      adrb => vec_rsc_1_1_i_adrb,
      qa => vec_rsc_1_1_i_qa,
      wea => vec_rsc_1_1_wea,
      da => vec_rsc_1_1_i_da,
      adra => vec_rsc_1_1_i_adra,
      adra_d => vec_rsc_1_1_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_1_i_da_d_1,
      qa_d => vec_rsc_1_1_i_qa_d_1,
      wea_d => vec_rsc_1_1_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_1_i_qb <= vec_rsc_1_1_qb;
  vec_rsc_1_1_db <= vec_rsc_1_1_i_db;
  vec_rsc_1_1_adrb <= vec_rsc_1_1_i_adrb;
  vec_rsc_1_1_i_qa <= vec_rsc_1_1_qa;
  vec_rsc_1_1_da <= vec_rsc_1_1_i_da;
  vec_rsc_1_1_adra <= vec_rsc_1_1_i_adra;
  vec_rsc_1_1_i_adra_d_1 <= vec_rsc_1_1_i_adra_d;
  vec_rsc_1_1_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_1_i_da_d;
  vec_rsc_1_1_i_qa_d <= vec_rsc_1_1_i_qa_d_1;
  vec_rsc_1_1_i_wea_d_1 <= vec_rsc_1_1_i_wea_d;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_2_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_32_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_2_i_qb,
      web => vec_rsc_1_2_web,
      db => vec_rsc_1_2_i_db,
      adrb => vec_rsc_1_2_i_adrb,
      qa => vec_rsc_1_2_i_qa,
      wea => vec_rsc_1_2_wea,
      da => vec_rsc_1_2_i_da,
      adra => vec_rsc_1_2_i_adra,
      adra_d => vec_rsc_1_2_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_2_i_da_d_1,
      qa_d => vec_rsc_1_2_i_qa_d_1,
      wea_d => vec_rsc_1_2_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_2_i_qb <= vec_rsc_1_2_qb;
  vec_rsc_1_2_db <= vec_rsc_1_2_i_db;
  vec_rsc_1_2_adrb <= vec_rsc_1_2_i_adrb;
  vec_rsc_1_2_i_qa <= vec_rsc_1_2_qa;
  vec_rsc_1_2_da <= vec_rsc_1_2_i_da;
  vec_rsc_1_2_adra <= vec_rsc_1_2_i_adra;
  vec_rsc_1_2_i_adra_d_1 <= vec_rsc_1_2_i_adra_d;
  vec_rsc_1_2_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_2_i_da_d;
  vec_rsc_1_2_i_qa_d <= vec_rsc_1_2_i_qa_d_1;
  vec_rsc_1_2_i_wea_d_1 <= vec_rsc_1_2_i_wea_d;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_3_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_33_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_3_i_qb,
      web => vec_rsc_1_3_web,
      db => vec_rsc_1_3_i_db,
      adrb => vec_rsc_1_3_i_adrb,
      qa => vec_rsc_1_3_i_qa,
      wea => vec_rsc_1_3_wea,
      da => vec_rsc_1_3_i_da,
      adra => vec_rsc_1_3_i_adra,
      adra_d => vec_rsc_1_3_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_3_i_da_d_1,
      qa_d => vec_rsc_1_3_i_qa_d_1,
      wea_d => vec_rsc_1_3_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_3_i_qb <= vec_rsc_1_3_qb;
  vec_rsc_1_3_db <= vec_rsc_1_3_i_db;
  vec_rsc_1_3_adrb <= vec_rsc_1_3_i_adrb;
  vec_rsc_1_3_i_qa <= vec_rsc_1_3_qa;
  vec_rsc_1_3_da <= vec_rsc_1_3_i_da;
  vec_rsc_1_3_adra <= vec_rsc_1_3_i_adra;
  vec_rsc_1_3_i_adra_d_1 <= vec_rsc_1_3_i_adra_d;
  vec_rsc_1_3_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_3_i_da_d;
  vec_rsc_1_3_i_qa_d <= vec_rsc_1_3_i_qa_d_1;
  vec_rsc_1_3_i_wea_d_1 <= vec_rsc_1_3_i_wea_d;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_4_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_34_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_4_i_qb,
      web => vec_rsc_1_4_web,
      db => vec_rsc_1_4_i_db,
      adrb => vec_rsc_1_4_i_adrb,
      qa => vec_rsc_1_4_i_qa,
      wea => vec_rsc_1_4_wea,
      da => vec_rsc_1_4_i_da,
      adra => vec_rsc_1_4_i_adra,
      adra_d => vec_rsc_1_4_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_4_i_da_d_1,
      qa_d => vec_rsc_1_4_i_qa_d_1,
      wea_d => vec_rsc_1_4_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_4_i_qb <= vec_rsc_1_4_qb;
  vec_rsc_1_4_db <= vec_rsc_1_4_i_db;
  vec_rsc_1_4_adrb <= vec_rsc_1_4_i_adrb;
  vec_rsc_1_4_i_qa <= vec_rsc_1_4_qa;
  vec_rsc_1_4_da <= vec_rsc_1_4_i_da;
  vec_rsc_1_4_adra <= vec_rsc_1_4_i_adra;
  vec_rsc_1_4_i_adra_d_1 <= vec_rsc_1_4_i_adra_d;
  vec_rsc_1_4_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_4_i_da_d;
  vec_rsc_1_4_i_qa_d <= vec_rsc_1_4_i_qa_d_1;
  vec_rsc_1_4_i_wea_d_1 <= vec_rsc_1_4_i_wea_d;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_5_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_35_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_5_i_qb,
      web => vec_rsc_1_5_web,
      db => vec_rsc_1_5_i_db,
      adrb => vec_rsc_1_5_i_adrb,
      qa => vec_rsc_1_5_i_qa,
      wea => vec_rsc_1_5_wea,
      da => vec_rsc_1_5_i_da,
      adra => vec_rsc_1_5_i_adra,
      adra_d => vec_rsc_1_5_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_5_i_da_d_1,
      qa_d => vec_rsc_1_5_i_qa_d_1,
      wea_d => vec_rsc_1_5_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_5_i_qb <= vec_rsc_1_5_qb;
  vec_rsc_1_5_db <= vec_rsc_1_5_i_db;
  vec_rsc_1_5_adrb <= vec_rsc_1_5_i_adrb;
  vec_rsc_1_5_i_qa <= vec_rsc_1_5_qa;
  vec_rsc_1_5_da <= vec_rsc_1_5_i_da;
  vec_rsc_1_5_adra <= vec_rsc_1_5_i_adra;
  vec_rsc_1_5_i_adra_d_1 <= vec_rsc_1_5_i_adra_d;
  vec_rsc_1_5_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_5_i_da_d;
  vec_rsc_1_5_i_qa_d <= vec_rsc_1_5_i_qa_d_1;
  vec_rsc_1_5_i_wea_d_1 <= vec_rsc_1_5_i_wea_d;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_6_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_36_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_6_i_qb,
      web => vec_rsc_1_6_web,
      db => vec_rsc_1_6_i_db,
      adrb => vec_rsc_1_6_i_adrb,
      qa => vec_rsc_1_6_i_qa,
      wea => vec_rsc_1_6_wea,
      da => vec_rsc_1_6_i_da,
      adra => vec_rsc_1_6_i_adra,
      adra_d => vec_rsc_1_6_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_6_i_da_d_1,
      qa_d => vec_rsc_1_6_i_qa_d_1,
      wea_d => vec_rsc_1_6_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_6_i_qb <= vec_rsc_1_6_qb;
  vec_rsc_1_6_db <= vec_rsc_1_6_i_db;
  vec_rsc_1_6_adrb <= vec_rsc_1_6_i_adrb;
  vec_rsc_1_6_i_qa <= vec_rsc_1_6_qa;
  vec_rsc_1_6_da <= vec_rsc_1_6_i_da;
  vec_rsc_1_6_adra <= vec_rsc_1_6_i_adra;
  vec_rsc_1_6_i_adra_d_1 <= vec_rsc_1_6_i_adra_d;
  vec_rsc_1_6_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_6_i_da_d;
  vec_rsc_1_6_i_qa_d <= vec_rsc_1_6_i_qa_d_1;
  vec_rsc_1_6_i_wea_d_1 <= vec_rsc_1_6_i_wea_d;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  vec_rsc_1_7_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_37_6_32_64_64_32_1_gen
    PORT MAP(
      qb => vec_rsc_1_7_i_qb,
      web => vec_rsc_1_7_web,
      db => vec_rsc_1_7_i_db,
      adrb => vec_rsc_1_7_i_adrb,
      qa => vec_rsc_1_7_i_qa,
      wea => vec_rsc_1_7_wea,
      da => vec_rsc_1_7_i_da,
      adra => vec_rsc_1_7_i_adra,
      adra_d => vec_rsc_1_7_i_adra_d_1,
      clka => clk,
      clka_en => '1',
      da_d => vec_rsc_1_7_i_da_d_1,
      qa_d => vec_rsc_1_7_i_qa_d_1,
      wea_d => vec_rsc_1_7_i_wea_d_1,
      rwA_rw_ram_ir_internal_RMASK_B_d => vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_1,
      rwA_rw_ram_ir_internal_WMASK_B_d => vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_1
    );
  vec_rsc_1_7_i_qb <= vec_rsc_1_7_qb;
  vec_rsc_1_7_db <= vec_rsc_1_7_i_db;
  vec_rsc_1_7_adrb <= vec_rsc_1_7_i_adrb;
  vec_rsc_1_7_i_qa <= vec_rsc_1_7_qa;
  vec_rsc_1_7_da <= vec_rsc_1_7_i_da;
  vec_rsc_1_7_adra <= vec_rsc_1_7_i_adra;
  vec_rsc_1_7_i_adra_d_1 <= vec_rsc_1_7_i_adra_d;
  vec_rsc_1_7_i_da_d_1 <= STD_LOGIC_VECTOR'( "00000000000000000000000000000000")
      & vec_rsc_1_7_i_da_d;
  vec_rsc_1_7_i_qa_d <= vec_rsc_1_7_i_qa_d_1;
  vec_rsc_1_7_i_wea_d_1 <= vec_rsc_1_7_i_wea_d;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d_1 <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d_1 <= vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d;

  twiddle_rsc_0_0_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_38_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_0_i_qb,
      adrb => twiddle_rsc_0_0_i_adrb,
      adrb_d => twiddle_rsc_0_0_i_adrb_d,
      qb_d => twiddle_rsc_0_0_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_0_i_qb <= twiddle_rsc_0_0_qb;
  twiddle_rsc_0_0_adrb <= twiddle_rsc_0_0_i_adrb;
  twiddle_rsc_0_0_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_0_i_qb_d <= twiddle_rsc_0_0_i_qb_d_1;

  twiddle_rsc_0_1_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_39_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_1_i_qb,
      adrb => twiddle_rsc_0_1_i_adrb,
      adrb_d => twiddle_rsc_0_1_i_adrb_d,
      qb_d => twiddle_rsc_0_1_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_1_i_qb <= twiddle_rsc_0_1_qb;
  twiddle_rsc_0_1_adrb <= twiddle_rsc_0_1_i_adrb;
  twiddle_rsc_0_1_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_1_i_qb_d <= twiddle_rsc_0_1_i_qb_d_1;

  twiddle_rsc_0_2_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_40_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_2_i_qb,
      adrb => twiddle_rsc_0_2_i_adrb,
      adrb_d => twiddle_rsc_0_2_i_adrb_d,
      qb_d => twiddle_rsc_0_2_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_2_i_qb <= twiddle_rsc_0_2_qb;
  twiddle_rsc_0_2_adrb <= twiddle_rsc_0_2_i_adrb;
  twiddle_rsc_0_2_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_2_i_qb_d <= twiddle_rsc_0_2_i_qb_d_1;

  twiddle_rsc_0_3_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_41_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_3_i_qb,
      adrb => twiddle_rsc_0_3_i_adrb,
      adrb_d => twiddle_rsc_0_3_i_adrb_d,
      qb_d => twiddle_rsc_0_3_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_3_i_qb <= twiddle_rsc_0_3_qb;
  twiddle_rsc_0_3_adrb <= twiddle_rsc_0_3_i_adrb;
  twiddle_rsc_0_3_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_3_i_qb_d <= twiddle_rsc_0_3_i_qb_d_1;

  twiddle_rsc_0_4_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_42_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_4_i_qb,
      adrb => twiddle_rsc_0_4_i_adrb,
      adrb_d => twiddle_rsc_0_4_i_adrb_d,
      qb_d => twiddle_rsc_0_4_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_4_i_qb <= twiddle_rsc_0_4_qb;
  twiddle_rsc_0_4_adrb <= twiddle_rsc_0_4_i_adrb;
  twiddle_rsc_0_4_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_4_i_qb_d <= twiddle_rsc_0_4_i_qb_d_1;

  twiddle_rsc_0_5_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_43_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_5_i_qb,
      adrb => twiddle_rsc_0_5_i_adrb,
      adrb_d => twiddle_rsc_0_5_i_adrb_d,
      qb_d => twiddle_rsc_0_5_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_5_i_qb <= twiddle_rsc_0_5_qb;
  twiddle_rsc_0_5_adrb <= twiddle_rsc_0_5_i_adrb;
  twiddle_rsc_0_5_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_5_i_qb_d <= twiddle_rsc_0_5_i_qb_d_1;

  twiddle_rsc_0_6_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_44_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_6_i_qb,
      adrb => twiddle_rsc_0_6_i_adrb,
      adrb_d => twiddle_rsc_0_6_i_adrb_d,
      qb_d => twiddle_rsc_0_6_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_6_i_qb <= twiddle_rsc_0_6_qb;
  twiddle_rsc_0_6_adrb <= twiddle_rsc_0_6_i_adrb;
  twiddle_rsc_0_6_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_6_i_qb_d <= twiddle_rsc_0_6_i_qb_d_1;

  twiddle_rsc_0_7_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_45_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_0_7_i_qb,
      adrb => twiddle_rsc_0_7_i_adrb,
      adrb_d => twiddle_rsc_0_7_i_adrb_d,
      qb_d => twiddle_rsc_0_7_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_0_7_i_qb <= twiddle_rsc_0_7_qb;
  twiddle_rsc_0_7_adrb <= twiddle_rsc_0_7_i_adrb;
  twiddle_rsc_0_7_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_0_7_i_qb_d <= twiddle_rsc_0_7_i_qb_d_1;

  twiddle_rsc_1_0_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_46_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_0_i_qb,
      adrb => twiddle_rsc_1_0_i_adrb,
      adrb_d => twiddle_rsc_1_0_i_adrb_d,
      qb_d => twiddle_rsc_1_0_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_0_i_qb <= twiddle_rsc_1_0_qb;
  twiddle_rsc_1_0_adrb <= twiddle_rsc_1_0_i_adrb;
  twiddle_rsc_1_0_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_0_i_qb_d <= twiddle_rsc_1_0_i_qb_d_1;

  twiddle_rsc_1_1_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_47_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_1_i_qb,
      adrb => twiddle_rsc_1_1_i_adrb,
      adrb_d => twiddle_rsc_1_1_i_adrb_d,
      qb_d => twiddle_rsc_1_1_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_1_i_qb <= twiddle_rsc_1_1_qb;
  twiddle_rsc_1_1_adrb <= twiddle_rsc_1_1_i_adrb;
  twiddle_rsc_1_1_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_1_i_qb_d <= twiddle_rsc_1_1_i_qb_d_1;

  twiddle_rsc_1_2_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_48_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_2_i_qb,
      adrb => twiddle_rsc_1_2_i_adrb,
      adrb_d => twiddle_rsc_1_2_i_adrb_d,
      qb_d => twiddle_rsc_1_2_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_2_i_qb <= twiddle_rsc_1_2_qb;
  twiddle_rsc_1_2_adrb <= twiddle_rsc_1_2_i_adrb;
  twiddle_rsc_1_2_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_2_i_qb_d <= twiddle_rsc_1_2_i_qb_d_1;

  twiddle_rsc_1_3_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_49_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_3_i_qb,
      adrb => twiddle_rsc_1_3_i_adrb,
      adrb_d => twiddle_rsc_1_3_i_adrb_d,
      qb_d => twiddle_rsc_1_3_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_3_i_qb <= twiddle_rsc_1_3_qb;
  twiddle_rsc_1_3_adrb <= twiddle_rsc_1_3_i_adrb;
  twiddle_rsc_1_3_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_3_i_qb_d <= twiddle_rsc_1_3_i_qb_d_1;

  twiddle_rsc_1_4_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_50_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_4_i_qb,
      adrb => twiddle_rsc_1_4_i_adrb,
      adrb_d => twiddle_rsc_1_4_i_adrb_d,
      qb_d => twiddle_rsc_1_4_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_4_i_qb <= twiddle_rsc_1_4_qb;
  twiddle_rsc_1_4_adrb <= twiddle_rsc_1_4_i_adrb;
  twiddle_rsc_1_4_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_4_i_qb_d <= twiddle_rsc_1_4_i_qb_d_1;

  twiddle_rsc_1_5_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_51_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_5_i_qb,
      adrb => twiddle_rsc_1_5_i_adrb,
      adrb_d => twiddle_rsc_1_5_i_adrb_d,
      qb_d => twiddle_rsc_1_5_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_5_i_qb <= twiddle_rsc_1_5_qb;
  twiddle_rsc_1_5_adrb <= twiddle_rsc_1_5_i_adrb;
  twiddle_rsc_1_5_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_5_i_qb_d <= twiddle_rsc_1_5_i_qb_d_1;

  twiddle_rsc_1_6_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_52_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_6_i_qb,
      adrb => twiddle_rsc_1_6_i_adrb,
      adrb_d => twiddle_rsc_1_6_i_adrb_d,
      qb_d => twiddle_rsc_1_6_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_6_i_qb <= twiddle_rsc_1_6_qb;
  twiddle_rsc_1_6_adrb <= twiddle_rsc_1_6_i_adrb;
  twiddle_rsc_1_6_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_6_i_qb_d <= twiddle_rsc_1_6_i_qb_d_1;

  twiddle_rsc_1_7_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_53_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_rsc_1_7_i_qb,
      adrb => twiddle_rsc_1_7_i_adrb,
      adrb_d => twiddle_rsc_1_7_i_adrb_d,
      qb_d => twiddle_rsc_1_7_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_rsc_1_7_i_qb <= twiddle_rsc_1_7_qb;
  twiddle_rsc_1_7_adrb <= twiddle_rsc_1_7_i_adrb;
  twiddle_rsc_1_7_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_rsc_1_7_i_qb_d <= twiddle_rsc_1_7_i_qb_d_1;

  twiddle_h_rsc_0_0_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_54_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_0_i_qb,
      adrb => twiddle_h_rsc_0_0_i_adrb,
      adrb_d => twiddle_h_rsc_0_0_i_adrb_d,
      qb_d => twiddle_h_rsc_0_0_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_0_i_qb <= twiddle_h_rsc_0_0_qb;
  twiddle_h_rsc_0_0_adrb <= twiddle_h_rsc_0_0_i_adrb;
  twiddle_h_rsc_0_0_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_0_i_qb_d <= twiddle_h_rsc_0_0_i_qb_d_1;

  twiddle_h_rsc_0_1_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_55_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_1_i_qb,
      adrb => twiddle_h_rsc_0_1_i_adrb,
      adrb_d => twiddle_h_rsc_0_1_i_adrb_d,
      qb_d => twiddle_h_rsc_0_1_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_1_i_qb <= twiddle_h_rsc_0_1_qb;
  twiddle_h_rsc_0_1_adrb <= twiddle_h_rsc_0_1_i_adrb;
  twiddle_h_rsc_0_1_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_1_i_qb_d <= twiddle_h_rsc_0_1_i_qb_d_1;

  twiddle_h_rsc_0_2_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_56_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_2_i_qb,
      adrb => twiddle_h_rsc_0_2_i_adrb,
      adrb_d => twiddle_h_rsc_0_2_i_adrb_d,
      qb_d => twiddle_h_rsc_0_2_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_2_i_qb <= twiddle_h_rsc_0_2_qb;
  twiddle_h_rsc_0_2_adrb <= twiddle_h_rsc_0_2_i_adrb;
  twiddle_h_rsc_0_2_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_2_i_qb_d <= twiddle_h_rsc_0_2_i_qb_d_1;

  twiddle_h_rsc_0_3_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_57_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_3_i_qb,
      adrb => twiddle_h_rsc_0_3_i_adrb,
      adrb_d => twiddle_h_rsc_0_3_i_adrb_d,
      qb_d => twiddle_h_rsc_0_3_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_3_i_qb <= twiddle_h_rsc_0_3_qb;
  twiddle_h_rsc_0_3_adrb <= twiddle_h_rsc_0_3_i_adrb;
  twiddle_h_rsc_0_3_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_3_i_qb_d <= twiddle_h_rsc_0_3_i_qb_d_1;

  twiddle_h_rsc_0_4_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_58_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_4_i_qb,
      adrb => twiddle_h_rsc_0_4_i_adrb,
      adrb_d => twiddle_h_rsc_0_4_i_adrb_d,
      qb_d => twiddle_h_rsc_0_4_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_4_i_qb <= twiddle_h_rsc_0_4_qb;
  twiddle_h_rsc_0_4_adrb <= twiddle_h_rsc_0_4_i_adrb;
  twiddle_h_rsc_0_4_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_4_i_qb_d <= twiddle_h_rsc_0_4_i_qb_d_1;

  twiddle_h_rsc_0_5_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_59_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_5_i_qb,
      adrb => twiddle_h_rsc_0_5_i_adrb,
      adrb_d => twiddle_h_rsc_0_5_i_adrb_d,
      qb_d => twiddle_h_rsc_0_5_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_5_i_qb <= twiddle_h_rsc_0_5_qb;
  twiddle_h_rsc_0_5_adrb <= twiddle_h_rsc_0_5_i_adrb;
  twiddle_h_rsc_0_5_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_5_i_qb_d <= twiddle_h_rsc_0_5_i_qb_d_1;

  twiddle_h_rsc_0_6_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_60_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_6_i_qb,
      adrb => twiddle_h_rsc_0_6_i_adrb,
      adrb_d => twiddle_h_rsc_0_6_i_adrb_d,
      qb_d => twiddle_h_rsc_0_6_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_6_i_qb <= twiddle_h_rsc_0_6_qb;
  twiddle_h_rsc_0_6_adrb <= twiddle_h_rsc_0_6_i_adrb;
  twiddle_h_rsc_0_6_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_6_i_qb_d <= twiddle_h_rsc_0_6_i_qb_d_1;

  twiddle_h_rsc_0_7_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_61_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_0_7_i_qb,
      adrb => twiddle_h_rsc_0_7_i_adrb,
      adrb_d => twiddle_h_rsc_0_7_i_adrb_d,
      qb_d => twiddle_h_rsc_0_7_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_0_7_i_qb <= twiddle_h_rsc_0_7_qb;
  twiddle_h_rsc_0_7_adrb <= twiddle_h_rsc_0_7_i_adrb;
  twiddle_h_rsc_0_7_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_0_7_i_qb_d <= twiddle_h_rsc_0_7_i_qb_d_1;

  twiddle_h_rsc_1_0_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_62_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_0_i_qb,
      adrb => twiddle_h_rsc_1_0_i_adrb,
      adrb_d => twiddle_h_rsc_1_0_i_adrb_d,
      qb_d => twiddle_h_rsc_1_0_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_0_i_qb <= twiddle_h_rsc_1_0_qb;
  twiddle_h_rsc_1_0_adrb <= twiddle_h_rsc_1_0_i_adrb;
  twiddle_h_rsc_1_0_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_0_i_qb_d <= twiddle_h_rsc_1_0_i_qb_d_1;

  twiddle_h_rsc_1_1_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_63_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_1_i_qb,
      adrb => twiddle_h_rsc_1_1_i_adrb,
      adrb_d => twiddle_h_rsc_1_1_i_adrb_d,
      qb_d => twiddle_h_rsc_1_1_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_1_i_qb <= twiddle_h_rsc_1_1_qb;
  twiddle_h_rsc_1_1_adrb <= twiddle_h_rsc_1_1_i_adrb;
  twiddle_h_rsc_1_1_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_1_i_qb_d <= twiddle_h_rsc_1_1_i_qb_d_1;

  twiddle_h_rsc_1_2_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_64_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_2_i_qb,
      adrb => twiddle_h_rsc_1_2_i_adrb,
      adrb_d => twiddle_h_rsc_1_2_i_adrb_d,
      qb_d => twiddle_h_rsc_1_2_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_2_i_qb <= twiddle_h_rsc_1_2_qb;
  twiddle_h_rsc_1_2_adrb <= twiddle_h_rsc_1_2_i_adrb;
  twiddle_h_rsc_1_2_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_2_i_qb_d <= twiddle_h_rsc_1_2_i_qb_d_1;

  twiddle_h_rsc_1_3_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_65_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_3_i_qb,
      adrb => twiddle_h_rsc_1_3_i_adrb,
      adrb_d => twiddle_h_rsc_1_3_i_adrb_d,
      qb_d => twiddle_h_rsc_1_3_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_3_i_qb <= twiddle_h_rsc_1_3_qb;
  twiddle_h_rsc_1_3_adrb <= twiddle_h_rsc_1_3_i_adrb;
  twiddle_h_rsc_1_3_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_3_i_qb_d <= twiddle_h_rsc_1_3_i_qb_d_1;

  twiddle_h_rsc_1_4_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_66_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_4_i_qb,
      adrb => twiddle_h_rsc_1_4_i_adrb,
      adrb_d => twiddle_h_rsc_1_4_i_adrb_d,
      qb_d => twiddle_h_rsc_1_4_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_4_i_qb <= twiddle_h_rsc_1_4_qb;
  twiddle_h_rsc_1_4_adrb <= twiddle_h_rsc_1_4_i_adrb;
  twiddle_h_rsc_1_4_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_4_i_qb_d <= twiddle_h_rsc_1_4_i_qb_d_1;

  twiddle_h_rsc_1_5_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_67_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_5_i_qb,
      adrb => twiddle_h_rsc_1_5_i_adrb,
      adrb_d => twiddle_h_rsc_1_5_i_adrb_d,
      qb_d => twiddle_h_rsc_1_5_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_5_i_qb <= twiddle_h_rsc_1_5_qb;
  twiddle_h_rsc_1_5_adrb <= twiddle_h_rsc_1_5_i_adrb;
  twiddle_h_rsc_1_5_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_5_i_qb_d <= twiddle_h_rsc_1_5_i_qb_d_1;

  twiddle_h_rsc_1_6_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_68_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_6_i_qb,
      adrb => twiddle_h_rsc_1_6_i_adrb,
      adrb_d => twiddle_h_rsc_1_6_i_adrb_d,
      qb_d => twiddle_h_rsc_1_6_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_6_i_qb <= twiddle_h_rsc_1_6_qb;
  twiddle_h_rsc_1_6_adrb <= twiddle_h_rsc_1_6_i_adrb;
  twiddle_h_rsc_1_6_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_6_i_qb_d <= twiddle_h_rsc_1_6_i_qb_d_1;

  twiddle_h_rsc_1_7_i : inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_69_6_32_64_64_32_1_gen
    PORT MAP(
      qb => twiddle_h_rsc_1_7_i_qb,
      adrb => twiddle_h_rsc_1_7_i_adrb,
      adrb_d => twiddle_h_rsc_1_7_i_adrb_d,
      qb_d => twiddle_h_rsc_1_7_i_qb_d_1,
      readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d
    );
  twiddle_h_rsc_1_7_i_qb <= twiddle_h_rsc_1_7_qb;
  twiddle_h_rsc_1_7_adrb <= twiddle_h_rsc_1_7_i_adrb;
  twiddle_h_rsc_1_7_i_adrb_d <= twiddle_rsc_0_0_i_adrb_d_iff;
  twiddle_h_rsc_1_7_i_qb_d <= twiddle_h_rsc_1_7_i_qb_d_1;

  inPlaceNTT_DIF_precomp_core_inst : inPlaceNTT_DIF_precomp_core
    PORT MAP(
      clk => clk,
      rst => rst,
      run_rsc_rdy => run_rsc_rdy,
      run_rsc_vld => run_rsc_vld,
      vec_rsc_triosy_0_0_lz => vec_rsc_triosy_0_0_lz,
      vec_rsc_triosy_0_1_lz => vec_rsc_triosy_0_1_lz,
      vec_rsc_triosy_0_2_lz => vec_rsc_triosy_0_2_lz,
      vec_rsc_triosy_0_3_lz => vec_rsc_triosy_0_3_lz,
      vec_rsc_triosy_0_4_lz => vec_rsc_triosy_0_4_lz,
      vec_rsc_triosy_0_5_lz => vec_rsc_triosy_0_5_lz,
      vec_rsc_triosy_0_6_lz => vec_rsc_triosy_0_6_lz,
      vec_rsc_triosy_0_7_lz => vec_rsc_triosy_0_7_lz,
      vec_rsc_triosy_1_0_lz => vec_rsc_triosy_1_0_lz,
      vec_rsc_triosy_1_1_lz => vec_rsc_triosy_1_1_lz,
      vec_rsc_triosy_1_2_lz => vec_rsc_triosy_1_2_lz,
      vec_rsc_triosy_1_3_lz => vec_rsc_triosy_1_3_lz,
      vec_rsc_triosy_1_4_lz => vec_rsc_triosy_1_4_lz,
      vec_rsc_triosy_1_5_lz => vec_rsc_triosy_1_5_lz,
      vec_rsc_triosy_1_6_lz => vec_rsc_triosy_1_6_lz,
      vec_rsc_triosy_1_7_lz => vec_rsc_triosy_1_7_lz,
      p_rsc_dat => inPlaceNTT_DIF_precomp_core_inst_p_rsc_dat,
      p_rsc_triosy_lz => p_rsc_triosy_lz,
      r_rsc_triosy_lz => r_rsc_triosy_lz,
      twiddle_rsc_triosy_0_0_lz => twiddle_rsc_triosy_0_0_lz,
      twiddle_rsc_triosy_0_1_lz => twiddle_rsc_triosy_0_1_lz,
      twiddle_rsc_triosy_0_2_lz => twiddle_rsc_triosy_0_2_lz,
      twiddle_rsc_triosy_0_3_lz => twiddle_rsc_triosy_0_3_lz,
      twiddle_rsc_triosy_0_4_lz => twiddle_rsc_triosy_0_4_lz,
      twiddle_rsc_triosy_0_5_lz => twiddle_rsc_triosy_0_5_lz,
      twiddle_rsc_triosy_0_6_lz => twiddle_rsc_triosy_0_6_lz,
      twiddle_rsc_triosy_0_7_lz => twiddle_rsc_triosy_0_7_lz,
      twiddle_rsc_triosy_1_0_lz => twiddle_rsc_triosy_1_0_lz,
      twiddle_rsc_triosy_1_1_lz => twiddle_rsc_triosy_1_1_lz,
      twiddle_rsc_triosy_1_2_lz => twiddle_rsc_triosy_1_2_lz,
      twiddle_rsc_triosy_1_3_lz => twiddle_rsc_triosy_1_3_lz,
      twiddle_rsc_triosy_1_4_lz => twiddle_rsc_triosy_1_4_lz,
      twiddle_rsc_triosy_1_5_lz => twiddle_rsc_triosy_1_5_lz,
      twiddle_rsc_triosy_1_6_lz => twiddle_rsc_triosy_1_6_lz,
      twiddle_rsc_triosy_1_7_lz => twiddle_rsc_triosy_1_7_lz,
      twiddle_h_rsc_triosy_0_0_lz => twiddle_h_rsc_triosy_0_0_lz,
      twiddle_h_rsc_triosy_0_1_lz => twiddle_h_rsc_triosy_0_1_lz,
      twiddle_h_rsc_triosy_0_2_lz => twiddle_h_rsc_triosy_0_2_lz,
      twiddle_h_rsc_triosy_0_3_lz => twiddle_h_rsc_triosy_0_3_lz,
      twiddle_h_rsc_triosy_0_4_lz => twiddle_h_rsc_triosy_0_4_lz,
      twiddle_h_rsc_triosy_0_5_lz => twiddle_h_rsc_triosy_0_5_lz,
      twiddle_h_rsc_triosy_0_6_lz => twiddle_h_rsc_triosy_0_6_lz,
      twiddle_h_rsc_triosy_0_7_lz => twiddle_h_rsc_triosy_0_7_lz,
      twiddle_h_rsc_triosy_1_0_lz => twiddle_h_rsc_triosy_1_0_lz,
      twiddle_h_rsc_triosy_1_1_lz => twiddle_h_rsc_triosy_1_1_lz,
      twiddle_h_rsc_triosy_1_2_lz => twiddle_h_rsc_triosy_1_2_lz,
      twiddle_h_rsc_triosy_1_3_lz => twiddle_h_rsc_triosy_1_3_lz,
      twiddle_h_rsc_triosy_1_4_lz => twiddle_h_rsc_triosy_1_4_lz,
      twiddle_h_rsc_triosy_1_5_lz => twiddle_h_rsc_triosy_1_5_lz,
      twiddle_h_rsc_triosy_1_6_lz => twiddle_h_rsc_triosy_1_6_lz,
      twiddle_h_rsc_triosy_1_7_lz => twiddle_h_rsc_triosy_1_7_lz,
      complete_rsc_rdy => complete_rsc_rdy,
      complete_rsc_vld => complete_rsc_vld,
      vec_rsc_0_0_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_adra_d,
      vec_rsc_0_0_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_da_d,
      vec_rsc_0_0_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_qa_d,
      vec_rsc_0_0_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_wea_d,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_0_1_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_adra_d,
      vec_rsc_0_1_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_da_d,
      vec_rsc_0_1_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_qa_d,
      vec_rsc_0_1_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_wea_d,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_0_2_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_adra_d,
      vec_rsc_0_2_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_da_d,
      vec_rsc_0_2_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_qa_d,
      vec_rsc_0_2_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_wea_d,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_0_3_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_adra_d,
      vec_rsc_0_3_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_da_d,
      vec_rsc_0_3_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_qa_d,
      vec_rsc_0_3_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_wea_d,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_0_4_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_adra_d,
      vec_rsc_0_4_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_da_d,
      vec_rsc_0_4_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_qa_d,
      vec_rsc_0_4_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_wea_d,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_0_5_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_adra_d,
      vec_rsc_0_5_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_da_d,
      vec_rsc_0_5_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_qa_d,
      vec_rsc_0_5_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_wea_d,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_0_6_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_adra_d,
      vec_rsc_0_6_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_da_d,
      vec_rsc_0_6_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_qa_d,
      vec_rsc_0_6_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_wea_d,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_0_7_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_adra_d,
      vec_rsc_0_7_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_da_d,
      vec_rsc_0_7_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_qa_d,
      vec_rsc_0_7_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_wea_d,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_0_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_adra_d,
      vec_rsc_1_0_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_da_d,
      vec_rsc_1_0_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_qa_d,
      vec_rsc_1_0_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_wea_d,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_1_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_adra_d,
      vec_rsc_1_1_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_da_d,
      vec_rsc_1_1_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_qa_d,
      vec_rsc_1_1_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_wea_d,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_2_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_adra_d,
      vec_rsc_1_2_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_da_d,
      vec_rsc_1_2_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_qa_d,
      vec_rsc_1_2_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_wea_d,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_3_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_adra_d,
      vec_rsc_1_3_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_da_d,
      vec_rsc_1_3_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_qa_d,
      vec_rsc_1_3_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_wea_d,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_4_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_adra_d,
      vec_rsc_1_4_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_da_d,
      vec_rsc_1_4_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_qa_d,
      vec_rsc_1_4_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_wea_d,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_5_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_adra_d,
      vec_rsc_1_5_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_da_d,
      vec_rsc_1_5_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_qa_d,
      vec_rsc_1_5_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_wea_d,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_6_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_adra_d,
      vec_rsc_1_6_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_da_d,
      vec_rsc_1_6_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_qa_d,
      vec_rsc_1_6_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_wea_d,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      vec_rsc_1_7_i_adra_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_adra_d,
      vec_rsc_1_7_i_da_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_da_d,
      vec_rsc_1_7_i_qa_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_qa_d,
      vec_rsc_1_7_i_wea_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_wea_d,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d,
      vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d => inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d,
      twiddle_rsc_0_0_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_0_i_qb_d,
      twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_1_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_1_i_qb_d,
      twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_2_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_2_i_qb_d,
      twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_3_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_3_i_qb_d,
      twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_4_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_4_i_qb_d,
      twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_5_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_5_i_qb_d,
      twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_6_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_6_i_qb_d,
      twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_7_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_7_i_qb_d,
      twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_0_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_0_i_qb_d,
      twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_1_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_1_i_qb_d,
      twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_2_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_2_i_qb_d,
      twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_3_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_3_i_qb_d,
      twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_4_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_4_i_qb_d,
      twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_5_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_5_i_qb_d,
      twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_6_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_6_i_qb_d,
      twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_1_7_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_7_i_qb_d,
      twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_0_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_0_i_qb_d,
      twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_0_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_1_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_1_i_qb_d,
      twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_1_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_2_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_2_i_qb_d,
      twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_2_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_3_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_3_i_qb_d,
      twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_3_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_4_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_4_i_qb_d,
      twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_4_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_5_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_5_i_qb_d,
      twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_5_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_6_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_6_i_qb_d,
      twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_6_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_0_7_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_7_i_qb_d,
      twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_0_7_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_0_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_0_i_qb_d,
      twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_0_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_1_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_1_i_qb_d,
      twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_1_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_2_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_2_i_qb_d,
      twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_2_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_3_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_3_i_qb_d,
      twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_3_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_4_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_4_i_qb_d,
      twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_4_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_5_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_5_i_qb_d,
      twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_5_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_6_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_6_i_qb_d,
      twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_6_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_h_rsc_1_7_i_qb_d => inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_7_i_qb_d,
      twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d => twiddle_h_rsc_1_7_i_readB_r_ram_ir_internal_RMASK_B_d,
      twiddle_rsc_0_0_i_adrb_d_pff => inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_0_i_adrb_d_pff
    );
  inPlaceNTT_DIF_precomp_core_inst_p_rsc_dat <= p_rsc_dat;
  vec_rsc_0_0_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_adra_d;
  vec_rsc_0_0_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_qa_d <= vec_rsc_0_0_i_qa_d;
  vec_rsc_0_0_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_wea_d;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_0_1_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_adra_d;
  vec_rsc_0_1_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_qa_d <= vec_rsc_0_1_i_qa_d;
  vec_rsc_0_1_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_wea_d;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_1_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_0_2_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_adra_d;
  vec_rsc_0_2_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_qa_d <= vec_rsc_0_2_i_qa_d;
  vec_rsc_0_2_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_wea_d;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_2_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_0_3_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_adra_d;
  vec_rsc_0_3_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_qa_d <= vec_rsc_0_3_i_qa_d;
  vec_rsc_0_3_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_wea_d;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_3_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_0_4_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_adra_d;
  vec_rsc_0_4_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_qa_d <= vec_rsc_0_4_i_qa_d;
  vec_rsc_0_4_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_wea_d;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_4_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_0_5_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_adra_d;
  vec_rsc_0_5_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_qa_d <= vec_rsc_0_5_i_qa_d;
  vec_rsc_0_5_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_wea_d;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_5_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_0_6_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_adra_d;
  vec_rsc_0_6_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_qa_d <= vec_rsc_0_6_i_qa_d;
  vec_rsc_0_6_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_wea_d;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_6_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_0_7_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_adra_d;
  vec_rsc_0_7_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_qa_d <= vec_rsc_0_7_i_qa_d;
  vec_rsc_0_7_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_wea_d;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_0_7_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_0_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_adra_d;
  vec_rsc_1_0_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_qa_d <= vec_rsc_1_0_i_qa_d;
  vec_rsc_1_0_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_wea_d;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_0_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_1_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_adra_d;
  vec_rsc_1_1_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_qa_d <= vec_rsc_1_1_i_qa_d;
  vec_rsc_1_1_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_wea_d;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_1_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_2_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_adra_d;
  vec_rsc_1_2_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_qa_d <= vec_rsc_1_2_i_qa_d;
  vec_rsc_1_2_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_wea_d;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_2_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_3_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_adra_d;
  vec_rsc_1_3_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_qa_d <= vec_rsc_1_3_i_qa_d;
  vec_rsc_1_3_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_wea_d;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_3_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_4_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_adra_d;
  vec_rsc_1_4_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_qa_d <= vec_rsc_1_4_i_qa_d;
  vec_rsc_1_4_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_wea_d;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_4_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_5_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_adra_d;
  vec_rsc_1_5_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_qa_d <= vec_rsc_1_5_i_qa_d;
  vec_rsc_1_5_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_wea_d;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_5_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_6_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_adra_d;
  vec_rsc_1_6_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_qa_d <= vec_rsc_1_6_i_qa_d;
  vec_rsc_1_6_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_wea_d;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_6_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  vec_rsc_1_7_i_adra_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_adra_d;
  vec_rsc_1_7_i_da_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_da_d;
  inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_qa_d <= vec_rsc_1_7_i_qa_d;
  vec_rsc_1_7_i_wea_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_wea_d;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_RMASK_B_d;
  vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d <= inPlaceNTT_DIF_precomp_core_inst_vec_rsc_1_7_i_rwA_rw_ram_ir_internal_WMASK_B_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_0_i_qb_d <= twiddle_rsc_0_0_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_1_i_qb_d <= twiddle_rsc_0_1_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_2_i_qb_d <= twiddle_rsc_0_2_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_3_i_qb_d <= twiddle_rsc_0_3_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_4_i_qb_d <= twiddle_rsc_0_4_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_5_i_qb_d <= twiddle_rsc_0_5_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_6_i_qb_d <= twiddle_rsc_0_6_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_7_i_qb_d <= twiddle_rsc_0_7_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_0_i_qb_d <= twiddle_rsc_1_0_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_1_i_qb_d <= twiddle_rsc_1_1_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_2_i_qb_d <= twiddle_rsc_1_2_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_3_i_qb_d <= twiddle_rsc_1_3_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_4_i_qb_d <= twiddle_rsc_1_4_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_5_i_qb_d <= twiddle_rsc_1_5_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_6_i_qb_d <= twiddle_rsc_1_6_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_1_7_i_qb_d <= twiddle_rsc_1_7_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_0_i_qb_d <= twiddle_h_rsc_0_0_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_1_i_qb_d <= twiddle_h_rsc_0_1_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_2_i_qb_d <= twiddle_h_rsc_0_2_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_3_i_qb_d <= twiddle_h_rsc_0_3_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_4_i_qb_d <= twiddle_h_rsc_0_4_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_5_i_qb_d <= twiddle_h_rsc_0_5_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_6_i_qb_d <= twiddle_h_rsc_0_6_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_0_7_i_qb_d <= twiddle_h_rsc_0_7_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_0_i_qb_d <= twiddle_h_rsc_1_0_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_1_i_qb_d <= twiddle_h_rsc_1_1_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_2_i_qb_d <= twiddle_h_rsc_1_2_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_3_i_qb_d <= twiddle_h_rsc_1_3_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_4_i_qb_d <= twiddle_h_rsc_1_4_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_5_i_qb_d <= twiddle_h_rsc_1_5_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_6_i_qb_d <= twiddle_h_rsc_1_6_i_qb_d;
  inPlaceNTT_DIF_precomp_core_inst_twiddle_h_rsc_1_7_i_qb_d <= twiddle_h_rsc_1_7_i_qb_d;
  twiddle_rsc_0_0_i_adrb_d_iff <= inPlaceNTT_DIF_precomp_core_inst_twiddle_rsc_0_0_i_adrb_d_pff;

END v5;



