#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 30 16:11:29 2024
# Process ID: 13776
# Current directory: C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17004 C:\Users\MSI\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\rvfpga-AXI_interconnect\rvfpga.xpr
# Log file: C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect/vivado.log
# Journal file: C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect\vivado.jou
# Running On: DESKTOP-3C6QEMK, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect/rvfpga.xpr
open_bd_design {C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect/rvfpga.srcs/sources_1/bd/interconnect/interconnect.bd}
update_compile_order -fileset sources_1
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property include_dirs {C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect/rvfpga.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect/rvfpga.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include} [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
open_bd_design {C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga-AXI_interconnect/rvfpga.srcs/sources_1/bd/interconnect/interconnect.bd}
