--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 21468 paths analyzed, 472 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.874ns.
--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X32Y77.C1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_4 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 2)
  Clock Path Skew:      -4.362ns (1.564 - 5.926)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_4 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.AQ      Tcko                  0.450   Mtridata_data_out<7>
                                                       Mtridata_data_out_4
    SLICE_X35Y77.A1      net (fanout=1)        0.862   Mtridata_data_out<4>
    SLICE_X35Y77.A       Tilo                  0.094   uTx/data_67
                                                       uTx/mux3_lut
    SLICE_X32Y77.C1      net (fanout=1)        0.873   uTx/data_45
    SLICE_X32Y77.CLK     Tas                   0.009   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.553ns logic, 1.735ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 2)
  Clock Path Skew:      -4.332ns (1.564 - 5.896)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.BQ      Tcko                  0.450   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X35Y77.A3      net (fanout=4)        0.797   Mtrien_data_out
    SLICE_X35Y77.A       Tilo                  0.094   uTx/data_67
                                                       uTx/mux3_lut
    SLICE_X32Y77.C1      net (fanout=1)        0.873   uTx/data_45
    SLICE_X32Y77.CLK     Tas                   0.009   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.553ns logic, 1.670ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_5 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 2)
  Clock Path Skew:      -4.362ns (1.564 - 5.926)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_5 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.BQ      Tcko                  0.450   Mtridata_data_out<7>
                                                       Mtridata_data_out_5
    SLICE_X35Y77.A4      net (fanout=1)        0.354   Mtridata_data_out<5>
    SLICE_X35Y77.A       Tilo                  0.094   uTx/data_67
                                                       uTx/mux3_lut
    SLICE_X32Y77.C1      net (fanout=1)        0.873   uTx/data_45
    SLICE_X32Y77.CLK     Tas                   0.009   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.553ns logic, 1.227ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X32Y77.C2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 2)
  Clock Path Skew:      -4.332ns (1.564 - 5.896)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.BQ      Tcko                  0.450   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X35Y77.B3      net (fanout=4)        0.794   Mtrien_data_out
    SLICE_X35Y77.B       Tilo                  0.094   uTx/data_67
                                                       uTx/mux4_lut
    SLICE_X32Y77.C2      net (fanout=1)        0.780   uTx/data_67
    SLICE_X32Y77.CLK     Tas                   0.009   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.553ns logic, 1.574ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_6 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 2)
  Clock Path Skew:      -4.362ns (1.564 - 5.926)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_6 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.CQ      Tcko                  0.450   Mtridata_data_out<7>
                                                       Mtridata_data_out_6
    SLICE_X35Y77.B2      net (fanout=1)        0.589   Mtridata_data_out<6>
    SLICE_X35Y77.B       Tilo                  0.094   uTx/data_67
                                                       uTx/mux4_lut
    SLICE_X32Y77.C2      net (fanout=1)        0.780   uTx/data_67
    SLICE_X32Y77.CLK     Tas                   0.009   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.553ns logic, 1.369ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_7 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 2)
  Clock Path Skew:      -4.362ns (1.564 - 5.926)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_7 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.DQ      Tcko                  0.450   Mtridata_data_out<7>
                                                       Mtridata_data_out_7
    SLICE_X35Y77.B4      net (fanout=1)        0.514   Mtridata_data_out<7>
    SLICE_X35Y77.B       Tilo                  0.094   uTx/data_67
                                                       uTx/mux4_lut
    SLICE_X32Y77.C2      net (fanout=1)        0.780   uTx/data_67
    SLICE_X32Y77.CLK     Tas                   0.009   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.553ns logic, 1.294ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point uTx/Tx_start_reg (SLICE_X32Y78.C1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send_character (FF)
  Destination:          uTx/Tx_start_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 2)
  Clock Path Skew:      -4.339ns (1.566 - 5.905)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: send_character to uTx/Tx_start_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.AQ      Tcko                  0.471   send_character
                                                       send_character
    SLICE_X33Y78.A3      net (fanout=2)        0.802   send_character
    SLICE_X33Y78.A       Tilo                  0.094   uTx/hot_state
                                                       uTx/ready_lut
    SLICE_X32Y78.C1      net (fanout=2)        0.738   uTx/ready_to_start
    SLICE_X32Y78.CLK     Tas                   0.009   uTx/Tx_run
                                                       uTx/start_lut
                                                       uTx/Tx_start_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.574ns logic, 1.540ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uTx/Tx_start_reg (FF)
  Destination:          uTx/Tx_start_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uTx/Tx_start_reg to uTx/Tx_start_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.CQ      Tcko                  0.471   uTx/Tx_run
                                                       uTx/Tx_start_reg
    SLICE_X33Y78.A1      net (fanout=5)        0.868   uTx/Tx_start
    SLICE_X33Y78.A       Tilo                  0.094   uTx/hot_state
                                                       uTx/ready_lut
    SLICE_X32Y78.C1      net (fanout=2)        0.738   uTx/ready_to_start
    SLICE_X32Y78.CLK     Tas                   0.009   uTx/Tx_run
                                                       uTx/start_lut
                                                       uTx/Tx_start_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.574ns logic, 1.606ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uTx/Tx_run_reg (FF)
  Destination:          uTx/Tx_start_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uTx/Tx_run_reg to uTx/Tx_start_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.DQ      Tcko                  0.471   uTx/Tx_run
                                                       uTx/Tx_run_reg
    SLICE_X33Y78.A2      net (fanout=10)       0.641   uTx/Tx_run
    SLICE_X33Y78.A       Tilo                  0.094   uTx/hot_state
                                                       uTx/ready_lut
    SLICE_X32Y78.C1      net (fanout=2)        0.738   uTx/ready_to_start
    SLICE_X32Y78.CLK     Tas                   0.009   uTx/Tx_run
                                                       uTx/start_lut
                                                       uTx/Tx_start_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.574ns logic, 1.379ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uRx/purge_reg (SLICE_X37Y73.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uRx/valid_loop[8].data_reg (FF)
  Destination:          uRx/purge_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.552 - 0.493)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uRx/valid_loop[8].data_reg to uRx/purge_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y73.AQ      Tcko                  0.433   uRx/valid_reg_delay<1>
                                                       uRx/valid_loop[8].data_reg
    SLICE_X37Y73.B6      net (fanout=1)        0.272   uRx/valid_reg_delay<8>
    SLICE_X37Y73.CLK     Tah         (-Th)     0.196   uRx/purge
                                                       uRx/purge_lut
                                                       uRx/purge_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.237ns logic, 0.272ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X32Y77.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uTx/count_width_loop[2].register_bit (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.156 - 0.145)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uTx/count_width_loop[2].register_bit to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.CQ      Tcko                  0.414   uTx/bit_select<2>
                                                       uTx/count_width_loop[2].register_bit
    SLICE_X32Y77.C6      net (fanout=2)        0.281   uTx/bit_select<2>
    SLICE_X32Y77.CLK     Tah         (-Th)     0.217   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.197ns logic, 0.281ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point uRx/strobe_reg (SLICE_X36Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uRx/valid_reg (FF)
  Destination:          uRx/strobe_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.130 - 0.115)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uRx/valid_reg to uRx/strobe_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y70.AQ      Tcko                  0.414   uRx/valid_char
                                                       uRx/valid_reg
    SLICE_X36Y68.A6      net (fanout=3)        0.287   uRx/valid_char
    SLICE_X36Y68.CLK     Tah         (-Th)     0.219   write_buffer
                                                       uRx/strobe_lut
                                                       uRx/strobe_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.195ns logic, 0.287ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y24.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT1_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT1_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y24.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT2_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT2_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y24.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT3_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT3_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y24.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT4_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT4_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y24.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT5_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;

 48086878 paths analyzed, 14485 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.844ns.
--------------------------------------------------------------------------------

Paths for end point send_character (SLICE_X32Y74.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uTx/Tx_complete_reg (FF)
  Destination:          send_character (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 1)
  Clock Path Skew:      3.816ns (5.492 - 1.676)
  Source Clock:         CLK_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: uTx/Tx_complete_reg to send_character
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.CQ      Tcko                  0.471   Tx_complete
                                                       uTx/Tx_complete_reg
    SLICE_X32Y74.A1      net (fanout=5)        7.304   Tx_complete
    SLICE_X32Y74.CLK     Tas                   0.007   send_character
                                                       send_character_mux00001
                                                       send_character
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (0.478ns logic, 7.304ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point Mtridata_datadbi_ports<2>_0 (SLICE_X33Y57.CE), 1771 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uRx/strobe_reg (FF)
  Destination:          Mtridata_datadbi_ports<2>_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 1)
  Clock Path Skew:      3.958ns (5.598 - 1.640)
  Source Clock:         CLK_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: uRx/strobe_reg to Mtridata_datadbi_ports<2>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y68.AQ      Tcko                  0.471   write_buffer
                                                       uRx/strobe_reg
    SLICE_X33Y63.D5      net (fanout=4)        0.832   write_buffer
    SLICE_X33Y63.D       Tilo                  0.094   Mtridata_datadbi_ports<2>_not0001
                                                       Mtridata_datadbi_ports<2>_not00011
    SLICE_X33Y57.CE      net (fanout=2)        5.987   Mtridata_datadbi_ports<2>_not0001
    SLICE_X33Y57.CLK     Tceck                 0.229   Mtridata_datadbi_ports<2><3>
                                                       Mtridata_datadbi_ports<2>_0
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (0.794ns logic, 6.819ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_4 (FF)
  Destination:          Mtridata_datadbi_ports<2>_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.976ns (Levels of Logic = 6)
  Clock Path Skew:      -0.292ns (1.333 - 1.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_4 to Mtridata_datadbi_ports<2>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<9>
                                                       CPU0/UA_PREG01/DOUT_4
    SLICE_X27Y42.A1      net (fanout=264)      2.135   CPU0/UA_PREG01/DOUT<4>
    SLICE_X27Y42.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X27Y43.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X27Y43.CMUX    Tcinc                 0.352   CPU0/uf_div_r<10>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X29Y44.A4      net (fanout=1)        0.807   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X29Y44.A       Tilo                  0.094   N469
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X36Y52.A1      net (fanout=6)        1.716   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X36Y52.A       Tilo                  0.094   dataack_ports<0>
                                                       uMM/selector<1>1
    SLICE_X33Y72.A1      net (fanout=34)       2.117   uMM/selector<1>
    SLICE_X33Y72.A       Tilo                  0.094   Mtrien_data_out
                                                       uMM/Req2ports_2_mux00001
    SLICE_X33Y63.D1      net (fanout=9)        1.298   datareq_ports<2>
    SLICE_X33Y63.D       Tilo                  0.094   Mtridata_datadbi_ports<2>_not0001
                                                       Mtridata_datadbi_ports<2>_not00011
    SLICE_X33Y57.CE      net (fanout=2)        5.987   Mtridata_datadbi_ports<2>_not0001
    SLICE_X33Y57.CLK     Tceck                 0.229   Mtridata_datadbi_ports<2><3>
                                                       Mtridata_datadbi_ports<2>_0
    -------------------------------------------------  ---------------------------
    Total                                     15.976ns (1.916ns logic, 14.060ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_4 (FF)
  Destination:          Mtridata_datadbi_ports<2>_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.292ns (1.333 - 1.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_4 to Mtridata_datadbi_ports<2>_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<9>
                                                       CPU0/UA_PREG01/DOUT_4
    SLICE_X27Y42.A1      net (fanout=264)      2.135   CPU0/UA_PREG01/DOUT<4>
    SLICE_X27Y42.COUT    Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X27Y43.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X27Y43.CMUX    Tcinc                 0.352   CPU0/uf_div_r<10>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X29Y44.A4      net (fanout=1)        0.807   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X29Y44.A       Tilo                  0.094   N469
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X36Y52.A1      net (fanout=6)        1.716   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X36Y52.A       Tilo                  0.094   dataack_ports<0>
                                                       uMM/selector<1>1
    SLICE_X33Y72.A1      net (fanout=34)       2.117   uMM/selector<1>
    SLICE_X33Y72.A       Tilo                  0.094   Mtrien_data_out
                                                       uMM/Req2ports_2_mux00001
    SLICE_X33Y63.D1      net (fanout=9)        1.298   datareq_ports<2>
    SLICE_X33Y63.D       Tilo                  0.094   Mtridata_datadbi_ports<2>_not0001
                                                       Mtridata_datadbi_ports<2>_not00011
    SLICE_X33Y57.CE      net (fanout=2)        5.987   Mtridata_datadbi_ports<2>_not0001
    SLICE_X33Y57.CLK     Tceck                 0.229   Mtridata_datadbi_ports<2><3>
                                                       Mtridata_datadbi_ports<2>_0
    -------------------------------------------------  ---------------------------
    Total                                     15.957ns (1.897ns logic, 14.060ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point Mtridata_datadbi_ports<2>_1 (SLICE_X33Y57.CE), 1771 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uRx/strobe_reg (FF)
  Destination:          Mtridata_datadbi_ports<2>_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 1)
  Clock Path Skew:      3.958ns (5.598 - 1.640)
  Source Clock:         CLK_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: uRx/strobe_reg to Mtridata_datadbi_ports<2>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y68.AQ      Tcko                  0.471   write_buffer
                                                       uRx/strobe_reg
    SLICE_X33Y63.D5      net (fanout=4)        0.832   write_buffer
    SLICE_X33Y63.D       Tilo                  0.094   Mtridata_datadbi_ports<2>_not0001
                                                       Mtridata_datadbi_ports<2>_not00011
    SLICE_X33Y57.CE      net (fanout=2)        5.987   Mtridata_datadbi_ports<2>_not0001
    SLICE_X33Y57.CLK     Tceck                 0.229   Mtridata_datadbi_ports<2><3>
                                                       Mtridata_datadbi_ports<2>_1
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (0.794ns logic, 6.819ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_4 (FF)
  Destination:          Mtridata_datadbi_ports<2>_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.976ns (Levels of Logic = 6)
  Clock Path Skew:      -0.292ns (1.333 - 1.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_4 to Mtridata_datadbi_ports<2>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<9>
                                                       CPU0/UA_PREG01/DOUT_4
    SLICE_X27Y42.A1      net (fanout=264)      2.135   CPU0/UA_PREG01/DOUT<4>
    SLICE_X27Y42.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X27Y43.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X27Y43.CMUX    Tcinc                 0.352   CPU0/uf_div_r<10>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X29Y44.A4      net (fanout=1)        0.807   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X29Y44.A       Tilo                  0.094   N469
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X36Y52.A1      net (fanout=6)        1.716   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X36Y52.A       Tilo                  0.094   dataack_ports<0>
                                                       uMM/selector<1>1
    SLICE_X33Y72.A1      net (fanout=34)       2.117   uMM/selector<1>
    SLICE_X33Y72.A       Tilo                  0.094   Mtrien_data_out
                                                       uMM/Req2ports_2_mux00001
    SLICE_X33Y63.D1      net (fanout=9)        1.298   datareq_ports<2>
    SLICE_X33Y63.D       Tilo                  0.094   Mtridata_datadbi_ports<2>_not0001
                                                       Mtridata_datadbi_ports<2>_not00011
    SLICE_X33Y57.CE      net (fanout=2)        5.987   Mtridata_datadbi_ports<2>_not0001
    SLICE_X33Y57.CLK     Tceck                 0.229   Mtridata_datadbi_ports<2><3>
                                                       Mtridata_datadbi_ports<2>_1
    -------------------------------------------------  ---------------------------
    Total                                     15.976ns (1.916ns logic, 14.060ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_4 (FF)
  Destination:          Mtridata_datadbi_ports<2>_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.292ns (1.333 - 1.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_4 to Mtridata_datadbi_ports<2>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<9>
                                                       CPU0/UA_PREG01/DOUT_4
    SLICE_X27Y42.A1      net (fanout=264)      2.135   CPU0/UA_PREG01/DOUT<4>
    SLICE_X27Y42.COUT    Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X27Y43.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X27Y43.CMUX    Tcinc                 0.352   CPU0/uf_div_r<10>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X29Y44.A4      net (fanout=1)        0.807   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X29Y44.A       Tilo                  0.094   N469
                                                       uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X36Y52.A1      net (fanout=6)        1.716   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X36Y52.A       Tilo                  0.094   dataack_ports<0>
                                                       uMM/selector<1>1
    SLICE_X33Y72.A1      net (fanout=34)       2.117   uMM/selector<1>
    SLICE_X33Y72.A       Tilo                  0.094   Mtrien_data_out
                                                       uMM/Req2ports_2_mux00001
    SLICE_X33Y63.D1      net (fanout=9)        1.298   datareq_ports<2>
    SLICE_X33Y63.D       Tilo                  0.094   Mtridata_datadbi_ports<2>_not0001
                                                       Mtridata_datadbi_ports<2>_not00011
    SLICE_X33Y57.CE      net (fanout=2)        5.987   Mtridata_datadbi_ports<2>_not0001
    SLICE_X33Y57.CLK     Tceck                 0.229   Mtridata_datadbi_ports<2><3>
                                                       Mtridata_datadbi_ports<2>_1
    -------------------------------------------------  ---------------------------
    Total                                     15.957ns (1.897ns logic, 14.060ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X4Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.129 - 0.121)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y71.AQ       Tcko                  0.414   i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X4Y71.BX       net (fanout=2)        0.155   i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X4Y71.CLK      Tckdi       (-Th)     0.242   i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.172ns logic, 0.155ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X27Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.145 - 0.160)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.AQ      Tcko                  0.414   i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>
                                                       i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X27Y73.BX      net (fanout=1)        0.148   i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>
    SLICE_X27Y73.CLK     Tckdi       (-Th)     0.231   i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<9>
                                                       i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.183ns logic, 0.148ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UA_PREG05/DOUT_17 (SLICE_X49Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UF_GPR/STREG/data_out_12 (FF)
  Destination:          CPU0/UA_PREG05/DOUT_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.123 - 0.115)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UF_GPR/STREG/data_out_12 to CPU0/UA_PREG05/DOUT_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y50.AQ      Tcko                  0.433   CPU0/UF_GPR/STREG/data_out<15>
                                                       CPU0/UF_GPR/STREG/data_out_12
    SLICE_X49Y50.BX      net (fanout=4)        0.156   CPU0/UF_GPR/STREG/data_out<12>
    SLICE_X49Y50.CLK     Tckdi       (-Th)     0.231   CPU0/UA_PREG05/DOUT<19>
                                                       CPU0/UA_PREG05/DOUT_17
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.202ns logic, 0.156ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y24.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|      6.874ns|            0|            0|            0|     48108346|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|      6.874ns|            0|            0|            0|     48108346|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|      6.874ns|          N/A|            0|            0|        21468|            0|
|  TS_Inst_DCM_100_CLKOUT1_BUF  |     12.500ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT2_BUF  |     15.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT3_BUF  |     20.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT4_BUF  |     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT5_BUF  |     40.000ns|     16.844ns|          N/A|            0|            0|     48086878|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   16.844|    6.241|    5.850|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 48108346 paths, 0 nets, and 30101 connections

Design statistics:
   Minimum period:  16.844ns{1}   (Maximum frequency:  59.368MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 19 00:31:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



