GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/gowin_clkdiv/gowin_clkdiv.v'
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/moving_block.v'
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v'
Compiling module 'top'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":3)
Compiling module 'Gowin_rPLL'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/gowin_rpll/gowin_rpll.v":10)
Compiling module 'Gowin_CLKDIV'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/gowin_clkdiv/gowin_clkdiv.v":10)
Compiling module 'block'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/moving_block.v":3)
WARN  (EX3780) : Using initial value of 'count_y' since it is never assigned("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/moving_block.v":23)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 6("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/moving_block.v":23)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/moving_block.v":41)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/moving_block.v":43)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":61)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":63)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":76)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":78)
WARN  (EX1998) : Net 'rst' does not have a driver("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":24)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "uart_tx" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":7)
WARN  (EX0211) : The output port "led[5]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":13)
WARN  (EX0211) : The output port "led[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":13)
WARN  (EX0211) : The output port "led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":13)
WARN  (EX0211) : The output port "led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":13)
WARN  (EX0211) : The output port "led[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":13)
WARN  (EX0211) : The output port "led[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":13)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input uart_rx is unused("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":5)
WARN  (CV0016) : Input btn1 is unused("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/top.v":6)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/impl/gwsynthesis/moving_block.vg" completed
[100%] Generate report file "/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/impl/gwsynthesis/moving_block_syn.rpt.html" completed
GowinSynthesis finish
