WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2509806 heartbeat IPC: 3.984 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5021564 heartbeat IPC: 3.981 cumulative IPC: 3.983 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6277307 cumulative IPC: 3.983 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6277307 cumulative IPC: 3.983 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8119168 heartbeat IPC: 3.228 cumulative IPC: 2.715 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 11790667 heartbeat IPC: 2.724 cumulative IPC: 2.721 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 15308726 heartbeat IPC: 2.842 cumulative IPC: 2.768 (Simulation time: 00 hr 02 min 20 sec)
Simulation finished CPU 0 instructions: 25000004 cycles: 9031421 cumulative IPC: 2.768 (Simulation time: 00 hr 02 min 20 sec)
Simulation complete CPU 0 instructions: 25000004 cycles: 9031421 cumulative IPC: 2.768 (Simulation time: 00 hr 02 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ipc1_public/client_002.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.768 instructions: 25000004 cycles: 9031421
CPU 0 Branch Prediction Accuracy: 98.29% MPKI: 3.236 Average ROB Occupancy at Mispredict: 71.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.113
BRANCH_INDIRECT: 0.677
BRANCH_CONDITIONAL: 1.63
BRANCH_DIRECT_CALL: 0.239
BRANCH_INDIRECT_CALL: 0.414
BRANCH_RETURN: 0.166

LLC TOTAL        ACCESS:     174440 HIT:     150618 MISS:      23822
LLC LOAD         ACCESS:      49163 HIT:      46444 MISS:       2719
LLC RFO          ACCESS:      33564 HIT:      18360 MISS:      15204
LLC PREFETCH     ACCESS:      49565 HIT:      44056 MISS:       5509
LLC WRITE        ACCESS:      40956 HIT:      40908 MISS:         48
LLC TRANSLATION  ACCESS:       1192 HIT:        850 MISS:        342
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 297.5 cycles
cpu0_DTLB TOTAL        ACCESS:    5397208 HIT:    5288320 MISS:     108888
cpu0_DTLB LOAD         ACCESS:    5397208 HIT:    5288320 MISS:     108888
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.987 cycles
cpu0_ITLB TOTAL        ACCESS:    3052531 HIT:    2930488 MISS:     122043
cpu0_ITLB LOAD         ACCESS:    3052531 HIT:    2930488 MISS:     122043
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.358 cycles
cpu0_L1D TOTAL        ACCESS:    9758356 HIT:    9352381 MISS:     405975
cpu0_L1D LOAD         ACCESS:    3866596 HIT:    3756928 MISS:     109668
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    2478619 HIT:    2378274 MISS:     100345
cpu0_L1D WRITE        ACCESS:    3408899 HIT:    3216552 MISS:     192347
cpu0_L1D TRANSLATION  ACCESS:       4242 HIT:        627 MISS:       3615
cpu0_L1D PREFETCH REQUESTED:    3888546 ISSUED:    2478624 USEFUL:      23782 USELESS:      33761
cpu0_L1D AVERAGE MISS LATENCY: 22.51 cycles
cpu0_L1I TOTAL        ACCESS:    4169589 HIT:    3240755 MISS:     928834
cpu0_L1I LOAD         ACCESS:    2078028 HIT:    1630465 MISS:     447563
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:    2091561 HIT:    1610290 MISS:     481271
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:    2091673 ISSUED:    2091560 USEFUL:      80992 USELESS:     121725
cpu0_L1I AVERAGE MISS LATENCY: 6.5 cycles
cpu0_L2C TOTAL        ACCESS:     721629 HIT:     587890 MISS:     133739
cpu0_L2C LOAD         ACCESS:     347475 HIT:     298312 MISS:      49163
cpu0_L2C RFO          ACCESS:      45985 HIT:      12421 MISS:      33564
cpu0_L2C PREFETCH     ACCESS:     260317 HIT:     210752 MISS:      49565
cpu0_L2C WRITE        ACCESS:      64246 HIT:      63991 MISS:        255
cpu0_L2C TRANSLATION  ACCESS:       3606 HIT:       2414 MISS:       1192
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 73.15 cycles
cpu0_STLB TOTAL        ACCESS:     130466 HIT:     126288 MISS:       4178
cpu0_STLB LOAD         ACCESS:     130466 HIT:     126288 MISS:       4178
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 63.14 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10395
  ROW_BUFFER_MISS:      13378
 AVG DBUS CONGESTED CYCLE: 3.959
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1525
  FULL:      13440
