// Seed: 4234217034
module module_0 #(
    parameter id_2 = 32'd2,
    parameter id_5 = 32'd22
);
  logic [7:0] id_1;
  logic _id_2 = -1;
  parameter id_3 = 1'b0;
  logic id_4 = id_4;
  parameter id_5 = "";
  initial id_2 += id_4;
  always_comb @(id_2 - 1 == 1 or posedge 1) begin : LABEL_0
    id_4[-1+:-1] = id_1;
    assign id_1[id_5 : 1] = 1;
  end
  assign module_1.id_0 = 0;
  assign id_1 = id_2;
  wire id_6;
  assign id_1[""] = -1;
  wire id_7;
  ;
  logic [id_2 : ~  id_2] id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd3,
    parameter id_3 = 32'd51,
    parameter id_8 = 32'd54
) (
    input wor   _id_0,
    input wor   id_1,
    input tri   id_2,
    input uwire _id_3
);
  integer [id_0 : id_3] id_5;
  always @(posedge id_5) begin : LABEL_0
    if (id_5++) begin : LABEL_1
      id_5 <= 1;
      id_5 = id_2;
    end else begin : LABEL_2
      id_5 = -1;
    end
  end
  wire id_6;
  parameter id_7 = 1'h0;
  parameter id_8 = -1;
  module_0 modCall_1 ();
  wire [id_8 : 1  !==  -1] id_9;
endmodule
