
18. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Checking module signal_generator...
Checking module clock_scale...
Warning: found logic loop in module clock_scale:
    cell $not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27$10 ($not) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27.28-27.36
      A[0] --> Y[0]
    cell $procmux$27 ($mux) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.13-30.16
      A[0] --> Y[0]
      B[0] --> Y[0]
    cell $procmux$29 ($mux) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.13-24.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.9-33.12
      A[0] --> Y[0]
      B[0] --> Y[0]
    cell $auto$proc_dlatch.cc:432:proc_dlatch$59 ($dlatch) source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8
      D[0] --> Q[0]
    wire \clk_val source: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.9-10.16
Found and reported 1 problems.
