aag 188 21 23 1 144
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44 1
46 2
48 4
50 6
52 8
54 10
56 12
58 14
60 16
62 18
64 20
66 22
68 24
70 26
72 28
74 30
76 32
78 34
80 36
82 38
84 40
86 42
88 299
376
90 4 2
92 90 6
94 92 8
96 94 10
98 96 12
100 98 14
102 100 16
104 102 18
106 104 20
108 106 22
110 108 24
112 111 45
114 83 81
116 75 72
118 116 114
120 87 85
122 79 76
124 122 120
126 125 119
128 126 47
130 128 9
132 129 8
134 133 131
136 71 26
138 5 3
140 138 7
142 70 27
144 143 141
146 145 137
148 147 135
150 83 80
152 150 116
154 87 84
156 154 122
158 157 153
160 158 49
162 160 11
164 161 10
166 165 163
168 167 148
170 82 81
172 170 116
174 86 85
176 174 122
178 177 173
180 178 51
182 180 13
184 181 12
186 185 183
188 187 168
190 74 73
192 190 114
194 78 77
196 194 120
198 197 193
200 198 53
202 200 15
204 201 14
206 205 203
208 207 188
210 190 150
212 194 154
214 213 211
216 214 55
218 216 17
220 217 16
222 221 219
224 223 208
226 190 170
228 194 174
230 229 227
232 230 57
234 232 19
236 233 18
238 237 235
240 239 224
242 74 72
244 242 114
246 78 76
248 246 120
250 249 245
252 250 59
254 252 21
256 253 20
258 257 255
260 259 240
262 242 150
264 246 154
266 265 263
268 266 61
270 268 23
272 269 22
274 273 271
276 275 260
278 242 170
280 246 174
282 281 279
284 282 63
286 284 25
288 285 24
290 289 287
292 291 276
294 293 44
296 295 113
298 296 89
300 31 29
302 34 33
304 302 300
306 304 39
308 306 43
310 41 37
312 310 308
314 313 45
316 42 40
318 38 36
320 34 31
322 35 30
324 32 29
326 324 323
328 327 321
330 75 30
332 72 29
334 333 330
336 335 329
338 74 31
340 73 28
342 341 338
344 343 336
346 79 34
348 76 33
350 349 346
352 351 344
354 77 32
356 78 35
358 356 355
360 359 352
362 360 64
364 362 66
366 364 68
368 366 319
370 368 317
372 371 44
374 373 315
376 375 298
i0 p0_0
i1 p0_1
i2 p0_2
i3 p1_0
i4 p1_1
i5 p1_2
i6 p2_0
i7 p2_1
i8 p2_2
i9 p3_0
i10 p3_1
i11 p3_2
i12 errorCount@0.0.1
i13 controllable_arm1@0.0.3
i14 controllable_arm1@1
i15 controllable_arm2@0.0.3
i16 controllable_arm2@1
i17 controllable_arm1op@0.0.2
i18 controllable_arm1op@1
i19 controllable_arm2op@0.0.2
i20 controllable_arm2op@1
l0 IsNotFirstRound
l1 prev_p0_0
l2 prev_p0_1
l3 prev_p0_2
l4 prev_p1_0
l5 prev_p1_1
l6 prev_p1_2
l7 prev_p2_0
l8 prev_p2_1
l9 prev_p2_2
l10 prev_p3_0
l11 prev_p3_1
l12 prev_p3_2
l13 prev_errorCount@0.0.1
l14 prev_arm1@0.0.3
l15 prev_arm1@1
l16 prev_arm2@0.0.3
l17 prev_arm2@1
l18 prev_arm1op@0.0.2
l19 prev_arm1op@1
l20 prev_arm2op@0.0.2
l21 prev_arm2op@1
l22 AssumptionsAlreadyViolated
o0 err
c
factory_assembly_4x3_1_1errors
This file was written by ABC on Thu Mar 20 10:17:29 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
#!SYNTCOMP
SOLVED_BY : 6/8 [SYNTCOMP2014-RealSeq], 4/4 [SYNTCOMP2015-SyntSeq], 3/3 [SYNTCOMP2015-SyntPar], 7/7 [SYNTCOMP2015-RealSeq], 4/4 [SYNTCOMP2015-RealPar], 7/7 [SYNTCOMP2016-SyntSeq], 4/4 [SYNTCOMP2016-SyntPar], 10/11 [SYNTCOMP2016-RealSeq], 6/6 [SYNTCOMP2016-RealPar], 9/10 [SYNTCOMP2017-RealSeq], 6/6 [SYNTCOMP2017-RealPar], 6/6 [SYNTCOMP2017-SyntSeq], 4/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 0.288018 [SYNTCOMP2014-RealSeq], 0.116951 [SYNTCOMP2015-RealSeq], 0.078177 [SYNTCOMP2015-RealPar], 0.104 [SYNTCOMP2016-RealSeq], 0.12665 [SYNTCOMP2016-RealPar], 0.104 [SYNTCOMP2017-RealSeq], 0.12557 [SYNTCOMP2017-RealPar]
REF_SIZE : 180
STATUS : realizable
#.
