Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo --family="Arria 10" --part=10AX066K3F40E2SG
: veri_data_tx_fifo.fifo_0: Targeting device family: Arria 10.
: veri_data_tx_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: veri_data_tx_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: veri_data_tx_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: veri_data_tx_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: veri_data_tx_fifo: "Transforming system: veri_data_tx_fifo"
Info: veri_data_tx_fifo: "Naming system components in system: veri_data_tx_fifo"
Info: veri_data_tx_fifo: "Processing generation queue"
Info: veri_data_tx_fifo: "Generating: veri_data_tx_fifo"
Info: veri_data_tx_fifo: "Generating: veri_data_tx_fifo_fifo_181_7bpvcai"
Info: veri_data_tx_fifo: Done "veri_data_tx_fifo" with 2 modules, 3 files
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo.ip --output-directory=/home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo.ip --block-symbol-file --output-directory=/home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo --family="Arria 10" --part=10AX066K3F40E2SG
: veri_data_tx_fifo.fifo_0: Targeting device family: Arria 10.
: veri_data_tx_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: veri_data_tx_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: veri_data_tx_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: veri_data_tx_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/vcsmx_prj/cnn_fpga/a10_ip_test/ip/veri_data_tx_fifo/veri_data_tx_fifo --family="Arria 10" --part=10AX066K3F40E2SG
: veri_data_tx_fifo.fifo_0: Targeting device family: Arria 10.
: veri_data_tx_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: veri_data_tx_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: veri_data_tx_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: veri_data_tx_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: veri_data_tx_fifo: "Transforming system: veri_data_tx_fifo"
Info: veri_data_tx_fifo: "Naming system components in system: veri_data_tx_fifo"
Info: veri_data_tx_fifo: "Processing generation queue"
Info: veri_data_tx_fifo: "Generating: veri_data_tx_fifo"
Info: veri_data_tx_fifo: "Generating: veri_data_tx_fifo_fifo_181_7bpvcai"
Info: veri_data_tx_fifo: Done "veri_data_tx_fifo" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
