#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 17 14:21:24 2026
# Process ID: 3567071
# Current directory: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1
# Command line: vivado -log ulp_cmac_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_cmac_0_0.tcl
# Log file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/ulp_cmac_0_0.vds
# Journal file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/vivado.jou
# Running On: cse-es62-02.cse.chalmers.se, OS: Linux, CPU Frequency: 801.002 MHz, CPU Physical cores: 16, Host memory: 66844 MB
#-----------------------------------------------------------
source ulp_cmac_0_0.tcl -notrace
INFO: Dispatch client connection id - 40537
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_krnl_proj_split_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_cmac_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_networklayer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_cmac_0_0
Command: synth_design -top ulp_cmac_0_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3567276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3192.578 ; gain = 400.684 ; free physical = 11157 ; free virtual = 43125
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_RdCE', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper.v:681]
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_WrCE', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper.v:682]
INFO: [Synth 8-6157] synthesizing module 'ulp_cmac_0_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/synth/ulp_cmac_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_top_0.v:35]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_acc_kernel_tx_cdc_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/synth/cmac_bd_acc_kernel_tx_cdc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_30_axis_clock_converter' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_clock_converter_v1_1_vl_rfs.v:920]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_30_axisc_async_clock_converter' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_clock_converter_v1_1_vl_rfs.v:338]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1892]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2158]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_v1_1_30_axisc_async_clock_converter' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_clock_converter_v1_1_vl_rfs.v:338]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_v1_1_30_axis_clock_converter' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/hdl/axis_clock_converter_v1_1_vl_rfs.v:920]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_acc_kernel_tx_cdc_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_acc_kernel_tx_cdc_0/synth/cmac_bd_acc_kernel_tx_cdc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_sync_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd_cmac_sync_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:41]
INFO: [Synth 8-6157] synthesizing module 'rx_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/rx_sync.v:34]
INFO: [Synth 8-6155] done synthesizing module 'rx_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/rx_sync.v:34]
WARNING: [Synth 8-7071] port 'ctl_rx_enable' of module 'rx_sync' is unconnected for instance 'rx_sync_i' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:86]
WARNING: [Synth 8-7071] port 'ctl_rx_force_resync' of module 'rx_sync' is unconnected for instance 'rx_sync_i' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:86]
WARNING: [Synth 8-7071] port 'ctl_rx_test_pattern' of module 'rx_sync' is unconnected for instance 'rx_sync_i' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:86]
WARNING: [Synth 8-7071] port 'rx_busy_led' of module 'rx_sync' is unconnected for instance 'rx_sync_i' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:86]
WARNING: [Synth 8-7023] instance 'rx_sync_i' of module 'rx_sync' has 12 connections declared, but only 8 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:86]
INFO: [Synth 8-6157] synthesizing module 'cmac_0_axi4_lite_user_if' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_0_axi4_lite_user_if.v:32]
INFO: [Synth 8-6157] synthesizing module 'cmac_0_axi4_lite_rd_wr_if' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_0_axi4_lite_user_if.v:434]
INFO: [Synth 8-6155] done synthesizing module 'cmac_0_axi4_lite_rd_wr_if' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_0_axi4_lite_user_if.v:434]
INFO: [Synth 8-6155] done synthesizing module 'cmac_0_axi4_lite_user_if' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_0_axi4_lite_user_if.v:32]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_cdc_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:141]
INFO: [Synth 8-6157] synthesizing module 'HARD_SYNC' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:60851]
INFO: [Synth 8-6155] done synthesizing module 'HARD_SYNC' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:60851]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_cdc_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:141]
INFO: [Synth 8-6155] done synthesizing module 'cmac_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_sync.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_sync_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd_cmac_sync_0.v:53]
WARNING: [Synth 8-7071] port 'rx_gt_locked_led' of module 'cmac_bd_cmac_sync_0' is unconnected for instance 'cmac_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:245]
WARNING: [Synth 8-7071] port 'rx_aligned_led' of module 'cmac_bd_cmac_sync_0' is unconnected for instance 'cmac_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:245]
WARNING: [Synth 8-7071] port 'rx_done_led' of module 'cmac_bd_cmac_sync_0' is unconnected for instance 'cmac_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:245]
WARNING: [Synth 8-7071] port 'rx_data_fail_led' of module 'cmac_bd_cmac_sync_0' is unconnected for instance 'cmac_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:245]
WARNING: [Synth 8-7071] port 'rx_busy_led' of module 'cmac_bd_cmac_sync_0' is unconnected for instance 'cmac_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:245]
WARNING: [Synth 8-7071] port 'cmac_aligned_sync' of module 'cmac_bd_cmac_sync_0' is unconnected for instance 'cmac_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:245]
WARNING: [Synth 8-7023] instance 'cmac_sync' of module 'cmac_bd_cmac_sync_0' has 28 connections declared, but only 22 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:245]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_wrapper' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_cdc_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2636]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_cdc_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2636]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_syncer_reset' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2780]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_syncer_reset' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2780]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized3' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized4' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized4' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized5' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized5' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized6' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized6' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_syncer_pulse' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6595]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_syncer_level' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6485]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_syncer_level' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6485]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_syncer_pulse' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6595]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized7' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized7' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized8' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized8' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized9' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_cdc_sync_2stage__parameterized9' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6698]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized1' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized1' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized2' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized2' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized3' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized3' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized4' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pmtick_statsreg__parameterized4' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6406]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif.v:66]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif.v:66]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_tx_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2719]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_tx_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2719]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pipeline_sync_512bit' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pipeline_sync_512bit' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2679]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_pipeline_sync_64bit' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2669]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_pipeline_sync_64bit' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2669]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_64bit_pipeline_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2689]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_64bit_pipeline_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2689]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2699]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2699]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_16bit_pipeline_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2709]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_16bit_pipeline_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2709]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_64bit_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2741]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_64bit_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2741]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_32bit_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2754]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_32bit_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2754]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_16bit_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2767]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_rx_16bit_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:2767]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_fifo' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:531]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_fifo' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:531]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_corelogic' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:448]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_corelogic' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:448]
INFO: [Synth 8-226] default block is never used [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:263]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'CMACE4' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:3385]
INFO: [Synth 8-6155] done synthesizing module 'CMACE4' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:3385]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73823]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73823]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2127]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2127]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_ultrascale_tx_userclk' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_ultrascale_tx_userclk.v:59]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_ultrascale_tx_userclk' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_ultrascale_tx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_ultrascale_rx_userclk' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_ultrascale_rx_userclk.v:59]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_ultrascale_rx_userclk' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_ultrascale_rx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_gt' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtwizard_top' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtwizard_gtye4' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtye4_common_wrapper' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_17_gtye4_common' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:54832]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:54832]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_17_gtye4_common' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtye4_common_wrapper' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtye4_channel_wrapper' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_17_gtye4_channel' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:53671]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:53671]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_17_gtye4_channel' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtye4_channel_wrapper' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-226] default block is never used [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_17_bit_synchronizer' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_17_bit_synchronizer' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_17_reset_synchronizer' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_17_reset_synchronizer' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:162]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5b53/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtwizard_gtye4' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_gt_gtwizard_top' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_gt' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0_wrapper' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_usplus_v3_1_14/cmac_bd_cmac_uplus_0_0_wrapper.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_cmac_uplus_0_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0.v:52]
WARNING: [Synth 8-7071] port 'gt_rxrecclkout' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'gt_powergoodout' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'gt_ref_clk_out' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_axis_tuser' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_bip8_0' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_bip8_1' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_bip8_2' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_bip8_3' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_bip8_4' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_data_0' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_data_1' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_data_2' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_data_3' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_data_4' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_ena' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_lane0' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_otn_vlmarker' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'rx_preambleout' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_aligned_err' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bad_code' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bad_fcs' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bad_preamble' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bad_sfd' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_0' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_1' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_10' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_11' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_12' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_13' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_14' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_15' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_16' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_17' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_18' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_19' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_2' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_3' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_4' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_5' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_6' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_7' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_8' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_bip_err_9' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_block_lock' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_broadcast' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_fragment' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_0' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_1' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_10' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_11' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_12' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_13' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_14' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_15' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_16' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_17' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_18' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_19' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_2' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_3' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_4' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_5' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_6' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_7' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_8' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_9' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_0' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_1' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_10' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_11' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_12' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_13' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_14' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_15' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_16' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_17' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_18' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_19' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_2' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_3' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_4' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_5' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_6' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_7' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_8' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_framing_err_valid_9' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_got_signal_os' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_hi_ber' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_inrangeerr' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
WARNING: [Synth 8-7071] port 'stat_rx_internal_local_fault' of module 'cmac_bd_cmac_uplus_0_0' is unconnected for instance 'cmac_uplus_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'cmac_uplus_0' of module 'cmac_bd_cmac_uplus_0_0' has 257 connections declared, but only 59 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:268]
INFO: [Synth 8-638] synthesizing module 'cmac_bd_fifo_cmac_rx_cdc_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_rx_cdc_0/synth/cmac_bd_fifo_cmac_rx_cdc_0.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 64 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 13 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 13 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 4 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 4 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 577 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 9 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 511 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1018 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1018 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 509 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_9' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_tx_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38305' bound to instance 'U0' of component 'fifo_generator_v13_2_9' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_rx_cdc_0/synth/cmac_bd_fifo_cmac_rx_cdc_0.vhd:555]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized2' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized2' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized3' [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized3' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'cmac_bd_fifo_cmac_rx_cdc_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_rx_cdc_0/synth/cmac_bd_fifo_cmac_rx_cdc_0.vhd:77]
WARNING: [Synth 8-7023] instance 'fifo_cmac_rx_cdc' of module 'cmac_bd_fifo_cmac_rx_cdc_0' has 13 connections declared, but only 12 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:328]
INFO: [Synth 8-638] synthesizing module 'cmac_bd_fifo_cmac_tx_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_tx_0/synth/cmac_bd_fifo_cmac_tx_0.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 64 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 4 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 4 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 577 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 9 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 511 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 510 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_9' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_tx_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38305' bound to instance 'U0' of component 'fifo_generator_v13_2_9' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_tx_0/synth/cmac_bd_fifo_cmac_tx_0.vhd:552]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-256] done synthesizing module 'cmac_bd_fifo_cmac_tx_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_tx_0/synth/cmac_bd_fifo_cmac_tx_0.vhd:76]
INFO: [Synth 8-6155] done synthesizing module 'frame_padding' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/frame_padding.v:36]
INFO: [Synth 8-6155] done synthesizing module 'cmac_bd_frame_padding_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd_frame_padding_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'bd_e479_psr_aclk_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/bd_e479_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/bd_e479_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_2_cdc_sync' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_2_cdc_sync' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/lib_cdc_v1_0_2/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/proc_sys_reset_v5_0_14/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_e479_psr_aclk_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/bd_e479_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_e479_psr_aclk_0' has 10 connections declared, but only 6 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/bd_e479.v:1198]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_e479_s00tr_0' has 82 connections declared, but only 80 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/bd_e479.v:2567]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_e479_s01tr_0' has 82 connections declared, but only 80 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/bd_e479.v:3404]
WARNING: [Synth 8-7023] instance 'smartconnect' of module 'cmac_bd_smartconnect_0' has 59 connections declared, but only 57 given [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_bd.v:367]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element axi_read_data_reg was removed.  [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_0_axi4_lite_user_if.v:118]
WARNING: [Synth 8-6014] Unused sequential element init_tx_rx_pause_reg was removed.  [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/cmac_0_axi4_lite_user_if.v:128]
INFO: [Synth 8-3936] Found unconnected internal register 'Bus2IP_Addr_reg_reg' and it is trimmed from '32' to '16' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:402]
WARNING: [Synth 8-3848] Net prog_full in module/entity cmac_bd_cmac_uplus_0_0_fifo does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_lbus2axis_segmented_top.v:548]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1KDEMNV does not have driver. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/bd_e479.v:1177]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_3_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_7_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_7_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_7_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_7_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_7_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_7_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_15_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_15_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_15_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_15_fi_regulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_15_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_15_top__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_15_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_15_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_15_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_15_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_15_top__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3710.828 ; gain = 918.934 ; free physical = 9566 ; free virtual = 41542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3710.828 ; gain = 918.934 ; free physical = 9568 ; free virtual = 41544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3710.828 ; gain = 918.934 ; free physical = 9568 ; free virtual = 41544
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3710.828 ; gain = 0.000 ; free physical = 9541 ; free virtual = 41517
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00bn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00bn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00bn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00bn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/ooc.xdc:3]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_ooc.xdc] for cell 'inst/cmac_bd_0_i'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_ooc.xdc] for cell 'inst/cmac_bd_0_i'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_tx_0/cmac_bd_fifo_cmac_tx_0.xdc] for cell 'inst/cmac_bd_0_i/fifo_cmac_tx/U0'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_tx_0/cmac_bd_fifo_cmac_tx_0.xdc] for cell 'inst/cmac_bd_0_i/fifo_cmac_tx/U0'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_rx_cdc_0/cmac_bd_fifo_cmac_rx_cdc_0.xdc] for cell 'inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_rx_cdc_0/cmac_bd_fifo_cmac_rx_cdc_0.xdc] for cell 'inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt.xdc] for cell 'inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_bd_cmac_uplus_0_0_gt_i/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt.xdc] for cell 'inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_bd_cmac_uplus_0_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/ip_0/synth/cmac_bd_cmac_uplus_0_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0_board.xdc] for cell 'inst/cmac_bd_0_i/cmac_uplus_0/inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0_board.xdc] for cell 'inst/cmac_bd_0_i/cmac_uplus_0/inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc] for cell 'inst/cmac_bd_0_i/cmac_uplus_0/inst'
CRITICAL WARNING: [Constraints 18-1056] Clock 'gt_refclk0_p' completely overrides clock 'gt_ref_clk_clk_p'.
New: create_clock -period 6.206 [get_ports gt_refclk0_p], [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc:56]
Previous: create_clock -period 6.206 -name gt_ref_clk_clk_p [get_ports gt_refclk0_p], [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_ooc.xdc:11]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc] for cell 'inst/cmac_bd_0_i/cmac_uplus_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_psr_aclk_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_psr_aclk_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_wni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_wni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_wni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_bni_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_bni_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_bni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00wn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00wn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00wn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00wn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_1_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_1_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_1_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_1_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_1_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_1_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_1_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_1_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_1_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_1_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00arn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00arn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00rn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00rn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00awn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00awn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00wn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00wn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00bn_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00bn_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/smartconnect.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_synq_false_path.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_synq_false_path.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rinsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rinsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awinsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awinsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_winsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_winsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_binsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_binsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_aroutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_aroutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_routsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_routsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awoutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awoutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_woutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_woutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_boutsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_boutsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arni_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arni_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arni_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rni_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rni_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_rni_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awni_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awni_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_awni_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_wni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_wni_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_wni_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_wni_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_bni_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_bni_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_bni_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_bni_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_s00a2s_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_s00a2s_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arinsw_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_arinsw_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_s01a2s_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_s01a2s_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_1_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_1_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_1_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sarn_1_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_1_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_1_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_1_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_srn_1_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_1_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_1_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_1_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sawn_1_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_1_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_1_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_1_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_swn_1_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_1_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_1_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_1_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_sbn_1_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00s2a_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00s2a_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00arn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00arn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00arn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00arn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00rn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00rn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00rn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00rn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00awn_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_sc_aclk'. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00awn_0_ooc.xdc:50]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00awn_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/bd_e479_m00awn_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_rx_cdc_0/cmac_bd_fifo_cmac_rx_cdc_0_clocks.xdc] for cell 'inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_fifo_cmac_rx_cdc_0/cmac_bd_fifo_cmac_rx_cdc_0_clocks.xdc] for cell 'inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_cmac_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_cmac_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 66 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3906.426 ; gain = 0.000 ; free physical = 9269 ; free virtual = 41246
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3909.395 ; gain = 2.934 ; free physical = 9262 ; free virtual = 41242
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3909.395 ; gain = 1117.500 ; free physical = 9190 ; free virtual = 41169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3909.395 ; gain = 1117.500 ; free physical = 9190 ; free virtual = 41169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_axi4_lite_if_wrapper/i_cmac_bd_cmac_uplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/synth/cmac_bd_cmac_uplus_0_0.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_tx/U0. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc, line 38).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_bd_cmac_uplus_0_0_gt_i/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc, line 48).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/cmac_uplus_0/inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/dont_touch.xdc, line 60).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/cmac_uplus_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_bd_cmac_uplus_0_0_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_tx/U0/inst_fifo_gen/\reset_gen_cc.rstblk_cc /\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /inst_xpm_cdc_sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_rx_cdc/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/fifo_cmac_tx/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/acc_kernel_tx_cdc/inst/\gen_async_conv.axisc_async_clock_converter_0 /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_lbus2axis/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cmac_bd_0_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.395 ; gain = 1117.500 ; free physical = 9409 ; free virtual = 41389
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'rx_prestate_reg' in module 'rx_sync'
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'cmac_0_axi4_lite_rd_wr_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_user_prestate_reg' in module 'cmac_0_axi4_lite_user_if'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STATE_RX_IDLE |                              000 |                             0000
         STATE_GT_LOCKED |                              001 |                             0001
   STATE_WAIT_RX_ALIGNED |                              010 |                             0010
 STATE_PKT_TRANSFER_INIT |                              011 |                             0011
    STATE_LBUS_RX_ENABLE |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_prestate_reg' using encoding 'sequential' in module 'rx_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                               00 |                              000
              READ_STATE |                               01 |                              010
             WRITE_STATE |                               10 |                              001
               ACK_STATE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'sequential' in module 'cmac_0_axi4_lite_rd_wr_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_AXI_IDLE |                              000 |                             0000
         STATE_GT_LOCKED |                              001 |                             0001
   STATE_INIT_RX_ALIGNED |                              010 |                             0010
   STATE_WAIT_RX_ALIGNED |                              011 |                             0011
         STATE_AXI_RD_WR |                              100 |                             0100
 STATE_INVALID_AXI_RD_WR |                              101 |                             0111
 STATE_INIT_PKT_TRANSFER |                              110 |                             0101
         STATE_TEST_WAIT |                              111 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_user_prestate_reg' using encoding 'sequential' in module 'cmac_0_axi4_lite_user_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_17_gtwiz_reset'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3909.395 ; gain = 1117.500 ; free physical = 9348 ; free virtual = 41335
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4' (cmac_bd_cmac_uplus_0_0_rx_32bit_sync) to 'inst/cmac_bd_0_i/cmac_uplus_0/inst/i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data9'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_65_127_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_256_511_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_64_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_256_511_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_128_255_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_256_511_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_256_511_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_total_good_packets_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_total_good_packets_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_frame_error_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_total_packets_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_frame_error_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_frame_error_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1519_1522_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_512_1023_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1519_1522_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_19_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_18_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_18_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_16_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_17_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_16_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_16_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_14_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_15_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_14_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_14_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_12_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_13_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_12_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_12_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_10_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_11_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_10_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_10_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_8_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_9_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_8_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_8_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_4_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1024_1518_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1519_1522_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1519_1522_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1549_2047_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_5_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_4_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_4_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_1_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1523_1548_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1549_2047_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_1549_2047_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_4096_8191_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_2048_4095_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_4096_8191_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_4096_8191_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_small_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_small_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_large_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_large_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_packet_8192_9215_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_0_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_1_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_1_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_3_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_2_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_3_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_6_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_3_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_5_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_3_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_4_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bip_err_3_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-4471] merging register 'i_cmac_bd_cmac_uplus_0_0_pmtick_tx_clk_syncer/pulsein_d1_reg' into 'i_cmac_bd_cmac_uplus_0_0_pmtick_tx_usrclk2_syncer/pulsein_d1_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6664]
INFO: [Synth 8-4471] merging register 'i_cmac_bd_cmac_uplus_0_0_pmtick_rx_clk_syncer/pulsein_d1_reg' into 'i_cmac_bd_cmac_uplus_0_0_pmtick_tx_usrclk2_syncer/pulsein_d1_reg' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axi4_lite_reg_map.v:6664]
INFO: [Synth 8-5546] ROM "RESET_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_BIP_OVERRIDE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GT_LOOPBACK_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "USER_REG0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_INDICATION_CORRECTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_ENABLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_WrError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_RdError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_TX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_STATUS_REG1_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_BLOCK_LOCK_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_LEN_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_REPEAT_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_RSFEC_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RESET_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_BIP_OVERRIDE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CONFIGURATION_RX_FLOW_CONTROL_CONTROL_REG2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GT_LOOPBACK_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "USER_REG0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_INDICATION_CORRECTION" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RSFEC_CONFIG_ENABLE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_WrError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IP2Bus_RdError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_TX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_STATUS_REG1_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_BLOCK_LOCK_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_SYNC_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_LEN_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_LANE_AM_REPEAT_ERR_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STAT_RX_RSFEC_STATUS_REG_clear_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_cmac_bd_cmac_uplus_0_0_stat_cycle_count_accumulator/pulsein_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_rsfec_err_count3_inc_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_rsfec_err_count1_inc_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_rsfec_err_count2_inc_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_rsfec_err_count1_inc_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_rsfec_err_count1_inc_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_stomped_fcs_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_rsfec_err_count0_inc_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_stomped_fcs_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_stomped_fcs_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_fragment_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bad_fcs_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_fragment_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_fragment_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_packet_small_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_undersize_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_packet_small_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_packet_small_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_total_packets_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_total_good_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_total_packets_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_total_packets_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_1_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_0_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_1_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_1_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_3_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_2_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_3_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_3_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_7_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_6_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_7_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_rx_framing_err_7_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_rx_bad_code_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_cmac_bd_cmac_uplus_0_0_stat_tx_total_bytes_accumulator/PM_tick_d1_reg' (FDR) to 'i_cmac_bd_cmac_uplus_0_0_stat_tx_total_good_bytes_accumulator/PM_tick_d1_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CORE_MODE_REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORE_MODE_REG_reg[1] )
INFO: [Synth 8-5544] ROM "onehot2thermo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_sop_reg[2:2]' into 'i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-4471] merging register 'i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_sop_reg[3:3]' into 'i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/tkeep_to_mty2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_pipeline_sync_serdes_data4/data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_tx_sync/data_out_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cmac_bd_cmac_uplus_0_0_rx_32bit_sync_serdes_data4/data_in_d1_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg' and it is trimmed from '33' to '3' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_exit_v1_0_vl_rfs.sv:4184]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '47' to '17' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_exit_v1_0_vl_rfs.sv:4113]
INFO: [Synth 8-4471] merging register 'gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[0:0]' into 'gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[0:0]' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_transaction_regulator_v1_0_vl_rfs.sv:218]
INFO: [Synth 8-4471] merging register 'gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[0:0]' into 'gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[0:0]' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_transaction_regulator_v1_0_vl_rfs.sv:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '141' to '123' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_node_v1_0_vl_rfs.sv:617]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '141' to '123' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_node_v1_0_vl_rfs.sv:617]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '28' to '12' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_node_v1_0_vl_rfs.sv:617]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '74' to '58' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_node_v1_0_vl_rfs.sv:617]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '72' to '55' bits. [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/f56d/src/smartconnect_v1_0/sc_node_v1_0_vl_rfs.sv:617]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'smartconnect/inst/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'smartconnect/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'fifo_cmac_rx_cdc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[0]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[1]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[2]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[3]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[4]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[5]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[6]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[7]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[8]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[9]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[10]' (FDRE) to 'cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_addr_valid_reg )
INFO: [Synth 8-3886] merging instance 'smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.r_cnt_reg[3]' (FDRE) to 'smartconnect/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.r_cnt_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_wr_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_wr_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__6/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__6/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__6/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__6/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/axi_rd_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/s01_entry_pipeline/s01_mmu/inst /\gen_endpoint.w_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__3/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__3/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__3/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__3/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/s01_entry_pipeline/s01_mmu/inst /\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_aw_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.b_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/i_cmac_0_axi4_lite_rd_wr_if/usr_araddr_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/i_cmac_0_axi4_lite_rd_wr_if/axi_arvalid_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/i_cmac_0_axi4_lite_rd_wr_if/axi_awaddr_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/s01_entry_pipeline/s01_mmu/inst /\gen_endpoint.r_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[96] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/m00_exit_pipeline/m00_exit/inst /\exit_inst/s_sbnd_ruser[sc_route]0[-1111111111] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/m00_exit_pipeline/m00_exit/inst /\exit_inst/s_sbnd_ruser[sc_route]0[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smartconnect/inst/switchboards/i_nodes/i_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/i_cmac_0_axi4_lite_rd_wr_if/usr_rdack_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmac_sync/inst/cmac_0_axi4_lite_user_if_i/i_cmac_0_axi4_lite_rd_wr_if/axi_rready_r_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 3937.328 ; gain = 1145.434 ; free physical = 12429 ; free virtual = 44426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 4523.000 ; gain = 1731.105 ; free physical = 10529 ; free virtual = 42526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized0.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 4622.367 ; gain = 1830.473 ; free physical = 9533 ; free virtual = 41535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].axis_tready_i_reg ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].axis_tready_i_reg ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].axis_tready_i_reg ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[55] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[55] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[55] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[54] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[54] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[54] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[53] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[53] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[53] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[52] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[52] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[52] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[51] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[51] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[51] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[50] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[50] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[50] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[49] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[49] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[49] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[48] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[48] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[48] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[47] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[47] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[47] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[46] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[46] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[46] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[45] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[45] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[45] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[44] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[44] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[44] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[43] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[43] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[43] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[42] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[42] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[42] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[41] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[41] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[41] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[40] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[40] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[40] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[39] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[39] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[39] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[38] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[38] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[38] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[37] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[37] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[37] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[36] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[36] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[36] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[35] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[35] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[35] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[34] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[34] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[34] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[33] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[33] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[33] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[32] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[32] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[32] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[31] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[31] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[31] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[30] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[30] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[30] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[29] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[29] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[29] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[28] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[28] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[28] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[27] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[27] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[27] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[26] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[26] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[26] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[25] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[25] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[25] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[24] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[24] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[24] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[23] ) from module (cmac_bd_cmac_uplus_0_0_wrapper__GC0) as it is equivalent to (\i_cmac_bd_cmac_uplus_0_0_axis2lbus/i_cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] ) and driving same net [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_cmac_0_0/src/cmac_bd_cmac_uplus_0_0/cmac_bd_cmac_uplus_0_0/example_design/cmac_bd_cmac_uplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:27 . Memory (MB): peak = 4634.293 ; gain = 1842.398 ; free physical = 8718 ; free virtual = 40735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 4662.223 ; gain = 1870.328 ; free physical = 8796 ; free virtual = 40813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 4662.223 ; gain = 1870.328 ; free physical = 8795 ; free virtual = 40812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:34 . Memory (MB): peak = 4662.223 ; gain = 1870.328 ; free physical = 8710 ; free virtual = 40735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:34 . Memory (MB): peak = 4662.223 ; gain = 1870.328 ; free physical = 8710 ; free virtual = 40735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 4662.223 ; gain = 1870.328 ; free physical = 8707 ; free virtual = 40732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 4662.223 ; gain = 1870.328 ; free physical = 8708 ; free virtual = 40732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     3|
|2     |CARRY8        |  1100|
|3     |CMACE4        |     1|
|4     |GTYE4_CHANNEL |     4|
|5     |GTYE4_COMMON  |     1|
|6     |HARD_SYNC     |     2|
|7     |IBUFDS_GTE4   |     1|
|8     |LUT1          |   261|
|9     |LUT2          |  6233|
|10    |LUT3          |   538|
|11    |LUT4          |  1776|
|12    |LUT5          |   848|
|13    |LUT6          |  2076|
|14    |MUXCY         |    45|
|15    |MUXF7         |   572|
|16    |MUXF8         |   172|
|17    |RAM16X1D      |     2|
|18    |RAM32M        |     1|
|19    |RAM32M16      |    81|
|20    |RAMB18E2      |     2|
|22    |RAMB36E2      |    16|
|24    |SRL16         |     1|
|25    |SRL16E        |     6|
|26    |FDCE          |   180|
|27    |FDPE          |    43|
|28    |FDR           |     4|
|29    |FDRE          | 29848|
|30    |FDSE          |  2756|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 4662.223 ; gain = 1870.328 ; free physical = 8707 ; free virtual = 40732
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 424 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 4666.133 ; gain = 1675.672 ; free physical = 11798 ; free virtual = 43822
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 4666.133 ; gain = 1874.238 ; free physical = 11823 ; free virtual = 43823
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4666.133 ; gain = 0.000 ; free physical = 11826 ; free virtual = 43826
INFO: [Netlist 29-17] Analyzing 1978 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/cmac_bd_0_i/cmac_uplus_0/inst/BUFG_GT_SYNC for BUFG_GT inst/cmac_bd_0_i/cmac_uplus_0/inst/BUFG_GT_GTREFCLK_INST
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_bd_cmac_uplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_bd_cmac_uplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_bd_cmac_uplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_bd_cmac_uplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/cmac_bd_0_i/cmac_uplus_0/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4800.098 ; gain = 0.000 ; free physical = 11819 ; free virtual = 43819
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  (CARRY4) => CARRY8: 9 instances
  FDR => FDRE: 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 81 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: d4c6656
INFO: [Common 17-83] Releasing license: Synthesis
734 Infos, 274 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:44 . Memory (MB): peak = 4800.133 ; gain = 3361.895 ; free physical = 11820 ; free virtual = 43820
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7162.265; main = 3974.681; forked = 3384.423
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9537.320; main = 4800.102; forked = 4875.094
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4800.133 ; gain = 0.000 ; free physical = 12034 ; free virtual = 44049
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/ulp_cmac_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 750 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4800.133 ; gain = 0.000 ; free physical = 14426 ; free virtual = 46487
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/ulp_cmac_0_0_synth_1/ulp_cmac_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_cmac_0_0_utilization_synth.rpt -pb ulp_cmac_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 14:23:24 2026...
