
*** Running vivado
    with args -log procesador.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source procesador.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source procesador.tcl -notrace
Command: synth_design -top procesador -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18692 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 361.605 ; gain = 100.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'procesador' [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:1]
INFO: [Synth 8-6157] synthesizing module 'stateMachine' [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/stateMachine.v:23]
WARNING: [Synth 8-3848] Net Sum in module/entity stateMachine does not have driver. [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/stateMachine.v:27]
INFO: [Synth 8-6155] done synthesizing module 'stateMachine' (1#1) [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/stateMachine.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:10]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/Memory.v:1]
INFO: [Synth 8-3876] $readmem data file 'memory_prueba_b.mem' is read successfully [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/Memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/Memory.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (2) of module 'Memory' [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:10]
WARNING: [Synth 8-689] width (4) of port connection 'b' does not match port width (2) of module 'Memory' [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:10]
WARNING: [Synth 8-689] width (4) of port connection 'c' does not match port width (2) of module 'Memory' [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:10]
WARNING: [Synth 8-689] width (4) of port connection 'd' does not match port width (2) of module 'Memory' [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:10]
WARNING: [Synth 8-350] instance 'mem' of module 'Memory' requires 10 connections, but only 4 given [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:10]
WARNING: [Synth 8-3848] Net y in module/entity procesador does not have driver. [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:8]
INFO: [Synth 8-6155] done synthesizing module 'procesador' (3#1) [C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.srcs/sources_1/new/procesador.v:1]
WARNING: [Synth 8-3331] design Memory has unconnected port a[1]
WARNING: [Synth 8-3331] design Memory has unconnected port b[1]
WARNING: [Synth 8-3331] design Memory has unconnected port c[1]
WARNING: [Synth 8-3331] design Memory has unconnected port address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port address[12]
WARNING: [Synth 8-3331] design Memory has unconnected port address[11]
WARNING: [Synth 8-3331] design Memory has unconnected port address[10]
WARNING: [Synth 8-3331] design Memory has unconnected port address[9]
WARNING: [Synth 8-3331] design Memory has unconnected port address[8]
WARNING: [Synth 8-3331] design Memory has unconnected port address[7]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[15]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[14]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[13]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[12]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[11]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[10]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[9]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[8]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[7]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[6]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[5]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[4]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[3]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[2]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[1]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sum[0]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[15]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[14]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[13]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[12]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[11]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[10]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[9]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[8]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[7]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[6]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[5]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[4]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[3]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[2]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[1]
WARNING: [Synth 8-3331] design stateMachine has unconnected port A[0]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[15]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[14]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[13]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[12]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[11]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[10]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[9]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[8]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[7]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[6]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[5]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[4]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[3]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[2]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[1]
WARNING: [Synth 8-3331] design stateMachine has unconnected port B[0]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sel[3]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sel[2]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sel[1]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Sel[0]
WARNING: [Synth 8-3331] design procesador has unconnected port Sel[3]
WARNING: [Synth 8-3331] design procesador has unconnected port Sel[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 417.453 ; gain = 156.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 417.453 ; gain = 156.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 417.453 ; gain = 156.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 417.453 ; gain = 156.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[15]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[14]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[13]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[12]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[11]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[10]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[9]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[8]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[7]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[6]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[5]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[4]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[3]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[2]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[1]
WARNING: [Synth 8-3331] design procesador has unconnected port Sum[0]
WARNING: [Synth 8-3331] design procesador has unconnected port A[15]
WARNING: [Synth 8-3331] design procesador has unconnected port A[14]
WARNING: [Synth 8-3331] design procesador has unconnected port A[13]
WARNING: [Synth 8-3331] design procesador has unconnected port A[12]
WARNING: [Synth 8-3331] design procesador has unconnected port A[11]
WARNING: [Synth 8-3331] design procesador has unconnected port A[10]
WARNING: [Synth 8-3331] design procesador has unconnected port A[9]
WARNING: [Synth 8-3331] design procesador has unconnected port A[8]
WARNING: [Synth 8-3331] design procesador has unconnected port A[7]
WARNING: [Synth 8-3331] design procesador has unconnected port A[6]
WARNING: [Synth 8-3331] design procesador has unconnected port A[5]
WARNING: [Synth 8-3331] design procesador has unconnected port A[4]
WARNING: [Synth 8-3331] design procesador has unconnected port A[3]
WARNING: [Synth 8-3331] design procesador has unconnected port A[2]
WARNING: [Synth 8-3331] design procesador has unconnected port A[1]
WARNING: [Synth 8-3331] design procesador has unconnected port A[0]
WARNING: [Synth 8-3331] design procesador has unconnected port B[15]
WARNING: [Synth 8-3331] design procesador has unconnected port B[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element mem/memory_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 531.664 ; gain = 270.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 531.664 ; gain = 270.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 125 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 540.336 ; gain = 279.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 650.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 650.824 ; gain = 400.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 650.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rey Messon/Desktop/procesador_mips/project_25/project_25.runs/synth_1/procesador.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file procesador_utilization_synth.rpt -pb procesador_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 20:03:39 2020...
