#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26abca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26abe30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x26b7300 .functor NOT 1, L_0x26e1e60, C4<0>, C4<0>, C4<0>;
L_0x26e1bc0 .functor XOR 1, L_0x26e1a60, L_0x26e1b20, C4<0>, C4<0>;
L_0x26e1d50 .functor XOR 1, L_0x26e1bc0, L_0x26e1c80, C4<0>, C4<0>;
v0x26ddd50_0 .net *"_ivl_10", 0 0, L_0x26e1c80;  1 drivers
v0x26dde50_0 .net *"_ivl_12", 0 0, L_0x26e1d50;  1 drivers
v0x26ddf30_0 .net *"_ivl_2", 0 0, L_0x26dfc80;  1 drivers
v0x26ddff0_0 .net *"_ivl_4", 0 0, L_0x26e1a60;  1 drivers
v0x26de0d0_0 .net *"_ivl_6", 0 0, L_0x26e1b20;  1 drivers
v0x26de200_0 .net *"_ivl_8", 0 0, L_0x26e1bc0;  1 drivers
v0x26de2e0_0 .net "a", 0 0, v0x26dab30_0;  1 drivers
v0x26de380_0 .net "b", 0 0, v0x26dabd0_0;  1 drivers
v0x26de420_0 .net "c", 0 0, v0x26dac70_0;  1 drivers
v0x26de4c0_0 .var "clk", 0 0;
v0x26de560_0 .net "d", 0 0, v0x26dadb0_0;  1 drivers
v0x26de600_0 .net "q_dut", 0 0, L_0x26e17c0;  1 drivers
v0x26de6a0_0 .net "q_ref", 0 0, L_0x26b7370;  1 drivers
v0x26de740_0 .var/2u "stats1", 159 0;
v0x26de7e0_0 .var/2u "strobe", 0 0;
v0x26de880_0 .net "tb_match", 0 0, L_0x26e1e60;  1 drivers
v0x26de940_0 .net "tb_mismatch", 0 0, L_0x26b7300;  1 drivers
v0x26dea00_0 .net "wavedrom_enable", 0 0, v0x26daea0_0;  1 drivers
v0x26deaa0_0 .net "wavedrom_title", 511 0, v0x26daf40_0;  1 drivers
L_0x26dfc80 .concat [ 1 0 0 0], L_0x26b7370;
L_0x26e1a60 .concat [ 1 0 0 0], L_0x26b7370;
L_0x26e1b20 .concat [ 1 0 0 0], L_0x26e17c0;
L_0x26e1c80 .concat [ 1 0 0 0], L_0x26b7370;
L_0x26e1e60 .cmp/eeq 1, L_0x26dfc80, L_0x26e1d50;
S_0x26abfc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x26abe30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2697ea0 .functor OR 1, v0x26dab30_0, v0x26dabd0_0, C4<0>, C4<0>;
L_0x26ac720 .functor OR 1, v0x26dac70_0, v0x26dadb0_0, C4<0>, C4<0>;
L_0x26b7370 .functor AND 1, L_0x2697ea0, L_0x26ac720, C4<1>, C4<1>;
v0x26b7570_0 .net *"_ivl_0", 0 0, L_0x2697ea0;  1 drivers
v0x26b7610_0 .net *"_ivl_2", 0 0, L_0x26ac720;  1 drivers
v0x2697ff0_0 .net "a", 0 0, v0x26dab30_0;  alias, 1 drivers
v0x2698090_0 .net "b", 0 0, v0x26dabd0_0;  alias, 1 drivers
v0x26d9fb0_0 .net "c", 0 0, v0x26dac70_0;  alias, 1 drivers
v0x26da0c0_0 .net "d", 0 0, v0x26dadb0_0;  alias, 1 drivers
v0x26da180_0 .net "q", 0 0, L_0x26b7370;  alias, 1 drivers
S_0x26da2e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x26abe30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x26dab30_0 .var "a", 0 0;
v0x26dabd0_0 .var "b", 0 0;
v0x26dac70_0 .var "c", 0 0;
v0x26dad10_0 .net "clk", 0 0, v0x26de4c0_0;  1 drivers
v0x26dadb0_0 .var "d", 0 0;
v0x26daea0_0 .var "wavedrom_enable", 0 0;
v0x26daf40_0 .var "wavedrom_title", 511 0;
E_0x26a6bb0/0 .event negedge, v0x26dad10_0;
E_0x26a6bb0/1 .event posedge, v0x26dad10_0;
E_0x26a6bb0 .event/or E_0x26a6bb0/0, E_0x26a6bb0/1;
E_0x26a6e00 .event posedge, v0x26dad10_0;
E_0x26909f0 .event negedge, v0x26dad10_0;
S_0x26da630 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x26da2e0;
 .timescale -12 -12;
v0x26da830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26da930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x26da2e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26db0a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x26abe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x26dedd0 .functor NOT 1, v0x26dab30_0, C4<0>, C4<0>, C4<0>;
L_0x26dee60 .functor NOT 1, v0x26dabd0_0, C4<0>, C4<0>, C4<0>;
L_0x26deef0 .functor AND 1, L_0x26dedd0, L_0x26dee60, C4<1>, C4<1>;
L_0x26def60 .functor NOT 1, v0x26dac70_0, C4<0>, C4<0>, C4<0>;
L_0x26df000 .functor AND 1, L_0x26deef0, L_0x26def60, C4<1>, C4<1>;
L_0x26df110 .functor AND 1, L_0x26df000, v0x26dadb0_0, C4<1>, C4<1>;
L_0x26df210 .functor NOT 1, v0x26dab30_0, C4<0>, C4<0>, C4<0>;
L_0x26df280 .functor AND 1, L_0x26df210, v0x26dabd0_0, C4<1>, C4<1>;
L_0x26df390 .functor NOT 1, v0x26dac70_0, C4<0>, C4<0>, C4<0>;
L_0x26df400 .functor AND 1, L_0x26df280, L_0x26df390, C4<1>, C4<1>;
L_0x26df570 .functor NOT 1, v0x26dadb0_0, C4<0>, C4<0>, C4<0>;
L_0x26df5e0 .functor AND 1, L_0x26df400, L_0x26df570, C4<1>, C4<1>;
L_0x26df710 .functor OR 1, L_0x26df110, L_0x26df5e0, C4<0>, C4<0>;
L_0x26df820 .functor NOT 1, v0x26dab30_0, C4<0>, C4<0>, C4<0>;
L_0x26df6a0 .functor AND 1, L_0x26df820, v0x26dabd0_0, C4<1>, C4<1>;
L_0x26df960 .functor AND 1, L_0x26df6a0, v0x26dac70_0, C4<1>, C4<1>;
L_0x26dfab0 .functor AND 1, L_0x26df960, v0x26dadb0_0, C4<1>, C4<1>;
L_0x26dfb70 .functor OR 1, L_0x26df710, L_0x26dfab0, C4<0>, C4<0>;
L_0x26dfd20 .functor NOT 1, v0x26dabd0_0, C4<0>, C4<0>, C4<0>;
L_0x26dfea0 .functor AND 1, v0x26dab30_0, L_0x26dfd20, C4<1>, C4<1>;
L_0x26e0120 .functor NOT 1, v0x26dac70_0, C4<0>, C4<0>, C4<0>;
L_0x26e02a0 .functor AND 1, L_0x26dfea0, L_0x26e0120, C4<1>, C4<1>;
L_0x26e0470 .functor AND 1, L_0x26e02a0, v0x26dadb0_0, C4<1>, C4<1>;
L_0x26e0640 .functor OR 1, L_0x26dfb70, L_0x26e0470, C4<0>, C4<0>;
L_0x26e0820 .functor AND 1, v0x26dab30_0, v0x26dabd0_0, C4<1>, C4<1>;
L_0x26e0890 .functor NOT 1, v0x26dac70_0, C4<0>, C4<0>, C4<0>;
L_0x26e09e0 .functor AND 1, L_0x26e0820, L_0x26e0890, C4<1>, C4<1>;
L_0x26e0af0 .functor AND 1, L_0x26e09e0, v0x26dadb0_0, C4<1>, C4<1>;
L_0x26e0ca0 .functor OR 1, L_0x26e0640, L_0x26e0af0, C4<0>, C4<0>;
L_0x26e0db0 .functor AND 1, v0x26dab30_0, v0x26dabd0_0, C4<1>, C4<1>;
L_0x26e0f20 .functor AND 1, L_0x26e0db0, v0x26dac70_0, C4<1>, C4<1>;
L_0x26e0fe0 .functor NOT 1, v0x26dadb0_0, C4<0>, C4<0>, C4<0>;
L_0x26e1160 .functor AND 1, L_0x26e0f20, L_0x26e0fe0, C4<1>, C4<1>;
L_0x26e1270 .functor OR 1, L_0x26e0ca0, L_0x26e1160, C4<0>, C4<0>;
L_0x26e14a0 .functor AND 1, v0x26dab30_0, v0x26dabd0_0, C4<1>, C4<1>;
L_0x26e1510 .functor AND 1, L_0x26e14a0, v0x26dac70_0, C4<1>, C4<1>;
L_0x26e1700 .functor AND 1, L_0x26e1510, v0x26dadb0_0, C4<1>, C4<1>;
L_0x26e17c0 .functor OR 1, L_0x26e1270, L_0x26e1700, C4<0>, C4<0>;
v0x26db390_0 .net *"_ivl_0", 0 0, L_0x26dedd0;  1 drivers
v0x26db470_0 .net *"_ivl_10", 0 0, L_0x26df110;  1 drivers
v0x26db550_0 .net *"_ivl_12", 0 0, L_0x26df210;  1 drivers
v0x26db640_0 .net *"_ivl_14", 0 0, L_0x26df280;  1 drivers
v0x26db720_0 .net *"_ivl_16", 0 0, L_0x26df390;  1 drivers
v0x26db850_0 .net *"_ivl_18", 0 0, L_0x26df400;  1 drivers
v0x26db930_0 .net *"_ivl_2", 0 0, L_0x26dee60;  1 drivers
v0x26dba10_0 .net *"_ivl_20", 0 0, L_0x26df570;  1 drivers
v0x26dbaf0_0 .net *"_ivl_22", 0 0, L_0x26df5e0;  1 drivers
v0x26dbbd0_0 .net *"_ivl_24", 0 0, L_0x26df710;  1 drivers
v0x26dbcb0_0 .net *"_ivl_26", 0 0, L_0x26df820;  1 drivers
v0x26dbd90_0 .net *"_ivl_28", 0 0, L_0x26df6a0;  1 drivers
v0x26dbe70_0 .net *"_ivl_30", 0 0, L_0x26df960;  1 drivers
v0x26dbf50_0 .net *"_ivl_32", 0 0, L_0x26dfab0;  1 drivers
v0x26dc030_0 .net *"_ivl_34", 0 0, L_0x26dfb70;  1 drivers
v0x26dc110_0 .net *"_ivl_36", 0 0, L_0x26dfd20;  1 drivers
v0x26dc1f0_0 .net *"_ivl_38", 0 0, L_0x26dfea0;  1 drivers
v0x26dc2d0_0 .net *"_ivl_4", 0 0, L_0x26deef0;  1 drivers
v0x26dc3b0_0 .net *"_ivl_40", 0 0, L_0x26e0120;  1 drivers
v0x26dc490_0 .net *"_ivl_42", 0 0, L_0x26e02a0;  1 drivers
v0x26dc570_0 .net *"_ivl_44", 0 0, L_0x26e0470;  1 drivers
v0x26dc650_0 .net *"_ivl_46", 0 0, L_0x26e0640;  1 drivers
v0x26dc730_0 .net *"_ivl_48", 0 0, L_0x26e0820;  1 drivers
v0x26dc810_0 .net *"_ivl_50", 0 0, L_0x26e0890;  1 drivers
v0x26dc8f0_0 .net *"_ivl_52", 0 0, L_0x26e09e0;  1 drivers
v0x26dc9d0_0 .net *"_ivl_54", 0 0, L_0x26e0af0;  1 drivers
v0x26dcab0_0 .net *"_ivl_56", 0 0, L_0x26e0ca0;  1 drivers
v0x26dcb90_0 .net *"_ivl_58", 0 0, L_0x26e0db0;  1 drivers
v0x26dcc70_0 .net *"_ivl_6", 0 0, L_0x26def60;  1 drivers
v0x26dcd50_0 .net *"_ivl_60", 0 0, L_0x26e0f20;  1 drivers
v0x26dce30_0 .net *"_ivl_62", 0 0, L_0x26e0fe0;  1 drivers
v0x26dcf10_0 .net *"_ivl_64", 0 0, L_0x26e1160;  1 drivers
v0x26dcff0_0 .net *"_ivl_66", 0 0, L_0x26e1270;  1 drivers
v0x26dd2e0_0 .net *"_ivl_68", 0 0, L_0x26e14a0;  1 drivers
v0x26dd3c0_0 .net *"_ivl_70", 0 0, L_0x26e1510;  1 drivers
v0x26dd4a0_0 .net *"_ivl_72", 0 0, L_0x26e1700;  1 drivers
v0x26dd580_0 .net *"_ivl_8", 0 0, L_0x26df000;  1 drivers
v0x26dd660_0 .net "a", 0 0, v0x26dab30_0;  alias, 1 drivers
v0x26dd700_0 .net "b", 0 0, v0x26dabd0_0;  alias, 1 drivers
v0x26dd7f0_0 .net "c", 0 0, v0x26dac70_0;  alias, 1 drivers
v0x26dd8e0_0 .net "d", 0 0, v0x26dadb0_0;  alias, 1 drivers
v0x26dd9d0_0 .net "q", 0 0, L_0x26e17c0;  alias, 1 drivers
S_0x26ddb30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x26abe30;
 .timescale -12 -12;
E_0x26a6950 .event anyedge, v0x26de7e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26de7e0_0;
    %nor/r;
    %assign/vec4 v0x26de7e0_0, 0;
    %wait E_0x26a6950;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26da2e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26dadb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dac70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dabd0_0, 0;
    %assign/vec4 v0x26dab30_0, 0;
    %wait E_0x26909f0;
    %wait E_0x26a6e00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26dadb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dac70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dabd0_0, 0;
    %assign/vec4 v0x26dab30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26a6bb0;
    %load/vec4 v0x26dab30_0;
    %load/vec4 v0x26dabd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26dac70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26dadb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26dadb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dac70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dabd0_0, 0;
    %assign/vec4 v0x26dab30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26da930;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26a6bb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x26dadb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dac70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26dabd0_0, 0;
    %assign/vec4 v0x26dab30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26abe30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26de4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26de7e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26abe30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26de4c0_0;
    %inv;
    %store/vec4 v0x26de4c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26abe30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26dad10_0, v0x26de940_0, v0x26de2e0_0, v0x26de380_0, v0x26de420_0, v0x26de560_0, v0x26de6a0_0, v0x26de600_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26abe30;
T_7 ;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26de740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26abe30;
T_8 ;
    %wait E_0x26a6bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26de740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de740_0, 4, 32;
    %load/vec4 v0x26de880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de740_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26de740_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de740_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26de6a0_0;
    %load/vec4 v0x26de6a0_0;
    %load/vec4 v0x26de600_0;
    %xor;
    %load/vec4 v0x26de6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de740_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26de740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de740_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/circuit3/iter1/response0/top_module.sv";
