<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1797, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   680, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   580, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   517, user inline pragmas are applied</column>
            <column name="">(4) simplification,   517, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1062, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   808, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   832, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   825, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   899, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   886, loop and instruction simplification</column>
            <column name="">(2) parallelization,   886, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   886, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   886, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   947, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1055, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_3mm" col1="__merlinkernel_kernel_3mm.c:231" col2="1797" col3="517" col4="899" col5="886" col6="1055">
                    <row id="11" col0="merlin_memcpy_0" col1="__merlinkernel_kernel_3mm.c:22" col2="47" col3="16" col4="58" col5="59" col6="63"/>
                    <row id="2" col0="merlin_memcpy_1" col1="__merlinkernel_kernel_3mm.c:41" col2="47" col3="16" col4="58" col5="59" col6="63"/>
                    <row id="12" col0="merlin_memcpy_2" col1="__merlinkernel_kernel_3mm.c:60" col2="29" col3="13" col4="14" col5="14" col6="28"/>
                    <row id="9" col0="merlin_memcpy_3" col1="__merlinkernel_kernel_3mm.c:79" col2="29" col3="13" col4="14" col5="14" col6="32"/>
                    <row id="1" col0="merlin_memcpy_4" col1="__merlinkernel_kernel_3mm.c:98" col2="47" col3="16" col4="58" col5="59" col6="63"/>
                    <row id="13" col0="memcpy_wide_bus_read_float_4d_5_35_6_64" col1="mars_wide_bus_4d.h:2010" col2="942" col3="" col4="" col5="" col6="">
                        <row id="10" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="468" col2_disp=" 468 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="7" col0="merlin_memcpy_5" col1="__merlinkernel_kernel_3mm.c:117" col2="29" col3="13" col4="14" col5="14" col6="28"/>
                    <row id="6" col0="merlin_memcpy_6" col1="__merlinkernel_kernel_3mm.c:136" col2="29" col3="13" col4="14" col5="14" col6="32"/>
                    <row id="3" col0="merlin_memcpy_7" col1="__merlinkernel_kernel_3mm.c:155" col2="47" col3="16" col4="58" col5="59" col6="63"/>
                    <row id="8" col0="merlin_memcpy_8" col1="__merlinkernel_kernel_3mm.c:174" col2="47" col3="16" col4="58" col5="59" col6="63"/>
                    <row id="4" col0="merlin_memcpy_9" col1="__merlinkernel_kernel_3mm.c:193" col2="29" col3="13" col4="14" col5="14" col6="22"/>
                    <row id="5" col0="merlin_memcpy_10" col1="__merlinkernel_kernel_3mm.c:212" col2="29" col3="13" col4="14" col5="14" col6="23"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

