<?xml version="1.0" encoding="UTF-8"?>
<nf:module xmlns:nf="http://www.NetFPGA.org/NF2_register_system" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.NetFPGA.org/NF2_register_system NF2_register_system.xsd ">
	<nf:name>phy_test</nf:name>
	<nf:prefix>phy_test</nf:prefix>
	<nf:location>core</nf:location>
	<nf:description>Ethernet PHY test</nf:description>
	<nf:blocksize>256k</nf:blocksize>
	<nf:registers>
		<nf:register>
			<nf:name>status</nf:name>
			<nf:description>Status</nf:description>
			<nf:type>phy_test_status</nf:type>
		</nf:register>
		<nf:register>
			<nf:name>ctrl</nf:name>
			<nf:description>Control</nf:description>
			<nf:type>phy_test_ctrl</nf:type>
		</nf:register>
		<nf:register>
			<nf:name>size</nf:name>
			<nf:description>Packet size</nf:description>
			<nf:type>generic_software32</nf:type>
		</nf:register>
		<nf:register>
			<nf:name>pattern</nf:name>
			<nf:description>Pattern enable</nf:description>
			<nf:type>phy_test_pattern</nf:type>
		</nf:register>
		<nf:register>
			<nf:name>init_seq_no</nf:name>
			<nf:description>Initial sequence number</nf:description>
			<nf:type>generic_software32</nf:type>
		</nf:register>
		<nf:register_group>
			<nf:name>phy</nf:name>
			<nf:description>Individual PHY registers</nf:description>
			<nf:instances>4</nf:instances>
			<nf:register>
				<nf:name>tx_status</nf:name>
				<nf:description>Transmit status</nf:description>
				<nf:type>phy_test_phy_tx_status</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>tx_iter_cnt</nf:name>
				<nf:description>Transmit interation counter</nf:description>
				<nf:type>generic_counter32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>tx_pkt_cnt</nf:name>
				<nf:description>Transmit packet counter</nf:description>
				<nf:type>generic_counter32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>tx_seq_no</nf:name>
				<nf:description>Transmit sequence number</nf:description>
				<nf:type>generic_hardware32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>tx_rand_seed</nf:name>
				<nf:description>Transmit random seed</nf:description>
				<nf:type>generic_hardware32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>rx_status</nf:name>
				<nf:description>Receive status</nf:description>
				<nf:type>phy_test_phy_rx_status</nf:type>
				<nf:addr>0x2000</nf:addr>
			</nf:register>
			<nf:register>
				<nf:name>rx_good_pkt_cnt</nf:name>
				<nf:description>Count of good packets received</nf:description>
				<nf:type>generic_counter32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>rx_err_pkt_cnt</nf:name>
				<nf:description>Count of erroneous packets receivedt</nf:description>
				<nf:type>generic_counter32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>rx_seq_no</nf:name>
				<nf:description>Receive sequence number</nf:description>
				<nf:type>generic_hardware32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>rx_ctrl</nf:name>
				<nf:description>Receive control</nf:description>
				<nf:type>phy_test_phy_rx_ctrl</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>rx_log_status</nf:name>
				<nf:description>Error log -- status</nf:description>
				<nf:type>phy_test_phy_rx_log_status</nf:type>
				<nf:addr>0x4000</nf:addr>
			</nf:register>
			<nf:register>
				<nf:name>rx_log_exp_data</nf:name>
				<nf:description>Error log -- expected data</nf:description>
				<nf:type>generic_hardware32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>rx_log_rx_data</nf:name>
				<nf:description>Error log -- received data</nf:description>
				<nf:type>generic_hardware32</nf:type>
			</nf:register>
			<nf:register>
				<nf:name>rx_log_ctrl</nf:name>
				<nf:description>Error log -- control</nf:description>
				<nf:type>phy_test_phy_rx_log_ctrl</nf:type>
			</nf:register>
		</nf:register_group>
	</nf:registers>
	<nf:constants>
		<nf:constant>
			<nf:name>num_patterns</nf:name>
			<nf:description>Number of different test patterns</nf:description>
			<nf:value>5</nf:value>
		</nf:constant>
	</nf:constants>
	<nf:types>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_status</nf:name>
			<nf:description>Ethernet PHY test status</nf:description>
			<nf:width>32</nf:width>
			<nf:bitmask>
				<nf:name>busy</nf:name>
				<nf:description>Test in progress</nf:description>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>done</nf:name>
				<nf:description>Test completed</nf:description>
				<nf:pos>4</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>good</nf:name>
				<nf:description>Test successful</nf:description>
				<nf:pos>8</nf:pos>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_ctrl</nf:name>
			<nf:description>Ethernet PHY test control</nf:description>
			<nf:width>2</nf:width>
			<nf:bitmask>
				<nf:name>start</nf:name>
				<nf:description>Start the test</nf:description>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>repeat</nf:name>
				<nf:description>Run in continuous mode</nf:description>
				<nf:pos>1</nf:pos>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_pattern</nf:name>
			<nf:description>Ethernet PHY pattern enable</nf:description>
			<nf:width>num_patterns</nf:width>
			<nf:bitmask>
				<nf:name>enable</nf:name>
				<nf:description>Enable particular patters</nf:description>
				<nf:pos_lo>0</nf:pos_lo>
				<nf:pos_hi>0 + num_patterns - 1</nf:pos_hi>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_phy_tx_status</nf:name>
			<nf:description>Ethernet PHY test -- individual PHY transmit status</nf:description>
			<nf:width>32</nf:width>
			<nf:bitmask>
				<nf:name>done</nf:name>
				<nf:description>Tests completed</nf:description>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>curr_pat</nf:name>
				<nf:description>Current pattern</nf:description>
				<nf:pos_lo>16</nf:pos_lo>
				<nf:pos_hi>16 + num_patterns - 1</nf:pos_hi>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_phy_rx_status</nf:name>
			<nf:description>Ethernet PHY test -- individual PHY receive status</nf:description>
			<nf:width>32</nf:width>
			<nf:bitmask>
				<nf:name>done</nf:name>
				<nf:description>Tests completed</nf:description>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>pass</nf:name>
				<nf:description>Test successful</nf:description>
				<nf:pos>4</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>locked</nf:name>
				<nf:description>Receive successfully locked onto a transmitter</nf:description>
				<nf:pos>8</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>seq_no_valid</nf:name>
				<nf:description>Sequence number is valid (incrementing, and not drifting too far from source)</nf:description>
				<nf:pos>12</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>local_src_port</nf:name>
				<nf:description>The transmitting port that this port has established a lock with</nf:description>
				<nf:pos_lo>16</nf:pos_lo>
				<nf:pos_hi>18</nf:pos_hi>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_phy_rx_ctrl</nf:name>
			<nf:description>Ethernet PHY test -- individual PHY receive control</nf:description>
			<nf:width>2</nf:width>
			<nf:bitmask>
				<nf:name>reset_good</nf:name>
				<nf:description>Reset the counter for the number of good packets</nf:description>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>reset_err</nf:name>
				<nf:description>Reset the counter for the number of erroneous packets</nf:description>
				<nf:pos>1</nf:pos>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_phy_rx_log_status</nf:name>
			<nf:description>Ethernet PHY test -- individual PHY receive log status</nf:description>
			<nf:width>32</nf:width>
			<nf:bitmask>
				<nf:name>full</nf:name>
				<nf:description>Log is full</nf:description>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>depth</nf:name>
				<nf:description>Number of entries occupied in log</nf:description>
				<nf:pos_lo>8</nf:pos_lo>
				<nf:pos_hi>15</nf:pos_hi>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>phy_test_phy_rx_log_ctrl</nf:name>
			<nf:description>Ethernet PHY test -- individual PHY receive log control</nf:description>
			<nf:width>1</nf:width>
			<nf:bitmask>
				<nf:name>reset</nf:name>
				<nf:description>Reset the log</nf:description>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
		</nf:type>
	</nf:types>
</nf:module>
