// Seed: 1142845573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter integer id_5 = -1 - 1;
  logic [7:0] id_6, id_7;
  assign id_6[1] = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri1 id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_3 = (-1);
  wire [id_2 : id_2] id_5 = id_4;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5
  );
endmodule
