#-----------------------------------------------------------
# PlanAhead v14.5
# Build 247527 by xbuild on Mon Mar 25 17:15:20 MDT 2013
# Start of session at: Fri Feb 20 13:47:53 2015
# Process ID: 2296
# Log file: D:/maria/marias2/fpga/1/sine/planAhead_run_1/planAhead.log
# Journal file: D:/maria/marias2/fpga/1/sine/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/maria/marias2/fpga/1/sine/pa.fromNetlist.tcl
# create_project -name sine -dir "D:/maria/marias2/fpga/1/sine/planAhead_run_2" -part xc3s200tq144-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/maria/marias2/fpga/1/sine/sine_gen.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/maria/marias2/fpga/1/sine} {ipcore_dir} }
# add_files [list {ipcore_dir/lut.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "a.ucf" [current_fileset -constrset]
Adding file 'D:/maria/marias2/fpga/1/sine/a.ucf' to fileset 'constrs_1'
# add_files [list {a.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200tq144-5
Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sine_gen.ngc ...
WARNING:NetListWriters:298 - No output is written to sine_gen.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sine_gen.edif ...
ngc2edif: Total memory usage is 61176 kilobytes

Parsing EDIF File [./planAhead_run_2/sine.data/cache/sine_gen_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/sine.data/cache/sine_gen_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design lut.ngc ...
WARNING:NetListWriters:298 - No output is written to lut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lut.edif ...
ngc2edif: Total memory usage is 61176 kilobytes

Reading core file 'D:/maria/marias2/fpga/1/sine/ipcore_dir/lut.ngc' for (cell view 'lut', library 'sine_gen_lib', file 'sine_gen.ngc')
Parsing EDIF File [./planAhead_run_2/sine.data/cache/lut_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/sine.data/cache/lut_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/tq144/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [D:/maria/marias2/fpga/1/sine/ipcore_dir/lut.ncf]
Finished Parsing UCF File [D:/maria/marias2/fpga/1/sine/ipcore_dir/lut.ncf]
Parsing UCF File [D:/maria/marias2/fpga/1/sine/a.ucf]
CRITICAL WARNING: [Designutils 20-31] Unrecognized symbol  [D:/maria/marias2/fpga/1/sine/a.ucf:1]
Finished Parsing UCF File [D:/maria/marias2/fpga/1/sine/a.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6eb73af2
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 449.551 ; gain = 47.227
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/maria/marias2/fpga/1/sine\planAhead_pid2296.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 20 13:52:11 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
