{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570269037274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570269037295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  5 11:50:36 2019 " "Processing started: Sat Oct  5 11:50:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570269037295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269037295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269037296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570269037926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570269037927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GECKO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GECKO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269052871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269052871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053864 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053865 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack " "Found design unit 1: pack" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack-body " "Found design unit 2: pack-body" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rgb_led96-arch " "Found design unit 3: rgb_led96-arch" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053867 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_led96 " "Found entity 1: rgb_led96" {  } { { "../vhdl/rgb_led96.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/rgb_led96.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053868 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053870 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053871 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053872 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053873 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269053873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269053873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570269053977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269053982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "GECKO.bdf" "inst1" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 96 408 544 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269053988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 328 160 368 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269053998 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata Controller.vhd(45) " "VHDL Process Statement warning at Controller.vhd(45): signal \"rddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054000 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata Controller.vhd(56) " "VHDL Process Statement warning at Controller.vhd(56): signal \"rddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054000 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata Controller.vhd(59) " "VHDL Process Statement warning at Controller.vhd(59): signal \"rddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054001 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata Controller.vhd(66) " "VHDL Process Statement warning at Controller.vhd(66): signal \"rddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054001 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rddata Controller.vhd(67) " "VHDL Process Statement warning at Controller.vhd(67): signal \"rddata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054001 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "length Controller.vhd(70) " "VHDL Process Statement warning at Controller.vhd(70): signal \"length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054001 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "length Controller.vhd(73) " "VHDL Process Statement warning at Controller.vhd(73): signal \"length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054001 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "src_address Controller.vhd(75) " "VHDL Process Statement warning at Controller.vhd(75): signal \"src_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054002 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "src_address Controller.vhd(76) " "VHDL Process Statement warning at Controller.vhd(76): signal \"src_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054002 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address Controller.vhd(81) " "VHDL Process Statement warning at Controller.vhd(81): signal \"dest_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054006 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address Controller.vhd(82) " "VHDL Process Statement warning at Controller.vhd(82): signal \"dest_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054006 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address Controller.vhd(41) " "VHDL Process Statement warning at Controller.vhd(41): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570269054009 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "length Controller.vhd(41) " "VHDL Process Statement warning at Controller.vhd(41): inferring latch(es) for signal or variable \"length\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570269054009 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "src_address Controller.vhd(41) " "VHDL Process Statement warning at Controller.vhd(41): inferring latch(es) for signal or variable \"src_address\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570269054009 "|GECKO|controller:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_address Controller.vhd(41) " "VHDL Process Statement warning at Controller.vhd(41): inferring latch(es) for signal or variable \"dest_address\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570269054009 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[0\] Controller.vhd(41) " "Inferred latch for \"dest_address\[0\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054013 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[1\] Controller.vhd(41) " "Inferred latch for \"dest_address\[1\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054013 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[2\] Controller.vhd(41) " "Inferred latch for \"dest_address\[2\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054013 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[3\] Controller.vhd(41) " "Inferred latch for \"dest_address\[3\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054014 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[4\] Controller.vhd(41) " "Inferred latch for \"dest_address\[4\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054014 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[5\] Controller.vhd(41) " "Inferred latch for \"dest_address\[5\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054014 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[6\] Controller.vhd(41) " "Inferred latch for \"dest_address\[6\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054014 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[7\] Controller.vhd(41) " "Inferred latch for \"dest_address\[7\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054015 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[8\] Controller.vhd(41) " "Inferred latch for \"dest_address\[8\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054016 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[9\] Controller.vhd(41) " "Inferred latch for \"dest_address\[9\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054016 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[10\] Controller.vhd(41) " "Inferred latch for \"dest_address\[10\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054016 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[11\] Controller.vhd(41) " "Inferred latch for \"dest_address\[11\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054016 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[12\] Controller.vhd(41) " "Inferred latch for \"dest_address\[12\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054016 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[13\] Controller.vhd(41) " "Inferred latch for \"dest_address\[13\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054017 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[14\] Controller.vhd(41) " "Inferred latch for \"dest_address\[14\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054017 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_address\[15\] Controller.vhd(41) " "Inferred latch for \"dest_address\[15\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054017 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[0\] Controller.vhd(41) " "Inferred latch for \"src_address\[0\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054017 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[1\] Controller.vhd(41) " "Inferred latch for \"src_address\[1\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054017 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[2\] Controller.vhd(41) " "Inferred latch for \"src_address\[2\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054017 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[3\] Controller.vhd(41) " "Inferred latch for \"src_address\[3\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054018 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[4\] Controller.vhd(41) " "Inferred latch for \"src_address\[4\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054018 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[5\] Controller.vhd(41) " "Inferred latch for \"src_address\[5\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054018 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[6\] Controller.vhd(41) " "Inferred latch for \"src_address\[6\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054018 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[7\] Controller.vhd(41) " "Inferred latch for \"src_address\[7\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054018 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[8\] Controller.vhd(41) " "Inferred latch for \"src_address\[8\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054019 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[9\] Controller.vhd(41) " "Inferred latch for \"src_address\[9\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054019 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[10\] Controller.vhd(41) " "Inferred latch for \"src_address\[10\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054019 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[11\] Controller.vhd(41) " "Inferred latch for \"src_address\[11\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054019 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[12\] Controller.vhd(41) " "Inferred latch for \"src_address\[12\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054020 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[13\] Controller.vhd(41) " "Inferred latch for \"src_address\[13\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054021 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[14\] Controller.vhd(41) " "Inferred latch for \"src_address\[14\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054021 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_address\[15\] Controller.vhd(41) " "Inferred latch for \"src_address\[15\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054021 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[0\] Controller.vhd(41) " "Inferred latch for \"length\[0\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054021 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[1\] Controller.vhd(41) " "Inferred latch for \"length\[1\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054022 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[2\] Controller.vhd(41) " "Inferred latch for \"length\[2\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054022 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[3\] Controller.vhd(41) " "Inferred latch for \"length\[3\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054022 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[4\] Controller.vhd(41) " "Inferred latch for \"length\[4\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054022 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[5\] Controller.vhd(41) " "Inferred latch for \"length\[5\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054022 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[6\] Controller.vhd(41) " "Inferred latch for \"length\[6\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054023 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[7\] Controller.vhd(41) " "Inferred latch for \"length\[7\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054023 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[8\] Controller.vhd(41) " "Inferred latch for \"length\[8\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054023 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[9\] Controller.vhd(41) " "Inferred latch for \"length\[9\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054023 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[10\] Controller.vhd(41) " "Inferred latch for \"length\[10\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054023 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[11\] Controller.vhd(41) " "Inferred latch for \"length\[11\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054023 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[12\] Controller.vhd(41) " "Inferred latch for \"length\[12\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054024 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[13\] Controller.vhd(41) " "Inferred latch for \"length\[13\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054024 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[14\] Controller.vhd(41) " "Inferred latch for \"length\[14\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054024 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[15\] Controller.vhd(41) " "Inferred latch for \"length\[15\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054024 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] Controller.vhd(41) " "Inferred latch for \"address\[0\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054024 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] Controller.vhd(41) " "Inferred latch for \"address\[1\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054025 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] Controller.vhd(41) " "Inferred latch for \"address\[2\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054025 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] Controller.vhd(41) " "Inferred latch for \"address\[3\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054025 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] Controller.vhd(41) " "Inferred latch for \"address\[4\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054025 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] Controller.vhd(41) " "Inferred latch for \"address\[5\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054025 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] Controller.vhd(41) " "Inferred latch for \"address\[6\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054025 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] Controller.vhd(41) " "Inferred latch for \"address\[7\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054026 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] Controller.vhd(41) " "Inferred latch for \"address\[8\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054026 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] Controller.vhd(41) " "Inferred latch for \"address\[9\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054026 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] Controller.vhd(41) " "Inferred latch for \"address\[10\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054026 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] Controller.vhd(41) " "Inferred latch for \"address\[11\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054026 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] Controller.vhd(41) " "Inferred latch for \"address\[12\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054026 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] Controller.vhd(41) " "Inferred latch for \"address\[13\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054026 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] Controller.vhd(41) " "Inferred latch for \"address\[14\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054027 "|GECKO|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] Controller.vhd(41) " "Inferred latch for \"address\[15\]\" at Controller.vhd(41)" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054027 "|GECKO|controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "GECKO.bdf" "ROM_0" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269054051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:ROM_0\|ROM_Block:rom " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom\"" {  } { { "../vhdl/ROM.vhd" "rom" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269054060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269054173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269054176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269054177 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570269054177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna1 " "Found entity 1: altsyncram_rna1" {  } { { "db/altsyncram_rna1.tdf" "" { Text "/home/student/Desktop/ComArch/Labo2/template/quartus/db/altsyncram_rna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269054288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269054288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna1 ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated " "Elaborating entity \"altsyncram_rna1\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269054288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "/home/student/Desktop/ComArch/Labo2/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269054298 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg RAM.vhd(41) " "VHDL Process Statement warning at RAM.vhd(41): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/RAM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570269054321 "|GECKO|RAM:RAM_0"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1570269054665 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1570269054665 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM_0\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:RAM_0\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570269055013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1570269055013 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1570269055013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_0\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"RAM:RAM_0\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269055103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_0\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"RAM:RAM_0\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570269055103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570269055103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh41 " "Found entity 1: altsyncram_vh41" {  } { { "db/altsyncram_vh41.tdf" "" { Text "/home/student/Desktop/ComArch/Labo2/template/quartus/db/altsyncram_vh41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570269055200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269055200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[4\] " "Latch controller:inst\|address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055626 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[5\] " "Latch controller:inst\|address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055626 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[6\] " "Latch controller:inst\|address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055626 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[7\] " "Latch controller:inst\|address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055626 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[8\] " "Latch controller:inst\|address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055626 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[9\] " "Latch controller:inst\|address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055627 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[10\] " "Latch controller:inst\|address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055627 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[11\] " "Latch controller:inst\|address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055627 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[12\] " "Latch controller:inst\|address\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055627 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[13\] " "Latch controller:inst\|address\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055627 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[14\] " "Latch controller:inst\|address\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055628 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[15\] " "Latch controller:inst\|address\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055628 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[2\] " "Latch controller:inst\|address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055628 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|address\[3\] " "Latch controller:inst\|address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055628 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[0\] " "Latch controller:inst\|length\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055628 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[1\] " "Latch controller:inst\|length\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055628 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[2\] " "Latch controller:inst\|length\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055629 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[3\] " "Latch controller:inst\|length\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055629 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[4\] " "Latch controller:inst\|length\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055629 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[5\] " "Latch controller:inst\|length\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055629 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[6\] " "Latch controller:inst\|length\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055629 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[7\] " "Latch controller:inst\|length\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055629 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[8\] " "Latch controller:inst\|length\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055629 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[9\] " "Latch controller:inst\|length\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055630 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[10\] " "Latch controller:inst\|length\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055630 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[11\] " "Latch controller:inst\|length\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055630 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[12\] " "Latch controller:inst\|length\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055630 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[13\] " "Latch controller:inst\|length\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055630 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[14\] " "Latch controller:inst\|length\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055630 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|length\[15\] " "Latch controller:inst\|length\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055631 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[4\] " "Latch controller:inst\|src_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055631 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[4\] " "Latch controller:inst\|dest_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055631 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[5\] " "Latch controller:inst\|src_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055631 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[5\] " "Latch controller:inst\|dest_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055631 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[6\] " "Latch controller:inst\|src_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055632 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[6\] " "Latch controller:inst\|dest_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055632 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[7\] " "Latch controller:inst\|src_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055632 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[7\] " "Latch controller:inst\|dest_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055632 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[8\] " "Latch controller:inst\|src_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055632 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[8\] " "Latch controller:inst\|dest_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055632 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[9\] " "Latch controller:inst\|src_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055633 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[9\] " "Latch controller:inst\|dest_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055633 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[10\] " "Latch controller:inst\|src_address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055633 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[10\] " "Latch controller:inst\|dest_address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055633 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[11\] " "Latch controller:inst\|src_address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055633 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[11\] " "Latch controller:inst\|dest_address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055633 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[12\] " "Latch controller:inst\|src_address\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055634 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[12\] " "Latch controller:inst\|dest_address\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055634 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[13\] " "Latch controller:inst\|src_address\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055634 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[13\] " "Latch controller:inst\|dest_address\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055634 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[14\] " "Latch controller:inst\|src_address\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055634 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[14\] " "Latch controller:inst\|dest_address\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055634 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[15\] " "Latch controller:inst\|src_address\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055634 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[15\] " "Latch controller:inst\|dest_address\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055635 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[2\] " "Latch controller:inst\|src_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055635 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[2\] " "Latch controller:inst\|dest_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055635 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|src_address\[3\] " "Latch controller:inst\|src_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S3" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055635 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|dest_address\[3\] " "Latch controller:inst\|dest_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state.S4" {  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570269055635 ""}  } { { "../vhdl/Controller.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/Controller.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570269055635 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/student/Desktop/ComArch/Labo2/template/vhdl/LEDs.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570269055638 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570269055638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570269056043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570269057002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570269057392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570269057392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570269058173 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570269058173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "587 " "Implemented 587 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570269058173 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570269058173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570269058173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570269058208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  5 11:50:58 2019 " "Processing ended: Sat Oct  5 11:50:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570269058208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570269058208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570269058208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570269058208 ""}
