

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Wed Nov  1 16:45:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2012500665|  2012505017|  20.125 sec|  20.125 sec|  2012500665|  2012505017|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_load_input_buffer_c1_fu_528             |load_input_buffer_c1             |    18240|    18240|  0.182 ms|  0.182 ms|  18240|  18240|       no|
        |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_544  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |      651|      651|  6.510 us|  6.510 us|    651|    651|       no|
        |grp_conv1_Pipeline_KR_KC_fu_555             |conv1_Pipeline_KR_KC             |      445|      445|  4.450 us|  4.450 us|    445|    445|       no|
        |grp_conv1_Pipeline_KR_KC1_fu_580            |conv1_Pipeline_KR_KC1            |      445|      445|  4.450 us|  4.450 us|    445|    445|       no|
        |grp_conv1_Pipeline_KR_KC2_fu_605            |conv1_Pipeline_KR_KC2            |      445|      445|  4.450 us|  4.450 us|    445|    445|       no|
        |grp_conv1_Pipeline_KR_KC3_fu_630            |conv1_Pipeline_KR_KC3            |      445|      445|  4.450 us|  4.450 us|    445|    445|       no|
        |grp_conv1_Pipeline_EXPORT_ROW_L_fu_655      |conv1_Pipeline_EXPORT_ROW_L      |    30608|    30608|  0.306 ms|  0.306 ms|  30608|  30608|       no|
        |grp_conv1_Pipeline_BW_fu_680                |conv1_Pipeline_BW                |      517|      517|  5.170 us|  5.170 us|    517|    517|       no|
        |grp_conv1_Pipeline_BW4_fu_703               |conv1_Pipeline_BW4               |      517|      517|  5.170 us|  5.170 us|    517|    517|       no|
        |grp_conv1_Pipeline_BW5_fu_726               |conv1_Pipeline_BW5               |      517|      517|  5.170 us|  5.170 us|    517|    517|       no|
        |grp_conv1_Pipeline_BW6_fu_749               |conv1_Pipeline_BW6               |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        |grp_conv1_Pipeline_BW7_fu_769               |conv1_Pipeline_BW7               |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        |grp_conv1_Pipeline_BW8_fu_789               |conv1_Pipeline_BW8               |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+
        |                     |     Latency (cycles)    |      Iteration      |  Initiation Interval  | Trip |          |
        |      Loop Name      |     min    |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+
        |- TILE_OUT_TILE_ROW  |  2012500664|  2012505016|  14797799 ~ 14797831|          -|          -|   136|        no|
        | + OUT               |    14655536|    14655568|    1831942 ~ 1831946|          -|          -|     8|        no|
        |  ++ ROW             |     1831940|     1831943|               457985|          -|          -|     4|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        |   +++ COL           |      114495|      114495|                  449|          -|          -|   255|        no|
        | + RELU1_BH          |       62320|       62320|                 1558|          -|          -|    40|        no|
        | + CLEAR_BH          |       31080|       31080|                  777|          -|          -|    40|        no|
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    970|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   13|    4963|   8345|    -|
|Memory           |       84|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   3110|    -|
|Register         |        -|    -|     837|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       84|   13|    5800|  12425|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       19|    3|       4|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |grp_conv1_Pipeline_BW_fu_680                |conv1_Pipeline_BW                |        0|   0|  616|   622|    0|
    |grp_conv1_Pipeline_BW4_fu_703               |conv1_Pipeline_BW4               |        0|   0|  616|   622|    0|
    |grp_conv1_Pipeline_BW5_fu_726               |conv1_Pipeline_BW5               |        0|   0|  616|   622|    0|
    |grp_conv1_Pipeline_BW6_fu_749               |conv1_Pipeline_BW6               |        0|   0|   10|    76|    0|
    |grp_conv1_Pipeline_BW7_fu_769               |conv1_Pipeline_BW7               |        0|   0|   10|    76|    0|
    |grp_conv1_Pipeline_BW8_fu_789               |conv1_Pipeline_BW8               |        0|   0|   10|    76|    0|
    |grp_conv1_Pipeline_EXPORT_ROW_L_fu_655      |conv1_Pipeline_EXPORT_ROW_L      |        0|   1|  355|   650|    0|
    |grp_conv1_Pipeline_KR_KC_fu_555             |conv1_Pipeline_KR_KC             |        0|   3|  478|   717|    0|
    |grp_conv1_Pipeline_KR_KC1_fu_580            |conv1_Pipeline_KR_KC1            |        0|   3|  478|   721|    0|
    |grp_conv1_Pipeline_KR_KC2_fu_605            |conv1_Pipeline_KR_KC2            |        0|   3|  478|   721|    0|
    |grp_conv1_Pipeline_KR_KC3_fu_630            |conv1_Pipeline_KR_KC3            |        0|   3|  478|   721|    0|
    |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_544  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |        0|   0|   69|   278|    0|
    |grp_load_input_buffer_c1_fu_528             |load_input_buffer_c1             |        0|   0|  749|  2381|    0|
    |mul_7ns_10ns_16_1_1_U201                    |mul_7ns_10ns_16_1_1              |        0|   0|    0|    62|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                       |                                 |        0|  13| 4963|  8345|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                            Memory                            |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W    |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W    |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W    |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_RAM_AUTO_1R1W    |        4|  0|   0|    0|  1578|   32|     1|        50496|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W    |        8|  0|   0|    0|  4080|   32|     1|       130560|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|   324|   32|     1|        10368|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|   324|   32|     1|        10368|
    +--------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                         |                                                                                |       84|  0|   0|    0| 39600|  448|    14|      1267200|
    +--------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln141_fu_891_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln145_1_fu_1254_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln145_fu_1260_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln146_1_fu_1407_p2            |         +|   0|  0|  12|           5|           2|
    |add_ln146_2_fu_1423_p2            |         +|   0|  0|  12|           4|           2|
    |add_ln146_fu_1393_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln151_fu_1468_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln31_2_fu_833_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln31_fu_845_p2                |         +|   0|  0|  14|           7|           4|
    |add_ln32_fu_1623_p2               |         +|   0|  0|  15|           8|           4|
    |add_ln47_fu_922_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln50_fu_1218_p2               |         +|   0|  0|  12|           5|           3|
    |add_ln52_1_fu_1101_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln52_2_fu_1146_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln52_3_fu_1197_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln52_fu_1056_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln78_1_fu_1503_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln78_fu_1509_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln79_1_fu_1601_p2             |         +|   0|  0|  12|           5|           2|
    |add_ln79_2_fu_1617_p2             |         +|   0|  0|  12|           4|           2|
    |add_ln79_fu_1587_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln83_fu_1680_p2               |         +|   0|  0|  13|           6|           6|
    |empty_106_fu_1066_p2              |         +|   0|  0|  19|          12|          12|
    |empty_111_fu_1111_p2              |         +|   0|  0|  19|          12|          12|
    |empty_112_fu_1156_p2              |         +|   0|  0|  19|          12|          12|
    |empty_113_fu_1207_p2              |         +|   0|  0|  19|          12|          12|
    |empty_fu_1001_p2                  |         +|   0|  0|  13|           6|           6|
    |empty_105_fu_1022_p2              |         -|   0|  0|  19|          12|          12|
    |empty_107_fu_1330_p2              |         -|   0|  0|  26|          19|          19|
    |sub_ln151_1_fu_1447_p2            |         -|   0|  0|  19|          12|          12|
    |sub_ln151_2_fu_1490_p2            |         -|   0|  0|  19|          12|          12|
    |sub_ln151_fu_1386_p2              |         -|   0|  0|  19|          12|          12|
    |sub_ln83_1_fu_1659_p2             |         -|   0|  0|  19|          12|          12|
    |sub_ln83_2_fu_1702_p2             |         -|   0|  0|  19|          12|          12|
    |sub_ln83_fu_1580_p2               |         -|   0|  0|  19|          12|          12|
    |cond149_fu_1038_p2                |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln145_fu_1248_p2             |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln146_fu_1266_p2             |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln31_fu_827_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln32_fu_851_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln47_fu_916_p2               |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln50_1_fu_1172_p2            |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln50_fu_973_p2               |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln52_1_fu_1095_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln52_2_fu_1140_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln52_3_fu_1191_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln52_fu_1050_p2              |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln63_fu_1044_p2              |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln78_fu_1497_p2              |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln79_fu_1515_p2              |      icmp|   0|  0|  12|           4|           2|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln50_1_fu_1122_p2              |        or|   0|  0|   4|           4|           2|
    |or_ln50_2_fu_1167_p2              |        or|   0|  0|   4|           4|           2|
    |or_ln50_fu_1077_p2                |        or|   0|  0|   4|           4|           1|
    |select_ln141_1_fu_865_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln141_fu_857_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln145_1_fu_1272_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln145_2_fu_1295_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln145_fu_1337_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln63_1_fu_1127_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln63_2_fu_1178_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln63_3_fu_1224_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln63_fu_1082_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln78_1_fu_1529_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln78_fu_1521_p3            |    select|   0|  0|   4|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 970|         454|         469|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                 Name                                | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                            |  209|         45|    1|         45|
    |bh_reg_483                                                           |    9|          2|    4|          8|
    |bout_reg_472                                                         |    9|          2|    4|          8|
    |c_1_reg_425                                                          |    9|          2|    8|         16|
    |c_2_reg_437                                                          |    9|          2|    8|         16|
    |c_3_reg_449                                                          |    9|          2|    8|         16|
    |c_reg_413                                                            |    9|          2|    8|         16|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0    |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0    |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0    |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0      |   31|          6|   11|         66|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0           |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1           |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0    |   54|         10|   12|        120|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1    |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0         |   49|          9|    1|          9|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0          |   43|          8|   32|        256|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0    |   54|         10|   12|        120|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1    |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0         |   49|          9|    1|          9|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0          |   43|          8|   32|        256|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0    |   54|         10|   12|        120|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1    |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0         |   49|          9|    1|          9|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0          |   43|          8|   32|        256|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0    |   54|         10|   12|        120|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address1    |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0         |   49|          9|    1|          9|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0          |   43|          8|   32|        256|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0    |   54|         10|   12|        120|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address1    |   20|          4|   12|         48|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0         |   49|          9|    1|          9|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0          |   43|          8|   32|        256|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0    |   49|          9|   12|        108|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address1    |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0          |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0    |   49|          9|   12|        108|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address1    |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0          |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0      |   49|          9|   12|        108|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1      |   14|          3|   12|         36|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0           |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0            |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0           |   31|          6|    1|          6|
    |grp_fu_2133_ce                                                       |   43|          8|    1|          8|
    |grp_fu_2133_p0                                                       |   43|          8|   32|        256|
    |grp_fu_2133_p1                                                       |   43|          8|   32|        256|
    |grp_fu_2137_ce                                                       |   26|          5|    1|          5|
    |grp_fu_2137_p0                                                       |   26|          5|   32|        160|
    |grp_fu_2137_p1                                                       |   26|          5|   32|        160|
    |grp_fu_2141_ce                                                       |   20|          4|    1|          4|
    |grp_fu_2141_opcode                                                   |   20|          4|    5|         20|
    |grp_fu_2141_p0                                                       |   20|          4|   32|        128|
    |grp_fu_2141_p1                                                       |   20|          4|   32|        128|
    |h_1_reg_517                                                          |    9|          2|    4|          8|
    |h_fu_220                                                             |    9|          2|    8|         16|
    |indvar_flatten127_reg_495                                            |    9|          2|    6|         12|
    |indvar_flatten136_fu_228                                             |    9|          2|    8|         16|
    |indvar_flatten82_reg_461                                             |    9|          2|    6|         12|
    |m_axi_i1_ARVALID                                                     |    9|          2|    1|          2|
    |m_axi_i1_RREADY                                                      |    9|          2|    1|          2|
    |m_axi_i2_AWVALID                                                     |    9|          2|    1|          2|
    |m_axi_i2_BREADY                                                      |    9|          2|    1|          2|
    |m_axi_i2_WVALID                                                      |    9|          2|    1|          2|
    |m_axi_w1_ARADDR                                                      |   14|          3|   64|        192|
    |m_axi_w1_ARBURST                                                     |    9|          2|    2|          4|
    |m_axi_w1_ARCACHE                                                     |    9|          2|    4|          8|
    |m_axi_w1_ARID                                                        |    9|          2|    1|          2|
    |m_axi_w1_ARLEN                                                       |   14|          3|   32|         96|
    |m_axi_w1_ARLOCK                                                      |    9|          2|    2|          4|
    |m_axi_w1_ARPROT                                                      |    9|          2|    3|          6|
    |m_axi_w1_ARQOS                                                       |    9|          2|    4|          8|
    |m_axi_w1_ARREGION                                                    |    9|          2|    4|          8|
    |m_axi_w1_ARSIZE                                                      |    9|          2|    3|          6|
    |m_axi_w1_ARUSER                                                      |    9|          2|    1|          2|
    |m_axi_w1_ARVALID                                                     |   14|          3|    1|          3|
    |m_axi_w1_RREADY                                                      |    9|          2|    1|          2|
    |o_1_reg_506                                                          |    9|          2|    4|          8|
    |o_reg_390                                                            |    9|          2|    4|          8|
    |out_fu_224                                                           |    9|          2|    7|         14|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0  |   31|          6|    9|         54|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1  |   26|          5|    9|         45|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0  |   31|          6|    9|         54|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1  |   26|          5|    9|         45|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0       |   31|          6|    1|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1       |   26|          5|    1|          5|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_we0       |    9|          2|    1|          2|
    |r_reg_401                                                            |    9|          2|    5|         10|
    |w1_blk_n_AR                                                          |    9|          2|    1|          2|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                | 3110|        611|  995|       5527|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |add52_1_loc_fu_240                                                   |  32|   0|   32|          0|
    |add52_2_loc_fu_236                                                   |  32|   0|   32|          0|
    |add52_3_loc_fu_232                                                   |  32|   0|   32|          0|
    |add_ln145_1_reg_1996                                                 |   6|   0|    6|          0|
    |add_ln146_2_reg_2060                                                 |   4|   0|    4|          0|
    |add_ln31_2_reg_1772                                                  |   8|   0|    8|          0|
    |add_ln47_reg_1810                                                    |   4|   0|    4|          0|
    |add_ln52_1_reg_1909                                                  |   8|   0|    8|          0|
    |add_ln52_2_reg_1937                                                  |   8|   0|    8|          0|
    |add_ln52_3_reg_1968                                                  |   8|   0|    8|          0|
    |add_ln52_reg_1881                                                    |   8|   0|    8|          0|
    |add_ln78_1_reg_2078                                                  |   6|   0|    6|          0|
    |add_ln79_2_reg_2118                                                  |   4|   0|    4|          0|
    |add_loc_fu_244                                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                                            |  44|   0|   44|          0|
    |bh_reg_483                                                           |   4|   0|    4|          0|
    |bitcast_ln145_reg_2030                                               |  32|   0|   32|          0|
    |bout_reg_472                                                         |   4|   0|    4|          0|
    |c_1_reg_425                                                          |   8|   0|    8|          0|
    |c_2_reg_437                                                          |   8|   0|    8|          0|
    |c_3_reg_449                                                          |   8|   0|    8|          0|
    |c_reg_413                                                            |   8|   0|    8|          0|
    |cond149_reg_1866                                                     |   1|   0|    1|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101_reg_1942  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102_reg_1947  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105_reg_1973  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106_reg_1978  |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93_reg_1886   |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94_reg_1891   |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97_reg_1914   |  12|   0|   12|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98_reg_1919   |  12|   0|   12|          0|
    |empty_105_reg_1853                                                   |  12|   0|   12|          0|
    |empty_107_reg_2025                                                   |  17|   0|   19|          2|
    |grp_conv1_Pipeline_BW4_fu_703_ap_start_reg                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_BW5_fu_726_ap_start_reg                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_BW6_fu_749_ap_start_reg                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_BW7_fu_769_ap_start_reg                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_BW8_fu_789_ap_start_reg                           |   1|   0|    1|          0|
    |grp_conv1_Pipeline_BW_fu_680_ap_start_reg                            |   1|   0|    1|          0|
    |grp_conv1_Pipeline_EXPORT_ROW_L_fu_655_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KR_KC1_fu_580_ap_start_reg                        |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KR_KC2_fu_605_ap_start_reg                        |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KR_KC3_fu_630_ap_start_reg                        |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KR_KC_fu_555_ap_start_reg                         |   1|   0|    1|          0|
    |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_544_ap_start_reg              |   1|   0|    1|          0|
    |grp_load_input_buffer_c1_fu_528_ap_start_reg                         |   1|   0|    1|          0|
    |h_1_reg_517                                                          |   4|   0|    4|          0|
    |h_fu_220                                                             |   8|   0|    8|          0|
    |icmp_ln146_reg_2001                                                  |   1|   0|    1|          0|
    |icmp_ln50_reg_1842                                                   |   1|   0|    1|          0|
    |icmp_ln63_reg_1870                                                   |   1|   0|    1|          0|
    |indvar_flatten127_reg_495                                            |   6|   0|    6|          0|
    |indvar_flatten136_fu_228                                             |   8|   0|    8|          0|
    |indvar_flatten82_reg_461                                             |   6|   0|    6|          0|
    |indvars_iv117_udiv_cast_cast_reg_1861                                |   2|   0|    2|          0|
    |lshr_ln148_1_reg_2055                                                |   2|   0|    2|          0|
    |lshr_ln81_1_reg_2113                                                 |   2|   0|    2|          0|
    |o_1_reg_506                                                          |   4|   0|    4|          0|
    |o_reg_390                                                            |   4|   0|    4|          0|
    |or_ln50_1_reg_1924                                                   |   3|   0|    4|          1|
    |or_ln50_2_reg_1952                                                   |   2|   0|    4|          2|
    |or_ln50_reg_1896                                                     |   3|   0|    4|          1|
    |or_ln_reg_1828                                                       |   4|   0|    5|          1|
    |out_fu_224                                                           |   7|   0|    7|          0|
    |r_reg_401                                                            |   5|   0|    5|          0|
    |select_ln141_1_reg_1785                                              |   7|   0|    7|          0|
    |select_ln141_reg_1777                                                |   8|   0|    8|          0|
    |select_ln145_1_reg_2006                                              |   4|   0|    4|          0|
    |select_ln63_1_reg_1929                                               |  32|   0|   32|          0|
    |select_ln63_2_reg_1960                                               |  32|   0|   32|          0|
    |select_ln63_3_reg_1988                                               |  32|   0|   32|          0|
    |select_ln63_reg_1901                                                 |  32|   0|   32|          0|
    |select_ln78_1_reg_2083                                               |   4|   0|    4|          0|
    |sext_ln128_mid2_v_reg_1796                                           |  62|   0|   62|          0|
    |sub_ln151_1_reg_2065                                                 |  12|   0|   12|          0|
    |sub_ln151_2_reg_2070                                                 |  12|   0|   12|          0|
    |sub_ln151_reg_2044                                                   |  12|   0|   12|          0|
    |sub_ln83_1_reg_2123                                                  |  12|   0|   12|          0|
    |sub_ln83_2_reg_2128                                                  |  12|   0|   12|          0|
    |sub_ln83_reg_2102                                                    |  12|   0|   12|          0|
    |tmp_22_reg_2049                                                      |   1|   0|    1|          0|
    |tmp_29_reg_2107                                                      |   1|   0|    1|          0|
    |tmp_s_reg_1836                                                       |   3|   0|    3|          0|
    |trunc_ln141_reg_1791                                                 |   6|   0|    6|          0|
    |trunc_ln146_reg_2037                                                 |   3|   0|    3|          0|
    |trunc_ln151_reg_2014                                                 |   3|   0|    3|          0|
    |trunc_ln47_reg_1820                                                  |   1|   0|    1|          0|
    |trunc_ln50_reg_1846                                                  |   4|   0|    4|          0|
    |trunc_ln79_reg_2095                                                  |   3|   0|    3|          0|
    |trunc_ln83_reg_2090                                                  |   3|   0|    3|          0|
    |zext_ln47_reg_1815                                                   |   4|   0|    6|          2|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 837|   0|  846|          9|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_459_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_459_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_459_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_459_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_459_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_463_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_463_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_463_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_463_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_467_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_467_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_467_p_opcode    |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_467_p_dout0     |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_467_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

