// Seed: 2197530386
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  wire id_3 = 1 - 1;
  assign module_2.type_8 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1
    , id_26,
    input tri0 id_2,
    output tri1 id_3
    , id_27,
    output supply0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wand id_7,
    input tri0 id_8,
    input wire id_9
    , id_28,
    output logic id_10,
    output tri id_11,
    output supply0 id_12,
    output wor id_13,
    output wand id_14,
    output wire id_15,
    output supply1 id_16,
    output supply1 id_17
    , id_29,
    input wor id_18,
    output tri id_19,
    input uwire id_20,
    output wand id_21,
    input tri id_22,
    input supply0 id_23,
    input tri1 id_24
);
  wire id_30;
  assign id_1  = id_24;
  assign id_17 = 1 + id_27[1];
  xnor primCall (
      id_1,
      id_27,
      id_24,
      id_26,
      id_20,
      id_22,
      id_9,
      id_28,
      id_2,
      id_23,
      id_0,
      id_29,
      id_18,
      id_31,
      id_30,
      id_8
  );
  id_31(
      .id_0(id_15), .id_1(1'b0 - id_6)
  );
  always id_10 <= #1 1'b0;
  timeunit 1ps;
  module_0 modCall_1 (
      id_8,
      id_24
  );
endmodule
