Timing Analyzer report for TP_FINAL
Fri Feb 19 18:18:57 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CK_50M'
 13. Slow 1200mV 85C Model Setup: 'i2s_transceiver:inst1|ws_int'
 14. Slow 1200mV 85C Model Setup: 'i2c_cntrl:inst3|pack_end'
 15. Slow 1200mV 85C Model Hold: 'CK_50M'
 16. Slow 1200mV 85C Model Hold: 'i2s_transceiver:inst1|ws_int'
 17. Slow 1200mV 85C Model Hold: 'i2c_cntrl:inst3|pack_end'
 18. Slow 1200mV 85C Model Recovery: 'CK_50M'
 19. Slow 1200mV 85C Model Removal: 'CK_50M'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CK_50M'
 28. Slow 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'
 29. Slow 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'
 30. Slow 1200mV 0C Model Hold: 'CK_50M'
 31. Slow 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'
 32. Slow 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'
 33. Slow 1200mV 0C Model Recovery: 'CK_50M'
 34. Slow 1200mV 0C Model Removal: 'CK_50M'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CK_50M'
 42. Fast 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'
 43. Fast 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'
 44. Fast 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'
 45. Fast 1200mV 0C Model Hold: 'CK_50M'
 46. Fast 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'
 47. Fast 1200mV 0C Model Recovery: 'CK_50M'
 48. Fast 1200mV 0C Model Removal: 'CK_50M'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TP_FINAL                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   1.1%      ;
;     Processor 4            ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CK_50M                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CK_50M }                       ;
; i2c_cntrl:inst3|pack_end     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2c_cntrl:inst3|pack_end }     ;
; i2s_transceiver:inst1|ws_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2s_transceiver:inst1|ws_int } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 135.83 MHz ; 135.83 MHz      ; CK_50M                       ;                                                ;
; 354.86 MHz ; 315.06 MHz      ; i2s_transceiver:inst1|ws_int ; limit due to minimum period restriction (tmin) ;
; 946.07 MHz ; 500.0 MHz       ; i2c_cntrl:inst3|pack_end     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -6.362 ; -944.669      ;
; i2s_transceiver:inst1|ws_int ; -1.818 ; -64.175       ;
; i2c_cntrl:inst3|pack_end     ; -0.057 ; -0.114        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -0.055 ; -0.055        ;
; i2s_transceiver:inst1|ws_int ; -0.048 ; -0.048        ;
; i2c_cntrl:inst3|pack_end     ; 0.358  ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CK_50M ; -1.625 ; -258.531             ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; CK_50M ; 0.938 ; 0.000                ;
+--------+-------+----------------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -256.000      ;
; i2s_transceiver:inst1|ws_int ; -2.174 ; -98.960       ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CK_50M'                                                                                                                     ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.362 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.269      ;
; -6.316 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.223      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.277 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.218      ;
; -6.274 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.063     ; 7.206      ;
; -6.267 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.454     ; 6.808      ;
; -6.266 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.454     ; 6.807      ;
; -6.247 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.154      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.231 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.172      ;
; -6.228 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.063     ; 7.160      ;
; -6.216 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.123      ;
; -6.216 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.123      ;
; -6.212 ; i2s_transceiver:inst1|ws_cnt[9]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.454     ; 6.753      ;
; -6.199 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.106      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.189 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.096      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.182 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.757      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.181 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.420     ; 6.756      ;
; -6.179 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.429     ; 6.745      ;
; -6.178 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.429     ; 6.744      ;
; -6.170 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.077      ;
; -6.170 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 7.077      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
; -6.162 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 7.103      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.818 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.752      ;
; -1.818 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.752      ;
; -1.813 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.747      ;
; -1.813 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.747      ;
; -1.810 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.744      ;
; -1.797 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.367      ;
; -1.797 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.367      ;
; -1.792 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.362      ;
; -1.792 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.362      ;
; -1.789 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.359      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a5  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a1  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a11 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a13 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a15 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a9  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a7  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a3  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.758 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.692      ;
; -1.758 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.692      ;
; -1.753 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.687      ;
; -1.753 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.687      ;
; -1.750 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.684      ;
; -1.725 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.659      ;
; -1.725 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.659      ;
; -1.720 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.654      ;
; -1.720 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.654      ;
; -1.717 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.651      ;
; -1.705 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.639      ;
; -1.705 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.639      ;
; -1.700 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.634      ;
; -1.700 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.634      ;
; -1.697 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.631      ;
; -1.696 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.266      ;
; -1.696 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.266      ;
; -1.691 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.261      ;
; -1.691 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.261      ;
; -1.688 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.258      ;
; -1.680 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.250      ;
; -1.680 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.250      ;
; -1.675 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.245      ;
; -1.675 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.245      ;
; -1.672 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.242      ;
; -1.641 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.575      ;
; -1.641 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.575      ;
; -1.636 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.570      ;
; -1.636 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.570      ;
; -1.633 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.567      ;
; -1.627 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.288      ; 2.910      ;
; -1.608 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.541      ;
; -1.607 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.540      ;
; -1.606 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.539      ;
; -1.604 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.174      ;
; -1.604 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.174      ;
; -1.601 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.170      ;
; -1.600 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.169      ;
; -1.600 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.169      ;
; -1.599 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.169      ;
; -1.599 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.169      ;
; -1.596 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.425     ; 2.166      ;
; -1.594 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.163      ;
; -1.593 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.162      ;
; -1.593 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.162      ;
; -1.577 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.510      ;
; -1.576 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.509      ;
; -1.576 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.509      ;
; -1.549 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.288      ; 2.832      ;
; -1.548 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.481      ;
; -1.547 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.480      ;
; -1.546 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.479      ;
; -1.528 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.076     ; 2.447      ;
; -1.515 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.448      ;
; -1.514 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.447      ;
; -1.513 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.446      ;
; -1.512 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.288      ; 2.795      ;
; -1.512 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.288      ; 2.795      ;
; -1.498 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.076     ; 2.417      ;
; -1.495 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.428      ;
; -1.494 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.427      ;
; -1.493 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.426      ;
; -1.493 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.062      ;
; -1.492 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.061      ;
; -1.492 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.061      ;
; -1.490 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.424      ;
; -1.489 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.288      ; 2.772      ;
; -1.488 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.061     ; 2.422      ;
; -1.486 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.055      ;
; -1.485 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.054      ;
; -1.484 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.426     ; 2.053      ;
; -1.483 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.416      ;
; -1.482 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.415      ;
; -1.482 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.062     ; 2.415      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                         ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.057 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.990      ;
; -0.057 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.990      ;
; -0.031 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.964      ;
; 0.043  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.890      ;
; 0.045  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.888      ;
; 0.046  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.887      ;
; 0.274  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CK_50M'                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.055 ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.584      ; 2.915      ;
; 0.221  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[0]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.192      ; 2.799      ;
; 0.344  ; i2s_transceiver:inst1|ws_cnt[31]        ; i2s_transceiver:inst1|ws_cnt[31]        ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.577      ;
; 0.346  ; i2s_transceiver:inst1|sclk_int          ; i2s_transceiver:inst1|sclk_int          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.580      ;
; 0.356  ; i2c_cntrl:inst3|pack_end                ; i2c_cntrl:inst3|pack_end                ; i2c_cntrl:inst3|pack_end     ; CK_50M      ; 0.000        ; 2.191      ; 2.933      ;
; 0.357  ; i2c_master:inst|sda_int                 ; i2c_master:inst|sda_int                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master:inst|stretch                 ; i2c_master:inst|stretch                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master:inst|state.ready             ; i2c_master:inst|state.ready             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master:inst|state.command           ; i2c_master:inst|state.command           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master:inst|state.rd                ; i2c_master:inst|state.rd                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|data_wr[7]              ; i2c_cntrl:inst3|data_wr[7]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|i2s_en                  ; i2c_cntrl:inst3|i2s_en                  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[3]           ; i2c_cntrl:inst3|pack_count[3]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[0]           ; i2c_cntrl:inst3|pack_count[0]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[1]           ; i2c_cntrl:inst3|pack_count[1]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[2]           ; i2c_cntrl:inst3|pack_count[2]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2s_transceiver:inst1|sd_tx             ; i2s_transceiver:inst1|sd_tx             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|reset_tmp               ; i2c_cntrl:inst3|reset_tmp               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|count1[0]               ; i2c_cntrl:inst3|count1[0]               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.360  ; i2c_master:inst|bit_cnt[0]              ; i2c_master:inst|bit_cnt[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.580      ;
; 0.372  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.592      ;
; 0.373  ; i2s_transceiver:inst1|r_data_tx_int[10] ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.593      ;
; 0.373  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.593      ;
; 0.374  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.594      ;
; 0.374  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.594      ;
; 0.374  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.594      ;
; 0.379  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; i2s_transceiver:inst1|l_data_rx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.598      ;
; 0.380  ; i2s_transceiver:inst1|l_data_rx_int[13] ; i2s_transceiver:inst1|l_data_rx[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380  ; i2s_transceiver:inst1|l_data_rx_int[13] ; i2s_transceiver:inst1|l_data_rx_int[14] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380  ; i2s_transceiver:inst1|l_data_rx_int[11] ; i2s_transceiver:inst1|l_data_rx[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; i2s_transceiver:inst1|l_data_rx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; i2s_transceiver:inst1|l_data_rx[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[12] ; i2s_transceiver:inst1|l_data_rx[12]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[12] ; i2s_transceiver:inst1|l_data_rx_int[13] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[10] ; i2s_transceiver:inst1|l_data_rx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; i2s_transceiver:inst1|l_data_rx[9]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[8]  ; i2s_transceiver:inst1|l_data_rx[8]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[8]  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; i2s_transceiver:inst1|l_data_rx[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.382  ; i2s_transceiver:inst1|l_data_rx_int[11] ; i2s_transceiver:inst1|l_data_rx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382  ; i2s_transceiver:inst1|l_data_rx_int[10] ; i2s_transceiver:inst1|l_data_rx[10]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; i2s_transceiver:inst1|l_data_rx[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; i2s_transceiver:inst1|l_data_rx[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.389  ; i2c_cntrl:inst3|count[13]               ; i2c_cntrl:inst3|count[13]               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.608      ;
; 0.389  ; i2c_cntrl:inst3|count1[15]              ; i2c_cntrl:inst3|count1[15]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.608      ;
; 0.394  ; i2s_transceiver:inst1|r_data_rx_int[11] ; i2s_transceiver:inst1|r_data_rx[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.613      ;
; 0.394  ; i2c_cntrl:inst3|reset_tmp               ; i2c_cntrl:inst3|reset_n                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.613      ;
; 0.395  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; i2s_transceiver:inst1|l_data_tx_int[1]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.614      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; -0.500       ; 2.584      ; 2.937      ;
; 0.478  ; i2s_transceiver:inst1|r_data_tx_int[13] ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.698      ;
; 0.478  ; i2s_transceiver:inst1|r_data_tx_int[11] ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.698      ;
; 0.478  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.698      ;
; 0.479  ; i2s_transceiver:inst1|l_data_tx_int[8]  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; i2s_transceiver:inst1|l_data_tx_int[6]  ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.698      ;
; 0.479  ; i2s_transceiver:inst1|l_data_tx_int[4]  ; i2s_transceiver:inst1|l_data_tx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.698      ;
; 0.480  ; i2s_transceiver:inst1|l_data_tx_int[10] ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.699      ;
; 0.480  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.699      ;
; 0.485  ; i2c_cntrl:inst3|enable                  ; i2c_cntrl:inst3|en                      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.704      ;
; 0.518  ; i2s_transceiver:inst1|l_data_rx_int[15] ; i2s_transceiver:inst1|l_data_rx[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.737      ;
; 0.523  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[0]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.092      ;
; 0.524  ; i2s_transceiver:inst1|r_data_rx_int[6]  ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.743      ;
; 0.524  ; i2s_transceiver:inst1|l_data_rx_int[14] ; i2s_transceiver:inst1|l_data_rx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.743      ;
; 0.524  ; i2s_transceiver:inst1|l_data_rx_int[14] ; i2s_transceiver:inst1|l_data_rx[14]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.743      ;
; 0.524  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; i2s_transceiver:inst1|l_data_rx_int[4]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.743      ;
; 0.524  ; i2s_transceiver:inst1|l_data_rx_int[0]  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.743      ;
; 0.525  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; i2s_transceiver:inst1|l_data_rx[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.744      ;
; 0.526  ; i2s_transceiver:inst1|r_data_rx_int[6]  ; i2s_transceiver:inst1|r_data_rx[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.745      ;
; 0.526  ; i2s_transceiver:inst1|l_data_rx_int[0]  ; i2s_transceiver:inst1|l_data_rx[0]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.745      ;
; 0.527  ; i2c_master:inst|state.slv_ack1          ; i2c_master:inst|state.wr                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.747      ;
; 0.529  ; i2s_transceiver:inst1|r_data_rx[12]     ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.097      ; 0.783      ;
; 0.534  ; i2s_transceiver:inst1|sclk_cnt[1]       ; i2s_transceiver:inst1|sclk_cnt[1]       ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.768      ;
; 0.536  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; i2s_transceiver:inst1|r_data_rx[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.755      ;
; 0.536  ; i2s_transceiver:inst1|r_data_rx_int[8]  ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.755      ;
; 0.536  ; i2s_transceiver:inst1|r_data_rx_int[1]  ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.755      ;
; 0.536  ; i2s_transceiver:inst1|l_data_rx_int[4]  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.755      ;
; 0.537  ; i2s_transceiver:inst1|sclk_cnt[2]       ; i2s_transceiver:inst1|sclk_cnt[2]       ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.771      ;
; 0.538  ; i2s_transceiver:inst1|r_data_rx_int[14] ; i2s_transceiver:inst1|r_data_rx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.757      ;
; 0.538  ; i2s_transceiver:inst1|r_data_rx_int[7]  ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.757      ;
; 0.538  ; i2s_transceiver:inst1|l_data_rx_int[7]  ; i2s_transceiver:inst1|l_data_rx[7]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.757      ;
; 0.538  ; i2c_master:inst|data_clk                ; i2c_master:inst|data_clk_prev           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.771      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[15] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[14] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[13] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[12] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[11] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[10] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[9]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[8]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[7]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[6]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[5]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[4]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[3]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[2]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.539  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[1]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.108      ;
; 0.552  ; i2s_transceiver:inst1|r_data_tx_int[14] ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.772      ;
; 0.553  ; i2s_transceiver:inst1|l_data_tx_int[11] ; i2s_transceiver:inst1|l_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.772      ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.048 ; i2s_transceiver:inst1|l_data_rx[4]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.251      ; 1.420      ;
; 0.063  ; i2s_transceiver:inst1|l_data_rx[1]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.238      ; 1.518      ;
; 0.063  ; i2s_transceiver:inst1|l_data_rx[7]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.239      ; 1.519      ;
; 0.067  ; i2s_transceiver:inst1|l_data_rx[5]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.243      ; 1.527      ;
; 0.083  ; i2s_transceiver:inst1|l_data_rx[6]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.239      ; 1.539      ;
; 0.095  ; i2s_transceiver:inst1|l_data_rx[9]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.241      ; 1.553      ;
; 0.098  ; i2s_transceiver:inst1|l_data_rx[11]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.242      ; 1.557      ;
; 0.117  ; i2s_transceiver:inst1|l_data_rx[10]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.242      ; 1.576      ;
; 0.125  ; i2s_transceiver:inst1|l_data_rx[14]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.242      ; 1.584      ;
; 0.132  ; i2s_transceiver:inst1|l_data_rx[15]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.242      ; 1.591      ;
; 0.137  ; i2s_transceiver:inst1|l_data_rx[0]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.238      ; 1.592      ;
; 0.140  ; i2s_transceiver:inst1|l_data_rx[12]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.242      ; 1.599      ;
; 0.141  ; i2s_transceiver:inst1|l_data_rx[13]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.242      ; 1.600      ;
; 0.160  ; i2s_transceiver:inst1|l_data_rx[3]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.241      ; 1.618      ;
; 0.184  ; i2s_transceiver:inst1|l_data_rx[2]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.241      ; 1.642      ;
; 0.210  ; i2s_transceiver:inst1|l_data_rx[8]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.241      ; 1.668      ;
; 0.370  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.953      ;
; 0.371  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.954      ;
; 0.381  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 0.948      ;
; 0.382  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 0.949      ;
; 0.382  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.965      ;
; 0.392  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 0.959      ;
; 0.394  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 0.961      ;
; 0.395  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 0.962      ;
; 0.399  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.982      ;
; 0.399  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.982      ;
; 0.400  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.983      ;
; 0.410  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.993      ;
; 0.414  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 0.997      ;
; 0.414  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 0.981      ;
; 0.429  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.012      ;
; 0.604  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.188      ;
; 0.605  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.189      ;
; 0.619  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.381      ; 1.187      ;
; 0.634  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.217      ;
; 0.635  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.218      ;
; 0.641  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.381      ; 1.209      ;
; 0.642  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.225      ;
; 0.643  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.226      ;
; 0.643  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 1.210      ;
; 0.644  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 1.211      ;
; 0.645  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.229      ;
; 0.646  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.230      ;
; 0.647  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.229      ;
; 0.648  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.230      ;
; 0.655  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.237      ;
; 0.656  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.239      ;
; 0.657  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.240      ;
; 0.661  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.243      ;
; 0.662  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.244      ;
; 0.663  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.246      ;
; 0.664  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.246      ;
; 0.664  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.247      ;
; 0.669  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.252      ;
; 0.687  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.393      ; 1.267      ;
; 0.688  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.270      ;
; 0.690  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.273      ;
; 0.691  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.274      ;
; 0.699  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.281      ;
; 0.701  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.283      ;
; 0.702  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.284      ;
; 0.702  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.284      ;
; 0.703  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.393      ; 1.283      ;
; 0.716  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.393      ; 1.296      ;
; 0.717  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.391      ; 1.295      ;
; 0.721  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.303      ;
; 0.728  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.391      ; 1.306      ;
; 0.745  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.393      ; 1.325      ;
; 0.808  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.391      ;
; 0.809  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.392      ;
; 0.809  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.393      ;
; 0.810  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.394      ;
; 0.834  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.418      ;
; 0.835  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.397      ; 1.419      ;
; 0.864  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.381      ; 1.432      ;
; 0.865  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.381      ; 1.433      ;
; 0.869  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.450      ;
; 0.873  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.454      ;
; 0.880  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.463      ;
; 0.902  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.485      ;
; 0.903  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.485      ;
; 0.904  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.486      ;
; 0.910  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.493      ;
; 0.911  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.396      ; 1.494      ;
; 0.913  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.425      ; 1.495      ;
; 0.914  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.425      ; 1.496      ;
; 0.915  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.496      ;
; 0.916  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.497      ;
; 0.917  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.425      ; 1.499      ;
; 0.934  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.516      ;
; 0.934  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.381      ; 1.502      ;
; 0.935  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.395      ; 1.517      ;
; 0.935  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.381      ; 1.503      ;
; 0.936  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.393      ; 1.516      ;
; 0.937  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.393      ; 1.517      ;
; 0.939  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.425      ; 1.521      ;
; 0.947  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.391      ; 1.525      ;
; 0.948  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.390      ; 1.525      ;
; 0.950  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.390      ; 1.527      ;
; 0.951  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.390      ; 1.528      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                         ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.358 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.580      ;
; 0.566 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.785      ;
; 0.569 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.788      ;
; 0.579 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.798      ;
; 0.599 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.818      ;
; 0.599 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.818      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CK_50M'                                                                                                        ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[4]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[14]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[13]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[12]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[9]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[3]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[2]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[4]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[5]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[7]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[8]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[10]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.625 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[11]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.534      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[1]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[2]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[3]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[4]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[5]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[6]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[7]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[0]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[14]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[15]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[12]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[13]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[10]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[11]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[8]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[9]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.543      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[6]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[7]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[5]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[2]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[3]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[0]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[1]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 2.541      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.542      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.624 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 2.533      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.616 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.543      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
; -1.615 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.542      ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CK_50M'                                                                                                               ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.938 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.157      ;
; 1.096 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.316      ;
; 1.096 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.316      ;
; 1.096 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.316      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1          ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack          ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.110 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2          ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.329      ;
; 1.290 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                    ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.510      ;
; 1.290 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready             ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.510      ;
; 1.290 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop              ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.510      ;
; 1.290 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command           ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.510      ;
; 1.290 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd                ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.510      ;
; 1.290 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start             ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.510      ;
; 1.364 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.583      ;
; 1.407 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.626      ;
; 1.521 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.064      ; 1.742      ;
; 1.630 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.064      ; 1.851      ;
; 1.764 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int            ; CK_50M       ; CK_50M      ; 0.000        ; 0.471      ; 2.392      ;
; 1.764 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.471      ; 2.392      ;
; 1.779 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int          ; CK_50M       ; CK_50M      ; 0.000        ; 0.455      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.781 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.453      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.445      ; 2.391      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]         ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]         ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.446      ; 2.392      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 1.810 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.424      ; 2.391      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
; 2.146 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 0.000        ; 0.089      ; 2.392      ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                             ;
+-------------+-----------------+------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+-------------+-----------------+------------------------------+------------------------------------------------+
; 150.69 MHz  ; 150.69 MHz      ; CK_50M                       ;                                                ;
; 398.25 MHz  ; 315.06 MHz      ; i2s_transceiver:inst1|ws_int ; limit due to minimum period restriction (tmin) ;
; 1060.45 MHz ; 500.0 MHz       ; i2c_cntrl:inst3|pack_end     ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -5.636 ; -827.031      ;
; i2s_transceiver:inst1|ws_int ; -1.511 ; -53.311       ;
; i2c_cntrl:inst3|pack_end     ; 0.057  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -0.044 ; -0.044        ;
; i2s_transceiver:inst1|ws_int ; -0.009 ; -0.009        ;
; i2c_cntrl:inst3|pack_end     ; 0.312  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CK_50M ; -1.335 ; -208.881            ;
+--------+--------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CK_50M ; 0.845 ; 0.000               ;
+--------+-------+---------------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -256.000      ;
; i2s_transceiver:inst1|ws_int ; -2.174 ; -98.960       ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CK_50M'                                                                                                                      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.636 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.552      ;
; -5.591 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.507      ;
; -5.579 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.409     ; 6.165      ;
; -5.567 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.408     ; 6.154      ;
; -5.540 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 6.479      ;
; -5.537 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.453      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.535 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.484      ;
; -5.514 ; i2s_transceiver:inst1|ws_cnt[9]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.408     ; 6.101      ;
; -5.495 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 6.434      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.406      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.490 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.439      ;
; -5.483 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.386     ; 6.092      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.478 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.376     ; 6.097      ;
; -5.471 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 6.388      ;
; -5.471 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 6.388      ;
; -5.471 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.385     ; 6.081      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.466 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.375     ; 6.086      ;
; -5.441 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 6.380      ;
; -5.437 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.353      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.436 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.385      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
; -5.428 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.079     ; 6.344      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a5  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a1  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a3  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a9  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a7  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a11 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a13 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a15 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~portb_address_reg0 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.497 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.437      ;
; -1.494 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.434      ;
; -1.492 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.432      ;
; -1.489 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.429      ;
; -1.488 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.428      ;
; -1.486 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.101      ;
; -1.483 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.098      ;
; -1.481 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.096      ;
; -1.478 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.093      ;
; -1.477 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.092      ;
; -1.443 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.383      ;
; -1.440 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.380      ;
; -1.438 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.378      ;
; -1.435 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.375      ;
; -1.434 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.374      ;
; -1.415 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.355      ;
; -1.412 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.352      ;
; -1.410 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.350      ;
; -1.407 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.347      ;
; -1.406 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.346      ;
; -1.404 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.019      ;
; -1.401 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.016      ;
; -1.400 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.340      ;
; -1.399 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.014      ;
; -1.397 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.337      ;
; -1.396 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.011      ;
; -1.395 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.335      ;
; -1.395 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.010      ;
; -1.392 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.332      ;
; -1.391 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.331      ;
; -1.386 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 2.001      ;
; -1.383 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.998      ;
; -1.381 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.996      ;
; -1.378 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.993      ;
; -1.377 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.992      ;
; -1.342 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.282      ;
; -1.339 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.279      ;
; -1.337 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.277      ;
; -1.334 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.274      ;
; -1.333 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.273      ;
; -1.332 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.256      ; 2.583      ;
; -1.325 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.940      ;
; -1.322 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.937      ;
; -1.320 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.934      ;
; -1.320 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.934      ;
; -1.320 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.935      ;
; -1.319 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.933      ;
; -1.317 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.932      ;
; -1.316 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.380     ; 1.931      ;
; -1.314 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.928      ;
; -1.314 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.928      ;
; -1.313 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.927      ;
; -1.300 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.239      ;
; -1.300 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.239      ;
; -1.299 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.238      ;
; -1.289 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.228      ;
; -1.289 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.228      ;
; -1.288 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.227      ;
; -1.246 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.185      ;
; -1.246 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.185      ;
; -1.245 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.184      ;
; -1.244 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.256      ; 2.495      ;
; -1.233 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.256      ; 2.484      ;
; -1.231 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.256      ; 2.482      ;
; -1.231 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.069     ; 2.157      ;
; -1.230 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.844      ;
; -1.230 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.844      ;
; -1.229 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.843      ;
; -1.218 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.157      ;
; -1.218 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.157      ;
; -1.217 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.156      ;
; -1.216 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.156      ;
; -1.214 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.154      ;
; -1.213 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.069     ; 2.139      ;
; -1.207 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.821      ;
; -1.207 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.821      ;
; -1.207 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.146      ;
; -1.207 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.146      ;
; -1.206 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.381     ; 1.820      ;
; -1.206 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.145      ;
; -1.203 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.142      ;
; -1.203 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.142      ;
; -1.203 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.143      ;
; -1.203 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.069     ; 2.129      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                         ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.057 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.883      ;
; 0.057 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.883      ;
; 0.080 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.860      ;
; 0.145 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.795      ;
; 0.145 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.795      ;
; 0.146 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.794      ;
; 0.357 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
; 0.357 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
; 0.357 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
; 0.357 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CK_50M'                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.044 ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.337      ; 2.647      ;
; 0.181  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[0]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.983      ; 2.518      ;
; 0.299  ; i2s_transceiver:inst1|ws_cnt[31]        ; i2s_transceiver:inst1|ws_cnt[31]        ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.511      ;
; 0.306  ; i2s_transceiver:inst1|sclk_int          ; i2s_transceiver:inst1|sclk_int          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.519      ;
; 0.311  ; i2c_cntrl:inst3|i2s_en                  ; i2c_cntrl:inst3|i2s_en                  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_cntrl:inst3|pack_count[3]           ; i2c_cntrl:inst3|pack_count[3]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_cntrl:inst3|pack_count[2]           ; i2c_cntrl:inst3|pack_count[2]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2s_transceiver:inst1|sd_tx             ; i2s_transceiver:inst1|sd_tx             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|sda_int                 ; i2c_master:inst|sda_int                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|stretch                 ; i2c_master:inst|stretch                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|state.ready             ; i2c_master:inst|state.ready             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|state.command           ; i2c_master:inst|state.command           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|state.rd                ; i2c_master:inst|state.rd                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_cntrl:inst3|reset_tmp               ; i2c_cntrl:inst3|reset_tmp               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|data_wr[7]              ; i2c_cntrl:inst3|data_wr[7]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|pack_count[0]           ; i2c_cntrl:inst3|pack_count[0]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|pack_count[1]           ; i2c_cntrl:inst3|pack_count[1]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|count1[0]               ; i2c_cntrl:inst3|count1[0]               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.320  ; i2c_master:inst|bit_cnt[0]              ; i2c_master:inst|bit_cnt[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.519      ;
; 0.338  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.537      ;
; 0.339  ; i2s_transceiver:inst1|r_data_tx_int[10] ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.538      ;
; 0.340  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.539      ;
; 0.341  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.540      ;
; 0.344  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; i2s_transceiver:inst1|l_data_rx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.543      ;
; 0.345  ; i2s_transceiver:inst1|l_data_rx_int[13] ; i2s_transceiver:inst1|l_data_rx[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345  ; i2s_transceiver:inst1|l_data_rx_int[13] ; i2s_transceiver:inst1|l_data_rx_int[14] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345  ; i2s_transceiver:inst1|l_data_rx_int[11] ; i2s_transceiver:inst1|l_data_rx[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; i2s_transceiver:inst1|l_data_rx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; i2s_transceiver:inst1|l_data_rx[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.544      ;
; 0.345  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.544      ;
; 0.346  ; i2c_cntrl:inst3|count[13]               ; i2c_cntrl:inst3|count[13]               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[12] ; i2s_transceiver:inst1|l_data_rx[12]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[12] ; i2s_transceiver:inst1|l_data_rx_int[13] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[10] ; i2s_transceiver:inst1|l_data_rx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; i2s_transceiver:inst1|l_data_rx[9]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[8]  ; i2s_transceiver:inst1|l_data_rx[8]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[8]  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; i2s_transceiver:inst1|l_data_rx[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346  ; i2c_cntrl:inst3|count1[15]              ; i2c_cntrl:inst3|count1[15]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.347  ; i2s_transceiver:inst1|l_data_rx_int[11] ; i2s_transceiver:inst1|l_data_rx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.546      ;
; 0.347  ; i2s_transceiver:inst1|l_data_rx_int[10] ; i2s_transceiver:inst1|l_data_rx[10]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.546      ;
; 0.347  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; i2s_transceiver:inst1|l_data_rx[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.546      ;
; 0.347  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; i2s_transceiver:inst1|l_data_rx[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.546      ;
; 0.356  ; i2c_cntrl:inst3|reset_tmp               ; i2c_cntrl:inst3|reset_n                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.556      ;
; 0.357  ; i2s_transceiver:inst1|r_data_rx_int[11] ; i2s_transceiver:inst1|r_data_rx[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.358  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; i2s_transceiver:inst1|l_data_tx_int[1]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.557      ;
; 0.364  ; i2c_cntrl:inst3|pack_end                ; i2c_cntrl:inst3|pack_end                ; i2c_cntrl:inst3|pack_end     ; CK_50M      ; 0.000        ; 1.982      ; 2.700      ;
; 0.432  ; i2s_transceiver:inst1|l_data_tx_int[8]  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.631      ;
; 0.432  ; i2s_transceiver:inst1|l_data_tx_int[6]  ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.631      ;
; 0.432  ; i2s_transceiver:inst1|l_data_tx_int[4]  ; i2s_transceiver:inst1|l_data_tx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.631      ;
; 0.432  ; i2s_transceiver:inst1|r_data_tx_int[13] ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.631      ;
; 0.432  ; i2s_transceiver:inst1|r_data_tx_int[11] ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.631      ;
; 0.432  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.631      ;
; 0.433  ; i2s_transceiver:inst1|l_data_tx_int[10] ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.632      ;
; 0.434  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.633      ;
; 0.438  ; i2c_cntrl:inst3|enable                  ; i2c_cntrl:inst3|en                      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.637      ;
; 0.467  ; i2s_transceiver:inst1|l_data_rx_int[15] ; i2s_transceiver:inst1|l_data_rx[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.666      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[15] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[14] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[13] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[12] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[11] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[10] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[9]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[8]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[7]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[6]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[5]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[4]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[3]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[2]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.467  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[1]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.795      ;
; 0.470  ; i2s_transceiver:inst1|r_data_rx_int[6]  ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.670      ;
; 0.471  ; i2s_transceiver:inst1|l_data_rx_int[14] ; i2s_transceiver:inst1|l_data_rx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.670      ;
; 0.472  ; i2s_transceiver:inst1|r_data_rx_int[6]  ; i2s_transceiver:inst1|r_data_rx[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.672      ;
; 0.472  ; i2s_transceiver:inst1|l_data_rx_int[14] ; i2s_transceiver:inst1|l_data_rx[14]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.671      ;
; 0.472  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; i2s_transceiver:inst1|l_data_rx[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.671      ;
; 0.472  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; i2s_transceiver:inst1|l_data_rx_int[4]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.671      ;
; 0.472  ; i2s_transceiver:inst1|l_data_rx_int[0]  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.671      ;
; 0.473  ; i2s_transceiver:inst1|l_data_rx_int[0]  ; i2s_transceiver:inst1|l_data_rx[0]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.672      ;
; 0.481  ; i2s_transceiver:inst1|sclk_cnt[1]       ; i2s_transceiver:inst1|sclk_cnt[1]       ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.693      ;
; 0.482  ; i2s_transceiver:inst1|r_data_rx_int[8]  ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.682      ;
; 0.482  ; i2s_transceiver:inst1|r_data_rx_int[1]  ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.682      ;
; 0.483  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; i2s_transceiver:inst1|r_data_rx[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.682      ;
; 0.483  ; i2c_master:inst|state.slv_ack1          ; i2c_master:inst|state.wr                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.683      ;
; 0.484  ; i2s_transceiver:inst1|r_data_rx_int[14] ; i2s_transceiver:inst1|r_data_rx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.684      ;
; 0.484  ; i2s_transceiver:inst1|r_data_rx_int[7]  ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.684      ;
; 0.484  ; i2s_transceiver:inst1|l_data_rx_int[4]  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.683      ;
; 0.484  ; i2c_master:inst|data_clk                ; i2c_master:inst|data_clk_prev           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.695      ;
; 0.484  ; i2s_transceiver:inst1|sclk_cnt[2]       ; i2s_transceiver:inst1|sclk_cnt[2]       ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.696      ;
; 0.485  ; i2s_transceiver:inst1|r_data_rx[12]     ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.087      ; 0.716      ;
; 0.485  ; i2s_transceiver:inst1|l_data_rx_int[7]  ; i2s_transceiver:inst1|l_data_rx[7]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.684      ;
; 0.492  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; -0.500       ; 2.337      ; 2.683      ;
; 0.496  ; i2s_transceiver:inst1|r_data_tx_int[14] ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.497  ; i2s_transceiver:inst1|l_data_tx_int[11] ; i2s_transceiver:inst1|l_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497  ; i2s_transceiver:inst1|l_data_tx_int[3]  ; i2s_transceiver:inst1|l_data_tx_int[4]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.696      ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.009 ; i2s_transceiver:inst1|l_data_rx[4]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.122      ; 1.312      ;
; 0.085  ; i2s_transceiver:inst1|l_data_rx[6]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.112      ; 1.396      ;
; 0.097  ; i2s_transceiver:inst1|l_data_rx[7]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.112      ; 1.408      ;
; 0.099  ; i2s_transceiver:inst1|l_data_rx[1]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.109      ; 1.407      ;
; 0.105  ; i2s_transceiver:inst1|l_data_rx[11]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.417      ;
; 0.106  ; i2s_transceiver:inst1|l_data_rx[5]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.114      ; 1.419      ;
; 0.122  ; i2s_transceiver:inst1|l_data_rx[9]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.434      ;
; 0.125  ; i2s_transceiver:inst1|l_data_rx[10]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.437      ;
; 0.137  ; i2s_transceiver:inst1|l_data_rx[15]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.449      ;
; 0.156  ; i2s_transceiver:inst1|l_data_rx[14]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.468      ;
; 0.166  ; i2s_transceiver:inst1|l_data_rx[12]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.478      ;
; 0.167  ; i2s_transceiver:inst1|l_data_rx[0]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.109      ; 1.475      ;
; 0.168  ; i2s_transceiver:inst1|l_data_rx[13]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.480      ;
; 0.176  ; i2s_transceiver:inst1|l_data_rx[3]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.488      ;
; 0.208  ; i2s_transceiver:inst1|l_data_rx[2]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.520      ;
; 0.233  ; i2s_transceiver:inst1|l_data_rx[8]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 1.113      ; 1.545      ;
; 0.357  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.880      ;
; 0.359  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.882      ;
; 0.364  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 0.874      ;
; 0.366  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 0.876      ;
; 0.369  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.892      ;
; 0.375  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 0.885      ;
; 0.378  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 0.888      ;
; 0.380  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 0.890      ;
; 0.386  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.909      ;
; 0.392  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.915      ;
; 0.393  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.916      ;
; 0.395  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.918      ;
; 0.397  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 0.907      ;
; 0.398  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.921      ;
; 0.412  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 0.935      ;
; 0.575  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.099      ;
; 0.577  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.101      ;
; 0.584  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.342      ; 1.095      ;
; 0.602  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.125      ;
; 0.603  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 1.113      ;
; 0.604  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.127      ;
; 0.605  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.128      ;
; 0.605  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.341      ; 1.115      ;
; 0.606  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.342      ; 1.117      ;
; 0.607  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.130      ;
; 0.610  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.133      ;
; 0.612  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.135      ;
; 0.612  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.136      ;
; 0.614  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.138      ;
; 0.618  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.141      ;
; 0.619  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.141      ;
; 0.620  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.143      ;
; 0.624  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.146      ;
; 0.625  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.148      ;
; 0.626  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.148      ;
; 0.627  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.150      ;
; 0.629  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.152      ;
; 0.632  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.155      ;
; 0.649  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.352      ; 1.170      ;
; 0.650  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.172      ;
; 0.651  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.174      ;
; 0.653  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.176      ;
; 0.655  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.177      ;
; 0.660  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.183      ;
; 0.662  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.185      ;
; 0.663  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.352      ; 1.184      ;
; 0.663  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.186      ;
; 0.677  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.199      ;
; 0.686  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.352      ; 1.207      ;
; 0.686  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.351      ; 1.206      ;
; 0.686  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.351      ; 1.206      ;
; 0.702  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.352      ; 1.223      ;
; 0.767  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.291      ;
; 0.768  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.292      ;
; 0.769  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.293      ;
; 0.770  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.294      ;
; 0.790  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.314      ;
; 0.792  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.316      ;
; 0.813  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.342      ; 1.324      ;
; 0.815  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.342      ; 1.326      ;
; 0.818  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.340      ;
; 0.821  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.343      ;
; 0.824  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.348      ;
; 0.834  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 1.358      ;
; 0.835  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 1.359      ;
; 0.837  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 1.361      ;
; 0.844  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.380      ; 1.368      ;
; 0.846  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.355      ; 1.370      ;
; 0.849  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.371      ;
; 0.851  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.373      ;
; 0.854  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.377      ;
; 0.855  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.378      ;
; 0.859  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.381      ;
; 0.861  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.383      ;
; 0.869  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.392      ;
; 0.871  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.354      ; 1.394      ;
; 0.873  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.342      ; 1.384      ;
; 0.873  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.056      ; 1.073      ;
; 0.875  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.342      ; 1.386      ;
; 0.877  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.352      ; 1.398      ;
; 0.879  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.352      ; 1.400      ;
; 0.879  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.056      ; 1.079      ;
; 0.886  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.351      ; 1.406      ;
; 0.889  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.348      ; 1.406      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                          ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.312 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.519      ;
; 0.511 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.710      ;
; 0.514 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.713      ;
; 0.520 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.719      ;
; 0.535 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.734      ;
; 0.535 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.734      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CK_50M'                                                                                                         ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.335 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[1]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[2]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[3]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[4]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[5]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[6]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[7]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[0]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.067     ; 2.262      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[4]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[14]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[13]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[12]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[9]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[3]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.261      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[2]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[4]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[5]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[7]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[8]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[10]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.334 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[11]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.076     ; 2.253      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[14]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[15]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[12]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[13]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[10]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[11]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[8]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.333 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[9]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 2.262      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[6]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[7]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[5]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[2]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[3]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[0]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.332 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[1]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.068     ; 2.259      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[15]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[6]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[0]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 2.261      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
; -1.325 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.058     ; 2.262      ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CK_50M'                                                                                                                ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.845 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.045      ;
; 0.845 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.045      ;
; 0.998 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.198      ;
; 0.998 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.198      ;
; 0.998 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.198      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1          ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack          ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.012 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2          ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.212      ;
; 1.175 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                    ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.376      ;
; 1.175 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready             ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.376      ;
; 1.175 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop              ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.376      ;
; 1.175 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command           ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.376      ;
; 1.175 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd                ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.376      ;
; 1.175 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start             ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.376      ;
; 1.222 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.422      ;
; 1.259 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.459      ;
; 1.371 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.572      ;
; 1.471 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.672      ;
; 1.561 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int            ; CK_50M       ; CK_50M      ; 0.000        ; 0.425      ; 2.130      ;
; 1.561 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.425      ; 2.130      ;
; 1.574 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int          ; CK_50M       ; CK_50M      ; 0.000        ; 0.411      ; 2.129      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.575 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 2.128      ;
; 1.585 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.402      ; 2.131      ;
; 1.585 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.130      ;
; 1.585 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.402      ; 2.131      ;
; 1.585 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.402      ; 2.131      ;
; 1.585 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.402      ; 2.131      ;
; 1.585 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.402      ; 2.131      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.400      ; 2.130      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]         ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.131      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]         ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.131      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.131      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.131      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.131      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.131      ;
; 1.586 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.401      ; 2.131      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.381      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[10] ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[12] ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[13] ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[14] ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
; 1.904 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[15] ; CK_50M       ; CK_50M      ; 0.000        ; 0.081      ; 2.129      ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.165 ; -420.689      ;
; i2s_transceiver:inst1|ws_int ; -0.607 ; -14.997       ;
; i2c_cntrl:inst3|pack_end     ; 0.402  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; i2s_transceiver:inst1|ws_int ; -0.094 ; -0.233        ;
; CK_50M                       ; -0.007 ; -0.007        ;
; i2c_cntrl:inst3|pack_end     ; 0.186  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CK_50M ; -0.544 ; -77.224             ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CK_50M ; 0.513 ; 0.000               ;
+--------+-------+---------------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -271.335      ;
; i2s_transceiver:inst1|ws_int ; -1.000 ; -52.000       ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CK_50M'                                                                                                                      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.165 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.099      ;
; -3.148 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.082      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.115 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.071      ;
; -3.114 ; i2s_transceiver:inst1|ws_cnt[21] ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.241     ; 3.860      ;
; -3.114 ; i2s_transceiver:inst1|ws_cnt[21] ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.241     ; 3.860      ;
; -3.113 ; i2s_transceiver:inst1|ws_cnt[19] ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.241     ; 3.859      ;
; -3.113 ; i2s_transceiver:inst1|ws_cnt[19] ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.241     ; 3.859      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.107 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.063      ;
; -3.100 ; i2s_transceiver:inst1|ws_cnt[17] ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.241     ; 3.846      ;
; -3.100 ; i2s_transceiver:inst1|ws_cnt[17] ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.241     ; 3.846      ;
; -3.097 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.031      ;
; -3.086 ; i2s_transceiver:inst1|ws_cnt[9]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.251     ; 3.822      ;
; -3.083 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.017      ;
; -3.083 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.017      ;
; -3.082 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.016      ;
; -3.081 ; i2s_transceiver:inst1|ws_cnt[9]  ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.251     ; 3.817      ;
; -3.081 ; i2s_transceiver:inst1|ws_cnt[9]  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.251     ; 3.817      ;
; -3.077 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 4.027      ;
; -3.076 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.251     ; 3.812      ;
; -3.075 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.009      ;
; -3.075 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 4.009      ;
; -3.067 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.251     ; 3.803      ;
; -3.060 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 4.010      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.043 ; i2s_transceiver:inst1|ws_cnt[8]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.801      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.039 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.995      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.792      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.792      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.792      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[10] ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.229     ; 3.792      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.607 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.558      ;
; -0.605 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.556      ;
; -0.604 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.555      ;
; -0.599 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.550      ;
; -0.576 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.331      ;
; -0.574 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.329      ;
; -0.573 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.328      ;
; -0.571 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.522      ;
; -0.569 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.520      ;
; -0.568 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.519      ;
; -0.568 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.323      ;
; -0.568 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.323      ;
; -0.563 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.514      ;
; -0.563 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.514      ;
; -0.550 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.035     ; 1.502      ;
; -0.548 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.035     ; 1.500      ;
; -0.547 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.035     ; 1.499      ;
; -0.542 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.493      ;
; -0.542 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.035     ; 1.494      ;
; -0.542 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.035     ; 1.494      ;
; -0.540 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.491      ;
; -0.539 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.490      ;
; -0.534 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.485      ;
; -0.534 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.485      ;
; -0.516 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.271      ;
; -0.514 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.269      ;
; -0.513 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.268      ;
; -0.508 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.263      ;
; -0.508 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.263      ;
; -0.507 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.262      ;
; -0.505 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.260      ;
; -0.504 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.259      ;
; -0.502 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.453      ;
; -0.500 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.451      ;
; -0.499 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.450      ;
; -0.499 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.254      ;
; -0.499 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.254      ;
; -0.494 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.445      ;
; -0.494 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.445      ;
; -0.474 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.613      ;
; -0.472 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.422      ;
; -0.462 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.412      ;
; -0.461 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.411      ;
; -0.460 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.215      ;
; -0.458 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.213      ;
; -0.458 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.212      ;
; -0.458 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.212      ;
; -0.457 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.212      ;
; -0.457 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.211      ;
; -0.457 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.211      ;
; -0.457 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.211      ;
; -0.456 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.210      ;
; -0.455 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.594      ;
; -0.452 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.207      ;
; -0.452 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.232     ; 1.207      ;
; -0.436 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.386      ;
; -0.436 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.386      ;
; -0.436 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.386      ;
; -0.424 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.044     ; 1.367      ;
; -0.419 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.558      ;
; -0.419 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.558      ;
; -0.416 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.044     ; 1.359      ;
; -0.415 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.554      ;
; -0.415 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.366      ;
; -0.415 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.366      ;
; -0.415 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.366      ;
; -0.413 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.364      ;
; -0.413 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.364      ;
; -0.412 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.363      ;
; -0.411 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.550      ;
; -0.409 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.360      ;
; -0.408 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.547      ;
; -0.407 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.358      ;
; -0.407 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.357      ;
; -0.407 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.357      ;
; -0.407 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.357      ;
; -0.399 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.350      ;
; -0.398 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.153      ; 1.538      ;
; -0.393 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.344      ;
; -0.393 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.036     ; 1.344      ;
; -0.391 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.145      ;
; -0.391 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.145      ;
; -0.390 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.144      ;
; -0.390 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.529      ;
; -0.390 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.153      ; 1.530      ;
; -0.388 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.044     ; 1.331      ;
; -0.384 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.044     ; 1.327      ;
; -0.383 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.522      ;
; -0.381 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.135      ;
; -0.381 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.135      ;
; -0.381 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.233     ; 1.135      ;
; -0.379 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.518      ;
; -0.378 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.044     ; 1.321      ;
; -0.369 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.035     ; 1.321      ;
; -0.367 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.035     ; 1.319      ;
; -0.367 ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.317      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                         ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.402 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.548      ;
; 0.405 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.545      ;
; 0.421 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.529      ;
; 0.458 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.492      ;
; 0.459 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.491      ;
; 0.460 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.490      ;
; 0.591 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.094 ; i2s_transceiver:inst1|l_data_rx[4]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.740      ; 0.780      ;
; -0.041 ; i2s_transceiver:inst1|l_data_rx[7]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.733      ; 0.826      ;
; -0.040 ; i2s_transceiver:inst1|l_data_rx[5]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.735      ; 0.829      ;
; -0.037 ; i2s_transceiver:inst1|l_data_rx[1]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.731      ; 0.828      ;
; -0.035 ; i2s_transceiver:inst1|l_data_rx[6]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.733      ; 0.832      ;
; -0.032 ; i2s_transceiver:inst1|l_data_rx[11]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.836      ;
; -0.021 ; i2s_transceiver:inst1|l_data_rx[9]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.847      ;
; -0.020 ; i2s_transceiver:inst1|l_data_rx[10]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.848      ;
; -0.008 ; i2s_transceiver:inst1|l_data_rx[14]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.860      ;
; -0.006 ; i2s_transceiver:inst1|l_data_rx[15]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.862      ;
; -0.005 ; i2s_transceiver:inst1|l_data_rx[0]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.731      ; 0.860      ;
; 0.003  ; i2s_transceiver:inst1|l_data_rx[13]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.733      ; 0.870      ;
; 0.003  ; i2s_transceiver:inst1|l_data_rx[12]                                                                           ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.733      ; 0.870      ;
; 0.022  ; i2s_transceiver:inst1|l_data_rx[3]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.890      ;
; 0.028  ; i2s_transceiver:inst1|l_data_rx[2]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.896      ;
; 0.052  ; i2s_transceiver:inst1|l_data_rx[8]                                                                            ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.734      ; 0.920      ;
; 0.197  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.536      ;
; 0.198  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.535      ;
; 0.199  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.527      ;
; 0.200  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.526      ;
; 0.203  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.540      ;
; 0.205  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.533      ;
; 0.206  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.532      ;
; 0.208  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.534      ;
; 0.214  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.553      ;
; 0.217  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.545      ;
; 0.220  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.559      ;
; 0.221  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.558      ;
; 0.222  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.559      ;
; 0.222  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.561      ;
; 0.232  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.569      ;
; 0.327  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.236      ; 0.667      ;
; 0.328  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.666      ;
; 0.331  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.658      ;
; 0.340  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.669      ;
; 0.346  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.674      ;
; 0.347  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.686      ;
; 0.347  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.673      ;
; 0.347  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.236      ; 0.687      ;
; 0.348  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.685      ;
; 0.348  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.687      ;
; 0.348  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.686      ;
; 0.349  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.686      ;
; 0.356  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.695      ;
; 0.357  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.694      ;
; 0.357  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.696      ;
; 0.358  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.695      ;
; 0.359  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.698      ;
; 0.360  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.697      ;
; 0.366  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.705      ;
; 0.369  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.705      ;
; 0.370  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.709      ;
; 0.371  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.710      ;
; 0.371  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.708      ;
; 0.374  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.712      ;
; 0.375  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.711      ;
; 0.388  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.727      ;
; 0.389  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.726      ;
; 0.389  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.727      ;
; 0.389  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.726      ;
; 0.391  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.728      ;
; 0.397  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.732      ;
; 0.398  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.734      ;
; 0.407  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.745      ;
; 0.417  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.754      ;
; 0.420  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.230      ; 0.754      ;
; 0.420  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a8~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.756      ;
; 0.428  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.763      ;
; 0.429  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.236      ; 0.769      ;
; 0.429  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.236      ; 0.769      ;
; 0.430  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.768      ;
; 0.430  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.768      ;
; 0.443  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.236      ; 0.783      ;
; 0.444  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.782      ;
; 0.445  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.774      ;
; 0.446  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.773      ;
; 0.475  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.791      ;
; 0.479  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.795      ;
; 0.480  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.796      ;
; 0.483  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.821      ;
; 0.492  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.828      ;
; 0.493  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.831      ;
; 0.493  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.236      ; 0.833      ;
; 0.500  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.816      ;
; 0.503  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.841      ;
; 0.504  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.840      ;
; 0.505  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.842      ;
; 0.505  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.844      ;
; 0.505  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.235      ; 0.844      ;
; 0.506  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a6~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.843      ;
; 0.510  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.848      ;
; 0.511  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.232      ; 0.847      ;
; 0.514  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.843      ;
; 0.515  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.842      ;
; 0.520  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.036      ; 0.640      ;
; 0.521  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.858      ;
; 0.522  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a12~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.857      ;
; 0.522  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.036      ; 0.642      ;
; 0.525  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.047      ; 0.676      ;
; 0.525  ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9] ; delay_mod:inst4|altshift_taps:Delay_reg_rtl_0|shift_taps_cbm:auto_generated|altsyncram_0r81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.047      ; 0.676      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CK_50M'                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.007 ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.451      ; 1.663      ;
; 0.125  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[0]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.242      ; 1.586      ;
; 0.132  ; i2c_cntrl:inst3|pack_end                ; i2c_cntrl:inst3|pack_end                ; i2c_cntrl:inst3|pack_end     ; CK_50M      ; 0.000        ; 1.240      ; 1.591      ;
; 0.179  ; i2s_transceiver:inst1|ws_cnt[31]        ; i2s_transceiver:inst1|ws_cnt[31]        ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.185  ; i2s_transceiver:inst1|sclk_int          ; i2s_transceiver:inst1|sclk_int          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.314      ;
; 0.186  ; i2c_cntrl:inst3|data_wr[7]              ; i2c_cntrl:inst3|data_wr[7]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|i2s_en                  ; i2c_cntrl:inst3|i2s_en                  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[3]           ; i2c_cntrl:inst3|pack_count[3]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[0]           ; i2c_cntrl:inst3|pack_count[0]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[1]           ; i2c_cntrl:inst3|pack_count[1]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[2]           ; i2c_cntrl:inst3|pack_count[2]           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2s_transceiver:inst1|sd_tx             ; i2s_transceiver:inst1|sd_tx             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master:inst|sda_int                 ; i2c_master:inst|sda_int                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master:inst|stretch                 ; i2c_master:inst|stretch                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master:inst|state.ready             ; i2c_master:inst|state.ready             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master:inst|state.command           ; i2c_master:inst|state.command           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master:inst|state.rd                ; i2c_master:inst|state.rd                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|reset_tmp               ; i2c_cntrl:inst3|reset_tmp               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|count1[0]               ; i2c_cntrl:inst3|count1[0]               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.192  ; i2s_transceiver:inst1|r_data_tx_int[3]  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; i2s_transceiver:inst1|r_data_tx_int[10] ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; i2c_master:inst|bit_cnt[0]              ; i2c_master:inst|bit_cnt[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; i2s_transceiver:inst1|r_data_tx_int[6]  ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; i2s_transceiver:inst1|r_data_tx_int[4]  ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; i2s_transceiver:inst1|r_data_tx_int[1]  ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.316      ;
; 0.196  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; i2s_transceiver:inst1|l_data_rx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.317      ;
; 0.196  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.317      ;
; 0.197  ; i2s_transceiver:inst1|l_data_rx_int[11] ; i2s_transceiver:inst1|l_data_rx[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; i2s_transceiver:inst1|l_data_rx_int[10] ; i2s_transceiver:inst1|l_data_rx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; i2s_transceiver:inst1|l_data_rx_int[8]  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[13] ; i2s_transceiver:inst1|l_data_rx[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[13] ; i2s_transceiver:inst1|l_data_rx_int[14] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[12] ; i2s_transceiver:inst1|l_data_rx_int[13] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; i2s_transceiver:inst1|l_data_rx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[8]  ; i2s_transceiver:inst1|l_data_rx[8]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[6]  ; i2s_transceiver:inst1|l_data_rx[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; i2s_transceiver:inst1|l_data_rx[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[2]  ; i2s_transceiver:inst1|l_data_rx[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; i2s_transceiver:inst1|l_data_rx[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.319      ;
; 0.199  ; i2s_transceiver:inst1|l_data_rx_int[12] ; i2s_transceiver:inst1|l_data_rx[12]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.319      ;
; 0.199  ; i2s_transceiver:inst1|l_data_rx_int[9]  ; i2s_transceiver:inst1|l_data_rx[9]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.319      ;
; 0.200  ; i2s_transceiver:inst1|l_data_rx_int[11] ; i2s_transceiver:inst1|l_data_rx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.320      ;
; 0.200  ; i2s_transceiver:inst1|l_data_rx_int[10] ; i2s_transceiver:inst1|l_data_rx[10]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.320      ;
; 0.203  ; i2c_cntrl:inst3|count1[15]              ; i2c_cntrl:inst3|count1[15]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.324      ;
; 0.204  ; i2c_cntrl:inst3|count[13]               ; i2c_cntrl:inst3|count[13]               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.324      ;
; 0.205  ; i2s_transceiver:inst1|r_data_rx_int[11] ; i2s_transceiver:inst1|r_data_rx[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.326      ;
; 0.205  ; i2c_cntrl:inst3|reset_tmp               ; i2c_cntrl:inst3|reset_n                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.326      ;
; 0.206  ; i2s_transceiver:inst1|l_data_tx_int[0]  ; i2s_transceiver:inst1|l_data_tx_int[1]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.326      ;
; 0.220  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[0]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.674      ;
; 0.252  ; i2s_transceiver:inst1|r_data_tx_int[13] ; i2s_transceiver:inst1|r_data_tx_int[14] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.373      ;
; 0.253  ; i2s_transceiver:inst1|r_data_tx_int[9]  ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.374      ;
; 0.254  ; i2s_transceiver:inst1|l_data_tx_int[6]  ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; i2s_transceiver:inst1|l_data_tx_int[4]  ; i2s_transceiver:inst1|l_data_tx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; i2s_transceiver:inst1|r_data_tx_int[11] ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.375      ;
; 0.255  ; i2s_transceiver:inst1|l_data_tx_int[10] ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255  ; i2s_transceiver:inst1|l_data_tx_int[8]  ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.375      ;
; 0.259  ; i2c_cntrl:inst3|enable                  ; i2c_cntrl:inst3|en                      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.380      ;
; 0.269  ; i2s_transceiver:inst1|l_data_rx_int[15] ; i2s_transceiver:inst1|l_data_rx[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.389      ;
; 0.270  ; i2s_transceiver:inst1|r_data_rx_int[6]  ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; i2s_transceiver:inst1|l_data_rx_int[0]  ; i2s_transceiver:inst1|l_data_rx_int[1]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.391      ;
; 0.271  ; i2s_transceiver:inst1|l_data_rx_int[14] ; i2s_transceiver:inst1|l_data_rx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.391      ;
; 0.271  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; i2s_transceiver:inst1|l_data_rx[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.392      ;
; 0.271  ; i2s_transceiver:inst1|l_data_rx_int[3]  ; i2s_transceiver:inst1|l_data_rx_int[4]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.392      ;
; 0.271  ; i2c_master:inst|state.slv_ack1          ; i2c_master:inst|state.wr                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.392      ;
; 0.272  ; i2s_transceiver:inst1|r_data_rx[12]     ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.059      ; 0.415      ;
; 0.272  ; i2s_transceiver:inst1|r_data_rx_int[6]  ; i2s_transceiver:inst1|r_data_rx[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272  ; i2s_transceiver:inst1|l_data_rx_int[14] ; i2s_transceiver:inst1|l_data_rx[14]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.392      ;
; 0.272  ; i2s_transceiver:inst1|l_data_rx_int[0]  ; i2s_transceiver:inst1|l_data_rx[0]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.393      ;
; 0.277  ; i2s_transceiver:inst1|r_data_rx_int[5]  ; i2s_transceiver:inst1|r_data_rx[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.398      ;
; 0.277  ; i2s_transceiver:inst1|r_data_rx_int[1]  ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.398      ;
; 0.278  ; i2s_transceiver:inst1|r_data_rx_int[8]  ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; i2s_transceiver:inst1|l_data_rx_int[4]  ; i2s_transceiver:inst1|l_data_rx_int[5]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.399      ;
; 0.279  ; i2s_transceiver:inst1|l_data_rx_int[7]  ; i2s_transceiver:inst1|l_data_rx[7]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.400      ;
; 0.279  ; i2c_master:inst|data_clk                ; i2c_master:inst|data_clk_prev           ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.407      ;
; 0.280  ; i2s_transceiver:inst1|r_data_rx_int[14] ; i2s_transceiver:inst1|r_data_rx_int[15] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.401      ;
; 0.280  ; i2s_transceiver:inst1|r_data_rx_int[7]  ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.401      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[15] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[14] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[13] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[12] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[11] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[10] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[9]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[8]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[7]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[6]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[5]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[4]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[3]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[2]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|l_data_tx_int[1]  ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.734      ;
; 0.284  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[15] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.248      ; 1.751      ;
; 0.284  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[14] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.248      ; 1.751      ;
; 0.284  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[13] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.248      ; 1.751      ;
; 0.284  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[12] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.248      ; 1.751      ;
; 0.284  ; i2s_transceiver:inst1|ws_int            ; i2s_transceiver:inst1|r_data_tx_int[11] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.248      ; 1.751      ;
+--------+-----------------------------------------+-----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                          ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.186 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.314      ;
; 0.295 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.418      ;
; 0.309 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.430      ;
; 0.320 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.443      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CK_50M'                                                                                                         ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[1]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[2]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[3]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[4]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[5]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[6]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[7]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.544 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|ws_cnt[0]         ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[14]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[15]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[12]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[13]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[10]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[11]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[8]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[9]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.044     ; 1.486      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[6]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[7]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[4]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[5]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[2]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[3]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[0]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_rx[1]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 1.484      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[14]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[13]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[12]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[9]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[3]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.045     ; 1.485      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[2]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[4]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[5]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[7]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[8]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[10]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[11]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.543 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|l_data_tx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.051     ; 1.479      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[13] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[14] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx_int[15] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[15]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[6]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_rx[0]      ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[1]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[2]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[3]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[4]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[5]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[6]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[7]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[8]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[9]  ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[10] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[11] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
; -0.537 ; i2c_cntrl:inst3|i2s_en ; i2s_transceiver:inst1|r_data_tx_int[12] ; CK_50M       ; CK_50M      ; 1.000        ; -0.039     ; 1.485      ;
+--------+------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CK_50M'                                                                                                                ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.513 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.634      ;
; 0.591 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.713      ;
; 0.591 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.713      ;
; 0.591 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]              ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.713      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1          ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack          ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2          ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.719      ;
; 0.691 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                    ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready             ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop              ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command           ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd                ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start             ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.813      ;
; 0.751 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.872      ;
; 0.776 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.897      ;
; 0.823 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.945      ;
; 0.892 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                  ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 1.014      ;
; 1.047 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int            ; CK_50M       ; CK_50M      ; 0.000        ; 0.258      ; 1.389      ;
; 1.047 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.258      ; 1.389      ;
; 1.051 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int          ; CK_50M       ; CK_50M      ; 0.000        ; 0.254      ; 1.389      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.052 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.252      ; 1.388      ;
; 1.058 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.246      ; 1.389      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]         ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]         ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.059 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.247      ; 1.390      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.068 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[8]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[9]  ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[10] ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[12] ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[13] ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
; 1.250 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[14] ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.389      ;
+-------+-------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.517 ns




+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -6.362    ; -0.094 ; -1.625   ; 0.513   ; -3.000              ;
;  CK_50M                       ; -6.362    ; -0.055 ; -1.625   ; 0.513   ; -3.000              ;
;  i2c_cntrl:inst3|pack_end     ; -0.057    ; 0.186  ; N/A      ; N/A     ; -1.000              ;
;  i2s_transceiver:inst1|ws_int ; -1.818    ; -0.094 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS               ; -1008.958 ; -0.24  ; -258.531 ; 0.0     ; -358.96             ;
;  CK_50M                       ; -944.669  ; -0.055 ; -258.531 ; 0.000   ; -271.335            ;
;  i2c_cntrl:inst3|pack_end     ; -0.114    ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  i2s_transceiver:inst1|ws_int ; -64.175   ; -0.233 ; N/A      ; N/A     ; -98.960             ;
+-------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; busy          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_test    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_CLOCK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_WS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; enable        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_TX_DATA   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pack_end      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GENERAL_CLOCK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2s_en        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CK_50M                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2S_RX_DATA             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CK_50M                       ; CK_50M                       ; 54673    ; 0        ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; CK_50M                       ; 29       ; 1        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; CK_50M                       ; 82       ; 66       ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; 10       ; 0        ; 0        ; 0        ;
; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 16       ; 0        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 574      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CK_50M                       ; CK_50M                       ; 54673    ; 0        ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; CK_50M                       ; 29       ; 1        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; CK_50M                       ; 82       ; 66       ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; 10       ; 0        ; 0        ; 0        ;
; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 16       ; 0        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 574      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50M     ; CK_50M   ; 191      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50M     ; CK_50M   ; 191      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------+
; Clock Status Summary                                                             ;
+------------------------------+------------------------------+------+-------------+
; Target                       ; Clock                        ; Type ; Status      ;
+------------------------------+------------------------------+------+-------------+
; CK_50M                       ; CK_50M                       ; Base ; Constrained ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; Base ; Constrained ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; Base ; Constrained ;
+------------------------------+------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CK_50M      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_RX_DATA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; GENERAL_CLOCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_TX_DATA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_WS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_en        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pack_end      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CK_50M      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_RX_DATA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; GENERAL_CLOCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_TX_DATA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_WS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_en        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pack_end      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 19 18:18:48 2021
Info: Command: quartus_sta TP_FINAL -c TP_FINAL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TP_FINAL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CK_50M CK_50M
    Info (332105): create_clock -period 1.000 -name i2c_cntrl:inst3|pack_end i2c_cntrl:inst3|pack_end
    Info (332105): create_clock -period 1.000 -name i2s_transceiver:inst1|ws_int i2s_transceiver:inst1|ws_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.362            -944.669 CK_50M 
    Info (332119):    -1.818             -64.175 i2s_transceiver:inst1|ws_int 
    Info (332119):    -0.057              -0.114 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is -0.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.055              -0.055 CK_50M 
    Info (332119):    -0.048              -0.048 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.358               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case recovery slack is -1.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.625            -258.531 CK_50M 
Info (332146): Worst-case removal slack is 0.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.938               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -256.000 CK_50M 
    Info (332119):    -2.174             -98.960 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.636            -827.031 CK_50M 
    Info (332119):    -1.511             -53.311 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.057               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is -0.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.044              -0.044 CK_50M 
    Info (332119):    -0.009              -0.009 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.312               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case recovery slack is -1.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.335            -208.881 CK_50M 
Info (332146): Worst-case removal slack is 0.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.845               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -256.000 CK_50M 
    Info (332119):    -2.174             -98.960 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.165            -420.689 CK_50M 
    Info (332119):    -0.607             -14.997 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.402               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is -0.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.094              -0.233 i2s_transceiver:inst1|ws_int 
    Info (332119):    -0.007              -0.007 CK_50M 
    Info (332119):     0.186               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case recovery slack is -0.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.544             -77.224 CK_50M 
Info (332146): Worst-case removal slack is 0.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.513               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -271.335 CK_50M 
    Info (332119):    -1.000             -52.000 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.517 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Fri Feb 19 18:18:57 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


