XG_MCX_ICM_CONFIG0_REG_0_ADDR	,	V_84
ENET_CFGSSQMIFPQASSOC_ADDR	,	V_40
MAC_OFFSET	,	V_159
MAC_ADDR_REG_OFFSET	,	V_21
ring	,	V_168
xgene_sgmii_enable_autoneg	,	F_39
"Failed to release memory from shutdown\n"	,	L_4
xgene_mii_phy_write	,	F_22
SGMII_CONTROL_ADDR	,	V_68
ENET_CFG_MEM_RAM_SHUTDOWN_ADDR	,	V_34
tx_pause	,	V_140
dev	,	V_148
XG_DEBUG_REG_ADDR	,	V_86
ENET_GHD_MODE	,	V_90
ctl	,	V_13
debug_addr	,	V_73
OFFSET_8	,	V_80
rx_pause	,	V_141
xgene_enet_is_bufpool	,	F_64
OFFSET_4	,	V_82
multi_dpf_reg	,	V_116
xgene_mii_phy_read	,	F_26
wr_addr	,	V_14
SGMII_EN	,	V_151
xgene_enet_wr_indirect	,	F_7
xgene_enet_ring_bufnum	,	F_66
CSR_MULTI_DPF0_ADDR	,	V_130
netif_carrier_off	,	F_74
SOFT_RESET1	,	V_52
MII_MGMT_CONTROL_ADDR	,	V_45
ICM_CONFIG0_REG_0_ADDR	,	V_78
size	,	V_95
rx_ring	,	V_174
intf_ctl	,	V_76
CLE_BYPASS_REG0_0_ADDR	,	V_162
CFG_CLE_NXTFPSEL0	,	F_62
pr_err	,	F_16
BUSY_MASK	,	V_47
of_node	,	V_152
device	,	V_147
cfg_bypass_reg	,	V_112
pdata	,	V_9
RXBUF_PAUSE_OFF_THRESH	,	V_137
usleep_range	,	F_20
XGENE_ENET_WR_CMD	,	V_17
RESUME_RX0	,	V_144
xgene_enet_rd_mac	,	F_17
dev_addr	,	V_55
xgene_enet_rd_diag_csr	,	F_13
PHY_ADDR	,	F_23
LINK_UP	,	V_66
netif_carrier_ok	,	F_71
MII_MGMT_STATUS_ADDR	,	V_50
"mac write failed, addr: %04x\n"	,	L_1
netif_carrier_on	,	F_72
XG_MCX_MULTI_DPF1_ADDR	,	V_133
u8	,	T_3
set	,	V_102
data2	,	V_115
MULTI_DPF_AUTOCTRL	,	V_190
data1	,	V_114
i	,	V_16
STATION_ADDR1_ADDR	,	V_57
mcx_mac_csr_addr	,	V_11
ioread32	,	F_8
p	,	V_2
enable_tx_pause	,	V_106
REG_ADDR	,	F_24
netdev_err	,	F_11
wr_data	,	V_15
NORM_PAUSE_OPCODE	,	V_134
XG_CFG_BYPASS_ADDR	,	V_125
xgene_enet_link_status	,	F_29
RESUME_TX	,	V_143
buf_pool	,	V_175
fpsel	,	V_160
__iomem	,	T_2
pause_off_thres_reg	,	V_109
xgene_enet_rd_csr	,	F_12
eth_ring_if_addr	,	V_7
TX_EN	,	V_146
eth_csr_addr	,	V_5
DEF_PAUSE_OFF_THRES	,	V_139
reg	,	V_42
loop	,	V_97
rsif_config_reg	,	V_111
CFG_BYPASS_UNISEC_RX	,	V_92
RX_FLOW_EN	,	V_107
XGENET_CONFIG_REG_ADDR	,	V_150
iowrite32	,	F_2
xgene_sgmac_set_frame_size	,	F_38
xgene_sgmac_rx_enable	,	F_45
SPEED_10	,	V_65
MAX_FRAME_LEN_ADDR	,	V_96
AUTO_NEG_COMPLETE	,	V_99
ACPI_HANDLE	,	F_56
ecm_cfg_addr	,	V_186
xgene_sgmac_set_speed	,	F_34
work_struct	,	V_179
SGMII_STATUS_ADDR	,	V_98
ENET_SPARE_CFG_REG_ADDR	,	V_119
CFG_CLE_FPSEL0	,	F_61
ndev	,	V_25
xgene_enet_ecc_init	,	F_18
icm2_addr	,	V_72
xgene_ring_mgr_init	,	F_50
xgene_enet_reset	,	F_49
acpi_evaluate_object	,	F_57
xgene_enet_wr_mcx_csr	,	F_6
ENET_BLOCK_MEM_RDY_ADDR	,	V_35
XGENE_ENET1	,	V_38
DEF_QUANTA	,	V_132
XG_MCX_ICM_CONFIG2_REG_0_ADDR	,	V_85
xgene_enet_get_fpsel	,	F_59
netdev_info	,	F_73
clk_disable_unprepare	,	F_53
CSR_ECM_CFG_1_ADDR	,	V_188
MAC_WRITE_REG_OFFSET	,	V_22
phy_speed	,	V_61
XGENE_ENET2	,	V_117
BIT	,	F_65
xgene_enet_clear	,	F_63
mac_ops	,	V_105
mdio_driver	,	V_118
xgene_sgmac_reset	,	F_27
DEBUG_REG_ADDR	,	V_83
rd_data	,	V_27
PHY_SPEED_1000	,	V_60
link_work	,	V_181
xgene_enet_wr_clkrst_csr	,	F_3
to_delayed_work	,	F_70
ENET_CFGSSQMIWQRESET_ADDR	,	V_171
CSR_ECM_CFG_0_ADDR	,	V_187
xgene_enet_wr_ring_if	,	F_4
enable	,	V_103
ENET_LHD_MODE	,	V_89
DEF_PAUSE_THRES	,	V_138
id	,	V_169
MAC_READ_REG_OFFSET	,	V_30
val	,	V_4
xgene_sgmac_tx_enable	,	F_46
xgene_sgmii_tbi_control_reset	,	F_32
CFG_WAITASYNCRD_SET	,	F_37
clk	,	V_153
xgene_enet_rd_mcx_csr	,	F_14
MPA_IDLE_WITH_QMI_EMPTY	,	V_127
work	,	V_180
bits	,	V_101
xgene_sgmac_flowctl_tx	,	F_41
"_RST"	,	L_8
CFG_MACMODE_SET	,	F_36
base_addr	,	V_6
FULL_DUPLEX2	,	V_93
"MII_MGMT write failed\n"	,	L_5
xgene_sgmac_init	,	F_43
PAD_CRC	,	V_94
xgene_enet_cle_bypass	,	F_58
xgene_indirect_ctl	,	V_12
XG_MCX_RX_DV_GATE_REG_0_ADDR	,	V_126
__func__	,	V_29
MGMT_CLOCK_SEL_SET	,	F_44
ENET_CFGSSQMIWQASSOC_ADDR	,	V_39
port_id	,	V_79
cmd	,	V_18
SPEED_1000	,	V_62
xgene_sgmac_tx_disable	,	F_48
dst_ring_num	,	V_154
ENODEV	,	V_36
XG_RSIF_CONFIG_REG_ADDR	,	V_124
net_device	,	V_31
cmd_done	,	V_19
rd_addr	,	V_26
xgene_enet_pdata	,	V_1
RSIF_CONFIG_REG_ADDR	,	V_120
INT_PHY_ADDR	,	V_58
CFG_BYPASS_UNISEC_TX	,	V_91
xgene_sgmac_enable_tx_pause	,	F_76
"+ ecc_init done, skipping\n"	,	L_3
u16	,	T_4
mc2	,	V_77
acpi_has_method	,	F_55
clk_prepare_enable	,	F_52
"%s: mac read failed, addr: %04x\n"	,	L_2
CONFIG_ACPI	,	F_54
page_pool	,	V_176
xgene_enet_wr_csr	,	F_1
xgene_enet_config_ring_if_assoc	,	F_21
CFG_CLE_DSTQID0	,	F_60
"MII_MGMT read failed\n"	,	L_6
pause_thres_reg	,	V_108
CFG_BYPASS_ADDR	,	V_121
CFG_CLE_BYPASS_EN0	,	V_166
MAC_COMMAND_REG_OFFSET	,	V_23
poll_interval	,	V_183
xgene_enet_wr_diag_csr	,	F_5
XG_MCX_ECM_CFG_0_ADDR	,	V_189
nxtbufpool_id	,	V_156
CLE_BYPASS_REG1_0_ADDR	,	V_163
udelay	,	F_9
MII_MGMT_CONFIG_ADDR	,	V_128
XG_ENET_SPARE_CFG_REG_1_ADDR	,	V_142
rx_dv_gate_reg	,	V_113
XG_RXBUF_PAUSE_THRESH	,	V_136
xgene_sgmii_configure	,	F_31
tx_ring	,	V_178
data	,	V_32
mcx_mac_addr	,	V_20
CFG_RSIF_FPBUFF_TIMEOUT_EN	,	V_129
phy_id	,	V_41
PHY_SPEED_100	,	V_63
icm0_addr	,	V_71
LINK_SPEED	,	F_30
pdev	,	V_149
XCLE_BYPASS_REG1_ADDR	,	V_165
ENET_CFGSSQMIFPRESET_ADDR	,	V_170
u32	,	T_1
MII_MGMT_INDICATORS_ADDR	,	V_46
eth_diag_csr_addr	,	V_8
xgene_enet_link_state	,	F_68
SPEED_100	,	V_64
xgene_enet_shutdown	,	F_67
PHY_CONTROL	,	F_25
offset	,	V_3
MAC_CONFIG_2_ADDR	,	V_87
rxq_cnt	,	V_173
enet_spare_cfg_reg	,	V_110
XGENE_ENET_RD_CMD	,	V_28
done	,	V_43
SGMII_BASE_PAGE_ABILITY_ADDR	,	V_59
LINK_STATUS	,	V_100
SG_RX_DV_GATE_REG_0_ADDR	,	V_122
XCLE_BYPASS_REG0_ADDR	,	V_164
"Link is Up - %dMbps\n"	,	L_10
xgene_sgmac_set_mac_addr	,	F_28
"_INI"	,	L_9
xgene_enet_desc_ring	,	V_167
STATION_ADDR0_ADDR	,	V_56
shutdown	,	V_33
MII_MGMT_ADDRESS_ADDR	,	V_44
xgene_sgmii_reset	,	F_33
READ_CYCLE_MASK	,	V_49
bufpool_id	,	V_155
ENET_INTERFACE_MODE2_SET	,	F_35
PHY_POLL_LINK_ON	,	V_184
netdev_dbg	,	F_19
link	,	V_182
TX_FLOW_EN	,	V_104
"Auto-negotiation failed\n"	,	L_7
PAUSE_XON_EN	,	V_191
icm0	,	V_74
icm2	,	V_75
"Link is Down\n"	,	L_11
MAC_COMMAND_DONE_REG_OFFSET	,	V_24
xgene_enet_wr_mac	,	F_10
MAC_CONFIG_1_ADDR	,	V_51
XG_MCX_MULTI_DPF0_ADDR	,	V_131
nxtfpsel	,	V_161
XG_ENET_SPARE_CFG_REG_ADDR	,	V_123
cle_bypass_reg0	,	V_157
PHY_POLL_LINK_OFF	,	V_185
cle_bypass_reg1	,	V_158
addr0	,	V_53
addr	,	V_10
value	,	V_69
schedule_delayed_work	,	F_75
xgene_enet_rd_indirect	,	F_15
RXBUF_PAUSE_THRESH	,	V_135
addr1	,	V_54
ICM_CONFIG2_REG_0_ADDR	,	V_81
xgene_sgmac_flowctl_rx	,	F_42
txq_cnt	,	V_177
SGMII_TBI_CONTROL_ADDR	,	V_67
xgene_sgmac_rxtx	,	F_40
enet_id	,	V_37
SPEED_UNKNOWN	,	V_70
RX_EN	,	V_145
xgene_sgmac_rx_disable	,	F_47
pb	,	V_172
container_of	,	F_69
INTERFACE_CONTROL_ADDR	,	V_88
MII_MGMT_COMMAND_ADDR	,	V_48
IS_ERR	,	F_51
