{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761796309977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761796309977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 10:51:49 2025 " "Processing started: Thu Oct 30 10:51:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761796309977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796309977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796309977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761796314581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761796314582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_32_bit_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_32_bit_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_32_bit_right " "Found entity 1: shifter_32_bit_right" {  } { { "shifter_32_bit_right.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/shifter_32_bit_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_32_bit_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_32_bit_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_32_bit_left " "Found entity 1: shifter_32_bit_left" {  } { { "shifter_32_bit_left.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/shifter_32_bit_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/seven_segment_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1kb_io.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_1kb_io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1KB_IO " "Found entity 1: ram_1KB_IO" {  } { { "ram_1KB_IO.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB_IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1kb_instruction.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_1kb_instruction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1KB_instruction " "Found entity 1: ram_1KB_instruction" {  } { { "ram_1KB_instruction.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB_instruction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram_1KB.sv(65) " "Verilog HDL information at ram_1KB.sv(65): always construct contains both blocking and non-blocking assignments" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761796350890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1kb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_1kb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1KB " "Found entity 1: ram_1KB" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU_MUX " "Found entity 1: LSU_MUX" {  } { { "LSU_MUX.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LSU_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "LSU.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LSU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.sv 1 1 " "Found 1 design units, including 1 entities, in source file logical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOGICAL " "Found entity 1: LOGICAL" {  } { { "LOGICAL.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LOGICAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796350993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796350993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file load_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_logic " "Found entity 1: load_logic" {  } { { "load_logic.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/load_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_flag.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_flag " "Found entity 1: imm_flag" {  } { { "imm_flag.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/imm_flag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_unit " "Found entity 1: controller_unit" {  } { { "controller_unit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/controller_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRC " "Found entity 1: BRC" {  } { { "BRC.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/BRC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_encoder " "Found entity 1: branch_encoder" {  } { { "branch_encoder.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/branch_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARITHMETIC " "Found entity 1: ARITHMETIC" {  } { { "ARITHMETIC.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ARITHMETIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUX " "Found entity 1: ALU_MUX" {  } { { "ALU_MUX.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ALU_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_encoder " "Found entity 1: ALU_encoder" {  } { { "ALU_encoder.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ALU_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder_4_bit.sv(5) " "Verilog HDL Declaration information at adder_4_bit.sv(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "adder_4_bit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_4_bit.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761796351280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder_4_bit.sv(5) " "Verilog HDL Declaration information at adder_4_bit.sv(5): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "adder_4_bit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_4_bit.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761796351280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_4_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_bit " "Found entity 1: adder_4_bit" {  } { { "adder_4_bit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_4_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_32_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_1_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1_bit " "Found entity 1: adder_1_bit" {  } { { "adder_1_bit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_1_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_16_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16_bit " "Found entity 1: adder_16_bit" {  } { { "adder_16_bit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_16_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761796351346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796351346 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signed_less BRC.sv(25) " "Verilog HDL Implicit Net warning at BRC.sv(25): created implicit net for \"signed_less\"" {  } { { "BRC.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/BRC.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761796351536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_cycle single_cycle:DUT " "Elaborating entity \"single_cycle\" for hierarchy \"single_cycle:DUT\"" {  } { { "wrapper.sv" "DUT" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/wrapper.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351578 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_io_hex6 single_cycle.sv(14) " "Output port \"o_io_hex6\" at single_cycle.sv(14) has no driver" {  } { { "single_cycle.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761796351613 "|wrapper|single_cycle:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_io_hex7 single_cycle.sv(15) " "Output port \"o_io_hex7\" at single_cycle.sv(15) has no driver" {  } { { "single_cycle.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761796351613 "|wrapper|single_cycle:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_insn_vld single_cycle.sv(18) " "Output port \"o_insn_vld\" at single_cycle.sv(18) has no driver" {  } { { "single_cycle.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761796351613 "|wrapper|single_cycle:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC single_cycle:DUT\|PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"single_cycle:DUT\|PC:PC_inst\"" {  } { { "single_cycle.sv" "PC_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32_bit single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst " "Elaborating entity \"adder_32_bit\" for hierarchy \"single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst\"" {  } { { "PC.sv" "adder_32bit_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/PC.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16_bit single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst\|adder_16_bit:adder16bit_0 " "Elaborating entity \"adder_16_bit\" for hierarchy \"single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst\|adder_16_bit:adder16bit_0\"" {  } { { "adder_32_bit.sv" "adder16bit_0" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_32_bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351684 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout adder_16_bit.sv(6) " "Output port \"cout\" at adder_16_bit.sv(6) has no driver" {  } { { "adder_16_bit.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_16_bit.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761796351715 "|wrapper|single_cycle:DUT|PC:PC_inst|adder_32_bit:adder_32bit_inst|adder_16_bit:adder16bit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_bit single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst\|adder_16_bit:adder16bit_0\|adder_4_bit:adder4bit_0 " "Elaborating entity \"adder_4_bit\" for hierarchy \"single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst\|adder_16_bit:adder16bit_0\|adder_4_bit:adder4bit_0\"" {  } { { "adder_16_bit.sv" "adder4bit_0" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_16_bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1_bit single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst\|adder_16_bit:adder16bit_0\|adder_4_bit:adder4bit_0\|adder_1_bit:adder1bit_0 " "Elaborating entity \"adder_1_bit\" for hierarchy \"single_cycle:DUT\|PC:PC_inst\|adder_32_bit:adder_32bit_inst\|adder_16_bit:adder16bit_0\|adder_4_bit:adder4bit_0\|adder_1_bit:adder1bit_0\"" {  } { { "adder_4_bit.sv" "adder1bit_0" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/adder_4_bit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1KB_instruction single_cycle:DUT\|ram_1KB_instruction:ram_instr " "Elaborating entity \"ram_1KB_instruction\" for hierarchy \"single_cycle:DUT\|ram_1KB_instruction:ram_instr\"" {  } { { "single_cycle.sv" "ram_instr" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351827 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "77 0 256 ram_1KB_instruction.sv(15) " "Verilog HDL warning at ram_1KB_instruction.sv(15): number of words (77) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "ram_1KB_instruction.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB_instruction.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1761796351831 "|wrapper|single_cycle:DUT|ram_1KB_instruction:ram_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_1KB_instruction.sv(10) " "Net \"mem.data_a\" at ram_1KB_instruction.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_1KB_instruction.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB_instruction.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761796351865 "|wrapper|single_cycle:DUT|ram_1KB_instruction:ram_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_1KB_instruction.sv(10) " "Net \"mem.waddr_a\" at ram_1KB_instruction.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_1KB_instruction.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB_instruction.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761796351866 "|wrapper|single_cycle:DUT|ram_1KB_instruction:ram_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_1KB_instruction.sv(10) " "Net \"mem.we_a\" at ram_1KB_instruction.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_1KB_instruction.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB_instruction.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761796351866 "|wrapper|single_cycle:DUT|ram_1KB_instruction:ram_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile single_cycle:DUT\|regfile:regfile_ints " "Elaborating entity \"regfile\" for hierarchy \"single_cycle:DUT\|regfile:regfile_ints\"" {  } { { "single_cycle.sv" "regfile_ints" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen single_cycle:DUT\|imm_gen:imm_gen_inst " "Elaborating entity \"imm_gen\" for hierarchy \"single_cycle:DUT\|imm_gen:imm_gen_inst\"" {  } { { "single_cycle.sv" "imm_gen_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796351947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_flag single_cycle:DUT\|imm_gen:imm_gen_inst\|imm_flag:flag_inst " "Elaborating entity \"imm_flag\" for hierarchy \"single_cycle:DUT\|imm_gen:imm_gen_inst\|imm_flag:flag_inst\"" {  } { { "imm_gen.sv" "flag_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/imm_gen.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU single_cycle:DUT\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"single_cycle:DUT\|ALU:ALU_inst\"" {  } { { "single_cycle.sv" "ALU_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARITHMETIC single_cycle:DUT\|ALU:ALU_inst\|ARITHMETIC:ARITHMETIC_DUT " "Elaborating entity \"ARITHMETIC\" for hierarchy \"single_cycle:DUT\|ALU:ALU_inst\|ARITHMETIC:ARITHMETIC_DUT\"" {  } { { "ALU.sv" "ARITHMETIC_DUT" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGICAL single_cycle:DUT\|ALU:ALU_inst\|LOGICAL:LOGICAL_DUT " "Elaborating entity \"LOGICAL\" for hierarchy \"single_cycle:DUT\|ALU:ALU_inst\|LOGICAL:LOGICAL_DUT\"" {  } { { "ALU.sv" "LOGICAL_DUT" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter single_cycle:DUT\|ALU:ALU_inst\|shifter:shifter_DUT " "Elaborating entity \"shifter\" for hierarchy \"single_cycle:DUT\|ALU:ALU_inst\|shifter:shifter_DUT\"" {  } { { "ALU.sv" "shifter_DUT" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUX single_cycle:DUT\|ALU:ALU_inst\|ALU_MUX:MUX " "Elaborating entity \"ALU_MUX\" for hierarchy \"single_cycle:DUT\|ALU:ALU_inst\|ALU_MUX:MUX\"" {  } { { "ALU.sv" "MUX" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU single_cycle:DUT\|LSU:LSU_inst " "Elaborating entity \"LSU\" for hierarchy \"single_cycle:DUT\|LSU:LSU_inst\"" {  } { { "single_cycle.sv" "LSU_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder single_cycle:DUT\|LSU:LSU_inst\|Decoder:decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"single_cycle:DUT\|LSU:LSU_inst\|Decoder:decoder_inst\"" {  } { { "LSU.sv" "decoder_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LSU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1KB single_cycle:DUT\|LSU:LSU_inst\|ram_1KB:ram_data " "Elaborating entity \"ram_1KB\" for hierarchy \"single_cycle:DUT\|LSU:LSU_inst\|ram_1KB:ram_data\"" {  } { { "LSU.sv" "ram_data" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LSU.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_4 ram_1KB.sv(35) " "Verilog HDL or VHDL warning at ram_1KB.sv(35): object \"byte_4\" assigned a value but never read" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761796352436 "|wrapper|single_cycle:DUT|LSU:LSU_inst|ram_1KB:ram_data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_5 ram_1KB.sv(35) " "Verilog HDL or VHDL warning at ram_1KB.sv(35): object \"byte_5\" assigned a value but never read" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761796352436 "|wrapper|single_cycle:DUT|LSU:LSU_inst|ram_1KB:ram_data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_6 ram_1KB.sv(35) " "Verilog HDL or VHDL warning at ram_1KB.sv(35): object \"byte_6\" assigned a value but never read" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761796352436 "|wrapper|single_cycle:DUT|LSU:LSU_inst|ram_1KB:ram_data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_7 ram_1KB.sv(35) " "Verilog HDL or VHDL warning at ram_1KB.sv(35): object \"byte_7\" assigned a value but never read" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761796352436 "|wrapper|single_cycle:DUT|LSU:LSU_inst|ram_1KB:ram_data"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram_1KB.sv(79) " "Verilog HDL or VHDL warning at the ram_1KB.sv(79): index expression is not wide enough to address all of the elements in the array" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 79 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1761796352436 "|wrapper|single_cycle:DUT|LSU:LSU_inst|ram_1KB:ram_data"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram_1KB.sv(80) " "Verilog HDL or VHDL warning at the ram_1KB.sv(80): index expression is not wide enough to address all of the elements in the array" {  } { { "ram_1KB.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/ram_1KB.sv" 80 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1761796352436 "|wrapper|single_cycle:DUT|LSU:LSU_inst|ram_1KB:ram_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1KB_IO single_cycle:DUT\|LSU:LSU_inst\|ram_1KB_IO:ram_1KB_IO_DUT " "Elaborating entity \"ram_1KB_IO\" for hierarchy \"single_cycle:DUT\|LSU:LSU_inst\|ram_1KB_IO:ram_1KB_IO_DUT\"" {  } { { "LSU.sv" "ram_1KB_IO_DUT" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LSU.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU_MUX single_cycle:DUT\|LSU:LSU_inst\|LSU_MUX:LSU_MUX_inst " "Elaborating entity \"LSU_MUX\" for hierarchy \"single_cycle:DUT\|LSU:LSU_inst\|LSU_MUX:LSU_MUX_inst\"" {  } { { "LSU.sv" "LSU_MUX_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LSU.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352472 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LSU_MUX.sv(7) " "Verilog HDL Case Statement information at LSU_MUX.sv(7): all case item expressions in this case statement are onehot" {  } { { "LSU_MUX.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/LSU_MUX.sv" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1761796352521 "|wrapper|single_cycle:DUT|LSU:LSU_inst|LSU_MUX:LSU_MUX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_unit single_cycle:DUT\|controller_unit:controller " "Elaborating entity \"controller_unit\" for hierarchy \"single_cycle:DUT\|controller_unit:controller\"" {  } { { "single_cycle.sv" "controller" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_encoder single_cycle:DUT\|controller_unit:controller\|ALU_encoder:ALU_opcode " "Elaborating entity \"ALU_encoder\" for hierarchy \"single_cycle:DUT\|controller_unit:controller\|ALU_encoder:ALU_opcode\"" {  } { { "controller_unit.sv" "ALU_opcode" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/controller_unit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_encoder single_cycle:DUT\|controller_unit:controller\|branch_encoder:branch_encode " "Elaborating entity \"branch_encoder\" for hierarchy \"single_cycle:DUT\|controller_unit:controller\|branch_encoder:branch_encode\"" {  } { { "controller_unit.sv" "branch_encode" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/controller_unit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_logic single_cycle:DUT\|load_logic:loadlogic " "Elaborating entity \"load_logic\" for hierarchy \"single_cycle:DUT\|load_logic:loadlogic\"" {  } { { "single_cycle.sv" "loadlogic" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRC single_cycle:DUT\|BRC:BRC_int " "Elaborating entity \"BRC\" for hierarchy \"single_cycle:DUT\|BRC:BRC_int\"" {  } { { "single_cycle.sv" "BRC_int" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/single_cycle.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:hex0_inst " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:hex0_inst\"" {  } { { "wrapper.sv" "hex0_inst" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/wrapper.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796352795 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 257 C:/Users/Muy/Downloads/Single_Cycle_RISC-V/db/single_cycle.ram0_ram_1KB_instruction_1a48060c.hdl.mif " "Memory depth (512) in the design file differs from memory depth (257) in the Memory Initialization File \"C:/Users/Muy/Downloads/Single_Cycle_RISC-V/db/single_cycle.ram0_ram_1KB_instruction_1a48060c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1761796354765 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/db/single_cycle.ram0_ram_1KB_instruction_1a48060c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Muy/Downloads/Single_Cycle_RISC-V/db/single_cycle.ram0_ram_1KB_instruction_1a48060c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1761796354768 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761796369116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761796381207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/output_files/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/Muy/Downloads/Single_Cycle_RISC-V/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796388948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761796389442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761796389442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761796389901 "|wrapper|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761796389901 "|wrapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/Muy/Downloads/Single_Cycle_RISC-V/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761796389901 "|wrapper|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761796389901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9191 " "Implemented 9191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761796389919 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761796389919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9114 " "Implemented 9114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761796389919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761796389919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761796389942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 10:53:09 2025 " "Processing ended: Thu Oct 30 10:53:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761796389942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761796389942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761796389942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761796389942 ""}
