<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003641A1-20030102-D00000.TIF SYSTEM "US20030003641A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003641A1-20030102-D00001.TIF SYSTEM "US20030003641A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003641A1-20030102-D00002.TIF SYSTEM "US20030003641A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003641A1-20030102-D00003.TIF SYSTEM "US20030003641A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003641A1-20030102-D00004.TIF SYSTEM "US20030003641A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003641A1-20030102-D00005.TIF SYSTEM "US20030003641A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003641A1-20030102-D00006.TIF SYSTEM "US20030003641A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003641</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10054520</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020122</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38689</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/8238</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>200000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Method of forming memory device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Kwang-Jun</given-name>
<family-name>Cho</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Ki-Seon</given-name>
<family-name>Park</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>MARSHALL, GERSTEIN &amp; BORUN</name-1>
<name-2></name-2>
<address>
<address-1>6300 SEARS TOWER</address-1>
<address-2>233 SOUTH WACKER</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606-6357</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A method for forming a semiconductor device, which features omitting a separated procedure for forming a barrier layer by molding a bottom electrode of a capacitor with TiN compounds. The method for forming a bottom electrode of a capacitor with little roughness on the surface by skipping the etching step for patterning on a metallic layer includes: molding a storage node hole to expose the plug by forming a sacrificial layer on the semiconductor substrate where transistors and plugs are formed and etching the sacrificial layer optionally; and by embedding TiN in the storage node hole and separating the neighboring bottom electrodes in the chemical-mechanical polishing method or etch back. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Technical Field </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> A method for manufacturing a semiconductor integrated circuit is disclosed. More particularly, a method for manufacturing a capacitor of a semiconductor device is disclosed. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> For a DRAM (Dynamic Random Access Memory), the memory cell area memorizing a bit, the standard unit for memory information, becomes smaller as the integration increases. However, the area of a capacitor cannot be reduced in proportion to the reduction of a cell. This is because more than a certain volume of capacitance is in need per cell for sensing, signal margin, sensing speed and durability for soft error caused by alpha particles. Capacitance C is in relation with the valid surface area A of a capacitor, dielectric constant &egr; and thickness d of a dielectric substance as shown in Formula 1. </paragraph>
<paragraph lvl="0"><in-line-formula><highlight><italic>C&equals;&egr;A/d</italic></highlight>&emsp;&emsp;(1) </in-line-formula></paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Accordingly, to maintain the capacitance C of a capacitor in limited cell area, one should either reduce the thickness d of a dielectric substance, increase the valid surface area A of the capacitor, or use a material with a high dielectric constant &egr;. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Among them, the methods of minimizing the thickness d of a dielectric substance and of increasing the valid surface area of a capacitor with a three dimensional structure, such as a simple stack structure, concave structure, cylindrical structure and multi-layer pin structure have reached their limits due to the ultra miniaturization of semiconductor manufacturing process. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> A conventional dielectric layer used for a capacitor has been mainly a NO (Nitride-Oxide) or ONO (Oxide-Nitride-Oxide) thin layer. However, the current situation requires the introduction of a new material, because there is limit to increase the capacitance that is already high, even though the thickness of a dielectric substance thin layer is reduced or the surface area is increased. This is because the dielectric constant of SiO<highlight><subscript>2</subscript></highlight>, NO (Nitride-Oxide) or ONO (Oxide-Nitride-Oxide) layer are small. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Accordingly, high dielectric layers, e.g., (Ba,Sr)TiO<highlight><subscript>3 </subscript></highlight>(BST), SrTiO<highlight><subscript>3 </subscript></highlight>(STO), (Pb,Zr)TiO<highlight><subscript>3 </subscript></highlight>(PZT), (Pb,La) (Zr,Ti)O<highlight><subscript>3 </subscript></highlight>(PLZT), SrBi<highlight><subscript>2</subscript></highlight>Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>9 </subscript></highlight>(SBT), TaON and Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>are introduced to substitute the conventional dielectric thin layer in a highly integrated DRAM. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> For capacitors using high dielectric layers, it is difficult to use polysilicon as an electrode material. Instead, they use noble metals or their oxides, such as Pt, Ir, Ru, RuO<highlight><subscript>2 </subscript></highlight>and IrO<highlight><subscript>2</subscript></highlight>, or conductive compounds like TiN. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> For example, in case of using Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>as a dielectric layer, MIS (Metal/Insulator/Silicon) structure or MIM (Metal/Insulator/Metal) structure should be adopted. In case of using BST, the MIM (Metal/Insulator/Metal) structure is to be employed. When forming a capacitor electrode with the metals shown above, a barrier layer of TiN, TaN, TiSiN and TaAlN should be formed necessarily to prevent the reaction between the polysilicon plug or substrate silicon and the metal, to secure the ohmic contact property, and to prevent the diffusion of oxygen, which is used as a source while a dielectric layer is deposited. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional view illustrating a conventional concave capacitor. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> A concave capacitor and a cylinder capacitor are contrived to avoid the difficulty in etching that is caused as the height of the bottom electrode increases, in a three dimensional stack capacitor in response to the high integration tendency of a DRAM. The concave or cylinder capacity makes it possible to avoid the difficulty in etching process and control the height of a storage node. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a cross-sectional view depicting a conventional stack capacitor. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The stack structure is formed as follows. First, after the formation of a inter-layer insulation film <highlight><bold>305</bold></highlight> on a semiconductor substrate <highlight><bold>300</bold></highlight>, a storage contact hole is formed and connected to an active region (not illustrated) of the semiconductor substrate through the inter-layer insulation film. Subsequently, a plug is molded by forming a polysilicon <highlight><bold>310</bold></highlight>, silicide layer <highlight><bold>315</bold></highlight>, and barrier layer <highlight><bold>320</bold></highlight> respectively. After the formation of the plug, the bottom electrode is deposited, etched selectively and thus a bottom electrode pattern <highlight><bold>325</bold></highlight> is formed. A stack capacitor is formed by molding a dielectric layer <highlight><bold>330</bold></highlight> and a top electrode <highlight><bold>335</bold></highlight> on the bottom electrode pattern <highlight><bold>325</bold></highlight> and patterning it. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> When molding the bottom electrode of a simple stack capacitor with the metal as described above, there are following problems. That is, after the deposition of a metallic layer which forms the bottom electrode in the CVD (Chemical Vapor Deposition), the substrate should be etched and patterned. However, the noble metals used as a bottom electrode are hard and stable they hardly react with other chemicals, which makes them difficult to etch. It may be possible to do patterning in the reactive ion etching (RIE), but it is still difficult to obtain a desired sidewall profile with currently available etching equipment. Also, it is difficult as well to get a material for an etching mask with a lower etching degree than the noble metals. Lastly, the metallic layer deposed in the CVD has a problem that the amount of leakage current increases. This is because the surface of an electrode becomes rough by the elimination of impurities and subsequent thermal treatment, and thus the dielectric layer is not formed with a nonuniform thickness. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE DISCLOSURE </heading>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Therefore, a method for manufacturing a semiconductor device is disclosed in which a capacitor can be formed with a simplified process. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> A method for manufacturing a semiconductor device is also disclosed in which a metallic bottom electrode can be formed in a capacitor without etching a metallic layer. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> A method for manufacturing a semiconductor device is also disclosed which can suppress the generation of leakage current caused by the rough surface of a bottom electrode. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In an embodiment of the disclosed method, a method for manufacturing a semiconductor device comprises: a) forming a contact hole to expose the joining portion by etching an inter-layer insulation layer on top of a semiconductor substrate optionally; b) forming a contact plug inside the contact hole; c) molding an etch stop layer and a sacrificial oxide layer on the contact plug and the inter-layer insulation layer; d) molding a storage node hole to expose the contact plug by etching the etch stop layer and the sacrificial oxide layer optionally; e) forming a TiN bottom electrode inside the storage node hole in the CVD method; f) separating the TiN bottom electrode neighboring the sacrificial layer by removing the TiN layer thereon; g) exposing the TiN bottom electrode pattern by removing the sacrificial oxide layer; h) forming a dielectric layer on the TiN bottom electrode pattern; and molding a top electrode on the dielectric layer.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The above and other features of the disclosed method will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, wherein: </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional view illustrating a conventional concave capacitor; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a cross-sectional view depicting a conventional stack capacitor; and </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>G are cross-sectional views showing the process for forming a capacitor of a semiconductor device in accordance with one disclosed embodiment.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Other aspects of the disclosed methods will become apparent from the following description of the embodiments with reference to the accompanying drawings, <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>G, which is set forth hereinafter. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> First, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, an element separation layer <highlight><bold>105</bold></highlight> is formed on a predetermined domain of a semiconductor substrate <highlight><bold>100</bold></highlight> to define active domains and inactive domains, and a MOS transistor composed of a gate insulation layer <highlight><bold>110</bold></highlight>, gate electrode <highlight><bold>115</bold></highlight> and source/drain joining domain <highlight><bold>120</bold></highlight> is molded on the semiconductor substrate <highlight><bold>100</bold></highlight>. Although not illustrated in the drawing, a spacer may be formed on the side of the gate electrode <highlight><bold>115</bold></highlight>. A first contact hole is molded to expose the joining domain <highlight><bold>120</bold></highlight> of the MOS transister to be linked to a bitline by forming a first inter-layer insulation layer <highlight><bold>125</bold></highlight> on the front of the semiconductor substrate formed with the MOS transistor and patterning it. Then, a bitline <highlight><bold>130</bold></highlight> that is connected to the joining domain <highlight><bold>120</bold></highlight> is formed inside the first contact hole. Subsequently, a second inter-layer insulation layer <highlight><bold>135</bold></highlight> is molded on the front side of the semiconductor substrate <highlight><bold>100</bold></highlight> formed with the bitline <highlight><bold>130</bold></highlight>. A second contact hole is molded by optionally etching the first and the second insulation layers <highlight><bold>125</bold></highlight>, <highlight><bold>135</bold></highlight> to expose the joining domain <highlight><bold>120</bold></highlight> of the MOS transistor connected to a capacitor. A polysilicon plug <highlight><bold>145</bold></highlight> is molded inside the second contact hole by depositing polysilicon to fill up the second contact hole on the front side of the semiconductor substrate <highlight><bold>100</bold></highlight> formed with the second contact hole and etching the polysilicon until the second inter-layer insulation layer <highlight><bold>135</bold></highlight> is exposed. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> As illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, an etch stop layer <highlight><bold>150</bold></highlight> and a sacrificial oxide layer <highlight><bold>155</bold></highlight> are molded on top of the semiconductor substrate <highlight><bold>100</bold></highlight> where the polysilicon plug <highlight><bold>145</bold></highlight> are formed. The etch stop layer <highlight><bold>150</bold></highlight> is formed of SiN, Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>, SiON or Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>, which has a high wet etch selection rate to the upper layer, the sacrificial oxide layer <highlight><bold>155</bold></highlight>. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> As depicted in <cross-reference target="DRAWINGS">FIG. 3C, a</cross-reference> storage node hole <highlight><bold>160</bold></highlight> is molded to expose the polysilicon plug <highlight><bold>145</bold></highlight> and the interlayer insulation layer <highlight><bold>135</bold></highlight> around it by dry-etching the sacrificial oxide layer <highlight><bold>155</bold></highlight> and the etch stop layer <highlight><bold>150</bold></highlight> optionally and forming a sacrificial oxide layer pattern <highlight><bold>155</bold></highlight>A and an etch stop layer pattern <highlight><bold>150</bold></highlight>A. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3D, a</cross-reference> silicide layer <highlight><bold>165</bold></highlight> is molded to reduce contact resistance by forming an ohmic contact on the surface of the polysilicon plug <highlight><bold>145</bold></highlight> exposed on the bottom surface of the storage node hole <highlight><bold>160</bold></highlight>. The procedures for forming the silicide layer <highlight><bold>165</bold></highlight> are described hereinafter. Forming a metallic layer by depositing Ti, Co or Ni in the CVD method, it goes through a thermal treatment by using the rapid thermal processing (RTP) or a furnace. In the thermal treatment, the metallic layer part contacting the inter-layer insulation layer <highlight><bold>135</bold></highlight> or sacrificial oxide layer pattern <highlight><bold>155</bold></highlight>A doesn&apos;t show a silicide reaction. However, the metallic layer on the polysilicon plug <highlight><bold>145</bold></highlight> reacts to the polysilicon plug <highlight><bold>145</bold></highlight> and becomes a silicide, thereby forming TiSi<highlight><subscript>2</subscript></highlight>, CoSi<highlight><subscript>2 </subscript></highlight>or NiSi<highlight><subscript>2 </subscript></highlight>silicide layer <highlight><bold>165</bold></highlight> on the surface of the polysilicon plug <highlight><bold>145</bold></highlight>. Cleaning the thermally treated semiconductor substrate with a mixture of H<highlight><subscript>2</subscript></highlight>SO<highlight><subscript>4 </subscript></highlight>and H<highlight><subscript>2</subscript></highlight>O<highlight><subscript>2</subscript></highlight>, the metallic layer that remains on the inter-layer insulation layer or sacrificial pattern <highlight><bold>155</bold></highlight>A is removed. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Subsequently, a TiN bottom electrode pattern <highlight><bold>170</bold></highlight> is molded by embedding TiN in the storage node hole <highlight><bold>160</bold></highlight> in the CVD method and performing a storage node separation on the conductor layer of the bottom electrode. The storage node separation is to separate a plurality of TiN bottom electrode pattern <highlight><bold>170</bold></highlight> by removing TiN until the upper surface of the sacrificial oxide layer is exposed in the etch back or chemical-mechanical polishing (CMP) method. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Conventionally, a barrier layer made of TiN or others is formed on the silicide layer to prevent the oxygen diffusion after forming the silicide layer <highlight><bold>165</bold></highlight>. However, the disclosed method skips the procedure of forming a barrier layer as mentioned before and simplifies the process by forming the entire bottom electrode with TiN. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Subsequently, the sacrificial oxide layer <highlight><bold>155</bold></highlight>A is wet etched and removed, and as shown in <cross-reference target="DRAWINGS">FIG. 3E, a</cross-reference> TiN bottom electrode pattern <highlight><bold>170</bold></highlight> of a simple stack structure is exposed. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Then, as illustrated in <cross-reference target="DRAWINGS">FIG. 3F, a</cross-reference> dielectric layer <highlight><bold>175</bold></highlight> and an top electrode <highlight><bold>180</bold></highlight> are molded one by one on the TiN bottom electrode pattern <highlight><bold>170</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The dielectric layer <highlight><bold>175</bold></highlight> is formed of BST, STO, PZT, PLZT, SBT, TaON or Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>, and for the top electrode <highlight><bold>180</bold></highlight>, such an oxide electrode as TiN, Ru, Pt, Ir, Os, W, Mo, Co, Ni, Au, Ag, RuO<highlight><subscript>2 </subscript></highlight>or IrO<highlight><subscript>2 </subscript></highlight>can be used. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> The disclosed method simplifies the process of manufacturing a semiconductor by omitting the procedures for forming a barrier layer on the conventional polysilicon contact plug. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Also, it is possible to form a bottom electrode without carrying out the process of etching a metallic layer for patterning and the deterioration of electric properties by leakage current can be prevented, because a TiN bottom electrode with little surface roughness can be obtained from the smooth sacrificial interface. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> While the present invention has been described with respect to certain preferred embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method for manufacturing a semiconductor device, comprising: 
<claim-text>a) forming a contact hole to expose a joining portion by etching an inter-layer insulation layer disposed on top of a semiconductor substrate; </claim-text>
<claim-text>b) forming a contact plug inside the contact hole; </claim-text>
<claim-text>c) molding an etch stop layer and a sacrificial oxide layer on the contact plug and the inter-layer insulation layer; </claim-text>
<claim-text>d) molding a storage node hole to expose the contact plug by etching the etch stop layer and the sacrificial oxide layer; </claim-text>
<claim-text>e) forming a TiN bottom electrode comprising a Tin layer inside the storage node hole by a CVD method; </claim-text>
<claim-text>f) separating the TiN bottom electrode by removing the TiN layer; </claim-text>
<claim-text>g) exposing the TiN bottom electrode pattern by removing the sacrificial oxide layer; </claim-text>
<claim-text>h) forming a dielectric layer on the TiN bottom electrode pattern; and </claim-text>
<claim-text>i) molding a top electrode on the dielectric layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein part b) further comprises: 
<claim-text>forming a contact hole by etching the inter-layer insulation layer optionally; and </claim-text>
<claim-text>depositing a conductor layer inside the contact hole and leveling the conductor layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the depositing and leveling of the conductor layer is carried out with a CMP or an etch back. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the etch stop layer comprises a material selected from the group consistency of SiN, Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>, SiON and Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at part d) of forming the storage node hole, the sacrificial oxide layer and the etch stop layer are dry etched. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at part d) of forming the storage node hole, the inter-layer insulation layer around the contact plug is exposed. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the contact plug comprises of polysilicon. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, further comprising a step for molding a silicide layer on the contact plug after part d) of forming the storage node hole. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method as recited in claim <highlight><bold>8</bold></highlight>; wherein the step of forming the silicide layer further comprises: 
<claim-text>depositing a metallic layer selected from the group consisting of Ti, Co and Ni on top of the semiconductor substrate where the storage node hole is molded; and </claim-text>
<claim-text>forming the silicide layer selected from the group consisting of TiSi<highlight><subscript>2</subscript></highlight>, CoSi<highlight><subscript>2 </subscript></highlight>and NiSi<highlight><subscript>2 </subscript></highlight>on the contact plug by thermally treating the metallic layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, further comprising the step of removing any metallic layer not connected to a silicide layer and that remains after the step of forming the silicide layer. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein at the step of removing the metallic layer, the metallic layer is removed in a cleaning process using a mixture of H<highlight><subscript>2</subscript></highlight>SO<highlight><subscript>4 </subscript></highlight>and H<highlight><subscript>2</subscript></highlight>O<highlight><subscript>2</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein at the step of separating the TiN bottom electrode neighboring the sacrificial oxide layer, the TiN layer is removed in the chemical-mechanical polishing method until the sacrificial oxide layer is exposed. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the dielectric layer is selected from the group consisting of BST, STO, PZT, PLZT, SBT, TaON and Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method as recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the top electrode is selected from the group consisting of TiN, Ru, Pt, Ir, Os, W, Mo, Co, Ni, Au, Ag, RuO2 or IrO<highlight><subscript>2</subscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A semiconductor device comprising a capacitor made in accordance with the method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A semiconductor device comprising a capacitor made in accordance with the method of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A semiconductor device comprising a capacitor made in accordance with the method of claim <highlight><bold>11</bold></highlight>.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3D</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003641A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003641A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003641A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003641A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003641A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003641A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003641A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
