INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sources_1/new/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sources_1/new/mux_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uncoo/Documents/Source/Verilog/instruction_fetch/instruction_fetch.srcs/sim_1/new/instr_fetch_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fetch_testbench
