// Seed: 1620702949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge 1 == 1, posedge 1) id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_5[1] = 1'b0;
  wire  id_6;
  uwire id_7;
  module_0(
      id_7, id_6, id_7, id_3, id_6
  );
  wire id_8;
  always @(negedge id_2) begin
    if (id_2) $display(~id_7 >= 1'h0);
  end
endmodule
