Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 02:52:20 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha512_w1_g1_i64_o64.rpt
| Design       : SHA512_AXI4_STREAM
| Device       : 7s50fgga484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 10800 |     0 |     32600 | 33.13 |
|   LUT as Logic             | 10672 |     0 |     32600 | 32.74 |
|   LUT as Memory            |   128 |     0 |      9600 |  1.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  2663 |     0 |     65200 |  4.08 |
|   Register as Flip Flop    |  2663 |     0 |     65200 |  4.08 |
|   Register as Latch        |     0 |     0 |     65200 |  0.00 |
| F7 Muxes                   |     0 |     0 |     16300 |  0.00 |
| F8 Muxes                   |     0 |     0 |      8150 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 557   |          Yes |           - |          Set |
| 1978  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 128   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  2984 |     0 |      8150 | 36.61 |
|   SLICEL                                  |  2005 |     0 |           |       |
|   SLICEM                                  |   979 |     0 |           |       |
| LUT as Logic                              | 10672 |     0 |     32600 | 32.74 |
|   using O5 output only                    |     3 |       |           |       |
|   using O6 output only                    |  9077 |       |           |       |
|   using O5 and O6                         |  1592 |       |           |       |
| LUT as Memory                             |   128 |     0 |      9600 |  1.33 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   128 |     0 |           |       |
|     using O5 output only                  |   128 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  2055 |     0 |     32600 |  6.30 |
|   fully used LUT-FF pairs                 |   455 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  1585 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  1547 |       |           |       |
| Unique Control Sets                       |   126 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |        75 |  1.33 |
|   RAMB36/FIFO*    |    0 |     0 |        75 |  0.00 |
|   RAMB18          |    2 |     0 |       150 |  1.33 |
|     RAMB18E1 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       120 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  152 |     0 |       250 | 60.80 |
|   IOB Master Pads           |   72 |       |           |       |
|   IOB Slave Pads            |   74 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4883 |                 LUT |
| LUT5     | 2623 |                 LUT |
| FDCE     | 1978 |        Flop & Latch |
| LUT2     | 1890 |                 LUT |
| LUT3     | 1520 |                 LUT |
| LUT4     | 1326 |                 LUT |
| FDPE     |  557 |        Flop & Latch |
| CARRY4   |  240 |          CarryLogic |
| SRL16E   |  128 |  Distributed Memory |
| FDRE     |  128 |        Flop & Latch |
| IBUF     |   77 |                  IO |
| OBUF     |   75 |                  IO |
| LUT1     |   22 |                 LUT |
| RAMB18E1 |    2 |        Block Memory |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Oct 14 02:52:34 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha512_w1_g1_i64_o64.rpt -append
| Design       : SHA512_AXI4_STREAM
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.400ns period=14.800ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[20][DATA][5]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.400ns period=14.800ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.800ns  (ACLK rise@14.800ns - ACLK rise@0.000ns)
  Data Path Delay:        14.533ns  (logic 3.147ns (21.654%)  route 11.386ns (78.346%))
  Logic Levels:           23  (LUT2=1 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 18.534 - 14.800 ) 
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    F21                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    F21                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.617    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.698 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=2795, routed)        1.368     4.065    CORE/PRE_PROC/ACLK_IBUF_BUFG
    SLICE_X31Y10         FDCE                                         r  CORE/PRE_PROC/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.379     4.444 r  CORE/PRE_PROC/curr_state_reg[0]/Q
                         net (fo=55, routed)          0.904     5.349    CORE/PRE_PROC/I_BUF/curr_state_reg[1]_2[0]
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.105     5.454 f  CORE/PRE_PROC/I_BUF/curr_queue[1][VAL]_i_3/O
                         net (fo=101, routed)         0.850     6.303    CORE/PRE_PROC/I_BUF/p_14_in[21]
    SLICE_X35Y11         LUT6 (Prop_lut6_I1_O)        0.105     6.408 f  CORE/PRE_PROC/I_BUF/curr_queue[4][VAL]_i_24/O
                         net (fo=1, routed)           0.362     6.771    CORE/PRE_PROC/I_BUF/curr_queue[4][VAL]_i_24_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.105     6.876 f  CORE/PRE_PROC/I_BUF/curr_queue[4][VAL]_i_23/O
                         net (fo=1, routed)           0.261     7.137    CORE/PRE_PROC/I_BUF/curr_queue[4][VAL]_i_23_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.105     7.242 f  CORE/PRE_PROC/I_BUF/curr_queue[4][VAL]_i_20/O
                         net (fo=91, routed)          0.891     8.133    CORE/PRE_PROC/I_BUF/p_6_in97_in
    SLICE_X34Y12         LUT3 (Prop_lut3_I2_O)        0.115     8.248 r  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_26/O
                         net (fo=9, routed)           0.469     8.717    CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_26_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.264     8.981 f  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_22/O
                         net (fo=1, routed)           0.113     9.094    CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_22_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.105     9.199 f  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_18/O
                         net (fo=2, routed)           0.125     9.324    CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_18_n_0
    SLICE_X35Y13         LUT4 (Prop_lut4_I1_O)        0.105     9.429 f  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_15/O
                         net (fo=85, routed)          0.526     9.955    CORE/PRE_PROC/I_BUF/p_10_in[15]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.105    10.060 r  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_20/O
                         net (fo=10, routed)          0.471    10.531    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_20_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.105    10.636 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_17/O
                         net (fo=2, routed)           0.265    10.900    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_17_n_0
    SLICE_X35Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.005 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_14/O
                         net (fo=2, routed)           0.248    11.253    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_14_n_0
    SLICE_X37Y16         LUT4 (Prop_lut4_I0_O)        0.105    11.358 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_11/O
                         net (fo=59, routed)          0.797    12.155    CORE/PRE_PROC/I_BUF/p_8_in[13]
    SLICE_X42Y16         LUT3 (Prop_lut3_I0_O)        0.105    12.260 r  CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_14/O
                         net (fo=9, routed)           0.610    12.870    CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_14_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I2_O)        0.105    12.975 r  CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_11/O
                         net (fo=1, routed)           0.434    13.409    CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_11_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.105    13.514 r  CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_8/O
                         net (fo=65, routed)          0.844    14.358    CORE/PRE_PROC/I_BUF/p_0_in157_in
    SLICE_X43Y19         LUT6 (Prop_lut6_I1_O)        0.105    14.463 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_32/O
                         net (fo=1, routed)           0.222    14.685    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_32_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I5_O)        0.105    14.790 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_21/O
                         net (fo=1, routed)           0.116    14.905    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_21_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I0_O)        0.105    15.010 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_14/O
                         net (fo=37, routed)          0.911    15.921    CORE/PRE_PROC/I_BUF/p_0_in20_in
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.105    16.026 r  CORE/PRE_PROC/I_BUF/curr_queue[20][VAL]_i_5/O
                         net (fo=1, routed)           0.339    16.366    CORE/PRE_PROC/I_BUF/curr_queue[20][VAL]_i_5_n_0
    SLICE_X43Y12         LUT4 (Prop_lut4_I0_O)        0.105    16.471 r  CORE/PRE_PROC/I_BUF/curr_queue[20][VAL]_i_4/O
                         net (fo=28, routed)          0.682    17.153    CORE/PRE_PROC/I_BUF/p_0_in269_in
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.105    17.258 r  CORE/PRE_PROC/I_BUF/curr_queue[20][VAL]_i_2/O
                         net (fo=19, routed)          0.597    17.855    CORE/PRE_PROC/I_BUF/p_0_in[3]
    SLICE_X42Y11         LUT2 (Prop_lut2_I0_O)        0.108    17.963 r  CORE/PRE_PROC/I_BUF/curr_queue[20][DATA][5]_i_3/O
                         net (fo=1, routed)           0.349    18.312    CORE/PRE_PROC/I_BUF/curr_queue[20][DATA][5]_i_3_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.286    18.598 r  CORE/PRE_PROC/I_BUF/curr_queue[20][DATA][5]_i_1/O
                         net (fo=1, routed)           0.000    18.598    CORE/PRE_PROC/I_BUF/curr_queue[20][DATA][5]_i_1_n_0
    SLICE_X43Y8          FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[20][DATA][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      14.800    14.800 r  
    F21                                               0.000    14.800 r  ACLK (IN)
                         net (fo=0)                   0.000    14.800    ACLK
    F21                  IBUF (Prop_ibuf_I_O)         0.793    15.593 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    17.197    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.274 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=2795, routed)        1.260    18.534    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[20][DATA][5]/C
                         clock pessimism              0.231    18.764    
                         clock uncertainty           -0.035    18.729    
    SLICE_X43Y8          FDCE (Setup_fdce_C_D)        0.033    18.762    CORE/PRE_PROC/I_BUF/curr_queue_reg[20][DATA][5]
  -------------------------------------------------------------------
                         required time                         18.762    
                         arrival time                         -18.598    
  -------------------------------------------------------------------
                         slack                                  0.164    




