Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Sep 24 19:06:50 2021
| Host         : usera-computer running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file out/post_route_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.186   -16318.108                  12225                33930       -2.163      -58.853                     28                33930        0.000        0.000                       0                 13368  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 50.000}       100.000         10.000          
  pll_ext__0      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -5.186   -15797.550                  11870                31240        0.053        0.000                      0                31240        2.750        0.000                       0                 12159  
  pll_dac_clk_1x        0.579        0.000                      0                   45        0.178        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x       -1.168      -65.534                     80                  121        0.227        0.000                      0                  121        1.500        0.000                       0                    44  
  pll_pwm_clk          -0.796       -2.211                      5                  412        0.104        0.000                      0                  412        1.500        0.000                       0                   217  
clk_fpga_3             -1.521      -59.389                    196                 1839        0.131        0.000                      0                 1839        1.000        0.000                       0                   851  
rx_clk                                                                                                                                                              0.000        0.000                       0                     1  
  pll_ext__0           42.620        0.000                      0                  121        0.238        0.000                      0                  121       24.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.940        0.000                      0                   28       -2.163      -58.853                     28                   28  
pll_adc_clk     pll_dac_clk_1x        2.481        0.000                      0                   28        0.503        0.000                      0                   28  
pll_adc_clk     pll_dac_clk_2x       -1.637     -106.038                     81                   81        0.277        0.000                      0                   81  
pll_adc_clk     pll_pwm_clk           0.033        0.000                      0                   94        0.088        0.000                      0                   94  
pll_adc_clk     pll_ext__0           -5.155     -352.920                     73                   73        0.283        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk              2.396        0.000                      0                   64        0.587        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :        11870  Failing Endpoints,  Worst Slack       -5.186ns,  Total Violation   -15797.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.186ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/y0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/overflow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.088ns  (logic 9.364ns (71.548%)  route 3.724ns (28.452%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 13.387 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.672     5.905    i_dsp/genblk4[4].iir/clk_i
    SLICE_X9Y32          FDRE                                         r  i_dsp/genblk4[4].iir/y0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     6.361 r  i_dsp/genblk4[4].iir/y0_reg[0]/Q
                         net (fo=1, routed)           0.772     7.133    i_dsp/genblk4[4].iir/p_by0_module/factor1_i[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    11.169 r  i_dsp/genblk4[4].iir/p_by0_module/product0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.171    i_dsp/genblk4[4].iir/p_by0_module/product0__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.689 r  i_dsp/genblk4[4].iir/p_by0_module/product0__2/P[0]
                         net (fo=2, routed)           0.841    13.530    i_dsp/genblk4[4].iir/p_by0_module/product0__2_n_105
    SLICE_X9Y24          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.037 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.009    14.046    i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_17_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.160 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.160    i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_12_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.274 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.274    i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.496 f  i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_2/O[0]
                         net (fo=2, routed)           0.885    15.381    i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_2_n_7
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.299    15.680 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.680    i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.213 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.213    i_dsp/genblk4[4].iir/p_by0_module/product_o[1]_INST_0_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.330 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.330    i_dsp/genblk4[4].iir/p_by0_module/product_o[5]_INST_0_i_1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.447 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.447    i_dsp/genblk4[4].iir/p_by0_module/product_o[9]_INST_0_i_1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.564 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[13]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.564    i_dsp/genblk4[4].iir/p_by0_module/product_o[13]_INST_0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.681 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[17]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.681    i_dsp/genblk4[4].iir/p_by0_module/product_o[17]_INST_0_i_1_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.798 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[21]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.798    i_dsp/genblk4[4].iir/p_by0_module/product_o[21]_INST_0_i_1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.915 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[25]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.915    i_dsp/genblk4[4].iir/p_by0_module/product_o[25]_INST_0_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.032 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[29]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.032    i_dsp/genblk4[4].iir/p_by0_module/product_o[29]_INST_0_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.347 r  i_dsp/genblk4[4].iir/p_by0_module/product_o[30]_INST_0_i_1/O[3]
                         net (fo=32, routed)          0.791    18.138    i_dsp/genblk4[4].iir/p_by0_module/p_0_in[2]
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.307    18.445 r  i_dsp/genblk4[4].iir/p_by0_module/overflow_INST_0/O
                         net (fo=1, routed)           0.423    18.869    i_dsp/genblk4[4].iir/overflow_i[3]
    SLICE_X15Y37         LUT2 (Prop_lut2_I0_O)        0.124    18.993 r  i_dsp/genblk4[4].iir/overflow[3]_i_1/O
                         net (fo=1, routed)           0.000    18.993    i_dsp/genblk4[4].iir/overflow[3]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.497    13.387    i_dsp/genblk4[4].iir/clk_i
    SLICE_X15Y37         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[3]/C
                         clock pessimism              0.458    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.031    13.807    i_dsp/genblk4[4].iir/overflow_reg[3]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                         -18.993    
  -------------------------------------------------------------------
                         slack                                 -5.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_dsp/presum2_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/presum2_reg[10][15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.160%)  route 0.238ns (62.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.558     1.973    i_dsp/clk_i
    SLICE_X22Y56         FDRE                                         r  i_dsp/presum2_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  i_dsp/presum2_reg[4][15]/Q
                         net (fo=1, routed)           0.238     2.353    i_dsp/presum2_reg[4]__0[15]
    SLICE_X21Y56         FDRE                                         r  i_dsp/presum2_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.829     2.370    i_dsp/clk_i
    SLICE_X21Y56         FDRE                                         r  i_dsp/presum2_reg[10][15]/C
                         clock pessimism             -0.130     2.240    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.060     2.300    i_dsp/presum2_reg[10][15]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y35     i_dsp/genblk2[0].i_pid/kp_mult0/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y3      i_ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      i_ps/axi_master[0]/axi_awfifo_reg_0_15_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.456ns (18.500%)  route 2.009ns (81.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X43Y58         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.009     8.440    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.069     9.817    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     9.019    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.797%)  route 0.537ns (79.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X43Y58         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.537     2.682    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y92    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           80  Failing Endpoints,  Worst Slack       -1.168ns,  Total Violation      -65.534ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 i_asg/TTL/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_asg/TTL/divide_count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_2x rise@4.000ns - pll_dac_clk_2x rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.554ns (31.826%)  route 3.329ns (68.174%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.089     2.378 r  pll/pll/CLKOUT2
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_2x/O
                         net (fo=42, routed)          1.670     5.903    i_asg/TTL/clk
    SLICE_X6Y94          FDRE                                         r  i_asg/TTL/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.478     6.381 r  i_asg/TTL/count_reg[24]/Q
                         net (fo=5, routed)           1.107     7.488    i_asg/TTL/count_reg[24]
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.296     7.784 r  i_asg/TTL/out_i_14/O
                         net (fo=1, routed)           0.000     7.784    i_asg/TTL/out_i_14_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.316 r  i_asg/TTL/out_reg_i_4/CO[3]
                         net (fo=4, routed)           1.354     9.670    i_asg/TTL/out2
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.794 f  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_1/O
                         net (fo=1, routed)           0.544    10.338    i_asg/TTL/xlnx_opt_divide_count
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    10.462 r  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_2/O
                         net (fo=8, routed)           0.324    10.786    i_asg/TTL/divide_count
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.084     6.205 r  pll/pll/CLKOUT2
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_dac_clk_2x/O
                         net (fo=42, routed)          1.539     9.429    i_asg/TTL/clk
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/C
                         clock pessimism              0.457     9.886    
                         clock uncertainty           -0.063     9.823    
    SLICE_X3Y90          FDSE (Setup_fdse_C_CE)      -0.205     9.618    i_asg/TTL/divide_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                 -1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 i_asg/TTL/divide_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_asg/TTL/divide_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_2x rise@0.000ns - pll_dac_clk_2x rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.365%)  route 0.133ns (41.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.051     0.893 r  pll/pll/CLKOUT2
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_2x/O
                         net (fo=42, routed)          0.582     1.997    i_asg/TTL/clk
    SLICE_X3Y90          FDRE                                         r  i_asg/TTL/divide_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  i_asg/TTL/divide_count_reg[2]/Q
                         net (fo=6, routed)           0.133     2.271    i_asg/TTL/divide_count_reg__0[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.045     2.316 r  i_asg/TTL/divide_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.316    i_asg/TTL/p_0_in[5]
    SLICE_X3Y90          FDRE                                         r  i_asg/TTL/divide_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.054     0.968 r  pll/pll/CLKOUT2
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_2x/O
                         net (fo=42, routed)          0.851     2.392    i_asg/TTL/clk
    SLICE_X3Y90          FDRE                                         r  i_asg/TTL/divide_count_reg[5]/C
                         clock pessimism             -0.395     1.997    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.092     2.089    i_asg/TTL/divide_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2x/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.000       1.500      SLICE_X6Y88     i_asg/TTL/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X6Y91     i_asg/TTL/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            5  Failing Endpoints,  Worst Slack       -0.796ns,  Total Violation       -2.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 pwm[3]/v_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.485ns (42.804%)  route 1.984ns (57.196%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.742     5.975    pwm[3]/clk
    SLICE_X41Y57         FDRE                                         r  pwm[3]/v_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.419     6.394 r  pwm[3]/v_r_reg[1]/Q
                         net (fo=2, routed)           1.022     7.416    pwm[3]/v_r[1]
    SLICE_X38Y57         LUT4 (Prop_lut4_I2_O)        0.299     7.715 r  pwm[3]/pwm_o_i_12/O
                         net (fo=1, routed)           0.000     7.715    pwm[3]/pwm_o_i_12_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.228 r  pwm[3]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.228    pwm[3]/pwm_o_reg_i_3_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.482 r  pwm[3]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, routed)           0.963     9.444    pwm[3]/p_1_in
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.555     9.445    pwm[3]/clk
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.343     9.788    
                         clock uncertainty           -0.063     9.725    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -1.077     8.648    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 -0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pwm[1]/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.585     2.000    pwm[1]/clk
    SLICE_X43Y66         FDRE                                         r  pwm[1]/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     2.141 r  pwm[1]/b_reg[7]/Q
                         net (fo=1, routed)           0.052     2.193    pwm[1]/b_reg_n_0_[7]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  pwm[1]/b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.238    pwm[1]/b[6]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  pwm[1]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.853     2.394    pwm[1]/clk
    SLICE_X42Y66         FDRE                                         r  pwm[1]/b_reg[6]/C
                         clock pessimism             -0.381     2.013    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121     2.134    pwm[1]/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y36    pwm[2]/b_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y64    pwm[0]/bcnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          196  Failing Endpoints,  Worst Slack       -1.521ns,  Total Violation      -59.389ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.933ns (47.370%)  route 3.259ns (52.630%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.706     3.014    i_ps/system_i/system_i/xadc/inst/bus2ip_clk
    SLICE_X5Y68          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     3.470 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/Q
                         net (fo=4, routed)           0.602     4.072    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_RdAck
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.124     4.196 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_arready_INST_0/O
                         net (fo=3, routed)           0.965     5.162    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_arready
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.152     5.314 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_INST_0/O
                         net (fo=40, routed)          0.640     5.954    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.332     6.286 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.286    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.819 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.819    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.134 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.583     7.716    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/C[7]
    SLICE_X5Y64          LUT3 (Prop_lut3_I0_O)        0.307     8.023 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     8.023    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.424 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.424    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.737 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.468     9.206    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.534     7.726    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X3Y66          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.267     7.993    
                         clock uncertainty           -0.083     7.910    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)       -0.225     7.685    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 -1.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.577     0.918    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X1Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.171    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[16]
    SLICE_X0Y65          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.844     1.214    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X0Y65          SRL16E                                       r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.282     0.932    
    SLICE_X0Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.040    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y72  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y58  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { daisy_p_i[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_ext__0
  To Clock:  pll_ext__0

Setup :            0  Failing Endpoints,  Worst Slack       42.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.620ns  (required time - arrival time)
  Source:                 derivation/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            derivation/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (pll_ext__0 rise@50.000ns - pll_ext__0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.961ns (30.365%)  route 4.497ns (69.635%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 55.249 - 50.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.758ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.285     2.262    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     2.262 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, routed)           1.760     4.022    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     4.123 r  bufg_ext_clk/O
                         net (fo=41, routed)          1.723     5.846    derivation/clk
    SLICE_X42Y75         FDRE                                         r  derivation/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     6.364 f  derivation/count_reg[4]/Q
                         net (fo=4, routed)           1.294     7.659    derivation/count_reg[4]
    SLICE_X36Y76         LUT2 (Prop_lut2_I1_O)        0.124     7.783 r  derivation/out_i_58/O
                         net (fo=1, routed)           0.000     7.783    derivation/out_i_58_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.333 r  derivation/out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.333    derivation/out_reg_i_42_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.447 r  derivation/out_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.447    derivation/out_reg_i_28_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  derivation/out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.561    derivation/out_reg_i_15_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.789 f  derivation/out_reg_i_5/CO[2]
                         net (fo=5, routed)           1.119     9.908    derivation/out_reg_i_5_n_1
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.313    10.221 r  derivation/count[0]_i_1/O
                         net (fo=32, routed)          2.083    12.304    derivation/count[0]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  derivation/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                     50.000    50.000 r  
    N18                                               0.000    50.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000    50.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.843    50.843 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.162    52.005    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    52.005 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, routed)           1.599    53.604    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    53.695 r  bufg_ext_clk/O
                         net (fo=41, routed)          1.554    55.249    derivation/clk
    SLICE_X42Y78         FDRE                                         r  derivation/count_reg[16]/C
                         clock pessimism              0.580    55.829    
                         clock uncertainty           -0.381    55.448    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.524    54.924    derivation/count_reg[16]
  -------------------------------------------------------------------
                         required time                         54.924    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                 42.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 derivation/divide_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            derivation/divide_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_ext__0 rise@0.000ns - pll_ext__0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.411%)  route 0.144ns (43.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.440     0.646    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.646 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, routed)           0.482     1.128    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.154 r  bufg_ext_clk/O
                         net (fo=41, routed)          0.578     1.732    derivation/clk
    SLICE_X41Y76         FDRE                                         r  derivation/divide_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  derivation/divide_count_reg[1]/Q
                         net (fo=7, routed)           0.144     2.016    derivation/divide_count_reg__0[1]
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.045     2.061 r  derivation/divide_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.061    derivation/p_0_in[5]
    SLICE_X41Y76         FDRE                                         r  derivation/divide_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.480     0.875    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.875 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, routed)           0.528     1.403    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.432 r  bufg_ext_clk/O
                         net (fo=41, routed)          0.845     2.277    derivation/clk
    SLICE_X41Y76         FDRE                                         r  derivation/divide_count_reg[5]/C
                         clock pessimism             -0.545     1.732    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.092     1.824    derivation/divide_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ext__0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll_ext/pll_ext/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    bufg_ext_clk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  pll_ext/pll_ext/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y76     derivation/count_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X42Y74     derivation/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.163ns,  Total Violation      -58.853ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.580     9.995    daisy_p_o_OBUF[1]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.163ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.777     6.011    daisy_p_o_OBUF[1]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.368    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.163    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.776ns (15.632%)  route 4.188ns (84.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.670     5.903    i_dsp/clk_i
    SLICE_X10Y56         FDRE                                         r  i_dsp/sum2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.478     6.381 f  i_dsp/sum2_reg[15]/Q
                         net (fo=14, routed)          1.146     7.527    i_dsp/dac_saturate[1]/input_i[15]
    SLICE_X17Y56         LUT6 (Prop_lut6_I3_O)        0.298     7.825 r  i_dsp/dac_saturate[1]/output_o[4]_INST_0/O
                         net (fo=12, routed)          3.042    10.867    dac_dat_b[4]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555    13.445    dac_clk_1x
    SLICE_X43Y79         FDRE                                         r  dac_dat_b_reg[4]/C
                         clock pessimism              0.173    13.618    
                         clock uncertainty           -0.189    13.429    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)       -0.081    13.348    dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  2.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.246ns (22.499%)  route 0.847ns (77.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.564     1.979    i_dsp/clk_i
    SLICE_X10Y56         FDRE                                         r  i_dsp/sum2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.148     2.127 f  i_dsp/sum2_reg[13]/Q
                         net (fo=14, routed)          0.274     2.401    i_dsp/dac_saturate[1]/input_i[13]
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.098     2.499 r  i_dsp/dac_saturate[1]/output_o[9]_INST_0/O
                         net (fo=12, routed)          0.573     3.073    dac_dat_b[9]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.855     2.396    dac_clk_1x
    SLICE_X42Y63         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.060     2.570    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_2x

Setup :           81  Failing Endpoints,  Worst Slack       -1.637ns,  Total Violation     -106.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 i_asg/frequency_divide_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/TTL/divide_count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.914ns (39.087%)  route 2.983ns (60.913%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.715     5.948    i_asg/dac_clk_i
    SLICE_X4Y89          FDRE                                         r  i_asg/frequency_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.478     6.426 r  i_asg/frequency_divide_reg[3]/Q
                         net (fo=5, routed)           0.761     7.187    i_asg/TTL/N[3]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.296     7.483 r  i_asg/TTL/out_i_66/O
                         net (fo=1, routed)           0.000     7.483    i_asg/TTL/out_i_66_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.033 r  i_asg/TTL/out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.033    i_asg/TTL/out_reg_i_42_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  i_asg/TTL/out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.147    i_asg/TTL/out_reg_i_24_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  i_asg/TTL/out_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.261    i_asg/TTL/out_reg_i_6_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  i_asg/TTL/out_reg_i_4/CO[3]
                         net (fo=4, routed)           1.354     9.729    i_asg/TTL/out2
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.853 f  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_1/O
                         net (fo=1, routed)           0.544    10.397    i_asg/TTL/xlnx_opt_divide_count
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    10.521 r  i_asg/TTL/xlnx_opt_LUT_divide_count[7]_i_2_2/O
                         net (fo=8, routed)           0.324    10.845    i_asg/TTL/divide_count
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.084     6.205 r  pll/pll/CLKOUT2
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_dac_clk_2x/O
                         net (fo=42, routed)          1.539     9.429    i_asg/TTL/clk
    SLICE_X3Y90          FDSE                                         r  i_asg/TTL/divide_count_reg[0]/C
                         clock pessimism              0.173     9.602    
                         clock uncertainty           -0.189     9.413    
    SLICE_X3Y90          FDSE (Setup_fdse_C_CE)      -0.205     9.208    i_asg/TTL/divide_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                 -1.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 i_asg/frequency_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/TTL/out_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_dac_clk_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.506ns (55.789%)  route 0.401ns (44.211%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.581     1.996    i_asg/dac_clk_i
    SLICE_X4Y89          FDRE                                         r  i_asg/frequency_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.164     2.160 r  i_asg/frequency_divide_reg[0]/Q
                         net (fo=5, routed)           0.106     2.267    i_asg/TTL/N[0]
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.048     2.315 r  i_asg/TTL/out_i_71/O
                         net (fo=1, routed)           0.000     2.315    i_asg/TTL/out_i_71_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.447 r  i_asg/TTL/out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.447    i_asg/TTL/out_reg_i_51_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.486 r  i_asg/TTL/out_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.486    i_asg/TTL/out_reg_i_33_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.525 r  i_asg/TTL/out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.525    i_asg/TTL/out_reg_i_15_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.564 r  i_asg/TTL/out_reg_i_5/CO[3]
                         net (fo=5, routed)           0.295     2.858    i_asg/TTL/out_reg_i_5_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.903 r  i_asg/TTL/out_i_1/O
                         net (fo=1, routed)           0.000     2.903    i_asg/TTL/out_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  i_asg/TTL/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.054     0.968 r  pll/pll/CLKOUT2
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_2x
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_2x/O
                         net (fo=42, routed)          0.852     2.393    i_asg/TTL/clk
    SLICE_X4Y93          FDRE                                         r  i_asg/TTL/out_reg/C
                         clock pessimism             -0.075     2.318    
                         clock uncertainty            0.189     2.507    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.120     2.627    i_asg/TTL/out_reg
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.642ns (18.513%)  route 2.826ns (81.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 9.459 - 4.000 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.739     5.972    i_ams/clk_i
    SLICE_X38Y59         FDRE                                         r  i_ams/dac_c_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.518     6.490 r  i_ams/dac_c_o_reg[11]/Q
                         net (fo=2, routed)           2.826     9.316    pwm[2]/cfg[11]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.440 r  pwm[2]/b[11]_i_1/O
                         net (fo=1, routed)           0.000     9.440    pwm[2]/b[11]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  pwm[2]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.569     9.459    pwm[2]/clk
    SLICE_X39Y34         FDRE                                         r  pwm[2]/b_reg[11]/C
                         clock pessimism              0.173     9.633    
                         clock uncertainty           -0.189     9.444    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.029     9.473    pwm[2]/b_reg[11]
  -------------------------------------------------------------------
                         required time                          9.473    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.246ns (36.530%)  route 0.427ns (63.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.583     1.998    i_ams/clk_i
    SLICE_X42Y68         FDRE                                         r  i_ams/dac_a_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.148     2.146 r  i_ams/dac_a_o_reg[14]/Q
                         net (fo=2, routed)           0.311     2.458    pwm[0]/cfg[14]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.098     2.556 r  pwm[0]/b[14]_i_2/O
                         net (fo=1, routed)           0.116     2.672    pwm[0]/b[14]_i_2_n_0
    SLICE_X41Y65         FDRE                                         r  pwm[0]/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.854     2.395    pwm[0]/clk
    SLICE_X41Y65         FDRE                                         r  pwm[0]/b_reg[14]/C
                         clock pessimism             -0.075     2.320    
                         clock uncertainty            0.189     2.509    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.075     2.584    pwm[0]/b_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_ext__0

Setup :           73  Failing Endpoints,  Worst Slack       -5.155ns,  Total Violation     -352.920ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.155ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            derivation/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (pll_ext__0 rise@50.000ns - pll_adc_clk rise@48.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 55.249 - 50.000 ) 
    Source Clock Delay      (SCD):    5.962ns = ( 53.962 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.364ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.876ns
    Phase Error              (PE):    0.925ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                     48.000    48.000 r  
    U18                                               0.000    48.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    48.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    48.983 r  i_clk/O
                         net (fo=1, routed)           1.306    50.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089    50.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    52.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    52.233 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.729    53.962    daisy_p_o_OBUF[1]
    SLICE_X41Y78         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456    54.418 r  adc_rstn_reg/Q
                         net (fo=859, routed)         1.891    56.309    derivation/rst_n
    SLICE_X41Y78         LUT3 (Prop_lut3_I0_O)        0.124    56.433 r  derivation/count[0]_i_1/O
                         net (fo=32, routed)          2.083    58.516    derivation/count[0]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  derivation/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                     50.000    50.000 r  
    N18                                               0.000    50.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000    50.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.843    50.843 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.162    52.005    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    52.005 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, routed)           1.599    53.604    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    53.695 r  bufg_ext_clk/O
                         net (fo=41, routed)          1.554    55.249    derivation/clk
    SLICE_X42Y78         FDRE                                         r  derivation/count_reg[16]/C
                         clock pessimism              0.000    55.249    
                         clock uncertainty           -1.364    53.885    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.524    53.361    derivation/count_reg[16]
  -------------------------------------------------------------------
                         required time                         53.361    
                         arrival time                         -58.516    
  -------------------------------------------------------------------
                         slack                                 -5.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            derivation/out_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_ext__0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             pll_ext__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_ext__0 rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.186ns (9.194%)  route 1.837ns (90.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.364ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.876ns
    Phase Error              (PE):    0.925ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.580     1.995    daisy_p_o_OBUF[1]
    SLICE_X41Y78         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     2.136 f  adc_rstn_reg/Q
                         net (fo=859, routed)         1.837     3.973    derivation/rst_n
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.045     4.018 r  derivation/out_i_1/O
                         net (fo=1, routed)           0.000     4.018    derivation/out_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  derivation/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_ext__0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    daisy_p_i[1]
    N18                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  daisy_p_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.480     0.875    pll_ext/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.875 r  pll_ext/pll_ext/CLKOUT0
                         net (fo=1, routed)           0.528     1.403    pll_ext__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.432 r  bufg_ext_clk/O
                         net (fo=41, routed)          0.848     2.280    derivation/clk
    SLICE_X40Y78         FDRE                                         r  derivation/out_reg/C
                         clock pessimism              0.000     2.280    
                         clock uncertainty            1.364     3.644    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.091     3.735    derivation/out_reg
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 i_asg/e3/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[4]_P/PRE
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.799ns (16.292%)  route 4.105ns (83.708%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.649     5.882    i_asg/e3/clock
    SLICE_X16Y78         FDRE                                         r  i_asg/e3/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_fdre_C_Q)         0.518     6.400 r  i_asg/e3/FSM_sequential_current_state_reg[2]/Q
                         net (fo=5, routed)           0.815     7.215    i_asg/e3/current_state[2]
    SLICE_X15Y78         LUT4 (Prop_lut4_I1_O)        0.124     7.339 f  i_asg/e3/detector_out_INST_0/O
                         net (fo=64, routed)          2.554     9.893    i_asg/c1/start
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.157    10.050 f  i_asg/c1/count_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.737    10.786    i_asg/c1/count_reg[4]_LDC_i_1_n_0
    SLICE_X8Y91          FDPE                                         f  i_asg/c1/count_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=12168, routed)       1.496    13.386    i_asg/c1/clk
    SLICE_X8Y91          FDPE                                         r  i_asg/c1/count_reg[4]_P/C
                         clock pessimism              0.457    13.843    
                         clock uncertainty           -0.069    13.774    
    SLICE_X8Y91          FDPE (Recov_fdpe_C_PRE)     -0.592    13.182    i_asg/c1/count_reg[4]_P
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 i_asg/trigger_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[12]_C/CLR
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.505%)  route 0.353ns (65.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.579     1.994    i_asg/dac_clk_i
    SLICE_X5Y86          FDRE                                         r  i_asg/trigger_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     2.135 r  i_asg/trigger_delay_reg[12]/Q
                         net (fo=3, routed)           0.162     2.297    i_asg/c1/N[12]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.045     2.342 f  i_asg/c1/count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.533    i_asg/c1/count_reg[12]_LDC_i_2_n_0
    SLICE_X4Y90          FDCE                                         f  i_asg/c1/count_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=12168, routed)       0.851     2.392    i_asg/c1/clk
    SLICE_X4Y90          FDCE                                         r  i_asg/c1/count_reg[12]_C/C
                         clock pessimism             -0.379     2.013    
    SLICE_X4Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.946    i_asg/c1/count_reg[12]_C
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.587    





