// Seed: 3684705874
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    input uwire id_14,
    input wor id_15,
    input wire id_16,
    input uwire id_17
);
  wire id_19;
  assign id_2 = id_15;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    output supply1 id_7
);
  logic [7:0] id_9;
  assign id_9[1] = 1;
  module_0(
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_3,
      id_5,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_5,
      id_4,
      id_5,
      id_0,
      id_5,
      id_4
  );
endmodule
