[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/BinarySize/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BinarySize/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              11
ContAssign                                             9
Design                                                 1
Identifier                                             1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Range                                                  1
RefObj                                                 9
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BinarySize/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:2:3, endln:2:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRange:
    \_Range: , line:2:15, endln:2:21
      |vpiParent:
      \_LogicTypespec: , line:2:3, endln:2:8
      |vpiLeftRange:
      \_Constant: , line:2:16, endln:2:18
        |vpiParent:
        \_Range: , line:2:15, endln:2:21
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:19, endln:2:20
        |vpiParent:
        \_Range: , line:2:15, endln:2:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:3, endln:2:8
  |vpiImportTypespec:
  \_Net: (work@top.first), line:2:22, endln:2:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first), line:2:3, endln:2:21
      |vpiParent:
      \_Net: (work@top.first), line:2:22, endln:2:27
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:8
    |vpiName:first
    |vpiFullName:work@top.first
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:3:18, endln:3:23
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:23
      |vpiDecompile:32'b1
      |vpiSize:32
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:3:10, endln:3:15
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:4:18, endln:4:22
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:4:10, endln:4:15
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:5:10, endln:5:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:5:18, endln:5:23
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:23
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:5:10, endln:5:15
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:6:10, endln:6:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:6:18, endln:6:22
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:22
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:6:10, endln:6:15
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:7:10, endln:7:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:7:18, endln:7:23
      |vpiParent:
      \_ContAssign: , line:7:10, endln:7:23
      |vpiDecompile:2'b01
      |vpiSize:2
      |BIN:01
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:7:10, endln:7:15
      |vpiParent:
      \_ContAssign: , line:7:10, endln:7:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:8:10, endln:8:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:8:18, endln:8:22
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:22
      |vpiDecompile:1'bX
      |vpiSize:1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:8:10, endln:8:15
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:9:10, endln:9:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:9:18, endln:9:23
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:23
      |vpiDecompile:2'b0x
      |vpiSize:2
      |BIN:0x
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:9:10, endln:9:15
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:10:10, endln:10:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:10:18, endln:10:22
      |vpiParent:
      \_ContAssign: , line:10:10, endln:10:22
      |vpiDecompile:1'bz
      |vpiSize:1
      |BIN:z
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:10:10, endln:10:15
      |vpiParent:
      \_ContAssign: , line:10:10, endln:10:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:11:10, endln:11:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:11:18, endln:11:23
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:23
      |vpiDecompile:2'b0z
      |vpiSize:2
      |BIN:0z
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:11:10, endln:11:15
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_Net: (work@top.first), line:2:22, endln:2:27
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
