<profile>

<section name = "Vitis HLS Report for 'RNI'" level="0">
<item name = "Date">Mon Oct 28 16:02:34 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">RNI</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.276 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_RNI_Pipeline_VITIS_LOOP_27_2_fu_170">RNI_Pipeline_VITIS_LOOP_27_2, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_input_layer_fu_209">input_layer, 1281, 8390529, 12.810 us, 83.905 ms, 1281, 8390529, no</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_1_fu_223">RNI_Pipeline_NEURONS_LOOP_1, 67, 67, 0.670 us, 0.670 us, 67, 67, no</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_2_fu_229">RNI_Pipeline_NEURONS_LOOP_2, 35, 35, 0.350 us, 0.350 us, 35, 35, no</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_3_fu_235">RNI_Pipeline_NEURONS_LOOP_3, 19, 19, 0.190 us, 0.190 us, 19, 19, no</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_4_fu_241">RNI_Pipeline_NEURONS_LOOP_4, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247">RNI_Pipeline_VITIS_LOOP_38_3, 246, 246, 2.460 us, 2.460 us, 246, 246, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_25_1">?, ?, 1674 ~ 8390922, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">9, 1, 609, 1423, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 266, -</column>
<column name="Register">-, -, 237, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, ~0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_1_fu_223">RNI_Pipeline_NEURONS_LOOP_1, 0, 0, 30, 137, 0</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_2_fu_229">RNI_Pipeline_NEURONS_LOOP_2, 0, 0, 29, 135, 0</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_3_fu_235">RNI_Pipeline_NEURONS_LOOP_3, 0, 0, 28, 135, 0</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_4_fu_241">RNI_Pipeline_NEURONS_LOOP_4, 0, 0, 7, 53, 0</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_27_2_fu_170">RNI_Pipeline_VITIS_LOOP_27_2, 0, 0, 156, 239, 0</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247">RNI_Pipeline_VITIS_LOOP_38_3, 0, 0, 11, 79, 0</column>
<column name="ctrl_s_axi_U">ctrl_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_input_layer_fu_209">input_layer, 9, 1, 312, 605, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="NEURONS_MEMBRANE_U">NEURONS_MEMBRANE_RAM_AUTO_1R1W, 1, 0, 0, 0, 244, 16, 1, 3904</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247_out_stream_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="NEURONS_MEMBRANE_address0">37, 7, 8, 56</column>
<column name="NEURONS_MEMBRANE_address1">20, 4, 8, 32</column>
<column name="NEURONS_MEMBRANE_ce0">37, 7, 1, 7</column>
<column name="NEURONS_MEMBRANE_ce1">20, 4, 1, 4</column>
<column name="NEURONS_MEMBRANE_d0">31, 6, 16, 96</column>
<column name="NEURONS_MEMBRANE_we0">31, 6, 1, 6</column>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="in_stream_TREADY_int_regslice">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="empty_43_reg_581">16, 0, 16, 0</column>
<column name="empty_44_reg_586">16, 0, 16, 0</column>
<column name="empty_45_reg_591">16, 0, 16, 0</column>
<column name="empty_46_reg_596">16, 0, 16, 0</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_1_fu_223_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_2_fu_229_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_3_fu_235_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_NEURONS_LOOP_4_fu_241_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_input_layer_fu_209_ap_start_reg">1, 0, 1, 0</column>
<column name="in_pkts_data_0_05_fu_110">32, 0, 32, 0</column>
<column name="in_pkts_data_1_06_fu_114">32, 0, 32, 0</column>
<column name="in_pkts_data_2_07_fu_118">32, 0, 32, 0</column>
<column name="in_pkts_data_3_08_fu_122">32, 0, 32, 0</column>
<column name="in_pkts_dest_0_0102_fu_106">6, 0, 6, 0</column>
<column name="in_pkts_id_0_0101_fu_102">5, 0, 5, 0</column>
<column name="in_pkts_keep_0_096_fu_90">4, 0, 4, 0</column>
<column name="in_pkts_last_0_099_fu_86">1, 0, 1, 0</column>
<column name="in_pkts_strb_0_097_fu_94">4, 0, 4, 0</column>
<column name="in_pkts_user_0_098_fu_98">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_AWADDR">in, 4, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_ARADDR">in, 4, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, return void</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, RNI, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, RNI, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, RNI, return value</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 6, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 2, axis, in_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 5, axis, in_stream_V_id_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 6, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 2, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 5, axis, out_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
