{"Source Block": ["hdl/library/axi_ad9250/axi_ad9250_if.v@84:94@HdlIdDef", "  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n  assign adc_clk = rx_clk;\n  assign adc_or_a = 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_ad9250/axi_ad9250_if.v@89:99", "  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n  assign adc_clk = rx_clk;\n  assign adc_or_a = 1'b0;\n  assign adc_or_b = 1'b0;\n\n  // adc channels\n\n  assign adc_data_a = {adc_data_a_s1_s[13:0], adc_data_a_s0_s[13:0]};\n"], ["hdl/library/axi_ad6676/axi_ad6676_if.v@80:90", "  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n  assign adc_clk = rx_clk;\n  assign adc_or_a = 1'b0;\n"], ["hdl/library/axi_ad9680/axi_ad9680_if.v@89:99", "  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s3_s;\n  wire    [15:0]  adc_data_b_s2_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n  wire   [127:0]  rx_data_s;\n\n  // adc clock is the reference clock\n\n  assign adc_clk = rx_clk;\n  assign adc_or_a = 1'b0;\n"], ["hdl/library/axi_ad9250/axi_ad9250_if.v@83:93", "\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n  assign adc_clk = rx_clk;\n"], ["hdl/library/axi_ad9234/axi_ad9234_if.v@85:95", "  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s3_s;\n  wire    [15:0]  adc_data_b_s2_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n  assign adc_clk = rx_clk;\n  assign adc_or_a = 1'b0;\n"], ["hdl/library/axi_ad9250/axi_ad9250_if.v@81:91", "\n  reg             adc_status = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n"], ["hdl/library/axi_ad9250/axi_ad9250_if.v@82:92", "  reg             adc_status = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n"], ["hdl/library/axi_ad6676/axi_ad6676_if.v@79:89", "\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n  assign adc_clk = rx_clk;\n"], ["hdl/library/axi_ad6676/axi_ad6676_if.v@77:87", "\n  reg             adc_status = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n"], ["hdl/library/axi_ad6676/axi_ad6676_if.v@78:88", "  reg             adc_status = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  adc_data_a_s1_s;\n  wire    [15:0]  adc_data_a_s0_s;\n  wire    [15:0]  adc_data_b_s1_s;\n  wire    [15:0]  adc_data_b_s0_s;\n\n  // adc clock is the reference clock\n\n"]], "Diff Content": {"Delete": [], "Add": [[89, "  wire    [63:0]  rx_data_s;\n"]]}}