// Seed: 373705403
module module_0;
  assign id_1 = 1;
  wire id_2;
  always if (1) @(negedge -1 or id_1) id_1 <= -1;
  assign id_1 = 1 + id_2;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1
);
  wire id_3, id_4, id_5, id_6, id_7;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3;
  assign id_1 = id_1.id_1;
  tri id_2;
  assign id_1 = id_1;
  parameter id_3 = {-1};
  wire id_4 = -1;
  module_0 modCall_1 ();
  parameter id_5 = id_2;
  wor id_6;
  id_7(
      -1'b0, id_6, -1
  );
endmodule
