Net Name,To
REF_CLK_26,clock
,
ADC13_SCLK,ADC13_SCLK
ADC13_SDO-0,ADC13_SDO[0][0]
ADC13_SDO-1,ADC13_SDO[0][1]
ADC13_SDO-2,ADC13_SDO[0][2]
ADC13_SDO-3,ADC13_SDO[0][3]
ADC13_SDO-4,ADC13_SDO[1][0]
ADC13_SDO-5,ADC13_SDO[1][1]
ADC13_SDO-6,ADC13_SDO[1][2]
ADC13_SDO-7,ADC13_SDO[1][3]
,
ADC13_SDI,ADC13_SDI
ADC13_CS,ADC13_nCS
ADC13_CONVST,ADC13_CONVST
ADC13_PD/RST,ADC13_nPD_RST
ADC13_READY,ADC13_READY
,
ACD24_SDO,ADC2_SDO
ACD24_SDI,ADC2_SDI
ACD24_SCLK,ADC2_SCLK
ACD24_SYNC,ADC2_SYNC
ACD24_CS,ADC2_CS
ACD24_DRDY,ADC2_DRDY
ACD24_MCLK,ADC2_MCLK
DAC_SCLK,DAC_SCLK
DAC_DIN,DAC_SDIN
DAC_CLR,DAC_CLR
DAC_LDAC,DAC_LDAC
DAC_SYNC,DAC_SYNC
,
D0,intf_fmc.AD[0]
D1,intf_fmc.AD[1]
D2,intf_fmc.AD[2]
D3,intf_fmc.AD[3]
D4,intf_fmc.AD[4]
D5,intf_fmc.AD[5]
D6,intf_fmc.AD[6]
D7,intf_fmc.AD[7]
D8,intf_fmc.AD[8]
D9,intf_fmc.AD[9]
D10,intf_fmc.AD[10]
D11,intf_fmc.AD[11]
D12,intf_fmc.AD[12]
D13,intf_fmc.AD[13]
D14,intf_fmc.AD[14]
D15,intf_fmc.AD[15]
,
FSMC_nOE,intf_fmc.nOE
FSMC_nWE,intf_fmc.nWE
FSMC_nADV,intf_fmc.nADV
FSMC_nWAIT,intf_fmc.nWAIT
FSMC_CLK,intf_fmc.CLK
FSMC_nBL0,intf_fmc.nBL[0]
FSMC_nBL1,intf_fmc.nBL[1]
FSMC_nE,intf_fmc.nE
DATA0_11,intf_fmc.irq[0]
INIT_DONE,intf_fmc.irq[1]
,
DG1,pin_DG[0][0]
DG2,pin_DG[1][0]
IDG1,pin_DG[0][1]
IDG2,pin_DG[1][1]
SYNC,pin_SYNC
IDM,pin_DM
DOUT1,pin_DGOUT[0]
DOUT2,pin_DGOUT[1]
,
POL_P,pin_Pol[0]
POL_N,pin_Pol[1]
,
IMP_TXB,pin_imp_txb_T1
IMP_TX,pin_imp_tx_T1
