

================================================================
== Vitis HLS Report for 'fir_hls_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Mon Mar  3 19:17:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fir_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.742 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.528 us|  0.528 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_14_in = alloca i32 1"   --->   Operation 6 'alloca' 'shift_reg_14_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_16_in = alloca i32 1"   --->   Operation 7 'alloca' 'shift_reg_16_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_18_in = alloca i32 1"   --->   Operation 8 'alloca' 'shift_reg_18_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 9 'alloca' 'shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shift_reg_15_in = alloca i32 1"   --->   Operation 10 'alloca' 'shift_reg_15_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_17_in = alloca i32 1"   --->   Operation 11 'alloca' 'shift_reg_17_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shift_reg_19_in = alloca i32 1"   --->   Operation 12 'alloca' 'shift_reg_19_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_reload_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_shift_reg_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_reg_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_reload"   --->   Operation 16 'read' 'shift_reg_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_1_reload_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_shift_reg_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg_1_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_1_reload"   --->   Operation 18 'read' 'shift_reg_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_2_reload_read = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_shift_reg_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_2_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_2_reload"   --->   Operation 20 'read' 'shift_reg_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_3_reload_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_shift_reg_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shift_reg_3_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_3_reload"   --->   Operation 22 'read' 'shift_reg_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_4_reload_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_shift_reg_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_4_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_4_reload"   --->   Operation 24 'read' 'shift_reg_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_5_reload_read = muxlogic"   --->   Operation 25 'muxlogic' 'muxLogicCE_to_shift_reg_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_5_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_5_reload"   --->   Operation 26 'read' 'shift_reg_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_6_reload_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_shift_reg_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_6_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_6_reload"   --->   Operation 28 'read' 'shift_reg_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_5_reload_read"   --->   Operation 29 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_19_in"   --->   Operation 30 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_5_reload_read, i29 %shift_reg_19_in"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_3_reload_read"   --->   Operation 32 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_17_in"   --->   Operation 33 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_3_reload_read, i29 %shift_reg_17_in"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_1_reload_read"   --->   Operation 35 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_15_in"   --->   Operation 36 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_1_reload_read, i29 %shift_reg_15_in"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i29 %shift_reg_6_reload_read"   --->   Operation 38 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg"   --->   Operation 39 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln10 = store i29 %shift_reg_6_reload_read, i29 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 40 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_4_reload_read"   --->   Operation 41 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_18_in"   --->   Operation 42 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_4_reload_read, i29 %shift_reg_18_in"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_2_reload_read"   --->   Operation 44 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_16_in"   --->   Operation 45 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_2_reload_read, i29 %shift_reg_16_in"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_reload_read"   --->   Operation 47 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_14_in"   --->   Operation 48 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_reload_read, i29 %shift_reg_14_in"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln12 = muxlogic i7 0"   --->   Operation 50 'muxlogic' 'muxLogicData_to_store_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln12 = muxlogic i7 %i"   --->   Operation 51 'muxlogic' 'muxLogicAddr_to_store_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.40ns)   --->   "%store_ln12 = store i7 0, i7 %i" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 52 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_15_2"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.74>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_1 = muxlogic i7 %i"   --->   Operation 54 'muxlogic' 'MuxLogicAddr_to_i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 55 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_15_in_load = muxlogic i29 %shift_reg_15_in"   --->   Operation 56 'muxlogic' 'MuxLogicAddr_to_shift_reg_15_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shift_reg_15_in_load = load i29 %shift_reg_15_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 57 'load' 'shift_reg_15_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_17_in_load = muxlogic i29 %shift_reg_17_in"   --->   Operation 58 'muxlogic' 'MuxLogicAddr_to_shift_reg_17_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_17_in_load = load i29 %shift_reg_17_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 59 'load' 'shift_reg_17_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_19_in_load = muxlogic i29 %shift_reg_19_in"   --->   Operation 60 'muxlogic' 'MuxLogicAddr_to_shift_reg_19_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_19_in_load = load i29 %shift_reg_19_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 61 'load' 'shift_reg_19_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.71ns)   --->   "%i_2 = add i7 %i_1, i7 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 62 'add' 'i_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.71ns)   --->   "%icmp_ln12 = icmp_eq  i7 %i_1, i7 64" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 63 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_15_2.split, void %for.end27.exitStub" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 64 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_14_in_load = muxlogic i29 %shift_reg_14_in"   --->   Operation 65 'muxlogic' 'MuxLogicAddr_to_shift_reg_14_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shift_reg_14_in_load = load i29 %shift_reg_14_in"   --->   Operation 66 'load' 'shift_reg_14_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_16_in_load = muxlogic i29 %shift_reg_16_in"   --->   Operation 67 'muxlogic' 'MuxLogicAddr_to_shift_reg_16_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shift_reg_16_in_load = load i29 %shift_reg_16_in"   --->   Operation 68 'load' 'shift_reg_16_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_18_in_load = muxlogic i29 %shift_reg_18_in"   --->   Operation 69 'muxlogic' 'MuxLogicAddr_to_shift_reg_18_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shift_reg_18_in_load = load i29 %shift_reg_18_in"   --->   Operation 70 'load' 'shift_reg_18_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_load = muxlogic i29 %shift_reg"   --->   Operation 71 'muxlogic' 'MuxLogicAddr_to_shift_reg_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shift_reg_load = load i29 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 72 'load' 'shift_reg_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_1 = muxlogic"   --->   Operation 73 'muxlogic' 'muxLogicCE_to_shift_reg_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.00ns)   --->   "%shift_reg_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_stream" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:18]   --->   Operation 74 'read' 'shift_reg_1' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i32 %shift_reg_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 75 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i29 %shift_reg_15_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 76 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln23, i8 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%trunc_ln23_1 = trunc i29 %shift_reg_14_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 78 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln23_1, i9 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 79 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i29 %shift_reg_18_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 80 'trunc' 'trunc_ln23_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln23_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln23_2, i5 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 81 'bitconcatenate' 'shl_ln23_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i29 %shift_reg_16_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 82 'trunc' 'trunc_ln23_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln23_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln23_3, i7 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 83 'bitconcatenate' 'shl_ln23_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i29 %shift_reg_17_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 84 'trunc' 'trunc_ln23_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln23_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln23_4, i6 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 85 'bitconcatenate' 'shl_ln23_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i29 %shift_reg_19_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 86 'trunc' 'trunc_ln23_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln23_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln23_5, i4 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 87 'bitconcatenate' 'shl_ln23_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%shl_ln23 = shl i32 %shift_reg_1, i32 10" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 88 'shl' 'shl_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln23_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %shift_reg_load, i3 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 89 'bitconcatenate' 'shl_ln23_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.89ns)   --->   "%add_ln23 = add i32 %shl_ln23_5, i32 %shl_ln23_7" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 90 'add' 'add_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.89ns)   --->   "%add_ln23_1 = add i32 %shl_ln23_2, i32 %shl_ln23_4" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 91 'add' 'add_ln23_1' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_2 = add i32 %add_ln23_1, i32 %add_ln23" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 92 'add' 'add_ln23_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_3 = add i32 %shl_ln23_3, i32 %shl_ln" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 93 'add' 'add_ln23_3' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln23_4 = add i32 %tmp, i32 %shl_ln23" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 94 'add' 'add_ln23_4' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln23_5 = add i32 %add_ln23_4, i32 %add_ln23_3" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 95 'add' 'add_ln23_5' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln23_5, i32 %add_ln23_2" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 96 'add' 'acc' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_18_in_load"   --->   Operation 97 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_19_in"   --->   Operation 98 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_18_in_load, i29 %shift_reg_19_in"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_16_in_load"   --->   Operation 100 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_17_in"   --->   Operation 101 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_16_in_load, i29 %shift_reg_17_in"   --->   Operation 102 'store' 'store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_14_in_load"   --->   Operation 103 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_15_in"   --->   Operation 104 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_14_in_load, i29 %shift_reg_15_in"   --->   Operation 105 'store' 'store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i29 %shift_reg_19_in_load"   --->   Operation 106 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg"   --->   Operation 107 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln10 = store i29 %shift_reg_19_in_load, i29 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 108 'store' 'store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln23 = muxlogic i29 %shift_reg_17_in_load"   --->   Operation 109 'muxlogic' 'muxLogicData_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln23 = muxlogic i29 %shift_reg_18_in"   --->   Operation 110 'muxlogic' 'muxLogicAddr_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln23 = store i29 %shift_reg_17_in_load, i29 %shift_reg_18_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 111 'store' 'store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln23 = muxlogic i29 %shift_reg_15_in_load"   --->   Operation 112 'muxlogic' 'muxLogicData_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln23 = muxlogic i29 %shift_reg_16_in"   --->   Operation 113 'muxlogic' 'muxLogicAddr_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.46ns)   --->   "%store_ln23 = store i29 %shift_reg_15_in_load, i29 %shift_reg_16_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 114 'store' 'store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i29 %trunc_ln10"   --->   Operation 115 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg_14_in"   --->   Operation 116 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln10 = store i29 %trunc_ln10, i29 %shift_reg_14_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 117 'store' 'store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln12 = muxlogic i7 %i_2"   --->   Operation 118 'muxlogic' 'muxLogicData_to_store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln12 = muxlogic i7 %i"   --->   Operation 119 'muxlogic' 'muxLogicAddr_to_store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.40ns)   --->   "%store_ln12 = store i7 %i_2, i7 %i" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 120 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 121 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 123 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln26 = muxlogic i32 %acc"   --->   Operation 124 'muxlogic' 'muxLogicData_to_write_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %acc" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:26]   --->   Operation 125 'write' 'write_ln26' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_15_2" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 126 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ shift_reg_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                     (alloca           ) [ 0110]
shift_reg_14_in                       (alloca           ) [ 0110]
shift_reg_16_in                       (alloca           ) [ 0110]
shift_reg_18_in                       (alloca           ) [ 0110]
shift_reg                             (alloca           ) [ 0110]
shift_reg_15_in                       (alloca           ) [ 0110]
shift_reg_17_in                       (alloca           ) [ 0110]
shift_reg_19_in                       (alloca           ) [ 0110]
specinterface_ln0                     (specinterface    ) [ 0000]
specinterface_ln0                     (specinterface    ) [ 0000]
muxLogicCE_to_shift_reg_reload_read   (muxlogic         ) [ 0000]
shift_reg_reload_read                 (read             ) [ 0000]
muxLogicCE_to_shift_reg_1_reload_read (muxlogic         ) [ 0000]
shift_reg_1_reload_read               (read             ) [ 0000]
muxLogicCE_to_shift_reg_2_reload_read (muxlogic         ) [ 0000]
shift_reg_2_reload_read               (read             ) [ 0000]
muxLogicCE_to_shift_reg_3_reload_read (muxlogic         ) [ 0000]
shift_reg_3_reload_read               (read             ) [ 0000]
muxLogicCE_to_shift_reg_4_reload_read (muxlogic         ) [ 0000]
shift_reg_4_reload_read               (read             ) [ 0000]
muxLogicCE_to_shift_reg_5_reload_read (muxlogic         ) [ 0000]
shift_reg_5_reload_read               (read             ) [ 0000]
muxLogicCE_to_shift_reg_6_reload_read (muxlogic         ) [ 0000]
shift_reg_6_reload_read               (read             ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln10            (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln10            (muxlogic         ) [ 0000]
store_ln10                            (store            ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln12            (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln12            (muxlogic         ) [ 0000]
store_ln12                            (store            ) [ 0000]
br_ln0                                (br               ) [ 0000]
MuxLogicAddr_to_i_1                   (muxlogic         ) [ 0000]
i_1                                   (load             ) [ 0000]
MuxLogicAddr_to_shift_reg_15_in_load  (muxlogic         ) [ 0000]
shift_reg_15_in_load                  (load             ) [ 0000]
MuxLogicAddr_to_shift_reg_17_in_load  (muxlogic         ) [ 0000]
shift_reg_17_in_load                  (load             ) [ 0000]
MuxLogicAddr_to_shift_reg_19_in_load  (muxlogic         ) [ 0000]
shift_reg_19_in_load                  (load             ) [ 0000]
i_2                                   (add              ) [ 0000]
icmp_ln12                             (icmp             ) [ 0110]
br_ln12                               (br               ) [ 0000]
MuxLogicAddr_to_shift_reg_14_in_load  (muxlogic         ) [ 0000]
shift_reg_14_in_load                  (load             ) [ 0000]
MuxLogicAddr_to_shift_reg_16_in_load  (muxlogic         ) [ 0000]
shift_reg_16_in_load                  (load             ) [ 0000]
MuxLogicAddr_to_shift_reg_18_in_load  (muxlogic         ) [ 0000]
shift_reg_18_in_load                  (load             ) [ 0000]
MuxLogicAddr_to_shift_reg_load        (muxlogic         ) [ 0000]
shift_reg_load                        (load             ) [ 0000]
muxLogicCE_to_shift_reg_1             (muxlogic         ) [ 0000]
shift_reg_1                           (read             ) [ 0000]
trunc_ln10                            (trunc            ) [ 0000]
trunc_ln23                            (trunc            ) [ 0000]
shl_ln                                (bitconcatenate   ) [ 0000]
trunc_ln23_1                          (trunc            ) [ 0000]
tmp                                   (bitconcatenate   ) [ 0000]
trunc_ln23_2                          (trunc            ) [ 0000]
shl_ln23_2                            (bitconcatenate   ) [ 0000]
trunc_ln23_3                          (trunc            ) [ 0000]
shl_ln23_3                            (bitconcatenate   ) [ 0000]
trunc_ln23_4                          (trunc            ) [ 0000]
shl_ln23_4                            (bitconcatenate   ) [ 0000]
trunc_ln23_5                          (trunc            ) [ 0000]
shl_ln23_5                            (bitconcatenate   ) [ 0000]
shl_ln23                              (shl              ) [ 0000]
shl_ln23_7                            (bitconcatenate   ) [ 0000]
add_ln23                              (add              ) [ 0000]
add_ln23_1                            (add              ) [ 0000]
add_ln23_2                            (add              ) [ 0000]
add_ln23_3                            (add              ) [ 0000]
add_ln23_4                            (add              ) [ 0000]
add_ln23_5                            (add              ) [ 0000]
acc                                   (add              ) [ 0101]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln0             (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0             (muxlogic         ) [ 0000]
store_ln0                             (store            ) [ 0000]
muxLogicData_to_store_ln10            (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln10            (muxlogic         ) [ 0000]
store_ln10                            (store            ) [ 0000]
muxLogicData_to_store_ln23            (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln23            (muxlogic         ) [ 0000]
store_ln23                            (store            ) [ 0000]
muxLogicData_to_store_ln23            (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln23            (muxlogic         ) [ 0000]
store_ln23                            (store            ) [ 0000]
muxLogicData_to_store_ln10            (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln10            (muxlogic         ) [ 0000]
store_ln10                            (store            ) [ 0000]
muxLogicData_to_store_ln12            (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln12            (muxlogic         ) [ 0000]
store_ln12                            (store            ) [ 0000]
specpipeline_ln10                     (specpipeline     ) [ 0000]
speclooptripcount_ln10                (speclooptripcount) [ 0000]
specloopname_ln12                     (specloopname     ) [ 0000]
muxLogicData_to_write_ln26            (muxlogic         ) [ 0000]
write_ln26                            (write            ) [ 0000]
br_ln12                               (br               ) [ 0000]
ret_ln0                               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="shift_reg_6_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_reg_5_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_4_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_2_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_stream">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="shift_reg_14_in_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_14_in/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shift_reg_16_in_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_16_in/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shift_reg_18_in_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_18_in/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shift_reg_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shift_reg_15_in_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_15_in/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="shift_reg_17_in_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_17_in/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shift_reg_19_in_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_reg_19_in/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="shift_reg_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="29" slack="0"/>
<pin id="116" dir="0" index="1" bw="29" slack="0"/>
<pin id="117" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="shift_reg_1_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="29" slack="0"/>
<pin id="122" dir="0" index="1" bw="29" slack="0"/>
<pin id="123" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_1_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shift_reg_2_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="29" slack="0"/>
<pin id="128" dir="0" index="1" bw="29" slack="0"/>
<pin id="129" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_2_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="shift_reg_3_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="29" slack="0"/>
<pin id="134" dir="0" index="1" bw="29" slack="0"/>
<pin id="135" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_3_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shift_reg_4_reload_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="29" slack="0"/>
<pin id="140" dir="0" index="1" bw="29" slack="0"/>
<pin id="141" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_4_reload_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shift_reg_5_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="29" slack="0"/>
<pin id="146" dir="0" index="1" bw="29" slack="0"/>
<pin id="147" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_5_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="shift_reg_6_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="29" slack="0"/>
<pin id="152" dir="0" index="1" bw="29" slack="0"/>
<pin id="153" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_6_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shift_reg_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_reg_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln26_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="muxLogicCE_to_shift_reg_reload_read_fu_169">
<pin_list>
<pin id="170" dir="1" index="0" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_reload_read/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="muxLogicCE_to_shift_reg_1_reload_read_fu_171">
<pin_list>
<pin id="172" dir="1" index="0" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_1_reload_read/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="muxLogicCE_to_shift_reg_2_reload_read_fu_173">
<pin_list>
<pin id="174" dir="1" index="0" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_2_reload_read/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="muxLogicCE_to_shift_reg_3_reload_read_fu_175">
<pin_list>
<pin id="176" dir="1" index="0" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_3_reload_read/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="muxLogicCE_to_shift_reg_4_reload_read_fu_177">
<pin_list>
<pin id="178" dir="1" index="0" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_4_reload_read/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="muxLogicCE_to_shift_reg_5_reload_read_fu_179">
<pin_list>
<pin id="180" dir="1" index="0" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_5_reload_read/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="muxLogicCE_to_shift_reg_6_reload_read_fu_181">
<pin_list>
<pin id="182" dir="1" index="0" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_6_reload_read/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="muxLogicData_to_store_ln0_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="29" slack="0"/>
<pin id="185" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="muxLogicAddr_to_store_ln0_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="29" slack="0"/>
<pin id="189" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="29" slack="0"/>
<pin id="192" dir="0" index="1" bw="29" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="muxLogicData_to_store_ln0_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="29" slack="0"/>
<pin id="197" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="muxLogicAddr_to_store_ln0_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="29" slack="0"/>
<pin id="201" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="29" slack="0"/>
<pin id="204" dir="0" index="1" bw="29" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="muxLogicData_to_store_ln0_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="29" slack="0"/>
<pin id="209" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="muxLogicAddr_to_store_ln0_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="29" slack="0"/>
<pin id="213" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="29" slack="0"/>
<pin id="216" dir="0" index="1" bw="29" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="muxLogicData_to_store_ln10_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="29" slack="0"/>
<pin id="221" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="muxLogicAddr_to_store_ln10_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="29" slack="0"/>
<pin id="225" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln10_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="29" slack="0"/>
<pin id="228" dir="0" index="1" bw="29" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="muxLogicData_to_store_ln0_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="29" slack="0"/>
<pin id="233" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="muxLogicAddr_to_store_ln0_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="29" slack="0"/>
<pin id="237" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="29" slack="0"/>
<pin id="240" dir="0" index="1" bw="29" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="muxLogicData_to_store_ln0_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="29" slack="0"/>
<pin id="245" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="muxLogicAddr_to_store_ln0_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="29" slack="0"/>
<pin id="249" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="29" slack="0"/>
<pin id="252" dir="0" index="1" bw="29" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="muxLogicData_to_store_ln0_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="29" slack="0"/>
<pin id="257" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="muxLogicAddr_to_store_ln0_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="29" slack="0"/>
<pin id="261" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="29" slack="0"/>
<pin id="264" dir="0" index="1" bw="29" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="muxLogicData_to_store_ln12_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln12/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="muxLogicAddr_to_store_ln12_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln12/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln12_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="MuxLogicAddr_to_i_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="1"/>
<pin id="281" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_1_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="1"/>
<pin id="284" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="MuxLogicAddr_to_shift_reg_15_in_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="29" slack="1"/>
<pin id="287" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_15_in_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shift_reg_15_in_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="29" slack="1"/>
<pin id="290" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_15_in_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="MuxLogicAddr_to_shift_reg_17_in_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="29" slack="1"/>
<pin id="293" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_17_in_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="shift_reg_17_in_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="29" slack="1"/>
<pin id="296" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_17_in_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="MuxLogicAddr_to_shift_reg_19_in_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="29" slack="1"/>
<pin id="299" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_19_in_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shift_reg_19_in_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="29" slack="1"/>
<pin id="302" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_19_in_load/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln12_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="MuxLogicAddr_to_shift_reg_14_in_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="29" slack="1"/>
<pin id="317" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_14_in_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="shift_reg_14_in_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="29" slack="1"/>
<pin id="320" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_14_in_load/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="MuxLogicAddr_to_shift_reg_16_in_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="29" slack="1"/>
<pin id="323" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_16_in_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shift_reg_16_in_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="29" slack="1"/>
<pin id="326" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_16_in_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="MuxLogicAddr_to_shift_reg_18_in_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="29" slack="1"/>
<pin id="329" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_18_in_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shift_reg_18_in_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="29" slack="1"/>
<pin id="332" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_18_in_load/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="MuxLogicAddr_to_shift_reg_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="29" slack="1"/>
<pin id="335" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_shift_reg_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shift_reg_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="29" slack="1"/>
<pin id="338" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_load/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="muxLogicCE_to_shift_reg_1_fu_339">
<pin_list>
<pin id="340" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_shift_reg_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln10_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln23_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="29" slack="0"/>
<pin id="347" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="24" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln23_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="29" slack="0"/>
<pin id="359" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="23" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln23_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="29" slack="0"/>
<pin id="371" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln23_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="27" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln23_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="29" slack="0"/>
<pin id="383" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_3/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln23_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="25" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_3/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln23_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="29" slack="0"/>
<pin id="395" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_4/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shl_ln23_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="26" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_4/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln23_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="29" slack="0"/>
<pin id="407" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_5/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="shl_ln23_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="28" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_5/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="shl_ln23_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="shl_ln23_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="29" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_7/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln23_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln23_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln23_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln23_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln23_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln23_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="acc_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="muxLogicData_to_store_ln0_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="29" slack="0"/>
<pin id="475" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="muxLogicAddr_to_store_ln0_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="29" slack="1"/>
<pin id="479" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln0_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="29" slack="0"/>
<pin id="482" dir="0" index="1" bw="29" slack="1"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="muxLogicData_to_store_ln0_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="29" slack="0"/>
<pin id="487" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="muxLogicAddr_to_store_ln0_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="29" slack="1"/>
<pin id="491" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln0_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="29" slack="0"/>
<pin id="494" dir="0" index="1" bw="29" slack="1"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="muxLogicData_to_store_ln0_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="29" slack="0"/>
<pin id="499" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="muxLogicAddr_to_store_ln0_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="29" slack="1"/>
<pin id="503" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln0_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="29" slack="0"/>
<pin id="506" dir="0" index="1" bw="29" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="muxLogicData_to_store_ln10_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="29" slack="0"/>
<pin id="511" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln10/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="muxLogicAddr_to_store_ln10_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="29" slack="1"/>
<pin id="515" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln10_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="29" slack="0"/>
<pin id="518" dir="0" index="1" bw="29" slack="1"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="muxLogicData_to_store_ln23_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="29" slack="0"/>
<pin id="523" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln23/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="muxLogicAddr_to_store_ln23_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="29" slack="1"/>
<pin id="527" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln23/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln23_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="29" slack="0"/>
<pin id="530" dir="0" index="1" bw="29" slack="1"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="muxLogicData_to_store_ln23_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="29" slack="0"/>
<pin id="535" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln23/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="muxLogicAddr_to_store_ln23_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="29" slack="1"/>
<pin id="539" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln23/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln23_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="29" slack="0"/>
<pin id="542" dir="0" index="1" bw="29" slack="1"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="muxLogicData_to_store_ln10_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="29" slack="0"/>
<pin id="547" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln10/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="muxLogicAddr_to_store_ln10_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="29" slack="1"/>
<pin id="551" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln10/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln10_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="29" slack="0"/>
<pin id="554" dir="0" index="1" bw="29" slack="1"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="muxLogicData_to_store_ln12_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln12/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="muxLogicAddr_to_store_ln12_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="1"/>
<pin id="563" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln12/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln12_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="1"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="muxLogicData_to_write_ln26_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln26/3 "/>
</bind>
</comp>

<comp id="572" class="1005" name="i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="582" class="1005" name="shift_reg_14_in_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="29" slack="0"/>
<pin id="584" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_14_in "/>
</bind>
</comp>

<comp id="592" class="1005" name="shift_reg_16_in_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="29" slack="0"/>
<pin id="594" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_16_in "/>
</bind>
</comp>

<comp id="602" class="1005" name="shift_reg_18_in_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="29" slack="0"/>
<pin id="604" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_18_in "/>
</bind>
</comp>

<comp id="612" class="1005" name="shift_reg_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="29" slack="0"/>
<pin id="614" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg "/>
</bind>
</comp>

<comp id="622" class="1005" name="shift_reg_15_in_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="29" slack="0"/>
<pin id="624" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_15_in "/>
</bind>
</comp>

<comp id="632" class="1005" name="shift_reg_17_in_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="29" slack="0"/>
<pin id="634" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_17_in "/>
</bind>
</comp>

<comp id="642" class="1005" name="shift_reg_19_in_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="29" slack="0"/>
<pin id="644" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="shift_reg_19_in "/>
</bind>
</comp>

<comp id="655" class="1005" name="acc_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="80" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="186"><net_src comp="144" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="144" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="132" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="132" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="120" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="120" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="150" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="150" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="138" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="138" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="126" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="126" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="114" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="114" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="307"><net_src comp="282" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="282" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="344"><net_src comp="156" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="288" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="318" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="330" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="324" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="294" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="300" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="156" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="336" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="409" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="423" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="373" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="397" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="431" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="385" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="349" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="361" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="417" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="449" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="443" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="330" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="330" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="324" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="324" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="318" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="318" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="300" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="300" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="294" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="294" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="288" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="288" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="341" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="341" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="303" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="568"><net_src comp="303" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="82" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="581"><net_src comp="572" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="585"><net_src comp="86" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="595"><net_src comp="90" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="601"><net_src comp="592" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="605"><net_src comp="94" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="615"><net_src comp="98" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="621"><net_src comp="612" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="625"><net_src comp="102" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="635"><net_src comp="106" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="645"><net_src comp="110" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="658"><net_src comp="467" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {3 }
 - Input state : 
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : shift_reg_6_reload | {1 }
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : shift_reg_5_reload | {1 }
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : shift_reg_4_reload | {1 }
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : shift_reg_3_reload | {1 }
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : shift_reg_2_reload | {1 }
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : shift_reg_1_reload | {1 }
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : shift_reg_reload | {1 }
	Port: fir_hls_Pipeline_VITIS_LOOP_12_1 : in_stream | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		muxLogicAddr_to_store_ln0 : 1
		muxLogicAddr_to_store_ln0 : 1
		muxLogicAddr_to_store_ln10 : 1
		muxLogicAddr_to_store_ln0 : 1
		muxLogicAddr_to_store_ln0 : 1
		muxLogicAddr_to_store_ln0 : 1
		muxLogicAddr_to_store_ln12 : 1
		store_ln12 : 1
	State 2
		i_2 : 1
		icmp_ln12 : 1
		br_ln12 : 2
		trunc_ln23 : 1
		shl_ln : 2
		trunc_ln23_1 : 1
		tmp : 2
		trunc_ln23_2 : 1
		shl_ln23_2 : 2
		trunc_ln23_3 : 1
		shl_ln23_3 : 2
		trunc_ln23_4 : 1
		shl_ln23_4 : 2
		trunc_ln23_5 : 1
		shl_ln23_5 : 2
		shl_ln23_7 : 1
		add_ln23 : 3
		add_ln23_1 : 3
		add_ln23_2 : 4
		add_ln23_3 : 3
		add_ln23_4 : 3
		add_ln23_5 : 4
		acc : 5
		muxLogicData_to_store_ln0 : 1
		store_ln0 : 1
		muxLogicData_to_store_ln0 : 1
		store_ln0 : 1
		muxLogicData_to_store_ln0 : 1
		store_ln0 : 1
		muxLogicData_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicData_to_store_ln23 : 1
		store_ln23 : 1
		muxLogicData_to_store_ln23 : 1
		store_ln23 : 1
		muxLogicData_to_store_ln10 : 1
		store_ln10 : 1
		muxLogicData_to_store_ln12 : 2
		store_ln12 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
|          |                  i_2_fu_303                  |    0    |    7    |
|          |                add_ln23_fu_431               |    0    |    32   |
|          |               add_ln23_1_fu_437              |    0    |    32   |
|    add   |               add_ln23_2_fu_443              |    0    |    65   |
|          |               add_ln23_3_fu_449              |    0    |    65   |
|          |               add_ln23_4_fu_455              |    0    |    32   |
|          |               add_ln23_5_fu_461              |    0    |    65   |
|          |                  acc_fu_467                  |    0    |    65   |
|----------|----------------------------------------------|---------|---------|
|   icmp   |               icmp_ln12_fu_309               |    0    |    7    |
|----------|----------------------------------------------|---------|---------|
|          |       shift_reg_reload_read_read_fu_114      |    0    |    0    |
|          |      shift_reg_1_reload_read_read_fu_120     |    0    |    0    |
|          |      shift_reg_2_reload_read_read_fu_126     |    0    |    0    |
|   read   |      shift_reg_3_reload_read_read_fu_132     |    0    |    0    |
|          |      shift_reg_4_reload_read_read_fu_138     |    0    |    0    |
|          |      shift_reg_5_reload_read_read_fu_144     |    0    |    0    |
|          |      shift_reg_6_reload_read_read_fu_150     |    0    |    0    |
|          |            shift_reg_1_read_fu_156           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   write  |            write_ln26_write_fu_162           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |  muxLogicCE_to_shift_reg_reload_read_fu_169  |    0    |    0    |
|          | muxLogicCE_to_shift_reg_1_reload_read_fu_171 |    0    |    0    |
|          | muxLogicCE_to_shift_reg_2_reload_read_fu_173 |    0    |    0    |
|          | muxLogicCE_to_shift_reg_3_reload_read_fu_175 |    0    |    0    |
|          | muxLogicCE_to_shift_reg_4_reload_read_fu_177 |    0    |    0    |
|          | muxLogicCE_to_shift_reg_5_reload_read_fu_179 |    0    |    0    |
|          | muxLogicCE_to_shift_reg_6_reload_read_fu_181 |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_183       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_187       |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_195       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_199       |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_207       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_211       |    0    |    0    |
|          |       muxLogicData_to_store_ln10_fu_219      |    0    |    0    |
|          |       muxLogicAddr_to_store_ln10_fu_223      |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_231       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_235       |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_243       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_247       |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_255       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_259       |    0    |    0    |
|          |       muxLogicData_to_store_ln12_fu_267      |    0    |    0    |
|          |       muxLogicAddr_to_store_ln12_fu_271      |    0    |    0    |
|          |          MuxLogicAddr_to_i_1_fu_279          |    0    |    0    |
| muxlogic |  MuxLogicAddr_to_shift_reg_15_in_load_fu_285 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_17_in_load_fu_291 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_19_in_load_fu_297 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_14_in_load_fu_315 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_16_in_load_fu_321 |    0    |    0    |
|          |  MuxLogicAddr_to_shift_reg_18_in_load_fu_327 |    0    |    0    |
|          |     MuxLogicAddr_to_shift_reg_load_fu_333    |    0    |    0    |
|          |       muxLogicCE_to_shift_reg_1_fu_339       |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_473       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_477       |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_485       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_489       |    0    |    0    |
|          |       muxLogicData_to_store_ln0_fu_497       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln0_fu_501       |    0    |    0    |
|          |       muxLogicData_to_store_ln10_fu_509      |    0    |    0    |
|          |       muxLogicAddr_to_store_ln10_fu_513      |    0    |    0    |
|          |       muxLogicData_to_store_ln23_fu_521      |    0    |    0    |
|          |       muxLogicAddr_to_store_ln23_fu_525      |    0    |    0    |
|          |       muxLogicData_to_store_ln23_fu_533      |    0    |    0    |
|          |       muxLogicAddr_to_store_ln23_fu_537      |    0    |    0    |
|          |       muxLogicData_to_store_ln10_fu_545      |    0    |    0    |
|          |       muxLogicAddr_to_store_ln10_fu_549      |    0    |    0    |
|          |       muxLogicData_to_store_ln12_fu_557      |    0    |    0    |
|          |       muxLogicAddr_to_store_ln12_fu_561      |    0    |    0    |
|          |       muxLogicData_to_write_ln26_fu_569      |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |               trunc_ln10_fu_341              |    0    |    0    |
|          |               trunc_ln23_fu_345              |    0    |    0    |
|          |              trunc_ln23_1_fu_357             |    0    |    0    |
|   trunc  |              trunc_ln23_2_fu_369             |    0    |    0    |
|          |              trunc_ln23_3_fu_381             |    0    |    0    |
|          |              trunc_ln23_4_fu_393             |    0    |    0    |
|          |              trunc_ln23_5_fu_405             |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |                 shl_ln_fu_349                |    0    |    0    |
|          |                  tmp_fu_361                  |    0    |    0    |
|          |               shl_ln23_2_fu_373              |    0    |    0    |
|bitconcatenate|               shl_ln23_3_fu_385              |    0    |    0    |
|          |               shl_ln23_4_fu_397              |    0    |    0    |
|          |               shl_ln23_5_fu_409              |    0    |    0    |
|          |               shl_ln23_7_fu_423              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|    shl   |                shl_ln23_fu_417               |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |   370   |
|----------|----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      acc_reg_655      |   32   |
|       i_reg_572       |    7   |
|shift_reg_14_in_reg_582|   29   |
|shift_reg_15_in_reg_622|   29   |
|shift_reg_16_in_reg_592|   29   |
|shift_reg_17_in_reg_632|   29   |
|shift_reg_18_in_reg_602|   29   |
|shift_reg_19_in_reg_642|   29   |
|   shift_reg_reg_612   |   29   |
+-----------------------+--------+
|         Total         |   242  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   370  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   242  |    -   |
+-----------+--------+--------+
|   Total   |   242  |   370  |
+-----------+--------+--------+
