<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="704pt" height="748pt"
 viewBox="0.00 0.00 704.00 748.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 744)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-744 700,-744 700,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 676,-8 676,-8 682,-8 688,-14 688,-20 688,-20 688,-720 688,-720 688,-726 682,-732 676,-732 676,-732 20,-732 20,-732 14,-732 8,-726 8,-720 8,-720 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="348" y="-716.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="348" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 668,-16 668,-16 674,-16 680,-22 680,-28 680,-28 680,-674 680,-674 680,-680 674,-686 668,-686 668,-686 28,-686 28,-686 22,-686 16,-680 16,-674 16,-674 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="348" y="-670.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="348" y="-655.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M440,-146C440,-146 660,-146 660,-146 666,-146 672,-152 672,-158 672,-158 672,-332 672,-332 672,-338 666,-344 660,-344 660,-344 440,-344 440,-344 434,-344 428,-338 428,-332 428,-332 428,-158 428,-158 428,-152 434,-146 440,-146"/>
<text text-anchor="middle" x="550" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="550" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M448,-154C448,-154 652,-154 652,-154 658,-154 664,-160 664,-166 664,-166 664,-286 664,-286 664,-292 658,-298 652,-298 652,-298 448,-298 448,-298 442,-298 436,-292 436,-286 436,-286 436,-166 436,-166 436,-160 442,-154 448,-154"/>
<text text-anchor="middle" x="550" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="550" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=128&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=512&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=4&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=4&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=64&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=100000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M456,-162C456,-162 644,-162 644,-162 650,-162 656,-168 656,-174 656,-174 656,-240 656,-240 656,-246 650,-252 644,-252 644,-252 456,-252 456,-252 450,-252 444,-246 444,-240 444,-240 444,-174 444,-174 444,-168 450,-162 456,-162"/>
<text text-anchor="middle" x="550" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="550" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust129"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M40,-496C40,-496 156,-496 156,-496 162,-496 168,-502 168,-508 168,-508 168,-628 168,-628 168,-634 162,-640 156,-640 156,-640 40,-640 40,-640 34,-640 28,-634 28,-628 28,-628 28,-508 28,-508 28,-502 34,-496 40,-496"/>
<text text-anchor="middle" x="98" y="-624.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="98" y="-609.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust130"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M54,-504C54,-504 107,-504 107,-504 113,-504 119,-510 119,-516 119,-516 119,-582 119,-582 119,-588 113,-594 107,-594 107,-594 54,-594 54,-594 48,-594 42,-588 42,-582 42,-582 42,-516 42,-516 42,-510 48,-504 54,-504"/>
<text text-anchor="middle" x="80.5" y="-578.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="80.5" y="-563.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust134"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 408,-24 408,-24 414,-24 420,-30 420,-36 420,-36 420,-476 420,-476 420,-482 414,-488 408,-488 408,-488 36,-488 36,-488 30,-488 24,-482 24,-476 24,-476 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="222" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="222" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: L1L2Hierarchy</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_cache_hierarchy_l2_bus</title>
<g id="a_clust135"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M88,-162C88,-162 324,-162 324,-162 330,-162 336,-168 336,-174 336,-174 336,-240 336,-240 336,-246 330,-252 324,-252 324,-252 88,-252 88,-252 82,-252 76,-246 76,-240 76,-240 76,-174 76,-174 76,-168 82,-162 88,-162"/>
<text text-anchor="middle" x="206" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="206" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust138" class="cluster">
<title>cluster_board_cache_hierarchy_l1_icaches</title>
<g id="a_clust138"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1_icaches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1_icaches.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=2&#10;tags=board.cache_hierarchy.l1_icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M238,-32C238,-32 400,-32 400,-32 406,-32 412,-38 412,-44 412,-44 412,-110 412,-110 412,-116 406,-122 400,-122 400,-122 238,-122 238,-122 232,-122 226,-116 226,-110 226,-110 226,-44 226,-44 226,-38 232,-32 238,-32"/>
<text text-anchor="middle" x="319" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1_icaches </text>
<text text-anchor="middle" x="319" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: Cache</text>
</a>
</g>
</g>
<g id="clust144" class="cluster">
<title>cluster_board_cache_hierarchy_l1_dcaches</title>
<g id="a_clust144"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1_dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1_dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1_dcaches.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=2&#10;tags=board.cache_hierarchy.l1_dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 206,-32 206,-32 212,-32 218,-38 218,-44 218,-44 218,-110 218,-110 218,-116 212,-122 206,-122 206,-122 44,-122 44,-122 38,-122 32,-116 32,-110 32,-110 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="125" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1_dcaches </text>
<text text-anchor="middle" x="125" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: Cache</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_board_cache_hierarchy_l2_cache</title>
<g id="a_clust154"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2_cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l2_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M44,-352C44,-352 206,-352 206,-352 212,-352 218,-358 218,-364 218,-364 218,-430 218,-430 218,-436 212,-442 206,-442 206,-442 44,-442 44,-442 38,-442 32,-436 32,-430 32,-430 32,-364 32,-364 32,-358 38,-352 44,-352"/>
<text text-anchor="middle" x="125" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="125" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: Cache</text>
</a>
</g>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node1" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M636,-206C636,-206 574,-206 574,-206 568,-206 562,-200 562,-194 562,-194 562,-182 562,-182 562,-176 568,-170 574,-170 574,-170 636,-170 636,-170 642,-170 648,-176 648,-182 648,-182 648,-194 648,-194 648,-200 642,-206 636,-206"/>
<text text-anchor="middle" x="605" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1_icaches_cpu_side -->
<g id="node6" class="node">
<title>board_cache_hierarchy_l1_icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M391.5,-76C391.5,-76 344.5,-76 344.5,-76 338.5,-76 332.5,-70 332.5,-64 332.5,-64 332.5,-52 332.5,-52 332.5,-46 338.5,-40 344.5,-40 344.5,-40 391.5,-40 391.5,-40 397.5,-40 403.5,-46 403.5,-52 403.5,-52 403.5,-64 403.5,-64 403.5,-70 397.5,-76 391.5,-76"/>
<text text-anchor="middle" x="368" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1_icaches_cpu_side -->
<g id="edge1" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1_icaches_cpu_side</title>
<path fill="none" stroke="black" d="M585.53,-169.92C576.08,-162.09 564.34,-153.01 553,-146 507.49,-117.87 451.44,-92.71 413.04,-76.77"/>
<polygon fill="black" stroke="black" points="414.25,-73.48 403.67,-72.92 411.59,-79.96 414.25,-73.48"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M531.5,-206C531.5,-206 464.5,-206 464.5,-206 458.5,-206 452.5,-200 452.5,-194 452.5,-194 452.5,-182 452.5,-182 452.5,-176 458.5,-170 464.5,-170 464.5,-170 531.5,-170 531.5,-170 537.5,-170 543.5,-176 543.5,-182 543.5,-182 543.5,-194 543.5,-194 543.5,-200 537.5,-206 531.5,-206"/>
<text text-anchor="middle" x="498" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1_dcaches_cpu_side -->
<g id="node8" class="node">
<title>board_cache_hierarchy_l1_dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M197.5,-76C197.5,-76 150.5,-76 150.5,-76 144.5,-76 138.5,-70 138.5,-64 138.5,-64 138.5,-52 138.5,-52 138.5,-46 144.5,-40 150.5,-40 150.5,-40 197.5,-40 197.5,-40 203.5,-40 209.5,-46 209.5,-52 209.5,-52 209.5,-64 209.5,-64 209.5,-70 203.5,-76 197.5,-76"/>
<text text-anchor="middle" x="174" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1_dcaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1_dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M452.18,-174.42C420.73,-165.96 377.96,-154.78 340,-146 287.86,-133.94 267.34,-150.44 222,-122 207.61,-112.98 195.94,-98 187.7,-84.91"/>
<polygon fill="black" stroke="black" points="190.68,-83.06 182.56,-76.25 184.66,-86.63 190.68,-83.06"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node3" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M95,-548C95,-548 65,-548 65,-548 59,-548 53,-542 53,-536 53,-536 53,-524 53,-524 53,-518 59,-512 65,-512 65,-512 95,-512 95,-512 101,-512 107,-518 107,-524 107,-524 107,-536 107,-536 107,-542 101,-548 95,-548"/>
<text text-anchor="middle" x="80" y="-526.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_l2_cache_mem_side -->
<g id="node11" class="node">
<title>board_cache_hierarchy_l2_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M108,-396C108,-396 52,-396 52,-396 46,-396 40,-390 40,-384 40,-384 40,-372 40,-372 40,-366 46,-360 52,-360 52,-360 108,-360 108,-360 114,-360 120,-366 120,-372 120,-372 120,-384 120,-384 120,-390 114,-396 108,-396"/>
<text text-anchor="middle" x="80" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_l2_cache_mem_side -->
<g id="edge3" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M80,-501.73C80,-470.94 80,-421.77 80,-396.01"/>
<polygon fill="black" stroke="black" points="76.5,-501.79 80,-511.79 83.5,-501.79 76.5,-501.79"/>
</g>
<!-- board_cache_hierarchy_l2_bus_cpu_side_ports -->
<g id="node4" class="node">
<title>board_cache_hierarchy_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M316,-206C316,-206 232,-206 232,-206 226,-206 220,-200 220,-194 220,-194 220,-182 220,-182 220,-176 226,-170 232,-170 232,-170 316,-170 316,-170 322,-170 328,-176 328,-182 328,-182 328,-194 328,-194 328,-200 322,-206 316,-206"/>
<text text-anchor="middle" x="274" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l1_icaches_mem_side -->
<g id="node7" class="node">
<title>board_cache_hierarchy_l1_icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M302,-76C302,-76 246,-76 246,-76 240,-76 234,-70 234,-64 234,-64 234,-52 234,-52 234,-46 240,-40 246,-40 246,-40 302,-40 302,-40 308,-40 314,-46 314,-52 314,-52 314,-64 314,-64 314,-70 308,-76 302,-76"/>
<text text-anchor="middle" x="274" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_icaches_mem_side -->
<g id="edge4" class="edge">
<title>board_cache_hierarchy_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_icaches_mem_side</title>
<path fill="none" stroke="black" d="M274,-159.72C274,-134.52 274,-97.84 274,-76.4"/>
<polygon fill="black" stroke="black" points="270.5,-159.74 274,-169.74 277.5,-159.74 270.5,-159.74"/>
</g>
<!-- board_cache_hierarchy_l1_dcaches_mem_side -->
<g id="node9" class="node">
<title>board_cache_hierarchy_l1_dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M108,-76C108,-76 52,-76 52,-76 46,-76 40,-70 40,-64 40,-64 40,-52 40,-52 40,-46 46,-40 52,-40 52,-40 108,-40 108,-40 114,-40 120,-46 120,-52 120,-52 120,-64 120,-64 120,-70 114,-76 108,-76"/>
<text text-anchor="middle" x="80" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_dcaches_mem_side -->
<g id="edge5" class="edge">
<title>board_cache_hierarchy_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1_dcaches_mem_side</title>
<path fill="none" stroke="black" d="M243,-164.26C233.12,-157.72 221.91,-151.02 211,-146 176.5,-130.14 160.4,-143.35 129,-122 111.7,-110.23 97.76,-90.43 89.24,-76.16"/>
<polygon fill="black" stroke="black" points="241.07,-167.18 251.31,-169.91 245.01,-161.39 241.07,-167.18"/>
</g>
<!-- board_cache_hierarchy_l2_bus_mem_side_ports -->
<g id="node5" class="node">
<title>board_cache_hierarchy_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M190,-206C190,-206 96,-206 96,-206 90,-206 84,-200 84,-194 84,-194 84,-182 84,-182 84,-176 90,-170 96,-170 96,-170 190,-170 190,-170 196,-170 202,-176 202,-182 202,-182 202,-194 202,-194 202,-200 196,-206 190,-206"/>
<text text-anchor="middle" x="143" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2_cache_cpu_side -->
<g id="node10" class="node">
<title>board_cache_hierarchy_l2_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M197.5,-396C197.5,-396 150.5,-396 150.5,-396 144.5,-396 138.5,-390 138.5,-384 138.5,-384 138.5,-372 138.5,-372 138.5,-366 144.5,-360 150.5,-360 150.5,-360 197.5,-360 197.5,-360 203.5,-360 209.5,-366 209.5,-372 209.5,-372 209.5,-384 209.5,-384 209.5,-390 203.5,-396 197.5,-396"/>
<text text-anchor="middle" x="174" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_l2_bus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_cache_hierarchy_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M169.56,-350.06C163.08,-310.77 151.23,-238.89 145.82,-206.11"/>
<polygon fill="black" stroke="black" points="166.11,-350.69 171.19,-359.98 173.02,-349.55 166.11,-350.69"/>
</g>
</g>
</svg>
