library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sdram is
    port (
        clk          : in std_logic;
        addr         : in std_logic_vector(31 downto 0);
        data_in      : in std_logic_vector(31 downto 0);
        data_out     : out std_logic_vector(31 downto 0);
        read         : in std_logic;
        write        : in std_logic
    );
end sdram;

architecture Behavioral of sdram is
    type memory_type is array (0 to 1023) of std_logic_vector(31 downto 0);
    signal memory : memory_type := (others => (others => '0'));
begin

    process(clk)
    begin
        if rising_edge(clk) then
            if write = '1' then
                memory(to_integer(unsigned(addr(9 downto 0)))) <= data_in;
            elsif read = '1' then
                data_out <= memory(to_integer(unsigned(addr(9 downto 0))));
            end if;
        end if;
    end process;
end Behavioral;
