
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002731                       # Number of seconds simulated
sim_ticks                                  2731021000                       # Number of ticks simulated
final_tick                                 2731021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62753                       # Simulator instruction rate (inst/s)
host_op_rate                                   102339                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57258703                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670484                       # Number of bytes of host memory used
host_seconds                                    47.70                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3337                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19450601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          58750189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78200790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19450601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19450601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19450601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         58750189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78200790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2730909000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3337                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.729047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.826441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.386586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          201     23.08%     23.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          482     55.34%     78.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42      4.82%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      3.10%     86.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      2.41%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      2.30%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.92%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.92%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      7.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          871                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19450601.075568441302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 58750189.031867563725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28369000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     99133750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34179.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39542.78                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     64934000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               127502750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19458.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38208.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        78.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     818372.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3919860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2068275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14537040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         165952800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             55098480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6797280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       678892230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       186416160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        159420600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1273102725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            466.163653                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2592266250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10299000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      70200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    618233500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    485467750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      58026250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1488794500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2370480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1237170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9289140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         73756800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29503770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2493600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       291056820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        88336800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        434930160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              932974740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            341.621225                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2659746000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3203000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1791500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    230043500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36807750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    638266750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1381788                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1381788                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            120095                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               812872                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19896                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3504                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          812872                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             408705                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           404167                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        45857                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      563823                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      399217                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           519                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            94                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      370713                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2731022                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             446895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7918869                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1381788                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             428601                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2127961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  240362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        117                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           321                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    370668                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20713                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2695533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.663473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.615188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   836204     31.02%     31.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   114403      4.24%     35.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37770      1.40%     36.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79084      2.93%     39.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   113692      4.22%     43.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56739      2.10%     45.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95842      3.56%     49.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64556      2.39%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1297243     48.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2695533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.505960                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.899599                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   432217                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                621876                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1362608                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                158651                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 120181                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11386895                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 120181                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   532405                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  565663                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1929                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1378254                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 97101                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10686262                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2855                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7774                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    248                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41538                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13553368                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25548665                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15669913                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59475                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7445959                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 91                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    411219                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               704965                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              580313                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             77926                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            51143                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9251121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7756532                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            231200                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4370022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5401384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             44                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2695533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.877550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.878187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1156649     42.91%     42.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               73637      2.73%     45.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              121367      4.50%     50.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              147548      5.47%     55.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              248578      9.22%     64.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              140591      5.22%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              483907     17.95%     88.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              189240      7.02%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134016      4.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2695533                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  471036     99.70%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    681      0.14%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   433      0.09%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               160      0.03%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              127      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50291      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6676197     86.07%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1160      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 215      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  400      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  830      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  988      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 605      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                232      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               543246      7.00%     93.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              395316      5.10%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45225      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41796      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7756532                       # Type of FU issued
system.cpu.iq.rate                           2.840157                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      472466                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060912                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18731085                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13511251                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7388841                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181178                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             110052                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87143                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8088022                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90685                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28761                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       285562                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       271775                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 120181                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  532915                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3919                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9251192                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8522                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                704965                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               580313                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    620                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3048                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48575                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        88286                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               136861                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7561631                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                563792                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            194901                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       963004                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   780589                       # Number of branches executed
system.cpu.iew.exec_stores                     399212                       # Number of stores executed
system.cpu.iew.exec_rate                     2.768792                       # Inst execution rate
system.cpu.iew.wb_sent                        7526254                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7475984                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5447464                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7988158                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.737431                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681942                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4370147                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            120114                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2074874                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.352513                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.940392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       922067     44.44%     44.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       257075     12.39%     56.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183520      8.84%     65.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148608      7.16%     72.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85234      4.11%     76.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56516      2.72%     79.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62504      3.01%     82.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62110      2.99%     85.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297240     14.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2074874                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297240                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11028950                       # The number of ROB reads
system.cpu.rob.rob_writes                    19131659                       # The number of ROB writes
system.cpu.timesIdled                             484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.912451                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.912451                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.095949                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.095949                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10300897                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6255289                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48423                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46083                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3576760                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3246510                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2663102                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           999.974787                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              836181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3524                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            237.281782                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   999.974787                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976538                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6747196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6747196                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       525519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          525519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307138                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       832657                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           832657                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       832657                       # number of overall hits
system.cpu.dcache.overall_hits::total          832657                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8902                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1400                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        10302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10302                       # number of overall misses
system.cpu.dcache.overall_misses::total         10302                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    627714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    627714000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    124459000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    124459000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    752173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    752173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    752173000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    752173000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       534421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       534421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       842959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842959                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016657                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004538                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012221                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70513.817120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70513.817120                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88899.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88899.285714                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73012.327703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73012.327703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73012.327703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73012.327703                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7174                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.468208                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1532                       # number of writebacks
system.cpu.dcache.writebacks::total              1532                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6774                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6774                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6778                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2128                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1396                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1396                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3524                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    188704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    188704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121366000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121366000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    310070000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    310070000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    310070000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    310070000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004525                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004525                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004181                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88676.691729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88676.691729                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86938.395415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86938.395415                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87988.081725                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87988.081725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87988.081725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87988.081725                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2500                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           693.421404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              370366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            439.342823                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   693.421404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          734                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            742179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           742179                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       369523                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          369523                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       369523                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           369523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       369523                       # number of overall hits
system.cpu.icache.overall_hits::total          369523                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1145                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1145                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1145                       # number of overall misses
system.cpu.icache.overall_misses::total          1145                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114525999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114525999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    114525999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114525999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114525999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114525999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       370668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       370668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       370668                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       370668                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       370668                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       370668                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003089                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003089                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100022.706550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100022.706550                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100022.706550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100022.706550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100022.706550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100022.706550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   114.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          302                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          302                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          302                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          302                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          302                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          843                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          843                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          843                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          843                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          843                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90382999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90382999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90382999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90382999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90382999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90382999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002274                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002274                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002274                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002274                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107215.894425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107215.894425                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107215.894425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107215.894425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107215.894425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107215.894425                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2725.085735                       # Cycle average of tags in use
system.l2.tags.total_refs                        6967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3337                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.087803                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       761.973606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1963.112129                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083163                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2945                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101837                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     59073                       # Number of tag accesses
system.l2.tags.data_accesses                    59073                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1532                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   472                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               545                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1017                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1030                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                1017                       # number of overall hits
system.l2.overall_hits::total                    1030                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 924                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              830                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1583                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2507                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3337                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               830                       # number of overall misses
system.l2.overall_misses::.cpu.data              2507                       # number of overall misses
system.l2.overall_misses::total                  3337                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    107229000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     107229000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87557000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87557000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    170781000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    170781000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     87557000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    278010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        365567000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87557000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    278010000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       365567000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4367                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.661891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.661891                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984579                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.743891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.743891                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984579                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.711407                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.764140                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984579                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.711407                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.764140                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116048.701299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116048.701299                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105490.361446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105490.361446                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107884.396715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107884.396715                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105490.361446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110893.498205                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109549.595445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105490.361446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110893.498205                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109549.595445                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            924                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1583                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3337                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     88749000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88749000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     70957000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70957000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    139121000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    139121000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     70957000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    227870000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    298827000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     70957000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    227870000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    298827000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.661891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.661891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.743891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.743891                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.711407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.764140                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.711407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.764140                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96048.701299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96048.701299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85490.361446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85490.361446                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87884.396715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87884.396715                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85490.361446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90893.498205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89549.595445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85490.361446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90893.498205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89549.595445                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2413                       # Transaction distribution
system.membus.trans_dist::ReadExReq               924                       # Transaction distribution
system.membus.trans_dist::ReadExResp              924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3337                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3337000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17735000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6976                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2731021000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       323584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 384512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4356     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4367                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10258000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2529999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10572000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
