/** ==================================================================
 *  @file   rt0_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   RT0
 *
 *  @Filename:    rt0_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __RT0_CRED_H
#define __RT0_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance RT0 of component RT0 mapped in MONICA at address 0x54200000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_64

    /* 
     *  List of Register arrays for component RT0
     *
     */

    /* 
     *  List of bundle arrays for component RT0
     *
     */

    /* 
     *  List of bundles for component RT0
     *
     */

    /* 
     * List of registers for component RT0
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__COMPONENT
 *
 * @BRIEF        Component identification 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__COMPONENT                                     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__NETWORK
 *
 * @BRIEF        Interconnect identification 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__NETWORK                                       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__INITID_READBACK
 *
 * @BRIEF        Initiator ID read-back 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__INITID_READBACK                               0x70ul

    /* 
     * List of register bitfields for component RT0
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__COMPONENT__CODE   
 *
 * @BRIEF        Component code - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__COMPONENT__CODE                          BITFIELD(31, 16)
#define RT0__COMPONENT__CODE__POS                     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__COMPONENT__REV   
 *
 * @BRIEF        Revision of the component - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__COMPONENT__REV                           BITFIELD(15, 0)
#define RT0__COMPONENT__REV__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__NETWORK__ID   
 *
 * @BRIEF        Unique interconnect ID - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__NETWORK__ID                              BITFIELD(63, 48)
#define RT0__NETWORK__ID__POS                         48

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__NETWORK__REV   
 *
 * @BRIEF        Revision code of the interconnect instance - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__NETWORK__REV                             BITFIELD(47, 32)
#define RT0__NETWORK__REV__POS                        32

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   RT0__INITID_READBACK__INITID   
 *
 * @BRIEF        Returns initiator ID of core thread that initiated the read 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define RT0__INITID_READBACK__INITID                  BITFIELD(7, 0)
#define RT0__INITID_READBACK__INITID__POS             0

    /* 
     * List of register bitfields values for component RT0
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __RT0_CRED_H */
