$date
	Sat Oct 22 22:13:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#302182
b1011 &
b1011 %
1$
b1011 !
1"
#302183
0"
#302186
b100010 &
b100010 %
#302190
b10001 &
b10001 %
#302194
b110100 &
b110100 %
#302198
b11010 &
b11010 %
#302202
b1101 &
b1101 %
#302206
b101000 &
b101000 %
#302210
b10100 &
b10100 %
#302214
b1010 &
b1010 %
#302218
b101 &
b101 %
#302222
b10000 &
b10000 %
#302226
b1000 &
b1000 %
#302230
b100 &
b100 %
#302234
b10 &
b10 %
#302238
b1 &
1#
b1 %
#302242
b0 &
b0 %
0#
0$
#1369022
b1 &
b1 %
1$
b1 !
1"
#1369023
0"
#1369026
1#
#1369030
b0 &
0#
b0 %
0$
#2334286
b1001 &
b1001 %
1$
b1001 !
1"
#2334287
0"
#2334290
b11100 &
b11100 %
#2334294
b1110 &
b1110 %
#2334298
b111 &
b111 %
#2334302
b10110 &
b10110 %
#2334306
b1011 &
b1011 %
#2334310
b100010 &
b100010 %
#2334314
b10001 &
b10001 %
#2334318
b110100 &
b110100 %
#2334322
b11010 &
b11010 %
#2334326
b1101 &
b1101 %
#2334330
b101000 &
b101000 %
#2334334
b10100 &
b10100 %
#2334338
b1010 &
b1010 %
#2334342
b101 &
b101 %
#2334346
b10000 &
b10000 %
#2334350
b1000 &
b1000 %
#2334354
b100 &
b100 %
#2334358
b10 &
b10 %
#2334362
b1 &
b1 %
1#
#2334366
b0 &
0#
b0 %
0$
#4500012
