
main/out/main.elf:     file format elf32-littlearm
main/out/main.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001b99

Program Header:
0x70000001 off    0x00013248 vaddr 0x1a003248 paddr 0x1a003248 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x0000018c flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00003250 memsz 0x00003250 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a003250 align 2**16
         filesz 0x00000134 memsz 0x00000134 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003248  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000134  10000000  1a003250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020134  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020134  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020134  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020134  2**2
                  CONTENTS
  6 .bss          00000054  10000138  10000138  00000138  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020134  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020134  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020134  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020134  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a003248  1a003248  00013248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020134  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020134  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020134  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020134  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020134  2**2
                  CONTENTS
 17 .noinit       00000000  1000018c  1000018c  00020134  2**2
                  CONTENTS
 18 .debug_info   00029dce  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00005979  00000000  00000000  00049f02  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00007eb0  00000000  00000000  0004f87b  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000af8  00000000  00000000  0005772b  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000ad0  00000000  00000000  00058223  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000e6b0  00000000  00000000  00058cf3  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00015840  00000000  00000000  000673a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0002579d  00000000  00000000  0007cbe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000068  00000000  00000000  000a2380  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000032  00000000  00000000  000a23e8  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00002044  00000000  00000000  000a241c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000138 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a003248 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
1000018c l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 luces.c
00000000 l    df *ABS*	00000000 puertos.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 lux.c
00000000 l    df *ABS*	00000000 pir.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000008 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000544 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a000844 l     F .text	00000002 errorOcurred
1a000846 l     F .text	00000002 doNothing
10000010 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_tick.c
10000140 l     O .bss	00000004 callBackFuncParams
10000148 l     O .bss	00000008 tickCounter
10000150 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_dac.c
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000154 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a000bf8 l     F .text	00000010 clearInterrupt
1a000c08 l     F .text	0000005c serveInterrupt
10000050 l     O .data	00000048 ultrasonicSensors
1a003034 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 board_sysinit.c
1a003038 l     O .text	00000004 InitClkStates
1a00303c l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 system.c
10000158 l     O .bss	00000004 heap_end.11577
00000000 l    df *ABS*	00000000 board.c
1a000e14 l     F .text	00000044 Board_LED_Init
1a000e58 l     F .text	00000040 Board_TEC_Init
1a000e98 l     F .text	00000040 Board_GPIO_Init
1a000ed8 l     F .text	00000038 Board_SPI_Init
1a000f10 l     F .text	00000024 Board_I2C_Init
1a000f34 l     F .text	00000030 Board_ADC_Init
1a0030b4 l     O .text	00000008 GpioButtons
1a0030bc l     O .text	0000000c GpioLeds
1a0030c8 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000fe4 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000ff8 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0010f0 l     F .text	00000014 Chip_ADC_GetClockIndex
1a001104 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000098 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0030e0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a001430 l     F .text	000000a0 pll_calc_divs
1a0014d0 l     F .text	0000010c pll_get_frac
1a0015dc l     F .text	0000004c Chip_Clock_FindBaseClock
1a001850 l     F .text	00000022 Chip_Clock_GetDivRate
1000015c l     O .bss	00000008 audio_usb_pll_freq
1a003134 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0019f0 l     F .text	0000002c Chip_UART_GetIndex
1a0031a0 l     O .text	00000008 UART_BClock
1a0031a8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 dac_18xx_43xx.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a00239c l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a0027a4 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
100000d4 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a003248 l       .bss_RAM5	00000000 __init_array_end
1a003248 l       .bss_RAM5	00000000 __preinit_array_end
1a003248 l       .bss_RAM5	00000000 __init_array_start
1a003248 l       .bss_RAM5	00000000 __preinit_array_start
1a001674 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000d64 g     F .text	00000012 _isatty_r
1a001fac g     F .text	000000dc _puts_r
1a0008c8 g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a000d76 g     F .text	0000000a _lseek_r
1a00018a  w    F .text	00000002 RIT_IRQHandler
1a001184 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a001f7c g     F .text	00000030 printf
10000180 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a000bb8 g     F .text	0000003e delayRead
1a002db6 g     F .text	00000024 __sseek
1a00244c g     F .text	00000070 __sinit
1a002098 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a0023f0 g     F .text	0000002c __sfmoreglue
1a0004c4 g     F .text	00000020 pir_off
1a000000 g       *ABS*	00000000 __vectors_start__
1a0011ee g     F .text	0000000c Chip_ADC_SetResolution
1a002e9c g     F .text	0000000c __malloc_unlock
1a0009f0 g     F .text	0000002c SysTick_Handler
10000181 g     O .bss	00000001 __lock___arc4random_mutex
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a000f9c g     F .text	0000001c Board_UARTGetChar
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a003250 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0004f4 g     F .text	0000000c pir_enabled
1a00018a  w    F .text	00000002 I2C1_IRQHandler
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
1a000d5a g     F .text	0000000a _fstat_r
53ff5cf6 g       *ABS*	00000000 __valid_user_code_checksum
1a000328 g     F .text	0000000c relay_on
1a003250 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1a00018a  w    F .text	00000002 I2S0_IRQHandler
1a00090c g     F .text	00000044 TIMER3_IRQHandler
1a0018f2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00018a  w    F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
10000004 g     O .data	00000004 relay_status
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a0023e4 g     F .text	0000000c _cleanup_r
1a001c20 g     F .text	00000000 .hidden __aeabi_uldivmod
1000018c g       .noinit	00000000 _noinit
1a002088 g     F .text	00000010 puts
1000017c g     O .bss	00000004 SystemCoreClock
1a001a1c g     F .text	00000054 Chip_UART_Init
1a001b56 g     F .text	00000010 Chip_DAC_UpdateValue
1a00018a  w    F .text	00000002 ADC0_IRQHandler
10000000 g     O .data	00000004 relay_previous
1a000180  w    F .text	00000002 UsageFault_Handler
1a0019a4 g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
1a000cbc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000500 g     F .text	00000028 pir_read
1a001c50 g     F .text	000002d0 .hidden __udivmoddi4
1a000dcc g     F .text	00000020 _sbrk_r
1a0030b0 g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000d80 g     F .text	0000004a _read_r
1a00038c g     F .text	00000010 led_bright
1a000c6e g     F .text	0000000a GPIO1_IRQHandler
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a003248 g       .ARM.exidx	00000000 __exidx_start
10000182 g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
1a001136 g     F .text	0000000e setStartMode
10000183 g     O .bss	00000001 __lock___sinit_recursive_mutex
1a003210 g     O .text	00000004 _global_impure_ptr
1a001f24 g     F .text	00000048 __libc_init_array
1a000334 g     F .text	0000002c relay_toggle
1a0007b8 g     F .text	0000008c adcInit
1a00018a  w    F .text	00000002 ADC1_IRQHandler
1a000fb8 g     F .text	0000002c Board_Init
1a001c1c g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a00018a  w    F .text	00000002 RTC_IRQHandler
1000018c g       .bss	00000000 _ebss
1a0011fa g     F .text	0000002a Chip_ADC_EnableChannel
1a000848 g     F .text	00000040 TIMER0_IRQHandler
1a000974 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
1a00128c g     F .text	00000038 Chip_I2C_SetClockRate
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a001628 g     F .text	0000004c Chip_Clock_EnableCrystal
10000184 g     O .bss	00000001 __lock___malloc_recursive_mutex
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018c g     F .text	0000001e data_init
1a000888 g     F .text	00000040 TIMER1_IRQHandler
1a0031b0 g     O .text	00000020 __sf_fake_stderr
1a001268 g     F .text	00000024 Chip_I2C_Init
1a002588 g     F .text	00000002 __retarget_lock_release_recursive
1a00018a  w    F .text	00000002 UART2_IRQHandler
1a0017e4 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a002efc g     O .text	00000136 gpioPinsInit
1a001010 g     F .text	00000012 Chip_SSP_SetClockRate
1a0027d2 g     F .text	00000024 __sfputs_r
1a000c78 g     F .text	0000000a GPIO2_IRQHandler
1a00241c g     F .text	0000000c __sfp_lock_acquire
1a002df0 g     F .text	00000000 memchr
1a002654 g     F .text	0000009c _free_r
1a0018cc g     F .text	00000026 Chip_Clock_GetBaseClock
10000138 g       .bss	00000000 _bss
1a001b7e g     F .text	0000001a Chip_DAC_Init
1a0011bc g     F .text	00000032 Chip_ADC_SetSampleRate
10000138 g     O .bss	00000004 lux_status
1a000b98 g     F .text	00000020 delayInit
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a001022 g     F .text	0000003e Chip_SSP_SetBitRate
1a001098 g     F .text	00000002 Chip_GPIO_Init
1a0030dc g     O .text	00000004 OscRateIn
1000018c g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000d50 g     F .text	0000000a _close_r
1a000578 g     F .text	00000194 gpioInit
1a00039c g     F .text	0000002c puertos_init
1a00213c g     F .text	000000dc __swsetup_r
1a001f20  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0024bc g     F .text	0000008c __sfp
1a002440 g     F .text	0000000c __sinit_lock_release
1a002d5c g     F .text	00000022 __sread
1a000a50 g     F .text	0000001c USB0_IRQHandler
1a001970 g     F .text	00000034 Chip_Clock_Disable
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a002e90 g     F .text	0000000c __malloc_lock
1a000f88 g     F .text	00000014 Board_UARTPutChar
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a002324 g     F .text	00000078 _fflush_r
1a0031d0 g     O .text	00000020 __sf_fake_stdin
1a001690 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a002586 g     F .text	00000002 __retarget_lock_acquire_recursive
1a001f6c g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0003c8 g     F .text	000000be main
1a002584 g     F .text	00000002 __retarget_lock_init_recursive
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1000016c g     O .bss	00000004 toggle_status
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1000000c g     O .data	00000004 DWT_CTRL
1a002dda g     F .text	00000008 __sclose
1a0026f0 g     F .text	000000b4 _malloc_r
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a001900 g     F .text	0000003c Chip_Clock_EnableOpts
1a001b4c g     F .text	0000000a Chip_DAC_DeInit
1a0016ac g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a00109c g     F .text	00000054 fpuInit
1a001764 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0004a0 g     F .text	00000010 lux_toggle
1a000d34 g     F .text	0000001c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
1000013c g     O .bss	00000004 pir_status
1a000b60 g     F .text	00000038 delay
1a00018a  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a00070c g     F .text	00000056 gpioWrite
1a001f7c g     F .text	00000030 iprintf
1a001144 g     F .text	00000040 Chip_ADC_Init
10000178 g     O .bss	00000004 g_pUsbApi
1a000c84 g     F .text	00000038 Board_SetupMuxing
1a00031c g     F .text	0000000c relay_off
1a001a70 g     F .text	000000dc Chip_UART_SetBaudFDR
1a000950 g     F .text	0000000c tickRead
1a000dec g     F .text	00000028 _write_r
1a000488 g     F .text	00000018 lux_off
10000170 g     O .bss	00000008 tickRateMS
1a001224 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0004bc g     F .text	00000006 lux_read
1a00018a  w    F .text	00000002 ETH_IRQHandler
1a002a48 g     F .text	000000ea _printf_common
100000d0 g     O .data	00000004 _impure_ptr
1a002218 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a000a1c g     F .text	00000034 dacInit
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1000018c g       .bss	00000000 _pvHeapStart
1a000300 g     F .text	0000001c relay_change
1a000178 g       .text	00000000 __section_table_end
1a000360 g     F .text	0000002c toggle_read
1a001060 g     F .text	00000038 Chip_SSP_Init
1a00018a  w    F .text	00000002 GINT0_IRQHandler
1a0004b0 g     F .text	0000000c lux_enabled
1a001b66 g     F .text	00000018 Chip_DAC_SetBias
1a00258a g     F .text	00000048 __swhatbuf_r
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a000f64 g     F .text	00000024 Board_Debug_Init
1a00119a g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
10000134 g       .data	00000000 _edata
1a001248 g     F .text	00000020 Chip_I2C_EventHandler
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
10000185 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a0012c4 g     F .text	00000158 Chip_SetupCoreClock
1a002d7e g     F .text	00000038 __swrite
1a000c64 g     F .text	0000000a GPIO0_IRQHandler
1a0027f8 g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000114 g_pfnVectors
1a001b98 g     F .text	00000084 ResetISR
1a002548 g     F .text	0000003c _fwalk_reent
1a00141c g     F .text	00000014 SystemCoreClockUpdate
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a002428 g     F .text	0000000c __sfp_lock_release
1a0031f0 g     O .text	00000020 __sf_fake_stdout
1a001f20  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
10000186 g     O .bss	00000001 __lock___dd_hash_mutex
1a0025d4 g     F .text	00000080 __smakebuf_r
10000187 g     O .bss	00000001 __lock___tz_mutex
1a002b34 g     F .text	00000228 _printf_i
1a00193c g     F .text	00000034 Chip_Clock_Enable
1a00018a  w    F .text	00000002 UART3_IRQHandler
10000168 g     O .bss	00000004 __malloc_sbrk_start
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a000762 g     F .text	00000054 gpioRead
1a000a6c g     F .text	000000f4 boardInit
10000164 g     O .bss	00000004 __malloc_free_list
1a0027f8 g     F .text	00000250 _vfprintf_r
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a00095c g     F .text	00000018 tickPowerSet
1a001874 g     F .text	00000058 Chip_Clock_SetBaseClock
1a000528 g     F .text	0000001c cyclesCounterInit
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
10000188 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a0004e4 g     F .text	00000010 pir_toggle
1a002434 g     F .text	0000000c __sinit_lock_acquire
1a000d28 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 99 1b 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a f6 5c ff 53     }............\.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	f1 09 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a 51 0a 00 1a 8b 01 00 1a 8b 01 00 1a     ....Q...........
1a00006c:	8b 01 00 1a 49 08 00 1a 89 08 00 1a c9 08 00 1a     ....I...........
1a00007c:	0d 09 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ac:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000bc:	8b 01 00 1a 65 0c 00 1a 6f 0c 00 1a 79 0c 00 1a     ....e...o...y...
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a003250 	.word	0x1a003250
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000134 	.word	0x00000134
1a000120:	1a003250 	.word	0x1a003250
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a003250 	.word	0x1a003250
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a003250 	.word	0x1a003250
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a003250 	.word	0x1a003250
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000138 	.word	0x10000138
1a000154:	00000054 	.word	0x00000054
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	f850 4b04 	ldr.w	r4, [r0], #4
1a000198:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	3304      	adds	r3, #4
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	428b      	cmp	r3, r1
1a0001ae:	d204      	bcs.n	1a0001ba <bss_init+0x10>
        *pulDest++ = 0;
1a0001b0:	2200      	movs	r2, #0
1a0001b2:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	3304      	adds	r3, #4
1a0001b8:	e7f8      	b.n	1a0001ac <bss_init+0x2>
}
1a0001ba:	4770      	bx	lr
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <relay_change>:
      relay_previous=ON,      // estado previo del relay
      
      toggle_status;

int relay_change() {
   return (relay_previous==relay_status);
1a000300:	4b04      	ldr	r3, [pc, #16]	; (1a000314 <relay_change+0x14>)
1a000302:	6818      	ldr	r0, [r3, #0]
1a000304:	4b04      	ldr	r3, [pc, #16]	; (1a000318 <relay_change+0x18>)
1a000306:	681b      	ldr	r3, [r3, #0]
}
1a000308:	4298      	cmp	r0, r3
1a00030a:	bf14      	ite	ne
1a00030c:	2000      	movne	r0, #0
1a00030e:	2001      	moveq	r0, #1
1a000310:	4770      	bx	lr
1a000312:	bf00      	nop
1a000314:	10000000 	.word	0x10000000
1a000318:	10000004 	.word	0x10000004

1a00031c <relay_off>:

void relay_off() {
   relay_status=ON;
1a00031c:	4b01      	ldr	r3, [pc, #4]	; (1a000324 <relay_off+0x8>)
1a00031e:	2201      	movs	r2, #1
1a000320:	601a      	str	r2, [r3, #0]
   //relay_previous=ON;
   //gpioWrite(RELAY_OUT,ON);               // apaga relay
   //delay(450);                            // con delay
}
1a000322:	4770      	bx	lr
1a000324:	10000004 	.word	0x10000004

1a000328 <relay_on>:

void relay_on() {
   relay_status=OFF;
1a000328:	4b01      	ldr	r3, [pc, #4]	; (1a000330 <relay_on+0x8>)
1a00032a:	2200      	movs	r2, #0
1a00032c:	601a      	str	r2, [r3, #0]
   //relay_previous=OFF;
   //gpioWrite(RELAY_OUT,OFF);              // enciende relay
   //delay(450);                            // con delay
}
1a00032e:	4770      	bx	lr
1a000330:	10000004 	.word	0x10000004

1a000334 <relay_toggle>:

void relay_toggle() {
1a000334:	b510      	push	{r4, lr}
   relay_previous=relay_status; // actualizar estado
1a000336:	4c07      	ldr	r4, [pc, #28]	; (1a000354 <relay_toggle+0x20>)
1a000338:	6821      	ldr	r1, [r4, #0]
1a00033a:	4b07      	ldr	r3, [pc, #28]	; (1a000358 <relay_toggle+0x24>)
1a00033c:	6019      	str	r1, [r3, #0]
   gpioWrite(RELAY_OUT,!relay_status);    // conmutar relay
1a00033e:	fab1 f181 	clz	r1, r1
1a000342:	0949      	lsrs	r1, r1, #5
1a000344:	202b      	movs	r0, #43	; 0x2b
1a000346:	f000 f9e1 	bl	1a00070c <gpioWrite>
   printf("* RELAY : %d *\n",relay_status);
1a00034a:	6821      	ldr	r1, [r4, #0]
1a00034c:	4803      	ldr	r0, [pc, #12]	; (1a00035c <relay_toggle+0x28>)
1a00034e:	f001 fe15 	bl	1a001f7c <iprintf>
   //delay(450);                            // con delay
}
1a000352:	bd10      	pop	{r4, pc}
1a000354:	10000004 	.word	0x10000004
1a000358:	10000000 	.word	0x10000000
1a00035c:	1a002eb8 	.word	0x1a002eb8

1a000360 <toggle_read>:

int toggle_read() {
1a000360:	b510      	push	{r4, lr}
   if (!gpioRead(TOGGLE_IN)) {
1a000362:	2026      	movs	r0, #38	; 0x26
1a000364:	f000 f9fd 	bl	1a000762 <gpioRead>
1a000368:	b928      	cbnz	r0, 1a000376 <toggle_read+0x16>
      toggle_status=!toggle_status;
1a00036a:	4a06      	ldr	r2, [pc, #24]	; (1a000384 <toggle_read+0x24>)
1a00036c:	6813      	ldr	r3, [r2, #0]
1a00036e:	fab3 f383 	clz	r3, r3
1a000372:	095b      	lsrs	r3, r3, #5
1a000374:	6013      	str	r3, [r2, #0]
   }
   printf("* TOGGLE : %d *\n",toggle_status);
1a000376:	4c03      	ldr	r4, [pc, #12]	; (1a000384 <toggle_read+0x24>)
1a000378:	6821      	ldr	r1, [r4, #0]
1a00037a:	4803      	ldr	r0, [pc, #12]	; (1a000388 <toggle_read+0x28>)
1a00037c:	f001 fdfe 	bl	1a001f7c <iprintf>
   //if (!toggle_status) {                        // ver si se presionó la entrada de control
         //delay(50);
         //toggle_status = gpioRead(TOGGLE_IN);
         
   //}
}
1a000380:	6820      	ldr	r0, [r4, #0]
1a000382:	bd10      	pop	{r4, pc}
1a000384:	1000016c 	.word	0x1000016c
1a000388:	1a002ec8 	.word	0x1a002ec8

1a00038c <led_bright>:

void led_bright(int b) {      // dar brillo al LED
1a00038c:	b508      	push	{r3, lr}
   //dacWrite(LED_OUT, b);
   printf("Valor POT: %d\n",b);
1a00038e:	4601      	mov	r1, r0
1a000390:	4801      	ldr	r0, [pc, #4]	; (1a000398 <led_bright+0xc>)
1a000392:	f001 fdf3 	bl	1a001f7c <iprintf>
}
1a000396:	bd08      	pop	{r3, pc}
1a000398:	1a002ea8 	.word	0x1a002ea8

1a00039c <puertos_init>:
      RETORNA: NADA
      
      INICIALIZA LOS PUERTOS DE LA EDU-CIAA
*/

void puertos_init() {
1a00039c:	b508      	push	{r3, lr}
   /*
      INICIALIZAR LOS PUERTOS DIGITALES A UTILIZAR
   */
   //gpioInit(RELAY_OUT,  GPIO_OUTPUT);     // salida RELAY
   gpioInit(TOGGLE_IN,  GPIO_INPUT);      // entrada toggle  RELAY
1a00039e:	2100      	movs	r1, #0
1a0003a0:	2026      	movs	r0, #38	; 0x26
1a0003a2:	f000 f8e9 	bl	1a000578 <gpioInit>
   gpioInit(PIR_IN,     GPIO_INPUT);      // entrada sensor  PIR
1a0003a6:	2100      	movs	r1, #0
1a0003a8:	201e      	movs	r0, #30
1a0003aa:	f000 f8e5 	bl	1a000578 <gpioInit>
   gpioInit(LED_TOGGLE, GPIO_INPUT);      // entrada toggle  LED
1a0003ae:	2100      	movs	r1, #0
1a0003b0:	2027      	movs	r0, #39	; 0x27
1a0003b2:	f000 f8e1 	bl	1a000578 <gpioInit>
   gpioInit(PIR_ENABLE, GPIO_INPUT);      // entrada control PIR
1a0003b6:	2100      	movs	r1, #0
1a0003b8:	2024      	movs	r0, #36	; 0x24
1a0003ba:	f000 f8dd 	bl	1a000578 <gpioInit>
   //gpioInit(PIR_ST_OUT, GPIO_OUTPUT);     // salida  estado  PIR
   //gpioInit(LUX_ST_OUT, GPIO_OUTPUT);     // salida  estado  LUX
   gpioInit(LUX_ENABLE, GPIO_INPUT);      // entrada control LUX
1a0003be:	2100      	movs	r1, #0
1a0003c0:	2025      	movs	r0, #37	; 0x25
1a0003c2:	f000 f8d9 	bl	1a000578 <gpioInit>
1a0003c6:	bd08      	pop	{r3, pc}

1a0003c8 <main>:
#include "puertos.h"       // definiciones e inicialización de puertos GPIO
#include "sapi.h"          // librería sAPI

/* * * *   DEFINICIONES DE PUERTOS DE ADC/DAC   * * * */

int main(void){
1a0003c8:	b500      	push	{lr}
1a0003ca:	b08d      	sub	sp, #52	; 0x34

   /* ------------- INICIALIZACIONES ------------- */

   /* Inicializar la placa */
   boardConfig();
1a0003cc:	f000 fb4e 	bl	1a000a6c <boardInit>

   puertos_init();         // inicializa puertos de la EDU-CIAA
1a0003d0:	f7ff ffe4 	bl	1a00039c <puertos_init>
   
   relay_off();            // apaga la luz
1a0003d4:	f7ff ffa2 	bl	1a00031c <relay_off>
   led_bright(0);          // apaga la luz LED (intensidad en 0%)
1a0003d8:	2000      	movs	r0, #0
1a0003da:	f7ff ffd7 	bl	1a00038c <led_bright>
   
   adcConfig(ADC_ENABLE);  // habilitar ADC
1a0003de:	2000      	movs	r0, #0
1a0003e0:	f000 f9ea 	bl	1a0007b8 <adcInit>
   dacConfig(DAC_ENABLE);  // habilitar DAC
1a0003e4:	2000      	movs	r0, #0
1a0003e6:	f000 fb19 	bl	1a000a1c <dacInit>
   
   pir_off();              // deshabilita PIR
1a0003ea:	f000 f86b 	bl	1a0004c4 <pir_off>
   lux_off();              // deshabilita LUX
1a0003ee:	f000 f84b 	bl	1a000488 <lux_off>
   
   delay_t delay1;
   delay_t delay2;

   /* Inicializar Retardo no bloqueante con tiempo en ms */
   delayConfig(&delay1,100);
1a0003f2:	2264      	movs	r2, #100	; 0x64
1a0003f4:	2300      	movs	r3, #0
1a0003f6:	a806      	add	r0, sp, #24
1a0003f8:	f000 fbce 	bl	1a000b98 <delayInit>
   delayConfig(&delay2,500);
1a0003fc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
1a000400:	2300      	movs	r3, #0
1a000402:	4668      	mov	r0, sp
1a000404:	f000 fbc8 	bl	1a000b98 <delayInit>
1a000408:	e00b      	b.n	1a000422 <main+0x5a>
      
      // leer entradas de control cada 100ms
      if (delayRead(&delay1)) {
         
         // leer entradas de control de los sensores
         if (pir_toggle()) { if (pir_enabled()) pir_off; else pir_on; }
1a00040a:	f000 f873 	bl	1a0004f4 <pir_enabled>
1a00040e:	e011      	b.n	1a000434 <main+0x6c>
         if (lux_toggle()) { if (lux_enabled()) lux_off; else lux_on; }
1a000410:	f000 f84e 	bl	1a0004b0 <lux_enabled>
1a000414:	e012      	b.n	1a00043c <main+0x74>
         
         // si los sensores están activados, cualquiera enciende la luz
         if ((pir_enabled()) || (lux_enabled())) {
            if ((pir_read()) || (lux_read()<200) || (toggle_read())) relay_on(); else relay_off();
1a000416:	f7ff ff87 	bl	1a000328 <relay_on>
         } else { if (toggle_read()) relay_on(); else relay_off(); }
         
      }
      
      // actualizar el estado del relay cada 500ms
      if (delayRead(&delay2)) if (relay_change()) relay_toggle();
1a00041a:	4668      	mov	r0, sp
1a00041c:	f000 fbcc 	bl	1a000bb8 <delayRead>
1a000420:	bb50      	cbnz	r0, 1a000478 <main+0xb0>
      if (delayRead(&delay1)) {
1a000422:	a806      	add	r0, sp, #24
1a000424:	f000 fbc8 	bl	1a000bb8 <delayRead>
1a000428:	2800      	cmp	r0, #0
1a00042a:	d0f6      	beq.n	1a00041a <main+0x52>
         if (pir_toggle()) { if (pir_enabled()) pir_off; else pir_on; }
1a00042c:	f000 f85a 	bl	1a0004e4 <pir_toggle>
1a000430:	2800      	cmp	r0, #0
1a000432:	d1ea      	bne.n	1a00040a <main+0x42>
         if (lux_toggle()) { if (lux_enabled()) lux_off; else lux_on; }
1a000434:	f000 f834 	bl	1a0004a0 <lux_toggle>
1a000438:	2800      	cmp	r0, #0
1a00043a:	d1e9      	bne.n	1a000410 <main+0x48>
         if ((pir_enabled()) || (lux_enabled())) {
1a00043c:	f000 f85a 	bl	1a0004f4 <pir_enabled>
1a000440:	b910      	cbnz	r0, 1a000448 <main+0x80>
1a000442:	f000 f835 	bl	1a0004b0 <lux_enabled>
1a000446:	b170      	cbz	r0, 1a000466 <main+0x9e>
            if ((pir_read()) || (lux_read()<200) || (toggle_read())) relay_on(); else relay_off();
1a000448:	f000 f85a 	bl	1a000500 <pir_read>
1a00044c:	2800      	cmp	r0, #0
1a00044e:	d1e2      	bne.n	1a000416 <main+0x4e>
1a000450:	f000 f834 	bl	1a0004bc <lux_read>
1a000454:	28c7      	cmp	r0, #199	; 0xc7
1a000456:	ddde      	ble.n	1a000416 <main+0x4e>
1a000458:	f7ff ff82 	bl	1a000360 <toggle_read>
1a00045c:	2800      	cmp	r0, #0
1a00045e:	d1da      	bne.n	1a000416 <main+0x4e>
1a000460:	f7ff ff5c 	bl	1a00031c <relay_off>
1a000464:	e7d9      	b.n	1a00041a <main+0x52>
         } else { if (toggle_read()) relay_on(); else relay_off(); }
1a000466:	f7ff ff7b 	bl	1a000360 <toggle_read>
1a00046a:	b110      	cbz	r0, 1a000472 <main+0xaa>
1a00046c:	f7ff ff5c 	bl	1a000328 <relay_on>
1a000470:	e7d3      	b.n	1a00041a <main+0x52>
1a000472:	f7ff ff53 	bl	1a00031c <relay_off>
1a000476:	e7d0      	b.n	1a00041a <main+0x52>
      if (delayRead(&delay2)) if (relay_change()) relay_toggle();
1a000478:	f7ff ff42 	bl	1a000300 <relay_change>
1a00047c:	2800      	cmp	r0, #0
1a00047e:	d0d0      	beq.n	1a000422 <main+0x5a>
1a000480:	f7ff ff58 	bl	1a000334 <relay_toggle>
1a000484:	e7cd      	b.n	1a000422 <main+0x5a>
1a000486:	Address 0x1a000486 is out of bounds.


1a000488 <lux_off>:
void lux_on(){
   lux_status=ON;    // habilitar LDR
   printf("* LUX : ON *\n");
}

void lux_off() {
1a000488:	b508      	push	{r3, lr}
   lux_status=OFF;   // deshabilitar LDR
1a00048a:	4b03      	ldr	r3, [pc, #12]	; (1a000498 <lux_off+0x10>)
1a00048c:	2200      	movs	r2, #0
1a00048e:	601a      	str	r2, [r3, #0]
   printf("* LUX : OFF *\n");
1a000490:	4802      	ldr	r0, [pc, #8]	; (1a00049c <lux_off+0x14>)
1a000492:	f001 fdf9 	bl	1a002088 <puts>
}
1a000496:	bd08      	pop	{r3, pc}
1a000498:	10000138 	.word	0x10000138
1a00049c:	1a002edc 	.word	0x1a002edc

1a0004a0 <lux_toggle>:

int lux_toggle() {
1a0004a0:	b508      	push	{r3, lr}
   /*if (!gpioRead(LUX_ENABLE)) {        // ver si se presionó la entrada de control
         delay(50);
         return gpioRead(LUX_ENABLE);
   }*/
   return (!gpioRead(LUX_ENABLE));
1a0004a2:	2025      	movs	r0, #37	; 0x25
1a0004a4:	f000 f95d 	bl	1a000762 <gpioRead>
}
1a0004a8:	fab0 f080 	clz	r0, r0
1a0004ac:	0940      	lsrs	r0, r0, #5
1a0004ae:	bd08      	pop	{r3, pc}

1a0004b0 <lux_enabled>:

int lux_enabled() {
   return lux_status;
}
1a0004b0:	4b01      	ldr	r3, [pc, #4]	; (1a0004b8 <lux_enabled+0x8>)
1a0004b2:	6818      	ldr	r0, [r3, #0]
1a0004b4:	4770      	bx	lr
1a0004b6:	bf00      	nop
1a0004b8:	10000138 	.word	0x10000138

1a0004bc <lux_read>:
int lux_read() {
   /*if (lux_status) {
      return adcRead(LUX_IN);
   } else return 5000; */          // si el sensor está desactivado, devolver "5000" (dato inválido)
   return 5000;
1a0004bc:	f241 3088 	movw	r0, #5000	; 0x1388
1a0004c0:	4770      	bx	lr
1a0004c2:	Address 0x1a0004c2 is out of bounds.


1a0004c4 <pir_off>:
            gpioWrite(PIR_ST_OUT, pir_status);    // y actualizar el LED de estado
         }
   }
}*/

void pir_off() {
1a0004c4:	b510      	push	{r4, lr}
   pir_status=OFF;                     // apagar PIR
1a0004c6:	2400      	movs	r4, #0
1a0004c8:	4b04      	ldr	r3, [pc, #16]	; (1a0004dc <pir_off+0x18>)
1a0004ca:	601c      	str	r4, [r3, #0]
   printf("* PIR : OFF *\n");
1a0004cc:	4804      	ldr	r0, [pc, #16]	; (1a0004e0 <pir_off+0x1c>)
1a0004ce:	f001 fddb 	bl	1a002088 <puts>
   gpioWrite(PIR_ST_OUT, OFF);         // y actualizar el LED de estado
1a0004d2:	4621      	mov	r1, r4
1a0004d4:	202c      	movs	r0, #44	; 0x2c
1a0004d6:	f000 f919 	bl	1a00070c <gpioWrite>
}
1a0004da:	bd10      	pop	{r4, pc}
1a0004dc:	1000013c 	.word	0x1000013c
1a0004e0:	1a002eec 	.word	0x1a002eec

1a0004e4 <pir_toggle>:
   pir_status=ON;                      // encender PIR
   printf("* PIR : ON *\n");
   gpioWrite(PIR_ST_OUT, ON);          // y actualizar el LED de estado
}

int pir_toggle() {
1a0004e4:	b508      	push	{r3, lr}
   /*if (!gpioRead(PIR_ENABLE)) {        // ver si se presionó la entrada de control
         delay(50);
         return gpioRead(PIR_ENABLE);
   }*/
   return (!gpioRead(PIR_ENABLE));
1a0004e6:	2024      	movs	r0, #36	; 0x24
1a0004e8:	f000 f93b 	bl	1a000762 <gpioRead>
}
1a0004ec:	fab0 f080 	clz	r0, r0
1a0004f0:	0940      	lsrs	r0, r0, #5
1a0004f2:	bd08      	pop	{r3, pc}

1a0004f4 <pir_enabled>:
   }
}*/

int pir_enabled() {
   return pir_status;
}
1a0004f4:	4b01      	ldr	r3, [pc, #4]	; (1a0004fc <pir_enabled+0x8>)
1a0004f6:	6818      	ldr	r0, [r3, #0]
1a0004f8:	4770      	bx	lr
1a0004fa:	bf00      	nop
1a0004fc:	1000013c 	.word	0x1000013c

1a000500 <pir_read>:
      RETORNA  0: NO HAY MOVIMIENTO, 1: HAY MOVIMIENTO

   Lee el puerto del sensor PIR y devuelve si hay o no movimiento siempre y cuando esté habilitado el sensor.
*/

int pir_read() {
1a000500:	b508      	push	{r3, lr}
      if (!gpioRead(PIR_IN)) {
         gpioWrite(RELAY_OUT,ON);   // si no hubo movimiento, apago luz
         delay(450);
      }
   }*/
   int estado=!gpioRead(PIR_IN);
1a000502:	201e      	movs	r0, #30
1a000504:	f000 f92d 	bl	1a000762 <gpioRead>
   delay(50);
1a000508:	2032      	movs	r0, #50	; 0x32
1a00050a:	2100      	movs	r1, #0
1a00050c:	f000 fb28 	bl	1a000b60 <delay>
   estado=gpioRead(PIR_IN);
1a000510:	201e      	movs	r0, #30
1a000512:	f000 f926 	bl	1a000762 <gpioRead>
   if (pir_status) return estado; else return 0;
1a000516:	4b03      	ldr	r3, [pc, #12]	; (1a000524 <pir_read+0x24>)
1a000518:	681b      	ldr	r3, [r3, #0]
1a00051a:	b103      	cbz	r3, 1a00051e <pir_read+0x1e>
1a00051c:	4603      	mov	r3, r0
1a00051e:	4618      	mov	r0, r3
1a000520:	bd08      	pop	{r3, pc}
1a000522:	bf00      	nop
1a000524:	1000013c 	.word	0x1000013c

1a000528 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a000528:	4b04      	ldr	r3, [pc, #16]	; (1a00053c <cyclesCounterInit+0x14>)
1a00052a:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   *DWT_CTRL  |= 1;
1a00052c:	4b04      	ldr	r3, [pc, #16]	; (1a000540 <cyclesCounterInit+0x18>)
1a00052e:	681a      	ldr	r2, [r3, #0]
1a000530:	6813      	ldr	r3, [r2, #0]
1a000532:	f043 0301 	orr.w	r3, r3, #1
1a000536:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a000538:	2001      	movs	r0, #1
1a00053a:	4770      	bx	lr
1a00053c:	10000008 	.word	0x10000008
1a000540:	1000000c 	.word	0x1000000c

1a000544 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a000544:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a000546:	4d0b      	ldr	r5, [pc, #44]	; (1a000574 <gpioObtainPinInit+0x30>)
1a000548:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a00054c:	182c      	adds	r4, r5, r0
1a00054e:	5628      	ldrsb	r0, [r5, r0]
1a000550:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a000552:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a000556:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a000558:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a00055c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00055e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a000562:	9b02      	ldr	r3, [sp, #8]
1a000564:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a000566:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00056a:	9b03      	ldr	r3, [sp, #12]
1a00056c:	701a      	strb	r2, [r3, #0]
}
1a00056e:	bc30      	pop	{r4, r5}
1a000570:	4770      	bx	lr
1a000572:	bf00      	nop
1a000574:	1a002efc 	.word	0x1a002efc

1a000578 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a000578:	b570      	push	{r4, r5, r6, lr}
1a00057a:	b084      	sub	sp, #16
1a00057c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00057e:	2300      	movs	r3, #0
1a000580:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000584:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000588:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00058c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000590:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000594:	f10d 030b 	add.w	r3, sp, #11
1a000598:	9301      	str	r3, [sp, #4]
1a00059a:	ab03      	add	r3, sp, #12
1a00059c:	9300      	str	r3, [sp, #0]
1a00059e:	f10d 030d 	add.w	r3, sp, #13
1a0005a2:	f10d 020e 	add.w	r2, sp, #14
1a0005a6:	f10d 010f 	add.w	r1, sp, #15
1a0005aa:	f7ff ffcb 	bl	1a000544 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0005ae:	2c05      	cmp	r4, #5
1a0005b0:	f200 80a5 	bhi.w	1a0006fe <gpioInit+0x186>
1a0005b4:	e8df f004 	tbb	[pc, r4]
1a0005b8:	45278109 	.word	0x45278109
1a0005bc:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0005be:	4851      	ldr	r0, [pc, #324]	; (1a000704 <gpioInit+0x18c>)
1a0005c0:	f000 fd6a 	bl	1a001098 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0005c4:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0005c6:	b004      	add	sp, #16
1a0005c8:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0005ca:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0005ce:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0005d2:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0005d6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0005da:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0005de:	494a      	ldr	r1, [pc, #296]	; (1a000708 <gpioInit+0x190>)
1a0005e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0005e4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0005e8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0005ec:	2001      	movs	r0, #1
1a0005ee:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0005f2:	4c44      	ldr	r4, [pc, #272]	; (1a000704 <gpioInit+0x18c>)
1a0005f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0005f8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0005fc:	ea22 0201 	bic.w	r2, r2, r1
1a000600:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000604:	e7df      	b.n	1a0005c6 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000606:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00060a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00060e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000612:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000616:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00061a:	493b      	ldr	r1, [pc, #236]	; (1a000708 <gpioInit+0x190>)
1a00061c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000620:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000624:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000628:	2001      	movs	r0, #1
1a00062a:	fa00 f102 	lsl.w	r1, r0, r2
1a00062e:	4c35      	ldr	r4, [pc, #212]	; (1a000704 <gpioInit+0x18c>)
1a000630:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000634:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000638:	ea22 0201 	bic.w	r2, r2, r1
1a00063c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000640:	e7c1      	b.n	1a0005c6 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000642:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000646:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00064a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00064e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a000652:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000656:	492c      	ldr	r1, [pc, #176]	; (1a000708 <gpioInit+0x190>)
1a000658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00065c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000660:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000664:	2001      	movs	r0, #1
1a000666:	fa00 f102 	lsl.w	r1, r0, r2
1a00066a:	4c26      	ldr	r4, [pc, #152]	; (1a000704 <gpioInit+0x18c>)
1a00066c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000670:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000674:	ea22 0201 	bic.w	r2, r2, r1
1a000678:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00067c:	e7a3      	b.n	1a0005c6 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a00067e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000682:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000686:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00068a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00068e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000692:	491d      	ldr	r1, [pc, #116]	; (1a000708 <gpioInit+0x190>)
1a000694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000698:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00069c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006a0:	2001      	movs	r0, #1
1a0006a2:	fa00 f102 	lsl.w	r1, r0, r2
1a0006a6:	4c17      	ldr	r4, [pc, #92]	; (1a000704 <gpioInit+0x18c>)
1a0006a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0006ac:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0006b0:	ea22 0201 	bic.w	r2, r2, r1
1a0006b4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0006b8:	e785      	b.n	1a0005c6 <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a0006ba:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0006be:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006c2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0006c6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0006ca:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006ce:	490e      	ldr	r1, [pc, #56]	; (1a000708 <gpioInit+0x190>)
1a0006d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0006d4:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0006d8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006dc:	2001      	movs	r0, #1
1a0006de:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0006e2:	4b08      	ldr	r3, [pc, #32]	; (1a000704 <gpioInit+0x18c>)
1a0006e4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0006e8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0006ec:	4331      	orrs	r1, r6
1a0006ee:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0006f2:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a0006f4:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0006f8:	2100      	movs	r1, #0
1a0006fa:	5499      	strb	r1, [r3, r2]
1a0006fc:	e763      	b.n	1a0005c6 <gpioInit+0x4e>
      ret_val = 0;
1a0006fe:	2000      	movs	r0, #0
1a000700:	e761      	b.n	1a0005c6 <gpioInit+0x4e>
1a000702:	bf00      	nop
1a000704:	400f4000 	.word	0x400f4000
1a000708:	40086000 	.word	0x40086000

1a00070c <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a00070c:	b510      	push	{r4, lr}
1a00070e:	b084      	sub	sp, #16
1a000710:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000712:	2300      	movs	r3, #0
1a000714:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000718:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00071c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000720:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000724:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000728:	f10d 030b 	add.w	r3, sp, #11
1a00072c:	9301      	str	r3, [sp, #4]
1a00072e:	ab03      	add	r3, sp, #12
1a000730:	9300      	str	r3, [sp, #0]
1a000732:	f10d 030d 	add.w	r3, sp, #13
1a000736:	f10d 020e 	add.w	r2, sp, #14
1a00073a:	f10d 010f 	add.w	r1, sp, #15
1a00073e:	f7ff ff01 	bl	1a000544 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a000742:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000746:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00074a:	3400      	adds	r4, #0
1a00074c:	bf18      	it	ne
1a00074e:	2401      	movne	r4, #1
1a000750:	015b      	lsls	r3, r3, #5
1a000752:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000756:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00075a:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a00075c:	2001      	movs	r0, #1
1a00075e:	b004      	add	sp, #16
1a000760:	bd10      	pop	{r4, pc}

1a000762 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a000762:	b500      	push	{lr}
1a000764:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a000766:	2300      	movs	r3, #0
1a000768:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00076c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000770:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000774:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000778:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00077c:	f10d 030b 	add.w	r3, sp, #11
1a000780:	9301      	str	r3, [sp, #4]
1a000782:	ab03      	add	r3, sp, #12
1a000784:	9300      	str	r3, [sp, #0]
1a000786:	f10d 030d 	add.w	r3, sp, #13
1a00078a:	f10d 020e 	add.w	r2, sp, #14
1a00078e:	f10d 010f 	add.w	r1, sp, #15
1a000792:	f7ff fed7 	bl	1a000544 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a000796:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a00079a:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a00079e:	015b      	lsls	r3, r3, #5
1a0007a0:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0007a4:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0007a8:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a0007aa:	3000      	adds	r0, #0
1a0007ac:	bf18      	it	ne
1a0007ae:	2001      	movne	r0, #1
1a0007b0:	b005      	add	sp, #20
1a0007b2:	f85d fb04 	ldr.w	pc, [sp], #4
1a0007b6:	Address 0x1a0007b6 is out of bounds.


1a0007b8 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a0007b8:	b510      	push	{r4, lr}
1a0007ba:	b082      	sub	sp, #8

   switch(config) {
1a0007bc:	b118      	cbz	r0, 1a0007c6 <adcInit+0xe>
1a0007be:	2801      	cmp	r0, #1
1a0007c0:	d038      	beq.n	1a000834 <adcInit+0x7c>
      /* Disable ADC peripheral */
      Chip_ADC_DeInit( LPC_ADC0 );
      break;
   }

}
1a0007c2:	b002      	add	sp, #8
1a0007c4:	bd10      	pop	{r4, pc}
      Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a0007c6:	4c1d      	ldr	r4, [pc, #116]	; (1a00083c <adcInit+0x84>)
1a0007c8:	4669      	mov	r1, sp
1a0007ca:	4620      	mov	r0, r4
1a0007cc:	f000 fcba 	bl	1a001144 <Chip_ADC_Init>
      Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a0007d0:	2100      	movs	r1, #0
1a0007d2:	4620      	mov	r0, r4
1a0007d4:	f000 fd26 	bl	1a001224 <Chip_ADC_SetBurstCmd>
      Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a0007d8:	4a19      	ldr	r2, [pc, #100]	; (1a000840 <adcInit+0x88>)
1a0007da:	4669      	mov	r1, sp
1a0007dc:	4620      	mov	r0, r4
1a0007de:	f000 fced 	bl	1a0011bc <Chip_ADC_SetSampleRate>
      Chip_ADC_EnableChannel( LPC_ADC0,ADC_CH1, DISABLE );
1a0007e2:	2200      	movs	r2, #0
1a0007e4:	2101      	movs	r1, #1
1a0007e6:	4620      	mov	r0, r4
1a0007e8:	f000 fd07 	bl	1a0011fa <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a0007ec:	2200      	movs	r2, #0
1a0007ee:	2101      	movs	r1, #1
1a0007f0:	4620      	mov	r0, r4
1a0007f2:	f000 fcd2 	bl	1a00119a <Chip_ADC_Int_SetChannelCmd>
      Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a0007f6:	2200      	movs	r2, #0
1a0007f8:	2102      	movs	r1, #2
1a0007fa:	4620      	mov	r0, r4
1a0007fc:	f000 fcfd 	bl	1a0011fa <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a000800:	2200      	movs	r2, #0
1a000802:	2102      	movs	r1, #2
1a000804:	4620      	mov	r0, r4
1a000806:	f000 fcc8 	bl	1a00119a <Chip_ADC_Int_SetChannelCmd>
      Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a00080a:	2200      	movs	r2, #0
1a00080c:	2103      	movs	r1, #3
1a00080e:	4620      	mov	r0, r4
1a000810:	f000 fcf3 	bl	1a0011fa <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a000814:	2200      	movs	r2, #0
1a000816:	2103      	movs	r1, #3
1a000818:	4620      	mov	r0, r4
1a00081a:	f000 fcbe 	bl	1a00119a <Chip_ADC_Int_SetChannelCmd>
      Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a00081e:	2200      	movs	r2, #0
1a000820:	2104      	movs	r1, #4
1a000822:	4620      	mov	r0, r4
1a000824:	f000 fce9 	bl	1a0011fa <Chip_ADC_EnableChannel>
      Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a000828:	2200      	movs	r2, #0
1a00082a:	2104      	movs	r1, #4
1a00082c:	4620      	mov	r0, r4
1a00082e:	f000 fcb4 	bl	1a00119a <Chip_ADC_Int_SetChannelCmd>
   break;
1a000832:	e7c6      	b.n	1a0007c2 <adcInit+0xa>
      Chip_ADC_DeInit( LPC_ADC0 );
1a000834:	4801      	ldr	r0, [pc, #4]	; (1a00083c <adcInit+0x84>)
1a000836:	f000 fca5 	bl	1a001184 <Chip_ADC_DeInit>
}
1a00083a:	e7c2      	b.n	1a0007c2 <adcInit+0xa>
1a00083c:	400e3000 	.word	0x400e3000
1a000840:	00030d40 	.word	0x00030d40

1a000844 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a000844:	e7fe      	b.n	1a000844 <errorOcurred>

1a000846 <doNothing>:
}

static void doNothing( void* ptr )
{
}
1a000846:	4770      	bx	lr

1a000848 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a000848:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00084a:	2400      	movs	r4, #0
1a00084c:	e001      	b.n	1a000852 <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00084e:	3401      	adds	r4, #1
1a000850:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000852:	2c03      	cmp	r4, #3
1a000854:	d812      	bhi.n	1a00087c <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a000856:	b265      	sxtb	r5, r4
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000858:	4b09      	ldr	r3, [pc, #36]	; (1a000880 <TIMER0_IRQHandler+0x38>)
1a00085a:	681a      	ldr	r2, [r3, #0]
1a00085c:	f004 010f 	and.w	r1, r4, #15
1a000860:	2301      	movs	r3, #1
1a000862:	408b      	lsls	r3, r1
1a000864:	421a      	tst	r2, r3
1a000866:	d0f2      	beq.n	1a00084e <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000868:	4b06      	ldr	r3, [pc, #24]	; (1a000884 <TIMER0_IRQHandler+0x3c>)
1a00086a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a00086e:	2000      	movs	r0, #0
1a000870:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000872:	2301      	movs	r3, #1
1a000874:	40ab      	lsls	r3, r5
1a000876:	4a02      	ldr	r2, [pc, #8]	; (1a000880 <TIMER0_IRQHandler+0x38>)
1a000878:	6013      	str	r3, [r2, #0]
1a00087a:	e7e8      	b.n	1a00084e <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a00087c:	bd38      	pop	{r3, r4, r5, pc}
1a00087e:	bf00      	nop
1a000880:	40084000 	.word	0x40084000
1a000884:	10000010 	.word	0x10000010

1a000888 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a000888:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00088a:	2400      	movs	r4, #0
1a00088c:	e001      	b.n	1a000892 <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00088e:	3401      	adds	r4, #1
1a000890:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000892:	2c03      	cmp	r4, #3
1a000894:	d813      	bhi.n	1a0008be <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a000896:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000898:	4b09      	ldr	r3, [pc, #36]	; (1a0008c0 <TIMER1_IRQHandler+0x38>)
1a00089a:	681a      	ldr	r2, [r3, #0]
1a00089c:	f004 010f 	and.w	r1, r4, #15
1a0008a0:	2301      	movs	r3, #1
1a0008a2:	408b      	lsls	r3, r1
1a0008a4:	421a      	tst	r2, r3
1a0008a6:	d0f2      	beq.n	1a00088e <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0008a8:	1d23      	adds	r3, r4, #4
1a0008aa:	4a06      	ldr	r2, [pc, #24]	; (1a0008c4 <TIMER1_IRQHandler+0x3c>)
1a0008ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0008b0:	2000      	movs	r0, #0
1a0008b2:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0008b4:	2301      	movs	r3, #1
1a0008b6:	40ab      	lsls	r3, r5
1a0008b8:	4a01      	ldr	r2, [pc, #4]	; (1a0008c0 <TIMER1_IRQHandler+0x38>)
1a0008ba:	6013      	str	r3, [r2, #0]
1a0008bc:	e7e7      	b.n	1a00088e <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a0008be:	bd38      	pop	{r3, r4, r5, pc}
1a0008c0:	40085000 	.word	0x40085000
1a0008c4:	10000010 	.word	0x10000010

1a0008c8 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a0008c8:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0008ca:	2400      	movs	r4, #0
1a0008cc:	e001      	b.n	1a0008d2 <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0008ce:	3401      	adds	r4, #1
1a0008d0:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0008d2:	2c03      	cmp	r4, #3
1a0008d4:	d814      	bhi.n	1a000900 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a0008d6:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0008d8:	4b0a      	ldr	r3, [pc, #40]	; (1a000904 <TIMER2_IRQHandler+0x3c>)
1a0008da:	681a      	ldr	r2, [r3, #0]
1a0008dc:	f004 010f 	and.w	r1, r4, #15
1a0008e0:	2301      	movs	r3, #1
1a0008e2:	408b      	lsls	r3, r1
1a0008e4:	421a      	tst	r2, r3
1a0008e6:	d0f2      	beq.n	1a0008ce <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0008e8:	f104 0308 	add.w	r3, r4, #8
1a0008ec:	4a06      	ldr	r2, [pc, #24]	; (1a000908 <TIMER2_IRQHandler+0x40>)
1a0008ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0008f2:	2000      	movs	r0, #0
1a0008f4:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0008f6:	2301      	movs	r3, #1
1a0008f8:	40ab      	lsls	r3, r5
1a0008fa:	4a02      	ldr	r2, [pc, #8]	; (1a000904 <TIMER2_IRQHandler+0x3c>)
1a0008fc:	6013      	str	r3, [r2, #0]
1a0008fe:	e7e6      	b.n	1a0008ce <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a000900:	bd38      	pop	{r3, r4, r5, pc}
1a000902:	bf00      	nop
1a000904:	400c3000 	.word	0x400c3000
1a000908:	10000010 	.word	0x10000010

1a00090c <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a00090c:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00090e:	2400      	movs	r4, #0
1a000910:	e001      	b.n	1a000916 <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000912:	3401      	adds	r4, #1
1a000914:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000916:	2c03      	cmp	r4, #3
1a000918:	d814      	bhi.n	1a000944 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a00091a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00091c:	4b0a      	ldr	r3, [pc, #40]	; (1a000948 <TIMER3_IRQHandler+0x3c>)
1a00091e:	681a      	ldr	r2, [r3, #0]
1a000920:	f004 010f 	and.w	r1, r4, #15
1a000924:	2301      	movs	r3, #1
1a000926:	408b      	lsls	r3, r1
1a000928:	421a      	tst	r2, r3
1a00092a:	d0f2      	beq.n	1a000912 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00092c:	f104 030c 	add.w	r3, r4, #12
1a000930:	4a06      	ldr	r2, [pc, #24]	; (1a00094c <TIMER3_IRQHandler+0x40>)
1a000932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000936:	2000      	movs	r0, #0
1a000938:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00093a:	2301      	movs	r3, #1
1a00093c:	40ab      	lsls	r3, r5
1a00093e:	4a02      	ldr	r2, [pc, #8]	; (1a000948 <TIMER3_IRQHandler+0x3c>)
1a000940:	6013      	str	r3, [r2, #0]
1a000942:	e7e6      	b.n	1a000912 <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a000944:	bd38      	pop	{r3, r4, r5, pc}
1a000946:	bf00      	nop
1a000948:	400c4000 	.word	0x400c4000
1a00094c:	10000010 	.word	0x10000010

1a000950 <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a000950:	4b01      	ldr	r3, [pc, #4]	; (1a000958 <tickRead+0x8>)
1a000952:	e9d3 0100 	ldrd	r0, r1, [r3]
1a000956:	4770      	bx	lr
1a000958:	10000148 	.word	0x10000148

1a00095c <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a00095c:	b118      	cbz	r0, 1a000966 <tickPowerSet+0xa>
      // Enable SysTick IRQ and SysTick Timer
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a00095e:	4b04      	ldr	r3, [pc, #16]	; (1a000970 <tickPowerSet+0x14>)
1a000960:	2207      	movs	r2, #7
1a000962:	601a      	str	r2, [r3, #0]
1a000964:	4770      	bx	lr
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a000966:	4b02      	ldr	r3, [pc, #8]	; (1a000970 <tickPowerSet+0x14>)
1a000968:	2200      	movs	r2, #0
1a00096a:	601a      	str	r2, [r3, #0]
   }
}
1a00096c:	4770      	bx	lr
1a00096e:	bf00      	nop
1a000970:	e000e010 	.word	0xe000e010

1a000974 <tickInit>:
{
1a000974:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a000976:	ea50 0401 	orrs.w	r4, r0, r1
1a00097a:	d02a      	beq.n	1a0009d2 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a00097c:	f110 32ff 	adds.w	r2, r0, #4294967295
1a000980:	f141 33ff 	adc.w	r3, r1, #4294967295
1a000984:	2b00      	cmp	r3, #0
1a000986:	bf08      	it	eq
1a000988:	2a32      	cmpeq	r2, #50	; 0x32
1a00098a:	d227      	bcs.n	1a0009dc <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a00098c:	4b14      	ldr	r3, [pc, #80]	; (1a0009e0 <tickInit+0x6c>)
1a00098e:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a000992:	4b14      	ldr	r3, [pc, #80]	; (1a0009e4 <tickInit+0x70>)
1a000994:	681b      	ldr	r3, [r3, #0]
1a000996:	fba3 4500 	umull	r4, r5, r3, r0
1a00099a:	fb03 5501 	mla	r5, r3, r1, r5
1a00099e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0009a2:	2300      	movs	r3, #0
1a0009a4:	4620      	mov	r0, r4
1a0009a6:	4629      	mov	r1, r5
1a0009a8:	f001 f93a 	bl	1a001c20 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a0009ac:	3801      	subs	r0, #1
1a0009ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0009b2:	d209      	bcs.n	1a0009c8 <tickInit+0x54>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a0009b4:	4b0c      	ldr	r3, [pc, #48]	; (1a0009e8 <tickInit+0x74>)
1a0009b6:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a0009b8:	4a0c      	ldr	r2, [pc, #48]	; (1a0009ec <tickInit+0x78>)
1a0009ba:	21e0      	movs	r1, #224	; 0xe0
1a0009bc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a0009c0:	2200      	movs	r2, #0
1a0009c2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a0009c4:	2207      	movs	r2, #7
1a0009c6:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a0009c8:	2001      	movs	r0, #1
1a0009ca:	f7ff ffc7 	bl	1a00095c <tickPowerSet>
      bool_t ret_val = 1;
1a0009ce:	2001      	movs	r0, #1
}
1a0009d0:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a0009d2:	2000      	movs	r0, #0
1a0009d4:	f7ff ffc2 	bl	1a00095c <tickPowerSet>
         ret_val = 0;
1a0009d8:	2000      	movs	r0, #0
1a0009da:	e7f9      	b.n	1a0009d0 <tickInit+0x5c>
            ret_val = 0;
1a0009dc:	2000      	movs	r0, #0
1a0009de:	e7f7      	b.n	1a0009d0 <tickInit+0x5c>
1a0009e0:	10000170 	.word	0x10000170
1a0009e4:	1000017c 	.word	0x1000017c
1a0009e8:	e000e010 	.word	0xe000e010
1a0009ec:	e000ed00 	.word	0xe000ed00

1a0009f0 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a0009f0:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a0009f2:	4a07      	ldr	r2, [pc, #28]	; (1a000a10 <SysTick_Handler+0x20>)
1a0009f4:	6813      	ldr	r3, [r2, #0]
1a0009f6:	6851      	ldr	r1, [r2, #4]
1a0009f8:	3301      	adds	r3, #1
1a0009fa:	f141 0100 	adc.w	r1, r1, #0
1a0009fe:	6013      	str	r3, [r2, #0]
1a000a00:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a000a02:	4b04      	ldr	r3, [pc, #16]	; (1a000a14 <SysTick_Handler+0x24>)
1a000a04:	681b      	ldr	r3, [r3, #0]
1a000a06:	b113      	cbz	r3, 1a000a0e <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a000a08:	4a03      	ldr	r2, [pc, #12]	; (1a000a18 <SysTick_Handler+0x28>)
1a000a0a:	6810      	ldr	r0, [r2, #0]
1a000a0c:	4798      	blx	r3
   }
}
1a000a0e:	bd08      	pop	{r3, pc}
1a000a10:	10000148 	.word	0x10000148
1a000a14:	10000150 	.word	0x10000150
1a000a18:	10000140 	.word	0x10000140

1a000a1c <dacInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  DAC_ENABLE, DAC_DISABLE
 * @return: none
*/
void dacInit( dacInit_t config )
{
1a000a1c:	b510      	push	{r4, lr}

   switch(config) {
1a000a1e:	b110      	cbz	r0, 1a000a26 <dacInit+0xa>
1a000a20:	2801      	cmp	r0, #1
1a000a22:	d00f      	beq.n	1a000a44 <dacInit+0x28>
      /* Disable DAC peripheral */
      Chip_DAC_DeInit( LPC_DAC );
      break;
   }

}
1a000a24:	bd10      	pop	{r4, pc}
      Chip_DAC_Init(LPC_DAC);
1a000a26:	4c09      	ldr	r4, [pc, #36]	; (1a000a4c <dacInit+0x30>)
1a000a28:	4620      	mov	r0, r4
1a000a2a:	f001 f8a8 	bl	1a001b7e <Chip_DAC_Init>
 */
STATIC INLINE void Chip_DAC_ConfigDAConverterControl(LPC_DAC_T *pDAC, uint32_t dacFlags)
{
	uint32_t temp;

	temp = pDAC->CTRL & ~DAC_DACCTRL_MASK;
1a000a2e:	6863      	ldr	r3, [r4, #4]
1a000a30:	f023 030f 	bic.w	r3, r3, #15
	pDAC->CTRL = temp | dacFlags;
1a000a34:	f043 0308 	orr.w	r3, r3, #8
1a000a38:	6063      	str	r3, [r4, #4]
      Chip_DAC_UpdateValue(LPC_DAC, 0);
1a000a3a:	2100      	movs	r1, #0
1a000a3c:	4620      	mov	r0, r4
1a000a3e:	f001 f88a 	bl	1a001b56 <Chip_DAC_UpdateValue>
      break;
1a000a42:	e7ef      	b.n	1a000a24 <dacInit+0x8>
      Chip_DAC_DeInit( LPC_DAC );
1a000a44:	4801      	ldr	r0, [pc, #4]	; (1a000a4c <dacInit+0x30>)
1a000a46:	f001 f881 	bl	1a001b4c <Chip_DAC_DeInit>
}
1a000a4a:	e7eb      	b.n	1a000a24 <dacInit+0x8>
1a000a4c:	400e1000 	.word	0x400e1000

1a000a50 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a000a50:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a000a52:	4b04      	ldr	r3, [pc, #16]	; (1a000a64 <USB0_IRQHandler+0x14>)
1a000a54:	681b      	ldr	r3, [r3, #0]
1a000a56:	681b      	ldr	r3, [r3, #0]
1a000a58:	68db      	ldr	r3, [r3, #12]
1a000a5a:	4a03      	ldr	r2, [pc, #12]	; (1a000a68 <USB0_IRQHandler+0x18>)
1a000a5c:	6810      	ldr	r0, [r2, #0]
1a000a5e:	4798      	blx	r3
}
1a000a60:	bd08      	pop	{r3, pc}
1a000a62:	bf00      	nop
1a000a64:	10000178 	.word	0x10000178
1a000a68:	10000154 	.word	0x10000154

1a000a6c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a000a6c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a000a6e:	f000 fcd5 	bl	1a00141c <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a000a72:	4b3a      	ldr	r3, [pc, #232]	; (1a000b5c <boardInit+0xf0>)
1a000a74:	6818      	ldr	r0, [r3, #0]
1a000a76:	f7ff fd57 	bl	1a000528 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a000a7a:	2001      	movs	r0, #1
1a000a7c:	2100      	movs	r1, #0
1a000a7e:	f7ff ff79 	bl	1a000974 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a000a82:	2105      	movs	r1, #5
1a000a84:	2000      	movs	r0, #0
1a000a86:	f7ff fd77 	bl	1a000578 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a000a8a:	2100      	movs	r1, #0
1a000a8c:	2024      	movs	r0, #36	; 0x24
1a000a8e:	f7ff fd73 	bl	1a000578 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a000a92:	2100      	movs	r1, #0
1a000a94:	2025      	movs	r0, #37	; 0x25
1a000a96:	f7ff fd6f 	bl	1a000578 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a000a9a:	2100      	movs	r1, #0
1a000a9c:	2026      	movs	r0, #38	; 0x26
1a000a9e:	f7ff fd6b 	bl	1a000578 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a000aa2:	2100      	movs	r1, #0
1a000aa4:	2027      	movs	r0, #39	; 0x27
1a000aa6:	f7ff fd67 	bl	1a000578 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a000aaa:	2101      	movs	r1, #1
1a000aac:	2028      	movs	r0, #40	; 0x28
1a000aae:	f7ff fd63 	bl	1a000578 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a000ab2:	2101      	movs	r1, #1
1a000ab4:	2029      	movs	r0, #41	; 0x29
1a000ab6:	f7ff fd5f 	bl	1a000578 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a000aba:	2101      	movs	r1, #1
1a000abc:	202a      	movs	r0, #42	; 0x2a
1a000abe:	f7ff fd5b 	bl	1a000578 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a000ac2:	2101      	movs	r1, #1
1a000ac4:	202b      	movs	r0, #43	; 0x2b
1a000ac6:	f7ff fd57 	bl	1a000578 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a000aca:	2101      	movs	r1, #1
1a000acc:	202c      	movs	r0, #44	; 0x2c
1a000ace:	f7ff fd53 	bl	1a000578 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a000ad2:	2101      	movs	r1, #1
1a000ad4:	202d      	movs	r0, #45	; 0x2d
1a000ad6:	f7ff fd4f 	bl	1a000578 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a000ada:	2100      	movs	r1, #0
1a000adc:	202e      	movs	r0, #46	; 0x2e
1a000ade:	f7ff fd4b 	bl	1a000578 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a000ae2:	2100      	movs	r1, #0
1a000ae4:	202f      	movs	r0, #47	; 0x2f
1a000ae6:	f7ff fd47 	bl	1a000578 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a000aea:	2100      	movs	r1, #0
1a000aec:	2030      	movs	r0, #48	; 0x30
1a000aee:	f7ff fd43 	bl	1a000578 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a000af2:	2100      	movs	r1, #0
1a000af4:	2031      	movs	r0, #49	; 0x31
1a000af6:	f7ff fd3f 	bl	1a000578 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a000afa:	2100      	movs	r1, #0
1a000afc:	2032      	movs	r0, #50	; 0x32
1a000afe:	f7ff fd3b 	bl	1a000578 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a000b02:	2100      	movs	r1, #0
1a000b04:	2033      	movs	r0, #51	; 0x33
1a000b06:	f7ff fd37 	bl	1a000578 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a000b0a:	2100      	movs	r1, #0
1a000b0c:	2034      	movs	r0, #52	; 0x34
1a000b0e:	f7ff fd33 	bl	1a000578 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a000b12:	2100      	movs	r1, #0
1a000b14:	2035      	movs	r0, #53	; 0x35
1a000b16:	f7ff fd2f 	bl	1a000578 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a000b1a:	2101      	movs	r1, #1
1a000b1c:	2036      	movs	r0, #54	; 0x36
1a000b1e:	f7ff fd2b 	bl	1a000578 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a000b22:	2101      	movs	r1, #1
1a000b24:	2037      	movs	r0, #55	; 0x37
1a000b26:	f7ff fd27 	bl	1a000578 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a000b2a:	2101      	movs	r1, #1
1a000b2c:	2038      	movs	r0, #56	; 0x38
1a000b2e:	f7ff fd23 	bl	1a000578 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a000b32:	2101      	movs	r1, #1
1a000b34:	2039      	movs	r0, #57	; 0x39
1a000b36:	f7ff fd1f 	bl	1a000578 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a000b3a:	2101      	movs	r1, #1
1a000b3c:	203a      	movs	r0, #58	; 0x3a
1a000b3e:	f7ff fd1b 	bl	1a000578 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a000b42:	2101      	movs	r1, #1
1a000b44:	203b      	movs	r0, #59	; 0x3b
1a000b46:	f7ff fd17 	bl	1a000578 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a000b4a:	2101      	movs	r1, #1
1a000b4c:	203c      	movs	r0, #60	; 0x3c
1a000b4e:	f7ff fd13 	bl	1a000578 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a000b52:	2101      	movs	r1, #1
1a000b54:	203d      	movs	r0, #61	; 0x3d
1a000b56:	f7ff fd0f 	bl	1a000578 <gpioInit>

}
1a000b5a:	bd08      	pop	{r3, pc}
1a000b5c:	1000017c 	.word	0x1000017c

1a000b60 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay(tick_t duration)
{
1a000b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000b64:	4680      	mov	r8, r0
1a000b66:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a000b68:	f7ff fef2 	bl	1a000950 <tickRead>
1a000b6c:	4606      	mov	r6, r0
1a000b6e:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration/tickRateMS );
1a000b70:	f7ff feee 	bl	1a000950 <tickRead>
1a000b74:	1b84      	subs	r4, r0, r6
1a000b76:	eb61 0507 	sbc.w	r5, r1, r7
1a000b7a:	4b06      	ldr	r3, [pc, #24]	; (1a000b94 <delay+0x34>)
1a000b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000b80:	4640      	mov	r0, r8
1a000b82:	4649      	mov	r1, r9
1a000b84:	f001 f84c 	bl	1a001c20 <__aeabi_uldivmod>
1a000b88:	428d      	cmp	r5, r1
1a000b8a:	bf08      	it	eq
1a000b8c:	4284      	cmpeq	r4, r0
1a000b8e:	d3ef      	bcc.n	1a000b70 <delay+0x10>
}
1a000b90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a000b94:	10000170 	.word	0x10000170

1a000b98 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a000b98:	b510      	push	{r4, lr}
1a000b9a:	4604      	mov	r4, r0
1a000b9c:	4610      	mov	r0, r2
1a000b9e:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a000ba0:	4b04      	ldr	r3, [pc, #16]	; (1a000bb4 <delayInit+0x1c>)
1a000ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000ba6:	f001 f83b 	bl	1a001c20 <__aeabi_uldivmod>
1a000baa:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a000bae:	2300      	movs	r3, #0
1a000bb0:	7423      	strb	r3, [r4, #16]
}
1a000bb2:	bd10      	pop	{r4, pc}
1a000bb4:	10000170 	.word	0x10000170

1a000bb8 <delayRead>:

bool_t delayRead( delay_t * delay )
{
1a000bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a000bba:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ) {
1a000bbc:	7c05      	ldrb	r5, [r0, #16]
1a000bbe:	b93d      	cbnz	r5, 1a000bd0 <delayRead+0x18>
      delay->startTime = tickRead();
1a000bc0:	f7ff fec6 	bl	1a000950 <tickRead>
1a000bc4:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a000bc8:	2301      	movs	r3, #1
1a000bca:	7423      	strb	r3, [r4, #16]
         delay->running = 0;
      }
   }

   return timeArrived;
}
1a000bcc:	4628      	mov	r0, r5
1a000bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a000bd0:	f7ff febe 	bl	1a000950 <tickRead>
1a000bd4:	6823      	ldr	r3, [r4, #0]
1a000bd6:	6862      	ldr	r2, [r4, #4]
1a000bd8:	1ac6      	subs	r6, r0, r3
1a000bda:	eb61 0702 	sbc.w	r7, r1, r2
1a000bde:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a000be2:	429f      	cmp	r7, r3
1a000be4:	bf08      	it	eq
1a000be6:	4296      	cmpeq	r6, r2
1a000be8:	d303      	bcc.n	1a000bf2 <delayRead+0x3a>
         delay->running = 0;
1a000bea:	2300      	movs	r3, #0
1a000bec:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a000bee:	2501      	movs	r5, #1
1a000bf0:	e7ec      	b.n	1a000bcc <delayRead+0x14>
   bool_t timeArrived = 0;
1a000bf2:	2500      	movs	r5, #0
1a000bf4:	e7ea      	b.n	1a000bcc <delayRead+0x14>
1a000bf6:	Address 0x1a000bf6 is out of bounds.


1a000bf8 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a000bf8:	2301      	movs	r3, #1
1a000bfa:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a000bfe:	4b01      	ldr	r3, [pc, #4]	; (1a000c04 <clearInterrupt+0xc>)
1a000c00:	6258      	str	r0, [r3, #36]	; 0x24
}
1a000c02:	4770      	bx	lr
1a000c04:	40087000 	.word	0x40087000

1a000c08 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a000c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a000c0a:	4b12      	ldr	r3, [pc, #72]	; (1a000c54 <serveInterrupt+0x4c>)
1a000c0c:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a000c0e:	4b12      	ldr	r3, [pc, #72]	; (1a000c58 <serveInterrupt+0x50>)
1a000c10:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a000c12:	2301      	movs	r3, #1
1a000c14:	4083      	lsls	r3, r0
1a000c16:	420b      	tst	r3, r1
1a000c18:	d00c      	beq.n	1a000c34 <serveInterrupt+0x2c>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a000c1a:	4910      	ldr	r1, [pc, #64]	; (1a000c5c <serveInterrupt+0x54>)
1a000c1c:	688c      	ldr	r4, [r1, #8]
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly

      /* Save actual timer count in echoRiseTime */
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a000c1e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a000c22:	00d1      	lsls	r1, r2, #3
1a000c24:	4a0e      	ldr	r2, [pc, #56]	; (1a000c60 <serveInterrupt+0x58>)
1a000c26:	440a      	add	r2, r1
1a000c28:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a000c2a:	4a0b      	ldr	r2, [pc, #44]	; (1a000c58 <serveInterrupt+0x50>)
1a000c2c:	61d3      	str	r3, [r2, #28]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a000c2e:	f7ff ffe3 	bl	1a000bf8 <clearInterrupt>
}
1a000c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000c34:	4909      	ldr	r1, [pc, #36]	; (1a000c5c <serveInterrupt+0x54>)
1a000c36:	688e      	ldr	r6, [r1, #8]
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a000c38:	4d09      	ldr	r5, [pc, #36]	; (1a000c60 <serveInterrupt+0x58>)
1a000c3a:	0051      	lsls	r1, r2, #1
1a000c3c:	188f      	adds	r7, r1, r2
1a000c3e:	00fc      	lsls	r4, r7, #3
1a000c40:	4627      	mov	r7, r4
1a000c42:	442c      	add	r4, r5
1a000c44:	60a6      	str	r6, [r4, #8]
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a000c46:	6864      	ldr	r4, [r4, #4]
1a000c48:	1b36      	subs	r6, r6, r4
1a000c4a:	443d      	add	r5, r7
1a000c4c:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a000c4e:	4a02      	ldr	r2, [pc, #8]	; (1a000c58 <serveInterrupt+0x50>)
1a000c50:	6213      	str	r3, [r2, #32]
1a000c52:	e7ec      	b.n	1a000c2e <serveInterrupt+0x26>
1a000c54:	1a003034 	.word	0x1a003034
1a000c58:	40087000 	.word	0x40087000
1a000c5c:	40084000 	.word	0x40084000
1a000c60:	10000050 	.word	0x10000050

1a000c64 <GPIO0_IRQHandler>:
/*
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a000c64:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a000c66:	2000      	movs	r0, #0
1a000c68:	f7ff ffce 	bl	1a000c08 <serveInterrupt>
}
1a000c6c:	bd08      	pop	{r3, pc}

1a000c6e <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a000c6e:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a000c70:	2001      	movs	r0, #1
1a000c72:	f7ff ffc9 	bl	1a000c08 <serveInterrupt>
}
1a000c76:	bd08      	pop	{r3, pc}

1a000c78 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a000c78:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a000c7a:	2002      	movs	r0, #2
1a000c7c:	f7ff ffc4 	bl	1a000c08 <serveInterrupt>
}
1a000c80:	bd08      	pop	{r3, pc}
1a000c82:	Address 0x1a000c82 is out of bounds.


1a000c84 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000c84:	2300      	movs	r3, #0
1a000c86:	2b1c      	cmp	r3, #28
1a000c88:	d812      	bhi.n	1a000cb0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a000c8a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000c8c:	4a09      	ldr	r2, [pc, #36]	; (1a000cb4 <Board_SetupMuxing+0x30>)
1a000c8e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000c92:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000c96:	784a      	ldrb	r2, [r1, #1]
1a000c98:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000c9a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000c9e:	4906      	ldr	r1, [pc, #24]	; (1a000cb8 <Board_SetupMuxing+0x34>)
1a000ca0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000ca4:	3301      	adds	r3, #1
1a000ca6:	2b1c      	cmp	r3, #28
1a000ca8:	d9f0      	bls.n	1a000c8c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000caa:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000cae:	4770      	bx	lr
1a000cb0:	4770      	bx	lr
1a000cb2:	bf00      	nop
1a000cb4:	1a00303c 	.word	0x1a00303c
1a000cb8:	40086000 	.word	0x40086000

1a000cbc <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000cbc:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000cbe:	4a17      	ldr	r2, [pc, #92]	; (1a000d1c <Board_SetupClocking+0x60>)
1a000cc0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000cc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000cc8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000ccc:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000cd0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000cd4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000cd8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000cdc:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000ce0:	2201      	movs	r2, #1
1a000ce2:	490f      	ldr	r1, [pc, #60]	; (1a000d20 <Board_SetupClocking+0x64>)
1a000ce4:	2006      	movs	r0, #6
1a000ce6:	f000 faed 	bl	1a0012c4 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000cea:	2400      	movs	r4, #0
1a000cec:	b14c      	cbz	r4, 1a000d02 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000cee:	4b0b      	ldr	r3, [pc, #44]	; (1a000d1c <Board_SetupClocking+0x60>)
1a000cf0:	685a      	ldr	r2, [r3, #4]
1a000cf2:	f022 020c 	bic.w	r2, r2, #12
1a000cf6:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000cf8:	685a      	ldr	r2, [r3, #4]
1a000cfa:	f042 0203 	orr.w	r2, r2, #3
1a000cfe:	605a      	str	r2, [r3, #4]
}
1a000d00:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000d02:	4808      	ldr	r0, [pc, #32]	; (1a000d24 <Board_SetupClocking+0x68>)
1a000d04:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000d08:	2301      	movs	r3, #1
1a000d0a:	788a      	ldrb	r2, [r1, #2]
1a000d0c:	7849      	ldrb	r1, [r1, #1]
1a000d0e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000d12:	f000 fdaf 	bl	1a001874 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000d16:	3401      	adds	r4, #1
1a000d18:	e7e8      	b.n	1a000cec <Board_SetupClocking+0x30>
1a000d1a:	bf00      	nop
1a000d1c:	40043000 	.word	0x40043000
1a000d20:	0c28cb00 	.word	0x0c28cb00
1a000d24:	1a003038 	.word	0x1a003038

1a000d28 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000d28:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000d2a:	f7ff ffab 	bl	1a000c84 <Board_SetupMuxing>
    Board_SetupClocking();
1a000d2e:	f7ff ffc5 	bl	1a000cbc <Board_SetupClocking>
}
1a000d32:	bd08      	pop	{r3, pc}

1a000d34 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000d34:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a000d36:	4a04      	ldr	r2, [pc, #16]	; (1a000d48 <SystemInit+0x14>)
1a000d38:	4b04      	ldr	r3, [pc, #16]	; (1a000d4c <SystemInit+0x18>)
1a000d3a:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a000d3c:	f000 f9ae 	bl	1a00109c <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a000d40:	f7ff fff2 	bl	1a000d28 <Board_SystemInit>
}
1a000d44:	bd08      	pop	{r3, pc}
1a000d46:	bf00      	nop
1a000d48:	1a000000 	.word	0x1a000000
1a000d4c:	e000ed08 	.word	0xe000ed08

1a000d50 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000d50:	2309      	movs	r3, #9
1a000d52:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000d54:	f04f 30ff 	mov.w	r0, #4294967295
1a000d58:	4770      	bx	lr

1a000d5a <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000d5a:	2358      	movs	r3, #88	; 0x58
1a000d5c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000d5e:	f04f 30ff 	mov.w	r0, #4294967295
1a000d62:	4770      	bx	lr

1a000d64 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000d64:	2902      	cmp	r1, #2
1a000d66:	d904      	bls.n	1a000d72 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000d68:	2309      	movs	r3, #9
1a000d6a:	6003      	str	r3, [r0, #0]
       return -1;
1a000d6c:	f04f 30ff 	mov.w	r0, #4294967295
1a000d70:	4770      	bx	lr
       return 1;
1a000d72:	2001      	movs	r0, #1
   }
}
1a000d74:	4770      	bx	lr

1a000d76 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000d76:	2358      	movs	r3, #88	; 0x58
1a000d78:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000d7a:	f04f 30ff 	mov.w	r0, #4294967295
1a000d7e:	4770      	bx	lr

1a000d80 <_read_r>:
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t i = 0;
  char c = 0;
  switch (fd) {
1a000d82:	2902      	cmp	r1, #2
1a000d84:	d81c      	bhi.n	1a000dc0 <_read_r+0x40>
1a000d86:	461d      	mov	r5, r3
1a000d88:	4617      	mov	r7, r2
1a000d8a:	4606      	mov	r6, r0
  size_t i = 0;
1a000d8c:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000d8e:	42ac      	cmp	r4, r5
1a000d90:	d211      	bcs.n	1a000db6 <_read_r+0x36>
         c = (char)Board_UARTGetChar();
1a000d92:	f000 f903 	bl	1a000f9c <Board_UARTGetChar>
1a000d96:	b2c0      	uxtb	r0, r0
         if( c != 255 ){
1a000d98:	28ff      	cmp	r0, #255	; 0xff
1a000d9a:	d0f8      	beq.n	1a000d8e <_read_r+0xe>
            if( c != '\r' && c != '\n' ){
1a000d9c:	280d      	cmp	r0, #13
1a000d9e:	d004      	beq.n	1a000daa <_read_r+0x2a>
1a000da0:	280a      	cmp	r0, #10
1a000da2:	d002      	beq.n	1a000daa <_read_r+0x2a>
               ((char*) b)[i] = c;
1a000da4:	5538      	strb	r0, [r7, r4]
               i++;
1a000da6:	3401      	adds	r4, #1
1a000da8:	e7f1      	b.n	1a000d8e <_read_r+0xe>
            }else{
               ((char*) b)[i] = c;
1a000daa:	5538      	strb	r0, [r7, r4]
               i++;
1a000dac:	3401      	adds	r4, #1
               c = (char)Board_UARTGetChar(); // read anotherone to prevent \r\n
1a000dae:	f000 f8f5 	bl	1a000f9c <Board_UARTGetChar>
               return i;
1a000db2:	4620      	mov	r0, r4
1a000db4:	e003      	b.n	1a000dbe <_read_r+0x3e>
            }
         }
      }
      SET_ERR(ENODEV);
1a000db6:	2313      	movs	r3, #19
1a000db8:	6033      	str	r3, [r6, #0]
      return -1;
1a000dba:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_ERR(ENODEV);
1a000dc0:	2313      	movs	r3, #19
1a000dc2:	6003      	str	r3, [r0, #0]
      return -1;
1a000dc4:	f04f 30ff 	mov.w	r0, #4294967295
1a000dc8:	e7f9      	b.n	1a000dbe <_read_r+0x3e>
1a000dca:	Address 0x1a000dca is out of bounds.


1a000dcc <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000dcc:	4b05      	ldr	r3, [pc, #20]	; (1a000de4 <_sbrk_r+0x18>)
1a000dce:	681b      	ldr	r3, [r3, #0]
1a000dd0:	b123      	cbz	r3, 1a000ddc <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000dd2:	4b04      	ldr	r3, [pc, #16]	; (1a000de4 <_sbrk_r+0x18>)
1a000dd4:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000dd6:	4401      	add	r1, r0
1a000dd8:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000dda:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000ddc:	4b01      	ldr	r3, [pc, #4]	; (1a000de4 <_sbrk_r+0x18>)
1a000dde:	4a02      	ldr	r2, [pc, #8]	; (1a000de8 <_sbrk_r+0x1c>)
1a000de0:	601a      	str	r2, [r3, #0]
1a000de2:	e7f6      	b.n	1a000dd2 <_sbrk_r+0x6>
1a000de4:	10000158 	.word	0x10000158
1a000de8:	1000018c 	.word	0x1000018c

1a000dec <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000dec:	2902      	cmp	r1, #2
1a000dee:	d80c      	bhi.n	1a000e0a <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000df0:	b570      	push	{r4, r5, r6, lr}
1a000df2:	461d      	mov	r5, r3
1a000df4:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000df6:	2400      	movs	r4, #0
1a000df8:	42ac      	cmp	r4, r5
1a000dfa:	d204      	bcs.n	1a000e06 <_write_r+0x1a>
           Board_UARTPutChar(((char*) b)[i]);
1a000dfc:	5d30      	ldrb	r0, [r6, r4]
1a000dfe:	f000 f8c3 	bl	1a000f88 <Board_UARTPutChar>
       for (i = 0; i < n; i++)
1a000e02:	3401      	adds	r4, #1
1a000e04:	e7f8      	b.n	1a000df8 <_write_r+0xc>
       return n;
1a000e06:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000e08:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000e0a:	2313      	movs	r3, #19
1a000e0c:	6003      	str	r3, [r0, #0]
       return -1;
1a000e0e:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000e12:	4770      	bx	lr

1a000e14 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000e14:	2200      	movs	r2, #0
1a000e16:	2a05      	cmp	r2, #5
1a000e18:	d819      	bhi.n	1a000e4e <Board_LED_Init+0x3a>
{
1a000e1a:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000e1c:	490c      	ldr	r1, [pc, #48]	; (1a000e50 <Board_LED_Init+0x3c>)
1a000e1e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000e22:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000e26:	784c      	ldrb	r4, [r1, #1]
	pGPIO->DIR[port] |= 1UL << pin;
1a000e28:	4b0a      	ldr	r3, [pc, #40]	; (1a000e54 <Board_LED_Init+0x40>)
1a000e2a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000e2e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000e32:	2001      	movs	r0, #1
1a000e34:	40a0      	lsls	r0, r4
1a000e36:	4301      	orrs	r1, r0
1a000e38:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000e3c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000e40:	2100      	movs	r1, #0
1a000e42:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000e44:	3201      	adds	r2, #1
1a000e46:	2a05      	cmp	r2, #5
1a000e48:	d9e8      	bls.n	1a000e1c <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a000e4a:	bc70      	pop	{r4, r5, r6}
1a000e4c:	4770      	bx	lr
1a000e4e:	4770      	bx	lr
1a000e50:	1a0030bc 	.word	0x1a0030bc
1a000e54:	400f4000 	.word	0x400f4000

1a000e58 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000e58:	2300      	movs	r3, #0
1a000e5a:	2b03      	cmp	r3, #3
1a000e5c:	d816      	bhi.n	1a000e8c <Board_TEC_Init+0x34>
{
1a000e5e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000e60:	490b      	ldr	r1, [pc, #44]	; (1a000e90 <Board_TEC_Init+0x38>)
1a000e62:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000e66:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000e6a:	784d      	ldrb	r5, [r1, #1]
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000e6c:	4c09      	ldr	r4, [pc, #36]	; (1a000e94 <Board_TEC_Init+0x3c>)
1a000e6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000e72:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000e76:	2001      	movs	r0, #1
1a000e78:	40a8      	lsls	r0, r5
1a000e7a:	ea21 0100 	bic.w	r1, r1, r0
1a000e7e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000e82:	3301      	adds	r3, #1
1a000e84:	2b03      	cmp	r3, #3
1a000e86:	d9eb      	bls.n	1a000e60 <Board_TEC_Init+0x8>
    }
}
1a000e88:	bc30      	pop	{r4, r5}
1a000e8a:	4770      	bx	lr
1a000e8c:	4770      	bx	lr
1a000e8e:	bf00      	nop
1a000e90:	1a0030b4 	.word	0x1a0030b4
1a000e94:	400f4000 	.word	0x400f4000

1a000e98 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000e98:	2300      	movs	r3, #0
1a000e9a:	2b08      	cmp	r3, #8
1a000e9c:	d816      	bhi.n	1a000ecc <Board_GPIO_Init+0x34>
{
1a000e9e:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000ea0:	490b      	ldr	r1, [pc, #44]	; (1a000ed0 <Board_GPIO_Init+0x38>)
1a000ea2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000ea6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000eaa:	784d      	ldrb	r5, [r1, #1]
1a000eac:	4c09      	ldr	r4, [pc, #36]	; (1a000ed4 <Board_GPIO_Init+0x3c>)
1a000eae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000eb2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000eb6:	2001      	movs	r0, #1
1a000eb8:	40a8      	lsls	r0, r5
1a000eba:	ea21 0100 	bic.w	r1, r1, r0
1a000ebe:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000ec2:	3301      	adds	r3, #1
1a000ec4:	2b08      	cmp	r3, #8
1a000ec6:	d9eb      	bls.n	1a000ea0 <Board_GPIO_Init+0x8>
    }
}
1a000ec8:	bc30      	pop	{r4, r5}
1a000eca:	4770      	bx	lr
1a000ecc:	4770      	bx	lr
1a000ece:	bf00      	nop
1a000ed0:	1a0030c8 	.word	0x1a0030c8
1a000ed4:	400f4000 	.word	0x400f4000

1a000ed8 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a000ed8:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a000eda:	4c0b      	ldr	r4, [pc, #44]	; (1a000f08 <Board_SPI_Init+0x30>)
1a000edc:	4620      	mov	r0, r4
1a000ede:	f000 f8bf 	bl	1a001060 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000ee2:	6863      	ldr	r3, [r4, #4]
1a000ee4:	f023 0304 	bic.w	r3, r3, #4
1a000ee8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000eea:	6823      	ldr	r3, [r4, #0]
1a000eec:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000ef0:	f043 0307 	orr.w	r3, r3, #7
1a000ef4:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000ef6:	4905      	ldr	r1, [pc, #20]	; (1a000f0c <Board_SPI_Init+0x34>)
1a000ef8:	4620      	mov	r0, r4
1a000efa:	f000 f892 	bl	1a001022 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a000efe:	6863      	ldr	r3, [r4, #4]
1a000f00:	f043 0302 	orr.w	r3, r3, #2
1a000f04:	6063      	str	r3, [r4, #4]
    Chip_SSP_Enable(LPC_SSP1);
}
1a000f06:	bd10      	pop	{r4, pc}
1a000f08:	400c5000 	.word	0x400c5000
1a000f0c:	000186a0 	.word	0x000186a0

1a000f10 <Board_I2C_Init>:
{
1a000f10:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a000f12:	2000      	movs	r0, #0
1a000f14:	f000 f9a8 	bl	1a001268 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000f18:	4b04      	ldr	r3, [pc, #16]	; (1a000f2c <Board_I2C_Init+0x1c>)
1a000f1a:	f640 0208 	movw	r2, #2056	; 0x808
1a000f1e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a000f22:	4903      	ldr	r1, [pc, #12]	; (1a000f30 <Board_I2C_Init+0x20>)
1a000f24:	2000      	movs	r0, #0
1a000f26:	f000 f9b1 	bl	1a00128c <Chip_I2C_SetClockRate>
}
1a000f2a:	bd08      	pop	{r3, pc}
1a000f2c:	40086000 	.word	0x40086000
1a000f30:	000f4240 	.word	0x000f4240

1a000f34 <Board_ADC_Init>:


static void Board_ADC_Init()
{
1a000f34:	b510      	push	{r4, lr}
1a000f36:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a000f38:	4c08      	ldr	r4, [pc, #32]	; (1a000f5c <Board_ADC_Init+0x28>)
1a000f3a:	4669      	mov	r1, sp
1a000f3c:	4620      	mov	r0, r4
1a000f3e:	f000 f901 	bl	1a001144 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000f42:	4a07      	ldr	r2, [pc, #28]	; (1a000f60 <Board_ADC_Init+0x2c>)
1a000f44:	4669      	mov	r1, sp
1a000f46:	4620      	mov	r0, r4
1a000f48:	f000 f938 	bl	1a0011bc <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000f4c:	2200      	movs	r2, #0
1a000f4e:	4669      	mov	r1, sp
1a000f50:	4620      	mov	r0, r4
1a000f52:	f000 f94c 	bl	1a0011ee <Chip_ADC_SetResolution>
}
1a000f56:	b002      	add	sp, #8
1a000f58:	bd10      	pop	{r4, pc}
1a000f5a:	bf00      	nop
1a000f5c:	400e3000 	.word	0x400e3000
1a000f60:	00061a80 	.word	0x00061a80

1a000f64 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000f64:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a000f66:	4c07      	ldr	r4, [pc, #28]	; (1a000f84 <Board_Debug_Init+0x20>)
1a000f68:	4620      	mov	r0, r4
1a000f6a:	f000 fd57 	bl	1a001a1c <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a000f6e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000f72:	4620      	mov	r0, r4
1a000f74:	f000 fd7c 	bl	1a001a70 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000f78:	2303      	movs	r3, #3
1a000f7a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000f7c:	2301      	movs	r3, #1
1a000f7e:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a000f80:	bd10      	pop	{r4, pc}
1a000f82:	bf00      	nop
1a000f84:	400c1000 	.word	0x400c1000

1a000f88 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000f88:	4b03      	ldr	r3, [pc, #12]	; (1a000f98 <Board_UARTPutChar+0x10>)
1a000f8a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
    while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a000f8c:	f013 0f20 	tst.w	r3, #32
1a000f90:	d0fa      	beq.n	1a000f88 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a000f92:	4b01      	ldr	r3, [pc, #4]	; (1a000f98 <Board_UARTPutChar+0x10>)
1a000f94:	6018      	str	r0, [r3, #0]
    Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a000f96:	4770      	bx	lr
1a000f98:	400c1000 	.word	0x400c1000

1a000f9c <Board_UARTGetChar>:
	return pUART->LSR;
1a000f9c:	4b05      	ldr	r3, [pc, #20]	; (1a000fb4 <Board_UARTGetChar+0x18>)
1a000f9e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
    if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a000fa0:	f013 0f01 	tst.w	r3, #1
1a000fa4:	d003      	beq.n	1a000fae <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000fa6:	4b03      	ldr	r3, [pc, #12]	; (1a000fb4 <Board_UARTGetChar+0x18>)
1a000fa8:	6818      	ldr	r0, [r3, #0]
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a000faa:	b2c0      	uxtb	r0, r0
1a000fac:	4770      	bx	lr
    }
    return EOF;
1a000fae:	f04f 30ff 	mov.w	r0, #4294967295
}
1a000fb2:	4770      	bx	lr
1a000fb4:	400c1000 	.word	0x400c1000

1a000fb8 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000fb8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000fba:	f7ff ffd3 	bl	1a000f64 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000fbe:	4808      	ldr	r0, [pc, #32]	; (1a000fe0 <Board_Init+0x28>)
1a000fc0:	f000 f86a 	bl	1a001098 <Chip_GPIO_Init>

   Board_LED_Init();
1a000fc4:	f7ff ff26 	bl	1a000e14 <Board_LED_Init>
   Board_TEC_Init();
1a000fc8:	f7ff ff46 	bl	1a000e58 <Board_TEC_Init>
   Board_SPI_Init();
1a000fcc:	f7ff ff84 	bl	1a000ed8 <Board_SPI_Init>
   Board_GPIO_Init();
1a000fd0:	f7ff ff62 	bl	1a000e98 <Board_GPIO_Init>
   Board_I2C_Init();
1a000fd4:	f7ff ff9c 	bl	1a000f10 <Board_I2C_Init>
   Board_ADC_Init();
1a000fd8:	f7ff ffac 	bl	1a000f34 <Board_ADC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a000fdc:	bd08      	pop	{r3, pc}
1a000fde:	bf00      	nop
1a000fe0:	400f4000 	.word	0x400f4000

1a000fe4 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000fe4:	4b03      	ldr	r3, [pc, #12]	; (1a000ff4 <Chip_SSP_GetClockIndex+0x10>)
1a000fe6:	4298      	cmp	r0, r3
1a000fe8:	d001      	beq.n	1a000fee <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a000fea:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a000fec:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a000fee:	20a5      	movs	r0, #165	; 0xa5
1a000ff0:	4770      	bx	lr
1a000ff2:	bf00      	nop
1a000ff4:	400c5000 	.word	0x400c5000

1a000ff8 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000ff8:	4b04      	ldr	r3, [pc, #16]	; (1a00100c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000ffa:	4298      	cmp	r0, r3
1a000ffc:	d002      	beq.n	1a001004 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a000ffe:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a001002:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a001004:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a001008:	4770      	bx	lr
1a00100a:	bf00      	nop
1a00100c:	400c5000 	.word	0x400c5000

1a001010 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a001010:	6803      	ldr	r3, [r0, #0]
1a001012:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a001016:	0209      	lsls	r1, r1, #8
1a001018:	b289      	uxth	r1, r1
1a00101a:	4319      	orrs	r1, r3
1a00101c:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a00101e:	6102      	str	r2, [r0, #16]
}
1a001020:	4770      	bx	lr

1a001022 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a001022:	b570      	push	{r4, r5, r6, lr}
1a001024:	4606      	mov	r6, r0
1a001026:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001028:	f7ff ffe6 	bl	1a000ff8 <Chip_SSP_GetPeriphClockIndex>
1a00102c:	f000 fcba 	bl	1a0019a4 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001030:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a001032:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a001036:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a001038:	e000      	b.n	1a00103c <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a00103a:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a00103c:	42ab      	cmp	r3, r5
1a00103e:	d90b      	bls.n	1a001058 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001040:	1c4c      	adds	r4, r1, #1
1a001042:	fb02 f304 	mul.w	r3, r2, r4
1a001046:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a00104a:	429d      	cmp	r5, r3
1a00104c:	d2f6      	bcs.n	1a00103c <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a00104e:	2cff      	cmp	r4, #255	; 0xff
1a001050:	d9f3      	bls.n	1a00103a <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a001052:	3202      	adds	r2, #2
				cr0_div = 0;
1a001054:	2100      	movs	r1, #0
1a001056:	e7f1      	b.n	1a00103c <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a001058:	4630      	mov	r0, r6
1a00105a:	f7ff ffd9 	bl	1a001010 <Chip_SSP_SetClockRate>
}
1a00105e:	bd70      	pop	{r4, r5, r6, pc}

1a001060 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001060:	b510      	push	{r4, lr}
1a001062:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001064:	f7ff ffbe 	bl	1a000fe4 <Chip_SSP_GetClockIndex>
1a001068:	f000 fc68 	bl	1a00193c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00106c:	4620      	mov	r0, r4
1a00106e:	f7ff ffc3 	bl	1a000ff8 <Chip_SSP_GetPeriphClockIndex>
1a001072:	f000 fc63 	bl	1a00193c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001076:	6863      	ldr	r3, [r4, #4]
1a001078:	f023 0304 	bic.w	r3, r3, #4
1a00107c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00107e:	6823      	ldr	r3, [r4, #0]
1a001080:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001084:	f043 0307 	orr.w	r3, r3, #7
1a001088:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00108a:	4902      	ldr	r1, [pc, #8]	; (1a001094 <Chip_SSP_Init+0x34>)
1a00108c:	4620      	mov	r0, r4
1a00108e:	f7ff ffc8 	bl	1a001022 <Chip_SSP_SetBitRate>
}
1a001092:	bd10      	pop	{r4, pc}
1a001094:	000186a0 	.word	0x000186a0

1a001098 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a001098:	4770      	bx	lr
1a00109a:	Address 0x1a00109a is out of bounds.


1a00109c <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a00109c:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a00109e:	4b0f      	ldr	r3, [pc, #60]	; (1a0010dc <fpuInit+0x40>)
1a0010a0:	681b      	ldr	r3, [r3, #0]
1a0010a2:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a0010a4:	4b0e      	ldr	r3, [pc, #56]	; (1a0010e0 <fpuInit+0x44>)
1a0010a6:	681b      	ldr	r3, [r3, #0]
1a0010a8:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0010aa:	9a02      	ldr	r2, [sp, #8]
1a0010ac:	4b0d      	ldr	r3, [pc, #52]	; (1a0010e4 <fpuInit+0x48>)
1a0010ae:	429a      	cmp	r2, r3
1a0010b0:	d00c      	beq.n	1a0010cc <fpuInit+0x30>
1a0010b2:	2300      	movs	r3, #0

	if (vfpPresent) {
1a0010b4:	b143      	cbz	r3, 1a0010c8 <fpuInit+0x2c>
		Cpacr = *regCpacr;
1a0010b6:	4a0c      	ldr	r2, [pc, #48]	; (1a0010e8 <fpuInit+0x4c>)
1a0010b8:	6813      	ldr	r3, [r2, #0]
1a0010ba:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a0010bc:	9b03      	ldr	r3, [sp, #12]
1a0010be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0010c2:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a0010c4:	9b03      	ldr	r3, [sp, #12]
1a0010c6:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a0010c8:	b004      	add	sp, #16
1a0010ca:	4770      	bx	lr
	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0010cc:	9a01      	ldr	r2, [sp, #4]
1a0010ce:	4b07      	ldr	r3, [pc, #28]	; (1a0010ec <fpuInit+0x50>)
1a0010d0:	429a      	cmp	r2, r3
1a0010d2:	d001      	beq.n	1a0010d8 <fpuInit+0x3c>
1a0010d4:	2300      	movs	r3, #0
1a0010d6:	e7ed      	b.n	1a0010b4 <fpuInit+0x18>
1a0010d8:	2301      	movs	r3, #1
1a0010da:	e7eb      	b.n	1a0010b4 <fpuInit+0x18>
1a0010dc:	e000ef40 	.word	0xe000ef40
1a0010e0:	e000ef44 	.word	0xe000ef44
1a0010e4:	10110021 	.word	0x10110021
1a0010e8:	e000ed88 	.word	0xe000ed88
1a0010ec:	11000011 	.word	0x11000011

1a0010f0 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0010f0:	4b03      	ldr	r3, [pc, #12]	; (1a001100 <Chip_ADC_GetClockIndex+0x10>)
1a0010f2:	4298      	cmp	r0, r3
1a0010f4:	d001      	beq.n	1a0010fa <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0010f6:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0010f8:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0010fa:	2004      	movs	r0, #4
1a0010fc:	4770      	bx	lr
1a0010fe:	bf00      	nop
1a001100:	400e4000 	.word	0x400e4000

1a001104 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a001104:	b570      	push	{r4, r5, r6, lr}
1a001106:	460d      	mov	r5, r1
1a001108:	4614      	mov	r4, r2
1a00110a:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a00110c:	f7ff fff0 	bl	1a0010f0 <Chip_ADC_GetClockIndex>
1a001110:	f000 fc48 	bl	1a0019a4 <Chip_Clock_GetRate>
	if (burstMode) {
1a001114:	b155      	cbz	r5, 1a00112c <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a001116:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a00111a:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00111e:	0064      	lsls	r4, r4, #1
1a001120:	fbb0 f0f4 	udiv	r0, r0, r4
1a001124:	b2c0      	uxtb	r0, r0
1a001126:	3801      	subs	r0, #1
	return div;
}
1a001128:	b2c0      	uxtb	r0, r0
1a00112a:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a00112c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001130:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a001134:	e7f1      	b.n	1a00111a <getClkDiv+0x16>

1a001136 <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a001136:	6803      	ldr	r3, [r0, #0]
1a001138:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a00113c:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a001140:	6001      	str	r1, [r0, #0]
}
1a001142:	4770      	bx	lr

1a001144 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a001144:	b538      	push	{r3, r4, r5, lr}
1a001146:	4605      	mov	r5, r0
1a001148:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00114a:	f7ff ffd1 	bl	1a0010f0 <Chip_ADC_GetClockIndex>
1a00114e:	2301      	movs	r3, #1
1a001150:	461a      	mov	r2, r3
1a001152:	4619      	mov	r1, r3
1a001154:	f000 fbd4 	bl	1a001900 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a001158:	2100      	movs	r1, #0
1a00115a:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a00115c:	4a08      	ldr	r2, [pc, #32]	; (1a001180 <Chip_ADC_Init+0x3c>)
1a00115e:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a001160:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a001162:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a001164:	230b      	movs	r3, #11
1a001166:	4628      	mov	r0, r5
1a001168:	f7ff ffcc 	bl	1a001104 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a00116c:	0200      	lsls	r0, r0, #8
1a00116e:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001172:	7920      	ldrb	r0, [r4, #4]
1a001174:	0440      	lsls	r0, r0, #17
1a001176:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00117a:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a00117c:	6028      	str	r0, [r5, #0]
}
1a00117e:	bd38      	pop	{r3, r4, r5, pc}
1a001180:	00061a80 	.word	0x00061a80

1a001184 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a001184:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a001186:	f44f 7280 	mov.w	r2, #256	; 0x100
1a00118a:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a00118c:	2200      	movs	r2, #0
1a00118e:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a001190:	f7ff ffae 	bl	1a0010f0 <Chip_ADC_GetClockIndex>
1a001194:	f000 fbec 	bl	1a001970 <Chip_Clock_Disable>
}
1a001198:	bd08      	pop	{r3, pc}

1a00119a <Chip_ADC_Int_SetChannelCmd>:
}

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a00119a:	2a01      	cmp	r2, #1
1a00119c:	d006      	beq.n	1a0011ac <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a00119e:	68c3      	ldr	r3, [r0, #12]
1a0011a0:	2201      	movs	r2, #1
1a0011a2:	408a      	lsls	r2, r1
1a0011a4:	ea23 0302 	bic.w	r3, r3, r2
1a0011a8:	60c3      	str	r3, [r0, #12]
1a0011aa:	4770      	bx	lr
{
1a0011ac:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a0011ae:	68c4      	ldr	r4, [r0, #12]
1a0011b0:	408a      	lsls	r2, r1
1a0011b2:	4314      	orrs	r4, r2
1a0011b4:	60c4      	str	r4, [r0, #12]
	}
}
1a0011b6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0011ba:	4770      	bx	lr

1a0011bc <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0011bc:	b570      	push	{r4, r5, r6, lr}
1a0011be:	4605      	mov	r5, r0
1a0011c0:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a0011c2:	6804      	ldr	r4, [r0, #0]
1a0011c4:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a0011c8:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a0011cc:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a0011ce:	790b      	ldrb	r3, [r1, #4]
1a0011d0:	f1c3 030b 	rsb	r3, r3, #11
1a0011d4:	b2db      	uxtb	r3, r3
1a0011d6:	7949      	ldrb	r1, [r1, #5]
1a0011d8:	f7ff ff94 	bl	1a001104 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0011dc:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0011e0:	7933      	ldrb	r3, [r6, #4]
1a0011e2:	045b      	lsls	r3, r3, #17
1a0011e4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0011e8:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a0011ea:	602b      	str	r3, [r5, #0]
}
1a0011ec:	bd70      	pop	{r4, r5, r6, pc}

1a0011ee <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a0011ee:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a0011f0:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a0011f2:	680a      	ldr	r2, [r1, #0]
1a0011f4:	f7ff ffe2 	bl	1a0011bc <Chip_ADC_SetSampleRate>
}
1a0011f8:	bd08      	pop	{r3, pc}

1a0011fa <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a0011fa:	2a01      	cmp	r2, #1
1a0011fc:	d00a      	beq.n	1a001214 <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a0011fe:	6802      	ldr	r2, [r0, #0]
1a001200:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a001204:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a001206:	6803      	ldr	r3, [r0, #0]
1a001208:	2201      	movs	r2, #1
1a00120a:	408a      	lsls	r2, r1
1a00120c:	ea23 0302 	bic.w	r3, r3, r2
1a001210:	6003      	str	r3, [r0, #0]
1a001212:	4770      	bx	lr
{
1a001214:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a001216:	6804      	ldr	r4, [r0, #0]
1a001218:	408a      	lsls	r2, r1
1a00121a:	4314      	orrs	r4, r2
1a00121c:	6004      	str	r4, [r0, #0]
	}
}
1a00121e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001222:	4770      	bx	lr

1a001224 <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a001224:	b538      	push	{r3, r4, r5, lr}
1a001226:	4604      	mov	r4, r0
1a001228:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a00122a:	2100      	movs	r1, #0
1a00122c:	f7ff ff83 	bl	1a001136 <setStartMode>
	
    if (NewState == DISABLE) {
1a001230:	b925      	cbnz	r5, 1a00123c <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a001232:	6823      	ldr	r3, [r4, #0]
1a001234:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a001238:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a00123a:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a00123c:	6823      	ldr	r3, [r4, #0]
1a00123e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a001242:	6023      	str	r3, [r4, #0]
}
1a001244:	e7f9      	b.n	1a00123a <Chip_ADC_SetBurstCmd+0x16>
1a001246:	Address 0x1a001246 is out of bounds.


1a001248 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a001248:	2901      	cmp	r1, #1
1a00124a:	d109      	bne.n	1a001260 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a00124c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001250:	0082      	lsls	r2, r0, #2
1a001252:	4b04      	ldr	r3, [pc, #16]	; (1a001264 <Chip_I2C_EventHandler+0x1c>)
1a001254:	4413      	add	r3, r2
1a001256:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a001258:	7d13      	ldrb	r3, [r2, #20]
1a00125a:	b2db      	uxtb	r3, r3
1a00125c:	2b04      	cmp	r3, #4
1a00125e:	d0fb      	beq.n	1a001258 <Chip_I2C_EventHandler+0x10>
}
1a001260:	4770      	bx	lr
1a001262:	bf00      	nop
1a001264:	10000098 	.word	0x10000098

1a001268 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a001268:	b570      	push	{r4, r5, r6, lr}
1a00126a:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a00126c:	4e06      	ldr	r6, [pc, #24]	; (1a001288 <Chip_I2C_Init+0x20>)
1a00126e:	00c4      	lsls	r4, r0, #3
1a001270:	1a22      	subs	r2, r4, r0
1a001272:	0093      	lsls	r3, r2, #2
1a001274:	4433      	add	r3, r6
1a001276:	8898      	ldrh	r0, [r3, #4]
1a001278:	f000 fb60 	bl	1a00193c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00127c:	1b64      	subs	r4, r4, r5
1a00127e:	00a3      	lsls	r3, r4, #2
1a001280:	58f3      	ldr	r3, [r6, r3]
1a001282:	226c      	movs	r2, #108	; 0x6c
1a001284:	619a      	str	r2, [r3, #24]
}
1a001286:	bd70      	pop	{r4, r5, r6, pc}
1a001288:	10000098 	.word	0x10000098

1a00128c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a00128c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001290:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001292:	4e0b      	ldr	r6, [pc, #44]	; (1a0012c0 <Chip_I2C_SetClockRate+0x34>)
1a001294:	00c5      	lsls	r5, r0, #3
1a001296:	1a2b      	subs	r3, r5, r0
1a001298:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a00129c:	eb06 0308 	add.w	r3, r6, r8
1a0012a0:	8898      	ldrh	r0, [r3, #4]
1a0012a2:	f000 fb7f 	bl	1a0019a4 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a0012a6:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a0012aa:	f856 3008 	ldr.w	r3, [r6, r8]
1a0012ae:	0842      	lsrs	r2, r0, #1
1a0012b0:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a0012b2:	f856 3008 	ldr.w	r3, [r6, r8]
1a0012b6:	691a      	ldr	r2, [r3, #16]
1a0012b8:	1a80      	subs	r0, r0, r2
1a0012ba:	6158      	str	r0, [r3, #20]
}
1a0012bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0012c0:	10000098 	.word	0x10000098

1a0012c4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0012c4:	b570      	push	{r4, r5, r6, lr}
1a0012c6:	b08a      	sub	sp, #40	; 0x28
1a0012c8:	4605      	mov	r5, r0
1a0012ca:	460e      	mov	r6, r1
1a0012cc:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0012ce:	f242 7310 	movw	r3, #10000	; 0x2710
1a0012d2:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0012d4:	2806      	cmp	r0, #6
1a0012d6:	d018      	beq.n	1a00130a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0012d8:	2300      	movs	r3, #0
1a0012da:	2201      	movs	r2, #1
1a0012dc:	4629      	mov	r1, r5
1a0012de:	2004      	movs	r0, #4
1a0012e0:	f000 fac8 	bl	1a001874 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0012e4:	4a4a      	ldr	r2, [pc, #296]	; (1a001410 <Chip_SetupCoreClock+0x14c>)
1a0012e6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0012e8:	f043 0301 	orr.w	r3, r3, #1
1a0012ec:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0012ee:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0012f2:	a901      	add	r1, sp, #4
1a0012f4:	4630      	mov	r0, r6
1a0012f6:	f000 fa35 	bl	1a001764 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0012fa:	4b46      	ldr	r3, [pc, #280]	; (1a001414 <Chip_SetupCoreClock+0x150>)
1a0012fc:	429e      	cmp	r6, r3
1a0012fe:	d916      	bls.n	1a00132e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a001300:	9b01      	ldr	r3, [sp, #4]
1a001302:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001306:	d003      	beq.n	1a001310 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001308:	e7fe      	b.n	1a001308 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a00130a:	f000 f98d 	bl	1a001628 <Chip_Clock_EnableCrystal>
1a00130e:	e7e3      	b.n	1a0012d8 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a001310:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001314:	d005      	beq.n	1a001322 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00131a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a00131c:	2500      	movs	r5, #0
			direct = 1;
1a00131e:	2601      	movs	r6, #1
1a001320:	e007      	b.n	1a001332 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a001322:	9b04      	ldr	r3, [sp, #16]
1a001324:	3301      	adds	r3, #1
1a001326:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001328:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a00132a:	2600      	movs	r6, #0
1a00132c:	e001      	b.n	1a001332 <Chip_SetupCoreClock+0x6e>
1a00132e:	2500      	movs	r5, #0
1a001330:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001332:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001336:	9b01      	ldr	r3, [sp, #4]
1a001338:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00133c:	9a05      	ldr	r2, [sp, #20]
1a00133e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001342:	9a03      	ldr	r2, [sp, #12]
1a001344:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001348:	9a04      	ldr	r2, [sp, #16]
1a00134a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00134e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001352:	4a2f      	ldr	r2, [pc, #188]	; (1a001410 <Chip_SetupCoreClock+0x14c>)
1a001354:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001356:	4b2e      	ldr	r3, [pc, #184]	; (1a001410 <Chip_SetupCoreClock+0x14c>)
1a001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00135a:	f013 0f01 	tst.w	r3, #1
1a00135e:	d0fa      	beq.n	1a001356 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001360:	2300      	movs	r3, #0
1a001362:	2201      	movs	r2, #1
1a001364:	2109      	movs	r1, #9
1a001366:	2004      	movs	r0, #4
1a001368:	f000 fa84 	bl	1a001874 <Chip_Clock_SetBaseClock>

	if (direct) {
1a00136c:	b306      	cbz	r6, 1a0013b0 <Chip_SetupCoreClock+0xec>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00136e:	f242 7310 	movw	r3, #10000	; 0x2710
1a001372:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001374:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001376:	1e5a      	subs	r2, r3, #1
1a001378:	9209      	str	r2, [sp, #36]	; 0x24
1a00137a:	2b00      	cmp	r3, #0
1a00137c:	d1fa      	bne.n	1a001374 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00137e:	9b01      	ldr	r3, [sp, #4]
1a001380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001384:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001386:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00138a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00138e:	9a05      	ldr	r2, [sp, #20]
1a001390:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001394:	9a03      	ldr	r2, [sp, #12]
1a001396:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00139a:	9a04      	ldr	r2, [sp, #16]
1a00139c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0013a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0013a4:	4a1a      	ldr	r2, [pc, #104]	; (1a001410 <Chip_SetupCoreClock+0x14c>)
1a0013a6:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a0013a8:	2c00      	cmp	r4, #0
1a0013aa:	d12e      	bne.n	1a00140a <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a0013ac:	b00a      	add	sp, #40	; 0x28
1a0013ae:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a0013b0:	2d00      	cmp	r5, #0
1a0013b2:	d0f9      	beq.n	1a0013a8 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0013b4:	f242 7310 	movw	r3, #10000	; 0x2710
1a0013b8:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a0013ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0013bc:	1e5a      	subs	r2, r3, #1
1a0013be:	9209      	str	r2, [sp, #36]	; 0x24
1a0013c0:	2b00      	cmp	r3, #0
1a0013c2:	d1fa      	bne.n	1a0013ba <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a0013c4:	9b04      	ldr	r3, [sp, #16]
1a0013c6:	1e5a      	subs	r2, r3, #1
1a0013c8:	9204      	str	r2, [sp, #16]
1a0013ca:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0013ce:	9b01      	ldr	r3, [sp, #4]
1a0013d0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0013d4:	9905      	ldr	r1, [sp, #20]
1a0013d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0013da:	9903      	ldr	r1, [sp, #12]
1a0013dc:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0013e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0013e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0013e8:	4a09      	ldr	r2, [pc, #36]	; (1a001410 <Chip_SetupCoreClock+0x14c>)
1a0013ea:	6453      	str	r3, [r2, #68]	; 0x44
1a0013ec:	e7dc      	b.n	1a0013a8 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0013ee:	480a      	ldr	r0, [pc, #40]	; (1a001418 <Chip_SetupCoreClock+0x154>)
1a0013f0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0013f4:	78cb      	ldrb	r3, [r1, #3]
1a0013f6:	788a      	ldrb	r2, [r1, #2]
1a0013f8:	7849      	ldrb	r1, [r1, #1]
1a0013fa:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0013fe:	f000 fa39 	bl	1a001874 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001402:	3401      	adds	r4, #1
1a001404:	2c11      	cmp	r4, #17
1a001406:	d9f2      	bls.n	1a0013ee <Chip_SetupCoreClock+0x12a>
1a001408:	e7d0      	b.n	1a0013ac <Chip_SetupCoreClock+0xe8>
1a00140a:	2400      	movs	r4, #0
1a00140c:	e7fa      	b.n	1a001404 <Chip_SetupCoreClock+0x140>
1a00140e:	bf00      	nop
1a001410:	40050000 	.word	0x40050000
1a001414:	068e7780 	.word	0x068e7780
1a001418:	1a0030e0 	.word	0x1a0030e0

1a00141c <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a00141c:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00141e:	2069      	movs	r0, #105	; 0x69
1a001420:	f000 fac0 	bl	1a0019a4 <Chip_Clock_GetRate>
1a001424:	4b01      	ldr	r3, [pc, #4]	; (1a00142c <SystemCoreClockUpdate+0x10>)
1a001426:	6018      	str	r0, [r3, #0]
}
1a001428:	bd08      	pop	{r3, pc}
1a00142a:	bf00      	nop
1a00142c:	1000017c 	.word	0x1000017c

1a001430 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001430:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a001432:	680b      	ldr	r3, [r1, #0]
1a001434:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001438:	d002      	beq.n	1a001440 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a00143a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00143e:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a001440:	4607      	mov	r7, r0
1a001442:	2501      	movs	r5, #1
1a001444:	e03a      	b.n	1a0014bc <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a001446:	694b      	ldr	r3, [r1, #20]
1a001448:	fb03 f302 	mul.w	r3, r3, r2
1a00144c:	fbb3 f3f5 	udiv	r3, r3, r5
1a001450:	e01c      	b.n	1a00148c <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a001452:	461c      	mov	r4, r3
	if (val < 0)
1a001454:	ebb0 0c04 	subs.w	ip, r0, r4
1a001458:	d427      	bmi.n	1a0014aa <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a00145a:	4567      	cmp	r7, ip
1a00145c:	d906      	bls.n	1a00146c <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a00145e:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a001460:	1c77      	adds	r7, r6, #1
1a001462:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a001464:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a001466:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a001468:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a00146a:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a00146c:	3201      	adds	r2, #1
1a00146e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a001472:	dc1d      	bgt.n	1a0014b0 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a001474:	680c      	ldr	r4, [r1, #0]
1a001476:	f014 0f40 	tst.w	r4, #64	; 0x40
1a00147a:	d0e4      	beq.n	1a001446 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a00147c:	1c73      	adds	r3, r6, #1
1a00147e:	fa02 fc03 	lsl.w	ip, r2, r3
1a001482:	694b      	ldr	r3, [r1, #20]
1a001484:	fb03 f30c 	mul.w	r3, r3, ip
1a001488:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a00148c:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a0014c8 <pll_calc_divs+0x98>
1a001490:	4563      	cmp	r3, ip
1a001492:	d9eb      	bls.n	1a00146c <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a001494:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a0014cc <pll_calc_divs+0x9c>
1a001498:	4563      	cmp	r3, ip
1a00149a:	d809      	bhi.n	1a0014b0 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a00149c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0014a0:	d1d7      	bne.n	1a001452 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a0014a2:	1c74      	adds	r4, r6, #1
1a0014a4:	fa23 f404 	lsr.w	r4, r3, r4
1a0014a8:	e7d4      	b.n	1a001454 <pll_calc_divs+0x24>
		return -val;
1a0014aa:	f1cc 0c00 	rsb	ip, ip, #0
1a0014ae:	e7d4      	b.n	1a00145a <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a0014b0:	3601      	adds	r6, #1
1a0014b2:	2e03      	cmp	r6, #3
1a0014b4:	dc01      	bgt.n	1a0014ba <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a0014b6:	2201      	movs	r2, #1
1a0014b8:	e7d9      	b.n	1a00146e <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a0014ba:	3501      	adds	r5, #1
1a0014bc:	2d04      	cmp	r5, #4
1a0014be:	dc01      	bgt.n	1a0014c4 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a0014c0:	2600      	movs	r6, #0
1a0014c2:	e7f6      	b.n	1a0014b2 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a0014c4:	bcf0      	pop	{r4, r5, r6, r7}
1a0014c6:	4770      	bx	lr
1a0014c8:	094c5eff 	.word	0x094c5eff
1a0014cc:	1312d000 	.word	0x1312d000

1a0014d0 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0014d0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0014d2:	b099      	sub	sp, #100	; 0x64
1a0014d4:	4605      	mov	r5, r0
1a0014d6:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0014d8:	225c      	movs	r2, #92	; 0x5c
1a0014da:	2100      	movs	r1, #0
1a0014dc:	a801      	add	r0, sp, #4
1a0014de:	f000 fd45 	bl	1a001f6c <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0014e2:	2380      	movs	r3, #128	; 0x80
1a0014e4:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0014e6:	6963      	ldr	r3, [r4, #20]
1a0014e8:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0014ea:	7923      	ldrb	r3, [r4, #4]
1a0014ec:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0014f0:	4669      	mov	r1, sp
1a0014f2:	4628      	mov	r0, r5
1a0014f4:	f7ff ff9c 	bl	1a001430 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0014f8:	9b06      	ldr	r3, [sp, #24]
1a0014fa:	42ab      	cmp	r3, r5
1a0014fc:	d027      	beq.n	1a00154e <pll_get_frac+0x7e>
	if (val < 0)
1a0014fe:	1aeb      	subs	r3, r5, r3
1a001500:	d42e      	bmi.n	1a001560 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a001502:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a001504:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a001506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00150a:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a00150c:	6963      	ldr	r3, [r4, #20]
1a00150e:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a001510:	7923      	ldrb	r3, [r4, #4]
1a001512:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a001516:	a910      	add	r1, sp, #64	; 0x40
1a001518:	4628      	mov	r0, r5
1a00151a:	f7ff ff89 	bl	1a001430 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a00151e:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a001520:	42ab      	cmp	r3, r5
1a001522:	d01f      	beq.n	1a001564 <pll_get_frac+0x94>
	if (val < 0)
1a001524:	1aeb      	subs	r3, r5, r3
1a001526:	d425      	bmi.n	1a001574 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a001528:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a00152a:	4b2b      	ldr	r3, [pc, #172]	; (1a0015d8 <pll_get_frac+0x108>)
1a00152c:	429d      	cmp	r5, r3
1a00152e:	d923      	bls.n	1a001578 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a001530:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a001532:	1aed      	subs	r5, r5, r3
1a001534:	d433      	bmi.n	1a00159e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001536:	42ae      	cmp	r6, r5
1a001538:	dc3b      	bgt.n	1a0015b2 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a00153a:	42be      	cmp	r6, r7
1a00153c:	dc31      	bgt.n	1a0015a2 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a00153e:	466d      	mov	r5, sp
1a001540:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001542:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001544:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001548:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00154c:	e006      	b.n	1a00155c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a00154e:	466d      	mov	r5, sp
1a001550:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001552:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001554:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001558:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a00155c:	b019      	add	sp, #100	; 0x64
1a00155e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a001560:	425b      	negs	r3, r3
1a001562:	e7ce      	b.n	1a001502 <pll_get_frac+0x32>
		*ppll = pll[2];
1a001564:	ad10      	add	r5, sp, #64	; 0x40
1a001566:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001568:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00156a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00156e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001572:	e7f3      	b.n	1a00155c <pll_get_frac+0x8c>
		return -val;
1a001574:	425b      	negs	r3, r3
1a001576:	e7d7      	b.n	1a001528 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a001578:	2340      	movs	r3, #64	; 0x40
1a00157a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a00157c:	6963      	ldr	r3, [r4, #20]
1a00157e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a001580:	a908      	add	r1, sp, #32
1a001582:	4628      	mov	r0, r5
1a001584:	f7ff ff54 	bl	1a001430 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001588:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00158a:	42ab      	cmp	r3, r5
1a00158c:	d1d0      	bne.n	1a001530 <pll_get_frac+0x60>
			*ppll = pll[1];
1a00158e:	ad08      	add	r5, sp, #32
1a001590:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001592:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001594:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001598:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a00159c:	e7de      	b.n	1a00155c <pll_get_frac+0x8c>
		return -val;
1a00159e:	426d      	negs	r5, r5
1a0015a0:	e7c9      	b.n	1a001536 <pll_get_frac+0x66>
			*ppll = pll[2];
1a0015a2:	ad10      	add	r5, sp, #64	; 0x40
1a0015a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0015a8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0015ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0015b0:	e7d4      	b.n	1a00155c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0015b2:	42af      	cmp	r7, r5
1a0015b4:	db07      	blt.n	1a0015c6 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0015b6:	ad08      	add	r5, sp, #32
1a0015b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0015bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0015c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0015c4:	e7ca      	b.n	1a00155c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0015c6:	ad10      	add	r5, sp, #64	; 0x40
1a0015c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0015cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0015d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0015d4:	e7c2      	b.n	1a00155c <pll_get_frac+0x8c>
1a0015d6:	bf00      	nop
1a0015d8:	068e7780 	.word	0x068e7780

1a0015dc <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0015dc:	b430      	push	{r4, r5}
1a0015de:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0015e0:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0015e2:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0015e4:	e000      	b.n	1a0015e8 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0015e6:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0015e8:	281c      	cmp	r0, #28
1a0015ea:	d118      	bne.n	1a00161e <Chip_Clock_FindBaseClock+0x42>
1a0015ec:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0015f0:	0051      	lsls	r1, r2, #1
1a0015f2:	4a0c      	ldr	r2, [pc, #48]	; (1a001624 <Chip_Clock_FindBaseClock+0x48>)
1a0015f4:	440a      	add	r2, r1
1a0015f6:	7914      	ldrb	r4, [r2, #4]
1a0015f8:	4284      	cmp	r4, r0
1a0015fa:	d010      	beq.n	1a00161e <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0015fc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a001600:	004a      	lsls	r2, r1, #1
1a001602:	4908      	ldr	r1, [pc, #32]	; (1a001624 <Chip_Clock_FindBaseClock+0x48>)
1a001604:	5a8a      	ldrh	r2, [r1, r2]
1a001606:	42aa      	cmp	r2, r5
1a001608:	d8ed      	bhi.n	1a0015e6 <Chip_Clock_FindBaseClock+0xa>
1a00160a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00160e:	0051      	lsls	r1, r2, #1
1a001610:	4a04      	ldr	r2, [pc, #16]	; (1a001624 <Chip_Clock_FindBaseClock+0x48>)
1a001612:	440a      	add	r2, r1
1a001614:	8852      	ldrh	r2, [r2, #2]
1a001616:	42aa      	cmp	r2, r5
1a001618:	d3e5      	bcc.n	1a0015e6 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00161a:	4620      	mov	r0, r4
1a00161c:	e7e4      	b.n	1a0015e8 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a00161e:	bc30      	pop	{r4, r5}
1a001620:	4770      	bx	lr
1a001622:	bf00      	nop
1a001624:	1a003134 	.word	0x1a003134

1a001628 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a001628:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00162a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a00162e:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a001630:	4a0d      	ldr	r2, [pc, #52]	; (1a001668 <Chip_Clock_EnableCrystal+0x40>)
1a001632:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001634:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001638:	6992      	ldr	r2, [r2, #24]
1a00163a:	428a      	cmp	r2, r1
1a00163c:	d001      	beq.n	1a001642 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00163e:	4a0a      	ldr	r2, [pc, #40]	; (1a001668 <Chip_Clock_EnableCrystal+0x40>)
1a001640:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a001642:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a001646:	4a09      	ldr	r2, [pc, #36]	; (1a00166c <Chip_Clock_EnableCrystal+0x44>)
1a001648:	6811      	ldr	r1, [r2, #0]
1a00164a:	4a09      	ldr	r2, [pc, #36]	; (1a001670 <Chip_Clock_EnableCrystal+0x48>)
1a00164c:	4291      	cmp	r1, r2
1a00164e:	d901      	bls.n	1a001654 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001650:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001654:	4a04      	ldr	r2, [pc, #16]	; (1a001668 <Chip_Clock_EnableCrystal+0x40>)
1a001656:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001658:	9b01      	ldr	r3, [sp, #4]
1a00165a:	1e5a      	subs	r2, r3, #1
1a00165c:	9201      	str	r2, [sp, #4]
1a00165e:	2b00      	cmp	r3, #0
1a001660:	d1fa      	bne.n	1a001658 <Chip_Clock_EnableCrystal+0x30>
}
1a001662:	b002      	add	sp, #8
1a001664:	4770      	bx	lr
1a001666:	bf00      	nop
1a001668:	40050000 	.word	0x40050000
1a00166c:	1a0030dc 	.word	0x1a0030dc
1a001670:	01312cff 	.word	0x01312cff

1a001674 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001674:	3012      	adds	r0, #18
1a001676:	4b05      	ldr	r3, [pc, #20]	; (1a00168c <Chip_Clock_GetDividerSource+0x18>)
1a001678:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a00167c:	f010 0f01 	tst.w	r0, #1
1a001680:	d102      	bne.n	1a001688 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001682:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001686:	4770      	bx	lr
		return CLKINPUT_PD;
1a001688:	2011      	movs	r0, #17
}
1a00168a:	4770      	bx	lr
1a00168c:	40050000 	.word	0x40050000

1a001690 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001690:	f100 0212 	add.w	r2, r0, #18
1a001694:	4b03      	ldr	r3, [pc, #12]	; (1a0016a4 <Chip_Clock_GetDividerDivisor+0x14>)
1a001696:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00169a:	4b03      	ldr	r3, [pc, #12]	; (1a0016a8 <Chip_Clock_GetDividerDivisor+0x18>)
1a00169c:	5c18      	ldrb	r0, [r3, r0]
}
1a00169e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0016a2:	4770      	bx	lr
1a0016a4:	40050000 	.word	0x40050000
1a0016a8:	1a00312c 	.word	0x1a00312c

1a0016ac <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0016ac:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0016ae:	2810      	cmp	r0, #16
1a0016b0:	d80a      	bhi.n	1a0016c8 <Chip_Clock_GetClockInputHz+0x1c>
1a0016b2:	e8df f000 	tbb	[pc, r0]
1a0016b6:	0b44      	.short	0x0b44
1a0016b8:	0921180d 	.word	0x0921180d
1a0016bc:	2d2a2724 	.word	0x2d2a2724
1a0016c0:	34300909 	.word	0x34300909
1a0016c4:	3c38      	.short	0x3c38
1a0016c6:	40          	.byte	0x40
1a0016c7:	00          	.byte	0x00
	uint32_t rate = 0;
1a0016c8:	2000      	movs	r0, #0
1a0016ca:	e03a      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0016cc:	481e      	ldr	r0, [pc, #120]	; (1a001748 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0016ce:	e038      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0016d0:	4b1e      	ldr	r3, [pc, #120]	; (1a00174c <Chip_Clock_GetClockInputHz+0xa0>)
1a0016d2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0016d6:	f003 0307 	and.w	r3, r3, #7
1a0016da:	2b04      	cmp	r3, #4
1a0016dc:	d001      	beq.n	1a0016e2 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0016de:	481c      	ldr	r0, [pc, #112]	; (1a001750 <Chip_Clock_GetClockInputHz+0xa4>)
1a0016e0:	e02f      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a0016e2:	2000      	movs	r0, #0
1a0016e4:	e02d      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0016e6:	4b19      	ldr	r3, [pc, #100]	; (1a00174c <Chip_Clock_GetClockInputHz+0xa0>)
1a0016e8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0016ec:	f003 0307 	and.w	r3, r3, #7
1a0016f0:	2b04      	cmp	r3, #4
1a0016f2:	d027      	beq.n	1a001744 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0016f4:	4816      	ldr	r0, [pc, #88]	; (1a001750 <Chip_Clock_GetClockInputHz+0xa4>)
1a0016f6:	e024      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0016f8:	4b16      	ldr	r3, [pc, #88]	; (1a001754 <Chip_Clock_GetClockInputHz+0xa8>)
1a0016fa:	6818      	ldr	r0, [r3, #0]
		break;
1a0016fc:	e021      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0016fe:	4b16      	ldr	r3, [pc, #88]	; (1a001758 <Chip_Clock_GetClockInputHz+0xac>)
1a001700:	6818      	ldr	r0, [r3, #0]
		break;
1a001702:	e01e      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001704:	4b15      	ldr	r3, [pc, #84]	; (1a00175c <Chip_Clock_GetClockInputHz+0xb0>)
1a001706:	6818      	ldr	r0, [r3, #0]
		break;
1a001708:	e01b      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00170a:	4b14      	ldr	r3, [pc, #80]	; (1a00175c <Chip_Clock_GetClockInputHz+0xb0>)
1a00170c:	6858      	ldr	r0, [r3, #4]
		break;
1a00170e:	e018      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001710:	f000 f868 	bl	1a0017e4 <Chip_Clock_GetMainPLLHz>
		break;
1a001714:	e015      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a001716:	2100      	movs	r1, #0
1a001718:	f000 f89a 	bl	1a001850 <Chip_Clock_GetDivRate>
		break;
1a00171c:	e011      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00171e:	2101      	movs	r1, #1
1a001720:	f000 f896 	bl	1a001850 <Chip_Clock_GetDivRate>
		break;
1a001724:	e00d      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a001726:	2102      	movs	r1, #2
1a001728:	f000 f892 	bl	1a001850 <Chip_Clock_GetDivRate>
		break;
1a00172c:	e009      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00172e:	2103      	movs	r1, #3
1a001730:	f000 f88e 	bl	1a001850 <Chip_Clock_GetDivRate>
		break;
1a001734:	e005      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a001736:	2104      	movs	r1, #4
1a001738:	f000 f88a 	bl	1a001850 <Chip_Clock_GetDivRate>
		break;
1a00173c:	e001      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a00173e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a001742:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a001744:	4806      	ldr	r0, [pc, #24]	; (1a001760 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a001746:	e7fc      	b.n	1a001742 <Chip_Clock_GetClockInputHz+0x96>
1a001748:	00b71b00 	.word	0x00b71b00
1a00174c:	40043000 	.word	0x40043000
1a001750:	017d7840 	.word	0x017d7840
1a001754:	1a0030b0 	.word	0x1a0030b0
1a001758:	1a0030dc 	.word	0x1a0030dc
1a00175c:	1000015c 	.word	0x1000015c
1a001760:	02faf080 	.word	0x02faf080

1a001764 <Chip_Clock_CalcMainPLLValue>:
{
1a001764:	b538      	push	{r3, r4, r5, lr}
1a001766:	4605      	mov	r5, r0
1a001768:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00176a:	7908      	ldrb	r0, [r1, #4]
1a00176c:	f7ff ff9e 	bl	1a0016ac <Chip_Clock_GetClockInputHz>
1a001770:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001772:	4b19      	ldr	r3, [pc, #100]	; (1a0017d8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001774:	442b      	add	r3, r5
1a001776:	4a19      	ldr	r2, [pc, #100]	; (1a0017dc <Chip_Clock_CalcMainPLLValue+0x78>)
1a001778:	4293      	cmp	r3, r2
1a00177a:	d821      	bhi.n	1a0017c0 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00177c:	b318      	cbz	r0, 1a0017c6 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00177e:	2380      	movs	r3, #128	; 0x80
1a001780:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a001782:	2300      	movs	r3, #0
1a001784:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001786:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001788:	fbb5 f3f0 	udiv	r3, r5, r0
1a00178c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00178e:	4a14      	ldr	r2, [pc, #80]	; (1a0017e0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001790:	4295      	cmp	r5, r2
1a001792:	d903      	bls.n	1a00179c <Chip_Clock_CalcMainPLLValue+0x38>
1a001794:	fb03 f000 	mul.w	r0, r3, r0
1a001798:	42a8      	cmp	r0, r5
1a00179a:	d007      	beq.n	1a0017ac <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a00179c:	4621      	mov	r1, r4
1a00179e:	4628      	mov	r0, r5
1a0017a0:	f7ff fe96 	bl	1a0014d0 <pll_get_frac>
		if (!ppll->nsel) {
1a0017a4:	68a3      	ldr	r3, [r4, #8]
1a0017a6:	b18b      	cbz	r3, 1a0017cc <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0017a8:	3b01      	subs	r3, #1
1a0017aa:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0017ac:	6923      	ldr	r3, [r4, #16]
1a0017ae:	b183      	cbz	r3, 1a0017d2 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0017b0:	68e2      	ldr	r2, [r4, #12]
1a0017b2:	b10a      	cbz	r2, 1a0017b8 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0017b4:	3a01      	subs	r2, #1
1a0017b6:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0017b8:	3b01      	subs	r3, #1
1a0017ba:	6123      	str	r3, [r4, #16]
	return 0;
1a0017bc:	2000      	movs	r0, #0
}
1a0017be:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0017c0:	f04f 30ff 	mov.w	r0, #4294967295
1a0017c4:	e7fb      	b.n	1a0017be <Chip_Clock_CalcMainPLLValue+0x5a>
1a0017c6:	f04f 30ff 	mov.w	r0, #4294967295
1a0017ca:	e7f8      	b.n	1a0017be <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0017cc:	f04f 30ff 	mov.w	r0, #4294967295
1a0017d0:	e7f5      	b.n	1a0017be <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0017d2:	f04f 30ff 	mov.w	r0, #4294967295
1a0017d6:	e7f2      	b.n	1a0017be <Chip_Clock_CalcMainPLLValue+0x5a>
1a0017d8:	ff6b3a10 	.word	0xff6b3a10
1a0017dc:	0b940510 	.word	0x0b940510
1a0017e0:	094c5eff 	.word	0x094c5eff

1a0017e4 <Chip_Clock_GetMainPLLHz>:
{
1a0017e4:	b530      	push	{r4, r5, lr}
1a0017e6:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0017e8:	4d17      	ldr	r5, [pc, #92]	; (1a001848 <Chip_Clock_GetMainPLLHz+0x64>)
1a0017ea:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0017ec:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0017f0:	f7ff ff5c 	bl	1a0016ac <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0017f4:	4b15      	ldr	r3, [pc, #84]	; (1a00184c <Chip_Clock_GetMainPLLHz+0x68>)
1a0017f6:	681b      	ldr	r3, [r3, #0]
1a0017f8:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0017fa:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0017fc:	f013 0f01 	tst.w	r3, #1
1a001800:	d020      	beq.n	1a001844 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a001802:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a001806:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00180a:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a00180e:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a001812:	3301      	adds	r3, #1
	n = nsel + 1;
1a001814:	3201      	adds	r2, #1
	p = ptab[psel];
1a001816:	f10d 0c08 	add.w	ip, sp, #8
1a00181a:	4461      	add	r1, ip
1a00181c:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a001820:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001824:	d108      	bne.n	1a001838 <Chip_Clock_GetMainPLLHz+0x54>
1a001826:	b93d      	cbnz	r5, 1a001838 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a001828:	0049      	lsls	r1, r1, #1
1a00182a:	fbb3 f3f1 	udiv	r3, r3, r1
1a00182e:	fbb0 f0f2 	udiv	r0, r0, r2
1a001832:	fb00 f003 	mul.w	r0, r0, r3
1a001836:	e003      	b.n	1a001840 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a001838:	fbb0 f0f2 	udiv	r0, r0, r2
1a00183c:	fb03 f000 	mul.w	r0, r3, r0
}
1a001840:	b003      	add	sp, #12
1a001842:	bd30      	pop	{r4, r5, pc}
		return 0;
1a001844:	2000      	movs	r0, #0
1a001846:	e7fb      	b.n	1a001840 <Chip_Clock_GetMainPLLHz+0x5c>
1a001848:	40050000 	.word	0x40050000
1a00184c:	1a003128 	.word	0x1a003128

1a001850 <Chip_Clock_GetDivRate>:
{
1a001850:	b538      	push	{r3, r4, r5, lr}
1a001852:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001854:	4608      	mov	r0, r1
1a001856:	f7ff ff0d 	bl	1a001674 <Chip_Clock_GetDividerSource>
1a00185a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00185c:	4620      	mov	r0, r4
1a00185e:	f7ff ff17 	bl	1a001690 <Chip_Clock_GetDividerDivisor>
1a001862:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001864:	4628      	mov	r0, r5
1a001866:	f7ff ff21 	bl	1a0016ac <Chip_Clock_GetClockInputHz>
1a00186a:	3401      	adds	r4, #1
}
1a00186c:	fbb0 f0f4 	udiv	r0, r0, r4
1a001870:	bd38      	pop	{r3, r4, r5, pc}
1a001872:	Address 0x1a001872 is out of bounds.


1a001874 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001874:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a001876:	f100 0416 	add.w	r4, r0, #22
1a00187a:	00a4      	lsls	r4, r4, #2
1a00187c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001880:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001884:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a001886:	281b      	cmp	r0, #27
1a001888:	d813      	bhi.n	1a0018b2 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00188a:	2911      	cmp	r1, #17
1a00188c:	d01a      	beq.n	1a0018c4 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00188e:	4d0e      	ldr	r5, [pc, #56]	; (1a0018c8 <Chip_Clock_SetBaseClock+0x54>)
1a001890:	4025      	ands	r5, r4

			if (autoblocken) {
1a001892:	b10a      	cbz	r2, 1a001898 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001894:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a001898:	b10b      	cbz	r3, 1a00189e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00189a:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00189e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0018a2:	3016      	adds	r0, #22
1a0018a4:	0080      	lsls	r0, r0, #2
1a0018a6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0018aa:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0018ae:	6045      	str	r5, [r0, #4]
1a0018b0:	e008      	b.n	1a0018c4 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0018b2:	f044 0401 	orr.w	r4, r4, #1
1a0018b6:	3016      	adds	r0, #22
1a0018b8:	0080      	lsls	r0, r0, #2
1a0018ba:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0018be:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0018c2:	6044      	str	r4, [r0, #4]
	}
}
1a0018c4:	bc30      	pop	{r4, r5}
1a0018c6:	4770      	bx	lr
1a0018c8:	e0fff7fe 	.word	0xe0fff7fe

1a0018cc <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0018cc:	281b      	cmp	r0, #27
1a0018ce:	d80c      	bhi.n	1a0018ea <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0018d0:	3016      	adds	r0, #22
1a0018d2:	0080      	lsls	r0, r0, #2
1a0018d4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0018d8:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0018dc:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0018de:	f010 0f01 	tst.w	r0, #1
1a0018e2:	d104      	bne.n	1a0018ee <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0018e4:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0018e8:	4770      	bx	lr
		return CLKINPUT_PD;
1a0018ea:	2011      	movs	r0, #17
1a0018ec:	4770      	bx	lr
		return CLKINPUT_PD;
1a0018ee:	2011      	movs	r0, #17
}
1a0018f0:	4770      	bx	lr

1a0018f2 <Chip_Clock_GetBaseClocktHz>:
{
1a0018f2:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0018f4:	f7ff ffea 	bl	1a0018cc <Chip_Clock_GetBaseClock>
1a0018f8:	f7ff fed8 	bl	1a0016ac <Chip_Clock_GetClockInputHz>
}
1a0018fc:	bd08      	pop	{r3, pc}
1a0018fe:	Address 0x1a0018fe is out of bounds.


1a001900 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a001900:	b971      	cbnz	r1, 1a001920 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a001902:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001904:	b10a      	cbz	r2, 1a00190a <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001906:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a00190a:	2b02      	cmp	r3, #2
1a00190c:	d00a      	beq.n	1a001924 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00190e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001912:	d30a      	bcc.n	1a00192a <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001914:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001918:	4b06      	ldr	r3, [pc, #24]	; (1a001934 <Chip_Clock_EnableOpts+0x34>)
1a00191a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00191e:	4770      	bx	lr
		reg |= (1 << 1);
1a001920:	2103      	movs	r1, #3
1a001922:	e7ef      	b.n	1a001904 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a001924:	f041 0120 	orr.w	r1, r1, #32
1a001928:	e7f1      	b.n	1a00190e <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a00192a:	3020      	adds	r0, #32
1a00192c:	4b02      	ldr	r3, [pc, #8]	; (1a001938 <Chip_Clock_EnableOpts+0x38>)
1a00192e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a001932:	4770      	bx	lr
1a001934:	40052000 	.word	0x40052000
1a001938:	40051000 	.word	0x40051000

1a00193c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a00193c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001940:	d309      	bcc.n	1a001956 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001942:	4a09      	ldr	r2, [pc, #36]	; (1a001968 <Chip_Clock_Enable+0x2c>)
1a001944:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001948:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00194c:	f043 0301 	orr.w	r3, r3, #1
1a001950:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001954:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001956:	4a05      	ldr	r2, [pc, #20]	; (1a00196c <Chip_Clock_Enable+0x30>)
1a001958:	3020      	adds	r0, #32
1a00195a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00195e:	f043 0301 	orr.w	r3, r3, #1
1a001962:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001966:	4770      	bx	lr
1a001968:	40052000 	.word	0x40052000
1a00196c:	40051000 	.word	0x40051000

1a001970 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a001970:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001974:	d309      	bcc.n	1a00198a <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a001976:	4a09      	ldr	r2, [pc, #36]	; (1a00199c <Chip_Clock_Disable+0x2c>)
1a001978:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00197c:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001980:	f023 0301 	bic.w	r3, r3, #1
1a001984:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001988:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a00198a:	4a05      	ldr	r2, [pc, #20]	; (1a0019a0 <Chip_Clock_Disable+0x30>)
1a00198c:	3020      	adds	r0, #32
1a00198e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001992:	f023 0301 	bic.w	r3, r3, #1
1a001996:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00199a:	4770      	bx	lr
1a00199c:	40052000 	.word	0x40052000
1a0019a0:	40051000 	.word	0x40051000

1a0019a4 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a0019a4:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a0019a6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0019aa:	d309      	bcc.n	1a0019c0 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a0019ac:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0019b0:	4a0d      	ldr	r2, [pc, #52]	; (1a0019e8 <Chip_Clock_GetRate+0x44>)
1a0019b2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a0019b6:	f014 0f01 	tst.w	r4, #1
1a0019ba:	d107      	bne.n	1a0019cc <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a0019bc:	2000      	movs	r0, #0
	}

	return rate;
}
1a0019be:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0019c0:	f100 0320 	add.w	r3, r0, #32
1a0019c4:	4a09      	ldr	r2, [pc, #36]	; (1a0019ec <Chip_Clock_GetRate+0x48>)
1a0019c6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0019ca:	e7f4      	b.n	1a0019b6 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0019cc:	f7ff fe06 	bl	1a0015dc <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0019d0:	f7ff ff8f 	bl	1a0018f2 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0019d4:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0019d8:	d103      	bne.n	1a0019e2 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0019da:	2301      	movs	r3, #1
		rate = rate / div;
1a0019dc:	fbb0 f0f3 	udiv	r0, r0, r3
1a0019e0:	e7ed      	b.n	1a0019be <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0019e2:	2302      	movs	r3, #2
1a0019e4:	e7fa      	b.n	1a0019dc <Chip_Clock_GetRate+0x38>
1a0019e6:	bf00      	nop
1a0019e8:	40052000 	.word	0x40052000
1a0019ec:	40051000 	.word	0x40051000

1a0019f0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0019f0:	4b09      	ldr	r3, [pc, #36]	; (1a001a18 <Chip_UART_GetIndex+0x28>)
1a0019f2:	4298      	cmp	r0, r3
1a0019f4:	d009      	beq.n	1a001a0a <Chip_UART_GetIndex+0x1a>
1a0019f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0019fa:	4298      	cmp	r0, r3
1a0019fc:	d007      	beq.n	1a001a0e <Chip_UART_GetIndex+0x1e>
1a0019fe:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001a02:	4298      	cmp	r0, r3
1a001a04:	d005      	beq.n	1a001a12 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001a06:	2000      	movs	r0, #0
1a001a08:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a001a0a:	2002      	movs	r0, #2
1a001a0c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001a0e:	2003      	movs	r0, #3
1a001a10:	4770      	bx	lr
			return 1;
1a001a12:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001a14:	4770      	bx	lr
1a001a16:	bf00      	nop
1a001a18:	400c1000 	.word	0x400c1000

1a001a1c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001a1c:	b530      	push	{r4, r5, lr}
1a001a1e:	b083      	sub	sp, #12
1a001a20:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001a22:	f7ff ffe5 	bl	1a0019f0 <Chip_UART_GetIndex>
1a001a26:	2301      	movs	r3, #1
1a001a28:	461a      	mov	r2, r3
1a001a2a:	4619      	mov	r1, r3
1a001a2c:	4d0e      	ldr	r5, [pc, #56]	; (1a001a68 <Chip_UART_Init+0x4c>)
1a001a2e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a001a32:	f7ff ff65 	bl	1a001900 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a001a36:	2307      	movs	r3, #7
1a001a38:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a001a3a:	2300      	movs	r3, #0
1a001a3c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a001a3e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001a40:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001a42:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001a44:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a001a46:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a001a48:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a001a4a:	4b08      	ldr	r3, [pc, #32]	; (1a001a6c <Chip_UART_Init+0x50>)
1a001a4c:	429c      	cmp	r4, r3
1a001a4e:	d006      	beq.n	1a001a5e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a001a50:	2303      	movs	r3, #3
1a001a52:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a001a54:	2310      	movs	r3, #16
1a001a56:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a001a58:	9b01      	ldr	r3, [sp, #4]
}
1a001a5a:	b003      	add	sp, #12
1a001a5c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a001a5e:	2300      	movs	r3, #0
1a001a60:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a001a62:	69a3      	ldr	r3, [r4, #24]
1a001a64:	9301      	str	r3, [sp, #4]
1a001a66:	e7f3      	b.n	1a001a50 <Chip_UART_Init+0x34>
1a001a68:	1a0031a8 	.word	0x1a0031a8
1a001a6c:	40082000 	.word	0x40082000

1a001a70 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001a74:	b083      	sub	sp, #12
1a001a76:	9001      	str	r0, [sp, #4]
1a001a78:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001a7a:	f7ff ffb9 	bl	1a0019f0 <Chip_UART_GetIndex>
1a001a7e:	4b32      	ldr	r3, [pc, #200]	; (1a001b48 <Chip_UART_SetBaudFDR+0xd8>)
1a001a80:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001a84:	f7ff ff8e 	bl	1a0019a4 <Chip_Clock_GetRate>
1a001a88:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a001a8a:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a001a8e:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001a90:	f04f 0b00 	mov.w	fp, #0
1a001a94:	46a2      	mov	sl, r4
1a001a96:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a001a98:	e02a      	b.n	1a001af0 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a001a9a:	4242      	negs	r2, r0
				div ++;
1a001a9c:	1c4b      	adds	r3, r1, #1
1a001a9e:	e017      	b.n	1a001ad0 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a001aa0:	b30a      	cbz	r2, 1a001ae6 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a001aa2:	4617      	mov	r7, r2
			sd = d;
1a001aa4:	46ab      	mov	fp, r5
			sm = m;
1a001aa6:	46a2      	mov	sl, r4
			sdiv = div;
1a001aa8:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a001aaa:	3501      	adds	r5, #1
1a001aac:	42ac      	cmp	r4, r5
1a001aae:	d91e      	bls.n	1a001aee <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001ab0:	0933      	lsrs	r3, r6, #4
1a001ab2:	0730      	lsls	r0, r6, #28
1a001ab4:	fba4 0100 	umull	r0, r1, r4, r0
1a001ab8:	fb04 1103 	mla	r1, r4, r3, r1
1a001abc:	1962      	adds	r2, r4, r5
1a001abe:	fb08 f202 	mul.w	r2, r8, r2
1a001ac2:	2300      	movs	r3, #0
1a001ac4:	f000 f8ac 	bl	1a001c20 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a001ac8:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a001aca:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a001acc:	2800      	cmp	r0, #0
1a001ace:	dbe4      	blt.n	1a001a9a <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a001ad0:	4297      	cmp	r7, r2
1a001ad2:	d3ea      	bcc.n	1a001aaa <Chip_UART_SetBaudFDR+0x3a>
1a001ad4:	2b00      	cmp	r3, #0
1a001ad6:	d0e8      	beq.n	1a001aaa <Chip_UART_SetBaudFDR+0x3a>
1a001ad8:	0c19      	lsrs	r1, r3, #16
1a001ada:	d1e6      	bne.n	1a001aaa <Chip_UART_SetBaudFDR+0x3a>
1a001adc:	2b02      	cmp	r3, #2
1a001ade:	d8df      	bhi.n	1a001aa0 <Chip_UART_SetBaudFDR+0x30>
1a001ae0:	2d00      	cmp	r5, #0
1a001ae2:	d0dd      	beq.n	1a001aa0 <Chip_UART_SetBaudFDR+0x30>
1a001ae4:	e7e1      	b.n	1a001aaa <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a001ae6:	4617      	mov	r7, r2
			sd = d;
1a001ae8:	46ab      	mov	fp, r5
			sm = m;
1a001aea:	46a2      	mov	sl, r4
			sdiv = div;
1a001aec:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001aee:	3401      	adds	r4, #1
1a001af0:	b11f      	cbz	r7, 1a001afa <Chip_UART_SetBaudFDR+0x8a>
1a001af2:	2c0f      	cmp	r4, #15
1a001af4:	d801      	bhi.n	1a001afa <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a001af6:	2500      	movs	r5, #0
1a001af8:	e7d8      	b.n	1a001aac <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001afa:	f1b9 0f00 	cmp.w	r9, #0
1a001afe:	d01e      	beq.n	1a001b3e <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001b00:	9a01      	ldr	r2, [sp, #4]
1a001b02:	4611      	mov	r1, r2
1a001b04:	68d3      	ldr	r3, [r2, #12]
1a001b06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001b0a:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a001b0c:	fa5f f389 	uxtb.w	r3, r9
1a001b10:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a001b12:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a001b16:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001b18:	68d3      	ldr	r3, [r2, #12]
1a001b1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001b1e:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001b20:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001b24:	b2db      	uxtb	r3, r3
1a001b26:	f00b 020f 	and.w	r2, fp, #15
1a001b2a:	4313      	orrs	r3, r2
1a001b2c:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001b2e:	0933      	lsrs	r3, r6, #4
1a001b30:	fb0a f303 	mul.w	r3, sl, r3
1a001b34:	44da      	add	sl, fp
1a001b36:	fb09 f90a 	mul.w	r9, r9, sl
1a001b3a:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001b3e:	4648      	mov	r0, r9
1a001b40:	b003      	add	sp, #12
1a001b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001b46:	bf00      	nop
1a001b48:	1a0031a0 	.word	0x1a0031a0

1a001b4c <Chip_DAC_DeInit>:
	Chip_DAC_SetBias(pDAC, DAC_MAX_UPDATE_RATE_1MHz);
}

/* Shutdown DAC peripheral */
void Chip_DAC_DeInit(LPC_DAC_T *pDAC)
{
1a001b4c:	b508      	push	{r3, lr}
	Chip_Clock_Disable(CLK_APB3_DAC);
1a001b4e:	2002      	movs	r0, #2
1a001b50:	f7ff ff0e 	bl	1a001970 <Chip_Clock_Disable>
}
1a001b54:	bd08      	pop	{r3, pc}

1a001b56 <Chip_DAC_UpdateValue>:
/* Update value to DAC buffer*/
void Chip_DAC_UpdateValue(LPC_DAC_T *pDAC, uint32_t dac_value)
{
	uint32_t tmp;

	tmp = pDAC->CR & DAC_BIAS_EN;
1a001b56:	6803      	ldr	r3, [r0, #0]
1a001b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	tmp |= DAC_VALUE(dac_value);
1a001b5c:	0189      	lsls	r1, r1, #6
1a001b5e:	b289      	uxth	r1, r1
1a001b60:	4319      	orrs	r1, r3
	/* Update value */
	pDAC->CR = tmp;
1a001b62:	6001      	str	r1, [r0, #0]
}
1a001b64:	4770      	bx	lr

1a001b66 <Chip_DAC_SetBias>:

/* Set Maximum update rate for DAC */
void Chip_DAC_SetBias(LPC_DAC_T *pDAC, uint32_t bias)
{
	pDAC->CR &= ~DAC_BIAS_EN;
1a001b66:	6803      	ldr	r3, [r0, #0]
1a001b68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a001b6c:	6003      	str	r3, [r0, #0]

	if (bias  == DAC_MAX_UPDATE_RATE_400kHz) {
1a001b6e:	2901      	cmp	r1, #1
1a001b70:	d000      	beq.n	1a001b74 <Chip_DAC_SetBias+0xe>
		pDAC->CR |= DAC_BIAS_EN;
	}
}
1a001b72:	4770      	bx	lr
		pDAC->CR |= DAC_BIAS_EN;
1a001b74:	6803      	ldr	r3, [r0, #0]
1a001b76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a001b7a:	6003      	str	r3, [r0, #0]
}
1a001b7c:	e7f9      	b.n	1a001b72 <Chip_DAC_SetBias+0xc>

1a001b7e <Chip_DAC_Init>:
{
1a001b7e:	b510      	push	{r4, lr}
1a001b80:	4604      	mov	r4, r0
	Chip_Clock_EnableOpts(CLK_APB3_DAC, true, true, 1);
1a001b82:	2301      	movs	r3, #1
1a001b84:	461a      	mov	r2, r3
1a001b86:	4619      	mov	r1, r3
1a001b88:	2002      	movs	r0, #2
1a001b8a:	f7ff feb9 	bl	1a001900 <Chip_Clock_EnableOpts>
	Chip_DAC_SetBias(pDAC, DAC_MAX_UPDATE_RATE_1MHz);
1a001b8e:	2100      	movs	r1, #0
1a001b90:	4620      	mov	r0, r4
1a001b92:	f7ff ffe8 	bl	1a001b66 <Chip_DAC_SetBias>
}
1a001b96:	bd10      	pop	{r4, pc}

1a001b98 <ResetISR>:
void ResetISR(void) {
1a001b98:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a001b9a:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a001b9c:	4b18      	ldr	r3, [pc, #96]	; (1a001c00 <ResetISR+0x68>)
1a001b9e:	4a19      	ldr	r2, [pc, #100]	; (1a001c04 <ResetISR+0x6c>)
1a001ba0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a001ba2:	3304      	adds	r3, #4
1a001ba4:	4a18      	ldr	r2, [pc, #96]	; (1a001c08 <ResetISR+0x70>)
1a001ba6:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001ba8:	2300      	movs	r3, #0
1a001baa:	e005      	b.n	1a001bb8 <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001bac:	4a17      	ldr	r2, [pc, #92]	; (1a001c0c <ResetISR+0x74>)
1a001bae:	f04f 31ff 	mov.w	r1, #4294967295
1a001bb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001bb6:	3301      	adds	r3, #1
1a001bb8:	2b07      	cmp	r3, #7
1a001bba:	d9f7      	bls.n	1a001bac <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a001bbc:	b662      	cpsie	i
    SystemInit();
1a001bbe:	f7ff f8b9 	bl	1a000d34 <SystemInit>
    SectionTableAddr = &__data_section_table;
1a001bc2:	4b13      	ldr	r3, [pc, #76]	; (1a001c10 <ResetISR+0x78>)
    while (SectionTableAddr < &__data_section_table_end) {
1a001bc4:	e007      	b.n	1a001bd6 <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a001bc6:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001bca:	689a      	ldr	r2, [r3, #8]
1a001bcc:	6859      	ldr	r1, [r3, #4]
1a001bce:	6818      	ldr	r0, [r3, #0]
1a001bd0:	f7fe fadc 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a001bd4:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a001bd6:	4a0f      	ldr	r2, [pc, #60]	; (1a001c14 <ResetISR+0x7c>)
1a001bd8:	4293      	cmp	r3, r2
1a001bda:	d3f4      	bcc.n	1a001bc6 <ResetISR+0x2e>
1a001bdc:	e006      	b.n	1a001bec <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a001bde:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001be0:	6859      	ldr	r1, [r3, #4]
1a001be2:	f854 0b08 	ldr.w	r0, [r4], #8
1a001be6:	f7fe fae0 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a001bea:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001bec:	4a0a      	ldr	r2, [pc, #40]	; (1a001c18 <ResetISR+0x80>)
1a001bee:	4293      	cmp	r3, r2
1a001bf0:	d3f5      	bcc.n	1a001bde <ResetISR+0x46>
    __libc_init_array();
1a001bf2:	f000 f997 	bl	1a001f24 <__libc_init_array>
    Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a001bf6:	f7ff f9df 	bl	1a000fb8 <Board_Init>
    main();
1a001bfa:	f7fe fbe5 	bl	1a0003c8 <main>
        ;
1a001bfe:	e7fe      	b.n	1a001bfe <ResetISR+0x66>
1a001c00:	40053100 	.word	0x40053100
1a001c04:	10df1000 	.word	0x10df1000
1a001c08:	01dff7ff 	.word	0x01dff7ff
1a001c0c:	e000e280 	.word	0xe000e280
1a001c10:	1a000114 	.word	0x1a000114
1a001c14:	1a000150 	.word	0x1a000150
1a001c18:	1a000178 	.word	0x1a000178

1a001c1c <_init>:
void _init(void) {}
1a001c1c:	4770      	bx	lr
1a001c1e:	Address 0x1a001c1e is out of bounds.


1a001c20 <__aeabi_uldivmod>:
1a001c20:	b953      	cbnz	r3, 1a001c38 <__aeabi_uldivmod+0x18>
1a001c22:	b94a      	cbnz	r2, 1a001c38 <__aeabi_uldivmod+0x18>
1a001c24:	2900      	cmp	r1, #0
1a001c26:	bf08      	it	eq
1a001c28:	2800      	cmpeq	r0, #0
1a001c2a:	bf1c      	itt	ne
1a001c2c:	f04f 31ff 	movne.w	r1, #4294967295
1a001c30:	f04f 30ff 	movne.w	r0, #4294967295
1a001c34:	f000 b974 	b.w	1a001f20 <__aeabi_idiv0>
1a001c38:	f1ad 0c08 	sub.w	ip, sp, #8
1a001c3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001c40:	f000 f806 	bl	1a001c50 <__udivmoddi4>
1a001c44:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001c48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001c4c:	b004      	add	sp, #16
1a001c4e:	4770      	bx	lr

1a001c50 <__udivmoddi4>:
1a001c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001c54:	9e08      	ldr	r6, [sp, #32]
1a001c56:	4604      	mov	r4, r0
1a001c58:	4688      	mov	r8, r1
1a001c5a:	2b00      	cmp	r3, #0
1a001c5c:	f040 8085 	bne.w	1a001d6a <__udivmoddi4+0x11a>
1a001c60:	428a      	cmp	r2, r1
1a001c62:	4615      	mov	r5, r2
1a001c64:	d948      	bls.n	1a001cf8 <__udivmoddi4+0xa8>
1a001c66:	fab2 f282 	clz	r2, r2
1a001c6a:	b14a      	cbz	r2, 1a001c80 <__udivmoddi4+0x30>
1a001c6c:	f1c2 0720 	rsb	r7, r2, #32
1a001c70:	fa01 f302 	lsl.w	r3, r1, r2
1a001c74:	fa20 f707 	lsr.w	r7, r0, r7
1a001c78:	4095      	lsls	r5, r2
1a001c7a:	ea47 0803 	orr.w	r8, r7, r3
1a001c7e:	4094      	lsls	r4, r2
1a001c80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001c84:	0c23      	lsrs	r3, r4, #16
1a001c86:	fbb8 f7fe 	udiv	r7, r8, lr
1a001c8a:	fa1f fc85 	uxth.w	ip, r5
1a001c8e:	fb0e 8817 	mls	r8, lr, r7, r8
1a001c92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001c96:	fb07 f10c 	mul.w	r1, r7, ip
1a001c9a:	4299      	cmp	r1, r3
1a001c9c:	d909      	bls.n	1a001cb2 <__udivmoddi4+0x62>
1a001c9e:	18eb      	adds	r3, r5, r3
1a001ca0:	f107 30ff 	add.w	r0, r7, #4294967295
1a001ca4:	f080 80e3 	bcs.w	1a001e6e <__udivmoddi4+0x21e>
1a001ca8:	4299      	cmp	r1, r3
1a001caa:	f240 80e0 	bls.w	1a001e6e <__udivmoddi4+0x21e>
1a001cae:	3f02      	subs	r7, #2
1a001cb0:	442b      	add	r3, r5
1a001cb2:	1a5b      	subs	r3, r3, r1
1a001cb4:	b2a4      	uxth	r4, r4
1a001cb6:	fbb3 f0fe 	udiv	r0, r3, lr
1a001cba:	fb0e 3310 	mls	r3, lr, r0, r3
1a001cbe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001cc2:	fb00 fc0c 	mul.w	ip, r0, ip
1a001cc6:	45a4      	cmp	ip, r4
1a001cc8:	d909      	bls.n	1a001cde <__udivmoddi4+0x8e>
1a001cca:	192c      	adds	r4, r5, r4
1a001ccc:	f100 33ff 	add.w	r3, r0, #4294967295
1a001cd0:	f080 80cb 	bcs.w	1a001e6a <__udivmoddi4+0x21a>
1a001cd4:	45a4      	cmp	ip, r4
1a001cd6:	f240 80c8 	bls.w	1a001e6a <__udivmoddi4+0x21a>
1a001cda:	3802      	subs	r0, #2
1a001cdc:	442c      	add	r4, r5
1a001cde:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001ce2:	eba4 040c 	sub.w	r4, r4, ip
1a001ce6:	2700      	movs	r7, #0
1a001ce8:	b11e      	cbz	r6, 1a001cf2 <__udivmoddi4+0xa2>
1a001cea:	40d4      	lsrs	r4, r2
1a001cec:	2300      	movs	r3, #0
1a001cee:	e9c6 4300 	strd	r4, r3, [r6]
1a001cf2:	4639      	mov	r1, r7
1a001cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001cf8:	2a00      	cmp	r2, #0
1a001cfa:	d053      	beq.n	1a001da4 <__udivmoddi4+0x154>
1a001cfc:	fab2 f282 	clz	r2, r2
1a001d00:	2a00      	cmp	r2, #0
1a001d02:	f040 80b6 	bne.w	1a001e72 <__udivmoddi4+0x222>
1a001d06:	1b49      	subs	r1, r1, r5
1a001d08:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001d0c:	fa1f f885 	uxth.w	r8, r5
1a001d10:	2701      	movs	r7, #1
1a001d12:	fbb1 fcfe 	udiv	ip, r1, lr
1a001d16:	0c23      	lsrs	r3, r4, #16
1a001d18:	fb0e 111c 	mls	r1, lr, ip, r1
1a001d1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001d20:	fb08 f10c 	mul.w	r1, r8, ip
1a001d24:	4299      	cmp	r1, r3
1a001d26:	d907      	bls.n	1a001d38 <__udivmoddi4+0xe8>
1a001d28:	18eb      	adds	r3, r5, r3
1a001d2a:	f10c 30ff 	add.w	r0, ip, #4294967295
1a001d2e:	d202      	bcs.n	1a001d36 <__udivmoddi4+0xe6>
1a001d30:	4299      	cmp	r1, r3
1a001d32:	f200 80ec 	bhi.w	1a001f0e <__udivmoddi4+0x2be>
1a001d36:	4684      	mov	ip, r0
1a001d38:	1a59      	subs	r1, r3, r1
1a001d3a:	b2a3      	uxth	r3, r4
1a001d3c:	fbb1 f0fe 	udiv	r0, r1, lr
1a001d40:	fb0e 1410 	mls	r4, lr, r0, r1
1a001d44:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001d48:	fb08 f800 	mul.w	r8, r8, r0
1a001d4c:	45a0      	cmp	r8, r4
1a001d4e:	d907      	bls.n	1a001d60 <__udivmoddi4+0x110>
1a001d50:	192c      	adds	r4, r5, r4
1a001d52:	f100 33ff 	add.w	r3, r0, #4294967295
1a001d56:	d202      	bcs.n	1a001d5e <__udivmoddi4+0x10e>
1a001d58:	45a0      	cmp	r8, r4
1a001d5a:	f200 80dc 	bhi.w	1a001f16 <__udivmoddi4+0x2c6>
1a001d5e:	4618      	mov	r0, r3
1a001d60:	eba4 0408 	sub.w	r4, r4, r8
1a001d64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001d68:	e7be      	b.n	1a001ce8 <__udivmoddi4+0x98>
1a001d6a:	428b      	cmp	r3, r1
1a001d6c:	d908      	bls.n	1a001d80 <__udivmoddi4+0x130>
1a001d6e:	2e00      	cmp	r6, #0
1a001d70:	d078      	beq.n	1a001e64 <__udivmoddi4+0x214>
1a001d72:	2700      	movs	r7, #0
1a001d74:	e9c6 0100 	strd	r0, r1, [r6]
1a001d78:	4638      	mov	r0, r7
1a001d7a:	4639      	mov	r1, r7
1a001d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d80:	fab3 f783 	clz	r7, r3
1a001d84:	b97f      	cbnz	r7, 1a001da6 <__udivmoddi4+0x156>
1a001d86:	428b      	cmp	r3, r1
1a001d88:	d302      	bcc.n	1a001d90 <__udivmoddi4+0x140>
1a001d8a:	4282      	cmp	r2, r0
1a001d8c:	f200 80bd 	bhi.w	1a001f0a <__udivmoddi4+0x2ba>
1a001d90:	1a84      	subs	r4, r0, r2
1a001d92:	eb61 0303 	sbc.w	r3, r1, r3
1a001d96:	2001      	movs	r0, #1
1a001d98:	4698      	mov	r8, r3
1a001d9a:	2e00      	cmp	r6, #0
1a001d9c:	d0a9      	beq.n	1a001cf2 <__udivmoddi4+0xa2>
1a001d9e:	e9c6 4800 	strd	r4, r8, [r6]
1a001da2:	e7a6      	b.n	1a001cf2 <__udivmoddi4+0xa2>
1a001da4:	deff      	udf	#255	; 0xff
1a001da6:	f1c7 0520 	rsb	r5, r7, #32
1a001daa:	40bb      	lsls	r3, r7
1a001dac:	fa22 fc05 	lsr.w	ip, r2, r5
1a001db0:	ea4c 0c03 	orr.w	ip, ip, r3
1a001db4:	fa01 f407 	lsl.w	r4, r1, r7
1a001db8:	fa20 f805 	lsr.w	r8, r0, r5
1a001dbc:	fa21 f305 	lsr.w	r3, r1, r5
1a001dc0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a001dc4:	ea48 0404 	orr.w	r4, r8, r4
1a001dc8:	fbb3 f9fe 	udiv	r9, r3, lr
1a001dcc:	0c21      	lsrs	r1, r4, #16
1a001dce:	fb0e 3319 	mls	r3, lr, r9, r3
1a001dd2:	fa1f f88c 	uxth.w	r8, ip
1a001dd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a001dda:	fb09 fa08 	mul.w	sl, r9, r8
1a001dde:	459a      	cmp	sl, r3
1a001de0:	fa02 f207 	lsl.w	r2, r2, r7
1a001de4:	fa00 f107 	lsl.w	r1, r0, r7
1a001de8:	d90b      	bls.n	1a001e02 <__udivmoddi4+0x1b2>
1a001dea:	eb1c 0303 	adds.w	r3, ip, r3
1a001dee:	f109 30ff 	add.w	r0, r9, #4294967295
1a001df2:	f080 8088 	bcs.w	1a001f06 <__udivmoddi4+0x2b6>
1a001df6:	459a      	cmp	sl, r3
1a001df8:	f240 8085 	bls.w	1a001f06 <__udivmoddi4+0x2b6>
1a001dfc:	f1a9 0902 	sub.w	r9, r9, #2
1a001e00:	4463      	add	r3, ip
1a001e02:	eba3 030a 	sub.w	r3, r3, sl
1a001e06:	b2a4      	uxth	r4, r4
1a001e08:	fbb3 f0fe 	udiv	r0, r3, lr
1a001e0c:	fb0e 3310 	mls	r3, lr, r0, r3
1a001e10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001e14:	fb00 f808 	mul.w	r8, r0, r8
1a001e18:	45a0      	cmp	r8, r4
1a001e1a:	d908      	bls.n	1a001e2e <__udivmoddi4+0x1de>
1a001e1c:	eb1c 0404 	adds.w	r4, ip, r4
1a001e20:	f100 33ff 	add.w	r3, r0, #4294967295
1a001e24:	d26b      	bcs.n	1a001efe <__udivmoddi4+0x2ae>
1a001e26:	45a0      	cmp	r8, r4
1a001e28:	d969      	bls.n	1a001efe <__udivmoddi4+0x2ae>
1a001e2a:	3802      	subs	r0, #2
1a001e2c:	4464      	add	r4, ip
1a001e2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001e32:	eba4 0408 	sub.w	r4, r4, r8
1a001e36:	fba0 8902 	umull	r8, r9, r0, r2
1a001e3a:	454c      	cmp	r4, r9
1a001e3c:	46c6      	mov	lr, r8
1a001e3e:	464b      	mov	r3, r9
1a001e40:	d354      	bcc.n	1a001eec <__udivmoddi4+0x29c>
1a001e42:	d051      	beq.n	1a001ee8 <__udivmoddi4+0x298>
1a001e44:	2e00      	cmp	r6, #0
1a001e46:	d069      	beq.n	1a001f1c <__udivmoddi4+0x2cc>
1a001e48:	ebb1 020e 	subs.w	r2, r1, lr
1a001e4c:	eb64 0403 	sbc.w	r4, r4, r3
1a001e50:	fa04 f505 	lsl.w	r5, r4, r5
1a001e54:	fa22 f307 	lsr.w	r3, r2, r7
1a001e58:	40fc      	lsrs	r4, r7
1a001e5a:	431d      	orrs	r5, r3
1a001e5c:	e9c6 5400 	strd	r5, r4, [r6]
1a001e60:	2700      	movs	r7, #0
1a001e62:	e746      	b.n	1a001cf2 <__udivmoddi4+0xa2>
1a001e64:	4637      	mov	r7, r6
1a001e66:	4630      	mov	r0, r6
1a001e68:	e743      	b.n	1a001cf2 <__udivmoddi4+0xa2>
1a001e6a:	4618      	mov	r0, r3
1a001e6c:	e737      	b.n	1a001cde <__udivmoddi4+0x8e>
1a001e6e:	4607      	mov	r7, r0
1a001e70:	e71f      	b.n	1a001cb2 <__udivmoddi4+0x62>
1a001e72:	f1c2 0320 	rsb	r3, r2, #32
1a001e76:	fa20 f703 	lsr.w	r7, r0, r3
1a001e7a:	4095      	lsls	r5, r2
1a001e7c:	fa01 f002 	lsl.w	r0, r1, r2
1a001e80:	fa21 f303 	lsr.w	r3, r1, r3
1a001e84:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001e88:	4338      	orrs	r0, r7
1a001e8a:	0c01      	lsrs	r1, r0, #16
1a001e8c:	fbb3 f7fe 	udiv	r7, r3, lr
1a001e90:	fa1f f885 	uxth.w	r8, r5
1a001e94:	fb0e 3317 	mls	r3, lr, r7, r3
1a001e98:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001e9c:	fb07 f308 	mul.w	r3, r7, r8
1a001ea0:	428b      	cmp	r3, r1
1a001ea2:	fa04 f402 	lsl.w	r4, r4, r2
1a001ea6:	d907      	bls.n	1a001eb8 <__udivmoddi4+0x268>
1a001ea8:	1869      	adds	r1, r5, r1
1a001eaa:	f107 3cff 	add.w	ip, r7, #4294967295
1a001eae:	d228      	bcs.n	1a001f02 <__udivmoddi4+0x2b2>
1a001eb0:	428b      	cmp	r3, r1
1a001eb2:	d926      	bls.n	1a001f02 <__udivmoddi4+0x2b2>
1a001eb4:	3f02      	subs	r7, #2
1a001eb6:	4429      	add	r1, r5
1a001eb8:	1acb      	subs	r3, r1, r3
1a001eba:	b281      	uxth	r1, r0
1a001ebc:	fbb3 f0fe 	udiv	r0, r3, lr
1a001ec0:	fb0e 3310 	mls	r3, lr, r0, r3
1a001ec4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001ec8:	fb00 f308 	mul.w	r3, r0, r8
1a001ecc:	428b      	cmp	r3, r1
1a001ece:	d907      	bls.n	1a001ee0 <__udivmoddi4+0x290>
1a001ed0:	1869      	adds	r1, r5, r1
1a001ed2:	f100 3cff 	add.w	ip, r0, #4294967295
1a001ed6:	d210      	bcs.n	1a001efa <__udivmoddi4+0x2aa>
1a001ed8:	428b      	cmp	r3, r1
1a001eda:	d90e      	bls.n	1a001efa <__udivmoddi4+0x2aa>
1a001edc:	3802      	subs	r0, #2
1a001ede:	4429      	add	r1, r5
1a001ee0:	1ac9      	subs	r1, r1, r3
1a001ee2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001ee6:	e714      	b.n	1a001d12 <__udivmoddi4+0xc2>
1a001ee8:	4541      	cmp	r1, r8
1a001eea:	d2ab      	bcs.n	1a001e44 <__udivmoddi4+0x1f4>
1a001eec:	ebb8 0e02 	subs.w	lr, r8, r2
1a001ef0:	eb69 020c 	sbc.w	r2, r9, ip
1a001ef4:	3801      	subs	r0, #1
1a001ef6:	4613      	mov	r3, r2
1a001ef8:	e7a4      	b.n	1a001e44 <__udivmoddi4+0x1f4>
1a001efa:	4660      	mov	r0, ip
1a001efc:	e7f0      	b.n	1a001ee0 <__udivmoddi4+0x290>
1a001efe:	4618      	mov	r0, r3
1a001f00:	e795      	b.n	1a001e2e <__udivmoddi4+0x1de>
1a001f02:	4667      	mov	r7, ip
1a001f04:	e7d8      	b.n	1a001eb8 <__udivmoddi4+0x268>
1a001f06:	4681      	mov	r9, r0
1a001f08:	e77b      	b.n	1a001e02 <__udivmoddi4+0x1b2>
1a001f0a:	4638      	mov	r0, r7
1a001f0c:	e745      	b.n	1a001d9a <__udivmoddi4+0x14a>
1a001f0e:	f1ac 0c02 	sub.w	ip, ip, #2
1a001f12:	442b      	add	r3, r5
1a001f14:	e710      	b.n	1a001d38 <__udivmoddi4+0xe8>
1a001f16:	3802      	subs	r0, #2
1a001f18:	442c      	add	r4, r5
1a001f1a:	e721      	b.n	1a001d60 <__udivmoddi4+0x110>
1a001f1c:	4637      	mov	r7, r6
1a001f1e:	e6e8      	b.n	1a001cf2 <__udivmoddi4+0xa2>

1a001f20 <__aeabi_idiv0>:
1a001f20:	4770      	bx	lr
1a001f22:	bf00      	nop

1a001f24 <__libc_init_array>:
1a001f24:	b570      	push	{r4, r5, r6, lr}
1a001f26:	4d0d      	ldr	r5, [pc, #52]	; (1a001f5c <__libc_init_array+0x38>)
1a001f28:	4c0d      	ldr	r4, [pc, #52]	; (1a001f60 <__libc_init_array+0x3c>)
1a001f2a:	1b64      	subs	r4, r4, r5
1a001f2c:	10a4      	asrs	r4, r4, #2
1a001f2e:	2600      	movs	r6, #0
1a001f30:	42a6      	cmp	r6, r4
1a001f32:	d109      	bne.n	1a001f48 <__libc_init_array+0x24>
1a001f34:	4d0b      	ldr	r5, [pc, #44]	; (1a001f64 <__libc_init_array+0x40>)
1a001f36:	4c0c      	ldr	r4, [pc, #48]	; (1a001f68 <__libc_init_array+0x44>)
1a001f38:	f7ff fe70 	bl	1a001c1c <_init>
1a001f3c:	1b64      	subs	r4, r4, r5
1a001f3e:	10a4      	asrs	r4, r4, #2
1a001f40:	2600      	movs	r6, #0
1a001f42:	42a6      	cmp	r6, r4
1a001f44:	d105      	bne.n	1a001f52 <__libc_init_array+0x2e>
1a001f46:	bd70      	pop	{r4, r5, r6, pc}
1a001f48:	f855 3b04 	ldr.w	r3, [r5], #4
1a001f4c:	4798      	blx	r3
1a001f4e:	3601      	adds	r6, #1
1a001f50:	e7ee      	b.n	1a001f30 <__libc_init_array+0xc>
1a001f52:	f855 3b04 	ldr.w	r3, [r5], #4
1a001f56:	4798      	blx	r3
1a001f58:	3601      	adds	r6, #1
1a001f5a:	e7f2      	b.n	1a001f42 <__libc_init_array+0x1e>
1a001f5c:	1a003248 	.word	0x1a003248
1a001f60:	1a003248 	.word	0x1a003248
1a001f64:	1a003248 	.word	0x1a003248
1a001f68:	1a003248 	.word	0x1a003248

1a001f6c <memset>:
1a001f6c:	4402      	add	r2, r0
1a001f6e:	4603      	mov	r3, r0
1a001f70:	4293      	cmp	r3, r2
1a001f72:	d100      	bne.n	1a001f76 <memset+0xa>
1a001f74:	4770      	bx	lr
1a001f76:	f803 1b01 	strb.w	r1, [r3], #1
1a001f7a:	e7f9      	b.n	1a001f70 <memset+0x4>

1a001f7c <iprintf>:
1a001f7c:	b40f      	push	{r0, r1, r2, r3}
1a001f7e:	4b0a      	ldr	r3, [pc, #40]	; (1a001fa8 <iprintf+0x2c>)
1a001f80:	b513      	push	{r0, r1, r4, lr}
1a001f82:	681c      	ldr	r4, [r3, #0]
1a001f84:	b124      	cbz	r4, 1a001f90 <iprintf+0x14>
1a001f86:	69a3      	ldr	r3, [r4, #24]
1a001f88:	b913      	cbnz	r3, 1a001f90 <iprintf+0x14>
1a001f8a:	4620      	mov	r0, r4
1a001f8c:	f000 fa5e 	bl	1a00244c <__sinit>
1a001f90:	ab05      	add	r3, sp, #20
1a001f92:	9a04      	ldr	r2, [sp, #16]
1a001f94:	68a1      	ldr	r1, [r4, #8]
1a001f96:	9301      	str	r3, [sp, #4]
1a001f98:	4620      	mov	r0, r4
1a001f9a:	f000 fc2d 	bl	1a0027f8 <_vfiprintf_r>
1a001f9e:	b002      	add	sp, #8
1a001fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a001fa4:	b004      	add	sp, #16
1a001fa6:	4770      	bx	lr
1a001fa8:	100000d0 	.word	0x100000d0

1a001fac <_puts_r>:
1a001fac:	b570      	push	{r4, r5, r6, lr}
1a001fae:	460e      	mov	r6, r1
1a001fb0:	4605      	mov	r5, r0
1a001fb2:	b118      	cbz	r0, 1a001fbc <_puts_r+0x10>
1a001fb4:	6983      	ldr	r3, [r0, #24]
1a001fb6:	b90b      	cbnz	r3, 1a001fbc <_puts_r+0x10>
1a001fb8:	f000 fa48 	bl	1a00244c <__sinit>
1a001fbc:	69ab      	ldr	r3, [r5, #24]
1a001fbe:	68ac      	ldr	r4, [r5, #8]
1a001fc0:	b913      	cbnz	r3, 1a001fc8 <_puts_r+0x1c>
1a001fc2:	4628      	mov	r0, r5
1a001fc4:	f000 fa42 	bl	1a00244c <__sinit>
1a001fc8:	4b2c      	ldr	r3, [pc, #176]	; (1a00207c <_puts_r+0xd0>)
1a001fca:	429c      	cmp	r4, r3
1a001fcc:	d120      	bne.n	1a002010 <_puts_r+0x64>
1a001fce:	686c      	ldr	r4, [r5, #4]
1a001fd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a001fd2:	07db      	lsls	r3, r3, #31
1a001fd4:	d405      	bmi.n	1a001fe2 <_puts_r+0x36>
1a001fd6:	89a3      	ldrh	r3, [r4, #12]
1a001fd8:	0598      	lsls	r0, r3, #22
1a001fda:	d402      	bmi.n	1a001fe2 <_puts_r+0x36>
1a001fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a001fde:	f000 fad2 	bl	1a002586 <__retarget_lock_acquire_recursive>
1a001fe2:	89a3      	ldrh	r3, [r4, #12]
1a001fe4:	0719      	lsls	r1, r3, #28
1a001fe6:	d51d      	bpl.n	1a002024 <_puts_r+0x78>
1a001fe8:	6923      	ldr	r3, [r4, #16]
1a001fea:	b1db      	cbz	r3, 1a002024 <_puts_r+0x78>
1a001fec:	3e01      	subs	r6, #1
1a001fee:	68a3      	ldr	r3, [r4, #8]
1a001ff0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a001ff4:	3b01      	subs	r3, #1
1a001ff6:	60a3      	str	r3, [r4, #8]
1a001ff8:	bb39      	cbnz	r1, 1a00204a <_puts_r+0x9e>
1a001ffa:	2b00      	cmp	r3, #0
1a001ffc:	da38      	bge.n	1a002070 <_puts_r+0xc4>
1a001ffe:	4622      	mov	r2, r4
1a002000:	210a      	movs	r1, #10
1a002002:	4628      	mov	r0, r5
1a002004:	f000 f848 	bl	1a002098 <__swbuf_r>
1a002008:	3001      	adds	r0, #1
1a00200a:	d011      	beq.n	1a002030 <_puts_r+0x84>
1a00200c:	250a      	movs	r5, #10
1a00200e:	e011      	b.n	1a002034 <_puts_r+0x88>
1a002010:	4b1b      	ldr	r3, [pc, #108]	; (1a002080 <_puts_r+0xd4>)
1a002012:	429c      	cmp	r4, r3
1a002014:	d101      	bne.n	1a00201a <_puts_r+0x6e>
1a002016:	68ac      	ldr	r4, [r5, #8]
1a002018:	e7da      	b.n	1a001fd0 <_puts_r+0x24>
1a00201a:	4b1a      	ldr	r3, [pc, #104]	; (1a002084 <_puts_r+0xd8>)
1a00201c:	429c      	cmp	r4, r3
1a00201e:	bf08      	it	eq
1a002020:	68ec      	ldreq	r4, [r5, #12]
1a002022:	e7d5      	b.n	1a001fd0 <_puts_r+0x24>
1a002024:	4621      	mov	r1, r4
1a002026:	4628      	mov	r0, r5
1a002028:	f000 f888 	bl	1a00213c <__swsetup_r>
1a00202c:	2800      	cmp	r0, #0
1a00202e:	d0dd      	beq.n	1a001fec <_puts_r+0x40>
1a002030:	f04f 35ff 	mov.w	r5, #4294967295
1a002034:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002036:	07da      	lsls	r2, r3, #31
1a002038:	d405      	bmi.n	1a002046 <_puts_r+0x9a>
1a00203a:	89a3      	ldrh	r3, [r4, #12]
1a00203c:	059b      	lsls	r3, r3, #22
1a00203e:	d402      	bmi.n	1a002046 <_puts_r+0x9a>
1a002040:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002042:	f000 faa1 	bl	1a002588 <__retarget_lock_release_recursive>
1a002046:	4628      	mov	r0, r5
1a002048:	bd70      	pop	{r4, r5, r6, pc}
1a00204a:	2b00      	cmp	r3, #0
1a00204c:	da04      	bge.n	1a002058 <_puts_r+0xac>
1a00204e:	69a2      	ldr	r2, [r4, #24]
1a002050:	429a      	cmp	r2, r3
1a002052:	dc06      	bgt.n	1a002062 <_puts_r+0xb6>
1a002054:	290a      	cmp	r1, #10
1a002056:	d004      	beq.n	1a002062 <_puts_r+0xb6>
1a002058:	6823      	ldr	r3, [r4, #0]
1a00205a:	1c5a      	adds	r2, r3, #1
1a00205c:	6022      	str	r2, [r4, #0]
1a00205e:	7019      	strb	r1, [r3, #0]
1a002060:	e7c5      	b.n	1a001fee <_puts_r+0x42>
1a002062:	4622      	mov	r2, r4
1a002064:	4628      	mov	r0, r5
1a002066:	f000 f817 	bl	1a002098 <__swbuf_r>
1a00206a:	3001      	adds	r0, #1
1a00206c:	d1bf      	bne.n	1a001fee <_puts_r+0x42>
1a00206e:	e7df      	b.n	1a002030 <_puts_r+0x84>
1a002070:	6823      	ldr	r3, [r4, #0]
1a002072:	250a      	movs	r5, #10
1a002074:	1c5a      	adds	r2, r3, #1
1a002076:	6022      	str	r2, [r4, #0]
1a002078:	701d      	strb	r5, [r3, #0]
1a00207a:	e7db      	b.n	1a002034 <_puts_r+0x88>
1a00207c:	1a0031d0 	.word	0x1a0031d0
1a002080:	1a0031f0 	.word	0x1a0031f0
1a002084:	1a0031b0 	.word	0x1a0031b0

1a002088 <puts>:
1a002088:	4b02      	ldr	r3, [pc, #8]	; (1a002094 <puts+0xc>)
1a00208a:	4601      	mov	r1, r0
1a00208c:	6818      	ldr	r0, [r3, #0]
1a00208e:	f7ff bf8d 	b.w	1a001fac <_puts_r>
1a002092:	bf00      	nop
1a002094:	100000d0 	.word	0x100000d0

1a002098 <__swbuf_r>:
1a002098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00209a:	460e      	mov	r6, r1
1a00209c:	4614      	mov	r4, r2
1a00209e:	4605      	mov	r5, r0
1a0020a0:	b118      	cbz	r0, 1a0020aa <__swbuf_r+0x12>
1a0020a2:	6983      	ldr	r3, [r0, #24]
1a0020a4:	b90b      	cbnz	r3, 1a0020aa <__swbuf_r+0x12>
1a0020a6:	f000 f9d1 	bl	1a00244c <__sinit>
1a0020aa:	4b21      	ldr	r3, [pc, #132]	; (1a002130 <__swbuf_r+0x98>)
1a0020ac:	429c      	cmp	r4, r3
1a0020ae:	d12b      	bne.n	1a002108 <__swbuf_r+0x70>
1a0020b0:	686c      	ldr	r4, [r5, #4]
1a0020b2:	69a3      	ldr	r3, [r4, #24]
1a0020b4:	60a3      	str	r3, [r4, #8]
1a0020b6:	89a3      	ldrh	r3, [r4, #12]
1a0020b8:	071a      	lsls	r2, r3, #28
1a0020ba:	d52f      	bpl.n	1a00211c <__swbuf_r+0x84>
1a0020bc:	6923      	ldr	r3, [r4, #16]
1a0020be:	b36b      	cbz	r3, 1a00211c <__swbuf_r+0x84>
1a0020c0:	6923      	ldr	r3, [r4, #16]
1a0020c2:	6820      	ldr	r0, [r4, #0]
1a0020c4:	1ac0      	subs	r0, r0, r3
1a0020c6:	6963      	ldr	r3, [r4, #20]
1a0020c8:	b2f6      	uxtb	r6, r6
1a0020ca:	4283      	cmp	r3, r0
1a0020cc:	4637      	mov	r7, r6
1a0020ce:	dc04      	bgt.n	1a0020da <__swbuf_r+0x42>
1a0020d0:	4621      	mov	r1, r4
1a0020d2:	4628      	mov	r0, r5
1a0020d4:	f000 f926 	bl	1a002324 <_fflush_r>
1a0020d8:	bb30      	cbnz	r0, 1a002128 <__swbuf_r+0x90>
1a0020da:	68a3      	ldr	r3, [r4, #8]
1a0020dc:	3b01      	subs	r3, #1
1a0020de:	60a3      	str	r3, [r4, #8]
1a0020e0:	6823      	ldr	r3, [r4, #0]
1a0020e2:	1c5a      	adds	r2, r3, #1
1a0020e4:	6022      	str	r2, [r4, #0]
1a0020e6:	701e      	strb	r6, [r3, #0]
1a0020e8:	6963      	ldr	r3, [r4, #20]
1a0020ea:	3001      	adds	r0, #1
1a0020ec:	4283      	cmp	r3, r0
1a0020ee:	d004      	beq.n	1a0020fa <__swbuf_r+0x62>
1a0020f0:	89a3      	ldrh	r3, [r4, #12]
1a0020f2:	07db      	lsls	r3, r3, #31
1a0020f4:	d506      	bpl.n	1a002104 <__swbuf_r+0x6c>
1a0020f6:	2e0a      	cmp	r6, #10
1a0020f8:	d104      	bne.n	1a002104 <__swbuf_r+0x6c>
1a0020fa:	4621      	mov	r1, r4
1a0020fc:	4628      	mov	r0, r5
1a0020fe:	f000 f911 	bl	1a002324 <_fflush_r>
1a002102:	b988      	cbnz	r0, 1a002128 <__swbuf_r+0x90>
1a002104:	4638      	mov	r0, r7
1a002106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002108:	4b0a      	ldr	r3, [pc, #40]	; (1a002134 <__swbuf_r+0x9c>)
1a00210a:	429c      	cmp	r4, r3
1a00210c:	d101      	bne.n	1a002112 <__swbuf_r+0x7a>
1a00210e:	68ac      	ldr	r4, [r5, #8]
1a002110:	e7cf      	b.n	1a0020b2 <__swbuf_r+0x1a>
1a002112:	4b09      	ldr	r3, [pc, #36]	; (1a002138 <__swbuf_r+0xa0>)
1a002114:	429c      	cmp	r4, r3
1a002116:	bf08      	it	eq
1a002118:	68ec      	ldreq	r4, [r5, #12]
1a00211a:	e7ca      	b.n	1a0020b2 <__swbuf_r+0x1a>
1a00211c:	4621      	mov	r1, r4
1a00211e:	4628      	mov	r0, r5
1a002120:	f000 f80c 	bl	1a00213c <__swsetup_r>
1a002124:	2800      	cmp	r0, #0
1a002126:	d0cb      	beq.n	1a0020c0 <__swbuf_r+0x28>
1a002128:	f04f 37ff 	mov.w	r7, #4294967295
1a00212c:	e7ea      	b.n	1a002104 <__swbuf_r+0x6c>
1a00212e:	bf00      	nop
1a002130:	1a0031d0 	.word	0x1a0031d0
1a002134:	1a0031f0 	.word	0x1a0031f0
1a002138:	1a0031b0 	.word	0x1a0031b0

1a00213c <__swsetup_r>:
1a00213c:	4b32      	ldr	r3, [pc, #200]	; (1a002208 <__swsetup_r+0xcc>)
1a00213e:	b570      	push	{r4, r5, r6, lr}
1a002140:	681d      	ldr	r5, [r3, #0]
1a002142:	4606      	mov	r6, r0
1a002144:	460c      	mov	r4, r1
1a002146:	b125      	cbz	r5, 1a002152 <__swsetup_r+0x16>
1a002148:	69ab      	ldr	r3, [r5, #24]
1a00214a:	b913      	cbnz	r3, 1a002152 <__swsetup_r+0x16>
1a00214c:	4628      	mov	r0, r5
1a00214e:	f000 f97d 	bl	1a00244c <__sinit>
1a002152:	4b2e      	ldr	r3, [pc, #184]	; (1a00220c <__swsetup_r+0xd0>)
1a002154:	429c      	cmp	r4, r3
1a002156:	d10f      	bne.n	1a002178 <__swsetup_r+0x3c>
1a002158:	686c      	ldr	r4, [r5, #4]
1a00215a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00215e:	b29a      	uxth	r2, r3
1a002160:	0715      	lsls	r5, r2, #28
1a002162:	d42c      	bmi.n	1a0021be <__swsetup_r+0x82>
1a002164:	06d0      	lsls	r0, r2, #27
1a002166:	d411      	bmi.n	1a00218c <__swsetup_r+0x50>
1a002168:	2209      	movs	r2, #9
1a00216a:	6032      	str	r2, [r6, #0]
1a00216c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002170:	81a3      	strh	r3, [r4, #12]
1a002172:	f04f 30ff 	mov.w	r0, #4294967295
1a002176:	e03e      	b.n	1a0021f6 <__swsetup_r+0xba>
1a002178:	4b25      	ldr	r3, [pc, #148]	; (1a002210 <__swsetup_r+0xd4>)
1a00217a:	429c      	cmp	r4, r3
1a00217c:	d101      	bne.n	1a002182 <__swsetup_r+0x46>
1a00217e:	68ac      	ldr	r4, [r5, #8]
1a002180:	e7eb      	b.n	1a00215a <__swsetup_r+0x1e>
1a002182:	4b24      	ldr	r3, [pc, #144]	; (1a002214 <__swsetup_r+0xd8>)
1a002184:	429c      	cmp	r4, r3
1a002186:	bf08      	it	eq
1a002188:	68ec      	ldreq	r4, [r5, #12]
1a00218a:	e7e6      	b.n	1a00215a <__swsetup_r+0x1e>
1a00218c:	0751      	lsls	r1, r2, #29
1a00218e:	d512      	bpl.n	1a0021b6 <__swsetup_r+0x7a>
1a002190:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002192:	b141      	cbz	r1, 1a0021a6 <__swsetup_r+0x6a>
1a002194:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002198:	4299      	cmp	r1, r3
1a00219a:	d002      	beq.n	1a0021a2 <__swsetup_r+0x66>
1a00219c:	4630      	mov	r0, r6
1a00219e:	f000 fa59 	bl	1a002654 <_free_r>
1a0021a2:	2300      	movs	r3, #0
1a0021a4:	6363      	str	r3, [r4, #52]	; 0x34
1a0021a6:	89a3      	ldrh	r3, [r4, #12]
1a0021a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a0021ac:	81a3      	strh	r3, [r4, #12]
1a0021ae:	2300      	movs	r3, #0
1a0021b0:	6063      	str	r3, [r4, #4]
1a0021b2:	6923      	ldr	r3, [r4, #16]
1a0021b4:	6023      	str	r3, [r4, #0]
1a0021b6:	89a3      	ldrh	r3, [r4, #12]
1a0021b8:	f043 0308 	orr.w	r3, r3, #8
1a0021bc:	81a3      	strh	r3, [r4, #12]
1a0021be:	6923      	ldr	r3, [r4, #16]
1a0021c0:	b94b      	cbnz	r3, 1a0021d6 <__swsetup_r+0x9a>
1a0021c2:	89a3      	ldrh	r3, [r4, #12]
1a0021c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a0021c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0021cc:	d003      	beq.n	1a0021d6 <__swsetup_r+0x9a>
1a0021ce:	4621      	mov	r1, r4
1a0021d0:	4630      	mov	r0, r6
1a0021d2:	f000 f9ff 	bl	1a0025d4 <__smakebuf_r>
1a0021d6:	89a2      	ldrh	r2, [r4, #12]
1a0021d8:	f012 0301 	ands.w	r3, r2, #1
1a0021dc:	d00c      	beq.n	1a0021f8 <__swsetup_r+0xbc>
1a0021de:	2300      	movs	r3, #0
1a0021e0:	60a3      	str	r3, [r4, #8]
1a0021e2:	6963      	ldr	r3, [r4, #20]
1a0021e4:	425b      	negs	r3, r3
1a0021e6:	61a3      	str	r3, [r4, #24]
1a0021e8:	6923      	ldr	r3, [r4, #16]
1a0021ea:	b953      	cbnz	r3, 1a002202 <__swsetup_r+0xc6>
1a0021ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0021f0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a0021f4:	d1ba      	bne.n	1a00216c <__swsetup_r+0x30>
1a0021f6:	bd70      	pop	{r4, r5, r6, pc}
1a0021f8:	0792      	lsls	r2, r2, #30
1a0021fa:	bf58      	it	pl
1a0021fc:	6963      	ldrpl	r3, [r4, #20]
1a0021fe:	60a3      	str	r3, [r4, #8]
1a002200:	e7f2      	b.n	1a0021e8 <__swsetup_r+0xac>
1a002202:	2000      	movs	r0, #0
1a002204:	e7f7      	b.n	1a0021f6 <__swsetup_r+0xba>
1a002206:	bf00      	nop
1a002208:	100000d0 	.word	0x100000d0
1a00220c:	1a0031d0 	.word	0x1a0031d0
1a002210:	1a0031f0 	.word	0x1a0031f0
1a002214:	1a0031b0 	.word	0x1a0031b0

1a002218 <__sflush_r>:
1a002218:	898a      	ldrh	r2, [r1, #12]
1a00221a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00221e:	4605      	mov	r5, r0
1a002220:	0710      	lsls	r0, r2, #28
1a002222:	460c      	mov	r4, r1
1a002224:	d458      	bmi.n	1a0022d8 <__sflush_r+0xc0>
1a002226:	684b      	ldr	r3, [r1, #4]
1a002228:	2b00      	cmp	r3, #0
1a00222a:	dc05      	bgt.n	1a002238 <__sflush_r+0x20>
1a00222c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a00222e:	2b00      	cmp	r3, #0
1a002230:	dc02      	bgt.n	1a002238 <__sflush_r+0x20>
1a002232:	2000      	movs	r0, #0
1a002234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00223a:	2e00      	cmp	r6, #0
1a00223c:	d0f9      	beq.n	1a002232 <__sflush_r+0x1a>
1a00223e:	2300      	movs	r3, #0
1a002240:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a002244:	682f      	ldr	r7, [r5, #0]
1a002246:	602b      	str	r3, [r5, #0]
1a002248:	d032      	beq.n	1a0022b0 <__sflush_r+0x98>
1a00224a:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a00224c:	89a3      	ldrh	r3, [r4, #12]
1a00224e:	075a      	lsls	r2, r3, #29
1a002250:	d505      	bpl.n	1a00225e <__sflush_r+0x46>
1a002252:	6863      	ldr	r3, [r4, #4]
1a002254:	1ac0      	subs	r0, r0, r3
1a002256:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a002258:	b10b      	cbz	r3, 1a00225e <__sflush_r+0x46>
1a00225a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00225c:	1ac0      	subs	r0, r0, r3
1a00225e:	2300      	movs	r3, #0
1a002260:	4602      	mov	r2, r0
1a002262:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a002264:	6a21      	ldr	r1, [r4, #32]
1a002266:	4628      	mov	r0, r5
1a002268:	47b0      	blx	r6
1a00226a:	1c43      	adds	r3, r0, #1
1a00226c:	89a3      	ldrh	r3, [r4, #12]
1a00226e:	d106      	bne.n	1a00227e <__sflush_r+0x66>
1a002270:	6829      	ldr	r1, [r5, #0]
1a002272:	291d      	cmp	r1, #29
1a002274:	d849      	bhi.n	1a00230a <__sflush_r+0xf2>
1a002276:	4a2a      	ldr	r2, [pc, #168]	; (1a002320 <__sflush_r+0x108>)
1a002278:	40ca      	lsrs	r2, r1
1a00227a:	07d6      	lsls	r6, r2, #31
1a00227c:	d545      	bpl.n	1a00230a <__sflush_r+0xf2>
1a00227e:	2200      	movs	r2, #0
1a002280:	6062      	str	r2, [r4, #4]
1a002282:	04d9      	lsls	r1, r3, #19
1a002284:	6922      	ldr	r2, [r4, #16]
1a002286:	6022      	str	r2, [r4, #0]
1a002288:	d504      	bpl.n	1a002294 <__sflush_r+0x7c>
1a00228a:	1c42      	adds	r2, r0, #1
1a00228c:	d101      	bne.n	1a002292 <__sflush_r+0x7a>
1a00228e:	682b      	ldr	r3, [r5, #0]
1a002290:	b903      	cbnz	r3, 1a002294 <__sflush_r+0x7c>
1a002292:	6560      	str	r0, [r4, #84]	; 0x54
1a002294:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002296:	602f      	str	r7, [r5, #0]
1a002298:	2900      	cmp	r1, #0
1a00229a:	d0ca      	beq.n	1a002232 <__sflush_r+0x1a>
1a00229c:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0022a0:	4299      	cmp	r1, r3
1a0022a2:	d002      	beq.n	1a0022aa <__sflush_r+0x92>
1a0022a4:	4628      	mov	r0, r5
1a0022a6:	f000 f9d5 	bl	1a002654 <_free_r>
1a0022aa:	2000      	movs	r0, #0
1a0022ac:	6360      	str	r0, [r4, #52]	; 0x34
1a0022ae:	e7c1      	b.n	1a002234 <__sflush_r+0x1c>
1a0022b0:	6a21      	ldr	r1, [r4, #32]
1a0022b2:	2301      	movs	r3, #1
1a0022b4:	4628      	mov	r0, r5
1a0022b6:	47b0      	blx	r6
1a0022b8:	1c41      	adds	r1, r0, #1
1a0022ba:	d1c7      	bne.n	1a00224c <__sflush_r+0x34>
1a0022bc:	682b      	ldr	r3, [r5, #0]
1a0022be:	2b00      	cmp	r3, #0
1a0022c0:	d0c4      	beq.n	1a00224c <__sflush_r+0x34>
1a0022c2:	2b1d      	cmp	r3, #29
1a0022c4:	d001      	beq.n	1a0022ca <__sflush_r+0xb2>
1a0022c6:	2b16      	cmp	r3, #22
1a0022c8:	d101      	bne.n	1a0022ce <__sflush_r+0xb6>
1a0022ca:	602f      	str	r7, [r5, #0]
1a0022cc:	e7b1      	b.n	1a002232 <__sflush_r+0x1a>
1a0022ce:	89a3      	ldrh	r3, [r4, #12]
1a0022d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0022d4:	81a3      	strh	r3, [r4, #12]
1a0022d6:	e7ad      	b.n	1a002234 <__sflush_r+0x1c>
1a0022d8:	690f      	ldr	r7, [r1, #16]
1a0022da:	2f00      	cmp	r7, #0
1a0022dc:	d0a9      	beq.n	1a002232 <__sflush_r+0x1a>
1a0022de:	0793      	lsls	r3, r2, #30
1a0022e0:	680e      	ldr	r6, [r1, #0]
1a0022e2:	bf08      	it	eq
1a0022e4:	694b      	ldreq	r3, [r1, #20]
1a0022e6:	600f      	str	r7, [r1, #0]
1a0022e8:	bf18      	it	ne
1a0022ea:	2300      	movne	r3, #0
1a0022ec:	eba6 0807 	sub.w	r8, r6, r7
1a0022f0:	608b      	str	r3, [r1, #8]
1a0022f2:	f1b8 0f00 	cmp.w	r8, #0
1a0022f6:	dd9c      	ble.n	1a002232 <__sflush_r+0x1a>
1a0022f8:	4643      	mov	r3, r8
1a0022fa:	463a      	mov	r2, r7
1a0022fc:	6a21      	ldr	r1, [r4, #32]
1a0022fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a002300:	4628      	mov	r0, r5
1a002302:	47b0      	blx	r6
1a002304:	2800      	cmp	r0, #0
1a002306:	dc06      	bgt.n	1a002316 <__sflush_r+0xfe>
1a002308:	89a3      	ldrh	r3, [r4, #12]
1a00230a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00230e:	81a3      	strh	r3, [r4, #12]
1a002310:	f04f 30ff 	mov.w	r0, #4294967295
1a002314:	e78e      	b.n	1a002234 <__sflush_r+0x1c>
1a002316:	4407      	add	r7, r0
1a002318:	eba8 0800 	sub.w	r8, r8, r0
1a00231c:	e7e9      	b.n	1a0022f2 <__sflush_r+0xda>
1a00231e:	bf00      	nop
1a002320:	20400001 	.word	0x20400001

1a002324 <_fflush_r>:
1a002324:	b538      	push	{r3, r4, r5, lr}
1a002326:	690b      	ldr	r3, [r1, #16]
1a002328:	4605      	mov	r5, r0
1a00232a:	460c      	mov	r4, r1
1a00232c:	b913      	cbnz	r3, 1a002334 <_fflush_r+0x10>
1a00232e:	2500      	movs	r5, #0
1a002330:	4628      	mov	r0, r5
1a002332:	bd38      	pop	{r3, r4, r5, pc}
1a002334:	b118      	cbz	r0, 1a00233e <_fflush_r+0x1a>
1a002336:	6983      	ldr	r3, [r0, #24]
1a002338:	b90b      	cbnz	r3, 1a00233e <_fflush_r+0x1a>
1a00233a:	f000 f887 	bl	1a00244c <__sinit>
1a00233e:	4b14      	ldr	r3, [pc, #80]	; (1a002390 <_fflush_r+0x6c>)
1a002340:	429c      	cmp	r4, r3
1a002342:	d11b      	bne.n	1a00237c <_fflush_r+0x58>
1a002344:	686c      	ldr	r4, [r5, #4]
1a002346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00234a:	2b00      	cmp	r3, #0
1a00234c:	d0ef      	beq.n	1a00232e <_fflush_r+0xa>
1a00234e:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a002350:	07d0      	lsls	r0, r2, #31
1a002352:	d404      	bmi.n	1a00235e <_fflush_r+0x3a>
1a002354:	0599      	lsls	r1, r3, #22
1a002356:	d402      	bmi.n	1a00235e <_fflush_r+0x3a>
1a002358:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00235a:	f000 f914 	bl	1a002586 <__retarget_lock_acquire_recursive>
1a00235e:	4628      	mov	r0, r5
1a002360:	4621      	mov	r1, r4
1a002362:	f7ff ff59 	bl	1a002218 <__sflush_r>
1a002366:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002368:	07da      	lsls	r2, r3, #31
1a00236a:	4605      	mov	r5, r0
1a00236c:	d4e0      	bmi.n	1a002330 <_fflush_r+0xc>
1a00236e:	89a3      	ldrh	r3, [r4, #12]
1a002370:	059b      	lsls	r3, r3, #22
1a002372:	d4dd      	bmi.n	1a002330 <_fflush_r+0xc>
1a002374:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002376:	f000 f907 	bl	1a002588 <__retarget_lock_release_recursive>
1a00237a:	e7d9      	b.n	1a002330 <_fflush_r+0xc>
1a00237c:	4b05      	ldr	r3, [pc, #20]	; (1a002394 <_fflush_r+0x70>)
1a00237e:	429c      	cmp	r4, r3
1a002380:	d101      	bne.n	1a002386 <_fflush_r+0x62>
1a002382:	68ac      	ldr	r4, [r5, #8]
1a002384:	e7df      	b.n	1a002346 <_fflush_r+0x22>
1a002386:	4b04      	ldr	r3, [pc, #16]	; (1a002398 <_fflush_r+0x74>)
1a002388:	429c      	cmp	r4, r3
1a00238a:	bf08      	it	eq
1a00238c:	68ec      	ldreq	r4, [r5, #12]
1a00238e:	e7da      	b.n	1a002346 <_fflush_r+0x22>
1a002390:	1a0031d0 	.word	0x1a0031d0
1a002394:	1a0031f0 	.word	0x1a0031f0
1a002398:	1a0031b0 	.word	0x1a0031b0

1a00239c <std>:
1a00239c:	2300      	movs	r3, #0
1a00239e:	b510      	push	{r4, lr}
1a0023a0:	4604      	mov	r4, r0
1a0023a2:	e9c0 3300 	strd	r3, r3, [r0]
1a0023a6:	6083      	str	r3, [r0, #8]
1a0023a8:	8181      	strh	r1, [r0, #12]
1a0023aa:	6643      	str	r3, [r0, #100]	; 0x64
1a0023ac:	81c2      	strh	r2, [r0, #14]
1a0023ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a0023b2:	6183      	str	r3, [r0, #24]
1a0023b4:	4619      	mov	r1, r3
1a0023b6:	2208      	movs	r2, #8
1a0023b8:	305c      	adds	r0, #92	; 0x5c
1a0023ba:	f7ff fdd7 	bl	1a001f6c <memset>
1a0023be:	4b05      	ldr	r3, [pc, #20]	; (1a0023d4 <std+0x38>)
1a0023c0:	6263      	str	r3, [r4, #36]	; 0x24
1a0023c2:	4b05      	ldr	r3, [pc, #20]	; (1a0023d8 <std+0x3c>)
1a0023c4:	62a3      	str	r3, [r4, #40]	; 0x28
1a0023c6:	4b05      	ldr	r3, [pc, #20]	; (1a0023dc <std+0x40>)
1a0023c8:	62e3      	str	r3, [r4, #44]	; 0x2c
1a0023ca:	4b05      	ldr	r3, [pc, #20]	; (1a0023e0 <std+0x44>)
1a0023cc:	6224      	str	r4, [r4, #32]
1a0023ce:	6323      	str	r3, [r4, #48]	; 0x30
1a0023d0:	bd10      	pop	{r4, pc}
1a0023d2:	bf00      	nop
1a0023d4:	1a002d5d 	.word	0x1a002d5d
1a0023d8:	1a002d7f 	.word	0x1a002d7f
1a0023dc:	1a002db7 	.word	0x1a002db7
1a0023e0:	1a002ddb 	.word	0x1a002ddb

1a0023e4 <_cleanup_r>:
1a0023e4:	4901      	ldr	r1, [pc, #4]	; (1a0023ec <_cleanup_r+0x8>)
1a0023e6:	f000 b8af 	b.w	1a002548 <_fwalk_reent>
1a0023ea:	bf00      	nop
1a0023ec:	1a002325 	.word	0x1a002325

1a0023f0 <__sfmoreglue>:
1a0023f0:	b570      	push	{r4, r5, r6, lr}
1a0023f2:	1e4a      	subs	r2, r1, #1
1a0023f4:	2568      	movs	r5, #104	; 0x68
1a0023f6:	4355      	muls	r5, r2
1a0023f8:	460e      	mov	r6, r1
1a0023fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0023fe:	f000 f977 	bl	1a0026f0 <_malloc_r>
1a002402:	4604      	mov	r4, r0
1a002404:	b140      	cbz	r0, 1a002418 <__sfmoreglue+0x28>
1a002406:	2100      	movs	r1, #0
1a002408:	e9c0 1600 	strd	r1, r6, [r0]
1a00240c:	300c      	adds	r0, #12
1a00240e:	60a0      	str	r0, [r4, #8]
1a002410:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a002414:	f7ff fdaa 	bl	1a001f6c <memset>
1a002418:	4620      	mov	r0, r4
1a00241a:	bd70      	pop	{r4, r5, r6, pc}

1a00241c <__sfp_lock_acquire>:
1a00241c:	4801      	ldr	r0, [pc, #4]	; (1a002424 <__sfp_lock_acquire+0x8>)
1a00241e:	f000 b8b2 	b.w	1a002586 <__retarget_lock_acquire_recursive>
1a002422:	bf00      	nop
1a002424:	10000188 	.word	0x10000188

1a002428 <__sfp_lock_release>:
1a002428:	4801      	ldr	r0, [pc, #4]	; (1a002430 <__sfp_lock_release+0x8>)
1a00242a:	f000 b8ad 	b.w	1a002588 <__retarget_lock_release_recursive>
1a00242e:	bf00      	nop
1a002430:	10000188 	.word	0x10000188

1a002434 <__sinit_lock_acquire>:
1a002434:	4801      	ldr	r0, [pc, #4]	; (1a00243c <__sinit_lock_acquire+0x8>)
1a002436:	f000 b8a6 	b.w	1a002586 <__retarget_lock_acquire_recursive>
1a00243a:	bf00      	nop
1a00243c:	10000183 	.word	0x10000183

1a002440 <__sinit_lock_release>:
1a002440:	4801      	ldr	r0, [pc, #4]	; (1a002448 <__sinit_lock_release+0x8>)
1a002442:	f000 b8a1 	b.w	1a002588 <__retarget_lock_release_recursive>
1a002446:	bf00      	nop
1a002448:	10000183 	.word	0x10000183

1a00244c <__sinit>:
1a00244c:	b510      	push	{r4, lr}
1a00244e:	4604      	mov	r4, r0
1a002450:	f7ff fff0 	bl	1a002434 <__sinit_lock_acquire>
1a002454:	69a3      	ldr	r3, [r4, #24]
1a002456:	b11b      	cbz	r3, 1a002460 <__sinit+0x14>
1a002458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00245c:	f7ff bff0 	b.w	1a002440 <__sinit_lock_release>
1a002460:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a002464:	6523      	str	r3, [r4, #80]	; 0x50
1a002466:	4b13      	ldr	r3, [pc, #76]	; (1a0024b4 <__sinit+0x68>)
1a002468:	4a13      	ldr	r2, [pc, #76]	; (1a0024b8 <__sinit+0x6c>)
1a00246a:	681b      	ldr	r3, [r3, #0]
1a00246c:	62a2      	str	r2, [r4, #40]	; 0x28
1a00246e:	42a3      	cmp	r3, r4
1a002470:	bf04      	itt	eq
1a002472:	2301      	moveq	r3, #1
1a002474:	61a3      	streq	r3, [r4, #24]
1a002476:	4620      	mov	r0, r4
1a002478:	f000 f820 	bl	1a0024bc <__sfp>
1a00247c:	6060      	str	r0, [r4, #4]
1a00247e:	4620      	mov	r0, r4
1a002480:	f000 f81c 	bl	1a0024bc <__sfp>
1a002484:	60a0      	str	r0, [r4, #8]
1a002486:	4620      	mov	r0, r4
1a002488:	f000 f818 	bl	1a0024bc <__sfp>
1a00248c:	2200      	movs	r2, #0
1a00248e:	60e0      	str	r0, [r4, #12]
1a002490:	2104      	movs	r1, #4
1a002492:	6860      	ldr	r0, [r4, #4]
1a002494:	f7ff ff82 	bl	1a00239c <std>
1a002498:	2201      	movs	r2, #1
1a00249a:	2109      	movs	r1, #9
1a00249c:	68a0      	ldr	r0, [r4, #8]
1a00249e:	f7ff ff7d 	bl	1a00239c <std>
1a0024a2:	2202      	movs	r2, #2
1a0024a4:	2112      	movs	r1, #18
1a0024a6:	68e0      	ldr	r0, [r4, #12]
1a0024a8:	f7ff ff78 	bl	1a00239c <std>
1a0024ac:	2301      	movs	r3, #1
1a0024ae:	61a3      	str	r3, [r4, #24]
1a0024b0:	e7d2      	b.n	1a002458 <__sinit+0xc>
1a0024b2:	bf00      	nop
1a0024b4:	1a003210 	.word	0x1a003210
1a0024b8:	1a0023e5 	.word	0x1a0023e5

1a0024bc <__sfp>:
1a0024bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0024be:	4607      	mov	r7, r0
1a0024c0:	f7ff ffac 	bl	1a00241c <__sfp_lock_acquire>
1a0024c4:	4b1e      	ldr	r3, [pc, #120]	; (1a002540 <__sfp+0x84>)
1a0024c6:	681e      	ldr	r6, [r3, #0]
1a0024c8:	69b3      	ldr	r3, [r6, #24]
1a0024ca:	b913      	cbnz	r3, 1a0024d2 <__sfp+0x16>
1a0024cc:	4630      	mov	r0, r6
1a0024ce:	f7ff ffbd 	bl	1a00244c <__sinit>
1a0024d2:	3648      	adds	r6, #72	; 0x48
1a0024d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a0024d8:	3b01      	subs	r3, #1
1a0024da:	d503      	bpl.n	1a0024e4 <__sfp+0x28>
1a0024dc:	6833      	ldr	r3, [r6, #0]
1a0024de:	b30b      	cbz	r3, 1a002524 <__sfp+0x68>
1a0024e0:	6836      	ldr	r6, [r6, #0]
1a0024e2:	e7f7      	b.n	1a0024d4 <__sfp+0x18>
1a0024e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a0024e8:	b9d5      	cbnz	r5, 1a002520 <__sfp+0x64>
1a0024ea:	4b16      	ldr	r3, [pc, #88]	; (1a002544 <__sfp+0x88>)
1a0024ec:	60e3      	str	r3, [r4, #12]
1a0024ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a0024f2:	6665      	str	r5, [r4, #100]	; 0x64
1a0024f4:	f000 f846 	bl	1a002584 <__retarget_lock_init_recursive>
1a0024f8:	f7ff ff96 	bl	1a002428 <__sfp_lock_release>
1a0024fc:	6025      	str	r5, [r4, #0]
1a0024fe:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a002502:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a002506:	61a5      	str	r5, [r4, #24]
1a002508:	2208      	movs	r2, #8
1a00250a:	4629      	mov	r1, r5
1a00250c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a002510:	f7ff fd2c 	bl	1a001f6c <memset>
1a002514:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a002518:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a00251c:	4620      	mov	r0, r4
1a00251e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002520:	3468      	adds	r4, #104	; 0x68
1a002522:	e7d9      	b.n	1a0024d8 <__sfp+0x1c>
1a002524:	2104      	movs	r1, #4
1a002526:	4638      	mov	r0, r7
1a002528:	f7ff ff62 	bl	1a0023f0 <__sfmoreglue>
1a00252c:	4604      	mov	r4, r0
1a00252e:	6030      	str	r0, [r6, #0]
1a002530:	2800      	cmp	r0, #0
1a002532:	d1d5      	bne.n	1a0024e0 <__sfp+0x24>
1a002534:	f7ff ff78 	bl	1a002428 <__sfp_lock_release>
1a002538:	230c      	movs	r3, #12
1a00253a:	603b      	str	r3, [r7, #0]
1a00253c:	e7ee      	b.n	1a00251c <__sfp+0x60>
1a00253e:	bf00      	nop
1a002540:	1a003210 	.word	0x1a003210
1a002544:	ffff0001 	.word	0xffff0001

1a002548 <_fwalk_reent>:
1a002548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00254c:	4680      	mov	r8, r0
1a00254e:	4689      	mov	r9, r1
1a002550:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a002554:	2600      	movs	r6, #0
1a002556:	b914      	cbnz	r4, 1a00255e <_fwalk_reent+0x16>
1a002558:	4630      	mov	r0, r6
1a00255a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00255e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a002562:	3f01      	subs	r7, #1
1a002564:	d501      	bpl.n	1a00256a <_fwalk_reent+0x22>
1a002566:	6824      	ldr	r4, [r4, #0]
1a002568:	e7f5      	b.n	1a002556 <_fwalk_reent+0xe>
1a00256a:	89ab      	ldrh	r3, [r5, #12]
1a00256c:	2b01      	cmp	r3, #1
1a00256e:	d907      	bls.n	1a002580 <_fwalk_reent+0x38>
1a002570:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a002574:	3301      	adds	r3, #1
1a002576:	d003      	beq.n	1a002580 <_fwalk_reent+0x38>
1a002578:	4629      	mov	r1, r5
1a00257a:	4640      	mov	r0, r8
1a00257c:	47c8      	blx	r9
1a00257e:	4306      	orrs	r6, r0
1a002580:	3568      	adds	r5, #104	; 0x68
1a002582:	e7ee      	b.n	1a002562 <_fwalk_reent+0x1a>

1a002584 <__retarget_lock_init_recursive>:
1a002584:	4770      	bx	lr

1a002586 <__retarget_lock_acquire_recursive>:
1a002586:	4770      	bx	lr

1a002588 <__retarget_lock_release_recursive>:
1a002588:	4770      	bx	lr

1a00258a <__swhatbuf_r>:
1a00258a:	b570      	push	{r4, r5, r6, lr}
1a00258c:	460e      	mov	r6, r1
1a00258e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002592:	2900      	cmp	r1, #0
1a002594:	b096      	sub	sp, #88	; 0x58
1a002596:	4614      	mov	r4, r2
1a002598:	461d      	mov	r5, r3
1a00259a:	da07      	bge.n	1a0025ac <__swhatbuf_r+0x22>
1a00259c:	2300      	movs	r3, #0
1a00259e:	602b      	str	r3, [r5, #0]
1a0025a0:	89b3      	ldrh	r3, [r6, #12]
1a0025a2:	061a      	lsls	r2, r3, #24
1a0025a4:	d410      	bmi.n	1a0025c8 <__swhatbuf_r+0x3e>
1a0025a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a0025aa:	e00e      	b.n	1a0025ca <__swhatbuf_r+0x40>
1a0025ac:	466a      	mov	r2, sp
1a0025ae:	f7fe fbd4 	bl	1a000d5a <_fstat_r>
1a0025b2:	2800      	cmp	r0, #0
1a0025b4:	dbf2      	blt.n	1a00259c <__swhatbuf_r+0x12>
1a0025b6:	9a01      	ldr	r2, [sp, #4]
1a0025b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a0025bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a0025c0:	425a      	negs	r2, r3
1a0025c2:	415a      	adcs	r2, r3
1a0025c4:	602a      	str	r2, [r5, #0]
1a0025c6:	e7ee      	b.n	1a0025a6 <__swhatbuf_r+0x1c>
1a0025c8:	2340      	movs	r3, #64	; 0x40
1a0025ca:	2000      	movs	r0, #0
1a0025cc:	6023      	str	r3, [r4, #0]
1a0025ce:	b016      	add	sp, #88	; 0x58
1a0025d0:	bd70      	pop	{r4, r5, r6, pc}
1a0025d2:	Address 0x1a0025d2 is out of bounds.


1a0025d4 <__smakebuf_r>:
1a0025d4:	898b      	ldrh	r3, [r1, #12]
1a0025d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a0025d8:	079d      	lsls	r5, r3, #30
1a0025da:	4606      	mov	r6, r0
1a0025dc:	460c      	mov	r4, r1
1a0025de:	d507      	bpl.n	1a0025f0 <__smakebuf_r+0x1c>
1a0025e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a0025e4:	6023      	str	r3, [r4, #0]
1a0025e6:	6123      	str	r3, [r4, #16]
1a0025e8:	2301      	movs	r3, #1
1a0025ea:	6163      	str	r3, [r4, #20]
1a0025ec:	b002      	add	sp, #8
1a0025ee:	bd70      	pop	{r4, r5, r6, pc}
1a0025f0:	ab01      	add	r3, sp, #4
1a0025f2:	466a      	mov	r2, sp
1a0025f4:	f7ff ffc9 	bl	1a00258a <__swhatbuf_r>
1a0025f8:	9900      	ldr	r1, [sp, #0]
1a0025fa:	4605      	mov	r5, r0
1a0025fc:	4630      	mov	r0, r6
1a0025fe:	f000 f877 	bl	1a0026f0 <_malloc_r>
1a002602:	b948      	cbnz	r0, 1a002618 <__smakebuf_r+0x44>
1a002604:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002608:	059a      	lsls	r2, r3, #22
1a00260a:	d4ef      	bmi.n	1a0025ec <__smakebuf_r+0x18>
1a00260c:	f023 0303 	bic.w	r3, r3, #3
1a002610:	f043 0302 	orr.w	r3, r3, #2
1a002614:	81a3      	strh	r3, [r4, #12]
1a002616:	e7e3      	b.n	1a0025e0 <__smakebuf_r+0xc>
1a002618:	4b0d      	ldr	r3, [pc, #52]	; (1a002650 <__smakebuf_r+0x7c>)
1a00261a:	62b3      	str	r3, [r6, #40]	; 0x28
1a00261c:	89a3      	ldrh	r3, [r4, #12]
1a00261e:	6020      	str	r0, [r4, #0]
1a002620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002624:	81a3      	strh	r3, [r4, #12]
1a002626:	9b00      	ldr	r3, [sp, #0]
1a002628:	6163      	str	r3, [r4, #20]
1a00262a:	9b01      	ldr	r3, [sp, #4]
1a00262c:	6120      	str	r0, [r4, #16]
1a00262e:	b15b      	cbz	r3, 1a002648 <__smakebuf_r+0x74>
1a002630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002634:	4630      	mov	r0, r6
1a002636:	f7fe fb95 	bl	1a000d64 <_isatty_r>
1a00263a:	b128      	cbz	r0, 1a002648 <__smakebuf_r+0x74>
1a00263c:	89a3      	ldrh	r3, [r4, #12]
1a00263e:	f023 0303 	bic.w	r3, r3, #3
1a002642:	f043 0301 	orr.w	r3, r3, #1
1a002646:	81a3      	strh	r3, [r4, #12]
1a002648:	89a3      	ldrh	r3, [r4, #12]
1a00264a:	431d      	orrs	r5, r3
1a00264c:	81a5      	strh	r5, [r4, #12]
1a00264e:	e7cd      	b.n	1a0025ec <__smakebuf_r+0x18>
1a002650:	1a0023e5 	.word	0x1a0023e5

1a002654 <_free_r>:
1a002654:	b538      	push	{r3, r4, r5, lr}
1a002656:	4605      	mov	r5, r0
1a002658:	2900      	cmp	r1, #0
1a00265a:	d045      	beq.n	1a0026e8 <_free_r+0x94>
1a00265c:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a002660:	1f0c      	subs	r4, r1, #4
1a002662:	2b00      	cmp	r3, #0
1a002664:	bfb8      	it	lt
1a002666:	18e4      	addlt	r4, r4, r3
1a002668:	f000 fc12 	bl	1a002e90 <__malloc_lock>
1a00266c:	4a1f      	ldr	r2, [pc, #124]	; (1a0026ec <_free_r+0x98>)
1a00266e:	6813      	ldr	r3, [r2, #0]
1a002670:	4610      	mov	r0, r2
1a002672:	b933      	cbnz	r3, 1a002682 <_free_r+0x2e>
1a002674:	6063      	str	r3, [r4, #4]
1a002676:	6014      	str	r4, [r2, #0]
1a002678:	4628      	mov	r0, r5
1a00267a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a00267e:	f000 bc0d 	b.w	1a002e9c <__malloc_unlock>
1a002682:	42a3      	cmp	r3, r4
1a002684:	d90c      	bls.n	1a0026a0 <_free_r+0x4c>
1a002686:	6821      	ldr	r1, [r4, #0]
1a002688:	1862      	adds	r2, r4, r1
1a00268a:	4293      	cmp	r3, r2
1a00268c:	bf04      	itt	eq
1a00268e:	681a      	ldreq	r2, [r3, #0]
1a002690:	685b      	ldreq	r3, [r3, #4]
1a002692:	6063      	str	r3, [r4, #4]
1a002694:	bf04      	itt	eq
1a002696:	1852      	addeq	r2, r2, r1
1a002698:	6022      	streq	r2, [r4, #0]
1a00269a:	6004      	str	r4, [r0, #0]
1a00269c:	e7ec      	b.n	1a002678 <_free_r+0x24>
1a00269e:	4613      	mov	r3, r2
1a0026a0:	685a      	ldr	r2, [r3, #4]
1a0026a2:	b10a      	cbz	r2, 1a0026a8 <_free_r+0x54>
1a0026a4:	42a2      	cmp	r2, r4
1a0026a6:	d9fa      	bls.n	1a00269e <_free_r+0x4a>
1a0026a8:	6819      	ldr	r1, [r3, #0]
1a0026aa:	1858      	adds	r0, r3, r1
1a0026ac:	42a0      	cmp	r0, r4
1a0026ae:	d10b      	bne.n	1a0026c8 <_free_r+0x74>
1a0026b0:	6820      	ldr	r0, [r4, #0]
1a0026b2:	4401      	add	r1, r0
1a0026b4:	1858      	adds	r0, r3, r1
1a0026b6:	4282      	cmp	r2, r0
1a0026b8:	6019      	str	r1, [r3, #0]
1a0026ba:	d1dd      	bne.n	1a002678 <_free_r+0x24>
1a0026bc:	6810      	ldr	r0, [r2, #0]
1a0026be:	6852      	ldr	r2, [r2, #4]
1a0026c0:	605a      	str	r2, [r3, #4]
1a0026c2:	4401      	add	r1, r0
1a0026c4:	6019      	str	r1, [r3, #0]
1a0026c6:	e7d7      	b.n	1a002678 <_free_r+0x24>
1a0026c8:	d902      	bls.n	1a0026d0 <_free_r+0x7c>
1a0026ca:	230c      	movs	r3, #12
1a0026cc:	602b      	str	r3, [r5, #0]
1a0026ce:	e7d3      	b.n	1a002678 <_free_r+0x24>
1a0026d0:	6820      	ldr	r0, [r4, #0]
1a0026d2:	1821      	adds	r1, r4, r0
1a0026d4:	428a      	cmp	r2, r1
1a0026d6:	bf04      	itt	eq
1a0026d8:	6811      	ldreq	r1, [r2, #0]
1a0026da:	6852      	ldreq	r2, [r2, #4]
1a0026dc:	6062      	str	r2, [r4, #4]
1a0026de:	bf04      	itt	eq
1a0026e0:	1809      	addeq	r1, r1, r0
1a0026e2:	6021      	streq	r1, [r4, #0]
1a0026e4:	605c      	str	r4, [r3, #4]
1a0026e6:	e7c7      	b.n	1a002678 <_free_r+0x24>
1a0026e8:	bd38      	pop	{r3, r4, r5, pc}
1a0026ea:	bf00      	nop
1a0026ec:	10000164 	.word	0x10000164

1a0026f0 <_malloc_r>:
1a0026f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0026f2:	1ccd      	adds	r5, r1, #3
1a0026f4:	f025 0503 	bic.w	r5, r5, #3
1a0026f8:	3508      	adds	r5, #8
1a0026fa:	2d0c      	cmp	r5, #12
1a0026fc:	bf38      	it	cc
1a0026fe:	250c      	movcc	r5, #12
1a002700:	2d00      	cmp	r5, #0
1a002702:	4606      	mov	r6, r0
1a002704:	db01      	blt.n	1a00270a <_malloc_r+0x1a>
1a002706:	42a9      	cmp	r1, r5
1a002708:	d903      	bls.n	1a002712 <_malloc_r+0x22>
1a00270a:	230c      	movs	r3, #12
1a00270c:	6033      	str	r3, [r6, #0]
1a00270e:	2000      	movs	r0, #0
1a002710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002712:	f000 fbbd 	bl	1a002e90 <__malloc_lock>
1a002716:	4921      	ldr	r1, [pc, #132]	; (1a00279c <_malloc_r+0xac>)
1a002718:	680a      	ldr	r2, [r1, #0]
1a00271a:	4614      	mov	r4, r2
1a00271c:	b99c      	cbnz	r4, 1a002746 <_malloc_r+0x56>
1a00271e:	4f20      	ldr	r7, [pc, #128]	; (1a0027a0 <_malloc_r+0xb0>)
1a002720:	683b      	ldr	r3, [r7, #0]
1a002722:	b923      	cbnz	r3, 1a00272e <_malloc_r+0x3e>
1a002724:	4621      	mov	r1, r4
1a002726:	4630      	mov	r0, r6
1a002728:	f7fe fb50 	bl	1a000dcc <_sbrk_r>
1a00272c:	6038      	str	r0, [r7, #0]
1a00272e:	4629      	mov	r1, r5
1a002730:	4630      	mov	r0, r6
1a002732:	f7fe fb4b 	bl	1a000dcc <_sbrk_r>
1a002736:	1c43      	adds	r3, r0, #1
1a002738:	d123      	bne.n	1a002782 <_malloc_r+0x92>
1a00273a:	230c      	movs	r3, #12
1a00273c:	6033      	str	r3, [r6, #0]
1a00273e:	4630      	mov	r0, r6
1a002740:	f000 fbac 	bl	1a002e9c <__malloc_unlock>
1a002744:	e7e3      	b.n	1a00270e <_malloc_r+0x1e>
1a002746:	6823      	ldr	r3, [r4, #0]
1a002748:	1b5b      	subs	r3, r3, r5
1a00274a:	d417      	bmi.n	1a00277c <_malloc_r+0x8c>
1a00274c:	2b0b      	cmp	r3, #11
1a00274e:	d903      	bls.n	1a002758 <_malloc_r+0x68>
1a002750:	6023      	str	r3, [r4, #0]
1a002752:	441c      	add	r4, r3
1a002754:	6025      	str	r5, [r4, #0]
1a002756:	e004      	b.n	1a002762 <_malloc_r+0x72>
1a002758:	6863      	ldr	r3, [r4, #4]
1a00275a:	42a2      	cmp	r2, r4
1a00275c:	bf0c      	ite	eq
1a00275e:	600b      	streq	r3, [r1, #0]
1a002760:	6053      	strne	r3, [r2, #4]
1a002762:	4630      	mov	r0, r6
1a002764:	f000 fb9a 	bl	1a002e9c <__malloc_unlock>
1a002768:	f104 000b 	add.w	r0, r4, #11
1a00276c:	1d23      	adds	r3, r4, #4
1a00276e:	f020 0007 	bic.w	r0, r0, #7
1a002772:	1ac2      	subs	r2, r0, r3
1a002774:	d0cc      	beq.n	1a002710 <_malloc_r+0x20>
1a002776:	1a1b      	subs	r3, r3, r0
1a002778:	50a3      	str	r3, [r4, r2]
1a00277a:	e7c9      	b.n	1a002710 <_malloc_r+0x20>
1a00277c:	4622      	mov	r2, r4
1a00277e:	6864      	ldr	r4, [r4, #4]
1a002780:	e7cc      	b.n	1a00271c <_malloc_r+0x2c>
1a002782:	1cc4      	adds	r4, r0, #3
1a002784:	f024 0403 	bic.w	r4, r4, #3
1a002788:	42a0      	cmp	r0, r4
1a00278a:	d0e3      	beq.n	1a002754 <_malloc_r+0x64>
1a00278c:	1a21      	subs	r1, r4, r0
1a00278e:	4630      	mov	r0, r6
1a002790:	f7fe fb1c 	bl	1a000dcc <_sbrk_r>
1a002794:	3001      	adds	r0, #1
1a002796:	d1dd      	bne.n	1a002754 <_malloc_r+0x64>
1a002798:	e7cf      	b.n	1a00273a <_malloc_r+0x4a>
1a00279a:	bf00      	nop
1a00279c:	10000164 	.word	0x10000164
1a0027a0:	10000168 	.word	0x10000168

1a0027a4 <__sfputc_r>:
1a0027a4:	6893      	ldr	r3, [r2, #8]
1a0027a6:	3b01      	subs	r3, #1
1a0027a8:	2b00      	cmp	r3, #0
1a0027aa:	b410      	push	{r4}
1a0027ac:	6093      	str	r3, [r2, #8]
1a0027ae:	da08      	bge.n	1a0027c2 <__sfputc_r+0x1e>
1a0027b0:	6994      	ldr	r4, [r2, #24]
1a0027b2:	42a3      	cmp	r3, r4
1a0027b4:	db01      	blt.n	1a0027ba <__sfputc_r+0x16>
1a0027b6:	290a      	cmp	r1, #10
1a0027b8:	d103      	bne.n	1a0027c2 <__sfputc_r+0x1e>
1a0027ba:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0027be:	f7ff bc6b 	b.w	1a002098 <__swbuf_r>
1a0027c2:	6813      	ldr	r3, [r2, #0]
1a0027c4:	1c58      	adds	r0, r3, #1
1a0027c6:	6010      	str	r0, [r2, #0]
1a0027c8:	7019      	strb	r1, [r3, #0]
1a0027ca:	4608      	mov	r0, r1
1a0027cc:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0027d0:	4770      	bx	lr

1a0027d2 <__sfputs_r>:
1a0027d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0027d4:	4606      	mov	r6, r0
1a0027d6:	460f      	mov	r7, r1
1a0027d8:	4614      	mov	r4, r2
1a0027da:	18d5      	adds	r5, r2, r3
1a0027dc:	42ac      	cmp	r4, r5
1a0027de:	d101      	bne.n	1a0027e4 <__sfputs_r+0x12>
1a0027e0:	2000      	movs	r0, #0
1a0027e2:	e007      	b.n	1a0027f4 <__sfputs_r+0x22>
1a0027e4:	463a      	mov	r2, r7
1a0027e6:	f814 1b01 	ldrb.w	r1, [r4], #1
1a0027ea:	4630      	mov	r0, r6
1a0027ec:	f7ff ffda 	bl	1a0027a4 <__sfputc_r>
1a0027f0:	1c43      	adds	r3, r0, #1
1a0027f2:	d1f3      	bne.n	1a0027dc <__sfputs_r+0xa>
1a0027f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0027f6:	Address 0x1a0027f6 is out of bounds.


1a0027f8 <_vfiprintf_r>:
1a0027f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0027fc:	460d      	mov	r5, r1
1a0027fe:	b09d      	sub	sp, #116	; 0x74
1a002800:	4614      	mov	r4, r2
1a002802:	461e      	mov	r6, r3
1a002804:	4607      	mov	r7, r0
1a002806:	b118      	cbz	r0, 1a002810 <_vfiprintf_r+0x18>
1a002808:	6983      	ldr	r3, [r0, #24]
1a00280a:	b90b      	cbnz	r3, 1a002810 <_vfiprintf_r+0x18>
1a00280c:	f7ff fe1e 	bl	1a00244c <__sinit>
1a002810:	4b85      	ldr	r3, [pc, #532]	; (1a002a28 <_vfiprintf_r+0x230>)
1a002812:	429d      	cmp	r5, r3
1a002814:	d11b      	bne.n	1a00284e <_vfiprintf_r+0x56>
1a002816:	687d      	ldr	r5, [r7, #4]
1a002818:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a00281a:	07d9      	lsls	r1, r3, #31
1a00281c:	d405      	bmi.n	1a00282a <_vfiprintf_r+0x32>
1a00281e:	89ab      	ldrh	r3, [r5, #12]
1a002820:	059a      	lsls	r2, r3, #22
1a002822:	d402      	bmi.n	1a00282a <_vfiprintf_r+0x32>
1a002824:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a002826:	f7ff feae 	bl	1a002586 <__retarget_lock_acquire_recursive>
1a00282a:	89ab      	ldrh	r3, [r5, #12]
1a00282c:	071b      	lsls	r3, r3, #28
1a00282e:	d501      	bpl.n	1a002834 <_vfiprintf_r+0x3c>
1a002830:	692b      	ldr	r3, [r5, #16]
1a002832:	b9eb      	cbnz	r3, 1a002870 <_vfiprintf_r+0x78>
1a002834:	4629      	mov	r1, r5
1a002836:	4638      	mov	r0, r7
1a002838:	f7ff fc80 	bl	1a00213c <__swsetup_r>
1a00283c:	b1c0      	cbz	r0, 1a002870 <_vfiprintf_r+0x78>
1a00283e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a002840:	07d8      	lsls	r0, r3, #31
1a002842:	d50e      	bpl.n	1a002862 <_vfiprintf_r+0x6a>
1a002844:	f04f 30ff 	mov.w	r0, #4294967295
1a002848:	b01d      	add	sp, #116	; 0x74
1a00284a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00284e:	4b77      	ldr	r3, [pc, #476]	; (1a002a2c <_vfiprintf_r+0x234>)
1a002850:	429d      	cmp	r5, r3
1a002852:	d101      	bne.n	1a002858 <_vfiprintf_r+0x60>
1a002854:	68bd      	ldr	r5, [r7, #8]
1a002856:	e7df      	b.n	1a002818 <_vfiprintf_r+0x20>
1a002858:	4b75      	ldr	r3, [pc, #468]	; (1a002a30 <_vfiprintf_r+0x238>)
1a00285a:	429d      	cmp	r5, r3
1a00285c:	bf08      	it	eq
1a00285e:	68fd      	ldreq	r5, [r7, #12]
1a002860:	e7da      	b.n	1a002818 <_vfiprintf_r+0x20>
1a002862:	89ab      	ldrh	r3, [r5, #12]
1a002864:	0599      	lsls	r1, r3, #22
1a002866:	d4ed      	bmi.n	1a002844 <_vfiprintf_r+0x4c>
1a002868:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a00286a:	f7ff fe8d 	bl	1a002588 <__retarget_lock_release_recursive>
1a00286e:	e7e9      	b.n	1a002844 <_vfiprintf_r+0x4c>
1a002870:	2300      	movs	r3, #0
1a002872:	9309      	str	r3, [sp, #36]	; 0x24
1a002874:	2320      	movs	r3, #32
1a002876:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a00287a:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a002a34 <_vfiprintf_r+0x23c>
1a00287e:	9603      	str	r6, [sp, #12]
1a002880:	2330      	movs	r3, #48	; 0x30
1a002882:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a002886:	f04f 0a01 	mov.w	sl, #1
1a00288a:	4623      	mov	r3, r4
1a00288c:	461e      	mov	r6, r3
1a00288e:	f813 2b01 	ldrb.w	r2, [r3], #1
1a002892:	b10a      	cbz	r2, 1a002898 <_vfiprintf_r+0xa0>
1a002894:	2a25      	cmp	r2, #37	; 0x25
1a002896:	d1f9      	bne.n	1a00288c <_vfiprintf_r+0x94>
1a002898:	ebb6 0b04 	subs.w	fp, r6, r4
1a00289c:	d00b      	beq.n	1a0028b6 <_vfiprintf_r+0xbe>
1a00289e:	465b      	mov	r3, fp
1a0028a0:	4622      	mov	r2, r4
1a0028a2:	4629      	mov	r1, r5
1a0028a4:	4638      	mov	r0, r7
1a0028a6:	f7ff ff94 	bl	1a0027d2 <__sfputs_r>
1a0028aa:	3001      	adds	r0, #1
1a0028ac:	f000 80a3 	beq.w	1a0029f6 <_vfiprintf_r+0x1fe>
1a0028b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0028b2:	445b      	add	r3, fp
1a0028b4:	9309      	str	r3, [sp, #36]	; 0x24
1a0028b6:	7833      	ldrb	r3, [r6, #0]
1a0028b8:	2b00      	cmp	r3, #0
1a0028ba:	f000 809c 	beq.w	1a0029f6 <_vfiprintf_r+0x1fe>
1a0028be:	2300      	movs	r3, #0
1a0028c0:	f04f 32ff 	mov.w	r2, #4294967295
1a0028c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a0028c8:	3601      	adds	r6, #1
1a0028ca:	9304      	str	r3, [sp, #16]
1a0028cc:	9307      	str	r3, [sp, #28]
1a0028ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a0028d2:	931a      	str	r3, [sp, #104]	; 0x68
1a0028d4:	4634      	mov	r4, r6
1a0028d6:	2205      	movs	r2, #5
1a0028d8:	f814 1b01 	ldrb.w	r1, [r4], #1
1a0028dc:	4855      	ldr	r0, [pc, #340]	; (1a002a34 <_vfiprintf_r+0x23c>)
1a0028de:	f000 fa87 	bl	1a002df0 <memchr>
1a0028e2:	9b04      	ldr	r3, [sp, #16]
1a0028e4:	b9c0      	cbnz	r0, 1a002918 <_vfiprintf_r+0x120>
1a0028e6:	06da      	lsls	r2, r3, #27
1a0028e8:	bf44      	itt	mi
1a0028ea:	2220      	movmi	r2, #32
1a0028ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0028f0:	0718      	lsls	r0, r3, #28
1a0028f2:	bf44      	itt	mi
1a0028f4:	222b      	movmi	r2, #43	; 0x2b
1a0028f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0028fa:	7832      	ldrb	r2, [r6, #0]
1a0028fc:	2a2a      	cmp	r2, #42	; 0x2a
1a0028fe:	d013      	beq.n	1a002928 <_vfiprintf_r+0x130>
1a002900:	9a07      	ldr	r2, [sp, #28]
1a002902:	4634      	mov	r4, r6
1a002904:	2000      	movs	r0, #0
1a002906:	260a      	movs	r6, #10
1a002908:	4621      	mov	r1, r4
1a00290a:	f811 3b01 	ldrb.w	r3, [r1], #1
1a00290e:	3b30      	subs	r3, #48	; 0x30
1a002910:	2b09      	cmp	r3, #9
1a002912:	d94b      	bls.n	1a0029ac <_vfiprintf_r+0x1b4>
1a002914:	b970      	cbnz	r0, 1a002934 <_vfiprintf_r+0x13c>
1a002916:	e014      	b.n	1a002942 <_vfiprintf_r+0x14a>
1a002918:	eba0 0009 	sub.w	r0, r0, r9
1a00291c:	fa0a f000 	lsl.w	r0, sl, r0
1a002920:	4318      	orrs	r0, r3
1a002922:	9004      	str	r0, [sp, #16]
1a002924:	4626      	mov	r6, r4
1a002926:	e7d5      	b.n	1a0028d4 <_vfiprintf_r+0xdc>
1a002928:	9a03      	ldr	r2, [sp, #12]
1a00292a:	1d11      	adds	r1, r2, #4
1a00292c:	6812      	ldr	r2, [r2, #0]
1a00292e:	9103      	str	r1, [sp, #12]
1a002930:	2a00      	cmp	r2, #0
1a002932:	db01      	blt.n	1a002938 <_vfiprintf_r+0x140>
1a002934:	9207      	str	r2, [sp, #28]
1a002936:	e004      	b.n	1a002942 <_vfiprintf_r+0x14a>
1a002938:	4252      	negs	r2, r2
1a00293a:	f043 0302 	orr.w	r3, r3, #2
1a00293e:	9207      	str	r2, [sp, #28]
1a002940:	9304      	str	r3, [sp, #16]
1a002942:	7823      	ldrb	r3, [r4, #0]
1a002944:	2b2e      	cmp	r3, #46	; 0x2e
1a002946:	d10c      	bne.n	1a002962 <_vfiprintf_r+0x16a>
1a002948:	7863      	ldrb	r3, [r4, #1]
1a00294a:	2b2a      	cmp	r3, #42	; 0x2a
1a00294c:	d133      	bne.n	1a0029b6 <_vfiprintf_r+0x1be>
1a00294e:	9b03      	ldr	r3, [sp, #12]
1a002950:	1d1a      	adds	r2, r3, #4
1a002952:	681b      	ldr	r3, [r3, #0]
1a002954:	9203      	str	r2, [sp, #12]
1a002956:	2b00      	cmp	r3, #0
1a002958:	bfb8      	it	lt
1a00295a:	f04f 33ff 	movlt.w	r3, #4294967295
1a00295e:	3402      	adds	r4, #2
1a002960:	9305      	str	r3, [sp, #20]
1a002962:	4e35      	ldr	r6, [pc, #212]	; (1a002a38 <_vfiprintf_r+0x240>)
1a002964:	7821      	ldrb	r1, [r4, #0]
1a002966:	2203      	movs	r2, #3
1a002968:	4630      	mov	r0, r6
1a00296a:	f000 fa41 	bl	1a002df0 <memchr>
1a00296e:	b138      	cbz	r0, 1a002980 <_vfiprintf_r+0x188>
1a002970:	2340      	movs	r3, #64	; 0x40
1a002972:	1b80      	subs	r0, r0, r6
1a002974:	fa03 f000 	lsl.w	r0, r3, r0
1a002978:	9b04      	ldr	r3, [sp, #16]
1a00297a:	4303      	orrs	r3, r0
1a00297c:	3401      	adds	r4, #1
1a00297e:	9304      	str	r3, [sp, #16]
1a002980:	f814 1b01 	ldrb.w	r1, [r4], #1
1a002984:	482d      	ldr	r0, [pc, #180]	; (1a002a3c <_vfiprintf_r+0x244>)
1a002986:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a00298a:	2206      	movs	r2, #6
1a00298c:	f000 fa30 	bl	1a002df0 <memchr>
1a002990:	2800      	cmp	r0, #0
1a002992:	d03f      	beq.n	1a002a14 <_vfiprintf_r+0x21c>
1a002994:	4b2a      	ldr	r3, [pc, #168]	; (1a002a40 <_vfiprintf_r+0x248>)
1a002996:	bb13      	cbnz	r3, 1a0029de <_vfiprintf_r+0x1e6>
1a002998:	9b03      	ldr	r3, [sp, #12]
1a00299a:	3307      	adds	r3, #7
1a00299c:	f023 0307 	bic.w	r3, r3, #7
1a0029a0:	3308      	adds	r3, #8
1a0029a2:	9303      	str	r3, [sp, #12]
1a0029a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0029a6:	4443      	add	r3, r8
1a0029a8:	9309      	str	r3, [sp, #36]	; 0x24
1a0029aa:	e76e      	b.n	1a00288a <_vfiprintf_r+0x92>
1a0029ac:	fb06 3202 	mla	r2, r6, r2, r3
1a0029b0:	2001      	movs	r0, #1
1a0029b2:	460c      	mov	r4, r1
1a0029b4:	e7a8      	b.n	1a002908 <_vfiprintf_r+0x110>
1a0029b6:	2300      	movs	r3, #0
1a0029b8:	3401      	adds	r4, #1
1a0029ba:	9305      	str	r3, [sp, #20]
1a0029bc:	4619      	mov	r1, r3
1a0029be:	260a      	movs	r6, #10
1a0029c0:	4620      	mov	r0, r4
1a0029c2:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0029c6:	3a30      	subs	r2, #48	; 0x30
1a0029c8:	2a09      	cmp	r2, #9
1a0029ca:	d903      	bls.n	1a0029d4 <_vfiprintf_r+0x1dc>
1a0029cc:	2b00      	cmp	r3, #0
1a0029ce:	d0c8      	beq.n	1a002962 <_vfiprintf_r+0x16a>
1a0029d0:	9105      	str	r1, [sp, #20]
1a0029d2:	e7c6      	b.n	1a002962 <_vfiprintf_r+0x16a>
1a0029d4:	fb06 2101 	mla	r1, r6, r1, r2
1a0029d8:	2301      	movs	r3, #1
1a0029da:	4604      	mov	r4, r0
1a0029dc:	e7f0      	b.n	1a0029c0 <_vfiprintf_r+0x1c8>
1a0029de:	ab03      	add	r3, sp, #12
1a0029e0:	9300      	str	r3, [sp, #0]
1a0029e2:	462a      	mov	r2, r5
1a0029e4:	4b17      	ldr	r3, [pc, #92]	; (1a002a44 <_vfiprintf_r+0x24c>)
1a0029e6:	a904      	add	r1, sp, #16
1a0029e8:	4638      	mov	r0, r7
1a0029ea:	f3af 8000 	nop.w
1a0029ee:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0029f2:	4680      	mov	r8, r0
1a0029f4:	d1d6      	bne.n	1a0029a4 <_vfiprintf_r+0x1ac>
1a0029f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0029f8:	07d9      	lsls	r1, r3, #31
1a0029fa:	d405      	bmi.n	1a002a08 <_vfiprintf_r+0x210>
1a0029fc:	89ab      	ldrh	r3, [r5, #12]
1a0029fe:	059a      	lsls	r2, r3, #22
1a002a00:	d402      	bmi.n	1a002a08 <_vfiprintf_r+0x210>
1a002a02:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a002a04:	f7ff fdc0 	bl	1a002588 <__retarget_lock_release_recursive>
1a002a08:	89ab      	ldrh	r3, [r5, #12]
1a002a0a:	065b      	lsls	r3, r3, #25
1a002a0c:	f53f af1a 	bmi.w	1a002844 <_vfiprintf_r+0x4c>
1a002a10:	9809      	ldr	r0, [sp, #36]	; 0x24
1a002a12:	e719      	b.n	1a002848 <_vfiprintf_r+0x50>
1a002a14:	ab03      	add	r3, sp, #12
1a002a16:	9300      	str	r3, [sp, #0]
1a002a18:	462a      	mov	r2, r5
1a002a1a:	4b0a      	ldr	r3, [pc, #40]	; (1a002a44 <_vfiprintf_r+0x24c>)
1a002a1c:	a904      	add	r1, sp, #16
1a002a1e:	4638      	mov	r0, r7
1a002a20:	f000 f888 	bl	1a002b34 <_printf_i>
1a002a24:	e7e3      	b.n	1a0029ee <_vfiprintf_r+0x1f6>
1a002a26:	bf00      	nop
1a002a28:	1a0031d0 	.word	0x1a0031d0
1a002a2c:	1a0031f0 	.word	0x1a0031f0
1a002a30:	1a0031b0 	.word	0x1a0031b0
1a002a34:	1a003214 	.word	0x1a003214
1a002a38:	1a00321a 	.word	0x1a00321a
1a002a3c:	1a00321e 	.word	0x1a00321e
1a002a40:	00000000 	.word	0x00000000
1a002a44:	1a0027d3 	.word	0x1a0027d3

1a002a48 <_printf_common>:
1a002a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002a4c:	4691      	mov	r9, r2
1a002a4e:	461f      	mov	r7, r3
1a002a50:	688a      	ldr	r2, [r1, #8]
1a002a52:	690b      	ldr	r3, [r1, #16]
1a002a54:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a002a58:	4293      	cmp	r3, r2
1a002a5a:	bfb8      	it	lt
1a002a5c:	4613      	movlt	r3, r2
1a002a5e:	f8c9 3000 	str.w	r3, [r9]
1a002a62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a002a66:	4606      	mov	r6, r0
1a002a68:	460c      	mov	r4, r1
1a002a6a:	b112      	cbz	r2, 1a002a72 <_printf_common+0x2a>
1a002a6c:	3301      	adds	r3, #1
1a002a6e:	f8c9 3000 	str.w	r3, [r9]
1a002a72:	6823      	ldr	r3, [r4, #0]
1a002a74:	0699      	lsls	r1, r3, #26
1a002a76:	bf42      	ittt	mi
1a002a78:	f8d9 3000 	ldrmi.w	r3, [r9]
1a002a7c:	3302      	addmi	r3, #2
1a002a7e:	f8c9 3000 	strmi.w	r3, [r9]
1a002a82:	6825      	ldr	r5, [r4, #0]
1a002a84:	f015 0506 	ands.w	r5, r5, #6
1a002a88:	d107      	bne.n	1a002a9a <_printf_common+0x52>
1a002a8a:	f104 0a19 	add.w	sl, r4, #25
1a002a8e:	68e3      	ldr	r3, [r4, #12]
1a002a90:	f8d9 2000 	ldr.w	r2, [r9]
1a002a94:	1a9b      	subs	r3, r3, r2
1a002a96:	42ab      	cmp	r3, r5
1a002a98:	dc28      	bgt.n	1a002aec <_printf_common+0xa4>
1a002a9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a002a9e:	6822      	ldr	r2, [r4, #0]
1a002aa0:	3300      	adds	r3, #0
1a002aa2:	bf18      	it	ne
1a002aa4:	2301      	movne	r3, #1
1a002aa6:	0692      	lsls	r2, r2, #26
1a002aa8:	d42d      	bmi.n	1a002b06 <_printf_common+0xbe>
1a002aaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a002aae:	4639      	mov	r1, r7
1a002ab0:	4630      	mov	r0, r6
1a002ab2:	47c0      	blx	r8
1a002ab4:	3001      	adds	r0, #1
1a002ab6:	d020      	beq.n	1a002afa <_printf_common+0xb2>
1a002ab8:	6823      	ldr	r3, [r4, #0]
1a002aba:	68e5      	ldr	r5, [r4, #12]
1a002abc:	f8d9 2000 	ldr.w	r2, [r9]
1a002ac0:	f003 0306 	and.w	r3, r3, #6
1a002ac4:	2b04      	cmp	r3, #4
1a002ac6:	bf08      	it	eq
1a002ac8:	1aad      	subeq	r5, r5, r2
1a002aca:	68a3      	ldr	r3, [r4, #8]
1a002acc:	6922      	ldr	r2, [r4, #16]
1a002ace:	bf0c      	ite	eq
1a002ad0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a002ad4:	2500      	movne	r5, #0
1a002ad6:	4293      	cmp	r3, r2
1a002ad8:	bfc4      	itt	gt
1a002ada:	1a9b      	subgt	r3, r3, r2
1a002adc:	18ed      	addgt	r5, r5, r3
1a002ade:	f04f 0900 	mov.w	r9, #0
1a002ae2:	341a      	adds	r4, #26
1a002ae4:	454d      	cmp	r5, r9
1a002ae6:	d11a      	bne.n	1a002b1e <_printf_common+0xd6>
1a002ae8:	2000      	movs	r0, #0
1a002aea:	e008      	b.n	1a002afe <_printf_common+0xb6>
1a002aec:	2301      	movs	r3, #1
1a002aee:	4652      	mov	r2, sl
1a002af0:	4639      	mov	r1, r7
1a002af2:	4630      	mov	r0, r6
1a002af4:	47c0      	blx	r8
1a002af6:	3001      	adds	r0, #1
1a002af8:	d103      	bne.n	1a002b02 <_printf_common+0xba>
1a002afa:	f04f 30ff 	mov.w	r0, #4294967295
1a002afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002b02:	3501      	adds	r5, #1
1a002b04:	e7c3      	b.n	1a002a8e <_printf_common+0x46>
1a002b06:	18e1      	adds	r1, r4, r3
1a002b08:	1c5a      	adds	r2, r3, #1
1a002b0a:	2030      	movs	r0, #48	; 0x30
1a002b0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a002b10:	4422      	add	r2, r4
1a002b12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a002b16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a002b1a:	3302      	adds	r3, #2
1a002b1c:	e7c5      	b.n	1a002aaa <_printf_common+0x62>
1a002b1e:	2301      	movs	r3, #1
1a002b20:	4622      	mov	r2, r4
1a002b22:	4639      	mov	r1, r7
1a002b24:	4630      	mov	r0, r6
1a002b26:	47c0      	blx	r8
1a002b28:	3001      	adds	r0, #1
1a002b2a:	d0e6      	beq.n	1a002afa <_printf_common+0xb2>
1a002b2c:	f109 0901 	add.w	r9, r9, #1
1a002b30:	e7d8      	b.n	1a002ae4 <_printf_common+0x9c>
1a002b32:	Address 0x1a002b32 is out of bounds.


1a002b34 <_printf_i>:
1a002b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a002b38:	4606      	mov	r6, r0
1a002b3a:	460c      	mov	r4, r1
1a002b3c:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a002b40:	7e09      	ldrb	r1, [r1, #24]
1a002b42:	b085      	sub	sp, #20
1a002b44:	296e      	cmp	r1, #110	; 0x6e
1a002b46:	4698      	mov	r8, r3
1a002b48:	4617      	mov	r7, r2
1a002b4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a002b4c:	f000 80ba 	beq.w	1a002cc4 <_printf_i+0x190>
1a002b50:	d824      	bhi.n	1a002b9c <_printf_i+0x68>
1a002b52:	2963      	cmp	r1, #99	; 0x63
1a002b54:	d039      	beq.n	1a002bca <_printf_i+0x96>
1a002b56:	d80a      	bhi.n	1a002b6e <_printf_i+0x3a>
1a002b58:	2900      	cmp	r1, #0
1a002b5a:	f000 80c3 	beq.w	1a002ce4 <_printf_i+0x1b0>
1a002b5e:	2958      	cmp	r1, #88	; 0x58
1a002b60:	f000 8091 	beq.w	1a002c86 <_printf_i+0x152>
1a002b64:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002b68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a002b6c:	e035      	b.n	1a002bda <_printf_i+0xa6>
1a002b6e:	2964      	cmp	r1, #100	; 0x64
1a002b70:	d001      	beq.n	1a002b76 <_printf_i+0x42>
1a002b72:	2969      	cmp	r1, #105	; 0x69
1a002b74:	d1f6      	bne.n	1a002b64 <_printf_i+0x30>
1a002b76:	6825      	ldr	r5, [r4, #0]
1a002b78:	681a      	ldr	r2, [r3, #0]
1a002b7a:	f015 0f80 	tst.w	r5, #128	; 0x80
1a002b7e:	f102 0104 	add.w	r1, r2, #4
1a002b82:	d02c      	beq.n	1a002bde <_printf_i+0xaa>
1a002b84:	6812      	ldr	r2, [r2, #0]
1a002b86:	6019      	str	r1, [r3, #0]
1a002b88:	2a00      	cmp	r2, #0
1a002b8a:	da03      	bge.n	1a002b94 <_printf_i+0x60>
1a002b8c:	232d      	movs	r3, #45	; 0x2d
1a002b8e:	4252      	negs	r2, r2
1a002b90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002b94:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a002d54 <_printf_i+0x220>
1a002b98:	230a      	movs	r3, #10
1a002b9a:	e03f      	b.n	1a002c1c <_printf_i+0xe8>
1a002b9c:	2973      	cmp	r1, #115	; 0x73
1a002b9e:	f000 80a5 	beq.w	1a002cec <_printf_i+0x1b8>
1a002ba2:	d808      	bhi.n	1a002bb6 <_printf_i+0x82>
1a002ba4:	296f      	cmp	r1, #111	; 0x6f
1a002ba6:	d021      	beq.n	1a002bec <_printf_i+0xb8>
1a002ba8:	2970      	cmp	r1, #112	; 0x70
1a002baa:	d1db      	bne.n	1a002b64 <_printf_i+0x30>
1a002bac:	6822      	ldr	r2, [r4, #0]
1a002bae:	f042 0220 	orr.w	r2, r2, #32
1a002bb2:	6022      	str	r2, [r4, #0]
1a002bb4:	e003      	b.n	1a002bbe <_printf_i+0x8a>
1a002bb6:	2975      	cmp	r1, #117	; 0x75
1a002bb8:	d018      	beq.n	1a002bec <_printf_i+0xb8>
1a002bba:	2978      	cmp	r1, #120	; 0x78
1a002bbc:	d1d2      	bne.n	1a002b64 <_printf_i+0x30>
1a002bbe:	2278      	movs	r2, #120	; 0x78
1a002bc0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a002bc4:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a002d58 <_printf_i+0x224>
1a002bc8:	e061      	b.n	1a002c8e <_printf_i+0x15a>
1a002bca:	681a      	ldr	r2, [r3, #0]
1a002bcc:	1d11      	adds	r1, r2, #4
1a002bce:	6019      	str	r1, [r3, #0]
1a002bd0:	6813      	ldr	r3, [r2, #0]
1a002bd2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a002bd6:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002bda:	2301      	movs	r3, #1
1a002bdc:	e093      	b.n	1a002d06 <_printf_i+0x1d2>
1a002bde:	6812      	ldr	r2, [r2, #0]
1a002be0:	6019      	str	r1, [r3, #0]
1a002be2:	f015 0f40 	tst.w	r5, #64	; 0x40
1a002be6:	bf18      	it	ne
1a002be8:	b212      	sxthne	r2, r2
1a002bea:	e7cd      	b.n	1a002b88 <_printf_i+0x54>
1a002bec:	f8d4 c000 	ldr.w	ip, [r4]
1a002bf0:	681a      	ldr	r2, [r3, #0]
1a002bf2:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a002bf6:	f102 0504 	add.w	r5, r2, #4
1a002bfa:	601d      	str	r5, [r3, #0]
1a002bfc:	d001      	beq.n	1a002c02 <_printf_i+0xce>
1a002bfe:	6812      	ldr	r2, [r2, #0]
1a002c00:	e003      	b.n	1a002c0a <_printf_i+0xd6>
1a002c02:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a002c06:	d0fa      	beq.n	1a002bfe <_printf_i+0xca>
1a002c08:	8812      	ldrh	r2, [r2, #0]
1a002c0a:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a002d54 <_printf_i+0x220>
1a002c0e:	296f      	cmp	r1, #111	; 0x6f
1a002c10:	bf0c      	ite	eq
1a002c12:	2308      	moveq	r3, #8
1a002c14:	230a      	movne	r3, #10
1a002c16:	2100      	movs	r1, #0
1a002c18:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a002c1c:	6865      	ldr	r5, [r4, #4]
1a002c1e:	60a5      	str	r5, [r4, #8]
1a002c20:	2d00      	cmp	r5, #0
1a002c22:	bfa2      	ittt	ge
1a002c24:	6821      	ldrge	r1, [r4, #0]
1a002c26:	f021 0104 	bicge.w	r1, r1, #4
1a002c2a:	6021      	strge	r1, [r4, #0]
1a002c2c:	b90a      	cbnz	r2, 1a002c32 <_printf_i+0xfe>
1a002c2e:	2d00      	cmp	r5, #0
1a002c30:	d046      	beq.n	1a002cc0 <_printf_i+0x18c>
1a002c32:	4605      	mov	r5, r0
1a002c34:	fbb2 f1f3 	udiv	r1, r2, r3
1a002c38:	fb03 2e11 	mls	lr, r3, r1, r2
1a002c3c:	4293      	cmp	r3, r2
1a002c3e:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a002c42:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a002c46:	d939      	bls.n	1a002cbc <_printf_i+0x188>
1a002c48:	2b08      	cmp	r3, #8
1a002c4a:	d10b      	bne.n	1a002c64 <_printf_i+0x130>
1a002c4c:	6823      	ldr	r3, [r4, #0]
1a002c4e:	07da      	lsls	r2, r3, #31
1a002c50:	d508      	bpl.n	1a002c64 <_printf_i+0x130>
1a002c52:	6923      	ldr	r3, [r4, #16]
1a002c54:	6862      	ldr	r2, [r4, #4]
1a002c56:	429a      	cmp	r2, r3
1a002c58:	bfde      	ittt	le
1a002c5a:	2330      	movle	r3, #48	; 0x30
1a002c5c:	f805 3c01 	strble.w	r3, [r5, #-1]
1a002c60:	f105 35ff 	addle.w	r5, r5, #4294967295
1a002c64:	1b40      	subs	r0, r0, r5
1a002c66:	6120      	str	r0, [r4, #16]
1a002c68:	f8cd 8000 	str.w	r8, [sp]
1a002c6c:	463b      	mov	r3, r7
1a002c6e:	aa03      	add	r2, sp, #12
1a002c70:	4621      	mov	r1, r4
1a002c72:	4630      	mov	r0, r6
1a002c74:	f7ff fee8 	bl	1a002a48 <_printf_common>
1a002c78:	3001      	adds	r0, #1
1a002c7a:	d149      	bne.n	1a002d10 <_printf_i+0x1dc>
1a002c7c:	f04f 30ff 	mov.w	r0, #4294967295
1a002c80:	b005      	add	sp, #20
1a002c82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a002c86:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a002d54 <_printf_i+0x220>
1a002c8a:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a002c8e:	681d      	ldr	r5, [r3, #0]
1a002c90:	6821      	ldr	r1, [r4, #0]
1a002c92:	f855 2b04 	ldr.w	r2, [r5], #4
1a002c96:	601d      	str	r5, [r3, #0]
1a002c98:	060d      	lsls	r5, r1, #24
1a002c9a:	d50b      	bpl.n	1a002cb4 <_printf_i+0x180>
1a002c9c:	07cd      	lsls	r5, r1, #31
1a002c9e:	bf44      	itt	mi
1a002ca0:	f041 0120 	orrmi.w	r1, r1, #32
1a002ca4:	6021      	strmi	r1, [r4, #0]
1a002ca6:	b91a      	cbnz	r2, 1a002cb0 <_printf_i+0x17c>
1a002ca8:	6823      	ldr	r3, [r4, #0]
1a002caa:	f023 0320 	bic.w	r3, r3, #32
1a002cae:	6023      	str	r3, [r4, #0]
1a002cb0:	2310      	movs	r3, #16
1a002cb2:	e7b0      	b.n	1a002c16 <_printf_i+0xe2>
1a002cb4:	064b      	lsls	r3, r1, #25
1a002cb6:	bf48      	it	mi
1a002cb8:	b292      	uxthmi	r2, r2
1a002cba:	e7ef      	b.n	1a002c9c <_printf_i+0x168>
1a002cbc:	460a      	mov	r2, r1
1a002cbe:	e7b9      	b.n	1a002c34 <_printf_i+0x100>
1a002cc0:	4605      	mov	r5, r0
1a002cc2:	e7c1      	b.n	1a002c48 <_printf_i+0x114>
1a002cc4:	681a      	ldr	r2, [r3, #0]
1a002cc6:	f8d4 c000 	ldr.w	ip, [r4]
1a002cca:	6961      	ldr	r1, [r4, #20]
1a002ccc:	1d15      	adds	r5, r2, #4
1a002cce:	601d      	str	r5, [r3, #0]
1a002cd0:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a002cd4:	6813      	ldr	r3, [r2, #0]
1a002cd6:	d001      	beq.n	1a002cdc <_printf_i+0x1a8>
1a002cd8:	6019      	str	r1, [r3, #0]
1a002cda:	e003      	b.n	1a002ce4 <_printf_i+0x1b0>
1a002cdc:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a002ce0:	d0fa      	beq.n	1a002cd8 <_printf_i+0x1a4>
1a002ce2:	8019      	strh	r1, [r3, #0]
1a002ce4:	2300      	movs	r3, #0
1a002ce6:	6123      	str	r3, [r4, #16]
1a002ce8:	4605      	mov	r5, r0
1a002cea:	e7bd      	b.n	1a002c68 <_printf_i+0x134>
1a002cec:	681a      	ldr	r2, [r3, #0]
1a002cee:	1d11      	adds	r1, r2, #4
1a002cf0:	6019      	str	r1, [r3, #0]
1a002cf2:	6815      	ldr	r5, [r2, #0]
1a002cf4:	6862      	ldr	r2, [r4, #4]
1a002cf6:	2100      	movs	r1, #0
1a002cf8:	4628      	mov	r0, r5
1a002cfa:	f000 f879 	bl	1a002df0 <memchr>
1a002cfe:	b108      	cbz	r0, 1a002d04 <_printf_i+0x1d0>
1a002d00:	1b40      	subs	r0, r0, r5
1a002d02:	6060      	str	r0, [r4, #4]
1a002d04:	6863      	ldr	r3, [r4, #4]
1a002d06:	6123      	str	r3, [r4, #16]
1a002d08:	2300      	movs	r3, #0
1a002d0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002d0e:	e7ab      	b.n	1a002c68 <_printf_i+0x134>
1a002d10:	6923      	ldr	r3, [r4, #16]
1a002d12:	462a      	mov	r2, r5
1a002d14:	4639      	mov	r1, r7
1a002d16:	4630      	mov	r0, r6
1a002d18:	47c0      	blx	r8
1a002d1a:	3001      	adds	r0, #1
1a002d1c:	d0ae      	beq.n	1a002c7c <_printf_i+0x148>
1a002d1e:	6823      	ldr	r3, [r4, #0]
1a002d20:	079b      	lsls	r3, r3, #30
1a002d22:	d413      	bmi.n	1a002d4c <_printf_i+0x218>
1a002d24:	68e0      	ldr	r0, [r4, #12]
1a002d26:	9b03      	ldr	r3, [sp, #12]
1a002d28:	4298      	cmp	r0, r3
1a002d2a:	bfb8      	it	lt
1a002d2c:	4618      	movlt	r0, r3
1a002d2e:	e7a7      	b.n	1a002c80 <_printf_i+0x14c>
1a002d30:	2301      	movs	r3, #1
1a002d32:	464a      	mov	r2, r9
1a002d34:	4639      	mov	r1, r7
1a002d36:	4630      	mov	r0, r6
1a002d38:	47c0      	blx	r8
1a002d3a:	3001      	adds	r0, #1
1a002d3c:	d09e      	beq.n	1a002c7c <_printf_i+0x148>
1a002d3e:	3501      	adds	r5, #1
1a002d40:	68e3      	ldr	r3, [r4, #12]
1a002d42:	9a03      	ldr	r2, [sp, #12]
1a002d44:	1a9b      	subs	r3, r3, r2
1a002d46:	42ab      	cmp	r3, r5
1a002d48:	dcf2      	bgt.n	1a002d30 <_printf_i+0x1fc>
1a002d4a:	e7eb      	b.n	1a002d24 <_printf_i+0x1f0>
1a002d4c:	2500      	movs	r5, #0
1a002d4e:	f104 0919 	add.w	r9, r4, #25
1a002d52:	e7f5      	b.n	1a002d40 <_printf_i+0x20c>
1a002d54:	1a003225 	.word	0x1a003225
1a002d58:	1a003236 	.word	0x1a003236

1a002d5c <__sread>:
1a002d5c:	b510      	push	{r4, lr}
1a002d5e:	460c      	mov	r4, r1
1a002d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002d64:	f7fe f80c 	bl	1a000d80 <_read_r>
1a002d68:	2800      	cmp	r0, #0
1a002d6a:	bfab      	itete	ge
1a002d6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a002d6e:	89a3      	ldrhlt	r3, [r4, #12]
1a002d70:	181b      	addge	r3, r3, r0
1a002d72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002d76:	bfac      	ite	ge
1a002d78:	6563      	strge	r3, [r4, #84]	; 0x54
1a002d7a:	81a3      	strhlt	r3, [r4, #12]
1a002d7c:	bd10      	pop	{r4, pc}

1a002d7e <__swrite>:
1a002d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002d82:	461f      	mov	r7, r3
1a002d84:	898b      	ldrh	r3, [r1, #12]
1a002d86:	05db      	lsls	r3, r3, #23
1a002d88:	4605      	mov	r5, r0
1a002d8a:	460c      	mov	r4, r1
1a002d8c:	4616      	mov	r6, r2
1a002d8e:	d505      	bpl.n	1a002d9c <__swrite+0x1e>
1a002d90:	2302      	movs	r3, #2
1a002d92:	2200      	movs	r2, #0
1a002d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002d98:	f7fd ffed 	bl	1a000d76 <_lseek_r>
1a002d9c:	89a3      	ldrh	r3, [r4, #12]
1a002d9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002da2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a002da6:	81a3      	strh	r3, [r4, #12]
1a002da8:	4632      	mov	r2, r6
1a002daa:	463b      	mov	r3, r7
1a002dac:	4628      	mov	r0, r5
1a002dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002db2:	f7fe b81b 	b.w	1a000dec <_write_r>

1a002db6 <__sseek>:
1a002db6:	b510      	push	{r4, lr}
1a002db8:	460c      	mov	r4, r1
1a002dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002dbe:	f7fd ffda 	bl	1a000d76 <_lseek_r>
1a002dc2:	1c43      	adds	r3, r0, #1
1a002dc4:	89a3      	ldrh	r3, [r4, #12]
1a002dc6:	bf15      	itete	ne
1a002dc8:	6560      	strne	r0, [r4, #84]	; 0x54
1a002dca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a002dce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a002dd2:	81a3      	strheq	r3, [r4, #12]
1a002dd4:	bf18      	it	ne
1a002dd6:	81a3      	strhne	r3, [r4, #12]
1a002dd8:	bd10      	pop	{r4, pc}

1a002dda <__sclose>:
1a002dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002dde:	f7fd bfb7 	b.w	1a000d50 <_close_r>
1a002de2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a002de6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a002dea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a002dee:	Address 0x1a002dee is out of bounds.


1a002df0 <memchr>:
1a002df0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a002df4:	2a10      	cmp	r2, #16
1a002df6:	db2b      	blt.n	1a002e50 <memchr+0x60>
1a002df8:	f010 0f07 	tst.w	r0, #7
1a002dfc:	d008      	beq.n	1a002e10 <memchr+0x20>
1a002dfe:	f810 3b01 	ldrb.w	r3, [r0], #1
1a002e02:	3a01      	subs	r2, #1
1a002e04:	428b      	cmp	r3, r1
1a002e06:	d02d      	beq.n	1a002e64 <memchr+0x74>
1a002e08:	f010 0f07 	tst.w	r0, #7
1a002e0c:	b342      	cbz	r2, 1a002e60 <memchr+0x70>
1a002e0e:	d1f6      	bne.n	1a002dfe <memchr+0xe>
1a002e10:	b4f0      	push	{r4, r5, r6, r7}
1a002e12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a002e16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a002e1a:	f022 0407 	bic.w	r4, r2, #7
1a002e1e:	f07f 0700 	mvns.w	r7, #0
1a002e22:	2300      	movs	r3, #0
1a002e24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a002e28:	3c08      	subs	r4, #8
1a002e2a:	ea85 0501 	eor.w	r5, r5, r1
1a002e2e:	ea86 0601 	eor.w	r6, r6, r1
1a002e32:	fa85 f547 	uadd8	r5, r5, r7
1a002e36:	faa3 f587 	sel	r5, r3, r7
1a002e3a:	fa86 f647 	uadd8	r6, r6, r7
1a002e3e:	faa5 f687 	sel	r6, r5, r7
1a002e42:	b98e      	cbnz	r6, 1a002e68 <memchr+0x78>
1a002e44:	d1ee      	bne.n	1a002e24 <memchr+0x34>
1a002e46:	bcf0      	pop	{r4, r5, r6, r7}
1a002e48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a002e4c:	f002 0207 	and.w	r2, r2, #7
1a002e50:	b132      	cbz	r2, 1a002e60 <memchr+0x70>
1a002e52:	f810 3b01 	ldrb.w	r3, [r0], #1
1a002e56:	3a01      	subs	r2, #1
1a002e58:	ea83 0301 	eor.w	r3, r3, r1
1a002e5c:	b113      	cbz	r3, 1a002e64 <memchr+0x74>
1a002e5e:	d1f8      	bne.n	1a002e52 <memchr+0x62>
1a002e60:	2000      	movs	r0, #0
1a002e62:	4770      	bx	lr
1a002e64:	3801      	subs	r0, #1
1a002e66:	4770      	bx	lr
1a002e68:	2d00      	cmp	r5, #0
1a002e6a:	bf06      	itte	eq
1a002e6c:	4635      	moveq	r5, r6
1a002e6e:	3803      	subeq	r0, #3
1a002e70:	3807      	subne	r0, #7
1a002e72:	f015 0f01 	tst.w	r5, #1
1a002e76:	d107      	bne.n	1a002e88 <memchr+0x98>
1a002e78:	3001      	adds	r0, #1
1a002e7a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a002e7e:	bf02      	ittt	eq
1a002e80:	3001      	addeq	r0, #1
1a002e82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a002e86:	3001      	addeq	r0, #1
1a002e88:	bcf0      	pop	{r4, r5, r6, r7}
1a002e8a:	3801      	subs	r0, #1
1a002e8c:	4770      	bx	lr
1a002e8e:	bf00      	nop

1a002e90 <__malloc_lock>:
1a002e90:	4801      	ldr	r0, [pc, #4]	; (1a002e98 <__malloc_lock+0x8>)
1a002e92:	f7ff bb78 	b.w	1a002586 <__retarget_lock_acquire_recursive>
1a002e96:	bf00      	nop
1a002e98:	10000184 	.word	0x10000184

1a002e9c <__malloc_unlock>:
1a002e9c:	4801      	ldr	r0, [pc, #4]	; (1a002ea4 <__malloc_unlock+0x8>)
1a002e9e:	f7ff bb73 	b.w	1a002588 <__retarget_lock_release_recursive>
1a002ea2:	bf00      	nop
1a002ea4:	10000184 	.word	0x10000184
1a002ea8:	6f6c6156 	.word	0x6f6c6156
1a002eac:	4f502072 	.word	0x4f502072
1a002eb0:	25203a54 	.word	0x25203a54
1a002eb4:	ff000a64 	.word	0xff000a64
1a002eb8:	4552202a 	.word	0x4552202a
1a002ebc:	2059414c 	.word	0x2059414c
1a002ec0:	6425203a 	.word	0x6425203a
1a002ec4:	000a2a20 	.word	0x000a2a20
1a002ec8:	4f54202a 	.word	0x4f54202a
1a002ecc:	454c4747 	.word	0x454c4747
1a002ed0:	25203a20 	.word	0x25203a20
1a002ed4:	0a2a2064 	.word	0x0a2a2064
1a002ed8:	ffffff00 	.word	0xffffff00
1a002edc:	554c202a 	.word	0x554c202a
1a002ee0:	203a2058 	.word	0x203a2058
1a002ee4:	2046464f 	.word	0x2046464f
1a002ee8:	ffff002a 	.word	0xffff002a
1a002eec:	4950202a 	.word	0x4950202a
1a002ef0:	203a2052 	.word	0x203a2052
1a002ef4:	2046464f 	.word	0x2046464f
1a002ef8:	ffff002a 	.word	0xffff002a

1a002efc <gpioPinsInit>:
1a002efc:	02000104 00050701 05010d03 04080100     ................
1a002f0c:	02020002 02000304 00000403 04070002     ................
1a002f1c:	030c0300 09050402 05040103 04030208     ................
1a002f2c:	04020305 06040504 0802000c 03000b06     ................
1a002f3c:	00090607 07060503 060f0504 03030004     ................
1a002f4c:	02000404 00050404 06040502 04060200     ................
1a002f5c:	0c050408 05040a04 0003010e 14010a00     ................
1a002f6c:	010f0000 0d000012 00001101 0010010c     ................
1a002f7c:	07070300 000f0300 01000001 00000000     ................
1a002f8c:	000a0600 08060603 06100504 04030005     ................
1a002f9c:	03000106 04090400 04010d05 010b0000     ................
1a002fac:	0200000f 00000001 00010104 02010800     ................
1a002fbc:	01090000 09010006 05040002 04010200     ................
1a002fcc:	02020105 02020504 0e00000a 01000b02     ................
1a002fdc:	000c020b 00040c01 04000200 01020001     ................
1a002fec:	02000204 00030402 03070302 070b0300     ................
1a002ffc:	0c030004 03000507 0006070d 01020e03     ................
1a00300c:	04010504 06020006 02000504 00040405     ................
1a00301c:	08040402 040c0504 0d050409 05040a04     ................
1a00302c:	0005010e ffff0801                       ........

1a003034 <ultrasonicSensorsIrqMap>:
1a003034:	ff020100                                ....

1a003038 <InitClkStates>:
1a003038:	01010f01                                ....

1a00303c <pinmuxing>:
1a00303c:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a00304c:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a00305c:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a00306c:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a00307c:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a00308c:	00d50301 00d50401 00160107 00560207     ..............V.
1a00309c:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0030ac:	00570206                                ..W.

1a0030b0 <ExtRateIn>:
1a0030b0:	00000000                                ....

1a0030b4 <GpioButtons>:
1a0030b4:	08000400 09010900                       ........

1a0030bc <GpioLeds>:
1a0030bc:	01050005 0e000205 0c010b01              ............

1a0030c8 <GpioPorts>:
1a0030c8:	03030003 0f050403 05031005 07030603     ................
1a0030d8:	ffff0802                                ....

1a0030dc <OscRateIn>:
1a0030dc:	00b71b00                                ....

1a0030e0 <InitClkStates>:
1a0030e0:	00010100 00010909 0001090a 01010701     ................
1a0030f0:	00010902 00010906 0101090c 0001090d     ................
1a003100:	0001090e 0001090f 00010910 00010911     ................
1a003110:	00010912 00010913 00011114 00011119     ................
1a003120:	0001111a 0001111b 08040201 0f0f0f03     ................
1a003130:	000000ff                                ....

1a003134 <periph_to_base>:
1a003134:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a003144:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a003154:	000100e0 01000100 01200003 00060120     .......... . ...
1a003164:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a003174:	01820013 00120182 01a201a2 01c20011     ................
1a003184:	001001c2 01e201e2 0202000f 000e0202     ................
1a003194:	02220222 0223000d 001c0223              "."...#.#...

1a0031a0 <UART_BClock>:
1a0031a0:	01a201c2 01620182                       ......b.

1a0031a8 <UART_PClock>:
1a0031a8:	00820081 00a200a1                       ........

1a0031b0 <__sf_fake_stderr>:
	...

1a0031d0 <__sf_fake_stdin>:
	...

1a0031f0 <__sf_fake_stdout>:
	...

1a003210 <_global_impure_ptr>:
1a003210:	100000d4 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a003220:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a003230:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a003240:	64636261 ff006665                       abcdef..
