#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012671dca530 .scope module, "testbench_or_gate_32bit" "testbench_or_gate_32bit" 2 3;
 .timescale 0 0;
v0000012671e8be00_0 .var "test_a", 31 0;
v0000012671e8bea0_0 .var "test_b", 31 0;
v0000012671e8bf40_0 .net "test_y", 31 0, L_0000012671e8a790;  1 drivers
S_0000012671dcad40 .scope module, "uut_or_gate" "or_gate_32bit" 2 9, 3 3 0, S_0000012671dca530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
L_0000012671e8a790 .functor OR 32, v0000012671e8be00_0, v0000012671e8bea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012671d92f40_0 .net "a", 31 0, v0000012671e8be00_0;  1 drivers
v0000012671e8bcc0_0 .net "b", 31 0, v0000012671e8bea0_0;  1 drivers
v0000012671e8bd60_0 .net "y", 31 0, L_0000012671e8a790;  alias, 1 drivers
    .scope S_0000012671dca530;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "or_gate_32bit.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012671dca530 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000012671dca530;
T_1 ;
    %vpi_call 2 21 "$display", "Starting simulation for OR gate..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012671e8be00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012671e8bea0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 27 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000012671e8be00_0, v0000012671e8bea0_0, v0000012671e8bf40_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000012671e8be00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012671e8bea0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 33 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000012671e8be00_0, v0000012671e8bea0_0, v0000012671e8bf40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012671e8be00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000012671e8bea0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 39 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000012671e8be00_0, v0000012671e8bea0_0, v0000012671e8bf40_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000012671e8be00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000012671e8bea0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000012671e8be00_0, v0000012671e8bea0_0, v0000012671e8bf40_0 {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000012671e8be00_0, 0, 32;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0000012671e8bea0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "Time=%0t: A=0x%h, B=0x%h, Y=0x%h", $time, v0000012671e8be00_0, v0000012671e8bea0_0, v0000012671e8bf40_0 {0 0 0};
    %vpi_call 2 53 "$display", "Finishing simulation for OR gate." {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_or_gate_32bit.v";
    "or_gate_32bit.v";
