// Seed: 692297622
macromodule module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    input supply0 id_6,
    output tri id_7,
    output supply0 id_8,
    output tri id_9,
    output wor id_10,
    input supply1 id_11,
    input supply1 id_12
);
  wire id_14, id_15, id_16;
  wire id_17;
  assign id_0 = id_11;
  wire id_18, id_19;
  wire id_20;
  assign id_7 = id_1;
  wire id_21 = id_12, id_22;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input uwire id_2
    , id_18,
    input tri1 id_3,
    input uwire id_4,
    output supply0 id_5,
    output uwire id_6,
    input wand id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wand id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wand id_15,
    output wire id_16
);
  assign (strong1, weak0) id_5 = 1;
  module_0(
      id_14, id_2, id_4, id_2, id_9, id_13, id_4, id_5, id_6, id_5, id_5, id_15, id_15
  );
endmodule
