// Seed: 1119704432
module module_0 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7
);
  tri0 id_9, id_10;
  assign id_0 = ~id_9;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    id_15,
    output supply1 id_7,
    input tri id_8,
    output uwire id_9,
    output supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wor id_13
);
  assign id_10 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_13,
      id_2,
      id_2,
      id_0,
      id_5
  );
  assign modCall_1.type_3 = 0;
  assign id_9 = id_12;
endmodule
