Fitter report for vga_display
Fri Jun 02 15:17:43 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Parallel Expander
 21. Shareable Expander
 22. Logic Cell Interconnection
 23. Fitter Device Options
 24. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Successful - Fri Jun 02 15:17:43 2023    ;
; Quartus II Version    ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name         ; vga_display                              ;
; Top-level Entity Name ; vga_display                              ;
; Family                ; MAX7000S                                 ;
; Device                ; EPM7128SLC84-15                          ;
; Timing Models         ; Final                                    ;
; Total macrocells      ; 49 / 128 ( 38 % )                        ;
; Total pins            ; 12 / 68 ( 18 % )                         ;
+-----------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Administrator/Desktop/vga_final/vga-display/vga_display.pin.


+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-----------------------------------+--------------------------------------------------------+
; Resource                          ; Usage                                                  ;
+-----------------------------------+--------------------------------------------------------+
; Logic cells                       ; 49 / 128 ( 38 % )                                      ;
; Registers                         ; 27 / 128 ( 21 % )                                      ;
; Number of pterms used             ; 186                                                    ;
; User inserted logic elements      ; 0                                                      ;
; I/O pins                          ; 12 / 68 ( 18 % )                                       ;
;     -- Clock pins                 ; 0 / 2 ( 0 % )                                          ;
;     -- Dedicated input pins       ; 1 / 2 ( 50 % )                                         ;
; Global signals                    ; 1                                                      ;
; Shareable expanders               ; 7 / 128 ( 5 % )                                        ;
; Parallel expanders                ; 16 / 120 ( 13 % )                                      ;
; Cells using turbo bit             ; 49 / 128 ( 38 % )                                      ;
; Maximum fan-out node              ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9] ;
; Maximum fan-out                   ; 20                                                     ;
; Highest non-global fan-out signal ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9] ;
; Highest non-global fan-out        ; 20                                                     ;
; Total fan-out                     ; 424                                                    ;
; Average fan-out                   ; 6.24                                                   ;
+-----------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; clk  ; 55    ; --       ; 6   ; 10                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; clr  ; 1     ; --       ; --  ; 2                     ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; qd   ; 60    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                              ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; VGAB ; 36    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; VGAG ; 35    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; VGAH ; 37    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; VGAR ; 34    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; VGAV ; 39    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; clr            ; input  ; TTL          ;         ; Y               ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; VGAR           ; output ; TTL          ;         ; Y               ;
; 35       ; 34         ; --       ; VGAG           ; output ; TTL          ;         ; Y               ;
; 36       ; 35         ; --       ; VGAB           ; output ; TTL          ;         ; Y               ;
; 37       ; 36         ; --       ; VGAH           ; output ; TTL          ;         ; Y               ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; VGAV           ; output ; TTL          ;         ; Y               ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 45       ; 44         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 46       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 49       ; 48         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 50       ; 49         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 51       ; 50         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 55       ; 54         ; --       ; clk            ; input  ; TTL          ;         ; Y               ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; qd             ; input  ; TTL          ;         ; Y               ;
; 61       ; 60         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ; 69         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 74       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 75       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; GND+           ;        ;              ;         ;                 ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; clr  ; 1     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                               ;
+-----------------------------------+------------+------+--------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Macrocells ; Pins ; Full Hierarchy Name                                          ; Library Name ;
+-----------------------------------+------------+------+--------------------------------------------------------------+--------------+
; |vga_display                      ; 49         ; 12   ; |vga_display                                                 ; work         ;
;    |display:inst|                 ; 14         ; 0    ; |vga_display|display:inst                                    ; work         ;
;    |line_controller:inst1|        ; 12         ; 0    ; |vga_display|line_controller:inst1                           ; work         ;
;       |lpm_counter:counter_rtl_0| ; 5          ; 0    ; |vga_display|line_controller:inst1|lpm_counter:counter_rtl_0 ; work         ;
;    |mode_selector:inst2|          ; 2          ; 0    ; |vga_display|mode_selector:inst2                             ; work         ;
;    |row_controller:inst3|         ; 21         ; 0    ; |vga_display|row_controller:inst3                            ; work         ;
;       |lpm_counter:counter_rtl_1| ; 13         ; 0    ; |vga_display|row_controller:inst3|lpm_counter:counter_rtl_1  ; work         ;
+-----------------------------------+------------+------+--------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                   ;
+----------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                       ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+----------------------------+----------+---------+--------------+--------+----------------------+------------------+
; clk                        ; PIN_55   ; 10      ; Clock        ; no     ; --                   ; --               ;
; clr                        ; PIN_1    ; 2       ; Async. clear ; yes    ; On                   ; --               ;
; line_controller:inst1|flag ; LC56     ; 16      ; Clock        ; no     ; --                   ; --               ;
; qd                         ; PIN_60   ; 2       ; Clock        ; no     ; --                   ; --               ;
+----------------------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clr  ; PIN_1    ; 2       ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+---------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                     ;
+-----------------------------------------------------------+---------+
; Name                                                      ; Fan-Out ;
+-----------------------------------------------------------+---------+
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9]    ; 20      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]    ; 19      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2]    ; 18      ;
; mode_selector:inst2|tmp[0]                                ; 18      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5]    ; 17      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4]    ; 17      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]    ; 17      ;
; line_controller:inst1|part[1]                             ; 17      ;
; mode_selector:inst2|tmp[1]                                ; 17      ;
; line_controller:inst1|flag                                ; 16      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6]    ; 15      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7]    ; 15      ;
; line_controller:inst1|part[0]                             ; 15      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0]    ; 15      ;
; line_controller:inst1|part[2]                             ; 15      ;
; line_controller:inst1|part[3]                             ; 15      ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8]    ; 14      ;
; row_controller:inst3|part[0]                              ; 12      ;
; row_controller:inst3|part[2]                              ; 12      ;
; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0]   ; 11      ;
; clk                                                       ; 10      ;
; row_controller:inst3|part[1]                              ; 10      ;
; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1]   ; 10      ;
; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2]   ; 9       ;
; row_controller:inst3|part[3]                              ; 8       ;
; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3]   ; 8       ;
; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4]   ; 7       ;
; display:inst|Mux2~4sexpand2                               ; 3       ;
; display:inst|Mux2~4sexpand1                               ; 3       ;
; display:inst|Mux2~4sexpand0                               ; 3       ;
; qd                                                        ; 2       ;
; display:inst|RGB[0]~64                                    ; 2       ;
; display:inst|RGB[2]~60                                    ; 2       ;
; display:inst|Mux0~12                                      ; 2       ;
; display:inst|Mux0~11                                      ; 2       ;
; display:inst|Mux0~10                                      ; 2       ;
; display:inst|Mux0~9                                       ; 2       ;
; display:inst|RGB[1]~56                                    ; 2       ;
; display:inst|Mux3~26                                      ; 1       ;
; display:inst|Mux3~20                                      ; 1       ;
; display:inst|Mux3~15                                      ; 1       ;
; display:inst|Mux0~28                                      ; 1       ;
; display:inst|Mux0~22                                      ; 1       ;
; display:inst|Mux0~20                                      ; 1       ;
; display:inst|Mux1~19                                      ; 1       ;
; display:inst|Mux1~14                                      ; 1       ;
; row_controller:inst3|part~51                              ; 1       ;
; row_controller:inst3|part~48                              ; 1       ;
; row_controller:inst3|part~43                              ; 1       ;
; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]~69 ; 1       ;
+-----------------------------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 57 / 288 ( 20 % ) ;
; PIAs                       ; 57 / 288 ( 20 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------------+
; LAB External Interconnect                                                  ;
+----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 7.13) ; Number of LABs  (Total = 4) ;
+----------------------------------------------+-----------------------------+
; 0 - 2                                        ; 4                           ;
; 3 - 5                                        ; 0                           ;
; 6 - 8                                        ; 1                           ;
; 9 - 11                                       ; 2                           ;
; 12 - 14                                      ; 0                           ;
; 15 - 17                                      ; 0                           ;
; 18 - 20                                      ; 0                           ;
; 21 - 23                                      ; 0                           ;
; 24 - 26                                      ; 0                           ;
; 27 - 29                                      ; 1                           ;
+----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 6.13) ; Number of LABs  (Total = 4) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 4                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 1                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 2                           ;
; 14                                     ; 0                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 8                            ;
; 2                        ; 1                            ;
; 3                        ; 2                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 0.88) ; Number of LABs  (Total = 2) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 6                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 1                           ;
; 4                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC2        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], line_controller:inst1|flag                                                         ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2]~66, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]~69, row_controller:inst3|part~43, row_controller:inst3|part~51                                                                                           ;
;  A  ; LC7        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]                                                                                                                                                ; row_controller:inst3|part[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC4        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2]~66, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], line_controller:inst1|flag ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2]~66, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]~69, row_controller:inst3|part~43, row_controller:inst3|part~51                                                                ;
;  A  ; LC6        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]~69, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], line_controller:inst1|flag ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]~69, row_controller:inst3|part~43, row_controller:inst3|part~48, row_controller:inst3|part~51                                                               ;
;  A  ; LC12       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], line_controller:inst1|flag                                                                                                                                                                                                                                                                                            ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part~43, row_controller:inst3|part~51                                                                                                                                                        ;
;  A  ; LC11       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], line_controller:inst1|flag                                                                                                                                                                                                                                    ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part~43, row_controller:inst3|part~48, row_controller:inst3|part~51                                                                                                                                                                                  ;
;  A  ; LC8        ; row_controller:inst3|part~43, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], line_controller:inst1|flag                                                                                      ; display:inst|Mux1~7, display:inst|Mux0~8, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~20, display:inst|Mux3~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC5        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC3        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC1        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC15       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], line_controller:inst1|flag                                                                                                                    ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|part[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2]~66, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]~69, row_controller:inst3|part~51                                                                                                                            ;
;  A  ; LC10       ; row_controller:inst3|part~48, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], line_controller:inst1|flag                                                                                                                                              ; display:inst|Mux1~7, display:inst|Mux0~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC9        ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                ; row_controller:inst3|part[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC20       ; display:inst|Mux0~28, display:inst|Mux0~12, line_controller:inst1|part[1], mode_selector:inst2|tmp[1], mode_selector:inst2|tmp[0], line_controller:inst1|part[3], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part[1], row_controller:inst3|part[2], display:inst|Mux0~10, display:inst|Mux0~9, line_controller:inst1|part[2], display:inst|Mux0~11                                                                                                                                                                                                                                                                              ; display:inst|RGB[2]~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC28       ; clr, mode_selector:inst2|tmp[0], qd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; display:inst|Mux1~7, display:inst|Mux0~10, display:inst|Mux0~11, display:inst|Mux0~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~15, display:inst|Mux3~20, display:inst|Mux3~26, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand1, display:inst|Mux2~4sexpand2, display:inst|RGB[1]~56, display:inst|RGB[2]~60, display:inst|RGB[0]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC25       ; mode_selector:inst2|tmp[1], mode_selector:inst2|tmp[0], line_controller:inst1|part[3], line_controller:inst1|part[0], line_controller:inst1|part[2], line_controller:inst1|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[1], row_controller:inst3|part[0]                                                                                                                                                                                                                                                                                                                                                            ; display:inst|Mux1~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC17       ; line_controller:inst1|part[0], line_controller:inst1|part[1], mode_selector:inst2|tmp[0], line_controller:inst1|part[2], line_controller:inst1|part[3], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part[1], row_controller:inst3|part[2]                                                                                                                                                                                                                                                                                                                                                                                        ; display:inst|Mux0~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC18       ; display:inst|Mux0~20, line_controller:inst1|part[0], line_controller:inst1|part[1], mode_selector:inst2|tmp[1], mode_selector:inst2|tmp[0], line_controller:inst1|part[2], line_controller:inst1|part[3], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part[1], row_controller:inst3|part[2], display:inst|Mux0~9                                                                                                                                                                                                                                                                                                                 ; display:inst|Mux0~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC29       ; clr, qd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; mode_selector:inst2|tmp[1], display:inst|Mux1~7, display:inst|Mux0~8, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~15, display:inst|Mux3~20, display:inst|Mux3~26, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand1, display:inst|Mux2~4sexpand2, display:inst|RGB[1]~56, display:inst|RGB[2]~60, display:inst|RGB[0]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC19       ; display:inst|Mux0~22, display:inst|Mux0~10, mode_selector:inst2|tmp[0], line_controller:inst1|part[2], line_controller:inst1|part[3], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part[1], row_controller:inst3|part[2], display:inst|Mux0~11, line_controller:inst1|part[1], display:inst|Mux0~12, mode_selector:inst2|tmp[1]                                                                                                                                                                                                                                                                                                   ; display:inst|Mux0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC21       ; line_controller:inst1|part[1], mode_selector:inst2|tmp[0], line_controller:inst1|part[0], line_controller:inst1|part[3], row_controller:inst3|part[2], mode_selector:inst2|tmp[1], row_controller:inst3|part[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; display:inst|Mux3~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC22       ; display:inst|Mux3~15, mode_selector:inst2|tmp[0], row_controller:inst3|part[1], mode_selector:inst2|tmp[1], row_controller:inst3|part[0], line_controller:inst1|part[1], line_controller:inst1|part[0], row_controller:inst3|part[3], row_controller:inst3|part[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; display:inst|Mux3~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC23       ; display:inst|Mux3~20, mode_selector:inst2|tmp[0], mode_selector:inst2|tmp[1], line_controller:inst1|part[1], line_controller:inst1|part[0], row_controller:inst3|part[1], row_controller:inst3|part[0], row_controller:inst3|part[2], line_controller:inst1|part[2]                                                                                                                                                                                                                                                                                                                                                                                                   ; display:inst|Mux3~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC24       ; display:inst|Mux3~26, mode_selector:inst2|tmp[0], line_controller:inst1|part[0], line_controller:inst1|part[2], row_controller:inst3|part[2], row_controller:inst3|part[0], row_controller:inst3|part[1], line_controller:inst1|part[3], line_controller:inst1|part[1]                                                                                                                                                                                                                                                                                                                                                                                                ; display:inst|RGB[0]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC26       ; display:inst|Mux1~14, mode_selector:inst2|tmp[1], line_controller:inst1|part[3], line_controller:inst1|part[2], line_controller:inst1|part[1], row_controller:inst3|part[0], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[1], mode_selector:inst2|tmp[0], line_controller:inst1|part[0]                                                                                                                                                                                                                                                                                                                                      ; display:inst|Mux1~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC27       ; display:inst|Mux1~19, mode_selector:inst2|tmp[1], mode_selector:inst2|tmp[0], line_controller:inst1|part[3], line_controller:inst1|part[2], line_controller:inst1|part[1], row_controller:inst3|part[0], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[1], line_controller:inst1|part[0]                                                                                                                                                                                                                                                                                                                                      ; display:inst|RGB[1]~56                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC37       ; clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|part[3], line_controller:inst1|flag, line_controller:inst1|part[2], line_controller:inst1|part[1], line_controller:inst1|part[0], line_controller:inst1|part~42, line_controller:inst1|part~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC40       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|part[3], line_controller:inst1|flag, line_controller:inst1|part[2], line_controller:inst1|part[1], line_controller:inst1|part[0], line_controller:inst1|part~42, line_controller:inst1|part~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC39       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|part[3], line_controller:inst1|flag, line_controller:inst1|part[2], line_controller:inst1|part[1], line_controller:inst1|part[0], line_controller:inst1|part~42, line_controller:inst1|part~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC34       ; line_controller:inst1|part~42, line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], clk                                                                                                                                                                                                                                                                                                                                       ; display:inst|Mux1~7, display:inst|Mux0~10, display:inst|Mux0~8, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~15, display:inst|Mux3~20, display:inst|Mux3~26, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand1, display:inst|RGB[1]~56, display:inst|RGB[2]~60, display:inst|RGB[0]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC35       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                           ; line_controller:inst1|part[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC36       ; line_controller:inst1|part~46, line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], clk                                                                                                                                                                                                                                                                                                                                       ; display:inst|Mux1~7, display:inst|Mux0~11, display:inst|Mux0~12, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux3~15, display:inst|Mux3~20, display:inst|Mux3~26, display:inst|Mux2~4sexpand0, display:inst|RGB[1]~56, display:inst|RGB[2]~60, display:inst|RGB[0]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  C  ; LC33       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                           ; line_controller:inst1|part[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  D  ; LC64       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|part[3], line_controller:inst1|flag, line_controller:inst1|part[2], line_controller:inst1|part[1], line_controller:inst1|part[0], line_controller:inst1|part~42, line_controller:inst1|part~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  D  ; LC62       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], clk                                                                                                                                                                                                                                                                                                                                                                      ; display:inst|Mux1~7, display:inst|Mux0~8, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~15, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand1, display:inst|Mux2~4sexpand2, display:inst|RGB[1]~56, display:inst|RGB[2]~60, display:inst|RGB[0]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC56       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], clk                                                                                                                                                                                                                                                                                                                                                                      ; VGAH, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0]                                                                                                                                                                                                              ;
;  D  ; LC60       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[4], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], clk                                                                                                                                                                                                                                                                                                                                                                      ; display:inst|Mux1~7, display:inst|Mux0~12, display:inst|Mux0~8, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~26, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand2, display:inst|RGB[1]~56, display:inst|RGB[2]~60, display:inst|RGB[0]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC52       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], line_controller:inst1|flag                                                                                                                                                                            ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part~43, row_controller:inst3|part~51                                                                                                                                                                                                                                                                        ;
;  D  ; LC51       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], line_controller:inst1|flag                                                            ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1]~63, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2]~66, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3]~69, row_controller:inst3|part~43, row_controller:inst3|part~48, row_controller:inst3|part~51 ;
;  D  ; LC54       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], line_controller:inst1|flag                                                            ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part~43, row_controller:inst3|part~48, row_controller:inst3|part~51                                                                                                                                                                                                                                                                                                                                                          ;
;  D  ; LC63       ; line_controller:inst1|lpm_counter:counter_rtl_0|dffs[3], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[2], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[1], line_controller:inst1|lpm_counter:counter_rtl_0|dffs[0], clk                                                                                                                                                                                                                                                                                                                                                                                                                               ; line_controller:inst1|part[3], line_controller:inst1|flag, line_controller:inst1|part[2], line_controller:inst1|part[1], line_controller:inst1|part[0], line_controller:inst1|part~42, line_controller:inst1|part~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC49       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6]                                                                                        ; row_controller:inst3|part[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC53       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], line_controller:inst1|flag                                                                                                                    ; VGAV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC58       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], line_controller:inst1|flag                                                                                                                    ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|finish, row_controller:inst3|part[1], row_controller:inst3|part[2], row_controller:inst3|part[3], row_controller:inst3|part[0], row_controller:inst3|part~43, row_controller:inst3|part~48, row_controller:inst3|part~51                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC59       ; display:inst|Mux1~7, display:inst|RGB[1]~56, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand1, display:inst|Mux2~4sexpand2, mode_selector:inst2|tmp[0], mode_selector:inst2|tmp[1], line_controller:inst1|part[3], line_controller:inst1|part[2], line_controller:inst1|part[0], line_controller:inst1|part[1]                                                                                                                                                                                                                                                                                                                                                ; display:inst|RGB[1]~56, VGAG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC50       ; row_controller:inst3|part~51, row_controller:inst3|lpm_counter:counter_rtl_1|dffs[0], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[1], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[2], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], line_controller:inst1|flag                              ; display:inst|Mux1~7, display:inst|Mux0~9, display:inst|Mux0~8, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~15, display:inst|Mux3~20, display:inst|Mux3~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC55       ; row_controller:inst3|lpm_counter:counter_rtl_1|dffs[6], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[3], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[5], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[4], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[9], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[7], row_controller:inst3|lpm_counter:counter_rtl_1|dffs[8], line_controller:inst1|flag                                                                                                                                                                                                                                    ; display:inst|Mux1~7, display:inst|Mux0~9, display:inst|Mux0~8, display:inst|Mux3~8, display:inst|Mux1~14, display:inst|Mux1~19, display:inst|Mux0~20, display:inst|Mux0~22, display:inst|Mux0~28, display:inst|Mux3~15, display:inst|Mux3~20, display:inst|Mux3~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC57       ; display:inst|Mux0~8, display:inst|RGB[2]~60, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand1, display:inst|Mux2~4sexpand2, mode_selector:inst2|tmp[0], mode_selector:inst2|tmp[1], line_controller:inst1|part[3], line_controller:inst1|part[2], line_controller:inst1|part[0], line_controller:inst1|part[1]                                                                                                                                                                                                                                                                                                                                                ; display:inst|RGB[2]~60, VGAB                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC61       ; display:inst|Mux3~8, display:inst|RGB[0]~64, display:inst|Mux2~4sexpand0, display:inst|Mux2~4sexpand1, display:inst|Mux2~4sexpand2, mode_selector:inst2|tmp[0], mode_selector:inst2|tmp[1], line_controller:inst1|part[3], line_controller:inst1|part[2], line_controller:inst1|part[0], line_controller:inst1|part[1]                                                                                                                                                                                                                                                                                                                                                ; display:inst|RGB[0]~64, VGAR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Jun 02 15:17:43 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_display -c vga_display
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EPM7128SLC84-15 for design "vga_display"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Fri Jun 02 15:17:43 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


