INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Laborator-CN/Register4biti/Register4biti.srcs/sim_1/new/reg4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg4_sim
