WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1258418 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1258418 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 23907213 heartbeat IPC: 0.4183 cumulative IPC: 0.2208 (Simulation time: 00 hr 02 min 08 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 22648797 cumulative IPC: 0.2208 (Simulation time: 00 hr 02 min 08 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 22648797 cumulative IPC: 0.2208 (Simulation time: 00 hr 02 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2208 instructions: 5000002 cycles: 22648797
CPU 0 Branch Prediction Accuracy: 76.54% MPKI: 75.89 Average ROB Occupancy at Mispredict: 2.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0104
BRANCH_INDIRECT: 0.0958
BRANCH_CONDITIONAL: 75.7
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.005
BRANCH_RETURN: 0.0278

LLC TOTAL        ACCESS:     179309 HIT:     116269 MISS:      63040
LLC LOAD         ACCESS:     158066 HIT:     101827 MISS:      56239
LLC RFO          ACCESS:       1858 HIT:        726 MISS:       1132
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4911 HIT:       4911 MISS:          0
LLC TRANSLATION  ACCESS:      14474 HIT:       8805 MISS:       5669
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 189.6 cycles
cpu0_DTLB TOTAL        ACCESS:     738783 HIT:     647462 MISS:      91321
cpu0_DTLB LOAD         ACCESS:     738783 HIT:     647462 MISS:      91321
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.99 cycles
cpu0_ITLB TOTAL        ACCESS:      50620 HIT:      48220 MISS:       2400
cpu0_ITLB LOAD         ACCESS:      50620 HIT:      48220 MISS:       2400
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 12.35 cycles
cpu0_L1D TOTAL        ACCESS:     919099 HIT:     735830 MISS:     183269
cpu0_L1D LOAD         ACCESS:     595589 HIT:     437040 MISS:     158549
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     232343 HIT:     222787 MISS:       9556
cpu0_L1D TRANSLATION  ACCESS:      91167 HIT:      76003 MISS:      15164
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 93.18 cycles
cpu0_L1I TOTAL        ACCESS:      55315 HIT:      50727 MISS:       4588
cpu0_L1I LOAD         ACCESS:      55315 HIT:      50727 MISS:       4588
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 64.53 cycles
cpu0_L2C TOTAL        ACCESS:     181976 HIT:       7577 MISS:     174399
cpu0_L2C LOAD         ACCESS:     159743 HIT:       1677 MISS:     158066
cpu0_L2C RFO          ACCESS:       2008 HIT:        150 MISS:       1858
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       5061 HIT:       5060 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:      15164 HIT:        690 MISS:      14474
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 88.9 cycles
cpu0_STLB TOTAL        ACCESS:      92132 HIT:       1203 MISS:      90929
cpu0_STLB LOAD         ACCESS:      92132 HIT:       1203 MISS:      90929
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 23.45 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19947
  ROW_BUFFER_MISS:      43092
 AVG DBUS CONGESTED CYCLE: 3.849
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1031
  FULL:       1146
