# Compile of arithm_unit_main.vhd was successful.
# Compile of arithm_unit_main_test_bench.vhd was successful.
# Compile of au_main.vhd was successful.
# Compile of au_main_test_bench.vhd was successful.
# Compile of bin_4bit_abs.vhd was successful.
# Compile of bin_4bit_abs_test_bench.vhd was successful.
# Compile of bin_4bit_adder.vhd was successful.
# Compile of bin_4bit_adder_test_bench.vhd was successful.
# Compile of bin_4bit_comparator.vhd was successful.
# Compile of bin_4bit_comparator_test_bench.vhd was successful.
# Compile of bin_4bit_negator.vhd was successful.
# Compile of bin_4bit_negator_test_bench.vhd was successful.
# Compile of bin_4bit_signed_multi.vhd was successful.
# Compile of bin_4bit_signed_multi_test_bench.vhd was successful.
# Compile of bin_4bit_sub_test_bench.vhd was successful.
# Compile of bin_4bit_subtractor.vhd was successful.
# Compile of bin_8bit_adder.vhd was successful.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of fa_test_bench.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of ha_test_bench.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of bin_4bit_signed_divider.vhd was successful.
# Compile of bin_4bit_signed_divider_test_bench.vhd was successful.
# Compile of bin_8bit_subtractor.vhd was successful.
# 25 compiles, 0 failed with no errors.
vsim -gui work.bin_8bit_subtractor
# vsim -gui work.bin_8bit_subtractor 
# Start time: 16:14:56 on Jul 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bin_8bit_subtractor(logic)
# Loading work.bin_8bit_negator(logic)
# Loading work.bin_8bit_adder(logic)
# Loading work.full_adder(logic)
# Loading work.half_adder(logic)
# ** Warning: (vsim-8683) Uninitialized out port /bin_8bit_subtractor/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/bin_8bit_subtractor/*
force -freeze sim:/bin_8bit_subtractor/opA 00000101 0
force -freeze sim:/bin_8bit_subtractor/opB 00000111 0
force -freeze sim:/bin_8bit_subtractor/carry_in 0 0
run
force -freeze sim:/bin_8bit_subtractor/opA 11111111 0
force -freeze sim:/bin_8bit_subtractor/opB 11111111 0
run
force -freeze sim:/bin_8bit_subtractor/opA 11110000 0
force -freeze sim:/bin_8bit_subtractor/opB 11110000 0
run
force -freeze sim:/bin_8bit_subtractor/opA 11111000 0
force -freeze sim:/bin_8bit_subtractor/opB 11111000 0
run
force -freeze sim:/bin_8bit_subtractor/opB 00000111 0
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# End time: 16:21:15 on Jul 06,2021, Elapsed time: 0:06:19
# Errors: 2, Warnings: 3
# Load canceled
# Compile of arithm_unit_main.vhd was successful.
# Compile of arithm_unit_main_test_bench.vhd was successful.
# Compile of au_main.vhd failed with 3 errors.
# Compile of au_main_test_bench.vhd was successful.
# Compile of bin_4bit_abs.vhd was successful.
# Compile of bin_4bit_abs_test_bench.vhd was successful.
# Compile of bin_4bit_adder.vhd was successful.
# Compile of bin_4bit_adder_test_bench.vhd was successful.
# Compile of bin_4bit_comparator.vhd was successful.
# Compile of bin_4bit_comparator_test_bench.vhd was successful.
# Compile of bin_4bit_negator.vhd was successful.
# Compile of bin_4bit_negator_test_bench.vhd was successful.
# Compile of bin_4bit_signed_multi.vhd was successful.
# Compile of bin_4bit_signed_multi_test_bench.vhd was successful.
# Compile of bin_4bit_sub_test_bench.vhd was successful.
# Compile of bin_4bit_subtractor.vhd was successful.
# Compile of bin_8bit_adder.vhd was successful.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of fa_test_bench.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of ha_test_bench.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of bin_4bit_signed_divider.vhd was successful.
# Compile of bin_4bit_signed_divider_test_bench.vhd was successful.
# Compile of bin_8bit_subtractor.vhd was successful.
# 25 compiles, 1 failed with 3 errors.
# Compile of au_main.vhd failed with 2 errors.
# Compile of au_main.vhd failed with 2 errors.
# Compile of bin_8bit_subtractor.vhd failed with 2 errors.
# 2 compiles, 2 failed with 4 errors.
# Compile of au_main.vhd failed with 4 errors.
# Compile of bin_8bit_subtractor.vhd was successful.
# 2 compiles, 1 failed with 4 errors.
# Compile of arithm_unit_main.vhd was successful.
# Compile of arithm_unit_main_test_bench.vhd was successful.
# Compile of au_main.vhd failed with 4 errors.
# Compile of au_main_test_bench.vhd was successful.
# Compile of bin_4bit_abs.vhd was successful.
# Compile of bin_4bit_abs_test_bench.vhd was successful.
# Compile of bin_4bit_adder.vhd was successful.
# Compile of bin_4bit_adder_test_bench.vhd was successful.
# Compile of bin_4bit_comparator.vhd was successful.
# Compile of bin_4bit_comparator_test_bench.vhd was successful.
# Compile of bin_4bit_negator.vhd was successful.
# Compile of bin_4bit_negator_test_bench.vhd was successful.
# Compile of bin_4bit_signed_multi.vhd was successful.
# Compile of bin_4bit_signed_multi_test_bench.vhd was successful.
# Compile of bin_4bit_sub_test_bench.vhd was successful.
# Compile of bin_4bit_subtractor.vhd was successful.
# Compile of bin_8bit_adder.vhd was successful.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of fa_test_bench.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of ha_test_bench.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of bin_4bit_signed_divider.vhd was successful.
# Compile of bin_4bit_signed_divider_test_bench.vhd was successful.
# Compile of bin_8bit_subtractor.vhd was successful.
# 25 compiles, 1 failed with 4 errors.
# Compile of au_main.vhd failed with 4 errors.
# Compile of au_main.vhd failed with 4 errors.
# Compile of au_main.vhd failed with 2 errors.
# Compile of au_main.vhd was successful.
# Compile of au_main.vhd failed with 1 errors.
# Compile of arithm_unit_main.vhd was successful.
# Compile of arithm_unit_main_test_bench.vhd was successful.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main_test_bench.vhd was successful.
# Compile of bin_4bit_abs.vhd was successful.
# Compile of bin_4bit_abs_test_bench.vhd was successful.
# Compile of bin_4bit_adder.vhd was successful.
# Compile of bin_4bit_adder_test_bench.vhd was successful.
# Compile of bin_4bit_comparator.vhd was successful.
# Compile of bin_4bit_comparator_test_bench.vhd was successful.
# Compile of bin_4bit_negator.vhd was successful.
# Compile of bin_4bit_negator_test_bench.vhd was successful.
# Compile of bin_4bit_signed_multi.vhd was successful.
# Compile of bin_4bit_signed_multi_test_bench.vhd was successful.
# Compile of bin_4bit_sub_test_bench.vhd was successful.
# Compile of bin_4bit_subtractor.vhd was successful.
# Compile of bin_8bit_adder.vhd was successful.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of fa_test_bench.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of ha_test_bench.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of bin_4bit_signed_divider.vhd was successful.
# Compile of bin_4bit_signed_divider_test_bench.vhd was successful.
# Compile of bin_8bit_subtractor.vhd was successful.
# 25 compiles, 1 failed with 1 error.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd was successful.
# Compile of au_main.vhd was successful.
vsim -gui work.au_main
# vsim -gui work.au_main 
# Start time: 16:50:23 on Jul 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.au_main(logic)
# Loading work.bin_4bit_signed_divider(logic)
# Loading work.bin_4bit_abs(logic)
# Loading work.bin_4bit_negator(logic)
# Loading work.bin_4bit_adder(logic)
# Loading work.full_adder(logic)
# Loading work.half_adder(logic)
# Loading work.bin_4bit_comparator(logic)
# Loading work.bin_4bit_subtractor(logic)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bin_4bit_signed_multi(logic)
# Loading work.bin_8bit_negator(logic)
# Loading work.bin_8bit_adder(logic)
# Loading work.bin_8bit_subtractor(logic)
# ** Warning: (vsim-8683) Uninitialized out port /au_main/divider/comp_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/divider/comp_divisor_eq_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/divider/comp_dividend_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/divider/comp_divisor_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/divider/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/divider/comp_rest/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/multiplier/op1_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/multiplier/op2_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main/subtractor/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/au_main/*
force -freeze sim:/au_main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/au_main/operandA 0110 0
force -freeze sim:/au_main/operandB 0011 0
force -freeze sim:/au_main/operation 01 0
run
force -freeze sim:/au_main/operandA 1001 0
force -freeze sim:/au_main/operandB 1101 0
run
force -freeze sim:/au_main/operandB 0011 0
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# End time: 16:54:25 on Jul 06,2021, Elapsed time: 0:04:02
# Errors: 2, Warnings: 25
vsim -gui work.au_main_test_bench
# vsim -gui work.au_main_test_bench 
# Start time: 16:54:38 on Jul 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.au_main_test_bench(waveforms)
# Loading work.au_main(logic)
# Loading work.bin_4bit_signed_divider(logic)
# Loading work.bin_4bit_abs(logic)
# Loading work.bin_4bit_negator(logic)
# Loading work.bin_4bit_adder(logic)
# Loading work.full_adder(logic)
# Loading work.half_adder(logic)
# Loading work.bin_4bit_comparator(logic)
# Loading work.bin_4bit_subtractor(logic)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bin_4bit_signed_multi(logic)
# Loading work.bin_8bit_negator(logic)
# Loading work.bin_8bit_adder(logic)
# Loading work.bin_8bit_subtractor(logic)
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_divisor_eq_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_dividend_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_divisor_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_rest/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/multiplier/op1_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/multiplier/op2_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/subtractor/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/au_main_test_bench/*
run -all
# ** Failure: simulation finished
#    Time: 91920 ns  Iteration: 1  Process: /au_main_test_bench/simfinish File: C:/Users/moaty/Desktop/DD/Nour/au_main_test_bench.vhd
# Break in Process simfinish at C:/Users/moaty/Desktop/DD/Nour/au_main_test_bench.vhd line 81
quit -sim
# ** Error: Acs sdne.
# ù
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# End time: 16:57:29 on Jul 06,2021, Elapsed time: 0:02:51
# Errors: 3, Warnings: 10
# Compile of arithm_unit_main.vhd was successful.
# Compile of arithm_unit_main_test_bench.vhd was successful.
# Compile of au_main.vhd failed with 2 errors.
# Compile of au_main_test_bench.vhd was successful.
# Compile of bin_4bit_abs.vhd was successful.
# Compile of bin_4bit_abs_test_bench.vhd was successful.
# Compile of bin_4bit_adder.vhd was successful.
# Compile of bin_4bit_adder_test_bench.vhd was successful.
# Compile of bin_4bit_comparator.vhd was successful.
# Compile of bin_4bit_comparator_test_bench.vhd was successful.
# Compile of bin_4bit_negator.vhd was successful.
# Compile of bin_4bit_negator_test_bench.vhd was successful.
# Compile of bin_4bit_signed_multi.vhd was successful.
# Compile of bin_4bit_signed_multi_test_bench.vhd was successful.
# Compile of bin_4bit_sub_test_bench.vhd was successful.
# Compile of bin_4bit_subtractor.vhd was successful.
# Compile of bin_8bit_adder.vhd was successful.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of fa_test_bench.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of ha_test_bench.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of bin_4bit_signed_divider.vhd was successful.
# Compile of bin_4bit_signed_divider_test_bench.vhd was successful.
# Compile of bin_8bit_subtractor.vhd was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd was successful.
vsim -gui work.au_main_test_bench
# vsim -gui work.au_main_test_bench 
# Start time: 17:04:21 on Jul 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.au_main_test_bench(waveforms)
# Loading work.au_main(logic)
# Loading work.bin_4bit_signed_divider(logic)
# Loading work.bin_4bit_abs(logic)
# Loading work.bin_4bit_negator(logic)
# Loading work.bin_4bit_adder(logic)
# Loading work.full_adder(logic)
# Loading work.half_adder(logic)
# Loading work.bin_4bit_comparator(logic)
# Loading work.bin_4bit_subtractor(logic)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bin_4bit_signed_multi(logic)
# Loading work.bin_8bit_negator(logic)
# Loading work.bin_8bit_adder(logic)
# Loading work.bin_8bit_subtractor(logic)
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_divisor_eq_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_dividend_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_divisor_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_rest/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/multiplier/op1_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/multiplier/op2_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/subtractor/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Failure: simulation finished
#    Time: 91920 ns  Iteration: 1  Process: /au_main_test_bench/simfinish File: C:/Users/moaty/Desktop/DD/Nour/au_main_test_bench.vhd
# Break in Process simfinish at C:/Users/moaty/Desktop/DD/Nour/au_main_test_bench.vhd line 81
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_divisor_eq_zero/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_dividend_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_divisor_negative/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/divider/comp_rest/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/multiplier/op1_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/multiplier/op2_is_pos_comp/subber/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /au_main_test_bench/main/subtractor/addr/carry_out has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/au_main_test_bench/*
run -all
# ** Failure: simulation finished
#    Time: 91920 ns  Iteration: 1  Process: /au_main_test_bench/simfinish File: C:/Users/moaty/Desktop/DD/Nour/au_main_test_bench.vhd
# Break in Process simfinish at C:/Users/moaty/Desktop/DD/Nour/au_main_test_bench.vhd line 81
quit -sim
# ** Error: Acs sdne.
# ndhq• U‡zpz0
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/moaty/Desktop/DD/Nour/arithm_unit_nour.mpf).  File can not be renamed.
# End time: 17:17:30 on Jul 06,2021, Elapsed time: 0:13:09
# Errors: 3, Warnings: 10
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 8 errors.
# Compile of au_main.vhd failed with 16 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 9 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd was successful.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd failed with 1 errors.
# Compile of au_main.vhd was successful.
# Compile of au_main.vhd failed with 32 errors.
# Compile of au_main.vhd was successful.
# Compile of au_main.vhd failed with 4 errors.
# Compile of au_main.vhd failed with 4 errors.
# Compile of au_main.vhd failed with 3 errors.
# Compile of au_main.vhd failed with 2 errors.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of arithm_unit_main.vhd was successful.
# Compile of arithm_unit_main_test_bench.vhd was successful.
# Compile of au_main.vhd was successful.
# Compile of au_main_test_bench.vhd was successful.
# Compile of bin_4bit_abs.vhd was successful.
# Compile of bin_4bit_abs_test_bench.vhd was successful.
# Compile of bin_4bit_adder.vhd was successful.
# Compile of bin_4bit_adder_test_bench.vhd was successful.
# Compile of bin_4bit_comparator.vhd was successful.
# Compile of bin_4bit_comparator_test_bench.vhd was successful.
# Compile of bin_4bit_negator.vhd was successful.
# Compile of bin_4bit_negator_test_bench.vhd was successful.
# Compile of bin_4bit_signed_multi.vhd was successful.
# Compile of bin_4bit_signed_multi_test_bench.vhd was successful.
# Compile of bin_4bit_sub_test_bench.vhd was successful.
# Compile of bin_4bit_subtractor.vhd was successful.
# Compile of bin_8bit_adder.vhd was successful.
# Compile of bin_8bit_negator.vhd was successful.
# Compile of fa_test_bench.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of ha_test_bench.vhd was successful.
# Compile of half_adder.vhd was successful.
# Compile of bin_4bit_signed_divider.vhd was successful.
# Compile of bin_4bit_signed_divider_test_bench.vhd was successful.
# Compile of bin_8bit_subtractor.vhd was successful.
# 25 compiles, 0 failed with no errors.
