Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,9894
design__instance__area,261438
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,15
design__max_fanout_violation__count__corner:min_ss_100C_1v60,10
design__max_cap_violation__count__corner:min_ss_100C_1v60,5
power__internal__total,41872752
power__switching__total,0.00028237071819603443
power__leakage__total,0.00002101465724990703
power__total,41872752
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5938938398052491
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.41985147102889586
timing__hold__ws__corner:min_ss_100C_1v60,0.7523691882459796
timing__setup__ws__corner:min_ss_100C_1v60,-0.3096119004365286
timing__hold__tns__corner:min_ss_100C_1v60,0
timing__setup__tns__corner:min_ss_100C_1v60,-2.372331065406682
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.3096119004365286
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.752369
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,16
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.230065
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count,22
design__max_fanout_violation__count,10
design__max_cap_violation__count,13
clock__skew__worst_hold,-0.5938938398052491
clock__skew__worst_setup,0.41985147102889586
timing__hold__ws,0.7523691882459796
timing__setup__ws,-0.4941007742806615
timing__hold__tns,0
timing__setup__tns,-4.940571203100986
timing__hold__wns,0
timing__setup__wns,-0.4941007742806615
timing__hold_vio__count,0
timing__hold_r2r__ws,0.752369
timing__hold_r2r_vio__count,0
timing__setup_vio__count,48
timing__setup_r2r__ws,0.116862
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1200.0 800.0
design__core__bbox,5.52 10.88 1194.16 788.8
design__io,70
design__die__area,960000
design__core__area,924667
design__instance__count__stdcell,9892
design__instance__area__stdcell,14407.6
design__instance__count__macros,2
design__instance__area__macros,247031
design__instance__utilization,0.282738
design__instance__utilization__stdcell,0.0212615
design__instance__count__class:macro,2
design__instance__count__class:inverter,26
design__instance__count__class:sequential_cell,25
design__instance__count__class:multi_input_combinational_cell,35
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,56052
design__instance__count__class:tap_cell,9275
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
floorplan__design__io,68
design__io__hpwl,11627393
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,10
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.435743
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.323721
timing__hold__ws__corner:nom_tt_025C_1v80,0.24185
timing__setup__ws__corner:nom_tt_025C_1v80,1.07131
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.24185
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.26406
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32540.4
design__violations,0
design__instance__count__class:timing_repair_buffer,109
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,414
antenna_diodes_count,0
route__net,284
route__net__special,2
route__drc_errors__iter:1,81
route__wirelength__iter:1,33547
route__drc_errors__iter:2,16
route__wirelength__iter:2,33537
route__drc_errors__iter:3,4
route__wirelength__iter:3,33541
route__drc_errors__iter:4,0
route__wirelength__iter:4,33545
route__drc_errors,0
route__wirelength,33545
route__vias,2036
route__vias__singlecut,2036
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,907.57
timing__unannotated_net__count__corner:min_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,18
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,10
design__max_cap_violation__count__corner:nom_ss_100C_1v60,12
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6245411031775805
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.43905300082744925
timing__hold__ws__corner:nom_ss_100C_1v60,0.7556222528224368
timing__setup__ws__corner:nom_ss_100C_1v60,-0.41676929753633735
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,-3.8261475071218034
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.41676929753633735
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.755622
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,16
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.160048
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,22
design__max_fanout_violation__count__corner:max_ss_100C_1v60,10
design__max_cap_violation__count__corner:max_ss_100C_1v60,13
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6405268718943592
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.450603539457716
timing__hold__ws__corner:max_ss_100C_1v60,0.7588024867664187
timing__setup__ws__corner:max_ss_100C_1v60,-0.4941007742806615
timing__hold__tns__corner:max_ss_100C_1v60,0
timing__setup__tns__corner:max_ss_100C_1v60,-4.940571203100986
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.4941007742806615
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.758802
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,16
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.116862
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count,5
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,-2215760
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,-361.91
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,2215770
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,2215770
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,360.929
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,2215770
design_powergrid__voltage__worst,-2215760
design_powergrid__voltage__worst__net:vccd1,-2215760
design_powergrid__drop__worst,2215770
design_powergrid__drop__worst__net:vccd1,2215770
design_powergrid__voltage__worst__net:vssd1,2215770
design_powergrid__drop__worst__net:vssd1,2215770
ir__voltage__worst,-2220000
ir__drop__avg,364
ir__drop__worst,2220000
design__xor_difference__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
