[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Tue Jan  5 11:58:52 2021
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v1/sim/dump.vcd"
[dumpfile_mtime] "Tue Jan  5 11:57:42 2021"
[dumpfile_size] 3001446
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v1/sim/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] 16 0
*-16.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[treeopen] risc5test.risc5_0.
[treeopen] risc5test.risc5_0.cpu_0.
[treeopen] risc5test.risc5_0.cpu_0.cpu_core_0.
[sst_width] 225
[signals_width] 198
[sst_expanded] 1
[sst_vpaned_height] 321
@200
-CLK, RST
@28
risc5test.risc5_0.mclk
risc5test.risc5_0.pclk
risc5test.risc5_0.clk
risc5test.risc5_0.rst
@200
-CPU
@28
risc5test.risc5_0.cpu_0.cpu_core_0.pc_src[1:0]
@22
risc5test.risc5_0.cpu_0.cpu_core_0.pc_next[23:0]
@28
risc5test.risc5_0.cpu_0.cpu_core_0.pc_we
@22
risc5test.risc5_0.cpu_0.cpu_core_0.pc[23:0]
@200
-----
@28
risc5test.risc5_0.cpu_0.cpu_core_0.bus_stb
risc5test.risc5_0.cpu_0.cpu_core_0.bus_we
risc5test.risc5_0.cpu_0.cpu_core_0.bus_ben
@22
risc5test.risc5_0.cpu_0.cpu_core_0.bus_addr[23:0]
risc5test.risc5_0.cpu_0.cpu_core_0.bus_din[31:0]
risc5test.risc5_0.cpu_0.cpu_core_0.bus_dout[31:0]
@28
risc5test.risc5_0.cpu_0.cpu_core_0.bus_ack
@200
-----
@22
risc5test.risc5_0.cpu_0.cpu_core_0.instr[31:0]
@28
risc5test.risc5_0.cpu_0.cpu_core_0.ir_we
@22
risc5test.risc5_0.cpu_0.cpu_core_0.ir[31:0]
@28
risc5test.risc5_0.cpu_0.cpu_core_0.ir_pq[1:0]
risc5test.risc5_0.cpu_0.cpu_core_0.ir_u
risc5test.risc5_0.cpu_0.cpu_core_0.ir_v
@22
risc5test.risc5_0.cpu_0.cpu_core_0.ir_a[3:0]
risc5test.risc5_0.cpu_0.cpu_core_0.ir_b[3:0]
risc5test.risc5_0.cpu_0.cpu_core_0.ir_c[3:0]
risc5test.risc5_0.cpu_0.cpu_core_0.ir_op[3:0]
@200
-----
@22
risc5test.risc5_0.cpu_0.cpu_core_0.reg_a1[3:0]
risc5test.risc5_0.cpu_0.cpu_core_0.reg_do1[31:0]
@28
risc5test.risc5_0.cpu_0.cpu_core_0.reg_a2_src[1:0]
@22
risc5test.risc5_0.cpu_0.cpu_core_0.reg_a2[3:0]
risc5test.risc5_0.cpu_0.cpu_core_0.reg_do2[31:0]
risc5test.risc5_0.cpu_0.cpu_core_0.reg_di2[31:0]
@28
risc5test.risc5_0.cpu_0.cpu_core_0.reg_we2
@200
-----
@22
risc5test.risc5_0.cpu_0.cpu_core_0.alu_fnc[3:0]
risc5test.risc5_0.cpu_0.cpu_core_0.alu_op1[31:0]
risc5test.risc5_0.cpu_0.cpu_core_0.alu_op2[31:0]
risc5test.risc5_0.cpu_0.cpu_core_0.alu_res[31:0]
risc5test.risc5_0.cpu_0.cpu_core_0.alu_out[31:0]
@200
-----
@22
risc5test.risc5_0.cpu_0.cpu_core_0.ctrl_0.state[3:0]
[pattern_trace] 1
[pattern_trace] 0
