[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2703485 heartbeat IPC: 3.699 cumulative IPC: 3.699 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2703485 cumulative IPC: 3.699 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2703485 cumulative IPC: 3.699 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 10589068 heartbeat IPC: 1.268 cumulative IPC: 1.268 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 21494985 heartbeat IPC: 0.9169 cumulative IPC: 1.064 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 30359877 heartbeat IPC: 1.128 cumulative IPC: 1.085 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 40046426 heartbeat IPC: 1.032 cumulative IPC: 1.071 (Simulation time: 00 hr 02 min 42 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 47597903 cumulative IPC: 1.05 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 47597903 cumulative IPC: 1.05 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.05 instructions: 50000000 cycles: 47597903
CPU 0 Branch Prediction Accuracy: 90.31% MPKI: 9.36 Average ROB Occupancy at Mispredict: 34.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.353
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

cpu0->cpu0_STLB TOTAL        ACCESS:      15737 HIT:      14880 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      15737 HIT:      14880 MISS:        857 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 231.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1298537 HIT:     665567 MISS:     632970 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     630675 HIT:     265446 MISS:     365229 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     279576 HIT:      15011 MISS:     264565 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     388149 HIT:     385080 MISS:       3069 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        137 HIT:         30 MISS:        107 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 117.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3465069 HIT:    3462478 MISS:       2591 MSHR_MERGE:       1383
cpu0->cpu0_L1I LOAD         ACCESS:    3465069 HIT:    3462478 MISS:       2591 MSHR_MERGE:       1383
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 260.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    9953031 HIT:    7281004 MISS:    2672027 MSHR_MERGE:    1762847
cpu0->cpu0_L1D LOAD         ACCESS:    6643179 HIT:    5288064 MISS:    1355115 MSHR_MERGE:     725648
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3308989 HIT:    1992215 MISS:    1316774 MSHR_MERGE:    1037198
cpu0->cpu0_L1D TRANSLATION  ACCESS:        863 HIT:        725 MISS:        138 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3125590 HIT:    3125568 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB LOAD         ACCESS:    3125590 HIT:    3125568 MISS:         22 MSHR_MERGE:         16
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 538.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    9651665 HIT:    9625477 MISS:      26188 MSHR_MERGE:      10457
cpu0->cpu0_DTLB LOAD         ACCESS:    9651665 HIT:    9625477 MISS:      26188 MSHR_MERGE:      10457
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.47 cycles
cpu0->LLC TOTAL        ACCESS:     954525 HIT:     719568 MISS:     234957 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     365229 HIT:     261256 MISS:     103973 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     264565 HIT:     133703 MISS:     130862 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     324624 HIT:     324598 MISS:         26 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        107 HIT:         11 MISS:         96 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 274.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13660
  ROW_BUFFER_MISS:     221027
  AVG DBUS CONGESTED CYCLE: 9.483
Channel 0 WQ ROW_BUFFER_HIT:      42436
  ROW_BUFFER_MISS:     138094
  FULL:          0
Channel 0 REFRESHES ISSUED:       3966
