
DIO_test cases.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f1a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00000f1a  00000fae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000001  00800070  00800070  00000fbe  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000fbe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000ff0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  0000102c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001277  00000000  00000000  00001154  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000945  00000000  00000000  000023cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001aea  00000000  00000000  00002d10  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000200  00000000  00000000  000047fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005db  00000000  00000000  000049fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000006c1  00000000  00000000  00004fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d0  00000000  00000000  00005698  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__ctors_end>
   4:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
   8:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
   c:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  10:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  14:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  18:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  1c:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  20:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  24:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  28:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  2c:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  30:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  34:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  38:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  3c:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  40:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  44:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  48:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  4c:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  50:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__bad_interrupt>
  54:	e3 00       	.word	0x00e3	; ????
  56:	f5 00       	.word	0x00f5	; ????
  58:	07 01       	movw	r0, r14
  5a:	19 01       	movw	r2, r18
  5c:	2b 01       	movw	r4, r22
  5e:	3d 01       	movw	r6, r26
  60:	4f 01       	movw	r8, r30
  62:	61 01       	movw	r12, r2
  64:	73 01       	movw	r14, r6
  66:	86 01       	movw	r16, r12
  68:	98 01       	movw	r18, r16
  6a:	aa 01       	movw	r20, r20
  6c:	bc 01       	movw	r22, r24
  6e:	ce 01       	movw	r24, r28
  70:	e0 01       	movw	r28, r0
  72:	f2 01       	movw	r30, r4
  74:	04 02       	muls	r16, r20
  76:	16 02       	muls	r17, r22
  78:	28 02       	muls	r18, r24
  7a:	3a 02       	muls	r19, r26
  7c:	4c 02       	muls	r20, r28
  7e:	5e 02       	muls	r21, r30
  80:	70 02       	muls	r23, r16
  82:	82 02       	muls	r24, r18
  84:	87 02       	muls	r24, r23
  86:	99 02       	muls	r25, r25
  88:	ab 02       	muls	r26, r27
  8a:	bd 02       	muls	r27, r29
  8c:	cf 02       	muls	r28, r31
  8e:	e1 02       	muls	r30, r17
  90:	f3 02       	muls	r31, r19
  92:	05 03       	mulsu	r16, r21
  94:	cd 03       	fmulsu	r20, r21
  96:	d5 03       	fmuls	r21, r21
  98:	dd 03       	fmulsu	r21, r21
  9a:	e5 03       	fmuls	r22, r21
  9c:	ed 03       	fmulsu	r22, r21
  9e:	f5 03       	fmuls	r23, r21
  a0:	fd 03       	fmulsu	r23, r21
  a2:	05 04       	cpc	r0, r5
  a4:	0d 04       	cpc	r0, r13
  a6:	15 04       	cpc	r1, r5
  a8:	1d 04       	cpc	r1, r13
  aa:	25 04       	cpc	r2, r5
  ac:	2d 04       	cpc	r2, r13
  ae:	35 04       	cpc	r3, r5
  b0:	3d 04       	cpc	r3, r13
  b2:	45 04       	cpc	r4, r5
  b4:	4d 04       	cpc	r4, r13
  b6:	55 04       	cpc	r5, r5
  b8:	5d 04       	cpc	r5, r13
  ba:	65 04       	cpc	r6, r5
  bc:	6d 04       	cpc	r6, r13
  be:	75 04       	cpc	r7, r5
  c0:	7d 04       	cpc	r7, r13
  c2:	85 04       	cpc	r8, r5
  c4:	8d 04       	cpc	r8, r13
  c6:	95 04       	cpc	r9, r5
  c8:	9d 04       	cpc	r9, r13
  ca:	a5 04       	cpc	r10, r5
  cc:	ad 04       	cpc	r10, r13
  ce:	b5 04       	cpc	r11, r5
  d0:	bd 04       	cpc	r11, r13
  d2:	c5 04       	cpc	r12, r5
  d4:	05 05       	cpc	r16, r5
  d6:	0b 05       	cpc	r16, r11
  d8:	11 05       	cpc	r17, r1
  da:	17 05       	cpc	r17, r7
  dc:	1d 05       	cpc	r17, r13
  de:	23 05       	cpc	r18, r3
  e0:	29 05       	cpc	r18, r9
  e2:	2f 05       	cpc	r18, r15
  e4:	35 05       	cpc	r19, r5
  e6:	3b 05       	cpc	r19, r11
  e8:	41 05       	cpc	r20, r1
  ea:	47 05       	cpc	r20, r7
  ec:	4d 05       	cpc	r20, r13
  ee:	53 05       	cpc	r21, r3
  f0:	59 05       	cpc	r21, r9
  f2:	5f 05       	cpc	r21, r15
  f4:	65 05       	cpc	r22, r5
  f6:	6b 05       	cpc	r22, r11
  f8:	71 05       	cpc	r23, r1
  fa:	77 05       	cpc	r23, r7
  fc:	7d 05       	cpc	r23, r13
  fe:	83 05       	cpc	r24, r3
 100:	89 05       	cpc	r24, r9
 102:	8f 05       	cpc	r24, r15
 104:	95 05       	cpc	r25, r5
 106:	9b 05       	cpc	r25, r11
 108:	a1 05       	cpc	r26, r1
 10a:	a7 05       	cpc	r26, r7
 10c:	ad 05       	cpc	r26, r13
 10e:	b3 05       	cpc	r27, r3
 110:	b9 05       	cpc	r27, r9
 112:	bf 05       	cpc	r27, r15
 114:	fd 05       	cpc	r31, r13
 116:	03 06       	cpc	r0, r19
 118:	09 06       	cpc	r0, r25
 11a:	0f 06       	cpc	r0, r31
 11c:	15 06       	cpc	r1, r21
 11e:	1b 06       	cpc	r1, r27
 120:	21 06       	cpc	r2, r17
 122:	27 06       	cpc	r2, r23
 124:	2c 06       	cpc	r2, r28
 126:	32 06       	cpc	r3, r18
 128:	38 06       	cpc	r3, r24
 12a:	3e 06       	cpc	r3, r30
 12c:	44 06       	cpc	r4, r20
 12e:	4a 06       	cpc	r4, r26
 130:	50 06       	cpc	r5, r16
 132:	56 06       	cpc	r5, r22
 134:	5b 06       	cpc	r5, r27
 136:	61 06       	cpc	r6, r17
 138:	67 06       	cpc	r6, r23
 13a:	6d 06       	cpc	r6, r29
 13c:	73 06       	cpc	r7, r19
 13e:	79 06       	cpc	r7, r25
 140:	7f 06       	cpc	r7, r31
 142:	85 06       	cpc	r8, r21
 144:	8a 06       	cpc	r8, r26
 146:	90 06       	cpc	r9, r16
 148:	96 06       	cpc	r9, r22
 14a:	9c 06       	cpc	r9, r28
 14c:	a2 06       	cpc	r10, r18
 14e:	a8 06       	cpc	r10, r24
 150:	ae 06       	cpc	r10, r30
 152:	b4 06       	cpc	r11, r20

00000154 <__ctors_end>:
 154:	11 24       	eor	r1, r1
 156:	1f be       	out	0x3f, r1	; 63
 158:	cf e5       	ldi	r28, 0x5F	; 95
 15a:	d8 e0       	ldi	r29, 0x08	; 8
 15c:	de bf       	out	0x3e, r29	; 62
 15e:	cd bf       	out	0x3d, r28	; 61

00000160 <__do_copy_data>:
 160:	10 e0       	ldi	r17, 0x00	; 0
 162:	a0 e6       	ldi	r26, 0x60	; 96
 164:	b0 e0       	ldi	r27, 0x00	; 0
 166:	ea e1       	ldi	r30, 0x1A	; 26
 168:	ff e0       	ldi	r31, 0x0F	; 15
 16a:	02 c0       	rjmp	.+4      	; 0x170 <__do_copy_data+0x10>
 16c:	05 90       	lpm	r0, Z+
 16e:	0d 92       	st	X+, r0
 170:	a0 37       	cpi	r26, 0x70	; 112
 172:	b1 07       	cpc	r27, r17
 174:	d9 f7       	brne	.-10     	; 0x16c <__do_copy_data+0xc>

00000176 <__do_clear_bss>:
 176:	20 e0       	ldi	r18, 0x00	; 0
 178:	a0 e7       	ldi	r26, 0x70	; 112
 17a:	b0 e0       	ldi	r27, 0x00	; 0
 17c:	01 c0       	rjmp	.+2      	; 0x180 <.do_clear_bss_start>

0000017e <.do_clear_bss_loop>:
 17e:	1d 92       	st	X+, r1

00000180 <.do_clear_bss_start>:
 180:	a1 37       	cpi	r26, 0x71	; 113
 182:	b2 07       	cpc	r27, r18
 184:	e1 f7       	brne	.-8      	; 0x17e <.do_clear_bss_loop>
 186:	0e 94 21 07 	call	0xe42	; 0xe42 <main>
 18a:	0c 94 8b 07 	jmp	0xf16	; 0xf16 <_exit>

0000018e <__bad_interrupt>:
 18e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000192 <DIO_Init>:
{
	uint8_t i;
	enuErrorStatus_t Error=E_ERROR;
	for(i=0;i<DIO_GROUPS_NO;i++)
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
 192:	e0 91 60 00 	lds	r30, 0x0060	; 0x800060 <__data_start>
 196:	e0 32       	cpi	r30, 0x20	; 32
 198:	08 f0       	brcs	.+2      	; 0x19c <DIO_Init+0xa>
 19a:	49 c2       	rjmp	.+1170   	; 0x62e <__EEPROM_REGION_LENGTH__+0x22e>
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
 19c:	20 91 61 00 	lds	r18, 0x0061	; 0x800061 <__data_start+0x1>
{
	uint8_t i;
	enuErrorStatus_t Error=E_ERROR;
	for(i=0;i<DIO_GROUPS_NO;i++)
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
 1a0:	22 30       	cpi	r18, 0x02	; 2
 1a2:	08 f0       	brcs	.+2      	; 0x1a6 <DIO_Init+0x14>
 1a4:	46 c2       	rjmp	.+1164   	; 0x632 <__EEPROM_REGION_LENGTH__+0x232>
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
 1a6:	30 91 62 00 	lds	r19, 0x0062	; 0x800062 <__data_start+0x2>
	uint8_t i;
	enuErrorStatus_t Error=E_ERROR;
	for(i=0;i<DIO_GROUPS_NO;i++)
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
 1aa:	32 30       	cpi	r19, 0x02	; 2
 1ac:	08 f0       	brcs	.+2      	; 0x1b0 <DIO_Init+0x1e>
 1ae:	43 c2       	rjmp	.+1158   	; 0x636 <__EEPROM_REGION_LENGTH__+0x236>
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
			switch(astrDIOConfigParameters[i].enuPinNo)
 1b0:	8e 2f       	mov	r24, r30
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	80 32       	cpi	r24, 0x20	; 32
 1b6:	91 05       	cpc	r25, r1
 1b8:	08 f0       	brcs	.+2      	; 0x1bc <DIO_Init+0x2a>
 1ba:	3f c2       	rjmp	.+1150   	; 0x63a <__EEPROM_REGION_LENGTH__+0x23a>
 1bc:	fc 01       	movw	r30, r24
 1be:	e6 5d       	subi	r30, 0xD6	; 214
 1c0:	ff 4f       	sbci	r31, 0xFF	; 255
 1c2:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__tablejump2__>
			{
				case PA0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 1c6:	21 30       	cpi	r18, 0x01	; 1
 1c8:	19 f4       	brne	.+6      	; 0x1d0 <DIO_Init+0x3e>
					{
						SET_BIT(DDRA_R,PA0);
 1ca:	d0 9a       	sbi	0x1a, 0	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 1cc:	81 e0       	ldi	r24, 0x01	; 1
 1ce:	08 95       	ret
				case PA0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 1d0:	21 11       	cpse	r18, r1
 1d2:	35 c2       	rjmp	.+1130   	; 0x63e <__EEPROM_REGION_LENGTH__+0x23e>
 1d4:	31 30       	cpi	r19, 0x01	; 1
 1d6:	21 f4       	brne	.+8      	; 0x1e0 <DIO_Init+0x4e>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA0);
 1d8:	d0 98       	cbi	0x1a, 0	; 26
						SET_BIT(PORTA_R,PA0);
 1da:	d8 9a       	sbi	0x1b, 0	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 1dc:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA0);
						SET_BIT(PORTA_R,PA0);
 1de:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 1e0:	31 11       	cpse	r19, r1
 1e2:	2f c2       	rjmp	.+1118   	; 0x642 <__EEPROM_REGION_LENGTH__+0x242>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA0);
 1e4:	d0 98       	cbi	0x1a, 0	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 1e6:	81 e0       	ldi	r24, 0x01	; 1
 1e8:	08 95       	ret
					}
					break;
				}
				case PA1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 1ea:	21 30       	cpi	r18, 0x01	; 1
 1ec:	19 f4       	brne	.+6      	; 0x1f4 <DIO_Init+0x62>
					{
						SET_BIT(DDRA_R,PA1);
 1ee:	d1 9a       	sbi	0x1a, 1	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 1f0:	81 e0       	ldi	r24, 0x01	; 1
 1f2:	08 95       	ret
				case PA1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 1f4:	21 11       	cpse	r18, r1
 1f6:	27 c2       	rjmp	.+1102   	; 0x646 <__EEPROM_REGION_LENGTH__+0x246>
 1f8:	31 30       	cpi	r19, 0x01	; 1
 1fa:	21 f4       	brne	.+8      	; 0x204 <DIO_Init+0x72>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA1);
 1fc:	d1 98       	cbi	0x1a, 1	; 26
						SET_BIT(PORTA_R,PA1);
 1fe:	d9 9a       	sbi	0x1b, 1	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 200:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA1);
						SET_BIT(PORTA_R,PA1);
 202:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 204:	31 11       	cpse	r19, r1
 206:	21 c2       	rjmp	.+1090   	; 0x64a <__EEPROM_REGION_LENGTH__+0x24a>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA1);
 208:	d1 98       	cbi	0x1a, 1	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	08 95       	ret
					}
					break;
				}
				case PA2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 20e:	21 30       	cpi	r18, 0x01	; 1
 210:	19 f4       	brne	.+6      	; 0x218 <DIO_Init+0x86>
					{
						SET_BIT(DDRA_R,PA2);
 212:	d2 9a       	sbi	0x1a, 2	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 214:	81 e0       	ldi	r24, 0x01	; 1
 216:	08 95       	ret
				case PA2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 218:	21 11       	cpse	r18, r1
 21a:	19 c2       	rjmp	.+1074   	; 0x64e <__EEPROM_REGION_LENGTH__+0x24e>
 21c:	31 30       	cpi	r19, 0x01	; 1
 21e:	21 f4       	brne	.+8      	; 0x228 <DIO_Init+0x96>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA2);
 220:	d2 98       	cbi	0x1a, 2	; 26
						SET_BIT(PORTA_R,PA2);
 222:	da 9a       	sbi	0x1b, 2	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 224:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA2);
						SET_BIT(PORTA_R,PA2);
 226:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 228:	31 11       	cpse	r19, r1
 22a:	13 c2       	rjmp	.+1062   	; 0x652 <__EEPROM_REGION_LENGTH__+0x252>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA2);
 22c:	d2 98       	cbi	0x1a, 2	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 22e:	81 e0       	ldi	r24, 0x01	; 1
 230:	08 95       	ret
					}
					break;
				}
				case PA3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 232:	21 30       	cpi	r18, 0x01	; 1
 234:	19 f4       	brne	.+6      	; 0x23c <DIO_Init+0xaa>
					{
						SET_BIT(DDRA_R,PA3);
 236:	d3 9a       	sbi	0x1a, 3	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	08 95       	ret
				case PA3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 23c:	21 11       	cpse	r18, r1
 23e:	0b c2       	rjmp	.+1046   	; 0x656 <__EEPROM_REGION_LENGTH__+0x256>
 240:	31 30       	cpi	r19, 0x01	; 1
 242:	21 f4       	brne	.+8      	; 0x24c <DIO_Init+0xba>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA3);
 244:	d3 98       	cbi	0x1a, 3	; 26
						SET_BIT(PORTA_R,PA3);
 246:	db 9a       	sbi	0x1b, 3	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 248:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA3);
						SET_BIT(PORTA_R,PA3);
 24a:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 24c:	31 11       	cpse	r19, r1
 24e:	05 c2       	rjmp	.+1034   	; 0x65a <__EEPROM_REGION_LENGTH__+0x25a>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA3);
 250:	d3 98       	cbi	0x1a, 3	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 252:	81 e0       	ldi	r24, 0x01	; 1
 254:	08 95       	ret
					}
					break;
				}
				case PA4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 256:	21 30       	cpi	r18, 0x01	; 1
 258:	19 f4       	brne	.+6      	; 0x260 <DIO_Init+0xce>
					{
						SET_BIT(DDRA_R,PA4);
 25a:	d4 9a       	sbi	0x1a, 4	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 25c:	81 e0       	ldi	r24, 0x01	; 1
 25e:	08 95       	ret
				case PA4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 260:	21 11       	cpse	r18, r1
 262:	fd c1       	rjmp	.+1018   	; 0x65e <__EEPROM_REGION_LENGTH__+0x25e>
 264:	31 30       	cpi	r19, 0x01	; 1
 266:	21 f4       	brne	.+8      	; 0x270 <DIO_Init+0xde>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA4);
 268:	d4 98       	cbi	0x1a, 4	; 26
						SET_BIT(PORTA_R,PA4);
 26a:	dc 9a       	sbi	0x1b, 4	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 26c:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA4);
						SET_BIT(PORTA_R,PA4);
 26e:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 270:	31 11       	cpse	r19, r1
 272:	f7 c1       	rjmp	.+1006   	; 0x662 <__EEPROM_REGION_LENGTH__+0x262>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA4);
 274:	d4 98       	cbi	0x1a, 4	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 276:	81 e0       	ldi	r24, 0x01	; 1
 278:	08 95       	ret
					}
					break;
				}
				case PA5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 27a:	21 30       	cpi	r18, 0x01	; 1
 27c:	19 f4       	brne	.+6      	; 0x284 <DIO_Init+0xf2>
					{
						SET_BIT(DDRA_R,PA5);
 27e:	d5 9a       	sbi	0x1a, 5	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 280:	81 e0       	ldi	r24, 0x01	; 1
 282:	08 95       	ret
				case PA5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 284:	21 11       	cpse	r18, r1
 286:	ef c1       	rjmp	.+990    	; 0x666 <__EEPROM_REGION_LENGTH__+0x266>
 288:	31 30       	cpi	r19, 0x01	; 1
 28a:	21 f4       	brne	.+8      	; 0x294 <DIO_Init+0x102>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA5);
 28c:	d5 98       	cbi	0x1a, 5	; 26
						SET_BIT(PORTA_R,PA5);
 28e:	dd 9a       	sbi	0x1b, 5	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 290:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA5);
						SET_BIT(PORTA_R,PA5);
 292:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 294:	31 11       	cpse	r19, r1
 296:	e9 c1       	rjmp	.+978    	; 0x66a <__EEPROM_REGION_LENGTH__+0x26a>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA5);
 298:	d5 98       	cbi	0x1a, 5	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 29a:	81 e0       	ldi	r24, 0x01	; 1
 29c:	08 95       	ret
					}
					break;
				}
				case PA6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 29e:	21 30       	cpi	r18, 0x01	; 1
 2a0:	19 f4       	brne	.+6      	; 0x2a8 <DIO_Init+0x116>
					{
						SET_BIT(DDRA_R,PA6);
 2a2:	d6 9a       	sbi	0x1a, 6	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2a4:	81 e0       	ldi	r24, 0x01	; 1
 2a6:	08 95       	ret
				case PA6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 2a8:	21 11       	cpse	r18, r1
 2aa:	e1 c1       	rjmp	.+962    	; 0x66e <__EEPROM_REGION_LENGTH__+0x26e>
 2ac:	31 30       	cpi	r19, 0x01	; 1
 2ae:	21 f4       	brne	.+8      	; 0x2b8 <DIO_Init+0x126>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA6);
 2b0:	d6 98       	cbi	0x1a, 6	; 26
						SET_BIT(PORTA_R,PA6);
 2b2:	de 9a       	sbi	0x1b, 6	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2b4:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA6);
						SET_BIT(PORTA_R,PA6);
 2b6:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 2b8:	31 11       	cpse	r19, r1
 2ba:	db c1       	rjmp	.+950    	; 0x672 <__EEPROM_REGION_LENGTH__+0x272>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA6);
 2bc:	d6 98       	cbi	0x1a, 6	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	08 95       	ret
					}
					break;
				}
				case PA7:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 2c2:	21 30       	cpi	r18, 0x01	; 1
 2c4:	19 f4       	brne	.+6      	; 0x2cc <DIO_Init+0x13a>
					{
						SET_BIT(DDRA_R,PA7);
 2c6:	d7 9a       	sbi	0x1a, 7	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2c8:	81 e0       	ldi	r24, 0x01	; 1
 2ca:	08 95       	ret
				case PA7:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRA_R,PA7);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 2cc:	21 11       	cpse	r18, r1
 2ce:	d3 c1       	rjmp	.+934    	; 0x676 <__EEPROM_REGION_LENGTH__+0x276>
 2d0:	31 30       	cpi	r19, 0x01	; 1
 2d2:	21 f4       	brne	.+8      	; 0x2dc <DIO_Init+0x14a>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA7);
 2d4:	d7 98       	cbi	0x1a, 7	; 26
						SET_BIT(PORTA_R,PA7);
 2d6:	df 9a       	sbi	0x1b, 7	; 27
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2d8:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRA_R,PA7);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRA_R,PA7);
						SET_BIT(PORTA_R,PA7);
 2da:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 2dc:	31 11       	cpse	r19, r1
 2de:	cd c1       	rjmp	.+922    	; 0x67a <__EEPROM_REGION_LENGTH__+0x27a>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRA_R,PA7);
 2e0:	d7 98       	cbi	0x1a, 7	; 26
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2e2:	81 e0       	ldi	r24, 0x01	; 1
 2e4:	08 95       	ret
					break;
				}
				
				case PB0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 2e6:	21 30       	cpi	r18, 0x01	; 1
 2e8:	21 f4       	brne	.+8      	; 0x2f2 <DIO_Init+0x160>
					{
						SET_BIT(DDRB_R,PB0);
 2ea:	87 b3       	in	r24, 0x17	; 23
 2ec:	87 bb       	out	0x17, r24	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2ee:	81 e0       	ldi	r24, 0x01	; 1
 2f0:	08 95       	ret
				case PB0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,PB0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 2f2:	21 11       	cpse	r18, r1
 2f4:	c4 c1       	rjmp	.+904    	; 0x67e <__EEPROM_REGION_LENGTH__+0x27e>
 2f6:	31 30       	cpi	r19, 0x01	; 1
 2f8:	21 f4       	brne	.+8      	; 0x302 <DIO_Init+0x170>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,0);
 2fa:	b8 98       	cbi	0x17, 0	; 23
						SET_BIT(PORTB_R,0);
 2fc:	c0 9a       	sbi	0x18, 0	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 2fe:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,PB0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,0);
						SET_BIT(PORTB_R,0);
 300:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 302:	31 11       	cpse	r19, r1
 304:	be c1       	rjmp	.+892    	; 0x682 <__EEPROM_REGION_LENGTH__+0x282>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,0);
 306:	b8 98       	cbi	0x17, 0	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 308:	81 e0       	ldi	r24, 0x01	; 1
 30a:	08 95       	ret
					}
					break;
				}
				case PB1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 30c:	21 30       	cpi	r18, 0x01	; 1
 30e:	19 f4       	brne	.+6      	; 0x316 <DIO_Init+0x184>
					{
						SET_BIT(DDRB_R,1);
 310:	b9 9a       	sbi	0x17, 1	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 312:	81 e0       	ldi	r24, 0x01	; 1
 314:	08 95       	ret
				case PB1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 316:	21 11       	cpse	r18, r1
 318:	b6 c1       	rjmp	.+876    	; 0x686 <__EEPROM_REGION_LENGTH__+0x286>
 31a:	31 30       	cpi	r19, 0x01	; 1
 31c:	21 f4       	brne	.+8      	; 0x326 <DIO_Init+0x194>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,1);
 31e:	b9 98       	cbi	0x17, 1	; 23
						SET_BIT(PORTB_R,1);
 320:	c1 9a       	sbi	0x18, 1	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 322:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,1);
						SET_BIT(PORTB_R,1);
 324:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 326:	31 11       	cpse	r19, r1
 328:	b0 c1       	rjmp	.+864    	; 0x68a <__EEPROM_REGION_LENGTH__+0x28a>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,1);
 32a:	b9 98       	cbi	0x17, 1	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 32c:	81 e0       	ldi	r24, 0x01	; 1
 32e:	08 95       	ret
					}
					break;
				}
				case PB2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 330:	21 30       	cpi	r18, 0x01	; 1
 332:	19 f4       	brne	.+6      	; 0x33a <DIO_Init+0x1a8>
					{
						SET_BIT(DDRB_R,2);
 334:	ba 9a       	sbi	0x17, 2	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 336:	81 e0       	ldi	r24, 0x01	; 1
 338:	08 95       	ret
				case PB2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 33a:	21 11       	cpse	r18, r1
 33c:	a8 c1       	rjmp	.+848    	; 0x68e <__EEPROM_REGION_LENGTH__+0x28e>
 33e:	31 30       	cpi	r19, 0x01	; 1
 340:	21 f4       	brne	.+8      	; 0x34a <DIO_Init+0x1b8>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,2);
 342:	ba 98       	cbi	0x17, 2	; 23
						SET_BIT(PORTB_R,2);
 344:	c2 9a       	sbi	0x18, 2	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 346:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,2);
						SET_BIT(PORTB_R,2);
 348:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 34a:	31 11       	cpse	r19, r1
 34c:	a2 c1       	rjmp	.+836    	; 0x692 <__EEPROM_REGION_LENGTH__+0x292>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,2);
 34e:	ba 98       	cbi	0x17, 2	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 350:	81 e0       	ldi	r24, 0x01	; 1
 352:	08 95       	ret
					}
					break;
				}
				case PB3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 354:	21 30       	cpi	r18, 0x01	; 1
 356:	19 f4       	brne	.+6      	; 0x35e <DIO_Init+0x1cc>
					{
						SET_BIT(DDRB_R,3);
 358:	bb 9a       	sbi	0x17, 3	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	08 95       	ret
				case PB3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 35e:	21 11       	cpse	r18, r1
 360:	9a c1       	rjmp	.+820    	; 0x696 <__EEPROM_REGION_LENGTH__+0x296>
 362:	31 30       	cpi	r19, 0x01	; 1
 364:	21 f4       	brne	.+8      	; 0x36e <DIO_Init+0x1dc>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,3);
 366:	bb 98       	cbi	0x17, 3	; 23
						SET_BIT(PORTB_R,3);
 368:	c3 9a       	sbi	0x18, 3	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 36a:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,3);
						SET_BIT(PORTB_R,3);
 36c:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 36e:	31 11       	cpse	r19, r1
 370:	94 c1       	rjmp	.+808    	; 0x69a <__EEPROM_REGION_LENGTH__+0x29a>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,3);
 372:	bb 98       	cbi	0x17, 3	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 374:	81 e0       	ldi	r24, 0x01	; 1
 376:	08 95       	ret
					}
					break;
				}
				case PB4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 378:	21 30       	cpi	r18, 0x01	; 1
 37a:	19 f4       	brne	.+6      	; 0x382 <DIO_Init+0x1f0>
					{
						SET_BIT(DDRB_R,4);
 37c:	bc 9a       	sbi	0x17, 4	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	08 95       	ret
				case PB4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 382:	21 11       	cpse	r18, r1
 384:	8c c1       	rjmp	.+792    	; 0x69e <__EEPROM_REGION_LENGTH__+0x29e>
 386:	31 30       	cpi	r19, 0x01	; 1
 388:	21 f4       	brne	.+8      	; 0x392 <DIO_Init+0x200>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,4);
 38a:	bc 98       	cbi	0x17, 4	; 23
						SET_BIT(PORTB_R,4);
 38c:	c4 9a       	sbi	0x18, 4	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 38e:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,4);
						SET_BIT(PORTB_R,4);
 390:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 392:	31 11       	cpse	r19, r1
 394:	86 c1       	rjmp	.+780    	; 0x6a2 <__EEPROM_REGION_LENGTH__+0x2a2>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,4);
 396:	bc 98       	cbi	0x17, 4	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 398:	81 e0       	ldi	r24, 0x01	; 1
 39a:	08 95       	ret
					}
					break;
				}
				case PB5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 39c:	21 30       	cpi	r18, 0x01	; 1
 39e:	19 f4       	brne	.+6      	; 0x3a6 <DIO_Init+0x214>
					{
						SET_BIT(DDRB_R,5);
 3a0:	bd 9a       	sbi	0x17, 5	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3a2:	81 e0       	ldi	r24, 0x01	; 1
 3a4:	08 95       	ret
				case PB5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 3a6:	21 11       	cpse	r18, r1
 3a8:	7e c1       	rjmp	.+764    	; 0x6a6 <__EEPROM_REGION_LENGTH__+0x2a6>
 3aa:	31 30       	cpi	r19, 0x01	; 1
 3ac:	21 f4       	brne	.+8      	; 0x3b6 <DIO_Init+0x224>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,5);
 3ae:	bd 98       	cbi	0x17, 5	; 23
						SET_BIT(PORTB_R,5);
 3b0:	c5 9a       	sbi	0x18, 5	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3b2:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,5);
						SET_BIT(PORTB_R,5);
 3b4:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 3b6:	31 11       	cpse	r19, r1
 3b8:	78 c1       	rjmp	.+752    	; 0x6aa <__EEPROM_REGION_LENGTH__+0x2aa>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,5);
 3ba:	bd 98       	cbi	0x17, 5	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3bc:	81 e0       	ldi	r24, 0x01	; 1
 3be:	08 95       	ret
					}
					break;
				}
				case PB6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 3c0:	21 30       	cpi	r18, 0x01	; 1
 3c2:	19 f4       	brne	.+6      	; 0x3ca <DIO_Init+0x238>
					{
						SET_BIT(DDRB_R,6);
 3c4:	be 9a       	sbi	0x17, 6	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3c6:	81 e0       	ldi	r24, 0x01	; 1
 3c8:	08 95       	ret
				case PB6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 3ca:	21 11       	cpse	r18, r1
 3cc:	70 c1       	rjmp	.+736    	; 0x6ae <__EEPROM_REGION_LENGTH__+0x2ae>
 3ce:	31 30       	cpi	r19, 0x01	; 1
 3d0:	21 f4       	brne	.+8      	; 0x3da <DIO_Init+0x248>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,6);
 3d2:	be 98       	cbi	0x17, 6	; 23
						SET_BIT(PORTB_R,6);
 3d4:	c6 9a       	sbi	0x18, 6	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3d6:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,6);
						SET_BIT(PORTB_R,6);
 3d8:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 3da:	31 11       	cpse	r19, r1
 3dc:	6a c1       	rjmp	.+724    	; 0x6b2 <__EEPROM_REGION_LENGTH__+0x2b2>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,6);
 3de:	be 98       	cbi	0x17, 6	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3e0:	81 e0       	ldi	r24, 0x01	; 1
 3e2:	08 95       	ret
					}
					break;
				}
				case PB7:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 3e4:	21 30       	cpi	r18, 0x01	; 1
 3e6:	19 f4       	brne	.+6      	; 0x3ee <DIO_Init+0x25c>
					{
						SET_BIT(DDRB_R,7);
 3e8:	bf 9a       	sbi	0x17, 7	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3ea:	81 e0       	ldi	r24, 0x01	; 1
 3ec:	08 95       	ret
				case PB7:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRB_R,7);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 3ee:	21 11       	cpse	r18, r1
 3f0:	62 c1       	rjmp	.+708    	; 0x6b6 <__EEPROM_REGION_LENGTH__+0x2b6>
 3f2:	31 30       	cpi	r19, 0x01	; 1
 3f4:	21 f4       	brne	.+8      	; 0x3fe <DIO_Init+0x26c>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,7);
 3f6:	bf 98       	cbi	0x17, 7	; 23
						SET_BIT(PORTB_R,7);
 3f8:	c7 9a       	sbi	0x18, 7	; 24
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 3fa:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRB_R,7);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRB_R,7);
						SET_BIT(PORTB_R,7);
 3fc:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 3fe:	31 11       	cpse	r19, r1
 400:	5c c1       	rjmp	.+696    	; 0x6ba <__EEPROM_REGION_LENGTH__+0x2ba>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRB_R,7);
 402:	bf 98       	cbi	0x17, 7	; 23
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 404:	81 e0       	ldi	r24, 0x01	; 1
 406:	08 95       	ret
					}
					break;
				}
				case PC0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 408:	21 30       	cpi	r18, 0x01	; 1
 40a:	19 f4       	brne	.+6      	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
					{
						SET_BIT(DDRC_R,0);
 40c:	a0 9a       	sbi	0x14, 0	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 40e:	81 e0       	ldi	r24, 0x01	; 1
 410:	08 95       	ret
				case PC0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRC_R,0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 412:	21 11       	cpse	r18, r1
 414:	54 c1       	rjmp	.+680    	; 0x6be <__EEPROM_REGION_LENGTH__+0x2be>
 416:	31 30       	cpi	r19, 0x01	; 1
 418:	21 f4       	brne	.+8      	; 0x422 <__EEPROM_REGION_LENGTH__+0x22>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,0);
 41a:	a0 98       	cbi	0x14, 0	; 20
						SET_BIT(PORTC_R,0);
 41c:	a8 9a       	sbi	0x15, 0	; 21
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 41e:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRC_R,0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,0);
						SET_BIT(PORTC_R,0);
 420:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 422:	31 11       	cpse	r19, r1
 424:	4e c1       	rjmp	.+668    	; 0x6c2 <__EEPROM_REGION_LENGTH__+0x2c2>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRC_R,0);
 426:	a0 98       	cbi	0x14, 0	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 428:	81 e0       	ldi	r24, 0x01	; 1
 42a:	08 95       	ret
					}
					break;
				}
				case PC1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 42c:	21 30       	cpi	r18, 0x01	; 1
 42e:	19 f4       	brne	.+6      	; 0x436 <__EEPROM_REGION_LENGTH__+0x36>
					{
						SET_BIT(DDRC_R,1);
 430:	a1 9a       	sbi	0x14, 1	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 432:	81 e0       	ldi	r24, 0x01	; 1
 434:	08 95       	ret
				case PC1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRC_R,1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 436:	21 11       	cpse	r18, r1
 438:	46 c1       	rjmp	.+652    	; 0x6c6 <__EEPROM_REGION_LENGTH__+0x2c6>
 43a:	31 30       	cpi	r19, 0x01	; 1
 43c:	21 f4       	brne	.+8      	; 0x446 <__EEPROM_REGION_LENGTH__+0x46>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,1);
 43e:	a1 98       	cbi	0x14, 1	; 20
						SET_BIT(PORTC_R,1);
 440:	a9 9a       	sbi	0x15, 1	; 21
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 442:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRC_R,1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,1);
						SET_BIT(PORTC_R,1);
 444:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 446:	31 11       	cpse	r19, r1
 448:	40 c1       	rjmp	.+640    	; 0x6ca <__EEPROM_REGION_LENGTH__+0x2ca>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRC_R,1);
 44a:	a1 98       	cbi	0x14, 1	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 44c:	81 e0       	ldi	r24, 0x01	; 1
 44e:	08 95       	ret
					}
					break;
				}
				case PC2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 450:	21 30       	cpi	r18, 0x01	; 1
 452:	19 f4       	brne	.+6      	; 0x45a <__EEPROM_REGION_LENGTH__+0x5a>
					{
						SET_BIT(DDRC_R,2);
 454:	a2 9a       	sbi	0x14, 2	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 456:	81 e0       	ldi	r24, 0x01	; 1
 458:	08 95       	ret
				case PC2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRC_R,2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 45a:	21 11       	cpse	r18, r1
 45c:	38 c1       	rjmp	.+624    	; 0x6ce <__EEPROM_REGION_LENGTH__+0x2ce>
 45e:	31 30       	cpi	r19, 0x01	; 1
 460:	21 f4       	brne	.+8      	; 0x46a <__EEPROM_REGION_LENGTH__+0x6a>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,2);
 462:	a2 98       	cbi	0x14, 2	; 20
						SET_BIT(PORTC_R,2);
 464:	aa 9a       	sbi	0x15, 2	; 21
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 466:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRC_R,2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,2);
						SET_BIT(PORTC_R,2);
 468:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 46a:	31 11       	cpse	r19, r1
 46c:	32 c1       	rjmp	.+612    	; 0x6d2 <__EEPROM_REGION_LENGTH__+0x2d2>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRC_R,2);
 46e:	a2 98       	cbi	0x14, 2	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 470:	81 e0       	ldi	r24, 0x01	; 1
 472:	08 95       	ret
					}
					break;
				}
				case PC3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 474:	21 30       	cpi	r18, 0x01	; 1
 476:	19 f4       	brne	.+6      	; 0x47e <__EEPROM_REGION_LENGTH__+0x7e>
					{
						SET_BIT(DDRC_R,3);
 478:	a3 9a       	sbi	0x14, 3	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 47a:	81 e0       	ldi	r24, 0x01	; 1
 47c:	08 95       	ret
				case PC3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRC_R,3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 47e:	21 11       	cpse	r18, r1
 480:	2a c1       	rjmp	.+596    	; 0x6d6 <__EEPROM_REGION_LENGTH__+0x2d6>
 482:	31 30       	cpi	r19, 0x01	; 1
 484:	21 f4       	brne	.+8      	; 0x48e <__EEPROM_REGION_LENGTH__+0x8e>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,3);
 486:	a3 98       	cbi	0x14, 3	; 20
						SET_BIT(PORTC_R,3);
 488:	ab 9a       	sbi	0x15, 3	; 21
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 48a:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRC_R,3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,3);
						SET_BIT(PORTC_R,3);
 48c:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 48e:	31 11       	cpse	r19, r1
 490:	24 c1       	rjmp	.+584    	; 0x6da <__EEPROM_REGION_LENGTH__+0x2da>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRC_R,3);
 492:	a3 98       	cbi	0x14, 3	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 494:	81 e0       	ldi	r24, 0x01	; 1
 496:	08 95       	ret
					}
					break;
				}
				case PC4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 498:	21 30       	cpi	r18, 0x01	; 1
 49a:	19 f4       	brne	.+6      	; 0x4a2 <__EEPROM_REGION_LENGTH__+0xa2>
					{
						SET_BIT(DDRC_R,4);
 49c:	a4 9a       	sbi	0x14, 4	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 49e:	81 e0       	ldi	r24, 0x01	; 1
 4a0:	08 95       	ret
				case PC4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRC_R,4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 4a2:	21 11       	cpse	r18, r1
 4a4:	1c c1       	rjmp	.+568    	; 0x6de <__EEPROM_REGION_LENGTH__+0x2de>
 4a6:	31 30       	cpi	r19, 0x01	; 1
 4a8:	21 f4       	brne	.+8      	; 0x4b2 <__EEPROM_REGION_LENGTH__+0xb2>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,4);
 4aa:	a4 98       	cbi	0x14, 4	; 20
						SET_BIT(PORTC_R,4);
 4ac:	ac 9a       	sbi	0x15, 4	; 21
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 4ae:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRC_R,4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,4);
						SET_BIT(PORTC_R,4);
 4b0:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 4b2:	31 11       	cpse	r19, r1
 4b4:	16 c1       	rjmp	.+556    	; 0x6e2 <__EEPROM_REGION_LENGTH__+0x2e2>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRC_R,4);
 4b6:	a4 98       	cbi	0x14, 4	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 4b8:	81 e0       	ldi	r24, 0x01	; 1
 4ba:	08 95       	ret
					}
					break;
				}
				case PC5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 4bc:	21 30       	cpi	r18, 0x01	; 1
 4be:	19 f4       	brne	.+6      	; 0x4c6 <__EEPROM_REGION_LENGTH__+0xc6>
					{
						SET_BIT(DDRC_R,5);
 4c0:	a5 9a       	sbi	0x14, 5	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 4c2:	81 e0       	ldi	r24, 0x01	; 1
 4c4:	08 95       	ret
				case PC5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRC_R,5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 4c6:	21 11       	cpse	r18, r1
 4c8:	0e c1       	rjmp	.+540    	; 0x6e6 <__EEPROM_REGION_LENGTH__+0x2e6>
 4ca:	31 30       	cpi	r19, 0x01	; 1
 4cc:	21 f4       	brne	.+8      	; 0x4d6 <__EEPROM_REGION_LENGTH__+0xd6>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,5);
 4ce:	a5 98       	cbi	0x14, 5	; 20
						SET_BIT(PORTC_R,5);
 4d0:	ad 9a       	sbi	0x15, 5	; 21
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 4d2:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRC_R,5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,5);
						SET_BIT(PORTC_R,5);
 4d4:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 4d6:	31 11       	cpse	r19, r1
 4d8:	08 c1       	rjmp	.+528    	; 0x6ea <__EEPROM_REGION_LENGTH__+0x2ea>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRC_R,5);
 4da:	a5 98       	cbi	0x14, 5	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 4dc:	81 e0       	ldi	r24, 0x01	; 1
 4de:	08 95       	ret
					}
					break;
				}
				case PC6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 4e0:	21 30       	cpi	r18, 0x01	; 1
 4e2:	19 f4       	brne	.+6      	; 0x4ea <__EEPROM_REGION_LENGTH__+0xea>
					{
						SET_BIT(DDRC_R,6);
 4e4:	a6 9a       	sbi	0x14, 6	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 4e6:	81 e0       	ldi	r24, 0x01	; 1
 4e8:	08 95       	ret
				case PC6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRC_R,6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 4ea:	21 11       	cpse	r18, r1
 4ec:	00 c1       	rjmp	.+512    	; 0x6ee <__EEPROM_REGION_LENGTH__+0x2ee>
 4ee:	31 30       	cpi	r19, 0x01	; 1
 4f0:	21 f4       	brne	.+8      	; 0x4fa <__EEPROM_REGION_LENGTH__+0xfa>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,6);
 4f2:	a6 98       	cbi	0x14, 6	; 20
						SET_BIT(PORTC_R,6);
 4f4:	ae 9a       	sbi	0x15, 6	; 21
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 4f6:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRC_R,6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRC_R,6);
						SET_BIT(PORTC_R,6);
 4f8:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 4fa:	31 11       	cpse	r19, r1
 4fc:	fa c0       	rjmp	.+500    	; 0x6f2 <__EEPROM_REGION_LENGTH__+0x2f2>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRC_R,6);
 4fe:	a6 98       	cbi	0x14, 6	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 500:	81 e0       	ldi	r24, 0x01	; 1
 502:	08 95       	ret
					}
					break;
				}
				case PC7:
				{
					if(astrDIOConfigParameters[i].enuPinDir==INPUT)
 504:	21 11       	cpse	r18, r1
 506:	f7 c0       	rjmp	.+494    	; 0x6f6 <__EEPROM_REGION_LENGTH__+0x2f6>
					{
						SET_BIT(DDRC_R,7);
 508:	a7 9a       	sbi	0x14, 7	; 20
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 50a:	81 e0       	ldi	r24, 0x01	; 1
 50c:	08 95       	ret
					}
					break;
				}
				case PD0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 50e:	21 30       	cpi	r18, 0x01	; 1
 510:	19 f4       	brne	.+6      	; 0x518 <__EEPROM_REGION_LENGTH__+0x118>
					{
						SET_BIT(DDRD_R,0);
 512:	88 9a       	sbi	0x11, 0	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 514:	81 e0       	ldi	r24, 0x01	; 1
 516:	08 95       	ret
				case PD0:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 518:	21 11       	cpse	r18, r1
 51a:	ef c0       	rjmp	.+478    	; 0x6fa <__EEPROM_REGION_LENGTH__+0x2fa>
 51c:	31 30       	cpi	r19, 0x01	; 1
 51e:	21 f4       	brne	.+8      	; 0x528 <__EEPROM_REGION_LENGTH__+0x128>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,0);
 520:	88 98       	cbi	0x11, 0	; 17
						SET_BIT(PORTD_R,0);
 522:	90 9a       	sbi	0x12, 0	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 524:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,0);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,0);
						SET_BIT(PORTD_R,0);
 526:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 528:	31 11       	cpse	r19, r1
 52a:	e9 c0       	rjmp	.+466    	; 0x6fe <__EEPROM_REGION_LENGTH__+0x2fe>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,0);
 52c:	88 98       	cbi	0x11, 0	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 52e:	81 e0       	ldi	r24, 0x01	; 1
 530:	08 95       	ret
					}
					break;
				}
				case PD1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 532:	21 30       	cpi	r18, 0x01	; 1
 534:	19 f4       	brne	.+6      	; 0x53c <__EEPROM_REGION_LENGTH__+0x13c>
					{
						SET_BIT(DDRD_R,1);
 536:	89 9a       	sbi	0x11, 1	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 538:	81 e0       	ldi	r24, 0x01	; 1
 53a:	08 95       	ret
				case PD1:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 53c:	21 11       	cpse	r18, r1
 53e:	e1 c0       	rjmp	.+450    	; 0x702 <__EEPROM_REGION_LENGTH__+0x302>
 540:	31 30       	cpi	r19, 0x01	; 1
 542:	21 f4       	brne	.+8      	; 0x54c <__EEPROM_REGION_LENGTH__+0x14c>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,1);
 544:	89 98       	cbi	0x11, 1	; 17
						SET_BIT(PORTD_R,1);
 546:	91 9a       	sbi	0x12, 1	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 548:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,1);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,1);
						SET_BIT(PORTD_R,1);
 54a:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 54c:	31 11       	cpse	r19, r1
 54e:	db c0       	rjmp	.+438    	; 0x706 <__EEPROM_REGION_LENGTH__+0x306>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,1);
 550:	89 98       	cbi	0x11, 1	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 552:	81 e0       	ldi	r24, 0x01	; 1
 554:	08 95       	ret
					}
					break;
				}
				case PD2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 556:	21 30       	cpi	r18, 0x01	; 1
 558:	19 f4       	brne	.+6      	; 0x560 <__EEPROM_REGION_LENGTH__+0x160>
					{
						SET_BIT(DDRD_R,2);
 55a:	8a 9a       	sbi	0x11, 2	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 55c:	81 e0       	ldi	r24, 0x01	; 1
 55e:	08 95       	ret
				case PD2:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 560:	21 11       	cpse	r18, r1
 562:	d3 c0       	rjmp	.+422    	; 0x70a <__EEPROM_REGION_LENGTH__+0x30a>
 564:	31 30       	cpi	r19, 0x01	; 1
 566:	21 f4       	brne	.+8      	; 0x570 <__EEPROM_REGION_LENGTH__+0x170>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,2);
 568:	8a 98       	cbi	0x11, 2	; 17
						SET_BIT(PORTD_R,2);
 56a:	92 9a       	sbi	0x12, 2	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 56c:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,2);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,2);
						SET_BIT(PORTD_R,2);
 56e:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 570:	31 11       	cpse	r19, r1
 572:	cd c0       	rjmp	.+410    	; 0x70e <__EEPROM_REGION_LENGTH__+0x30e>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,2);
 574:	8a 98       	cbi	0x11, 2	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 576:	81 e0       	ldi	r24, 0x01	; 1
 578:	08 95       	ret
					}
					break;
				}
				case PD3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 57a:	21 30       	cpi	r18, 0x01	; 1
 57c:	19 f4       	brne	.+6      	; 0x584 <__EEPROM_REGION_LENGTH__+0x184>
					{
						SET_BIT(DDRD_R,3);
 57e:	8b 9a       	sbi	0x11, 3	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 580:	81 e0       	ldi	r24, 0x01	; 1
 582:	08 95       	ret
				case PD3:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 584:	21 11       	cpse	r18, r1
 586:	c5 c0       	rjmp	.+394    	; 0x712 <__EEPROM_REGION_LENGTH__+0x312>
 588:	31 30       	cpi	r19, 0x01	; 1
 58a:	21 f4       	brne	.+8      	; 0x594 <__EEPROM_REGION_LENGTH__+0x194>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,3);
 58c:	8b 98       	cbi	0x11, 3	; 17
						SET_BIT(PORTD_R,3);
 58e:	93 9a       	sbi	0x12, 3	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 590:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,3);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,3);
						SET_BIT(PORTD_R,3);
 592:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 594:	31 11       	cpse	r19, r1
 596:	bf c0       	rjmp	.+382    	; 0x716 <__EEPROM_REGION_LENGTH__+0x316>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,3);
 598:	8b 98       	cbi	0x11, 3	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 59a:	81 e0       	ldi	r24, 0x01	; 1
 59c:	08 95       	ret
					}
					break;
				}
				case PD4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 59e:	21 30       	cpi	r18, 0x01	; 1
 5a0:	19 f4       	brne	.+6      	; 0x5a8 <__EEPROM_REGION_LENGTH__+0x1a8>
					{
						SET_BIT(DDRD_R,4);
 5a2:	8c 9a       	sbi	0x11, 4	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5a4:	81 e0       	ldi	r24, 0x01	; 1
 5a6:	08 95       	ret
				case PD4:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 5a8:	21 11       	cpse	r18, r1
 5aa:	b7 c0       	rjmp	.+366    	; 0x71a <__EEPROM_REGION_LENGTH__+0x31a>
 5ac:	31 30       	cpi	r19, 0x01	; 1
 5ae:	21 f4       	brne	.+8      	; 0x5b8 <__EEPROM_REGION_LENGTH__+0x1b8>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,4);
 5b0:	8c 98       	cbi	0x11, 4	; 17
						SET_BIT(PORTD_R,4);
 5b2:	94 9a       	sbi	0x12, 4	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5b4:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,4);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,4);
						SET_BIT(PORTD_R,4);
 5b6:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 5b8:	31 11       	cpse	r19, r1
 5ba:	b1 c0       	rjmp	.+354    	; 0x71e <__EEPROM_REGION_LENGTH__+0x31e>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,4);
 5bc:	8c 98       	cbi	0x11, 4	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5be:	81 e0       	ldi	r24, 0x01	; 1
 5c0:	08 95       	ret
					}
					break;
				}
				case PD5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 5c2:	21 30       	cpi	r18, 0x01	; 1
 5c4:	19 f4       	brne	.+6      	; 0x5cc <__EEPROM_REGION_LENGTH__+0x1cc>
					{
						SET_BIT(DDRD_R,5);
 5c6:	8d 9a       	sbi	0x11, 5	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5c8:	81 e0       	ldi	r24, 0x01	; 1
 5ca:	08 95       	ret
				case PD5:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 5cc:	21 11       	cpse	r18, r1
 5ce:	a9 c0       	rjmp	.+338    	; 0x722 <__EEPROM_REGION_LENGTH__+0x322>
 5d0:	31 30       	cpi	r19, 0x01	; 1
 5d2:	21 f4       	brne	.+8      	; 0x5dc <__EEPROM_REGION_LENGTH__+0x1dc>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,5);
 5d4:	8d 98       	cbi	0x11, 5	; 17
						SET_BIT(PORTD_R,5);
 5d6:	95 9a       	sbi	0x12, 5	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5d8:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,5);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,5);
						SET_BIT(PORTD_R,5);
 5da:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 5dc:	31 11       	cpse	r19, r1
 5de:	a3 c0       	rjmp	.+326    	; 0x726 <__EEPROM_REGION_LENGTH__+0x326>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,5);
 5e0:	8d 98       	cbi	0x11, 5	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5e2:	81 e0       	ldi	r24, 0x01	; 1
 5e4:	08 95       	ret
					}
					break;
				}
				case PD6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 5e6:	21 30       	cpi	r18, 0x01	; 1
 5e8:	19 f4       	brne	.+6      	; 0x5f0 <__EEPROM_REGION_LENGTH__+0x1f0>
					{
						SET_BIT(DDRD_R,6);
 5ea:	8e 9a       	sbi	0x11, 6	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5ec:	81 e0       	ldi	r24, 0x01	; 1
 5ee:	08 95       	ret
				case PD6:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 5f0:	21 11       	cpse	r18, r1
 5f2:	9b c0       	rjmp	.+310    	; 0x72a <__EEPROM_REGION_LENGTH__+0x32a>
 5f4:	31 30       	cpi	r19, 0x01	; 1
 5f6:	21 f4       	brne	.+8      	; 0x600 <__EEPROM_REGION_LENGTH__+0x200>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,6);
 5f8:	8e 98       	cbi	0x11, 6	; 17
						SET_BIT(PORTD_R,6);
 5fa:	96 9a       	sbi	0x12, 6	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 5fc:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,6);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,6);
						SET_BIT(PORTD_R,6);
 5fe:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 600:	31 11       	cpse	r19, r1
 602:	95 c0       	rjmp	.+298    	; 0x72e <__EEPROM_REGION_LENGTH__+0x32e>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,6);
 604:	8e 98       	cbi	0x11, 6	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 606:	81 e0       	ldi	r24, 0x01	; 1
 608:	08 95       	ret
					}
					break;
				}
				case PD7:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
 60a:	21 30       	cpi	r18, 0x01	; 1
 60c:	19 f4       	brne	.+6      	; 0x614 <__EEPROM_REGION_LENGTH__+0x214>
					{
						SET_BIT(DDRD_R,7);
 60e:	8f 9a       	sbi	0x11, 7	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 610:	81 e0       	ldi	r24, 0x01	; 1
 612:	08 95       	ret
				case PD7:
				{
					if(astrDIOConfigParameters[i].enuPinDir==OUTPUT)
					{
						SET_BIT(DDRD_R,7);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 614:	21 11       	cpse	r18, r1
 616:	8d c0       	rjmp	.+282    	; 0x732 <__EEPROM_REGION_LENGTH__+0x332>
 618:	31 30       	cpi	r19, 0x01	; 1
 61a:	21 f4       	brne	.+8      	; 0x624 <__EEPROM_REGION_LENGTH__+0x224>
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,7);
 61c:	8f 98       	cbi	0x11, 7	; 17
						SET_BIT(PORTD_R,7);
 61e:	97 9a       	sbi	0x12, 7	; 18
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 620:	81 e0       	ldi	r24, 0x01	; 1
						SET_BIT(DDRD_R,7);
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
					(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))
					{
						CLR_BIT(DDRD_R,7);
						SET_BIT(PORTD_R,7);
 622:	08 95       	ret
					}else if((astrDIOConfigParameters[i].enuPinDir==INPUT)&&
 624:	31 11       	cpse	r19, r1
 626:	87 c0       	rjmp	.+270    	; 0x736 <__EEPROM_REGION_LENGTH__+0x336>
					(astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION))
					{
						CLR_BIT(DDRD_R,7);
 628:	8f 98       	cbi	0x11, 7	; 17
	{
		if(((astrDIOConfigParameters[i].enuPinNo>=PA0)&&(astrDIOConfigParameters[i].enuPinNo<=PD7))&&
		((astrDIOConfigParameters[i].enuPinDir==INPUT)||(astrDIOConfigParameters[i].enuPinDir==OUTPUT))&&
		(((astrDIOConfigParameters[i].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[i].enuPullupResEn==PULL_UP_ENABLE))))
		{
			Error = E_OK;
 62a:	81 e0       	ldi	r24, 0x01	; 1
 62c:	08 95       	ret
 62e:	80 e0       	ldi	r24, 0x00	; 0
 630:	08 95       	ret
 632:	80 e0       	ldi	r24, 0x00	; 0
 634:	08 95       	ret
 636:	80 e0       	ldi	r24, 0x00	; 0
 638:	08 95       	ret
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	08 95       	ret
 63e:	81 e0       	ldi	r24, 0x01	; 1
 640:	08 95       	ret
 642:	81 e0       	ldi	r24, 0x01	; 1
 644:	08 95       	ret
 646:	81 e0       	ldi	r24, 0x01	; 1
 648:	08 95       	ret
 64a:	81 e0       	ldi	r24, 0x01	; 1
 64c:	08 95       	ret
 64e:	81 e0       	ldi	r24, 0x01	; 1
 650:	08 95       	ret
 652:	81 e0       	ldi	r24, 0x01	; 1
 654:	08 95       	ret
 656:	81 e0       	ldi	r24, 0x01	; 1
 658:	08 95       	ret
 65a:	81 e0       	ldi	r24, 0x01	; 1
 65c:	08 95       	ret
 65e:	81 e0       	ldi	r24, 0x01	; 1
 660:	08 95       	ret
 662:	81 e0       	ldi	r24, 0x01	; 1
 664:	08 95       	ret
 666:	81 e0       	ldi	r24, 0x01	; 1
 668:	08 95       	ret
 66a:	81 e0       	ldi	r24, 0x01	; 1
 66c:	08 95       	ret
 66e:	81 e0       	ldi	r24, 0x01	; 1
 670:	08 95       	ret
 672:	81 e0       	ldi	r24, 0x01	; 1
 674:	08 95       	ret
 676:	81 e0       	ldi	r24, 0x01	; 1
 678:	08 95       	ret
 67a:	81 e0       	ldi	r24, 0x01	; 1
 67c:	08 95       	ret
 67e:	81 e0       	ldi	r24, 0x01	; 1
 680:	08 95       	ret
 682:	81 e0       	ldi	r24, 0x01	; 1
 684:	08 95       	ret
 686:	81 e0       	ldi	r24, 0x01	; 1
 688:	08 95       	ret
 68a:	81 e0       	ldi	r24, 0x01	; 1
 68c:	08 95       	ret
 68e:	81 e0       	ldi	r24, 0x01	; 1
 690:	08 95       	ret
 692:	81 e0       	ldi	r24, 0x01	; 1
 694:	08 95       	ret
 696:	81 e0       	ldi	r24, 0x01	; 1
 698:	08 95       	ret
 69a:	81 e0       	ldi	r24, 0x01	; 1
 69c:	08 95       	ret
 69e:	81 e0       	ldi	r24, 0x01	; 1
 6a0:	08 95       	ret
 6a2:	81 e0       	ldi	r24, 0x01	; 1
 6a4:	08 95       	ret
 6a6:	81 e0       	ldi	r24, 0x01	; 1
 6a8:	08 95       	ret
 6aa:	81 e0       	ldi	r24, 0x01	; 1
 6ac:	08 95       	ret
 6ae:	81 e0       	ldi	r24, 0x01	; 1
 6b0:	08 95       	ret
 6b2:	81 e0       	ldi	r24, 0x01	; 1
 6b4:	08 95       	ret
 6b6:	81 e0       	ldi	r24, 0x01	; 1
 6b8:	08 95       	ret
 6ba:	81 e0       	ldi	r24, 0x01	; 1
 6bc:	08 95       	ret
 6be:	81 e0       	ldi	r24, 0x01	; 1
 6c0:	08 95       	ret
 6c2:	81 e0       	ldi	r24, 0x01	; 1
 6c4:	08 95       	ret
 6c6:	81 e0       	ldi	r24, 0x01	; 1
 6c8:	08 95       	ret
 6ca:	81 e0       	ldi	r24, 0x01	; 1
 6cc:	08 95       	ret
 6ce:	81 e0       	ldi	r24, 0x01	; 1
 6d0:	08 95       	ret
 6d2:	81 e0       	ldi	r24, 0x01	; 1
 6d4:	08 95       	ret
 6d6:	81 e0       	ldi	r24, 0x01	; 1
 6d8:	08 95       	ret
 6da:	81 e0       	ldi	r24, 0x01	; 1
 6dc:	08 95       	ret
 6de:	81 e0       	ldi	r24, 0x01	; 1
 6e0:	08 95       	ret
 6e2:	81 e0       	ldi	r24, 0x01	; 1
 6e4:	08 95       	ret
 6e6:	81 e0       	ldi	r24, 0x01	; 1
 6e8:	08 95       	ret
 6ea:	81 e0       	ldi	r24, 0x01	; 1
 6ec:	08 95       	ret
 6ee:	81 e0       	ldi	r24, 0x01	; 1
 6f0:	08 95       	ret
 6f2:	81 e0       	ldi	r24, 0x01	; 1
 6f4:	08 95       	ret
 6f6:	81 e0       	ldi	r24, 0x01	; 1
 6f8:	08 95       	ret
 6fa:	81 e0       	ldi	r24, 0x01	; 1
 6fc:	08 95       	ret
 6fe:	81 e0       	ldi	r24, 0x01	; 1
 700:	08 95       	ret
 702:	81 e0       	ldi	r24, 0x01	; 1
 704:	08 95       	ret
 706:	81 e0       	ldi	r24, 0x01	; 1
 708:	08 95       	ret
 70a:	81 e0       	ldi	r24, 0x01	; 1
 70c:	08 95       	ret
 70e:	81 e0       	ldi	r24, 0x01	; 1
 710:	08 95       	ret
 712:	81 e0       	ldi	r24, 0x01	; 1
 714:	08 95       	ret
 716:	81 e0       	ldi	r24, 0x01	; 1
 718:	08 95       	ret
 71a:	81 e0       	ldi	r24, 0x01	; 1
 71c:	08 95       	ret
 71e:	81 e0       	ldi	r24, 0x01	; 1
 720:	08 95       	ret
 722:	81 e0       	ldi	r24, 0x01	; 1
 724:	08 95       	ret
 726:	81 e0       	ldi	r24, 0x01	; 1
 728:	08 95       	ret
 72a:	81 e0       	ldi	r24, 0x01	; 1
 72c:	08 95       	ret
 72e:	81 e0       	ldi	r24, 0x01	; 1
 730:	08 95       	ret
 732:	81 e0       	ldi	r24, 0x01	; 1
 734:	08 95       	ret
 736:	81 e0       	ldi	r24, 0x01	; 1
				}
			}
		}
	}
	return Error;
}
 738:	08 95       	ret

0000073a <DIO_Write>:

enuErrorStatus_t DIO_Write(uint8_t u8GroupId, uint8_t u8Data)
{
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
 73a:	90 e0       	ldi	r25, 0x00	; 0
 73c:	fc 01       	movw	r30, r24
 73e:	ee 0f       	add	r30, r30
 740:	ff 1f       	adc	r31, r31
 742:	e8 0f       	add	r30, r24
 744:	f9 1f       	adc	r31, r25
 746:	e0 5a       	subi	r30, 0xA0	; 160
 748:	ff 4f       	sbci	r31, 0xFF	; 255
 74a:	e0 81       	ld	r30, Z
 74c:	e0 32       	cpi	r30, 0x20	; 32
 74e:	08 f0       	brcs	.+2      	; 0x752 <DIO_Write+0x18>
 750:	24 c1       	rjmp	.+584    	; 0x99a <__stack+0x13b>
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
 752:	dc 01       	movw	r26, r24
 754:	aa 0f       	add	r26, r26
 756:	bb 1f       	adc	r27, r27
 758:	a8 0f       	add	r26, r24
 75a:	b9 1f       	adc	r27, r25
 75c:	a0 5a       	subi	r26, 0xA0	; 160
 75e:	bf 4f       	sbci	r27, 0xFF	; 255
}

enuErrorStatus_t DIO_Write(uint8_t u8GroupId, uint8_t u8Data)
{
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
 760:	11 96       	adiw	r26, 0x01	; 1
 762:	2c 91       	ld	r18, X
 764:	22 30       	cpi	r18, 0x02	; 2
 766:	08 f0       	brcs	.+2      	; 0x76a <DIO_Write+0x30>
 768:	1a c1       	rjmp	.+564    	; 0x99e <__stack+0x13f>
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
 76a:	dc 01       	movw	r26, r24
 76c:	aa 0f       	add	r26, r26
 76e:	bb 1f       	adc	r27, r27
 770:	8a 0f       	add	r24, r26
 772:	9b 1f       	adc	r25, r27
 774:	dc 01       	movw	r26, r24
 776:	a0 5a       	subi	r26, 0xA0	; 160
 778:	bf 4f       	sbci	r27, 0xFF	; 255

enuErrorStatus_t DIO_Write(uint8_t u8GroupId, uint8_t u8Data)
{
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
 77a:	12 96       	adiw	r26, 0x02	; 2
 77c:	8c 91       	ld	r24, X
 77e:	82 30       	cpi	r24, 0x02	; 2
 780:	08 f0       	brcs	.+2      	; 0x784 <DIO_Write+0x4a>
 782:	0f c1       	rjmp	.+542    	; 0x9a2 <__stack+0x143>
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
		switch(astrDIOConfigParameters[u8GroupId].enuPinNo)
 784:	8e 2f       	mov	r24, r30
 786:	90 e0       	ldi	r25, 0x00	; 0
 788:	80 32       	cpi	r24, 0x20	; 32
 78a:	91 05       	cpc	r25, r1
 78c:	08 f0       	brcs	.+2      	; 0x790 <DIO_Write+0x56>
 78e:	0b c1       	rjmp	.+534    	; 0x9a6 <__stack+0x147>
 790:	fc 01       	movw	r30, r24
 792:	e6 5b       	subi	r30, 0xB6	; 182
 794:	ff 4f       	sbci	r31, 0xFF	; 255
 796:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__tablejump2__>
		{
			case PA0:
			{
				if(u8Data==HIGH)
 79a:	61 30       	cpi	r22, 0x01	; 1
 79c:	19 f4       	brne	.+6      	; 0x7a4 <DIO_Write+0x6a>
				{
					SET_BIT(PORTA_R,PA0);
 79e:	d8 9a       	sbi	0x1b, 0	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7a0:	81 e0       	ldi	r24, 0x01	; 1
 7a2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA0);
				}else
				{
					CLR_BIT(PORTA_R,PA0);
 7a4:	d8 98       	cbi	0x1b, 0	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7a6:	81 e0       	ldi	r24, 0x01	; 1
 7a8:	08 95       	ret
				}
				break;
			}
			case PA1:
			{
				if(u8Data==HIGH)
 7aa:	61 30       	cpi	r22, 0x01	; 1
 7ac:	19 f4       	brne	.+6      	; 0x7b4 <DIO_Write+0x7a>
				{
					SET_BIT(PORTA_R,PA1);
 7ae:	d9 9a       	sbi	0x1b, 1	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7b0:	81 e0       	ldi	r24, 0x01	; 1
 7b2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA1);
				}else
				{
					CLR_BIT(PORTA_R,PA1);
 7b4:	d9 98       	cbi	0x1b, 1	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7b6:	81 e0       	ldi	r24, 0x01	; 1
 7b8:	08 95       	ret
				}
				break;
			}
			case PA2:
			{
				if(u8Data==HIGH)
 7ba:	61 30       	cpi	r22, 0x01	; 1
 7bc:	19 f4       	brne	.+6      	; 0x7c4 <DIO_Write+0x8a>
				{
					SET_BIT(PORTA_R,PA2);
 7be:	da 9a       	sbi	0x1b, 2	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7c0:	81 e0       	ldi	r24, 0x01	; 1
 7c2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA2);
				}else
				{
					CLR_BIT(PORTA_R,PA2);
 7c4:	da 98       	cbi	0x1b, 2	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7c6:	81 e0       	ldi	r24, 0x01	; 1
 7c8:	08 95       	ret
				}
				break;
			}
			case PA3:
			{
				if(u8Data==HIGH)
 7ca:	61 30       	cpi	r22, 0x01	; 1
 7cc:	19 f4       	brne	.+6      	; 0x7d4 <DIO_Write+0x9a>
				{
					SET_BIT(PORTA_R,PA3);
 7ce:	db 9a       	sbi	0x1b, 3	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7d0:	81 e0       	ldi	r24, 0x01	; 1
 7d2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA3);
				}else
				{
					CLR_BIT(PORTA_R,PA3);
 7d4:	db 98       	cbi	0x1b, 3	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7d6:	81 e0       	ldi	r24, 0x01	; 1
 7d8:	08 95       	ret
				}
				break;
			}
			case PA4:
			{
				if(u8Data==HIGH)
 7da:	61 30       	cpi	r22, 0x01	; 1
 7dc:	19 f4       	brne	.+6      	; 0x7e4 <DIO_Write+0xaa>
				{
					SET_BIT(PORTA_R,PA4);
 7de:	dc 9a       	sbi	0x1b, 4	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7e0:	81 e0       	ldi	r24, 0x01	; 1
 7e2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA4);
				}else
				{
					CLR_BIT(PORTA_R,PA4);
 7e4:	dc 98       	cbi	0x1b, 4	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7e6:	81 e0       	ldi	r24, 0x01	; 1
 7e8:	08 95       	ret
				}
				break;
			}
			case PA5:
			{
				if(u8Data==HIGH)
 7ea:	61 30       	cpi	r22, 0x01	; 1
 7ec:	19 f4       	brne	.+6      	; 0x7f4 <DIO_Write+0xba>
				{
					SET_BIT(PORTA_R,PA5);
 7ee:	dd 9a       	sbi	0x1b, 5	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7f0:	81 e0       	ldi	r24, 0x01	; 1
 7f2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA5);
				}else
				{
					CLR_BIT(PORTA_R,PA5);
 7f4:	dd 98       	cbi	0x1b, 5	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 7f6:	81 e0       	ldi	r24, 0x01	; 1
 7f8:	08 95       	ret
				}
				break;
			}
			case PA6:
			{
				if(u8Data==HIGH)
 7fa:	61 30       	cpi	r22, 0x01	; 1
 7fc:	19 f4       	brne	.+6      	; 0x804 <__DATA_REGION_LENGTH__+0x4>
				{
					SET_BIT(PORTA_R,PA6);
 7fe:	de 9a       	sbi	0x1b, 6	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 800:	81 e0       	ldi	r24, 0x01	; 1
 802:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA6);
				}else
				{
					CLR_BIT(PORTA_R,PA6);
 804:	de 98       	cbi	0x1b, 6	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 806:	81 e0       	ldi	r24, 0x01	; 1
 808:	08 95       	ret
				}
				break;
			}
			case PA7:
			{
				if(u8Data==HIGH)
 80a:	61 30       	cpi	r22, 0x01	; 1
 80c:	19 f4       	brne	.+6      	; 0x814 <__DATA_REGION_LENGTH__+0x14>
				{
					SET_BIT(PORTA_R,PA7);
 80e:	df 9a       	sbi	0x1b, 7	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 810:	81 e0       	ldi	r24, 0x01	; 1
 812:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTA_R,PA7);
				}else
				{
					CLR_BIT(PORTA_R,PA7);
 814:	df 98       	cbi	0x1b, 7	; 27
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 816:	81 e0       	ldi	r24, 0x01	; 1
 818:	08 95       	ret
				}
				break;
			}
			case PB0:
			{
				if(u8Data==HIGH)
 81a:	61 30       	cpi	r22, 0x01	; 1
 81c:	19 f4       	brne	.+6      	; 0x824 <__DATA_REGION_LENGTH__+0x24>
				{
					SET_BIT(PORTB_R,0);
 81e:	c0 9a       	sbi	0x18, 0	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 820:	81 e0       	ldi	r24, 0x01	; 1
 822:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,0);
				}else
				{
					CLR_BIT(PORTB_R,0);
 824:	c0 98       	cbi	0x18, 0	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 826:	81 e0       	ldi	r24, 0x01	; 1
 828:	08 95       	ret
				}
				break;
			}
			case PB1:
			{
				if(u8Data==HIGH)
 82a:	61 30       	cpi	r22, 0x01	; 1
 82c:	19 f4       	brne	.+6      	; 0x834 <__DATA_REGION_LENGTH__+0x34>
				{
					SET_BIT(PORTB_R,1);
 82e:	c1 9a       	sbi	0x18, 1	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 830:	81 e0       	ldi	r24, 0x01	; 1
 832:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,1);
				}else
				{
					CLR_BIT(PORTB_R,1);
 834:	c1 98       	cbi	0x18, 1	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 836:	81 e0       	ldi	r24, 0x01	; 1
 838:	08 95       	ret
				}
				break;
			}
			case PB2:
			{
				if(u8Data==HIGH)
 83a:	61 30       	cpi	r22, 0x01	; 1
 83c:	19 f4       	brne	.+6      	; 0x844 <__DATA_REGION_LENGTH__+0x44>
				{
					SET_BIT(PORTB_R,2);
 83e:	c2 9a       	sbi	0x18, 2	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 840:	81 e0       	ldi	r24, 0x01	; 1
 842:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,2);
				}else
				{
					CLR_BIT(PORTB_R,2);
 844:	c2 98       	cbi	0x18, 2	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 846:	81 e0       	ldi	r24, 0x01	; 1
 848:	08 95       	ret
				}
				break;
			}
			case PB3:
			{
				if(u8Data==HIGH)
 84a:	61 30       	cpi	r22, 0x01	; 1
 84c:	19 f4       	brne	.+6      	; 0x854 <__DATA_REGION_LENGTH__+0x54>
				{
					SET_BIT(PORTB_R,3);
 84e:	c3 9a       	sbi	0x18, 3	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 850:	81 e0       	ldi	r24, 0x01	; 1
 852:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,3);
				}else
				{
					CLR_BIT(PORTB_R,3);
 854:	c3 98       	cbi	0x18, 3	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 856:	81 e0       	ldi	r24, 0x01	; 1
 858:	08 95       	ret
				}
				break;
			}
			case PB4:
			{
				if(u8Data==HIGH)
 85a:	61 30       	cpi	r22, 0x01	; 1
 85c:	19 f4       	brne	.+6      	; 0x864 <__stack+0x5>
				{
					SET_BIT(PORTB_R,4);
 85e:	c4 9a       	sbi	0x18, 4	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 860:	81 e0       	ldi	r24, 0x01	; 1
 862:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,4);
				}else
				{
					CLR_BIT(PORTB_R,4);
 864:	c4 98       	cbi	0x18, 4	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 866:	81 e0       	ldi	r24, 0x01	; 1
 868:	08 95       	ret
				}
				break;
			}
			case PB5:
			{
				if(u8Data==HIGH)
 86a:	61 30       	cpi	r22, 0x01	; 1
 86c:	19 f4       	brne	.+6      	; 0x874 <__stack+0x15>
				{
					SET_BIT(PORTB_R,5);
 86e:	c5 9a       	sbi	0x18, 5	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 870:	81 e0       	ldi	r24, 0x01	; 1
 872:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,5);
				}else
				{
					CLR_BIT(PORTB_R,5);
 874:	c5 98       	cbi	0x18, 5	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 876:	81 e0       	ldi	r24, 0x01	; 1
 878:	08 95       	ret
				}
				break;
			}
			case PB6:
			{
				if(u8Data==HIGH)
 87a:	61 30       	cpi	r22, 0x01	; 1
 87c:	19 f4       	brne	.+6      	; 0x884 <__stack+0x25>
				{
					SET_BIT(PORTB_R,6);
 87e:	c6 9a       	sbi	0x18, 6	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 880:	81 e0       	ldi	r24, 0x01	; 1
 882:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,6);
				}else
				{
					CLR_BIT(PORTB_R,6);
 884:	c6 98       	cbi	0x18, 6	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 886:	81 e0       	ldi	r24, 0x01	; 1
 888:	08 95       	ret
				}
				break;
			}
			case PB7:
			{
				if(u8Data==HIGH)
 88a:	61 30       	cpi	r22, 0x01	; 1
 88c:	19 f4       	brne	.+6      	; 0x894 <__stack+0x35>
				{
					SET_BIT(PORTB_R,7);
 88e:	c7 9a       	sbi	0x18, 7	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 890:	81 e0       	ldi	r24, 0x01	; 1
 892:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTB_R,7);
				}else
				{
					CLR_BIT(PORTB_R,7);
 894:	c7 98       	cbi	0x18, 7	; 24
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 896:	81 e0       	ldi	r24, 0x01	; 1
 898:	08 95       	ret
				}
				break;
			}
			case PC0:
			{
				if(u8Data==HIGH)
 89a:	61 30       	cpi	r22, 0x01	; 1
 89c:	19 f4       	brne	.+6      	; 0x8a4 <__stack+0x45>
				{
					SET_BIT(PORTC_R,0);
 89e:	a8 9a       	sbi	0x15, 0	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8a0:	81 e0       	ldi	r24, 0x01	; 1
 8a2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,0);
				}else
				{
					CLR_BIT(PORTC_R,0);
 8a4:	a8 98       	cbi	0x15, 0	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8a6:	81 e0       	ldi	r24, 0x01	; 1
 8a8:	08 95       	ret
				}
				break;
			}
			case PC1:
			{
				if(u8Data==HIGH)
 8aa:	61 30       	cpi	r22, 0x01	; 1
 8ac:	19 f4       	brne	.+6      	; 0x8b4 <__stack+0x55>
				{
					SET_BIT(PORTC_R,1);
 8ae:	a9 9a       	sbi	0x15, 1	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8b0:	81 e0       	ldi	r24, 0x01	; 1
 8b2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,1);
				}else
				{
					CLR_BIT(PORTC_R,1);
 8b4:	a9 98       	cbi	0x15, 1	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8b6:	81 e0       	ldi	r24, 0x01	; 1
 8b8:	08 95       	ret
				}
				break;
			}
			case PC2:
			{
				if(u8Data==HIGH)
 8ba:	61 30       	cpi	r22, 0x01	; 1
 8bc:	19 f4       	brne	.+6      	; 0x8c4 <__stack+0x65>
				{
					SET_BIT(PORTC_R,2);
 8be:	aa 9a       	sbi	0x15, 2	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8c0:	81 e0       	ldi	r24, 0x01	; 1
 8c2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,2);
				}else
				{
					CLR_BIT(PORTC_R,2);
 8c4:	aa 98       	cbi	0x15, 2	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8c6:	81 e0       	ldi	r24, 0x01	; 1
 8c8:	08 95       	ret
				}
				break;
			}
			case PC3:
			{
				if(u8Data==HIGH)
 8ca:	61 30       	cpi	r22, 0x01	; 1
 8cc:	19 f4       	brne	.+6      	; 0x8d4 <__stack+0x75>
				{
					SET_BIT(PORTC_R,3);
 8ce:	ab 9a       	sbi	0x15, 3	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8d0:	81 e0       	ldi	r24, 0x01	; 1
 8d2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,3);
				}else
				{
					CLR_BIT(PORTC_R,3);
 8d4:	ab 98       	cbi	0x15, 3	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8d6:	81 e0       	ldi	r24, 0x01	; 1
 8d8:	08 95       	ret
				}
				break;
			}
			case PC4:
			{
				if(u8Data==HIGH)
 8da:	61 30       	cpi	r22, 0x01	; 1
 8dc:	19 f4       	brne	.+6      	; 0x8e4 <__stack+0x85>
				{
					SET_BIT(PORTC_R,4);
 8de:	ac 9a       	sbi	0x15, 4	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8e0:	81 e0       	ldi	r24, 0x01	; 1
 8e2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,4);
				}else
				{
					CLR_BIT(PORTC_R,4);
 8e4:	ac 98       	cbi	0x15, 4	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8e6:	81 e0       	ldi	r24, 0x01	; 1
 8e8:	08 95       	ret
				}
				break;
			}
			case PC5:
			{
				if(u8Data==HIGH)
 8ea:	61 30       	cpi	r22, 0x01	; 1
 8ec:	19 f4       	brne	.+6      	; 0x8f4 <__stack+0x95>
				{
					SET_BIT(PORTC_R,5);
 8ee:	ad 9a       	sbi	0x15, 5	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8f0:	81 e0       	ldi	r24, 0x01	; 1
 8f2:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,5);
				}else
				{
					CLR_BIT(PORTC_R,5);
 8f4:	ad 98       	cbi	0x15, 5	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 8f6:	81 e0       	ldi	r24, 0x01	; 1
 8f8:	08 95       	ret
				}
				break;
			}
			case PC6:
			{
				if(u8Data==HIGH)
 8fa:	61 30       	cpi	r22, 0x01	; 1
 8fc:	19 f4       	brne	.+6      	; 0x904 <__stack+0xa5>
				{
					SET_BIT(PORTC_R,6);
 8fe:	ae 9a       	sbi	0x15, 6	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 900:	81 e0       	ldi	r24, 0x01	; 1
 902:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,6);
				}else
				{
					CLR_BIT(PORTC_R,6);
 904:	ae 98       	cbi	0x15, 6	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 906:	81 e0       	ldi	r24, 0x01	; 1
 908:	08 95       	ret
				}
				break;
			}
			case PC7:
			{
				if(u8Data==HIGH)
 90a:	61 30       	cpi	r22, 0x01	; 1
 90c:	19 f4       	brne	.+6      	; 0x914 <__stack+0xb5>
				{
					SET_BIT(PORTC_R,7);
 90e:	af 9a       	sbi	0x15, 7	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 910:	81 e0       	ldi	r24, 0x01	; 1
 912:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTC_R,7);
				}else
				{
					CLR_BIT(PORTC_R,7);
 914:	af 98       	cbi	0x15, 7	; 21
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 916:	81 e0       	ldi	r24, 0x01	; 1
 918:	08 95       	ret
				}
				break;
			}
			case PD0:
			{
				if(u8Data==HIGH)
 91a:	61 30       	cpi	r22, 0x01	; 1
 91c:	19 f4       	brne	.+6      	; 0x924 <__stack+0xc5>
				{
					SET_BIT(PORTD_R,0);
 91e:	90 9a       	sbi	0x12, 0	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 920:	81 e0       	ldi	r24, 0x01	; 1
 922:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,0);
				}else
				{
					CLR_BIT(PORTD_R,0);
 924:	90 98       	cbi	0x12, 0	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 926:	81 e0       	ldi	r24, 0x01	; 1
 928:	08 95       	ret
				}
				break;
			}
			case PD1:
			{
				if(u8Data==HIGH)
 92a:	61 30       	cpi	r22, 0x01	; 1
 92c:	19 f4       	brne	.+6      	; 0x934 <__stack+0xd5>
				{
					SET_BIT(PORTD_R,1);
 92e:	91 9a       	sbi	0x12, 1	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 930:	81 e0       	ldi	r24, 0x01	; 1
 932:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,1);
				}else
				{
					CLR_BIT(PORTD_R,1);
 934:	91 98       	cbi	0x12, 1	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 936:	81 e0       	ldi	r24, 0x01	; 1
 938:	08 95       	ret
				}
				break;
			}
			case PD2:
			{
				if(u8Data==HIGH)
 93a:	61 30       	cpi	r22, 0x01	; 1
 93c:	19 f4       	brne	.+6      	; 0x944 <__stack+0xe5>
				{
					SET_BIT(PORTD_R,2);
 93e:	92 9a       	sbi	0x12, 2	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 940:	81 e0       	ldi	r24, 0x01	; 1
 942:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,2);
				}else
				{
					CLR_BIT(PORTD_R,2);
 944:	92 98       	cbi	0x12, 2	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 946:	81 e0       	ldi	r24, 0x01	; 1
 948:	08 95       	ret
				}
				break;
			}
			case PD3:
			{
				if(u8Data==HIGH)
 94a:	61 30       	cpi	r22, 0x01	; 1
 94c:	19 f4       	brne	.+6      	; 0x954 <__stack+0xf5>
				{
					SET_BIT(PORTD_R,3);
 94e:	93 9a       	sbi	0x12, 3	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 950:	81 e0       	ldi	r24, 0x01	; 1
 952:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,3);
				}else
				{
					CLR_BIT(PORTD_R,3);
 954:	93 98       	cbi	0x12, 3	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 956:	81 e0       	ldi	r24, 0x01	; 1
 958:	08 95       	ret
				}
				break;
			}
			case PD4:
			{
				if(u8Data==HIGH)
 95a:	61 30       	cpi	r22, 0x01	; 1
 95c:	19 f4       	brne	.+6      	; 0x964 <__stack+0x105>
				{
					SET_BIT(PORTD_R,4);
 95e:	94 9a       	sbi	0x12, 4	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 960:	81 e0       	ldi	r24, 0x01	; 1
 962:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,4);
				}else
				{
					CLR_BIT(PORTD_R,4);
 964:	94 98       	cbi	0x12, 4	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 966:	81 e0       	ldi	r24, 0x01	; 1
 968:	08 95       	ret
				}
				break;
			}
			case PD5:
			{
				if(u8Data==HIGH)
 96a:	61 30       	cpi	r22, 0x01	; 1
 96c:	19 f4       	brne	.+6      	; 0x974 <__stack+0x115>
				{
					SET_BIT(PORTD_R,5);
 96e:	95 9a       	sbi	0x12, 5	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 970:	81 e0       	ldi	r24, 0x01	; 1
 972:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,5);
				}else
				{
					CLR_BIT(PORTD_R,5);
 974:	95 98       	cbi	0x12, 5	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 976:	81 e0       	ldi	r24, 0x01	; 1
 978:	08 95       	ret
				}
				break;
			}
			case PD6:
			{
				if(u8Data==HIGH)
 97a:	61 30       	cpi	r22, 0x01	; 1
 97c:	19 f4       	brne	.+6      	; 0x984 <__stack+0x125>
				{
					SET_BIT(PORTD_R,6);
 97e:	96 9a       	sbi	0x12, 6	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 980:	81 e0       	ldi	r24, 0x01	; 1
 982:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,6);
				}else
				{
					CLR_BIT(PORTD_R,6);
 984:	96 98       	cbi	0x12, 6	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 986:	81 e0       	ldi	r24, 0x01	; 1
 988:	08 95       	ret
				}
				break;
			}
			case PD7:
			{
				if(u8Data==HIGH)
 98a:	61 30       	cpi	r22, 0x01	; 1
 98c:	19 f4       	brne	.+6      	; 0x994 <__stack+0x135>
				{
					SET_BIT(PORTD_R,7);
 98e:	97 9a       	sbi	0x12, 7	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 990:	81 e0       	ldi	r24, 0x01	; 1
 992:	08 95       	ret
				if(u8Data==HIGH)
				{
					SET_BIT(PORTD_R,7);
				}else
				{
					CLR_BIT(PORTD_R,7);
 994:	97 98       	cbi	0x12, 7	; 18
	enuErrorStatus_t Error = E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 996:	81 e0       	ldi	r24, 0x01	; 1
 998:	08 95       	ret
	return Error;
}

enuErrorStatus_t DIO_Write(uint8_t u8GroupId, uint8_t u8Data)
{
	enuErrorStatus_t Error = E_ERROR;
 99a:	80 e0       	ldi	r24, 0x00	; 0
 99c:	08 95       	ret
 99e:	80 e0       	ldi	r24, 0x00	; 0
 9a0:	08 95       	ret
 9a2:	80 e0       	ldi	r24, 0x00	; 0
 9a4:	08 95       	ret
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 9a6:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
		}
	}
	return Error;
}
 9a8:	08 95       	ret

000009aa <DIO_Read>:

enuErrorStatus_t DIO_Read(uint8_t u8GroupId, uint8_t* pu8Data)
{
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
 9aa:	90 e0       	ldi	r25, 0x00	; 0
 9ac:	fc 01       	movw	r30, r24
 9ae:	ee 0f       	add	r30, r30
 9b0:	ff 1f       	adc	r31, r31
 9b2:	e8 0f       	add	r30, r24
 9b4:	f9 1f       	adc	r31, r25
 9b6:	e0 5a       	subi	r30, 0xA0	; 160
 9b8:	ff 4f       	sbci	r31, 0xFF	; 255
 9ba:	e0 81       	ld	r30, Z
 9bc:	e0 32       	cpi	r30, 0x20	; 32
 9be:	08 f0       	brcs	.+2      	; 0x9c2 <DIO_Read+0x18>
 9c0:	e4 c0       	rjmp	.+456    	; 0xb8a <DIO_Read+0x1e0>
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
 9c2:	dc 01       	movw	r26, r24
 9c4:	aa 0f       	add	r26, r26
 9c6:	bb 1f       	adc	r27, r27
 9c8:	a8 0f       	add	r26, r24
 9ca:	b9 1f       	adc	r27, r25
 9cc:	a0 5a       	subi	r26, 0xA0	; 160
 9ce:	bf 4f       	sbci	r27, 0xFF	; 255
}

enuErrorStatus_t DIO_Read(uint8_t u8GroupId, uint8_t* pu8Data)
{
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
 9d0:	11 96       	adiw	r26, 0x01	; 1
 9d2:	2c 91       	ld	r18, X
 9d4:	22 30       	cpi	r18, 0x02	; 2
 9d6:	08 f0       	brcs	.+2      	; 0x9da <DIO_Read+0x30>
 9d8:	da c0       	rjmp	.+436    	; 0xb8e <DIO_Read+0x1e4>
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
 9da:	dc 01       	movw	r26, r24
 9dc:	aa 0f       	add	r26, r26
 9de:	bb 1f       	adc	r27, r27
 9e0:	8a 0f       	add	r24, r26
 9e2:	9b 1f       	adc	r25, r27
 9e4:	dc 01       	movw	r26, r24
 9e6:	a0 5a       	subi	r26, 0xA0	; 160
 9e8:	bf 4f       	sbci	r27, 0xFF	; 255

enuErrorStatus_t DIO_Read(uint8_t u8GroupId, uint8_t* pu8Data)
{
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
 9ea:	12 96       	adiw	r26, 0x02	; 2
 9ec:	8c 91       	ld	r24, X
 9ee:	82 30       	cpi	r24, 0x02	; 2
 9f0:	08 f0       	brcs	.+2      	; 0x9f4 <DIO_Read+0x4a>
 9f2:	cf c0       	rjmp	.+414    	; 0xb92 <DIO_Read+0x1e8>
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
		switch(astrDIOConfigParameters[u8GroupId].enuPinNo)
 9f4:	8e 2f       	mov	r24, r30
 9f6:	90 e0       	ldi	r25, 0x00	; 0
 9f8:	80 32       	cpi	r24, 0x20	; 32
 9fa:	91 05       	cpc	r25, r1
 9fc:	08 f0       	brcs	.+2      	; 0xa00 <DIO_Read+0x56>
 9fe:	cb c0       	rjmp	.+406    	; 0xb96 <DIO_Read+0x1ec>
 a00:	fc 01       	movw	r30, r24
 a02:	e6 59       	subi	r30, 0x96	; 150
 a04:	ff 4f       	sbci	r31, 0xFF	; 255
 a06:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__tablejump2__>
		{
			case PA0:
			{
				*pu8Data=GET_BIT(PINA_R,PA0);
 a0a:	89 b3       	in	r24, 0x19	; 25
 a0c:	81 70       	andi	r24, 0x01	; 1
 a0e:	fb 01       	movw	r30, r22
 a10:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a12:	81 e0       	ldi	r24, 0x01	; 1
		switch(astrDIOConfigParameters[u8GroupId].enuPinNo)
		{
			case PA0:
			{
				*pu8Data=GET_BIT(PINA_R,PA0);
				break;
 a14:	08 95       	ret
			}
			case PA1:
			{
				*pu8Data=GET_BIT(PINA_R,PA1);
 a16:	89 b3       	in	r24, 0x19	; 25
 a18:	82 70       	andi	r24, 0x02	; 2
 a1a:	fb 01       	movw	r30, r22
 a1c:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a1e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA1:
			{
				*pu8Data=GET_BIT(PINA_R,PA1);
				break;
 a20:	08 95       	ret
			}
			case PA2:
			{
				*pu8Data=GET_BIT(PINA_R,PA2);
 a22:	89 b3       	in	r24, 0x19	; 25
 a24:	84 70       	andi	r24, 0x04	; 4
 a26:	fb 01       	movw	r30, r22
 a28:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a2a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA2:
			{
				*pu8Data=GET_BIT(PINA_R,PA2);
				break;
 a2c:	08 95       	ret
			}
			case PA3:
			{
				*pu8Data=GET_BIT(PINA_R,PA3);
 a2e:	89 b3       	in	r24, 0x19	; 25
 a30:	88 70       	andi	r24, 0x08	; 8
 a32:	fb 01       	movw	r30, r22
 a34:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a36:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA3:
			{
				*pu8Data=GET_BIT(PINA_R,PA3);
				break;
 a38:	08 95       	ret
			}
			case PA4:
			{
				*pu8Data=GET_BIT(PINA_R,PA4);
 a3a:	89 b3       	in	r24, 0x19	; 25
 a3c:	80 71       	andi	r24, 0x10	; 16
 a3e:	fb 01       	movw	r30, r22
 a40:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a42:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA4:
			{
				*pu8Data=GET_BIT(PINA_R,PA4);
				break;
 a44:	08 95       	ret
			}
			case PA5:
			{
				*pu8Data=GET_BIT(PINA_R,PA5);
 a46:	89 b3       	in	r24, 0x19	; 25
 a48:	80 72       	andi	r24, 0x20	; 32
 a4a:	fb 01       	movw	r30, r22
 a4c:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a4e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA5:
			{
				*pu8Data=GET_BIT(PINA_R,PA5);
				break;
 a50:	08 95       	ret
			}
			case PA6:
			{
				*pu8Data=GET_BIT(PINA_R,PA6);
 a52:	89 b3       	in	r24, 0x19	; 25
 a54:	80 74       	andi	r24, 0x40	; 64
 a56:	fb 01       	movw	r30, r22
 a58:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a5a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA6:
			{
				*pu8Data=GET_BIT(PINA_R,PA6);
				break;
 a5c:	08 95       	ret
			}
			case PA7:
			{
				*pu8Data=GET_BIT(PINA_R,PA7);
 a5e:	89 b3       	in	r24, 0x19	; 25
 a60:	80 78       	andi	r24, 0x80	; 128
 a62:	fb 01       	movw	r30, r22
 a64:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a66:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA7:
			{
				*pu8Data=GET_BIT(PINA_R,PA7);
				break;
 a68:	08 95       	ret
			}
			case PB0:
			{
				*pu8Data=GET_BIT(PINB_R,0);
 a6a:	86 b3       	in	r24, 0x16	; 22
 a6c:	81 70       	andi	r24, 0x01	; 1
 a6e:	fb 01       	movw	r30, r22
 a70:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a72:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB0:
			{
				*pu8Data=GET_BIT(PINB_R,0);
				break;
 a74:	08 95       	ret
			}
			case PB1:
			{
				*pu8Data=GET_BIT(PINB_R,1);
 a76:	86 b3       	in	r24, 0x16	; 22
 a78:	82 70       	andi	r24, 0x02	; 2
 a7a:	fb 01       	movw	r30, r22
 a7c:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a7e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB1:
			{
				*pu8Data=GET_BIT(PINB_R,1);
				break;
 a80:	08 95       	ret
			}
			case PB2:
			{
				*pu8Data=GET_BIT(PINB_R,2);
 a82:	86 b3       	in	r24, 0x16	; 22
 a84:	84 70       	andi	r24, 0x04	; 4
 a86:	fb 01       	movw	r30, r22
 a88:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a8a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB2:
			{
				*pu8Data=GET_BIT(PINB_R,2);
				break;
 a8c:	08 95       	ret
			}
			case PB3:
			{
				*pu8Data=GET_BIT(PINB_R,3);
 a8e:	86 b3       	in	r24, 0x16	; 22
 a90:	88 70       	andi	r24, 0x08	; 8
 a92:	fb 01       	movw	r30, r22
 a94:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 a96:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB3:
			{
				*pu8Data=GET_BIT(PINB_R,3);
				break;
 a98:	08 95       	ret
			}
			case PB4:
			{
				*pu8Data=GET_BIT(PINB_R,4);
 a9a:	86 b3       	in	r24, 0x16	; 22
 a9c:	80 71       	andi	r24, 0x10	; 16
 a9e:	fb 01       	movw	r30, r22
 aa0:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 aa2:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB4:
			{
				*pu8Data=GET_BIT(PINB_R,4);
				break;
 aa4:	08 95       	ret
			}
			case PB5:
			{
				*pu8Data=GET_BIT(PINB_R,5);
 aa6:	86 b3       	in	r24, 0x16	; 22
 aa8:	80 72       	andi	r24, 0x20	; 32
 aaa:	fb 01       	movw	r30, r22
 aac:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 aae:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB5:
			{
				*pu8Data=GET_BIT(PINB_R,5);
				break;
 ab0:	08 95       	ret
			}
			case PB6:
			{
				*pu8Data=GET_BIT(PINB_R,6);
 ab2:	86 b3       	in	r24, 0x16	; 22
 ab4:	80 74       	andi	r24, 0x40	; 64
 ab6:	fb 01       	movw	r30, r22
 ab8:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 aba:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB6:
			{
				*pu8Data=GET_BIT(PINB_R,6);
				break;
 abc:	08 95       	ret
			}
			case PB7:
			{
				*pu8Data=GET_BIT(PINB_R,7);
 abe:	86 b3       	in	r24, 0x16	; 22
 ac0:	80 78       	andi	r24, 0x80	; 128
 ac2:	fb 01       	movw	r30, r22
 ac4:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 ac6:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB7:
			{
				*pu8Data=GET_BIT(PINB_R,7);
				break;
 ac8:	08 95       	ret
			}
			case PC0:
			{
				*pu8Data=GET_BIT(PINC_R,0);
 aca:	83 b3       	in	r24, 0x13	; 19
 acc:	81 70       	andi	r24, 0x01	; 1
 ace:	fb 01       	movw	r30, r22
 ad0:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 ad2:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC0:
			{
				*pu8Data=GET_BIT(PINC_R,0);
				break;
 ad4:	08 95       	ret
			}
			case PC1:
			{
				*pu8Data=GET_BIT(PINC_R,1);
 ad6:	83 b3       	in	r24, 0x13	; 19
 ad8:	82 70       	andi	r24, 0x02	; 2
 ada:	fb 01       	movw	r30, r22
 adc:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 ade:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC1:
			{
				*pu8Data=GET_BIT(PINC_R,1);
				break;
 ae0:	08 95       	ret
			}
			case PC2:
			{
				*pu8Data=GET_BIT(PINC_R,2);
 ae2:	83 b3       	in	r24, 0x13	; 19
 ae4:	84 70       	andi	r24, 0x04	; 4
 ae6:	fb 01       	movw	r30, r22
 ae8:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 aea:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC2:
			{
				*pu8Data=GET_BIT(PINC_R,2);
				break;
 aec:	08 95       	ret
			}
			case PC3:
			{
				*pu8Data=GET_BIT(PINC_R,3);
 aee:	83 b3       	in	r24, 0x13	; 19
 af0:	88 70       	andi	r24, 0x08	; 8
 af2:	fb 01       	movw	r30, r22
 af4:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 af6:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC3:
			{
				*pu8Data=GET_BIT(PINC_R,3);
				break;
 af8:	08 95       	ret
			}
			case PC4:
			{
				*pu8Data=GET_BIT(PINC_R,4);
 afa:	83 b3       	in	r24, 0x13	; 19
 afc:	80 71       	andi	r24, 0x10	; 16
 afe:	fb 01       	movw	r30, r22
 b00:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b02:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC4:
			{
				*pu8Data=GET_BIT(PINC_R,4);
				break;
 b04:	08 95       	ret
			}
			case PC5:
			{
				*pu8Data=GET_BIT(PINC_R,5);
 b06:	83 b3       	in	r24, 0x13	; 19
 b08:	80 72       	andi	r24, 0x20	; 32
 b0a:	fb 01       	movw	r30, r22
 b0c:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b0e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC5:
			{
				*pu8Data=GET_BIT(PINC_R,5);
				break;
 b10:	08 95       	ret
			}
			case PC6:
			{
				*pu8Data=GET_BIT(PINC_R,6);
 b12:	83 b3       	in	r24, 0x13	; 19
 b14:	80 74       	andi	r24, 0x40	; 64
 b16:	fb 01       	movw	r30, r22
 b18:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b1a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC6:
			{
				*pu8Data=GET_BIT(PINC_R,6);
				break;
 b1c:	08 95       	ret
			}
			case PC7:
			{
				*pu8Data=GET_BIT(PINC_R,7);
 b1e:	83 b3       	in	r24, 0x13	; 19
 b20:	80 78       	andi	r24, 0x80	; 128
 b22:	fb 01       	movw	r30, r22
 b24:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b26:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC7:
			{
				*pu8Data=GET_BIT(PINC_R,7);
				break;
 b28:	08 95       	ret
			}
			case PD0:
			{
				*pu8Data=GET_BIT(PIND_R,0);
 b2a:	80 b3       	in	r24, 0x10	; 16
 b2c:	81 70       	andi	r24, 0x01	; 1
 b2e:	fb 01       	movw	r30, r22
 b30:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b32:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD0:
			{
				*pu8Data=GET_BIT(PIND_R,0);
				break;
 b34:	08 95       	ret
			}
			case PD1:
			{
				*pu8Data=GET_BIT(PIND_R,1);
 b36:	80 b3       	in	r24, 0x10	; 16
 b38:	82 70       	andi	r24, 0x02	; 2
 b3a:	fb 01       	movw	r30, r22
 b3c:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b3e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD1:
			{
				*pu8Data=GET_BIT(PIND_R,1);
				break;
 b40:	08 95       	ret
			}
			case PD2:
			{
				*pu8Data=GET_BIT(PIND_R,2);
 b42:	80 b3       	in	r24, 0x10	; 16
 b44:	84 70       	andi	r24, 0x04	; 4
 b46:	fb 01       	movw	r30, r22
 b48:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b4a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD2:
			{
				*pu8Data=GET_BIT(PIND_R,2);
				break;
 b4c:	08 95       	ret
			}
			case PD3:
			{
				*pu8Data=GET_BIT(PIND_R,3);
 b4e:	80 b3       	in	r24, 0x10	; 16
 b50:	88 70       	andi	r24, 0x08	; 8
 b52:	fb 01       	movw	r30, r22
 b54:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b56:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD3:
			{
				*pu8Data=GET_BIT(PIND_R,3);
				break;
 b58:	08 95       	ret
			}
			case PD4:
			{
				*pu8Data=GET_BIT(PIND_R,4);
 b5a:	80 b3       	in	r24, 0x10	; 16
 b5c:	80 71       	andi	r24, 0x10	; 16
 b5e:	fb 01       	movw	r30, r22
 b60:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b62:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD4:
			{
				*pu8Data=GET_BIT(PIND_R,4);
				break;
 b64:	08 95       	ret
			}
			case PD5:
			{
				*pu8Data=GET_BIT(PIND_R,5);
 b66:	80 b3       	in	r24, 0x10	; 16
 b68:	80 72       	andi	r24, 0x20	; 32
 b6a:	fb 01       	movw	r30, r22
 b6c:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b6e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD5:
			{
				*pu8Data=GET_BIT(PIND_R,5);
				break;
 b70:	08 95       	ret
			}
			case PD6:
			{
				*pu8Data=GET_BIT(PIND_R,6);
 b72:	80 b3       	in	r24, 0x10	; 16
 b74:	80 74       	andi	r24, 0x40	; 64
 b76:	fb 01       	movw	r30, r22
 b78:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b7a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD6:
			{
				*pu8Data=GET_BIT(PIND_R,6);
				break;
 b7c:	08 95       	ret
			}
			case PD7:
			{
				*pu8Data=GET_BIT(PIND_R,7);
 b7e:	80 b3       	in	r24, 0x10	; 16
 b80:	80 78       	andi	r24, 0x80	; 128
 b82:	fb 01       	movw	r30, r22
 b84:	80 83       	st	Z, r24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b86:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD7:
			{
				*pu8Data=GET_BIT(PIND_R,7);
				break;
 b88:	08 95       	ret
	return Error;
}

enuErrorStatus_t DIO_Read(uint8_t u8GroupId, uint8_t* pu8Data)
{
	enuErrorStatus_t Error=E_ERROR;
 b8a:	80 e0       	ldi	r24, 0x00	; 0
 b8c:	08 95       	ret
 b8e:	80 e0       	ldi	r24, 0x00	; 0
 b90:	08 95       	ret
 b92:	80 e0       	ldi	r24, 0x00	; 0
 b94:	08 95       	ret
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 b96:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
		}
	}
	return Error;
}
 b98:	08 95       	ret

00000b9a <DIO_Toggle>:

enuErrorStatus_t DIO_Toggle(uint8_t u8GroupId)
{
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
 b9a:	90 e0       	ldi	r25, 0x00	; 0
 b9c:	fc 01       	movw	r30, r24
 b9e:	ee 0f       	add	r30, r30
 ba0:	ff 1f       	adc	r31, r31
 ba2:	e8 0f       	add	r30, r24
 ba4:	f9 1f       	adc	r31, r25
 ba6:	e0 5a       	subi	r30, 0xA0	; 160
 ba8:	ff 4f       	sbci	r31, 0xFF	; 255
 baa:	e0 81       	ld	r30, Z
 bac:	e0 32       	cpi	r30, 0x20	; 32
 bae:	08 f0       	brcs	.+2      	; 0xbb2 <DIO_Toggle+0x18>
 bb0:	e0 c0       	rjmp	.+448    	; 0xd72 <DIO_Toggle+0x1d8>
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
 bb2:	dc 01       	movw	r26, r24
 bb4:	aa 0f       	add	r26, r26
 bb6:	bb 1f       	adc	r27, r27
 bb8:	a8 0f       	add	r26, r24
 bba:	b9 1f       	adc	r27, r25
 bbc:	a0 5a       	subi	r26, 0xA0	; 160
 bbe:	bf 4f       	sbci	r27, 0xFF	; 255
}

enuErrorStatus_t DIO_Toggle(uint8_t u8GroupId)
{
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
 bc0:	11 96       	adiw	r26, 0x01	; 1
 bc2:	2c 91       	ld	r18, X
 bc4:	22 30       	cpi	r18, 0x02	; 2
 bc6:	08 f0       	brcs	.+2      	; 0xbca <DIO_Toggle+0x30>
 bc8:	d6 c0       	rjmp	.+428    	; 0xd76 <DIO_Toggle+0x1dc>
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
 bca:	dc 01       	movw	r26, r24
 bcc:	aa 0f       	add	r26, r26
 bce:	bb 1f       	adc	r27, r27
 bd0:	8a 0f       	add	r24, r26
 bd2:	9b 1f       	adc	r25, r27
 bd4:	dc 01       	movw	r26, r24
 bd6:	a0 5a       	subi	r26, 0xA0	; 160
 bd8:	bf 4f       	sbci	r27, 0xFF	; 255

enuErrorStatus_t DIO_Toggle(uint8_t u8GroupId)
{
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
 bda:	12 96       	adiw	r26, 0x02	; 2
 bdc:	8c 91       	ld	r24, X
 bde:	82 30       	cpi	r24, 0x02	; 2
 be0:	08 f0       	brcs	.+2      	; 0xbe4 <DIO_Toggle+0x4a>
 be2:	cb c0       	rjmp	.+406    	; 0xd7a <DIO_Toggle+0x1e0>
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
		switch(astrDIOConfigParameters[u8GroupId].enuPinNo)
 be4:	8e 2f       	mov	r24, r30
 be6:	90 e0       	ldi	r25, 0x00	; 0
 be8:	80 32       	cpi	r24, 0x20	; 32
 bea:	91 05       	cpc	r25, r1
 bec:	08 f0       	brcs	.+2      	; 0xbf0 <DIO_Toggle+0x56>
 bee:	c7 c0       	rjmp	.+398    	; 0xd7e <DIO_Toggle+0x1e4>
 bf0:	fc 01       	movw	r30, r24
 bf2:	e6 57       	subi	r30, 0x76	; 118
 bf4:	ff 4f       	sbci	r31, 0xFF	; 255
 bf6:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__tablejump2__>
		{
			case PA0:
			{
				TOG_BIT(PORTA_R,PA0);
 bfa:	9b b3       	in	r25, 0x1b	; 27
 bfc:	81 e0       	ldi	r24, 0x01	; 1
 bfe:	89 27       	eor	r24, r25
 c00:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c02:	81 e0       	ldi	r24, 0x01	; 1
		switch(astrDIOConfigParameters[u8GroupId].enuPinNo)
		{
			case PA0:
			{
				TOG_BIT(PORTA_R,PA0);
				break;
 c04:	08 95       	ret
			}
			case PA1:
			{
				TOG_BIT(PORTA_R,PA1);
 c06:	9b b3       	in	r25, 0x1b	; 27
 c08:	82 e0       	ldi	r24, 0x02	; 2
 c0a:	89 27       	eor	r24, r25
 c0c:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c0e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA1:
			{
				TOG_BIT(PORTA_R,PA1);
				break;
 c10:	08 95       	ret
			}
			case PA2:
			{
				TOG_BIT(PORTA_R,PA2);
 c12:	9b b3       	in	r25, 0x1b	; 27
 c14:	84 e0       	ldi	r24, 0x04	; 4
 c16:	89 27       	eor	r24, r25
 c18:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c1a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA2:
			{
				TOG_BIT(PORTA_R,PA2);
				break;
 c1c:	08 95       	ret
			}
			case PA3:
			{
				TOG_BIT(PORTA_R,PA3);
 c1e:	9b b3       	in	r25, 0x1b	; 27
 c20:	88 e0       	ldi	r24, 0x08	; 8
 c22:	89 27       	eor	r24, r25
 c24:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c26:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA3:
			{
				TOG_BIT(PORTA_R,PA3);
				break;
 c28:	08 95       	ret
			}
			case PA4:
			{
				TOG_BIT(PORTA_R,PA4);
 c2a:	9b b3       	in	r25, 0x1b	; 27
 c2c:	80 e1       	ldi	r24, 0x10	; 16
 c2e:	89 27       	eor	r24, r25
 c30:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c32:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA4:
			{
				TOG_BIT(PORTA_R,PA4);
				break;
 c34:	08 95       	ret
			}
			case PA5:
			{
				TOG_BIT(PORTA_R,PA5);
 c36:	9b b3       	in	r25, 0x1b	; 27
 c38:	80 e2       	ldi	r24, 0x20	; 32
 c3a:	89 27       	eor	r24, r25
 c3c:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c3e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA5:
			{
				TOG_BIT(PORTA_R,PA5);
				break;
 c40:	08 95       	ret
			}
			case PA6:
			{
				TOG_BIT(PORTA_R,PA2);
 c42:	9b b3       	in	r25, 0x1b	; 27
 c44:	84 e0       	ldi	r24, 0x04	; 4
 c46:	89 27       	eor	r24, r25
 c48:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c4a:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA6:
			{
				TOG_BIT(PORTA_R,PA2);
				break;
 c4c:	08 95       	ret
			}
			case PA7:
			{
				TOG_BIT(PORTA_R,PA7);
 c4e:	8b b3       	in	r24, 0x1b	; 27
 c50:	80 58       	subi	r24, 0x80	; 128
 c52:	8b bb       	out	0x1b, r24	; 27
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c54:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PA7:
			{
				TOG_BIT(PORTA_R,PA7);
				break;
 c56:	08 95       	ret
			}
			case PB0:
			{
				TOG_BIT(PORTB_R,0);
 c58:	98 b3       	in	r25, 0x18	; 24
 c5a:	81 e0       	ldi	r24, 0x01	; 1
 c5c:	89 27       	eor	r24, r25
 c5e:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c60:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB0:
			{
				TOG_BIT(PORTB_R,0);
				break;
 c62:	08 95       	ret
			}
			case PB1:
			{
				TOG_BIT(PORTB_R,1);
 c64:	98 b3       	in	r25, 0x18	; 24
 c66:	82 e0       	ldi	r24, 0x02	; 2
 c68:	89 27       	eor	r24, r25
 c6a:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c6c:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB1:
			{
				TOG_BIT(PORTB_R,1);
				break;
 c6e:	08 95       	ret
			}
			case PB2:
			{
				TOG_BIT(PORTB_R,2);
 c70:	98 b3       	in	r25, 0x18	; 24
 c72:	84 e0       	ldi	r24, 0x04	; 4
 c74:	89 27       	eor	r24, r25
 c76:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c78:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB2:
			{
				TOG_BIT(PORTB_R,2);
				break;
 c7a:	08 95       	ret
			}
			case PB3:
			{
				TOG_BIT(PORTB_R,3);
 c7c:	98 b3       	in	r25, 0x18	; 24
 c7e:	88 e0       	ldi	r24, 0x08	; 8
 c80:	89 27       	eor	r24, r25
 c82:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c84:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB3:
			{
				TOG_BIT(PORTB_R,3);
				break;
 c86:	08 95       	ret
			}
			case PB4:
			{
				TOG_BIT(PORTB_R,4);
 c88:	98 b3       	in	r25, 0x18	; 24
 c8a:	80 e1       	ldi	r24, 0x10	; 16
 c8c:	89 27       	eor	r24, r25
 c8e:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c90:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB4:
			{
				TOG_BIT(PORTB_R,4);
				break;
 c92:	08 95       	ret
			}
			case PB5:
			{
				TOG_BIT(PORTB_R,5);
 c94:	98 b3       	in	r25, 0x18	; 24
 c96:	80 e2       	ldi	r24, 0x20	; 32
 c98:	89 27       	eor	r24, r25
 c9a:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 c9c:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB5:
			{
				TOG_BIT(PORTB_R,5);
				break;
 c9e:	08 95       	ret
			}
			case PB6:
			{
				TOG_BIT(PORTB_R,6);
 ca0:	98 b3       	in	r25, 0x18	; 24
 ca2:	80 e4       	ldi	r24, 0x40	; 64
 ca4:	89 27       	eor	r24, r25
 ca6:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 ca8:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB6:
			{
				TOG_BIT(PORTB_R,6);
				break;
 caa:	08 95       	ret
			}
			case PB7:
			{
				TOG_BIT(PORTB_R,7);
 cac:	88 b3       	in	r24, 0x18	; 24
 cae:	80 58       	subi	r24, 0x80	; 128
 cb0:	88 bb       	out	0x18, r24	; 24
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 cb2:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PB7:
			{
				TOG_BIT(PORTB_R,7);
				break;
 cb4:	08 95       	ret
			}
			case PC0:
			{
				TOG_BIT(PORTC_R,0);
 cb6:	95 b3       	in	r25, 0x15	; 21
 cb8:	81 e0       	ldi	r24, 0x01	; 1
 cba:	89 27       	eor	r24, r25
 cbc:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 cbe:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC0:
			{
				TOG_BIT(PORTC_R,0);
				break;
 cc0:	08 95       	ret
			}
			case PC1:
			{
				TOG_BIT(PORTC_R,1);
 cc2:	95 b3       	in	r25, 0x15	; 21
 cc4:	82 e0       	ldi	r24, 0x02	; 2
 cc6:	89 27       	eor	r24, r25
 cc8:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 cca:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC1:
			{
				TOG_BIT(PORTC_R,1);
				break;
 ccc:	08 95       	ret
			}
			case PC2:
			{
				TOG_BIT(PORTC_R,2);
 cce:	95 b3       	in	r25, 0x15	; 21
 cd0:	84 e0       	ldi	r24, 0x04	; 4
 cd2:	89 27       	eor	r24, r25
 cd4:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 cd6:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC2:
			{
				TOG_BIT(PORTC_R,2);
				break;
 cd8:	08 95       	ret
			}
			case PC3:
			{
				TOG_BIT(PORTC_R,3);
 cda:	95 b3       	in	r25, 0x15	; 21
 cdc:	88 e0       	ldi	r24, 0x08	; 8
 cde:	89 27       	eor	r24, r25
 ce0:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 ce2:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC3:
			{
				TOG_BIT(PORTC_R,3);
				break;
 ce4:	08 95       	ret
			}
			case PC4:
			{
				TOG_BIT(PORTC_R,4);
 ce6:	95 b3       	in	r25, 0x15	; 21
 ce8:	80 e1       	ldi	r24, 0x10	; 16
 cea:	89 27       	eor	r24, r25
 cec:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 cee:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC4:
			{
				TOG_BIT(PORTC_R,4);
				break;
 cf0:	08 95       	ret
			}
			case PC5:
			{
				TOG_BIT(PORTC_R,5);
 cf2:	95 b3       	in	r25, 0x15	; 21
 cf4:	80 e2       	ldi	r24, 0x20	; 32
 cf6:	89 27       	eor	r24, r25
 cf8:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 cfa:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC5:
			{
				TOG_BIT(PORTC_R,5);
				break;
 cfc:	08 95       	ret
			}
			case PC6:
			{
				TOG_BIT(PORTC_R,6);
 cfe:	95 b3       	in	r25, 0x15	; 21
 d00:	80 e4       	ldi	r24, 0x40	; 64
 d02:	89 27       	eor	r24, r25
 d04:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d06:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC6:
			{
				TOG_BIT(PORTC_R,6);
				break;
 d08:	08 95       	ret
			}
			case PC7:
			{
				TOG_BIT(PORTC_R,7);
 d0a:	85 b3       	in	r24, 0x15	; 21
 d0c:	80 58       	subi	r24, 0x80	; 128
 d0e:	85 bb       	out	0x15, r24	; 21
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d10:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PC7:
			{
				TOG_BIT(PORTC_R,7);
				break;
 d12:	08 95       	ret
			}
			case PD0:
			{
				TOG_BIT(PORTD_R,0);
 d14:	92 b3       	in	r25, 0x12	; 18
 d16:	81 e0       	ldi	r24, 0x01	; 1
 d18:	89 27       	eor	r24, r25
 d1a:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d1c:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD0:
			{
				TOG_BIT(PORTD_R,0);
				break;
 d1e:	08 95       	ret
			}
			case PD1:
			{
				TOG_BIT(PORTD_R,1);
 d20:	92 b3       	in	r25, 0x12	; 18
 d22:	82 e0       	ldi	r24, 0x02	; 2
 d24:	89 27       	eor	r24, r25
 d26:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d28:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD1:
			{
				TOG_BIT(PORTD_R,1);
				break;
 d2a:	08 95       	ret
			}
			case PD2:
			{
				TOG_BIT(PORTD_R,2);
 d2c:	92 b3       	in	r25, 0x12	; 18
 d2e:	84 e0       	ldi	r24, 0x04	; 4
 d30:	89 27       	eor	r24, r25
 d32:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d34:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD2:
			{
				TOG_BIT(PORTD_R,2);
				break;
 d36:	08 95       	ret
			}
			case PD3:
			{
				TOG_BIT(PORTD_R,3);
 d38:	92 b3       	in	r25, 0x12	; 18
 d3a:	88 e0       	ldi	r24, 0x08	; 8
 d3c:	89 27       	eor	r24, r25
 d3e:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d40:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD3:
			{
				TOG_BIT(PORTD_R,3);
				break;
 d42:	08 95       	ret
			}
			case PD4:
			{
				TOG_BIT(PORTD_R,4);
 d44:	92 b3       	in	r25, 0x12	; 18
 d46:	80 e1       	ldi	r24, 0x10	; 16
 d48:	89 27       	eor	r24, r25
 d4a:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d4c:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD4:
			{
				TOG_BIT(PORTD_R,4);
				break;
 d4e:	08 95       	ret
			}
			case PD5:
			{
				TOG_BIT(PORTD_R,5);
 d50:	92 b3       	in	r25, 0x12	; 18
 d52:	80 e2       	ldi	r24, 0x20	; 32
 d54:	89 27       	eor	r24, r25
 d56:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d58:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD5:
			{
				TOG_BIT(PORTD_R,5);
				break;
 d5a:	08 95       	ret
			}
			case PD6:
			{
				TOG_BIT(PORTD_R,6);
 d5c:	92 b3       	in	r25, 0x12	; 18
 d5e:	80 e4       	ldi	r24, 0x40	; 64
 d60:	89 27       	eor	r24, r25
 d62:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d64:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD6:
			{
				TOG_BIT(PORTD_R,6);
				break;
 d66:	08 95       	ret
			}
			case PD7:
			{
				TOG_BIT(PORTD_R,7);
 d68:	82 b3       	in	r24, 0x12	; 18
 d6a:	80 58       	subi	r24, 0x80	; 128
 d6c:	82 bb       	out	0x12, r24	; 18
	enuErrorStatus_t Error=E_ERROR;
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d6e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
			case PD7:
			{
				TOG_BIT(PORTD_R,7);
				break;
 d70:	08 95       	ret
	return Error;
}

enuErrorStatus_t DIO_Toggle(uint8_t u8GroupId)
{
	enuErrorStatus_t Error=E_ERROR;
 d72:	80 e0       	ldi	r24, 0x00	; 0
 d74:	08 95       	ret
 d76:	80 e0       	ldi	r24, 0x00	; 0
 d78:	08 95       	ret
 d7a:	80 e0       	ldi	r24, 0x00	; 0
 d7c:	08 95       	ret
	if(((astrDIOConfigParameters[u8GroupId].enuPinNo>=PA0)&&(astrDIOConfigParameters[u8GroupId].enuPinNo<=PD7))&&
	((astrDIOConfigParameters[u8GroupId].enuPinDir==INPUT)||(astrDIOConfigParameters[u8GroupId].enuPinDir==OUTPUT))&&
	(((astrDIOConfigParameters[u8GroupId].enuPullupResEn==NO_CONNECTION)||(astrDIOConfigParameters[u8GroupId].enuPullupResEn==PULL_UP_ENABLE))))
	{
		Error = E_OK;
 d7e:	81 e0       	ldi	r24, 0x01	; 1
				break;
			}
		}
	}
	return Error;
 d80:	08 95       	ret

00000d82 <DIO_Init_test>:
 *  Author: DELLL
 */ 
#include "DIO_testcases.h"
void DIO_Init_test(void)
{
	uint8_t res=DIO_Init();
 d82:	0e 94 c9 00 	call	0x192	; 0x192 <DIO_Init>
	if(res==E_OK)
 d86:	81 30       	cpi	r24, 0x01	; 1
 d88:	49 f4       	brne	.+18     	; 0xd9c <DIO_Init_test+0x1a>
	{
		UART_SendString("PASS");
 d8a:	83 e6       	ldi	r24, 0x63	; 99
 d8c:	90 e0       	ldi	r25, 0x00	; 0
 d8e:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 d92:	8d e0       	ldi	r24, 0x0D	; 13
 d94:	90 e0       	ldi	r25, 0x00	; 0
 d96:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 d9a:	08 95       	ret
	}else if(res==E_ERROR)
 d9c:	81 11       	cpse	r24, r1
 d9e:	08 c0       	rjmp	.+16     	; 0xdb0 <DIO_Init_test+0x2e>
	{
		UART_SendString("Failed");
 da0:	88 e6       	ldi	r24, 0x68	; 104
 da2:	90 e0       	ldi	r25, 0x00	; 0
 da4:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 da8:	8d e0       	ldi	r24, 0x0D	; 13
 daa:	90 e0       	ldi	r25, 0x00	; 0
 dac:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 db0:	08 95       	ret

00000db2 <DIO_Write_test>:
	}
}

void DIO_Write_test(uint8_t u8GroupId, uint8_t u8Data)
{
	uint8_t res=DIO_Write(u8GroupId, u8Data);
 db2:	0e 94 9d 03 	call	0x73a	; 0x73a <DIO_Write>
	if(res==E_OK)
 db6:	81 30       	cpi	r24, 0x01	; 1
 db8:	49 f4       	brne	.+18     	; 0xdcc <DIO_Write_test+0x1a>
	{
		UART_SendString("PASS");
 dba:	83 e6       	ldi	r24, 0x63	; 99
 dbc:	90 e0       	ldi	r25, 0x00	; 0
 dbe:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 dc2:	8d e0       	ldi	r24, 0x0D	; 13
 dc4:	90 e0       	ldi	r25, 0x00	; 0
 dc6:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 dca:	08 95       	ret
	}else if(res==E_ERROR)
 dcc:	81 11       	cpse	r24, r1
 dce:	08 c0       	rjmp	.+16     	; 0xde0 <DIO_Write_test+0x2e>
	{
		UART_SendString("Failed");
 dd0:	88 e6       	ldi	r24, 0x68	; 104
 dd2:	90 e0       	ldi	r25, 0x00	; 0
 dd4:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 dd8:	8d e0       	ldi	r24, 0x0D	; 13
 dda:	90 e0       	ldi	r25, 0x00	; 0
 ddc:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 de0:	08 95       	ret

00000de2 <DIO_Read_test>:
	}
}

void DIO_Read_test(uint8_t u8GroupId, uint8_t* pu8Data)
{
	uint8_t res=DIO_Read(u8GroupId, pu8Data);
 de2:	0e 94 d5 04 	call	0x9aa	; 0x9aa <DIO_Read>
	if(res==E_OK)
 de6:	81 30       	cpi	r24, 0x01	; 1
 de8:	49 f4       	brne	.+18     	; 0xdfc <DIO_Read_test+0x1a>
	{
		UART_SendString("PASS");
 dea:	83 e6       	ldi	r24, 0x63	; 99
 dec:	90 e0       	ldi	r25, 0x00	; 0
 dee:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 df2:	8d e0       	ldi	r24, 0x0D	; 13
 df4:	90 e0       	ldi	r25, 0x00	; 0
 df6:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 dfa:	08 95       	ret
	}else if(res==E_ERROR)
 dfc:	81 11       	cpse	r24, r1
 dfe:	08 c0       	rjmp	.+16     	; 0xe10 <DIO_Read_test+0x2e>
	{
		UART_SendString("Failed");
 e00:	88 e6       	ldi	r24, 0x68	; 104
 e02:	90 e0       	ldi	r25, 0x00	; 0
 e04:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 e08:	8d e0       	ldi	r24, 0x0D	; 13
 e0a:	90 e0       	ldi	r25, 0x00	; 0
 e0c:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 e10:	08 95       	ret

00000e12 <DIO_Toggle_test>:
	}	
}

void DIO_Toggle_test(uint8_t u8GroupId)
{
	uint8_t res=DIO_Toggle(u8GroupId);
 e12:	0e 94 cd 05 	call	0xb9a	; 0xb9a <DIO_Toggle>
	if(res==E_OK)
 e16:	81 30       	cpi	r24, 0x01	; 1
 e18:	49 f4       	brne	.+18     	; 0xe2c <DIO_Toggle_test+0x1a>
	{
		UART_SendString("PASS");
 e1a:	83 e6       	ldi	r24, 0x63	; 99
 e1c:	90 e0       	ldi	r25, 0x00	; 0
 e1e:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 e22:	8d e0       	ldi	r24, 0x0D	; 13
 e24:	90 e0       	ldi	r25, 0x00	; 0
 e26:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 e2a:	08 95       	ret
	}else if(res==E_ERROR)
 e2c:	81 11       	cpse	r24, r1
 e2e:	08 c0       	rjmp	.+16     	; 0xe40 <DIO_Toggle_test+0x2e>
	{
		UART_SendString("Failed");
 e30:	88 e6       	ldi	r24, 0x68	; 104
 e32:	90 e0       	ldi	r25, 0x00	; 0
 e34:	0e 94 5e 07 	call	0xebc	; 0xebc <UART_SendString>
		UART_SendData('\r');
 e38:	8d e0       	ldi	r24, 0x0D	; 13
 e3a:	90 e0       	ldi	r25, 0x00	; 0
 e3c:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
 e40:	08 95       	ret

00000e42 <main>:

#include "DIO_testcases.h"


int main(void)
{
 e42:	cf 93       	push	r28
 e44:	df 93       	push	r29
 e46:	00 d0       	rcall	.+0      	; 0xe48 <main+0x6>
 e48:	cd b7       	in	r28, 0x3d	; 61
 e4a:	de b7       	in	r29, 0x3e	; 62
	uint8_t* x;
	UART_Init();
 e4c:	0e 94 38 07 	call	0xe70	; 0xe70 <UART_Init>
    DIO_Init_test();
 e50:	0e 94 c1 06 	call	0xd82	; 0xd82 <DIO_Init_test>
	DIO_Write_test(0,HIGH);
 e54:	61 e0       	ldi	r22, 0x01	; 1
 e56:	80 e0       	ldi	r24, 0x00	; 0
 e58:	0e 94 d9 06 	call	0xdb2	; 0xdb2 <DIO_Write_test>
	DIO_Read_test(1, &x);
 e5c:	be 01       	movw	r22, r28
 e5e:	6f 5f       	subi	r22, 0xFF	; 255
 e60:	7f 4f       	sbci	r23, 0xFF	; 255
 e62:	81 e0       	ldi	r24, 0x01	; 1
 e64:	0e 94 f1 06 	call	0xde2	; 0xde2 <DIO_Read_test>
	DIO_Toggle_test(0);
 e68:	80 e0       	ldi	r24, 0x00	; 0
 e6a:	0e 94 09 07 	call	0xe12	; 0xe12 <DIO_Toggle_test>
 e6e:	ff cf       	rjmp	.-2      	; 0xe6e <main+0x2c>

00000e70 <UART_Init>:
	if(GET_BIT(UCSRA_R,RXC_B))
	{
		*pu16Data=UDR_R;
	}
	return gError;
}
 e70:	10 bc       	out	0x20, r1	; 32
 e72:	83 e3       	ldi	r24, 0x33	; 51
 e74:	89 b9       	out	0x09, r24	; 9
 e76:	88 e1       	ldi	r24, 0x18	; 24
 e78:	8a b9       	out	0x0a, r24	; 10
 e7a:	80 b5       	in	r24, 0x20	; 32
 e7c:	84 60       	ori	r24, 0x04	; 4
 e7e:	80 bd       	out	0x20, r24	; 32
 e80:	80 b5       	in	r24, 0x20	; 32
 e82:	82 60       	ori	r24, 0x02	; 2
 e84:	80 bd       	out	0x20, r24	; 32
 e86:	80 b5       	in	r24, 0x20	; 32
 e88:	8f 7d       	andi	r24, 0xDF	; 223
 e8a:	80 bd       	out	0x20, r24	; 32
 e8c:	80 b5       	in	r24, 0x20	; 32
 e8e:	8f 7e       	andi	r24, 0xEF	; 239
 e90:	80 bd       	out	0x20, r24	; 32
 e92:	80 b5       	in	r24, 0x20	; 32
 e94:	87 7f       	andi	r24, 0xF7	; 247
 e96:	80 bd       	out	0x20, r24	; 32
 e98:	81 e0       	ldi	r24, 0x01	; 1
 e9a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__data_end>
 e9e:	08 95       	ret

00000ea0 <UART_SendData>:
 ea0:	98 2f       	mov	r25, r24
 ea2:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__data_end>
 ea6:	88 23       	and	r24, r24
 ea8:	41 f0       	breq	.+16     	; 0xeba <UART_SendData+0x1a>
 eaa:	81 e0       	ldi	r24, 0x01	; 1
 eac:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__data_end>
 eb0:	5d 9b       	sbis	0x0b, 5	; 11
 eb2:	fe cf       	rjmp	.-4      	; 0xeb0 <UART_SendData+0x10>
 eb4:	9c b9       	out	0x0c, r25	; 12
 eb6:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__data_end>
 eba:	08 95       	ret

00000ebc <UART_SendString>:
* Parameters (out): None
* Return Value    : enuErrorStatus_t - For error handling 
* Description     : Sending a string with UART
*************************************************************/
enuErrorStatus_t UART_SendString(uint8_t* pu8String)
{
 ebc:	ef 92       	push	r14
 ebe:	ff 92       	push	r15
 ec0:	0f 93       	push	r16
 ec2:	1f 93       	push	r17
 ec4:	cf 93       	push	r28
 ec6:	df 93       	push	r29
 ec8:	7c 01       	movw	r14, r24
	if(gError==E_ERROR)
 eca:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__data_end>
 ece:	88 23       	and	r24, r24
 ed0:	a9 f0       	breq	.+42     	; 0xefc <UART_SendString+0x40>
	{
		return E_ERROR;
	}
	gError=E_OK;
 ed2:	81 e0       	ldi	r24, 0x01	; 1
 ed4:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__data_end>
 ed8:	e7 01       	movw	r28, r14
 eda:	8f ef       	ldi	r24, 0xFF	; 255
 edc:	e8 0e       	add	r14, r24
 ede:	f1 1c       	adc	r15, r1
 ee0:	8e 01       	movw	r16, r28
	uint8_t i=0;
	for(i=0;i<MAX_LEN;i++)
	{
		UART_SendData(pu8String[i]);
 ee2:	89 91       	ld	r24, Y+
 ee4:	90 e0       	ldi	r25, 0x00	; 0
 ee6:	0e 94 50 07 	call	0xea0	; 0xea0 <UART_SendData>
		if(pu8String[i]==0)
 eea:	f8 01       	movw	r30, r16
 eec:	90 81       	ld	r25, Z
 eee:	99 23       	and	r25, r25
 ef0:	19 f0       	breq	.+6      	; 0xef8 <UART_SendString+0x3c>
	{
		return E_ERROR;
	}
	gError=E_OK;
	uint8_t i=0;
	for(i=0;i<MAX_LEN;i++)
 ef2:	ce 15       	cp	r28, r14
 ef4:	df 05       	cpc	r29, r15
 ef6:	a1 f7       	brne	.-24     	; 0xee0 <UART_SendString+0x24>
		if(pu8String[i]==0)
		{
			break;
		}		
	}
	return gError;
 ef8:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__data_end>
}
 efc:	df 91       	pop	r29
 efe:	cf 91       	pop	r28
 f00:	1f 91       	pop	r17
 f02:	0f 91       	pop	r16
 f04:	ff 90       	pop	r15
 f06:	ef 90       	pop	r14
 f08:	08 95       	ret

00000f0a <__tablejump2__>:
 f0a:	ee 0f       	add	r30, r30
 f0c:	ff 1f       	adc	r31, r31
 f0e:	05 90       	lpm	r0, Z+
 f10:	f4 91       	lpm	r31, Z
 f12:	e0 2d       	mov	r30, r0
 f14:	09 94       	ijmp

00000f16 <_exit>:
 f16:	f8 94       	cli

00000f18 <__stop_program>:
 f18:	ff cf       	rjmp	.-2      	; 0xf18 <__stop_program>
