
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001f710 vaddr 0x40017710 paddr 0x40017710 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x000182b4 memsz 0x000183d4 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ef08  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00008808  4000ef08  4000ef08  00016f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  40017710  40017710  0001f710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000b9c  40017718  40017718  0001f718  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000011c  400182b8  400182b8  000202b4  2**3
                  ALLOC
  5 .debug_info   000059d9  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000015b5  00000000  00000000  00025c8d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    00005db1  00000000  00000000  00027242  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000220  00000000  00000000  0002cff8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001825  00000000  00000000  0002d218  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e9d  00000000  00000000  0002ea3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  0002f8da  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  0002f90a  2**0
                  CONTENTS, READONLY
 13 .debug_frame  00001510  00000000  00000000  0002f948  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000011b8  00000000  00000000  00030e58  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000ef08 l    d  .rodata	00000000 .rodata
40017710 l    d  .ARM.exidx	00000000 .ARM.exidx
40017718 l    d  .data	00000000 .data
400182b8 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
44b00000 l       *ABS*	00000000 PCB_BASE_APP0
44b00200 l       *ABS*	00000000 PCB_BASE_APP1
400000b4 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
4000009c l       .text	00000000 HandlerSVC
40000080 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
400182b8 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 app_controller.c
00000000 l    df *ABS*	00000000 app_service.c
400178f8 l       .data	00000000 .LANCHOR0
400182cc l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 cp15.c
40000698 l     F .text	00000844 CoTTSet_L1L2
40000edc l     F .text	00000848 CoTTSet_APP_L1L2.constprop.0
00000000 l    df *ABS*	00000000 gic.c
40017918 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
400029f8 l     F .text	000007c4 Lcd_Printf.constprop.0
40012ef8 l       .rodata	00000000 .LANCHOR1
400182d0 l       .bss	00000000 .LANCHOR3
4000ef08 l       .rodata	00000000 .LANCHOR0
40016ee8 l       .rodata	00000000 .LANCHOR2
400179c8 l       .data	00000000 .LANCHOR4
40013418 l     O .rodata	00000015 _first
40013430 l     O .rodata	0000001e _middle
40013450 l     O .rodata	0000001e _last
40016178 l     O .rodata	00000016 cho
40016190 l     O .rodata	00000016 cho2
400161a8 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
40018388 l       .bss	00000000 .LANCHOR0
40018388 l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
4001838c l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 test.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
44b00000 l       *ABS*	00000000 PCB_BASE_APP0
44b00200 l       *ABS*	00000000 PCB_BASE_APP1
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
400064c0 l       .text	00000000 Finished
40006454 l       .text	00000000 Loop1
400064b4 l       .text	00000000 Skip
40006494 l       .text	00000000 Loop2
40006498 l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
40017a00 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
400172c8 l     O .rodata	00000010 blanks.6744
400172d8 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40008708 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40017e28 l     O .data	00000020 lc_ctype_charset
40017e4c l     O .data	00000020 lc_message_charset
40017e6c l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
400172e8 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40017410 l     O .rodata	00000010 blanks.6688
40017420 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000d950 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
4000383c g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000b5d0 g     F .text	00000058 _mprec_log10
400045e0 g     F .text	0000004c Lcd_Draw_STACK
400062f0 g       .text	00000000 CoInvalidateMainTlbVA
4000b698 g     F .text	0000007c __any_on
400173c0 g     O .rodata	00000028 __mprec_tinytens
4000e41c g     F .text	00000018 .hidden __aeabi_dcmple
4000d81c g     F .text	0000002c cleanup_glue
4000e540 g     F .text	00000040 .hidden __gnu_uldivmod_helper
4000462c g     F .text	00000014 Key_Poll_Init
40017910 g     O .data	00000008 stackLimit
40002964 g     F .text	00000048 GIC_Clear_Pending_Clear
4000e330 g     F .text	00000088 .hidden __cmpdf2
400002b8 g     F .text	0000005c Uart1_ISR
400182d4 g     O .bss	000000a0 ArrWinInfo
4000630c g       .text	00000000 CoSetICacheLockdownBase
4000e330 g     F .text	00000088 .hidden __eqdf2
4000e580 g     F .text	000004d0 .hidden __divdi3
4000de24 g     F .text	00000060 .hidden __floatdidf
400061a4 g       .text	00000000 CoSetAsyncBusMode
400067d4 g     F .text	00000028 vsprintf
40005b50 g     F .text	000000f8 Uart1_GetString
400027a4 g     F .text	00000018 GIC_Set_Priority_Mask
400037b0 g     F .text	0000008c Lcd_Draw_Image
40009fe0 g     F .text	00000070 _setlocale_r
400161c0 g     O .rodata	00001000 eng8x16
4000a9e4 g     F .text	00000004 __malloc_unlock
40000364 g     F .text	00000050 Key4_ISR
40006088 g       .text	00000000 CoReadCTR
40006020 g       .text	00000000 CoDisableL2PrefetchHint
40001ae4 g     F .text	00000030 L2C_CleanAndInvalidate_All
40006030 g       .text	00000000 CoEnableICache
4000d088 g     F .text	00000134 memmove
4000a9e8 g     F .text	0000008c _Balloc
40004f38 g     F .text	000000bc SDHC_ACMD41
40017978 g     O .data	00000010 ICDIPR0
4000e320 g     F .text	00000098 .hidden __gtdf2
400062d4 g       .text	00000000 CoInvalidateDTlbVA
40005ff0 g       .text	00000000 CoGetUserReadPA
400029c8 g     F .text	00000018 GIC_Write_EOI
4000628c g       .text	00000000 CoPrefetchICacheLineVA
400062ac g       .text	00000000 CoInvalidateITlb
40006068 g       .text	00000000 CoEnableDCache
40006334 g       .text	00000000 CoSetL2CacheAuxCrtlReg
400183d0 g     O .bss	00000004 errno
4000e3d4 g     F .text	00000018 .hidden __aeabi_cdcmple
400029ac g     F .text	0000001c GIC_Read_INTACK
40001c14 g     F .text	000000a8 CoStopMmuAndL1L2Cache
400047ec g     F .text	0000011c Main
40006184 g       .text	00000000 CoDisableMmu
400060d8 g       .text	00000000 CoDisableFiq
400031bc g     F .text	00000004 udelay_f
400182d0 g     O .bss	00000004 pLcdFb
4000575c g     F .text	000000b8 Timer0_Int_Delay
40005fa0 g       .text	00000000 TLB_Type
40004e70 g     F .text	00000068 SDHC_CMD8
400029e0 g     F .text	00000018 GIC_Generate_SGI
40004968 g     F .text	00000010 Get_Heap_Base
40005e48 g       .text	00000000 Init_App
4000a8f0 g     F .text	000000f0 memcpy
4000495c g     F .text	0000000c Get_Stack_Limit
4000e3b8 g     F .text	00000034 .hidden __aeabi_cdrcmple
40004784 g     F .text	0000001c LED_Display
40006144 g       .text	00000000 CoDisableUnalignedAccess
400035e8 g     F .text	00000088 Lcd_Clr_Screen
400067fc g     F .text	00001f0c _svfprintf_r
4000dda8 g     F .text	00000028 .hidden __floatsidf
4000e328 g     F .text	00000090 .hidden __ltdf2
40017718 g     O .data	000001e0 ISR_Vector
4000e4c0 g     F .text	00000000 .hidden __aeabi_uldivmod
4000b714 g     F .text	0000006c __fpclassifyd
400061fc g       .text	00000000 CoSelTTBReg0
4000b548 g     F .text	00000088 __ratio
400179a8 g     O .data	00000010 ICCIAR
40017718 g       .data	00000000 __RW_BASE__
4000d950 g     F .text	000000f4 .hidden __udivsi3
40006304 g       .text	00000000 CoSetDCacheLockdownBase
40002854 g     F .text	00000084 GIC_Set_Interrupt_Priority
40005f4c g       .text	00000000 Get_User_SP
400172f8 g     O .rodata	000000c8 __mprec_tens
40001a74 g     F .text	0000001c L2C_Clean_PA
40003a1c g     F .text	000003c8 Lcd_Han_Putch
4000a050 g     F .text	0000000c __locale_charset
40006250 g       .text	00000000 CoInvalidateDCacheIndex
40017958 g     O .data	00000010 ICDICER0
4001839c g     O .bss	00000004 __malloc_top_pad
40017e48 g     O .data	00000004 __mb_cur_max
4000dd84 g     F .text	00000024 .hidden __aeabi_ui2d
4000a080 g     F .text	0000000c _localeconv_r
4000359c g     F .text	00000028 Lcd_Get_Pixel
40003f58 g     F .text	0000021c Lcd_Puts
4000ad44 g     F .text	00000024 __i2b
400060c8 g       .text	00000000 CoEnableFiq
4000634c g       .text	00000000 CoSetL2CacheLines
4000da68 g     F .text	00000000 .hidden __aeabi_drsub
4000b780 g     F .text	00000044 _sbrk_r
40004760 g     F .text	00000024 LED_Init
40000500 g     F .text	00000064 Timer0_ISR
40004e10 g     F .text	00000060 SDHC_CMD0
40003898 g     F .text	0000001c absf
400038d8 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40006344 g       .text	00000000 CoSetITlbLockdown
40004688 g     F .text	00000030 Key_ISR_Init
4000604c g       .text	00000000 CoDisableICache
4000e404 g     F .text	00000018 .hidden __aeabi_dcmplt
40001b84 g     F .text	00000044 SetTransTable
400035c4 g     F .text	00000024 Lcd_Get_Pixel_Address
400183c8 g     O .bss	00000004 __malloc_max_sbrked_mem
400060e8 g       .text	00000000 CoSetIF
400061e4 g       .text	00000000 CoEnableNeon
4000567c g     F .text	0000005c checkRegister
4000ddd0 g     F .text	00000040 .hidden __extendsfdf2
400062c8 g       .text	00000000 CoInvalidateDTlb
4000e114 g     F .text	0000020c .hidden __aeabi_ddiv
400182c4 g     O .bss	00000004 sd_tr_flag
4000da74 g     F .text	00000310 .hidden __adddf3
400062a0 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
400182b4 g       .data	00000000 __RW_LIMIT__
400059a8 g     F .text	00000098 Uart1_Printf
4000b368 g     F .text	000000d4 __b2d
4000de84 g     F .text	00000290 .hidden __aeabi_dmul
400172c4 g     O .rodata	00000004 _global_impure_ptr
4000d2b0 g     F .text	0000056c _realloc_r
400056d8 g     F .text	00000084 Timer0_Delay
40006164 g       .text	00000000 CoDisableAlignFault
40005f70 g       .text	00000000 PABT_Falut_Status
4000ea50 g     F .text	00000470 .hidden __udivdi3
400173e8 g     O .rodata	00000028 __mprec_bigtens
4000ab6c g     F .text	000000e8 __s2b
4000dd84 g     F .text	00000024 .hidden __floatunsidf
40004908 g     F .text	0000004c _sbrk
40013470 g     O .rodata	00002d01 han16x16
4000b160 g     F .text	00000060 __mcmp
40005a68 g     F .text	0000001c Uart1_Get_Pressed
400003b4 g     F .text	00000038 Undef_Handler
400182cc g     O .bss	00000004 curAppNum
4000356c g     F .text	00000030 Lcd_Put_Pixel
4000675c g     F .text	00000028 strtol
40001b14 g     F .text	0000001c L2C_CleanAndInvalidate_PA
400064d4 g       .text	00000000 CoSetProcessId
40001a90 g     F .text	00000020 L2C_Clean_SetWay
40004174 g     F .text	00000080 Lcd_Draw_Bar
40004a64 g     F .text	00000310 SDHC_Card_Init
40002778 g     F .text	00000018 GIC_Distributor_Enable
40005fc0 g       .text	00000000 exynos_smc
400046b8 g     F .text	000000a8 Key_ISR_Enable
4000182c g     F .text	00000088 L2C_Clean_VA
4000643c g       .text	00000000 CoInvalidateDCacheForV7
4000d848 g     F .text	00000108 _reclaim_reent
4000ac54 g     F .text	0000005c __hi0bits
400019c4 g     F .text	00000030 L2C_Invalidate_All
4000e464 g     F .text	0000005c .hidden __fixdfsi
400031c0 g     F .text	00000068 LCD_Clock_Init
40004640 g     F .text	00000014 Key_Get_Key_Pressed
400050c8 g     F .text	00000088 SDHC_CMD7
400061c4 g       .text	00000000 CoDisableBranchPrediction
40017948 g     O .data	00000010 ICDISERn
40006078 g       .text	00000000 CoDisableDCache
4000da74 g     F .text	00000310 .hidden __aeabi_dadd
4000e328 g     F .text	00000090 .hidden __ledf2
400182c0 g     O .bss	00000004 sd_wr_buffer_flag
40006090 g       .text	00000000 CoReadCLIDR
400063ac g       .text	00000000 CoCopyFromL2Cache
4000af50 g     F .text	00000104 __pow5mult
4000de10 g     F .text	00000074 .hidden __aeabi_ul2d
40018398 g     O .bss	00000004 __nlocale_changed
40001724 g     F .text	00000080 CoGetPAfromVA
40006234 g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
40001b30 g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
40006124 g       .text	00000000 CoDisableVectoredInt
40006514 g     F .text	00000018 _atoi_r
400179c8 g     O .data	00000028 ArrFbSel
40004954 g     F .text	00000008 Get_Stack_Base
40006424 g       .text	00000000 CoGetPAreg
40017968 g     O .data	00000010 ICDICERn
4000e44c g     F .text	00000018 .hidden __aeabi_dcmpgt
4000eec0 g     F .text	00000048 .hidden __clzsi2
4001838c g     O .bss	00000002 sd_rca
4000a7dc g     F .text	00000114 memchr
4000ce1c g     F .text	0000026c _free_r
40006114 g       .text	00000000 CoEnableVectoredInt
40001998 g     F .text	0000002c L2C_Disable
4000a05c g     F .text	00000010 __locale_mb_cur_max
400028d8 g     F .text	0000008c GIC_Set_Processor_Target
4000e434 g     F .text	00000018 .hidden __aeabi_dcmpge
40005f80 g       .text	00000000 DABT_Falut_Status
40006418 g       .text	00000000 CoGetCacheSizeID
40018394 g     O .bss	00000004 __mlocale_changed
4000da70 g     F .text	00000314 .hidden __aeabi_dsub
400182ac g     O .data	00000004 __malloc_sbrk_base
40005a84 g     F .text	000000cc Uart1_ISR_Enable
40005f68 g       .text	00000000 Get_User_Stack_Limit
4000de10 g     F .text	00000074 .hidden __floatundidf
4000b054 g     F .text	0000010c __lshift
4000b9f4 g     F .text	000001ac __ssprint_r
40005210 g     F .text	000000e0 SDHC_ISR_Enable
400043a8 g     F .text	00000238 Lcd_Printf
40018374 g     O .bss	00000004 Selected_win
4000ad68 g     F .text	000001e8 __multiply
40004ff4 g     F .text	00000068 SDHC_CMD2
400179b8 g     O .data	00000010 ICCEOIR
400183a0 g     O .bss	00000028 __malloc_current_mallinfo
4000b43c g     F .text	0000010c __d2b
400027bc g     F .text	0000004c GIC_Interrupt_Enable
40004654 g     F .text	00000018 Key_Wait_Key_Released
400047a0 g     F .text	0000004c App_Read
40005f1c g       .text	00000000 Load_Context
4000dda8 g     F .text	00000028 .hidden __aeabi_i2d
40006194 g       .text	00000000 CoSetFastBusMode
4000ef08 g       .rodata	00000000 __RO_BASE__
40001b50 g     F .text	00000034 L2C_CleanAndInvalidate_Way
400062b8 g       .text	00000000 CoInvalidateITlbVA
4000da64  w    F .text	00000004 .hidden __aeabi_ldiv0
40005f98 g       .text	00000000 Main_ID
4000e114 g     F .text	0000020c .hidden __divdf3
40000564 g     F .text	00000028 InitApp
4000b628 g     F .text	00000070 __copybits
40017ea4 g     O .data	00000408 __malloc_av_
40000314 g     F .text	00000050 Key3_ISR
4000de84 g     F .text	00000290 .hidden __muldf3
400033f0 g     F .text	0000017c Lcd_Win_Init
4000a9e0 g     F .text	00000004 __malloc_lock
40005f60 g       .text	00000000 Get_User_Stack_Base
4000ef10 g     O .rodata	00004508 HanTable
400052f0 g     F .text	0000008c SDHC_BusPower_Control
40001bc8 g     F .text	0000004c SetAppTransTable
4000626c g       .text	00000000 CoCleanDCacheVA
4000cc80 g     F .text	0000009c _calloc_r
4000267c g     F .text	000000fc CoStartMmuAndL1L2Cache
400041f4 g     F .text	000001b4 Lcd_Draw_Line
4000d1bc g     F .text	000000f4 memset
40017988 g     O .data	00000010 ICDIPTR0
400183cc g     O .bss	00000004 __malloc_max_total_mem
40006278 g       .text	00000000 CoCleanDCacheIndex
400064cc g       .text	00000000 CoSetExceptonVectoerBase
40001ab0 g     F .text	00000034 L2C_Clean_Way
400183d0 g       .bss	00000000 __ZI_LIMIT__
4000d950 g     F .text	00000000 .hidden __aeabi_uidiv
400004c0 g     F .text	00000040 SVC_Handler
400062dc g       .text	00000000 CoInvalidateDTlbASID
40003de4 g     F .text	00000174 Lcd_Eng_Putch
4000658c g     F .text	000001d0 _strtol_r
400088e8 g     F .text	000016f4 _dtoa_r
4000a0b0 g     F .text	0000072c _malloc_r
400017a4 g     F .text	00000088 L2C_Invalidate_VA
4000de24 g     F .text	00000060 .hidden __aeabi_l2d
4000593c g     F .text	0000006c Uart1_Send_String
400058e8 g     F .text	00000054 Uart1_Send_Byte
40006430 g       .text	00000000 CoGetNormalMemRemapReg
40000624 g     F .text	00000054 setApp
40006210 g       .text	00000000 CoSetDomain
40006010 g       .text	00000000 CoEnableL2PrefetchHint
400064dc g       .text	00000000 CoSetMpll
40005fe0 g       .text	00000000 CoGetOSWritePA
400063f8 g       .text	00000000 CoStopPLE
4000cd1c g     F .text	00000100 _malloc_trim_r
400062f8 g       .text	00000000 CoInvalidateMainTlbASID
4000b7c4 g     F .text	00000000 strcmp
40017938 g     O .data	00000010 ICDISER0
40006284 g       .text	00000000 CoDataSyncBarrier
40006224 g       .text	00000000 CoInvalidateICache
40017710 g       .rodata	00000000 __RO_LIMIT__
400036f8 g     F .text	00000014 Lcd_Get_Info_BMP
400182c8 g     O .bss	00000004 sd_command_complete_flag
400018b4 g     F .text	00000088 L2C_CleanAndInvalidate_VA
40005c48 g     F .text	000001fc Uart1_GetIntNum
4000e330 g     F .text	00000088 .hidden __nedf2
400019f4 g     F .text	0000001c L2C_Invalidate_PA
40001cbc g     F .text	000008dc CoStartMmuAndDCache
40006244 g       .text	00000000 CoInvalidateDCacheVA
40004978 g     F .text	0000000c Get_Heap_Limit
40006218 g       .text	00000000 CoWaitForInterrupt
40018390 g     O .bss	00000004 _PathLocale
40006208 g       .text	00000000 CoSetASID
40006784 g     F .text	00000050 _vsprintf_r
4000a08c g     F .text	00000018 setlocale
40005ed4 g       .text	00000000 Backup_Context
4000058c g     F .text	00000098 initApp
400179f8 g     O .data	00000004 _impure_ptr
4000a078 g     F .text	00000008 __locale_cjk_lang
40005f88 g       .text	00000000 DABT_Falut_Address
40006174 g       .text	00000000 CoEnableMmu
40005f78 g       .text	00000000 PABT_Falut_Address
40005448 g     F .text	00000110 SD_Read_Sector
4000bba0 g     F .text	000010e0 _svfiprintf_r
400060a0 g       .text	00000000 CoReadCSSELR
4000b304 g     F .text	00000064 __ulp
400061f4 g       .text	00000000 CoSetTTBase
40003228 g     F .text	000001c8 Lcd_Init
40001a44 g     F .text	00000030 L2C_Clean_All
40004df8 g     F .text	00000018 SDHC_Clock_Stop
40004984 g     F .text	00000038 Delay
40005f90 g       .text	00000000 Get_SP
40001a10 g     F .text	00000034 L2C_Invalidate_Way
4000193c g     F .text	0000005c L2C_Enable
40005fd0 g       .text	00000000 CoGetOSReadPA
40006134 g       .text	00000000 CoEnableUnalignedAccess
40004db4 g     F .text	00000044 SDHC_Clock_Supply
400182b8 g       .bss	00000000 __ZI_BASE__
40017908 g     O .data	00000008 sizeApp
4000a0a4 g     F .text	0000000c localeconv
400049bc g     F .text	000000a8 SDHC_Init
400060fc g       .text	00000000 CoWrIF
4000da44 g     F .text	00000020 .hidden __aeabi_uidivmod
4000e3ec g     F .text	00000018 .hidden __aeabi_dcmpeq
40006000 g       .text	00000000 CoGetUserWritePA
40018380 g     O .bss	00000008 Display_frame
400178f8 g     O .data	00000008 ram
4000466c g     F .text	0000001c Key_Wait_Key_Pressed
40003864 g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
40005818 g     F .text	000000d0 Uart1_Init
40017928 g     O .data	00000010 ICCPMR
400001c0 g     F .text	000000f8 SDHC_ISR
400003ec g     F .text	00000074 Dabort_Handler
400038b4 g     F .text	00000024 Lcd_Brightness_Control
400061b4 g       .text	00000000 CoEnableBranchPrediction
40017900 g     O .data	00000008 stackBase
40006294 g       .text	00000000 CoCleanAndInvalidateDCacheVA
400182b8 g     O .bss	00000004 sd_insert_flag
400182b0 g     O .data	00000004 __malloc_trim_threshold
4000a06c g     F .text	0000000c __locale_msgcharset
40000460 g     F .text	00000060 Pabort_Handler
4000b1c0 g     F .text	00000144 __mdiff
4000e464 g     F .text	0000005c .hidden __aeabi_d2iz
40006098 g       .text	00000000 CoReadCCSIDR
400179f0 g     O .data	00000004 __ctype_ptr__
40017998 g     O .data	00000010 ICDICPR0
4000625c g       .text	00000000 CoInvalidateBothCaches
400064fc g     F .text	00000018 atoi
400171c0 g     O .rodata	00000101 _ctype_
4000da64  w    F .text	00000004 .hidden __aeabi_idiv0
400062c0 g       .text	00000000 CoInvalidateITlbASID
40004ed8 g     F .text	00000060 SDHC_CMD55
40000678 g     F .text	00000010 getCurAppNum
40006154 g       .text	00000000 CoEnableAlignFault
40003670 g     F .text	00000088 Lcd_Draw_Back_Color
4000652c g     F .text	00000060 strlen
40006358 g       .text	00000000 CoCopyToL2Cache
400061d4 g       .text	00000000 CoEnableVfp
4000e3d4 g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000e320 g     F .text	00000098 .hidden __gedf2
40006314 g       .text	00000000 CoLockL2Cache
40005a40 g     F .text	00000028 Uart1_Get_Char
4000e4fc g     F .text	00000044 .hidden __gnu_ldivmod_helper
40002598 g     F .text	000000e4 CoInitMmuAndL1L2Cache
40006104 g       .text	00000000 CoClrIF
4000ddd0 g     F .text	00000040 .hidden __aeabi_f2d
4000537c g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40000688 g     F .text	00000010 setCurAppNum
40005558 g     F .text	00000124 SD_Write_Sector
4000da70 g     F .text	00000314 .hidden __subdf3
400182bc g     O .bss	00000004 sd_rd_buffer_flag
400060b8 g       .text	00000000 CoDisableIrq
4000633c g       .text	00000000 CoSetDTlbLockdown
4000370c g     F .text	000000a4 Lcd_Draw_BMP
4000acb0 g     F .text	00000094 __lo0bits
40002790 g     F .text	00000014 GIC_CPU_Interface_Enable
40004d74 g     F .text	00000040 SDHC_Port_Init
40002808 g     F .text	0000004c GIC_Interrupt_Disable
40006324 g       .text	00000000 CoUnLockL2Cache
40000194 g     F .text	0000002c Invalid_ISR
400060a8 g       .text	00000000 CoEnableIrq
40005eb8 g       .text	00000000 Run_App0
40006404 g       .text	00000000 CoNonSecureAccCtrl
40017918 g     O .data	00000010 ICCICR
40018378 g     O .bss	00000004 Selected_frame
40005150 g     F .text	000000c0 SDHC_ACMD6_4bit
4000aa90 g     F .text	000000dc __multadd
4000aa74 g     F .text	0000001c _Bfree
4000505c g     F .text	0000006c SDHC_CMD3
400062e4 g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea00002b 	b	400000b4 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000023 	b	4000009c <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea00001b 	b	40000080 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
@--------------------------------------------------

	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
40000020:	e24dd004 	sub	sp, sp, #4
	push	{r0, lr}
40000024:	e92d4001 	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000028:	e59fe130 	ldr	lr, [pc, #304]	; 40000160 <ResetHandler+0xac>
	ldr		r0, [lr]
4000002c:	e59e0000 	ldr	r0, [lr]
	ldr		lr, =0x3FF
40000030:	e59fe12c 	ldr	lr, [pc, #300]	; 40000164 <ResetHandler+0xb0>
	and		r0, r0, lr
40000034:	e000000e 	and	r0, r0, lr
	ldr		lr, =ISR_Vector
40000038:	e59fe128 	ldr	lr, [pc, #296]	; 40000168 <ResetHandler+0xb4>
	ldr		r0, [lr, r0, lsl #2]
4000003c:	e79e0100 	ldr	r0, [lr, r0, lsl #2]
	str		r0, [sp, #8]
40000040:	e58d0008 	str	r0, [sp, #8]
	pop		{r0, lr, pc}
40000044:	e8bdc001 	pop	{r0, lr, pc}

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb0000d5 	bl	400003b4 <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ 실험을 위하여 문제가 발생한 다음 주소로 복귀하도록 수정 @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #8
40000068:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
4000006c:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000070:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000074:	eb0000dc 	bl	400003ec <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000078:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
4000007c:	e25ef004 	subs	pc, lr, #4

40000080 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000080:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
40000084:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000088:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
4000008c:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
40000090:	eb0000f2 	bl	40000460 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000094:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000098:	e25ef004 	subs	pc, lr, #4

4000009c <HandlerSVC>:

HandlerSVC:
	stmfd	sp!,{r0-r3, r12, lr}
4000009c:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
400000a0:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
400000a4:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
400000a8:	e201101f 	and	r1, r1, #31
	bl		SVC_Handler
400000ac:	eb000103 	bl	400004c0 <SVC_Handler>
	ldmfd	sp!,{r0-r3, r12, pc}^
400000b0:	e8fd900f 	ldm	sp!, {r0, r1, r2, r3, ip, pc}^

400000b4 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400000b4:	e59f00b0 	ldr	r0, [pc, #176]	; 4000016c <ResetHandler+0xb8>
	ldr		r1, =0x0
400000b8:	e3a01000 	mov	r1, #0
	str		r1, [r0]
400000bc:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400000c0:	e59f00a8 	ldr	r0, [pc, #168]	; 40000170 <ResetHandler+0xbc>
	MCR     p15,0,r0,c1,c0,2
400000c4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
400000c8:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
400000cc:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
400000d0:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000d4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
400000d8:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
400000dc:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
400000e0:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
400000e4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400000e8:	e59f0084 	ldr	r0, [pc, #132]	; 40000174 <ResetHandler+0xc0>
	ldr		r1, [r0]
400000ec:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
400000f0:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
400000f4:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
400000f8:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
400000fc:	e59f0074 	ldr	r0, [pc, #116]	; 40000178 <ResetHandler+0xc4>
	ldr		r1, [r0]
40000100:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000104:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
40000108:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
4000010c:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000110:	e59f0064 	ldr	r0, [pc, #100]	; 4000017c <ResetHandler+0xc8>
	ldr		r1, =__ZI_LIMIT__
40000114:	e59f1064 	ldr	r1, [pc, #100]	; 40000180 <ResetHandler+0xcc>
	mov		r2, #0x0
40000118:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
4000011c:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
40000120:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000124:	3afffffc 	bcc	4000011c <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
40000128:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
4000012c:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
40000130:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000134:	e59fd048 	ldr	sp, [pc, #72]	; 40000184 <ResetHandler+0xd0>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
40000138:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
4000013c:	e59fd044 	ldr	sp, [pc, #68]	; 40000188 <ResetHandler+0xd4>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
40000140:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
40000144:	e59fd040 	ldr	sp, [pc, #64]	; 4000018c <ResetHandler+0xd8>

	msr		cpsr_c, #(SVC_MODE)
40000148:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
4000014c:	e59fd03c 	ldr	sp, [pc, #60]	; 40000190 <ResetHandler+0xdc>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
40000150:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
40000154:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
40000158:	eb0011a3 	bl	400047ec <Main>

	@ HALT

	b		.
4000015c:	eafffffe 	b	4000015c <ResetHandler+0xa8>
	.extern ISR_Vector

HandlerIRQ:
	sub		sp,sp,#4
	push	{r0, lr}
	ldr		lr, =ICCIAR_CPU0
40000160:	1048000c 	subne	r0, r8, ip
	ldr		r0, [lr]
	ldr		lr, =0x3FF
40000164:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	and		r0, r0, lr
	ldr		lr, =ISR_Vector
40000168:	40017718 	andmi	r7, r1, r8, lsl r7

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
4000016c:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
40000170:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
40000174:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000178:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
4000017c:	400182b8 			; <UNDEFINED> instruction: 0x400182b8
	ldr		r1, =__ZI_LIMIT__
40000180:	400183d0 	ldrdmi	r8, [r1], -r0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
40000184:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
40000188:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
4000018c:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
40000190:	43ff8000 	mvnsmi	r8, #0

40000194 <Invalid_ISR>:
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
40000194:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000198:	e1a0c00d 	mov	ip, sp
4000019c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	Uart1_Printf("Invalid_ISR\n");
400001a0:	e3070430 	movw	r0, #29744	; 0x7430
		Invalid_ISR,		// 118
		Invalid_ISR,		// 119
};

void Invalid_ISR(void)
{
400001a4:	e24cb004 	sub	fp, ip, #4
	Uart1_Printf("Invalid_ISR\n");
400001a8:	e3440001 	movt	r0, #16385	; 0x4001
400001ac:	eb0015fd 	bl	400059a8 <Uart1_Printf>
}
400001b0:	e24bd01c 	sub	sp, fp, #28
400001b4:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400001b8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400001bc:	e25ef004 	subs	pc, lr, #4

400001c0 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001c0:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400001c4:	e1a0c00d 	mov	ip, sp
400001c8:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
400001cc:	e24cb004 	sub	fp, ip, #4
400001d0:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400001d4:	e3a03000 	mov	r3, #0
400001d8:	e3413253 	movt	r3, #4691	; 0x1253
400001dc:	e5932030 	ldr	r2, [r3, #48]	; 0x30
400001e0:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
	rNORINTSTS2 = tmp;
400001e4:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
400001e8:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
400001ec:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400001f0:	e3130040 	tst	r3, #64	; 0x40
400001f4:	1a000002 	bne	40000204 <SDHC_ISR+0x44>
400001f8:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
400001fc:	e3130080 	tst	r3, #128	; 0x80
40000200:	0a00000a 	beq	40000230 <SDHC_ISR+0x70>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000204:	e3a03000 	mov	r3, #0
40000208:	e3413253 	movt	r3, #4691	; 0x1253
4000020c:	e5933024 	ldr	r3, [r3, #36]	; 0x24
40000210:	e2133801 	ands	r3, r3, #65536	; 0x10000
40000214:	130832b8 	movwne	r3, #33464	; 0x82b8
		else sd_insert_flag = 0;
40000218:	030822b8 	movweq	r2, #33464	; 0x82b8
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
4000021c:	13a02001 	movne	r2, #1
40000220:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
40000224:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000228:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
4000022c:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000230:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
40000234:	e3a00000 	mov	r0, #0
40000238:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
4000023c:	e3130020 	tst	r3, #32
40000240:	130832b8 	movwne	r3, #33464	; 0x82b8
40000244:	13a02001 	movne	r2, #1
40000248:	13443001 	movtne	r3, #16385	; 0x4001
4000024c:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
40000250:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000254:	e3130010 	tst	r3, #16
40000258:	130832b8 	movwne	r3, #33464	; 0x82b8
4000025c:	13a02001 	movne	r2, #1
40000260:	13443001 	movtne	r3, #16385	; 0x4001
40000264:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000268:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
4000026c:	e3130002 	tst	r3, #2
40000270:	130832b8 	movwne	r3, #33464	; 0x82b8
40000274:	13a02001 	movne	r2, #1
40000278:	13443001 	movtne	r3, #16385	; 0x4001
4000027c:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
40000280:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
40000284:	e3130001 	tst	r3, #1
40000288:	130832b8 	movwne	r3, #33464	; 0x82b8
4000028c:	13a02001 	movne	r2, #1
40000290:	13443001 	movtne	r3, #16385	; 0x4001
40000294:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
40000298:	eb0009b1 	bl	40002964 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
4000029c:	e3a00000 	mov	r0, #0
400002a0:	e3a0106b 	mov	r1, #107	; 0x6b
400002a4:	eb0009c7 	bl	400029c8 <GIC_Write_EOI>
}
400002a8:	e24bd01c 	sub	sp, fp, #28
400002ac:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400002b0:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400002b4:	e25ef004 	subs	pc, lr, #4

400002b8 <Uart1_ISR>:

void Uart1_ISR(void)
{
400002b8:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
400002bc:	e1a0c00d 	mov	ip, sp
400002c0:	e92dd83f 	push	{r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
400002c4:	e3a04000 	mov	r4, #0
400002c8:	e3a0300f 	mov	r3, #15
400002cc:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400002d0:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002d4:	e3a00000 	mov	r0, #0
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
400002d8:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002dc:	e3a01055 	mov	r1, #85	; 0x55
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
400002e0:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
400002e4:	eb00099e 	bl	40002964 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
400002e8:	e3a00000 	mov	r0, #0
400002ec:	e3a01055 	mov	r1, #85	; 0x55
400002f0:	eb0009b4 	bl	400029c8 <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
400002f4:	e3070440 	movw	r0, #29760	; 0x7440
400002f8:	e5941024 	ldr	r1, [r4, #36]	; 0x24
400002fc:	e3440001 	movt	r0, #16385	; 0x4001
40000300:	eb0015a8 	bl	400059a8 <Uart1_Printf>
}
40000304:	e24bd024 	sub	sp, fp, #36	; 0x24
40000308:	e89d683f 	ldm	sp, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
4000030c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000310:	e25ef004 	subs	pc, lr, #4

40000314 <Key3_ISR>:

void Key3_ISR(void)
{
40000314:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000318:	e1a0c00d 	mov	ip, sp
4000031c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;
40000320:	e3a03411 	mov	r3, #285212672	; 0x11000000
40000324:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000328:	e3070450 	movw	r0, #29776	; 0x7450

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
4000032c:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000330:	e3440001 	movt	r0, #16385	; 0x4001
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void Key3_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<3;
40000334:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000338:	eb00159a 	bl	400059a8 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
4000033c:	e3a00000 	mov	r0, #0
40000340:	e3a01033 	mov	r1, #51	; 0x33
40000344:	eb000986 	bl	40002964 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000348:	e3a00000 	mov	r0, #0
4000034c:	e3a01033 	mov	r1, #51	; 0x33
40000350:	eb00099c 	bl	400029c8 <GIC_Write_EOI>
}
40000354:	e24bd01c 	sub	sp, fp, #28
40000358:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
4000035c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
40000360:	e25ef004 	subs	pc, lr, #4

40000364 <Key4_ISR>:

void Key4_ISR(void)
{
40000364:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000368:	e1a0c00d 	mov	ip, sp
4000036c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;
40000370:	e3a03411 	mov	r3, #285212672	; 0x11000000
40000374:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
40000378:	e3070460 	movw	r0, #29792	; 0x7460
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
4000037c:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
40000380:	e3440001 	movt	r0, #16385	; 0x4001
	GIC_Write_EOI(0, 51);
}

void Key4_ISR(void)
{
	rEXT_INT40_PEND = 0x1<<4;
40000384:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
40000388:	eb001586 	bl	400059a8 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
4000038c:	e3a00000 	mov	r0, #0
40000390:	e3a01034 	mov	r1, #52	; 0x34
40000394:	eb000972 	bl	40002964 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
40000398:	e3a00000 	mov	r0, #0
4000039c:	e3a01034 	mov	r1, #52	; 0x34
400003a0:	eb000988 	bl	400029c8 <GIC_Write_EOI>
}
400003a4:	e24bd01c 	sub	sp, fp, #28
400003a8:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
400003ac:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
400003b0:	e25ef004 	subs	pc, lr, #4

400003b4 <Undef_Handler>:
#include "device_driver.h"
#include "app_controller.h"
#include "app_service.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400003b4:	e1a0c00d 	mov	ip, sp
400003b8:	e1a02001 	mov	r2, r1
400003bc:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400003c0:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003c4:	e3070470 	movw	r0, #29808	; 0x7470
400003c8:	e1a01004 	mov	r1, r4
400003cc:	e3440001 	movt	r0, #16385	; 0x4001
#include "device_driver.h"
#include "app_controller.h"
#include "app_service.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
400003d0:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003d4:	eb001573 	bl	400059a8 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
400003d8:	e3070494 	movw	r0, #29844	; 0x7494
400003dc:	e5941000 	ldr	r1, [r4]
400003e0:	e3440001 	movt	r0, #16385	; 0x4001
400003e4:	eb00156f 	bl	400059a8 <Uart1_Printf>
400003e8:	eafffffe 	b	400003e8 <Undef_Handler+0x34>

400003ec <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400003ec:	e1a0c00d 	mov	ip, sp
400003f0:	e1a03000 	mov	r3, r0
400003f4:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003f8:	e30704b0 	movw	r0, #29872	; 0x74b0
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
400003fc:	e24cb004 	sub	fp, ip, #4
40000400:	e24dd008 	sub	sp, sp, #8
40000404:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000408:	e1a01003 	mov	r1, r3
4000040c:	e3440001 	movt	r0, #16385	; 0x4001
40000410:	eb001564 	bl	400059a8 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
40000414:	eb0016db 	bl	40005f88 <DABT_Falut_Address>
40000418:	e1a01000 	mov	r1, r0
4000041c:	e30704d4 	movw	r0, #29908	; 0x74d4
40000420:	e3440001 	movt	r0, #16385	; 0x4001
40000424:	eb00155f 	bl	400059a8 <Uart1_Printf>
	sd = DABT_Falut_Status();
40000428:	eb0016d4 	bl	40005f80 <DABT_Falut_Status>
4000042c:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000430:	e30704f0 	movw	r0, #29936	; 0x74f0
	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
40000434:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
40000438:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
4000043c:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
40000440:	e58d2000 	str	r2, [sp]
40000444:	e081120c 	add	r1, r1, ip, lsl #4
40000448:	e7e32253 	ubfx	r2, r3, #4, #4
4000044c:	e3440001 	movt	r0, #16385	; 0x4001
40000450:	e7e035d3 	ubfx	r3, r3, #11, #1
40000454:	eb001553 	bl	400059a8 <Uart1_Printf>

#if 0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}
40000458:	e24bd00c 	sub	sp, fp, #12
4000045c:	e89da800 	ldm	sp, {fp, sp, pc}

40000460 <Pabort_Handler>:

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000460:	e1a03000 	mov	r3, r0
40000464:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000468:	e307053c 	movw	r0, #30012	; 0x753c
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
4000046c:	e1a02001 	mov	r2, r1
40000470:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000474:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000478:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000047c:	e3440001 	movt	r0, #16385	; 0x4001
40000480:	eb001548 	bl	400059a8 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
40000484:	eb0016bb 	bl	40005f78 <PABT_Falut_Address>
40000488:	e1a01000 	mov	r1, r0
4000048c:	e3070560 	movw	r0, #30048	; 0x7560
40000490:	e3440001 	movt	r0, #16385	; 0x4001
40000494:	eb001543 	bl	400059a8 <Uart1_Printf>
	sd = PABT_Falut_Status();
40000498:	eb0016b4 	bl	40005f70 <PABT_Falut_Status>
4000049c:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004a0:	e307057c 	movw	r0, #30076	; 0x757c
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
400004a4:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
400004a8:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
400004ac:	e0831201 	add	r1, r3, r1, lsl #4
400004b0:	e7e02652 	ubfx	r2, r2, #12, #1
400004b4:	e3440001 	movt	r0, #16385	; 0x4001
400004b8:	eb00153a 	bl	400059a8 <Uart1_Printf>
400004bc:	eafffffe 	b	400004bc <Pabort_Handler+0x5c>

400004c0 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400004c0:	e1a0c00d 	mov	ip, sp
400004c4:	e1a02001 	mov	r2, r1
400004c8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400004cc:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004d0:	e30705a8 	movw	r0, #30120	; 0x75a8
400004d4:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
400004d8:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400004dc:	e3440001 	movt	r0, #16385	; 0x4001
400004e0:	eb001530 	bl	400059a8 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400004e4:	e5941000 	ldr	r1, [r4]
400004e8:	e30705cc 	movw	r0, #30156	; 0x75cc
400004ec:	e3440001 	movt	r0, #16385	; 0x4001
400004f0:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
400004f4:	e24bd014 	sub	sp, fp, #20
400004f8:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
400004fc:	ea001529 	b	400059a8 <Uart1_Printf>

40000500 <Timer0_ISR>:
}


void Timer0_ISR(void)
{
	rTINT_CSTAT |= ((1<<5)|1);
40000500:	e3a03000 	mov	r3, #0
	GIC_Write_EOI(0, 52);
}


void Timer0_ISR(void)
{
40000504:	e1a0c00d 	mov	ip, sp
	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
40000508:	e1a00003 	mov	r0, r3
}


void Timer0_ISR(void)
{
	rTINT_CSTAT |= ((1<<5)|1);
4000050c:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Write_EOI(0, 52);
}


void Timer0_ISR(void)
{
40000510:	e92dd800 	push	{fp, ip, lr, pc}
	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
40000514:	e3a01045 	mov	r1, #69	; 0x45
}


void Timer0_ISR(void)
{
	rTINT_CSTAT |= ((1<<5)|1);
40000518:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Write_EOI(0, 52);
}


void Timer0_ISR(void)
{
4000051c:	e24cb004 	sub	fp, ip, #4
	rTINT_CSTAT |= ((1<<5)|1);
40000520:	e3822021 	orr	r2, r2, #33	; 0x21
40000524:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
40000528:	eb00090d 	bl	40002964 <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
4000052c:	e3a01045 	mov	r1, #69	; 0x45
40000530:	e3a00000 	mov	r0, #0
40000534:	eb000923 	bl	400029c8 <GIC_Write_EOI>

#if 1 // only change
	int nextAppNum = (getCurAppNum() + 1) % 2;
40000538:	eb00004e 	bl	40000678 <getCurAppNum>
4000053c:	e2800001 	add	r0, r0, #1
40000540:	e1a03fa0 	lsr	r3, r0, #31
40000544:	e0800003 	add	r0, r0, r3
40000548:	e2000001 	and	r0, r0, #1
	setCurAppNum(nextAppNum);
4000054c:	e0630000 	rsb	r0, r3, r0
40000550:	eb00004c 	bl	40000688 <setCurAppNum>
	setApp(getCurAppNum());
40000554:	eb000047 	bl	40000678 <getCurAppNum>
#endif
}
40000558:	e24bd00c 	sub	sp, fp, #12
4000055c:	e89d6800 	ldm	sp, {fp, sp, lr}
	GIC_Write_EOI(0, 69);

#if 1 // only change
	int nextAppNum = (getCurAppNum() + 1) % 2;
	setCurAppNum(nextAppNum);
	setApp(getCurAppNum());
40000560:	ea00002f 	b	40000624 <setApp>

40000564 <InitApp>:
#include "app_service.h"
#include "device_driver.h"


int InitApp(void)
{
40000564:	e1a0c00d 	mov	ip, sp
40000568:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000056c:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	result = initApp();
40000570:	eb000005 	bl	4000058c <initApp>
40000574:	e1a04000 	mov	r4, r0
	Uart_Printf("\n [INFO] INIT APP \n");
40000578:	e30705d8 	movw	r0, #30168	; 0x75d8
4000057c:	e3440001 	movt	r0, #16385	; 0x4001
40000580:	eb001508 	bl	400059a8 <Uart1_Printf>

	return result;
}
40000584:	e1a00004 	mov	r0, r4
40000588:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

4000058c <initApp>:
unsigned int sizeApp[] = {SIZE_APP0, SIZE_APP1};
unsigned int stackLimit[] = {STACK_LIMIT_APP0, STACK_LIMIT_APP1};
unsigned int stackBase[] = {STACK_BASE_APP0, STACK_BASE_APP1};

int initApp(void)
{
4000058c:	e1a0c00d 	mov	ip, sp
40000590:	e92dd9f0 	push	{r4, r5, r6, r7, r8, fp, ip, lr, pc}
40000594:	e30748f8 	movw	r4, #30968	; 0x78f8
40000598:	e3444001 	movt	r4, #16385	; 0x4001
4000059c:	e24cb004 	sub	fp, ip, #4
400005a0:	e24dd00c 	sub	sp, sp, #12
400005a4:	e3a05000 	mov	r5, #0
	int result = 0;

	// 프로그램 증가 시 수정 필요
	int i;
	for (i = 0; i < 2; i++){
400005a8:	e1a06005 	mov	r6, r5
400005ac:	e2848018 	add	r8, r4, #24
400005b0:	e2847008 	add	r7, r4, #8
		Init_App(ram[0], stackBase[0], stackBase[1]);
400005b4:	e5940000 	ldr	r0, [r4]
400005b8:	e5941008 	ldr	r1, [r4, #8]
400005bc:	e594200c 	ldr	r2, [r4, #12]
400005c0:	eb001620 	bl	40005e48 <Init_App>
		SetAppTransTable(ram[0], (RAM_APP0+sizeApp[0]-1), ram[i], RW_WBWA_LOCAL, i);
400005c4:	e5941010 	ldr	r1, [r4, #16]
400005c8:	e3013c0e 	movw	r3, #7182	; 0x1c0e
400005cc:	e7942005 	ldr	r2, [r4, r5]
400005d0:	e3403002 	movt	r3, #2
400005d4:	e5940000 	ldr	r0, [r4]
400005d8:	e241136e 	sub	r1, r1, #-1207959551	; 0xb8000001
400005dc:	e58d6000 	str	r6, [sp]
400005e0:	e241163f 	sub	r1, r1, #66060288	; 0x3f00000
400005e4:	eb000577 	bl	40001bc8 <SetAppTransTable>
		SetAppTransTable(stackLimit[i], stackBase[i]-1, stackLimit[i], RW_WBWA_LOCAL, i);
400005e8:	e7980005 	ldr	r0, [r8, r5]
400005ec:	e3013c0e 	movw	r3, #7182	; 0x1c0e
400005f0:	e7971005 	ldr	r1, [r7, r5]
400005f4:	e3403002 	movt	r3, #2
400005f8:	e58d6000 	str	r6, [sp]
{
	int result = 0;

	// 프로그램 증가 시 수정 필요
	int i;
	for (i = 0; i < 2; i++){
400005fc:	e2866001 	add	r6, r6, #1
		Init_App(ram[0], stackBase[0], stackBase[1]);
		SetAppTransTable(ram[0], (RAM_APP0+sizeApp[0]-1), ram[i], RW_WBWA_LOCAL, i);
		SetAppTransTable(stackLimit[i], stackBase[i]-1, stackLimit[i], RW_WBWA_LOCAL, i);
40000600:	e1a02000 	mov	r2, r0
40000604:	e2855004 	add	r5, r5, #4
40000608:	e2411001 	sub	r1, r1, #1
4000060c:	eb00056d 	bl	40001bc8 <SetAppTransTable>
{
	int result = 0;

	// 프로그램 증가 시 수정 필요
	int i;
	for (i = 0; i < 2; i++){
40000610:	e3560002 	cmp	r6, #2
40000614:	1affffe6 	bne	400005b4 <initApp+0x28>
		SetAppTransTable(ram[0], (RAM_APP0+sizeApp[0]-1), ram[i], RW_WBWA_LOCAL, i);
		SetAppTransTable(stackLimit[i], stackBase[i]-1, stackLimit[i], RW_WBWA_LOCAL, i);
	}

	return result;
}
40000618:	e3a00000 	mov	r0, #0
4000061c:	e24bd020 	sub	sp, fp, #32
40000620:	e89da9f0 	ldm	sp, {r4, r5, r6, r7, r8, fp, sp, pc}

40000624 <setApp>:

int setApp(int appNum)
{
40000624:	e1a0c00d 	mov	ip, sp
40000628:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000062c:	e1a04000 	mov	r4, r0
	int result = 0;

	Uart_Printf("\nAPP%d set\n", appNum);
40000630:	e30705ec 	movw	r0, #30188	; 0x75ec

	return result;
}

int setApp(int appNum)
{
40000634:	e24cb004 	sub	fp, ip, #4
	int result = 0;

	Uart_Printf("\nAPP%d set\n", appNum);
40000638:	e1a01004 	mov	r1, r4
4000063c:	e3440001 	movt	r0, #16385	; 0x4001
40000640:	eb0014d8 	bl	400059a8 <Uart1_Printf>
//	CoInvalidateMainTlb();
	int asid = appNum | (1 << 4);
	CoSetASID(asid);
40000644:	e3840010 	orr	r0, r4, #16
40000648:	eb0016ee 	bl	40006208 <CoSetASID>
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);
4000064c:	e1a03904 	lsl	r3, r4, #18
	Uart_Printf("\n TTBR%d set %x\n", appNum, TTBR);
40000650:	e1a01004 	mov	r1, r4
40000654:	e30705f8 	movw	r0, #30200	; 0x75f8

	Uart_Printf("\nAPP%d set\n", appNum);
//	CoInvalidateMainTlb();
	int asid = appNum | (1 << 4);
	CoSetASID(asid);
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);
40000658:	e2834311 	add	r4, r3, #1140850688	; 0x44000000
	Uart_Printf("\n TTBR%d set %x\n", appNum, TTBR);
4000065c:	e3440001 	movt	r0, #16385	; 0x4001
40000660:	e1a02004 	mov	r2, r4
40000664:	eb0014cf 	bl	400059a8 <Uart1_Printf>
	CoSetTTBase(TTBR|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000668:	e3840048 	orr	r0, r4, #72	; 0x48
4000066c:	eb0016e0 	bl	400061f4 <CoSetTTBase>

	return result;
}
40000670:	e3a00000 	mov	r0, #0
40000674:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000678 <getCurAppNum>:

int getCurAppNum(void)
{
	return curAppNum;
40000678:	e30832cc 	movw	r3, #33484	; 0x82cc
4000067c:	e3443001 	movt	r3, #16385	; 0x4001
}
40000680:	e5930000 	ldr	r0, [r3]
40000684:	e12fff1e 	bx	lr

40000688 <setCurAppNum>:

int setCurAppNum(int num)
{
	curAppNum = num;
40000688:	e30832cc 	movw	r3, #33484	; 0x82cc
4000068c:	e3443001 	movt	r3, #16385	; 0x4001
40000690:	e5830000 	str	r0, [r3]

	return curAppNum;
}
40000694:	e12fff1e 	bx	lr

40000698 <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000698:	e1a0c00d 	mov	ip, sp
4000069c:	e3a02020 	mov	r2, #32
400006a0:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400006a4:	e24cb004 	sub	fp, ip, #4
400006a8:	e24dd014 	sub	sp, sp, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400006ac:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
400006b0:	e3442400 	movt	r2, #17408	; 0x4400
400006b4:	e2838001 	add	r8, r3, #1
400006b8:	e2830002 	add	r0, r3, #2
400006bc:	e2837003 	add	r7, r3, #3
400006c0:	e2836004 	add	r6, r3, #4
400006c4:	e2835005 	add	r5, r3, #5
400006c8:	e2834006 	add	r4, r3, #6
400006cc:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400006d0:	e1a0ea03 	lsl	lr, r3, #20
400006d4:	e1a08a08 	lsl	r8, r8, #20
400006d8:	e1a00a00 	lsl	r0, r0, #20
400006dc:	e1a07a07 	lsl	r7, r7, #20
400006e0:	e1a06a06 	lsl	r6, r6, #20
400006e4:	e1a05a05 	lsl	r5, r5, #20
400006e8:	e1a04a04 	lsl	r4, r4, #20
400006ec:	e1a0ca0c 	lsl	ip, ip, #20
400006f0:	e2833008 	add	r3, r3, #8
400006f4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400006f8:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400006fc:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000700:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000704:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000708:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
4000070c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000710:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000714:	e35300c8 	cmp	r3, #200	; 0xc8
40000718:	e3800002 	orr	r0, r0, #2
4000071c:	e1a01002 	mov	r1, r2
40000720:	e3888002 	orr	r8, r8, #2
40000724:	e3877002 	orr	r7, r7, #2
40000728:	e3866002 	orr	r6, r6, #2
4000072c:	e3855002 	orr	r5, r5, #2
40000730:	e3844002 	orr	r4, r4, #2
40000734:	e38cc002 	orr	ip, ip, #2
40000738:	e38ee002 	orr	lr, lr, #2
4000073c:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000740:	f5d2f044 	pld	[r2, #68]	; 0x44
40000744:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000748:	e26300ce 	rsb	r0, r3, #206	; 0xce
4000074c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000750:	e2822020 	add	r2, r2, #32
40000754:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000758:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
4000075c:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000760:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000764:	e501c004 	str	ip, [r1, #-4]
40000768:	1affffd1 	bne	400006b4 <CoTTSet_L1L2+0x1c>
4000076c:	e0810100 	add	r0, r1, r0, lsl #2
40000770:	e1a02a03 	lsl	r2, r3, #20
40000774:	e2833001 	add	r3, r3, #1
40000778:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000077c:	e3822002 	orr	r2, r2, #2
40000780:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000784:	e1510000 	cmp	r1, r0
40000788:	1afffff8 	bne	40000770 <CoTTSet_L1L2+0xd8>
4000078c:	e3a02fd6 	mov	r2, #856	; 0x358
40000790:	e3a03000 	mov	r3, #0
40000794:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000798:	e1a00a03 	lsl	r0, r3, #20
4000079c:	e2833008 	add	r3, r3, #8
400007a0:	e3530070 	cmp	r3, #112	; 0x70
400007a4:	e1a08000 	mov	r8, r0
400007a8:	e1a07000 	mov	r7, r0
400007ac:	e1a06000 	mov	r6, r0
400007b0:	e1a05000 	mov	r5, r0
400007b4:	e1a04000 	mov	r4, r0
400007b8:	e1a0e000 	mov	lr, r0
400007bc:	e1a0c000 	mov	ip, r0
400007c0:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
400007c4:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
400007c8:	e287740d 	add	r7, r7, #218103808	; 0xd000000
400007cc:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
400007d0:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
400007d4:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
400007d8:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
400007dc:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
400007e0:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400007e4:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400007e8:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400007ec:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400007f0:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400007f4:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400007f8:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400007fc:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000800:	e3800002 	orr	r0, r0, #2
40000804:	e1a01002 	mov	r1, r2
40000808:	e3888002 	orr	r8, r8, #2
4000080c:	e3877002 	orr	r7, r7, #2
40000810:	e3866002 	orr	r6, r6, #2
40000814:	e3855002 	orr	r5, r5, #2
40000818:	e3844002 	orr	r4, r4, #2
4000081c:	e38ee002 	orr	lr, lr, #2
40000820:	e38cc002 	orr	ip, ip, #2
40000824:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000828:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000082c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000830:	e2630072 	rsb	r0, r3, #114	; 0x72
40000834:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000838:	e2822020 	add	r2, r2, #32
4000083c:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40000840:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000844:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000848:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
4000084c:	e501c004 	str	ip, [r1, #-4]
40000850:	1affffd0 	bne	40000798 <CoTTSet_L1L2+0x100>
40000854:	e2800070 	add	r0, r0, #112	; 0x70
40000858:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000085c:	e2833001 	add	r3, r3, #1
40000860:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000864:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40000868:	e3822b03 	orr	r2, r2, #3072	; 0xc00
4000086c:	e3822002 	orr	r2, r2, #2
40000870:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000874:	1afffff7 	bne	40000858 <CoTTSet_L1L2+0x1c0>
40000878:	e3a02e52 	mov	r2, #1312	; 0x520
4000087c:	e3a03000 	mov	r3, #0
40000880:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000884:	e1a04a03 	lsl	r4, r3, #20
40000888:	e2830001 	add	r0, r3, #1
4000088c:	e2838002 	add	r8, r3, #2
40000890:	e1a00a00 	lsl	r0, r0, #20
40000894:	e2837003 	add	r7, r3, #3
40000898:	e1a08a08 	lsl	r8, r8, #20
4000089c:	e2836005 	add	r6, r3, #5
400008a0:	e1a07a07 	lsl	r7, r7, #20
400008a4:	e2835006 	add	r5, r3, #6
400008a8:	e1a06a06 	lsl	r6, r6, #20
400008ac:	e283c007 	add	ip, r3, #7
400008b0:	e1a05a05 	lsl	r5, r5, #20
400008b4:	e1a0ca0c 	lsl	ip, ip, #20
400008b8:	e1a0e004 	mov	lr, r4
400008bc:	e2833008 	add	r3, r3, #8
400008c0:	e2800305 	add	r0, r0, #335544320	; 0x14000000
400008c4:	e2888305 	add	r8, r8, #335544320	; 0x14000000
400008c8:	e2877305 	add	r7, r7, #335544320	; 0x14000000
400008cc:	e2866305 	add	r6, r6, #335544320	; 0x14000000
400008d0:	e2855305 	add	r5, r5, #335544320	; 0x14000000
400008d4:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
400008d8:	e2844305 	add	r4, r4, #335544320	; 0x14000000
400008dc:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
400008e0:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400008e4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400008e8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400008ec:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400008f0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400008f4:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400008f8:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400008fc:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000900:	e3530fae 	cmp	r3, #696	; 0x2b8
40000904:	e3800002 	orr	r0, r0, #2
40000908:	e1a01002 	mov	r1, r2
4000090c:	e3888002 	orr	r8, r8, #2
40000910:	e3877002 	orr	r7, r7, #2
40000914:	e3866002 	orr	r6, r6, #2
40000918:	e3855002 	orr	r5, r5, #2
4000091c:	e38cc002 	orr	ip, ip, #2
40000920:	e3844002 	orr	r4, r4, #2
40000924:	e38ee002 	orr	lr, lr, #2
40000928:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
4000092c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000930:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40000934:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40000938:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
4000093c:	e2822020 	add	r2, r2, #32
40000940:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40000944:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40000948:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
4000094c:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40000950:	e501c004 	str	ip, [r1, #-4]
40000954:	1affffca 	bne	40000884 <CoTTSet_L1L2+0x1ec>
40000958:	e2800fae 	add	r0, r0, #696	; 0x2b8
4000095c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000960:	e2833001 	add	r3, r3, #1
40000964:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000968:	e2822305 	add	r2, r2, #335544320	; 0x14000000
4000096c:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000970:	e3822002 	orr	r2, r2, #2
40000974:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000978:	1afffff7 	bne	4000095c <CoTTSet_L1L2+0x2c4>
4000097c:	e3a02a01 	mov	r2, #4096	; 0x1000
40000980:	e3a00c11 	mov	r0, #4352	; 0x1100
40000984:	e3442400 	movt	r2, #17408	; 0x4400
40000988:	e3440400 	movt	r0, #17408	; 0x4400
4000098c:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000990:	e1a03a01 	lsl	r3, r1, #20
40000994:	e2811001 	add	r1, r1, #1
40000998:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
4000099c:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
400009a0:	e383300e 	orr	r3, r3, #14
400009a4:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400009a8:	e1520000 	cmp	r2, r0
400009ac:	1afffff7 	bne	40000990 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400009b0:	e3a03a01 	mov	r3, #4096	; 0x1000
400009b4:	e3011c0e 	movw	r1, #7182	; 0x1c0e
400009b8:	e3443400 	movt	r3, #17408	; 0x4400
400009bc:	e3441400 	movt	r1, #17408	; 0x4400
400009c0:	e3012124 	movw	r2, #4388	; 0x1124
400009c4:	e5831100 	str	r1, [r3, #256]	; 0x100
400009c8:	e3442400 	movt	r2, #17408	; 0x4400
400009cc:	e3a03000 	mov	r3, #0
400009d0:	e1a00a03 	lsl	r0, r3, #20
400009d4:	e2833008 	add	r3, r3, #8
400009d8:	e3530068 	cmp	r3, #104	; 0x68
400009dc:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
400009e0:	e1a01002 	mov	r1, r2
400009e4:	e1a08000 	mov	r8, r0
400009e8:	e1a07000 	mov	r7, r0
400009ec:	e1a06000 	mov	r6, r0
400009f0:	e1a05000 	mov	r5, r0
400009f4:	e1a04000 	mov	r4, r0
400009f8:	e1a0e000 	mov	lr, r0
400009fc:	e1a0c000 	mov	ip, r0
40000a00:	e2888602 	add	r8, r8, #2097152	; 0x200000
40000a04:	e2800601 	add	r0, r0, #1048576	; 0x100000
40000a08:	e2877603 	add	r7, r7, #3145728	; 0x300000
40000a0c:	e2866501 	add	r6, r6, #4194304	; 0x400000
40000a10:	e2855605 	add	r5, r5, #5242880	; 0x500000
40000a14:	e2844606 	add	r4, r4, #6291456	; 0x600000
40000a18:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40000a1c:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40000a20:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000a24:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000a28:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000a2c:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000a30:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000a34:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000a38:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000a3c:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000a40:	e3800002 	orr	r0, r0, #2
40000a44:	e3888002 	orr	r8, r8, #2
40000a48:	e3877002 	orr	r7, r7, #2
40000a4c:	e3866002 	orr	r6, r6, #2
40000a50:	e3855002 	orr	r5, r5, #2
40000a54:	e3844002 	orr	r4, r4, #2
40000a58:	e38ee002 	orr	lr, lr, #2
40000a5c:	e38cc002 	orr	ip, ip, #2
40000a60:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000a64:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000a68:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000a6c:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000a70:	e263006f 	rsb	r0, r3, #111	; 0x6f
40000a74:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40000a78:	e2822020 	add	r2, r2, #32
40000a7c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000a80:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000a84:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000a88:	e501c004 	str	ip, [r1, #-4]
40000a8c:	1affffcf 	bne	400009d0 <CoTTSet_L1L2+0x338>
40000a90:	e0810100 	add	r0, r1, r0, lsl #2
40000a94:	e1a02a03 	lsl	r2, r3, #20
40000a98:	e2833001 	add	r3, r3, #1
40000a9c:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40000aa0:	e2822601 	add	r2, r2, #1048576	; 0x100000
40000aa4:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000aa8:	e3822002 	orr	r2, r2, #2
40000aac:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ab0:	e1510000 	cmp	r1, r0
40000ab4:	1afffff6 	bne	40000a94 <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000ab8:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000abc:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000ac0:	e3443400 	movt	r3, #17408	; 0x4400
40000ac4:	e3a02a01 	mov	r2, #4096	; 0x1000
40000ac8:	e3442400 	movt	r2, #17408	; 0x4400
40000acc:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000ad0:	e1a0900a 	mov	r9, sl
40000ad4:	e1a0800a 	mov	r8, sl
40000ad8:	e1a0700a 	mov	r7, sl
40000adc:	e1a0600a 	mov	r6, sl
40000ae0:	e1a0500a 	mov	r5, sl
40000ae4:	e1a0400a 	mov	r4, sl
40000ae8:	e1a0e00a 	mov	lr, sl
40000aec:	e1a0c00a 	mov	ip, sl
40000af0:	e1a0000a 	mov	r0, sl
40000af4:	e1a0100a 	mov	r1, sl
40000af8:	e1a0300a 	mov	r3, sl
40000afc:	e344ab00 	movt	sl, #19200	; 0x4b00
40000b00:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000b04:	e3445b50 	movt	r5, #19280	; 0x4b50
40000b08:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000b0c:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000b10:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000b14:	e3449b10 	movt	r9, #19216	; 0x4b10
40000b18:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000b1c:	e3447b30 	movt	r7, #19248	; 0x4b30
40000b20:	e3444b60 	movt	r4, #19296	; 0x4b60
40000b24:	e344eb70 	movt	lr, #19312	; 0x4b70
40000b28:	e3440b90 	movt	r0, #19344	; 0x4b90
40000b2c:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000b30:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000b34:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000b38:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000b3c:	e3448b20 	movt	r8, #19232	; 0x4b20
40000b40:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000b44:	e3446b40 	movt	r6, #19264	; 0x4b40
40000b48:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000b4c:	e344cb80 	movt	ip, #19328	; 0x4b80
40000b50:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000b54:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000b58:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000b5c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000b60:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000b64:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000b68:	e1a04005 	mov	r4, r5
40000b6c:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000b70:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000b74:	e1a0a003 	mov	sl, r3
40000b78:	e3443c70 	movt	r3, #19568	; 0x4c70
40000b7c:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000b80:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000b84:	e1a08009 	mov	r8, r9
40000b88:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000b8c:	e1a06007 	mov	r6, r7
40000b90:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000b94:	e3444c20 	movt	r4, #19488	; 0x4c20
40000b98:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000b9c:	e1a0c00e 	mov	ip, lr
40000ba0:	e1a01000 	mov	r1, r0
40000ba4:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000ba8:	e5824308 	str	r4, [r2, #776]	; 0x308
40000bac:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000bb0:	e3448be0 	movt	r8, #19424	; 0x4be0
40000bb4:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000bb8:	e3446c00 	movt	r6, #19456	; 0x4c00
40000bbc:	e3445c10 	movt	r5, #19472	; 0x4c10
40000bc0:	e344ec30 	movt	lr, #19504	; 0x4c30
40000bc4:	e344cc40 	movt	ip, #19520	; 0x4c40
40000bc8:	e3440c50 	movt	r0, #19536	; 0x4c50
40000bcc:	e3441c60 	movt	r1, #19552	; 0x4c60
40000bd0:	e1a04003 	mov	r4, r3
40000bd4:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000bd8:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000bdc:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000be0:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000be4:	e1a08009 	mov	r8, r9
40000be8:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000bec:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000bf0:	e5826300 	str	r6, [r2, #768]	; 0x300
40000bf4:	e1a06007 	mov	r6, r7
40000bf8:	e5825304 	str	r5, [r2, #772]	; 0x304
40000bfc:	e344ac80 	movt	sl, #19584	; 0x4c80
40000c00:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000c04:	e3449c90 	movt	r9, #19600	; 0x4c90
40000c08:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000c0c:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000c10:	e582c310 	str	ip, [r2, #784]	; 0x310
40000c14:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000c18:	e5820314 	str	r0, [r2, #788]	; 0x314
40000c1c:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000c20:	e5821318 	str	r1, [r2, #792]	; 0x318
40000c24:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000c28:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000c2c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000c30:	e582a320 	str	sl, [r2, #800]	; 0x320
40000c34:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000c38:	e5829324 	str	r9, [r2, #804]	; 0x324
40000c3c:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c40:	e5828328 	str	r8, [r2, #808]	; 0x328
40000c44:	e1a0c00e 	mov	ip, lr
40000c48:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000c4c:	e1a01000 	mov	r1, r0
40000c50:	e5826330 	str	r6, [r2, #816]	; 0x330
40000c54:	e1a0a005 	mov	sl, r5
40000c58:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000c5c:	e1a08009 	mov	r8, r9
40000c60:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000c64:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c68:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000c6c:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000c70:	e344cd00 	movt	ip, #19712	; 0x4d00
40000c74:	e3440d10 	movt	r0, #19728	; 0x4d10
40000c78:	e3441d20 	movt	r1, #19744	; 0x4d20
40000c7c:	e3445d30 	movt	r5, #19760	; 0x4d30
40000c80:	e344ad40 	movt	sl, #19776	; 0x4d40
40000c84:	e3449d50 	movt	r9, #19792	; 0x4d50
40000c88:	e3448d60 	movt	r8, #19808	; 0x4d60
40000c8c:	e3447d70 	movt	r7, #19824	; 0x4d70
40000c90:	e5823334 	str	r3, [r2, #820]	; 0x334
40000c94:	e3a06000 	mov	r6, #0
40000c98:	e5824338 	str	r4, [r2, #824]	; 0x338
40000c9c:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000ca0:	e582c340 	str	ip, [r2, #832]	; 0x340
40000ca4:	e5820344 	str	r0, [r2, #836]	; 0x344
40000ca8:	e5821348 	str	r1, [r2, #840]	; 0x348
40000cac:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000cb0:	e582a350 	str	sl, [r2, #848]	; 0x350
40000cb4:	e5829354 	str	r9, [r2, #852]	; 0x354
40000cb8:	e5828358 	str	r8, [r2, #856]	; 0x358
40000cbc:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000cc0:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000cc4:	e1a01a06 	lsl	r1, r6, #20
40000cc8:	e2866008 	add	r6, r6, #8
40000ccc:	e3560e32 	cmp	r6, #800	; 0x320
40000cd0:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000cd4:	e1a02003 	mov	r2, r3
40000cd8:	e1a08001 	mov	r8, r1
40000cdc:	e1a07001 	mov	r7, r1
40000ce0:	e1a05001 	mov	r5, r1
40000ce4:	e1a04001 	mov	r4, r1
40000ce8:	e1a0e001 	mov	lr, r1
40000cec:	e1a0c001 	mov	ip, r1
40000cf0:	e1a00001 	mov	r0, r1
40000cf4:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000cf8:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000cfc:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000d00:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000d04:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000d08:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000d0c:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000d10:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000d14:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000d18:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000d1c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000d20:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000d24:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000d28:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000d2c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000d30:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000d34:	e3811002 	orr	r1, r1, #2
40000d38:	e3888002 	orr	r8, r8, #2
40000d3c:	e3877002 	orr	r7, r7, #2
40000d40:	e3855002 	orr	r5, r5, #2
40000d44:	e3844002 	orr	r4, r4, #2
40000d48:	e38ee002 	orr	lr, lr, #2
40000d4c:	e38cc002 	orr	ip, ip, #2
40000d50:	e3800002 	orr	r0, r0, #2
40000d54:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000d58:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000d5c:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000d60:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000d64:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000d68:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000d6c:	e2833020 	add	r3, r3, #32
40000d70:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000d74:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000d78:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000d7c:	e5020004 	str	r0, [r2, #-4]
40000d80:	1affffcf 	bne	40000cc4 <CoTTSet_L1L2+0x62c>
40000d84:	e0821101 	add	r1, r2, r1, lsl #2
40000d88:	e1a03a06 	lsl	r3, r6, #20
40000d8c:	e2866001 	add	r6, r6, #1
40000d90:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000d94:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000d98:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000d9c:	e3833002 	orr	r3, r3, #2
40000da0:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000da4:	e1520001 	cmp	r2, r1
40000da8:	1afffff6 	bne	40000d88 <CoTTSet_L1L2+0x6f0>
40000dac:	e3022020 	movw	r2, #8224	; 0x2020
40000db0:	e3a03000 	mov	r3, #0
40000db4:	e3442400 	movt	r2, #17408	; 0x4400
40000db8:	e30097f8 	movw	r9, #2040	; 0x7f8
40000dbc:	e2838001 	add	r8, r3, #1
40000dc0:	e2830002 	add	r0, r3, #2
40000dc4:	e2837003 	add	r7, r3, #3
40000dc8:	e2836004 	add	r6, r3, #4
40000dcc:	e2835005 	add	r5, r3, #5
40000dd0:	e2834006 	add	r4, r3, #6
40000dd4:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000dd8:	e1a0ea03 	lsl	lr, r3, #20
40000ddc:	e1a08a08 	lsl	r8, r8, #20
40000de0:	e1a00a00 	lsl	r0, r0, #20
40000de4:	e1a07a07 	lsl	r7, r7, #20
40000de8:	e1a06a06 	lsl	r6, r6, #20
40000dec:	e1a05a05 	lsl	r5, r5, #20
40000df0:	e1a04a04 	lsl	r4, r4, #20
40000df4:	e1a0ca0c 	lsl	ip, ip, #20
40000df8:	e2833008 	add	r3, r3, #8
40000dfc:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000e00:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000e04:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000e08:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000e0c:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000e10:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000e14:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000e18:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000e1c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000e20:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000e24:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000e28:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000e2c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000e30:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000e34:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000e38:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000e3c:	e1530009 	cmp	r3, r9
40000e40:	e3800002 	orr	r0, r0, #2
40000e44:	e1a01002 	mov	r1, r2
40000e48:	e3888002 	orr	r8, r8, #2
40000e4c:	e3877002 	orr	r7, r7, #2
40000e50:	e3866002 	orr	r6, r6, #2
40000e54:	e3855002 	orr	r5, r5, #2
40000e58:	e3844002 	orr	r4, r4, #2
40000e5c:	e38cc002 	orr	ip, ip, #2
40000e60:	e38ee002 	orr	lr, lr, #2
40000e64:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000e68:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000e6c:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000e70:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000e74:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000e78:	e2822020 	add	r2, r2, #32
40000e7c:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000e80:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000e84:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000e88:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000e8c:	e501c004 	str	ip, [r1, #-4]
40000e90:	1affffc9 	bne	40000dbc <CoTTSet_L1L2+0x724>
40000e94:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000e98:	e2800008 	add	r0, r0, #8
40000e9c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ea0:	e2833001 	add	r3, r3, #1
40000ea4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000ea8:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000eac:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000eb0:	e3822002 	orr	r2, r2, #2
40000eb4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000eb8:	1afffff7 	bne	40000e9c <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000ebc:	e3a00048 	mov	r0, #72	; 0x48
40000ec0:	e3440400 	movt	r0, #17408	; 0x4400
40000ec4:	eb0014ca 	bl	400061f4 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000ec8:	e3050551 	movw	r0, #21841	; 0x5551
40000ecc:	e3450555 	movt	r0, #21845	; 0x5555
}
40000ed0:	e24bd028 	sub	sp, fp, #40	; 0x28
40000ed4:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000ed8:	ea0014cc 	b	40006210 <CoSetDomain>

40000edc <CoTTSet_APP_L1L2.constprop.0>:
}

static void CoTTSet_APP_L1L2(int appNum)
40000edc:	e3a02020 	mov	r2, #32
40000ee0:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ee4:	e3a03000 	mov	r3, #0

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_APP_L1L2(int appNum)
40000ee8:	e24dd024 	sub	sp, sp, #36	; 0x24
40000eec:	e3442404 	movt	r2, #17412	; 0x4404
40000ef0:	e2839001 	add	r9, r3, #1
40000ef4:	e2838002 	add	r8, r3, #2
40000ef8:	e2837003 	add	r7, r3, #3
40000efc:	e2836004 	add	r6, r3, #4
40000f00:	e2835005 	add	r5, r3, #5
40000f04:	e2834006 	add	r4, r3, #6
40000f08:	e2830007 	add	r0, r3, #7
	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000f0c:	e1a0ca03 	lsl	ip, r3, #20
40000f10:	e1a09a09 	lsl	r9, r9, #20
40000f14:	e1a08a08 	lsl	r8, r8, #20
40000f18:	e1a07a07 	lsl	r7, r7, #20
40000f1c:	e1a06a06 	lsl	r6, r6, #20
40000f20:	e1a05a05 	lsl	r5, r5, #20
40000f24:	e1a04a04 	lsl	r4, r4, #20
40000f28:	e1a00a00 	lsl	r0, r0, #20
40000f2c:	e2833008 	add	r3, r3, #8
40000f30:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40000f34:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000f38:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000f3c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000f40:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000f44:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000f48:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000f4c:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000f50:	e35300c8 	cmp	r3, #200	; 0xc8
40000f54:	e3888002 	orr	r8, r8, #2
40000f58:	e1a01002 	mov	r1, r2
40000f5c:	e3899002 	orr	r9, r9, #2
40000f60:	e3877002 	orr	r7, r7, #2
40000f64:	e3866002 	orr	r6, r6, #2
40000f68:	e3855002 	orr	r5, r5, #2
40000f6c:	e3844002 	orr	r4, r4, #2
40000f70:	e3800002 	orr	r0, r0, #2
40000f74:	e38cc002 	orr	ip, ip, #2
40000f78:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40000f7c:	f5d2f044 	pld	[r2, #68]	; 0x44
40000f80:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
40000f84:	e26380ce 	rsb	r8, r3, #206	; 0xce
40000f88:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000f8c:	e2822020 	add	r2, r2, #32
40000f90:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000f94:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000f98:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000f9c:	e502c040 	str	ip, [r2, #-64]	; 0xffffffc0
40000fa0:	e5010004 	str	r0, [r1, #-4]
40000fa4:	1affffd1 	bne	40000ef0 <CoTTSet_APP_L1L2.constprop.0+0x14>
40000fa8:	e0810108 	add	r0, r1, r8, lsl #2
40000fac:	e1a02a03 	lsl	r2, r3, #20
40000fb0:	e2833001 	add	r3, r3, #1
40000fb4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000fb8:	e3822002 	orr	r2, r2, #2
40000fbc:	e4812004 	str	r2, [r1], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000fc0:	e1510000 	cmp	r1, r0
40000fc4:	1afffff8 	bne	40000fac <CoTTSet_APP_L1L2.constprop.0+0xd0>
40000fc8:	e3a02fd6 	mov	r2, #856	; 0x358
40000fcc:	e3a03000 	mov	r3, #0
40000fd0:	e3442404 	movt	r2, #17412	; 0x4404
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000fd4:	e1a09a03 	lsl	r9, r3, #20
40000fd8:	e2833008 	add	r3, r3, #8
40000fdc:	e3530070 	cmp	r3, #112	; 0x70
40000fe0:	e1a08009 	mov	r8, r9
40000fe4:	e1a07009 	mov	r7, r9
40000fe8:	e1a06009 	mov	r6, r9
40000fec:	e1a05009 	mov	r5, r9
40000ff0:	e1a04009 	mov	r4, r9
40000ff4:	e1a0c009 	mov	ip, r9
40000ff8:	e1a00009 	mov	r0, r9
40000ffc:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40001000:	e28996ce 	add	r9, r9, #216006656	; 0xce00000
40001004:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001008:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
4000100c:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40001010:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001014:	e28cc535 	add	ip, ip, #222298112	; 0xd400000
40001018:	e28006d5 	add	r0, r0, #223346688	; 0xd500000
4000101c:	e3899b03 	orr	r9, r9, #3072	; 0xc00
40001020:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001024:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001028:	e3866b03 	orr	r6, r6, #3072	; 0xc00
4000102c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001030:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001034:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001038:	e3800b03 	orr	r0, r0, #3072	; 0xc00
4000103c:	e3899002 	orr	r9, r9, #2
40001040:	e1a01002 	mov	r1, r2
40001044:	e3888002 	orr	r8, r8, #2
40001048:	e3877002 	orr	r7, r7, #2
4000104c:	e3866002 	orr	r6, r6, #2
40001050:	e3855002 	orr	r5, r5, #2
40001054:	e3844002 	orr	r4, r4, #2
40001058:	e38cc002 	orr	ip, ip, #2
4000105c:	e3800002 	orr	r0, r0, #2
40001060:	e5029020 	str	r9, [r2, #-32]	; 0xffffffe0
40001064:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001068:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000106c:	e2639072 	rsb	r9, r3, #114	; 0x72
40001070:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001074:	e2822020 	add	r2, r2, #32
40001078:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
4000107c:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001080:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001084:	e502c028 	str	ip, [r2, #-40]	; 0xffffffd8
40001088:	e5010004 	str	r0, [r1, #-4]
4000108c:	1affffd0 	bne	40000fd4 <CoTTSet_APP_L1L2.constprop.0+0xf8>
40001090:	e0810109 	add	r0, r1, r9, lsl #2
40001094:	e1a02a03 	lsl	r2, r3, #20
40001098:	e2833001 	add	r3, r3, #1
4000109c:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
400010a0:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400010a4:	e3822002 	orr	r2, r2, #2
400010a8:	e4812004 	str	r2, [r1], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400010ac:	e1510000 	cmp	r1, r0
400010b0:	1afffff7 	bne	40001094 <CoTTSet_APP_L1L2.constprop.0+0x1b8>
400010b4:	e3a02e52 	mov	r2, #1312	; 0x520
400010b8:	e3a03000 	mov	r3, #0
400010bc:	e3442404 	movt	r2, #17412	; 0x4404
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400010c0:	e1a04a03 	lsl	r4, r3, #20
400010c4:	e2839001 	add	r9, r3, #1
400010c8:	e2838002 	add	r8, r3, #2
400010cc:	e1a09a09 	lsl	r9, r9, #20
400010d0:	e2837003 	add	r7, r3, #3
400010d4:	e1a08a08 	lsl	r8, r8, #20
400010d8:	e2836005 	add	r6, r3, #5
400010dc:	e1a07a07 	lsl	r7, r7, #20
400010e0:	e2835006 	add	r5, r3, #6
400010e4:	e1a06a06 	lsl	r6, r6, #20
400010e8:	e2830007 	add	r0, r3, #7
400010ec:	e1a05a05 	lsl	r5, r5, #20
400010f0:	e1a00a00 	lsl	r0, r0, #20
400010f4:	e1a0c004 	mov	ip, r4
400010f8:	e2833008 	add	r3, r3, #8
400010fc:	e2899305 	add	r9, r9, #335544320	; 0x14000000
40001100:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40001104:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40001108:	e2866305 	add	r6, r6, #335544320	; 0x14000000
4000110c:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40001110:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40001114:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40001118:	e28cc551 	add	ip, ip, #339738624	; 0x14400000
4000111c:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40001120:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001124:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001128:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
4000112c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001130:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001134:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001138:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000113c:	e3530fae 	cmp	r3, #696	; 0x2b8
40001140:	e3899002 	orr	r9, r9, #2
40001144:	e1a01002 	mov	r1, r2
40001148:	e3888002 	orr	r8, r8, #2
4000114c:	e3877002 	orr	r7, r7, #2
40001150:	e3866002 	orr	r6, r6, #2
40001154:	e3855002 	orr	r5, r5, #2
40001158:	e3800002 	orr	r0, r0, #2
4000115c:	e3844002 	orr	r4, r4, #2
40001160:	e38cc002 	orr	ip, ip, #2
40001164:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
40001168:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000116c:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40001170:	e2639d0b 	rsb	r9, r3, #704	; 0x2c0
40001174:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001178:	e2822020 	add	r2, r2, #32
4000117c:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40001180:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001184:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001188:	e502c030 	str	ip, [r2, #-48]	; 0xffffffd0
4000118c:	e5010004 	str	r0, [r1, #-4]
40001190:	1affffca 	bne	400010c0 <CoTTSet_APP_L1L2.constprop.0+0x1e4>
40001194:	e0810109 	add	r0, r1, r9, lsl #2
40001198:	e1a02a03 	lsl	r2, r3, #20
4000119c:	e2833001 	add	r3, r3, #1
400011a0:	e2822305 	add	r2, r2, #335544320	; 0x14000000
400011a4:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400011a8:	e3822002 	orr	r2, r2, #2
400011ac:	e4812004 	str	r2, [r1], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400011b0:	e1510000 	cmp	r1, r0
400011b4:	1afffff7 	bne	40001198 <CoTTSet_APP_L1L2.constprop.0+0x2bc>
400011b8:	e3a02a01 	mov	r2, #4096	; 0x1000
400011bc:	e3a00c11 	mov	r0, #4352	; 0x1100
400011c0:	e3442404 	movt	r2, #17412	; 0x4404
400011c4:	e3440404 	movt	r0, #17412	; 0x4404
400011c8:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400011cc:	e1a03a01 	lsl	r3, r1, #20
400011d0:	e2811001 	add	r1, r1, #1
400011d4:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
400011d8:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
400011dc:	e383300e 	orr	r3, r3, #14
400011e0:	e4823004 	str	r3, [r2], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400011e4:	e1520000 	cmp	r2, r0
400011e8:	1afffff7 	bne	400011cc <CoTTSet_APP_L1L2.constprop.0+0x2f0>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400011ec:	e3a03a01 	mov	r3, #4096	; 0x1000
400011f0:	e3011c0e 	movw	r1, #7182	; 0x1c0e
400011f4:	e3443404 	movt	r3, #17412	; 0x4404
400011f8:	e3441400 	movt	r1, #17408	; 0x4400
400011fc:	e3012124 	movw	r2, #4388	; 0x1124
40001200:	e5831100 	str	r1, [r3, #256]	; 0x100
40001204:	e3442404 	movt	r2, #17412	; 0x4404
40001208:	e3a03000 	mov	r3, #0
4000120c:	e1a09a03 	lsl	r9, r3, #20
40001210:	e2833008 	add	r3, r3, #8
40001214:	e3530068 	cmp	r3, #104	; 0x68
40001218:	e2899311 	add	r9, r9, #1140850688	; 0x44000000
4000121c:	e1a01002 	mov	r1, r2
40001220:	e1a08009 	mov	r8, r9
40001224:	e1a07009 	mov	r7, r9
40001228:	e1a06009 	mov	r6, r9
4000122c:	e1a05009 	mov	r5, r9
40001230:	e1a04009 	mov	r4, r9
40001234:	e1a0c009 	mov	ip, r9
40001238:	e1a00009 	mov	r0, r9
4000123c:	e2888602 	add	r8, r8, #2097152	; 0x200000
40001240:	e2899601 	add	r9, r9, #1048576	; 0x100000
40001244:	e2877603 	add	r7, r7, #3145728	; 0x300000
40001248:	e2866501 	add	r6, r6, #4194304	; 0x400000
4000124c:	e2855605 	add	r5, r5, #5242880	; 0x500000
40001250:	e2844606 	add	r4, r4, #6291456	; 0x600000
40001254:	e28cc607 	add	ip, ip, #7340032	; 0x700000
40001258:	e2800502 	add	r0, r0, #8388608	; 0x800000
4000125c:	e3899b03 	orr	r9, r9, #3072	; 0xc00
40001260:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001264:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001268:	e3866b03 	orr	r6, r6, #3072	; 0xc00
4000126c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001270:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001274:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001278:	e3800b03 	orr	r0, r0, #3072	; 0xc00
4000127c:	e3899002 	orr	r9, r9, #2
40001280:	e3888002 	orr	r8, r8, #2
40001284:	e3877002 	orr	r7, r7, #2
40001288:	e3866002 	orr	r6, r6, #2
4000128c:	e3855002 	orr	r5, r5, #2
40001290:	e3844002 	orr	r4, r4, #2
40001294:	e38cc002 	orr	ip, ip, #2
40001298:	e3800002 	orr	r0, r0, #2
4000129c:	e5029020 	str	r9, [r2, #-32]	; 0xffffffe0
400012a0:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400012a4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400012a8:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400012ac:	e263906f 	rsb	r9, r3, #111	; 0x6f
400012b0:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
400012b4:	e2822020 	add	r2, r2, #32
400012b8:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400012bc:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400012c0:	e502c028 	str	ip, [r2, #-40]	; 0xffffffd8
400012c4:	e5010004 	str	r0, [r1, #-4]
400012c8:	1affffcf 	bne	4000120c <CoTTSet_APP_L1L2.constprop.0+0x330>
400012cc:	e0810109 	add	r0, r1, r9, lsl #2
400012d0:	e1a02a03 	lsl	r2, r3, #20
400012d4:	e2833001 	add	r3, r3, #1
400012d8:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
400012dc:	e2822601 	add	r2, r2, #1048576	; 0x100000
400012e0:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400012e4:	e3822002 	orr	r2, r2, #2
400012e8:	e4812004 	str	r2, [r1], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400012ec:	e1510000 	cmp	r1, r0
400012f0:	1afffff6 	bne	400012d0 <CoTTSet_APP_L1L2.constprop.0+0x3f4>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400012f4:	e3004c0a 	movw	r4, #3082	; 0xc0a
400012f8:	e3a02d4e 	mov	r2, #4992	; 0x1380
400012fc:	e1a05004 	mov	r5, r4
40001300:	e3442404 	movt	r2, #17412	; 0x4404
40001304:	e3a01a01 	mov	r1, #4096	; 0x1000
40001308:	e58d2004 	str	r2, [sp, #4]
4000130c:	e3441404 	movt	r1, #17412	; 0x4404
40001310:	e1a02004 	mov	r2, r4
40001314:	e3445b90 	movt	r5, #19344	; 0x4b90
40001318:	e1a0a004 	mov	sl, r4
4000131c:	e58152e4 	str	r5, [r1, #740]	; 0x2e4
40001320:	e1a0c004 	mov	ip, r4
40001324:	e1a09004 	mov	r9, r4
40001328:	e1a00004 	mov	r0, r4
4000132c:	e1a08004 	mov	r8, r4
40001330:	e1a03004 	mov	r3, r4
40001334:	e1a07004 	mov	r7, r4
40001338:	e1a06004 	mov	r6, r4
4000133c:	e3442ba0 	movt	r2, #19360	; 0x4ba0
40001340:	e3444b00 	movt	r4, #19200	; 0x4b00
40001344:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001348:	e58142c0 	str	r4, [r1, #704]	; 0x2c0
4000134c:	e58122e8 	str	r2, [r1, #744]	; 0x2e8
40001350:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001354:	e1a02005 	mov	r2, r5
40001358:	e344ab10 	movt	sl, #19216	; 0x4b10
4000135c:	e344cb20 	movt	ip, #19232	; 0x4b20
40001360:	e3449b30 	movt	r9, #19248	; 0x4b30
40001364:	e3440b40 	movt	r0, #19264	; 0x4b40
40001368:	e3448b50 	movt	r8, #19280	; 0x4b50
4000136c:	e3443b60 	movt	r3, #19296	; 0x4b60
40001370:	e3447b70 	movt	r7, #19312	; 0x4b70
40001374:	e3446b80 	movt	r6, #19328	; 0x4b80
40001378:	e3444bb0 	movt	r4, #19376	; 0x4bb0
4000137c:	e3442c50 	movt	r2, #19536	; 0x4c50
40001380:	e581a2c4 	str	sl, [r1, #708]	; 0x2c4
40001384:	e581c2c8 	str	ip, [r1, #712]	; 0x2c8
40001388:	e300ac0a 	movw	sl, #3082	; 0xc0a
4000138c:	e58192cc 	str	r9, [r1, #716]	; 0x2cc
40001390:	e1a0c00a 	mov	ip, sl
40001394:	e58102d0 	str	r0, [r1, #720]	; 0x2d0
40001398:	e344abc0 	movt	sl, #19392	; 0x4bc0
4000139c:	e58182d4 	str	r8, [r1, #724]	; 0x2d4
400013a0:	e344cbd0 	movt	ip, #19408	; 0x4bd0
400013a4:	e58132d8 	str	r3, [r1, #728]	; 0x2d8
400013a8:	e3009c0a 	movw	r9, #3082	; 0xc0a
400013ac:	e58172dc 	str	r7, [r1, #732]	; 0x2dc
400013b0:	e1a00009 	mov	r0, r9
400013b4:	e58162e0 	str	r6, [r1, #736]	; 0x2e0
400013b8:	e3449be0 	movt	r9, #19424	; 0x4be0
400013bc:	e58d2008 	str	r2, [sp, #8]
400013c0:	e3440bf0 	movt	r0, #19440	; 0x4bf0
400013c4:	e58142ec 	str	r4, [r1, #748]	; 0x2ec
400013c8:	e3004c0a 	movw	r4, #3082	; 0xc0a
400013cc:	e1a02004 	mov	r2, r4
400013d0:	e581a2f0 	str	sl, [r1, #752]	; 0x2f0
400013d4:	e3442c70 	movt	r2, #19568	; 0x4c70
400013d8:	e3008c0a 	movw	r8, #3082	; 0xc0a
400013dc:	e58d200c 	str	r2, [sp, #12]
400013e0:	e1a03008 	mov	r3, r8
400013e4:	e581c2f4 	str	ip, [r1, #756]	; 0x2f4
400013e8:	e300cc0a 	movw	ip, #3082	; 0xc0a
400013ec:	e1a0200c 	mov	r2, ip
400013f0:	e58192f8 	str	r9, [r1, #760]	; 0x2f8
400013f4:	e3442c90 	movt	r2, #19600	; 0x4c90
400013f8:	e3448c00 	movt	r8, #19456	; 0x4c00
400013fc:	e58d2010 	str	r2, [sp, #16]
40001400:	e3443c10 	movt	r3, #19472	; 0x4c10
40001404:	e58102fc 	str	r0, [r1, #764]	; 0x2fc
40001408:	e3000c0a 	movw	r0, #3082	; 0xc0a
4000140c:	e1a02000 	mov	r2, r0
40001410:	e5818300 	str	r8, [r1, #768]	; 0x300
40001414:	e3442cb0 	movt	r2, #19632	; 0x4cb0
40001418:	e3007c0a 	movw	r7, #3082	; 0xc0a
4000141c:	e58d2014 	str	r2, [sp, #20]
40001420:	e1a06007 	mov	r6, r7
40001424:	e5813304 	str	r3, [r1, #772]	; 0x304
40001428:	e3003c0a 	movw	r3, #3082	; 0xc0a
4000142c:	e1a02003 	mov	r2, r3
40001430:	e3447c20 	movt	r7, #19488	; 0x4c20
40001434:	e3442cd0 	movt	r2, #19664	; 0x4cd0
40001438:	e5817308 	str	r7, [r1, #776]	; 0x308
4000143c:	e3446c30 	movt	r6, #19504	; 0x4c30
40001440:	e58d2018 	str	r2, [sp, #24]
40001444:	e3445c40 	movt	r5, #19520	; 0x4c40
40001448:	e3002c0a 	movw	r2, #3082	; 0xc0a
4000144c:	e581630c 	str	r6, [r1, #780]	; 0x30c
40001450:	e1a0a002 	mov	sl, r2
40001454:	e5815310 	str	r5, [r1, #784]	; 0x310
40001458:	e3442ce0 	movt	r2, #19680	; 0x4ce0
4000145c:	e58d201c 	str	r2, [sp, #28]
40001460:	e3444c60 	movt	r4, #19552	; 0x4c60
40001464:	e59d2008 	ldr	r2, [sp, #8]
40001468:	e344cc80 	movt	ip, #19584	; 0x4c80
4000146c:	e5814318 	str	r4, [r1, #792]	; 0x318
40001470:	e3440ca0 	movt	r0, #19616	; 0x4ca0
40001474:	e3443cc0 	movt	r3, #19648	; 0x4cc0
40001478:	e3009c0a 	movw	r9, #3082	; 0xc0a
4000147c:	e5812314 	str	r2, [r1, #788]	; 0x314
40001480:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001484:	e59d200c 	ldr	r2, [sp, #12]
40001488:	e3005c0a 	movw	r5, #3082	; 0xc0a
4000148c:	e1a08009 	mov	r8, r9
40001490:	e1a06007 	mov	r6, r7
40001494:	e1a04005 	mov	r4, r5
40001498:	e344acf0 	movt	sl, #19696	; 0x4cf0
4000149c:	e581231c 	str	r2, [r1, #796]	; 0x31c
400014a0:	e3449d00 	movt	r9, #19712	; 0x4d00
400014a4:	e581c320 	str	ip, [r1, #800]	; 0x320
400014a8:	e300cc0a 	movw	ip, #3082	; 0xc0a
400014ac:	e59d2010 	ldr	r2, [sp, #16]
400014b0:	e3448d10 	movt	r8, #19728	; 0x4d10
400014b4:	e5810328 	str	r0, [r1, #808]	; 0x328
400014b8:	e1a0000c 	mov	r0, ip
400014bc:	e3447d20 	movt	r7, #19744	; 0x4d20
400014c0:	e3446d30 	movt	r6, #19760	; 0x4d30
400014c4:	e5812324 	str	r2, [r1, #804]	; 0x324
400014c8:	e3445d40 	movt	r5, #19776	; 0x4d40
400014cc:	e59d2014 	ldr	r2, [sp, #20]
400014d0:	e3444d50 	movt	r4, #19792	; 0x4d50
400014d4:	e5813330 	str	r3, [r1, #816]	; 0x330
400014d8:	e344cd60 	movt	ip, #19808	; 0x4d60
400014dc:	e3440d70 	movt	r0, #19824	; 0x4d70
400014e0:	e581232c 	str	r2, [r1, #812]	; 0x32c
400014e4:	e59d3018 	ldr	r3, [sp, #24]
400014e8:	e5813334 	str	r3, [r1, #820]	; 0x334
400014ec:	e3a03000 	mov	r3, #0
400014f0:	e59d201c 	ldr	r2, [sp, #28]
400014f4:	e581a33c 	str	sl, [r1, #828]	; 0x33c
400014f8:	e5819340 	str	r9, [r1, #832]	; 0x340
400014fc:	e5812338 	str	r2, [r1, #824]	; 0x338
40001500:	e5818344 	str	r8, [r1, #836]	; 0x344
40001504:	e5817348 	str	r7, [r1, #840]	; 0x348
40001508:	e581634c 	str	r6, [r1, #844]	; 0x34c
4000150c:	e5815350 	str	r5, [r1, #848]	; 0x350
40001510:	e5814354 	str	r4, [r1, #852]	; 0x354
40001514:	e581c358 	str	ip, [r1, #856]	; 0x358
40001518:	e581035c 	str	r0, [r1, #860]	; 0x35c
4000151c:	e59d2004 	ldr	r2, [sp, #4]
40001520:	e1a09a03 	lsl	r9, r3, #20
40001524:	e2833008 	add	r3, r3, #8
40001528:	e3530e32 	cmp	r3, #800	; 0x320
4000152c:	e289944d 	add	r9, r9, #1291845632	; 0x4d000000
40001530:	e1a01002 	mov	r1, r2
40001534:	e1a08009 	mov	r8, r9
40001538:	e1a07009 	mov	r7, r9
4000153c:	e1a06009 	mov	r6, r9
40001540:	e1a05009 	mov	r5, r9
40001544:	e1a04009 	mov	r4, r9
40001548:	e1a0c009 	mov	ip, r9
4000154c:	e1a00009 	mov	r0, r9
40001550:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001554:	e2899502 	add	r9, r9, #8388608	; 0x800000
40001558:	e287760a 	add	r7, r7, #10485760	; 0xa00000
4000155c:	e286660b 	add	r6, r6, #11534336	; 0xb00000
40001560:	e2855503 	add	r5, r5, #12582912	; 0xc00000
40001564:	e284460d 	add	r4, r4, #13631488	; 0xd00000
40001568:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
4000156c:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001570:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
40001574:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001578:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000157c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001580:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001584:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001588:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000158c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001590:	e3899002 	orr	r9, r9, #2
40001594:	e3888002 	orr	r8, r8, #2
40001598:	e3877002 	orr	r7, r7, #2
4000159c:	e3866002 	orr	r6, r6, #2
400015a0:	e3855002 	orr	r5, r5, #2
400015a4:	e3844002 	orr	r4, r4, #2
400015a8:	e38cc002 	orr	ip, ip, #2
400015ac:	e3800002 	orr	r0, r0, #2
400015b0:	e5029020 	str	r9, [r2, #-32]	; 0xffffffe0
400015b4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400015b8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400015bc:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400015c0:	e2639fca 	rsb	r9, r3, #808	; 0x328
400015c4:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
400015c8:	e2822020 	add	r2, r2, #32
400015cc:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400015d0:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400015d4:	e502c028 	str	ip, [r2, #-40]	; 0xffffffd8
400015d8:	e5010004 	str	r0, [r1, #-4]
400015dc:	1affffcf 	bne	40001520 <CoTTSet_APP_L1L2.constprop.0+0x644>
400015e0:	e2890e32 	add	r0, r9, #800	; 0x320
400015e4:	e1a02a03 	lsl	r2, r3, #20
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400015e8:	e2833001 	add	r3, r3, #1
400015ec:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400015f0:	e282244d 	add	r2, r2, #1291845632	; 0x4d000000
400015f4:	e2822502 	add	r2, r2, #8388608	; 0x800000
400015f8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400015fc:	e3822002 	orr	r2, r2, #2
40001600:	e4812004 	str	r2, [r1], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001604:	1afffff6 	bne	400015e4 <CoTTSet_APP_L1L2.constprop.0+0x708>
40001608:	e3022020 	movw	r2, #8224	; 0x2020
4000160c:	e3a03000 	mov	r3, #0
40001610:	e3442404 	movt	r2, #17412	; 0x4404
40001614:	e300a7f8 	movw	sl, #2040	; 0x7f8
40001618:	e2839001 	add	r9, r3, #1
4000161c:	e2838002 	add	r8, r3, #2
40001620:	e2837003 	add	r7, r3, #3
40001624:	e2836004 	add	r6, r3, #4
40001628:	e2835005 	add	r5, r3, #5
4000162c:	e2834006 	add	r4, r3, #6
40001630:	e2830007 	add	r0, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001634:	e1a0ca03 	lsl	ip, r3, #20
40001638:	e1a09a09 	lsl	r9, r9, #20
4000163c:	e1a08a08 	lsl	r8, r8, #20
40001640:	e1a07a07 	lsl	r7, r7, #20
40001644:	e1a06a06 	lsl	r6, r6, #20
40001648:	e1a05a05 	lsl	r5, r5, #20
4000164c:	e1a04a04 	lsl	r4, r4, #20
40001650:	e1a00a00 	lsl	r0, r0, #20
40001654:	e2833008 	add	r3, r3, #8
40001658:	e2899102 	add	r9, r9, #-2147483648	; 0x80000000
4000165c:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001660:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001664:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001668:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
4000166c:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40001670:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40001674:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001678:	e3899ec2 	orr	r9, r9, #3104	; 0xc20
4000167c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001680:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001684:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001688:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000168c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001690:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001694:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001698:	e153000a 	cmp	r3, sl
4000169c:	e3888002 	orr	r8, r8, #2
400016a0:	e1a01002 	mov	r1, r2
400016a4:	e3899002 	orr	r9, r9, #2
400016a8:	e3877002 	orr	r7, r7, #2
400016ac:	e3866002 	orr	r6, r6, #2
400016b0:	e3855002 	orr	r5, r5, #2
400016b4:	e3844002 	orr	r4, r4, #2
400016b8:	e3800002 	orr	r0, r0, #2
400016bc:	e38cc002 	orr	ip, ip, #2
400016c0:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400016c4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400016c8:	e502901c 	str	r9, [r2, #-28]	; 0xffffffe4
400016cc:	e2638b02 	rsb	r8, r3, #2048	; 0x800
400016d0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400016d4:	e2822020 	add	r2, r2, #32
400016d8:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400016dc:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400016e0:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400016e4:	e502c040 	str	ip, [r2, #-64]	; 0xffffffc0
400016e8:	e5010004 	str	r0, [r1, #-4]
400016ec:	1affffc9 	bne	40001618 <CoTTSet_APP_L1L2.constprop.0+0x73c>
400016f0:	e2880e7f 	add	r0, r8, #2032	; 0x7f0
400016f4:	e2800008 	add	r0, r0, #8
400016f8:	e1a02a03 	lsl	r2, r3, #20
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400016fc:	e2833001 	add	r3, r3, #1
40001700:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001704:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001708:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000170c:	e3822002 	orr	r2, r2, #2
40001710:	e4812004 	str	r2, [r1], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001714:	1afffff7 	bne	400016f8 <CoTTSet_APP_L1L2.constprop.0+0x81c>
	SetAppTransTable(LCD_FB40_START_ADDR, LCD_FB41_START_ADDR-1, LCD_FB40_START_ADDR, RW_WT, appNum);
	SetAppTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT, appNum);

	SetAppTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS, appNum);
	SetAppTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS, appNum);
}
40001718:	e28dd024 	add	sp, sp, #36	; 0x24
4000171c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40001720:	e12fff1e 	bx	lr

40001724 <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40001724:	e1a0c00d 	mov	ip, sp
40001728:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000172c:	e24cb004 	sub	fp, ip, #4
40001730:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40001734:	e3510003 	cmp	r1, #3
40001738:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
4000173c:	ea000016 	b	4000179c <CoGetPAfromVA+0x78>
40001740:	4000178c 	andmi	r1, r0, ip, lsl #15
40001744:	40001794 	mulmi	r0, r4, r7
40001748:	4000176c 	andmi	r1, r0, ip, ror #14
4000174c:	40001750 	andmi	r1, r0, r0, asr r7
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001750:	eb00122a 	bl	40006000 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40001754:	e3100001 	tst	r0, #1
40001758:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
4000175c:	03c0000f 	biceq	r0, r0, #15
40001760:	0a000006 	beq	40001780 <CoGetPAfromVA+0x5c>
40001764:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40001768:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000176c:	eb00121f 	bl	40005ff0 <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40001770:	e3100001 	tst	r0, #1
40001774:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001778:	03c0000f 	biceq	r0, r0, #15
4000177c:	1afffff8 	bne	40001764 <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40001780:	e7eb4054 	ubfx	r4, r4, #0, #12
40001784:	e1800004 	orr	r0, r0, r4
40001788:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000178c:	eb00120f 	bl	40005fd0 <CoGetOSReadPA>
40001790:	eaffffef 	b	40001754 <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001794:	eb001211 	bl	40005fe0 <CoGetOSWritePA>
40001798:	eaffffed 	b	40001754 <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000179c:	e3a00000 	mov	r0, #0
400017a0:	eafffff6 	b	40001780 <CoGetPAfromVA+0x5c>

400017a4 <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
400017a4:	e1a0c00d 	mov	ip, sp
400017a8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400017ac:	e24cb004 	sub	fp, ip, #4
400017b0:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400017b4:	e3510003 	cmp	r1, #3
400017b8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400017bc:	ea000018 	b	40001824 <L2C_Invalidate_VA+0x80>
400017c0:	4000181c 	andmi	r1, r0, ip, lsl r8
400017c4:	40001814 	andmi	r1, r0, r4, lsl r8
400017c8:	4000180c 	andmi	r1, r0, ip, lsl #16
400017cc:	400017d0 	ldrdmi	r1, [r0], -r0
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400017d0:	eb00120a 	bl	40006000 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400017d4:	e3100001 	tst	r0, #1
400017d8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400017dc:	03c0000f 	biceq	r0, r0, #15
400017e0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
400017e4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
400017e8:	e1904004 	orrs	r4, r0, r4
400017ec:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
400017f0:	e3a03a02 	mov	r3, #8192	; 0x2000
400017f4:	e3c4401f 	bic	r4, r4, #31
400017f8:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400017fc:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001800:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001804:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001808:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000180c:	eb0011f7 	bl	40005ff0 <CoGetUserReadPA>
40001810:	eaffffef 	b	400017d4 <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001814:	eb0011f1 	bl	40005fe0 <CoGetOSWritePA>
40001818:	eaffffed 	b	400017d4 <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000181c:	eb0011eb 	bl	40005fd0 <CoGetOSReadPA>
40001820:	eaffffeb 	b	400017d4 <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001824:	e3a00000 	mov	r0, #0
40001828:	eaffffed 	b	400017e4 <L2C_Invalidate_VA+0x40>

4000182c <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
4000182c:	e1a0c00d 	mov	ip, sp
40001830:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001834:	e24cb004 	sub	fp, ip, #4
40001838:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
4000183c:	e3510003 	cmp	r1, #3
40001840:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001844:	ea000018 	b	400018ac <L2C_Clean_VA+0x80>
40001848:	400018a4 	andmi	r1, r0, r4, lsr #17
4000184c:	4000189c 	mulmi	r0, ip, r8
40001850:	40001894 	mulmi	r0, r4, r8
40001854:	40001858 	andmi	r1, r0, r8, asr r8
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001858:	eb0011e8 	bl	40006000 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
4000185c:	e3100001 	tst	r0, #1
40001860:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001864:	03c0000f 	biceq	r0, r0, #15
40001868:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
4000186c:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001870:	e1904004 	orrs	r4, r0, r4
40001874:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001878:	e3a03a02 	mov	r3, #8192	; 0x2000
4000187c:	e3c4401f 	bic	r4, r4, #31
40001880:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001884:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001888:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000188c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001890:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001894:	eb0011d5 	bl	40005ff0 <CoGetUserReadPA>
40001898:	eaffffef 	b	4000185c <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
4000189c:	eb0011cf 	bl	40005fe0 <CoGetOSWritePA>
400018a0:	eaffffed 	b	4000185c <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
400018a4:	eb0011c9 	bl	40005fd0 <CoGetOSReadPA>
400018a8:	eaffffeb 	b	4000185c <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400018ac:	e3a00000 	mov	r0, #0
400018b0:	eaffffed 	b	4000186c <L2C_Clean_VA+0x40>

400018b4 <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
400018b4:	e1a0c00d 	mov	ip, sp
400018b8:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400018bc:	e24cb004 	sub	fp, ip, #4
400018c0:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400018c4:	e3510003 	cmp	r1, #3
400018c8:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400018cc:	ea000018 	b	40001934 <L2C_CleanAndInvalidate_VA+0x80>
400018d0:	4000192c 	andmi	r1, r0, ip, lsr #18
400018d4:	40001924 	andmi	r1, r0, r4, lsr #18
400018d8:	4000191c 	andmi	r1, r0, ip, lsl r9
400018dc:	400018e0 	andmi	r1, r0, r0, ror #17
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400018e0:	eb0011c6 	bl	40006000 <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400018e4:	e3100001 	tst	r0, #1
400018e8:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400018ec:	03c0000f 	biceq	r0, r0, #15
400018f0:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
400018f4:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
400018f8:	e1904004 	orrs	r4, r0, r4
400018fc:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001900:	e3a03a02 	mov	r3, #8192	; 0x2000
40001904:	e3c4401f 	bic	r4, r4, #31
40001908:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000190c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001910:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001914:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001918:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
4000191c:	eb0011b3 	bl	40005ff0 <CoGetUserReadPA>
40001920:	eaffffef 	b	400018e4 <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001924:	eb0011ad 	bl	40005fe0 <CoGetOSWritePA>
40001928:	eaffffed 	b	400018e4 <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
4000192c:	eb0011a7 	bl	40005fd0 <CoGetOSReadPA>
40001930:	eaffffeb 	b	400018e4 <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001934:	e3a00000 	mov	r0, #0
40001938:	eaffffed 	b	400018f4 <L2C_CleanAndInvalidate_VA+0x40>

4000193c <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000193c:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001940:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001944:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001948:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
4000194c:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001950:	e3443100 	movt	r3, #16640	; 0x4100
40001954:	e3a01e11 	mov	r1, #272	; 0x110
40001958:	e3a02e12 	mov	r2, #288	; 0x120
4000195c:	eb001197 	bl	40005fc0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001960:	e3a01000 	mov	r1, #0
40001964:	e3a02001 	mov	r2, #1
40001968:	e1a03001 	mov	r3, r1
4000196c:	e3472e47 	movt	r2, #32327	; 0x7e47
40001970:	e3e00016 	mvn	r0, #22
40001974:	eb001191 	bl	40005fc0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001978:	e3a02000 	mov	r2, #0
4000197c:	e3e00014 	mvn	r0, #20
40001980:	e1a03002 	mov	r3, r2
40001984:	e3a01001 	mov	r1, #1
40001988:	eb00118c 	bl	40005fc0 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
4000198c:	e24bd00c 	sub	sp, fp, #12
40001990:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001994:	ea00119d 	b	40006010 <CoEnableL2PrefetchHint>

40001998 <L2C_Disable>:
}

void L2C_Disable(void)
{
40001998:	e1a0c00d 	mov	ip, sp
4000199c:	e92dd800 	push	{fp, ip, lr, pc}
400019a0:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
400019a4:	eb00119d 	bl	40006020 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400019a8:	e3a01000 	mov	r1, #0
400019ac:	e3e00014 	mvn	r0, #20
400019b0:	e1a02001 	mov	r2, r1
400019b4:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
400019b8:	e24bd00c 	sub	sp, fp, #12
400019bc:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400019c0:	ea00117e 	b	40005fc0 <exynos_smc>

400019c4 <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
400019c4:	e3a03a02 	mov	r3, #8192	; 0x2000
400019c8:	e30f2fff 	movw	r2, #65535	; 0xffff
400019cc:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400019d0:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
400019d4:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400019d8:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
400019dc:	e3a03a02 	mov	r3, #8192	; 0x2000
400019e0:	e3413050 	movt	r3, #4176	; 0x1050
400019e4:	e3520000 	cmp	r2, #0
400019e8:	1afffffa 	bne	400019d8 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400019ec:	e5832730 	str	r2, [r3, #1840]	; 0x730
400019f0:	e12fff1e 	bx	lr

400019f4 <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
400019f4:	e3a03a02 	mov	r3, #8192	; 0x2000
400019f8:	e3c0001f 	bic	r0, r0, #31
400019fc:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001a00:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001a04:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001a08:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001a0c:	e12fff1e 	bx	lr

40001a10 <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001a10:	e3a03a02 	mov	r3, #8192	; 0x2000
40001a14:	e3a02001 	mov	r2, #1
40001a18:	e3413050 	movt	r3, #4176	; 0x1050
40001a1c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001a20:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001a24:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001a28:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001a2c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001a30:	e3413050 	movt	r3, #4176	; 0x1050
40001a34:	e3520000 	cmp	r2, #0
40001a38:	1afffffa 	bne	40001a28 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001a3c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001a40:	e12fff1e 	bx	lr

40001a44 <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001a44:	e3a03a02 	mov	r3, #8192	; 0x2000
40001a48:	e30f2fff 	movw	r2, #65535	; 0xffff
40001a4c:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001a50:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001a54:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001a58:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001a5c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001a60:	e3413050 	movt	r3, #4176	; 0x1050
40001a64:	e3520000 	cmp	r2, #0
40001a68:	1afffffa 	bne	40001a58 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001a6c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001a70:	e12fff1e 	bx	lr

40001a74 <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001a74:	e3a03a02 	mov	r3, #8192	; 0x2000
40001a78:	e3c0001f 	bic	r0, r0, #31
40001a7c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001a80:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001a84:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001a88:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001a8c:	e12fff1e 	bx	lr

40001a90 <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
40001a90:	e1a00280 	lsl	r0, r0, #5
40001a94:	e3a03a02 	mov	r3, #8192	; 0x2000
40001a98:	e3413050 	movt	r3, #4176	; 0x1050
40001a9c:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001aa0:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
40001aa4:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001aa8:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001aac:	e12fff1e 	bx	lr

40001ab0 <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001ab0:	e3a03a02 	mov	r3, #8192	; 0x2000
40001ab4:	e3a02001 	mov	r2, #1
40001ab8:	e3413050 	movt	r3, #4176	; 0x1050
40001abc:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001ac0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
40001ac4:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001ac8:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001acc:	e3a03a02 	mov	r3, #8192	; 0x2000
40001ad0:	e3413050 	movt	r3, #4176	; 0x1050
40001ad4:	e3520000 	cmp	r2, #0
40001ad8:	1afffffa 	bne	40001ac8 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001adc:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001ae0:	e12fff1e 	bx	lr

40001ae4 <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001ae4:	e3a03a02 	mov	r3, #8192	; 0x2000
40001ae8:	e30f2fff 	movw	r2, #65535	; 0xffff
40001aec:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001af0:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001af4:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001af8:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001afc:	e3a03a02 	mov	r3, #8192	; 0x2000
40001b00:	e3413050 	movt	r3, #4176	; 0x1050
40001b04:	e3520000 	cmp	r2, #0
40001b08:	1afffffa 	bne	40001af8 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001b0c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001b10:	e12fff1e 	bx	lr

40001b14 <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001b14:	e3a03a02 	mov	r3, #8192	; 0x2000
40001b18:	e3c0001f 	bic	r0, r0, #31
40001b1c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001b20:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001b24:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001b28:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001b2c:	e12fff1e 	bx	lr

40001b30 <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001b30:	e1a00280 	lsl	r0, r0, #5
40001b34:	e3a03a02 	mov	r3, #8192	; 0x2000
40001b38:	e3413050 	movt	r3, #4176	; 0x1050
40001b3c:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001b40:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001b44:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001b48:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001b4c:	e12fff1e 	bx	lr

40001b50 <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001b50:	e3a03a02 	mov	r3, #8192	; 0x2000
40001b54:	e3a02001 	mov	r2, #1
40001b58:	e3413050 	movt	r3, #4176	; 0x1050
40001b5c:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001b60:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001b64:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001b68:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001b6c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001b70:	e3413050 	movt	r3, #4176	; 0x1050
40001b74:	e3520000 	cmp	r2, #0
40001b78:	1afffffa 	bne	40001b68 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001b7c:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001b80:	e12fff1e 	bx	lr

40001b84 <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001b84:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001b88:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001b8c:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001b90:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
40001b94:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001b98:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001b9c:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001ba0:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001ba4:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001ba8:	e0840a02 	add	r0, r4, r2, lsl #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001bac:	e2822001 	add	r2, r2, #1
40001bb0:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bb4:	e1800003 	orr	r0, r0, r3
40001bb8:	e4810004 	str	r0, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001bbc:	2afffff9 	bcs	40001ba8 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001bc0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40001bc4:	e12fff1e 	bx	lr

40001bc8 <SetAppTransTable>:

void SetAppTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr, int appNum)
{
40001bc8:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
40001bcc:	e1a02a22 	lsr	r2, r2, #20
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}

void SetAppTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr, int appNum)
{
40001bd0:	e59d600c 	ldr	r6, [sp, #12]
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
40001bd4:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
40001bd8:	e1a05a02 	lsl	r5, r2, #20
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001bdc:	e3a0c000 	mov	ip, #0
	uVaStart &= ~0xfffff;

	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001be0:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);
40001be4:	e1a02906 	lsl	r2, r6, #18

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001be8:	e7eb4051 	ubfx	r4, r1, #0, #12
	unsigned int nNumOfSec;

	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;

	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);
40001bec:	e2822311 	add	r2, r2, #1140850688	; 0x44000000

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
40001bf0:	e0822100 	add	r2, r2, r0, lsl #2
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001bf4:	e0851a0c 	add	r1, r5, ip, lsl #20
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001bf8:	e28cc001 	add	ip, ip, #1
40001bfc:	e154000c 	cmp	r4, ip
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001c00:	e1811003 	orr	r1, r1, r3
40001c04:	e4821004 	str	r1, [r2], #4
	int TTBR = MMU_PAGE_TABLE_BASE + ((2 * appNum) << 17);

	pTT = (unsigned int *)TTBR+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001c08:	2afffff9 	bcs	40001bf4 <SetAppTransTable+0x2c>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
40001c0c:	e8bd0070 	pop	{r4, r5, r6}
40001c10:	e12fff1e 	bx	lr

40001c14 <CoStopMmuAndL1L2Cache>:
static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);
static void CoTTSet_APP_L1L2(int);

void CoStopMmuAndL1L2Cache(void)
{
40001c14:	e1a0c00d 	mov	ip, sp
40001c18:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001c1c:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001c20:	eb001109 	bl	4000604c <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001c24:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001c28:	eb001112 	bl	40006078 <CoDisableDCache>
40001c2c:	e1a05f06 	lsl	r5, r6, #30
static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);
static void CoTTSet_APP_L1L2(int);

void CoStopMmuAndL1L2Cache(void)
{
40001c30:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001c34:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001c38:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001c3c:	eb001197 	bl	400062a0 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001c40:	e3540c01 	cmp	r4, #256	; 0x100
40001c44:	1afffffa 	bne	40001c34 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001c48:	e2866001 	add	r6, r6, #1
40001c4c:	e3560004 	cmp	r6, #4
40001c50:	1afffff5 	bne	40001c2c <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001c54:	eb001172 	bl	40006224 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001c58:	eb0010f0 	bl	40006020 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001c5c:	e3a01000 	mov	r1, #0
40001c60:	e3e00014 	mvn	r0, #20
40001c64:	e1a02001 	mov	r2, r1
40001c68:	e1a03001 	mov	r3, r1
40001c6c:	eb0010d3 	bl	40005fc0 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001c70:	e3a03a02 	mov	r3, #8192	; 0x2000
40001c74:	e30f2fff 	movw	r2, #65535	; 0xffff
40001c78:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001c7c:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001c80:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001c84:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001c88:	e3a03a02 	mov	r3, #8192	; 0x2000
40001c8c:	e3413050 	movt	r3, #4176	; 0x1050
40001c90:	e3520000 	cmp	r2, #0
40001c94:	1afffffa 	bne	40001c84 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001c98:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001c9c:	eb001138 	bl	40006184 <CoDisableMmu>
	CoInvalidateMainTlb();
40001ca0:	eb00118f 	bl	400062e4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001ca4:	eb001146 	bl	400061c4 <CoDisableBranchPrediction>

	CoEnableMmu();
40001ca8:	eb001131 	bl	40006174 <CoEnableMmu>
	CoEnableICache();
40001cac:	eb0010df 	bl	40006030 <CoEnableICache>
	CoEnableBranchPrediction();
}
40001cb0:	e24bd01c 	sub	sp, fp, #28
40001cb4:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
40001cb8:	ea00113d 	b	400061b4 <CoEnableBranchPrediction>

40001cbc <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
40001cbc:	e1a0c00d 	mov	ip, sp
40001cc0:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001cc4:	e24cb004 	sub	fp, ip, #4
40001cc8:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001ccc:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
40001cd0:	eb0010dd 	bl	4000604c <CoDisableICache>
	CoDisableDCache();
40001cd4:	eb0010e7 	bl	40006078 <CoDisableDCache>
40001cd8:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
40001cdc:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001ce0:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001ce4:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001ce8:	eb00116c 	bl	400062a0 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001cec:	e3540c01 	cmp	r4, #256	; 0x100
40001cf0:	1afffffa 	bne	40001ce0 <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001cf4:	e2866001 	add	r6, r6, #1
40001cf8:	e3560004 	cmp	r6, #4
40001cfc:	1afffff5 	bne	40001cd8 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001d00:	eb001147 	bl	40006224 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001d04:	eb0010c5 	bl	40006020 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001d08:	e3a01000 	mov	r1, #0
40001d0c:	e3e00014 	mvn	r0, #20
40001d10:	e1a02001 	mov	r2, r1
40001d14:	e1a03001 	mov	r3, r1
40001d18:	eb0010a8 	bl	40005fc0 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001d1c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001d20:	e30f1fff 	movw	r1, #65535	; 0xffff
40001d24:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001d28:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001d2c:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001d30:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001d34:	e3a03a02 	mov	r3, #8192	; 0x2000
40001d38:	e3413050 	movt	r3, #4176	; 0x1050
40001d3c:	e3540000 	cmp	r4, #0
40001d40:	1afffffa 	bne	40001d30 <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001d44:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001d48:	eb00110d 	bl	40006184 <CoDisableMmu>
	CoInvalidateMainTlb();
40001d4c:	eb001164 	bl	400062e4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001d50:	eb00111b 	bl	400061c4 <CoDisableBranchPrediction>
40001d54:	e3a02020 	mov	r2, #32
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001d58:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
40001d5c:	e3442400 	movt	r2, #17408	; 0x4400
40001d60:	e2838001 	add	r8, r3, #1
40001d64:	e2830002 	add	r0, r3, #2
40001d68:	e2837003 	add	r7, r3, #3
40001d6c:	e2836004 	add	r6, r3, #4
40001d70:	e2835005 	add	r5, r3, #5
40001d74:	e2834006 	add	r4, r3, #6
40001d78:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001d7c:	e1a0ea03 	lsl	lr, r3, #20
40001d80:	e1a08a08 	lsl	r8, r8, #20
40001d84:	e1a00a00 	lsl	r0, r0, #20
40001d88:	e1a07a07 	lsl	r7, r7, #20
40001d8c:	e1a06a06 	lsl	r6, r6, #20
40001d90:	e1a05a05 	lsl	r5, r5, #20
40001d94:	e1a04a04 	lsl	r4, r4, #20
40001d98:	e1a0ca0c 	lsl	ip, ip, #20
40001d9c:	e2833008 	add	r3, r3, #8
40001da0:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001da4:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001da8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001dac:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001db0:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001db4:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001db8:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001dbc:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001dc0:	e35300c8 	cmp	r3, #200	; 0xc8
40001dc4:	e3800002 	orr	r0, r0, #2
40001dc8:	e1a01002 	mov	r1, r2
40001dcc:	e3888002 	orr	r8, r8, #2
40001dd0:	e3877002 	orr	r7, r7, #2
40001dd4:	e3866002 	orr	r6, r6, #2
40001dd8:	e3855002 	orr	r5, r5, #2
40001ddc:	e3844002 	orr	r4, r4, #2
40001de0:	e38cc002 	orr	ip, ip, #2
40001de4:	e38ee002 	orr	lr, lr, #2
40001de8:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001dec:	f5d2f044 	pld	[r2, #68]	; 0x44
40001df0:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001df4:	e26300ce 	rsb	r0, r3, #206	; 0xce
40001df8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001dfc:	e2822020 	add	r2, r2, #32
40001e00:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001e04:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001e08:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001e0c:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001e10:	e501c004 	str	ip, [r1, #-4]
40001e14:	1affffd1 	bne	40001d60 <CoStartMmuAndDCache+0xa4>
40001e18:	e28000c8 	add	r0, r0, #200	; 0xc8
40001e1c:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001e20:	e2833001 	add	r3, r3, #1
40001e24:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001e28:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001e2c:	e3822002 	orr	r2, r2, #2
40001e30:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001e34:	1afffff8 	bne	40001e1c <CoStartMmuAndDCache+0x160>
40001e38:	e3a02fd6 	mov	r2, #856	; 0x358
40001e3c:	e3a03000 	mov	r3, #0
40001e40:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001e44:	e1a00a03 	lsl	r0, r3, #20
40001e48:	e2833008 	add	r3, r3, #8
40001e4c:	e3530070 	cmp	r3, #112	; 0x70
40001e50:	e1a08000 	mov	r8, r0
40001e54:	e1a07000 	mov	r7, r0
40001e58:	e1a06000 	mov	r6, r0
40001e5c:	e1a05000 	mov	r5, r0
40001e60:	e1a04000 	mov	r4, r0
40001e64:	e1a0e000 	mov	lr, r0
40001e68:	e1a0c000 	mov	ip, r0
40001e6c:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40001e70:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40001e74:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001e78:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40001e7c:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40001e80:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001e84:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40001e88:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40001e8c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001e90:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001e94:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001e98:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40001e9c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001ea0:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001ea4:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001ea8:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40001eac:	e3800002 	orr	r0, r0, #2
40001eb0:	e1a01002 	mov	r1, r2
40001eb4:	e3888002 	orr	r8, r8, #2
40001eb8:	e3877002 	orr	r7, r7, #2
40001ebc:	e3866002 	orr	r6, r6, #2
40001ec0:	e3855002 	orr	r5, r5, #2
40001ec4:	e3844002 	orr	r4, r4, #2
40001ec8:	e38ee002 	orr	lr, lr, #2
40001ecc:	e38cc002 	orr	ip, ip, #2
40001ed0:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001ed4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001ed8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001edc:	e2630072 	rsb	r0, r3, #114	; 0x72
40001ee0:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40001ee4:	e2822020 	add	r2, r2, #32
40001ee8:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40001eec:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40001ef0:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40001ef4:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40001ef8:	e501c004 	str	ip, [r1, #-4]
40001efc:	1affffd0 	bne	40001e44 <CoStartMmuAndDCache+0x188>
40001f00:	e2800070 	add	r0, r0, #112	; 0x70
40001f04:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001f08:	e2833001 	add	r3, r3, #1
40001f0c:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001f10:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
40001f14:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001f18:	e3822002 	orr	r2, r2, #2
40001f1c:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001f20:	1afffff7 	bne	40001f04 <CoStartMmuAndDCache+0x248>
40001f24:	e3a02e52 	mov	r2, #1312	; 0x520
40001f28:	e3a03000 	mov	r3, #0
40001f2c:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001f30:	e1a04a03 	lsl	r4, r3, #20
40001f34:	e2830001 	add	r0, r3, #1
40001f38:	e2838002 	add	r8, r3, #2
40001f3c:	e1a00a00 	lsl	r0, r0, #20
40001f40:	e2837003 	add	r7, r3, #3
40001f44:	e1a08a08 	lsl	r8, r8, #20
40001f48:	e2836005 	add	r6, r3, #5
40001f4c:	e1a07a07 	lsl	r7, r7, #20
40001f50:	e2835006 	add	r5, r3, #6
40001f54:	e1a06a06 	lsl	r6, r6, #20
40001f58:	e283c007 	add	ip, r3, #7
40001f5c:	e1a05a05 	lsl	r5, r5, #20
40001f60:	e1a0ca0c 	lsl	ip, ip, #20
40001f64:	e1a0e004 	mov	lr, r4
40001f68:	e2833008 	add	r3, r3, #8
40001f6c:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40001f70:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40001f74:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40001f78:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40001f7c:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40001f80:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40001f84:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40001f88:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40001f8c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001f90:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001f94:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001f98:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001f9c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001fa0:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001fa4:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001fa8:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001fac:	e3530fae 	cmp	r3, #696	; 0x2b8
40001fb0:	e3800002 	orr	r0, r0, #2
40001fb4:	e1a01002 	mov	r1, r2
40001fb8:	e3888002 	orr	r8, r8, #2
40001fbc:	e3877002 	orr	r7, r7, #2
40001fc0:	e3866002 	orr	r6, r6, #2
40001fc4:	e3855002 	orr	r5, r5, #2
40001fc8:	e38cc002 	orr	ip, ip, #2
40001fcc:	e3844002 	orr	r4, r4, #2
40001fd0:	e38ee002 	orr	lr, lr, #2
40001fd4:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40001fd8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001fdc:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40001fe0:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
40001fe4:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001fe8:	e2822020 	add	r2, r2, #32
40001fec:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40001ff0:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
40001ff4:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
40001ff8:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
40001ffc:	e501c004 	str	ip, [r1, #-4]
40002000:	1affffca 	bne	40001f30 <CoStartMmuAndDCache+0x274>
40002004:	e2800fae 	add	r0, r0, #696	; 0x2b8
40002008:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000200c:	e2833001 	add	r3, r3, #1
40002010:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002014:	e2822305 	add	r2, r2, #335544320	; 0x14000000
40002018:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000201c:	e3822002 	orr	r2, r2, #2
40002020:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40002024:	1afffff7 	bne	40002008 <CoStartMmuAndDCache+0x34c>
40002028:	e3a02a01 	mov	r2, #4096	; 0x1000
4000202c:	e3a00c11 	mov	r0, #4352	; 0x1100
40002030:	e3442400 	movt	r2, #17408	; 0x4400
40002034:	e3440400 	movt	r0, #17408	; 0x4400
40002038:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000203c:	e1a03a01 	lsl	r3, r1, #20
40002040:	e2811001 	add	r1, r1, #1
40002044:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
40002048:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
4000204c:	e383300e 	orr	r3, r3, #14
40002050:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40002054:	e1520000 	cmp	r2, r0
40002058:	1afffff7 	bne	4000203c <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000205c:	e3a03a01 	mov	r3, #4096	; 0x1000
40002060:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40002064:	e3443400 	movt	r3, #17408	; 0x4400
40002068:	e3441400 	movt	r1, #17408	; 0x4400
4000206c:	e3012124 	movw	r2, #4388	; 0x1124
40002070:	e5831100 	str	r1, [r3, #256]	; 0x100
40002074:	e3442400 	movt	r2, #17408	; 0x4400
40002078:	e3a03000 	mov	r3, #0
4000207c:	e1a00a03 	lsl	r0, r3, #20
40002080:	e2833008 	add	r3, r3, #8
40002084:	e3530068 	cmp	r3, #104	; 0x68
40002088:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
4000208c:	e1a01002 	mov	r1, r2
40002090:	e1a08000 	mov	r8, r0
40002094:	e1a07000 	mov	r7, r0
40002098:	e1a06000 	mov	r6, r0
4000209c:	e1a05000 	mov	r5, r0
400020a0:	e1a04000 	mov	r4, r0
400020a4:	e1a0e000 	mov	lr, r0
400020a8:	e1a0c000 	mov	ip, r0
400020ac:	e2888602 	add	r8, r8, #2097152	; 0x200000
400020b0:	e2800601 	add	r0, r0, #1048576	; 0x100000
400020b4:	e2877603 	add	r7, r7, #3145728	; 0x300000
400020b8:	e2866501 	add	r6, r6, #4194304	; 0x400000
400020bc:	e2855605 	add	r5, r5, #5242880	; 0x500000
400020c0:	e2844606 	add	r4, r4, #6291456	; 0x600000
400020c4:	e28ee607 	add	lr, lr, #7340032	; 0x700000
400020c8:	e28cc502 	add	ip, ip, #8388608	; 0x800000
400020cc:	e3800b03 	orr	r0, r0, #3072	; 0xc00
400020d0:	e3888b03 	orr	r8, r8, #3072	; 0xc00
400020d4:	e3877b03 	orr	r7, r7, #3072	; 0xc00
400020d8:	e3866b03 	orr	r6, r6, #3072	; 0xc00
400020dc:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400020e0:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400020e4:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400020e8:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400020ec:	e3800002 	orr	r0, r0, #2
400020f0:	e3888002 	orr	r8, r8, #2
400020f4:	e3877002 	orr	r7, r7, #2
400020f8:	e3866002 	orr	r6, r6, #2
400020fc:	e3855002 	orr	r5, r5, #2
40002100:	e3844002 	orr	r4, r4, #2
40002104:	e38ee002 	orr	lr, lr, #2
40002108:	e38cc002 	orr	ip, ip, #2
4000210c:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40002110:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002114:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40002118:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
4000211c:	e263006f 	rsb	r0, r3, #111	; 0x6f
40002120:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40002124:	e2822020 	add	r2, r2, #32
40002128:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
4000212c:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40002130:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40002134:	e501c004 	str	ip, [r1, #-4]
40002138:	1affffcf 	bne	4000207c <CoStartMmuAndDCache+0x3c0>
4000213c:	e0810100 	add	r0, r1, r0, lsl #2
40002140:	e1a02a03 	lsl	r2, r3, #20
40002144:	e2833001 	add	r3, r3, #1
40002148:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
4000214c:	e2822601 	add	r2, r2, #1048576	; 0x100000
40002150:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40002154:	e3822002 	orr	r2, r2, #2
40002158:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000215c:	e1510000 	cmp	r1, r0
40002160:	1afffff6 	bne	40002140 <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002164:	e3a03d4e 	mov	r3, #4992	; 0x1380
40002168:	e300ac0a 	movw	sl, #3082	; 0xc0a
4000216c:	e3443400 	movt	r3, #17408	; 0x4400
40002170:	e3a02a01 	mov	r2, #4096	; 0x1000
40002174:	e3442400 	movt	r2, #17408	; 0x4400
40002178:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
4000217c:	e1a0900a 	mov	r9, sl
40002180:	e1a0800a 	mov	r8, sl
40002184:	e1a0700a 	mov	r7, sl
40002188:	e1a0600a 	mov	r6, sl
4000218c:	e1a0500a 	mov	r5, sl
40002190:	e1a0400a 	mov	r4, sl
40002194:	e1a0e00a 	mov	lr, sl
40002198:	e1a0c00a 	mov	ip, sl
4000219c:	e1a0000a 	mov	r0, sl
400021a0:	e1a0100a 	mov	r1, sl
400021a4:	e1a0300a 	mov	r3, sl
400021a8:	e344ab00 	movt	sl, #19200	; 0x4b00
400021ac:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
400021b0:	e3445b50 	movt	r5, #19280	; 0x4b50
400021b4:	e3443bb0 	movt	r3, #19376	; 0x4bb0
400021b8:	e300ac0a 	movw	sl, #3082	; 0xc0a
400021bc:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
400021c0:	e3444b60 	movt	r4, #19296	; 0x4b60
400021c4:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
400021c8:	e344abc0 	movt	sl, #19392	; 0x4bc0
400021cc:	e3005c0a 	movw	r5, #3082	; 0xc0a
400021d0:	e3003c0a 	movw	r3, #3082	; 0xc0a
400021d4:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
400021d8:	e3449b10 	movt	r9, #19216	; 0x4b10
400021dc:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
400021e0:	e3448b20 	movt	r8, #19232	; 0x4b20
400021e4:	e3447b30 	movt	r7, #19248	; 0x4b30
400021e8:	e3446b40 	movt	r6, #19264	; 0x4b40
400021ec:	e344eb70 	movt	lr, #19312	; 0x4b70
400021f0:	e344cb80 	movt	ip, #19328	; 0x4b80
400021f4:	e3440b90 	movt	r0, #19344	; 0x4b90
400021f8:	e3441ba0 	movt	r1, #19360	; 0x4ba0
400021fc:	e1a04005 	mov	r4, r5
40002200:	e1a0a003 	mov	sl, r3
40002204:	e3445c10 	movt	r5, #19472	; 0x4c10
40002208:	e3443c70 	movt	r3, #19568	; 0x4c70
4000220c:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40002210:	e3009c0a 	movw	r9, #3082	; 0xc0a
40002214:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40002218:	e1a08009 	mov	r8, r9
4000221c:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40002220:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002224:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40002228:	e1a06007 	mov	r6, r7
4000222c:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40002230:	e300ec0a 	movw	lr, #3082	; 0xc0a
40002234:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40002238:	e1a0c00e 	mov	ip, lr
4000223c:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40002240:	e3000c0a 	movw	r0, #3082	; 0xc0a
40002244:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40002248:	e1a01000 	mov	r1, r0
4000224c:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40002250:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40002254:	e5825304 	str	r5, [r2, #772]	; 0x304
40002258:	e3005c0a 	movw	r5, #3082	; 0xc0a
4000225c:	e1a03005 	mov	r3, r5
40002260:	e3448be0 	movt	r8, #19424	; 0x4be0
40002264:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40002268:	e3446c00 	movt	r6, #19456	; 0x4c00
4000226c:	e3444c20 	movt	r4, #19488	; 0x4c20
40002270:	e344ec30 	movt	lr, #19504	; 0x4c30
40002274:	e344cc40 	movt	ip, #19520	; 0x4c40
40002278:	e3440c50 	movt	r0, #19536	; 0x4c50
4000227c:	e3441c60 	movt	r1, #19552	; 0x4c60
40002280:	e3443ce0 	movt	r3, #19680	; 0x4ce0
40002284:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40002288:	e3009c0a 	movw	r9, #3082	; 0xc0a
4000228c:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40002290:	e1a08009 	mov	r8, r9
40002294:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40002298:	e3007c0a 	movw	r7, #3082	; 0xc0a
4000229c:	e5826300 	str	r6, [r2, #768]	; 0x300
400022a0:	e1a06007 	mov	r6, r7
400022a4:	e5824308 	str	r4, [r2, #776]	; 0x308
400022a8:	e344ac80 	movt	sl, #19584	; 0x4c80
400022ac:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
400022b0:	e3449c90 	movt	r9, #19600	; 0x4c90
400022b4:	e582e30c 	str	lr, [r2, #780]	; 0x30c
400022b8:	e3448ca0 	movt	r8, #19616	; 0x4ca0
400022bc:	e582c310 	str	ip, [r2, #784]	; 0x310
400022c0:	e3447cb0 	movt	r7, #19632	; 0x4cb0
400022c4:	e5820314 	str	r0, [r2, #788]	; 0x314
400022c8:	e3446cc0 	movt	r6, #19648	; 0x4cc0
400022cc:	e5821318 	str	r1, [r2, #792]	; 0x318
400022d0:	e3445cd0 	movt	r5, #19664	; 0x4cd0
400022d4:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
400022d8:	e300ec0a 	movw	lr, #3082	; 0xc0a
400022dc:	e3000c0a 	movw	r0, #3082	; 0xc0a
400022e0:	e3004c0a 	movw	r4, #3082	; 0xc0a
400022e4:	e582a320 	str	sl, [r2, #800]	; 0x320
400022e8:	e1a0c00e 	mov	ip, lr
400022ec:	e582331c 	str	r3, [r2, #796]	; 0x31c
400022f0:	e1a01000 	mov	r1, r0
400022f4:	e5829324 	str	r9, [r2, #804]	; 0x324
400022f8:	e3009c0a 	movw	r9, #3082	; 0xc0a
400022fc:	e5828328 	str	r8, [r2, #808]	; 0x328
40002300:	e1a0a004 	mov	sl, r4
40002304:	e582732c 	str	r7, [r2, #812]	; 0x32c
40002308:	e1a08009 	mov	r8, r9
4000230c:	e5826330 	str	r6, [r2, #816]	; 0x330
40002310:	e3007c0a 	movw	r7, #3082	; 0xc0a
40002314:	e5825334 	str	r5, [r2, #820]	; 0x334
40002318:	e344ecf0 	movt	lr, #19696	; 0x4cf0
4000231c:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40002320:	e344cd00 	movt	ip, #19712	; 0x4d00
40002324:	e3440d10 	movt	r0, #19728	; 0x4d10
40002328:	e3441d20 	movt	r1, #19744	; 0x4d20
4000232c:	e3444d30 	movt	r4, #19760	; 0x4d30
40002330:	e344ad40 	movt	sl, #19776	; 0x4d40
40002334:	e3449d50 	movt	r9, #19792	; 0x4d50
40002338:	e3448d60 	movt	r8, #19808	; 0x4d60
4000233c:	e3447d70 	movt	r7, #19824	; 0x4d70
40002340:	e5823338 	str	r3, [r2, #824]	; 0x338
40002344:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40002348:	e3a06000 	mov	r6, #0
4000234c:	e582c340 	str	ip, [r2, #832]	; 0x340
40002350:	e5820344 	str	r0, [r2, #836]	; 0x344
40002354:	e5821348 	str	r1, [r2, #840]	; 0x348
40002358:	e582434c 	str	r4, [r2, #844]	; 0x34c
4000235c:	e582a350 	str	sl, [r2, #848]	; 0x350
40002360:	e5829354 	str	r9, [r2, #852]	; 0x354
40002364:	e5828358 	str	r8, [r2, #856]	; 0x358
40002368:	e582735c 	str	r7, [r2, #860]	; 0x35c
4000236c:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40002370:	e1a01a06 	lsl	r1, r6, #20
40002374:	e2866008 	add	r6, r6, #8
40002378:	e3560e32 	cmp	r6, #800	; 0x320
4000237c:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40002380:	e1a02003 	mov	r2, r3
40002384:	e1a08001 	mov	r8, r1
40002388:	e1a07001 	mov	r7, r1
4000238c:	e1a05001 	mov	r5, r1
40002390:	e1a04001 	mov	r4, r1
40002394:	e1a0e001 	mov	lr, r1
40002398:	e1a0c001 	mov	ip, r1
4000239c:	e1a00001 	mov	r0, r1
400023a0:	e2888609 	add	r8, r8, #9437184	; 0x900000
400023a4:	e2811502 	add	r1, r1, #8388608	; 0x800000
400023a8:	e287760a 	add	r7, r7, #10485760	; 0xa00000
400023ac:	e285560b 	add	r5, r5, #11534336	; 0xb00000
400023b0:	e2844503 	add	r4, r4, #12582912	; 0xc00000
400023b4:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
400023b8:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
400023bc:	e280060f 	add	r0, r0, #15728640	; 0xf00000
400023c0:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
400023c4:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400023c8:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400023cc:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400023d0:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400023d4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400023d8:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400023dc:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400023e0:	e3811002 	orr	r1, r1, #2
400023e4:	e3888002 	orr	r8, r8, #2
400023e8:	e3877002 	orr	r7, r7, #2
400023ec:	e3855002 	orr	r5, r5, #2
400023f0:	e3844002 	orr	r4, r4, #2
400023f4:	e38ee002 	orr	lr, lr, #2
400023f8:	e38cc002 	orr	ip, ip, #2
400023fc:	e3800002 	orr	r0, r0, #2
40002400:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40002404:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40002408:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
4000240c:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40002410:	e2661fca 	rsb	r1, r6, #808	; 0x328
40002414:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40002418:	e2833020 	add	r3, r3, #32
4000241c:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40002420:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40002424:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40002428:	e5020004 	str	r0, [r2, #-4]
4000242c:	1affffcf 	bne	40002370 <CoStartMmuAndDCache+0x6b4>
40002430:	e0821101 	add	r1, r2, r1, lsl #2
40002434:	e1a03a06 	lsl	r3, r6, #20
40002438:	e2866001 	add	r6, r6, #1
4000243c:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40002440:	e2833502 	add	r3, r3, #8388608	; 0x800000
40002444:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40002448:	e3833002 	orr	r3, r3, #2
4000244c:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40002450:	e1520001 	cmp	r2, r1
40002454:	1afffff6 	bne	40002434 <CoStartMmuAndDCache+0x778>
40002458:	e3022020 	movw	r2, #8224	; 0x2020
4000245c:	e3a03000 	mov	r3, #0
40002460:	e3442400 	movt	r2, #17408	; 0x4400
40002464:	e30097f8 	movw	r9, #2040	; 0x7f8
40002468:	e2838001 	add	r8, r3, #1
4000246c:	e2830002 	add	r0, r3, #2
40002470:	e2837003 	add	r7, r3, #3
40002474:	e2836004 	add	r6, r3, #4
40002478:	e2835005 	add	r5, r3, #5
4000247c:	e2834006 	add	r4, r3, #6
40002480:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002484:	e1a0ea03 	lsl	lr, r3, #20
40002488:	e1a08a08 	lsl	r8, r8, #20
4000248c:	e1a00a00 	lsl	r0, r0, #20
40002490:	e1a07a07 	lsl	r7, r7, #20
40002494:	e1a06a06 	lsl	r6, r6, #20
40002498:	e1a05a05 	lsl	r5, r5, #20
4000249c:	e1a04a04 	lsl	r4, r4, #20
400024a0:	e1a0ca0c 	lsl	ip, ip, #20
400024a4:	e2833008 	add	r3, r3, #8
400024a8:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
400024ac:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
400024b0:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
400024b4:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
400024b8:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
400024bc:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
400024c0:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
400024c4:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
400024c8:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
400024cc:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
400024d0:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
400024d4:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
400024d8:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
400024dc:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
400024e0:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
400024e4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
400024e8:	e1530009 	cmp	r3, r9
400024ec:	e3800002 	orr	r0, r0, #2
400024f0:	e1a01002 	mov	r1, r2
400024f4:	e3888002 	orr	r8, r8, #2
400024f8:	e3877002 	orr	r7, r7, #2
400024fc:	e3866002 	orr	r6, r6, #2
40002500:	e3855002 	orr	r5, r5, #2
40002504:	e3844002 	orr	r4, r4, #2
40002508:	e38cc002 	orr	ip, ip, #2
4000250c:	e38ee002 	orr	lr, lr, #2
40002510:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40002514:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40002518:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000251c:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40002520:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40002524:	e2822020 	add	r2, r2, #32
40002528:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
4000252c:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40002530:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40002534:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40002538:	e501c004 	str	ip, [r1, #-4]
4000253c:	1affffc9 	bne	40002468 <CoStartMmuAndDCache+0x7ac>
40002540:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40002544:	e2800008 	add	r0, r0, #8
40002548:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000254c:	e2833001 	add	r3, r3, #1
40002550:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40002554:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40002558:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
4000255c:	e3822002 	orr	r2, r2, #2
40002560:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40002564:	1afffff7 	bne	40002548 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40002568:	e3a00048 	mov	r0, #72	; 0x48
4000256c:	e3440400 	movt	r0, #17408	; 0x4400
40002570:	eb000f1f 	bl	400061f4 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40002574:	e3050551 	movw	r0, #21841	; 0x5551
40002578:	e3450555 	movt	r0, #21845	; 0x5555
4000257c:	eb000f23 	bl	40006210 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40002580:	eb000efb 	bl	40006174 <CoEnableMmu>
	CoEnableICache();
40002584:	eb000ea9 	bl	40006030 <CoEnableICache>
	CoEnableDCache();
40002588:	eb000eb6 	bl	40006068 <CoEnableDCache>
	CoEnableBranchPrediction();
}
4000258c:	e24bd028 	sub	sp, fp, #40	; 0x28
40002590:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002594:	ea000f06 	b	400061b4 <CoEnableBranchPrediction>

40002598 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40002598:	e1a0c00d 	mov	ip, sp
4000259c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
400025a0:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
400025a4:	eb000ea8 	bl	4000604c <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
400025a8:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
400025ac:	eb000eb1 	bl	40006078 <CoDisableDCache>
	CoDisableMmu();
400025b0:	eb000ef3 	bl	40006184 <CoDisableMmu>
400025b4:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
400025b8:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400025bc:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400025c0:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400025c4:	eb000f21 	bl	40006250 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400025c8:	e3540c01 	cmp	r4, #256	; 0x100
400025cc:	1afffffa 	bne	400025bc <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
400025d0:	e2866001 	add	r6, r6, #1
400025d4:	e3560004 	cmp	r6, #4
400025d8:	1afffff5 	bne	400025b4 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
400025dc:	eb000f10 	bl	40006224 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400025e0:	eb000e8e 	bl	40006020 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400025e4:	e3a01000 	mov	r1, #0
400025e8:	e3e00014 	mvn	r0, #20
400025ec:	e1a02001 	mov	r2, r1
400025f0:	e1a03001 	mov	r3, r1
400025f4:	eb000e71 	bl	40005fc0 <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
400025f8:	e3a01000 	mov	r1, #0
400025fc:	e3e00017 	mvn	r0, #23
40002600:	e1a02001 	mov	r2, r1
40002604:	e1a03001 	mov	r3, r1
40002608:	eb000e6c 	bl	40005fc0 <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
4000260c:	eb000f34 	bl	400062e4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40002610:	eb000eeb 	bl	400061c4 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40002614:	ebfff81f 	bl	40000698 <CoTTSet_L1L2>
	CoTTSet_APP_L1L2(1);
40002618:	ebfffa2f 	bl	40000edc <CoTTSet_APP_L1L2.constprop.0>

	CoEnableMmu();
4000261c:	eb000ed4 	bl	40006174 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40002620:	e3a03007 	mov	r3, #7
40002624:	e3e00015 	mvn	r0, #21
40002628:	e3443100 	movt	r3, #16640	; 0x4100
4000262c:	e3a01e11 	mov	r1, #272	; 0x110
40002630:	e3a02e12 	mov	r2, #288	; 0x120
40002634:	eb000e61 	bl	40005fc0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40002638:	e3a01000 	mov	r1, #0
4000263c:	e3a02001 	mov	r2, #1
40002640:	e1a03001 	mov	r3, r1
40002644:	e3472e47 	movt	r2, #32327	; 0x7e47
40002648:	e3e00016 	mvn	r0, #22
4000264c:	eb000e5b 	bl	40005fc0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40002650:	e3a02000 	mov	r2, #0
40002654:	e3e00014 	mvn	r0, #20
40002658:	e1a03002 	mov	r3, r2
4000265c:	e3a01001 	mov	r1, #1
40002660:	eb000e56 	bl	40005fc0 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40002664:	eb000e69 	bl	40006010 <CoEnableL2PrefetchHint>
	CoTTSet_L1L2();
	CoTTSet_APP_L1L2(1);

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40002668:	eb000e70 	bl	40006030 <CoEnableICache>
	CoEnableDCache();
4000266c:	eb000e7d 	bl	40006068 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40002670:	e24bd01c 	sub	sp, fp, #28
40002674:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002678:	ea000ecd 	b	400061b4 <CoEnableBranchPrediction>

4000267c <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
4000267c:	e1a0c00d 	mov	ip, sp
40002680:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40002684:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40002688:	eb000e6f 	bl	4000604c <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
4000268c:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40002690:	eb000e78 	bl	40006078 <CoDisableDCache>
40002694:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40002698:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
4000269c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400026a0:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400026a4:	eb000efd 	bl	400062a0 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400026a8:	e3540c01 	cmp	r4, #256	; 0x100
400026ac:	1afffffa 	bne	4000269c <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400026b0:	e2866001 	add	r6, r6, #1
400026b4:	e3560004 	cmp	r6, #4
400026b8:	1afffff5 	bne	40002694 <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
400026bc:	eb000ed8 	bl	40006224 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400026c0:	eb000e56 	bl	40006020 <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400026c4:	e3a01000 	mov	r1, #0
400026c8:	e3e00014 	mvn	r0, #20
400026cc:	e1a02001 	mov	r2, r1
400026d0:	e1a03001 	mov	r3, r1
400026d4:	eb000e39 	bl	40005fc0 <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400026d8:	e3a03a02 	mov	r3, #8192	; 0x2000
400026dc:	e30f1fff 	movw	r1, #65535	; 0xffff
400026e0:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400026e4:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400026e8:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400026ec:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
400026f0:	e3a03a02 	mov	r3, #8192	; 0x2000
400026f4:	e3413050 	movt	r3, #4176	; 0x1050
400026f8:	e3540000 	cmp	r4, #0
400026fc:	1afffffa 	bne	400026ec <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40002700:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40002704:	eb000e9e 	bl	40006184 <CoDisableMmu>
	CoInvalidateMainTlb();
40002708:	eb000ef5 	bl	400062e4 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
4000270c:	eb000eac 	bl	400061c4 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40002710:	ebfff7e0 	bl	40000698 <CoTTSet_L1L2>
	CoTTSet_APP_L1L2(1);
40002714:	ebfff9f0 	bl	40000edc <CoTTSet_APP_L1L2.constprop.0>

	CoEnableMmu();
40002718:	eb000e95 	bl	40006174 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
4000271c:	e3a03007 	mov	r3, #7
40002720:	e3e00015 	mvn	r0, #21
40002724:	e3443100 	movt	r3, #16640	; 0x4100
40002728:	e3a01e11 	mov	r1, #272	; 0x110
4000272c:	e3a02e12 	mov	r2, #288	; 0x120
40002730:	eb000e22 	bl	40005fc0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40002734:	e3a02001 	mov	r2, #1
40002738:	e1a01004 	mov	r1, r4
4000273c:	e1a03004 	mov	r3, r4
40002740:	e3e00016 	mvn	r0, #22
40002744:	e3472e47 	movt	r2, #32327	; 0x7e47
40002748:	eb000e1c 	bl	40005fc0 <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
4000274c:	e1a02004 	mov	r2, r4
40002750:	e3e00014 	mvn	r0, #20
40002754:	e1a03004 	mov	r3, r4
40002758:	e3a01001 	mov	r1, #1
4000275c:	eb000e17 	bl	40005fc0 <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40002760:	eb000e2a 	bl	40006010 <CoEnableL2PrefetchHint>
	CoTTSet_L1L2();
	CoTTSet_APP_L1L2(1);

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40002764:	eb000e31 	bl	40006030 <CoEnableICache>
	CoEnableDCache();
40002768:	eb000e3e 	bl	40006068 <CoEnableDCache>
	CoEnableBranchPrediction();
}
4000276c:	e24bd01c 	sub	sp, fp, #28
40002770:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40002774:	ea000e8e 	b	400061b4 <CoEnableBranchPrediction>

40002778 <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40002778:	e3a03000 	mov	r3, #0
4000277c:	e0500003 	subs	r0, r0, r3
40002780:	e3413049 	movt	r3, #4169	; 0x1049
40002784:	13a00001 	movne	r0, #1
40002788:	e5830000 	str	r0, [r3]
4000278c:	e12fff1e 	bx	lr

40002790 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40002790:	e3073918 	movw	r3, #31000	; 0x7918
40002794:	e3443001 	movt	r3, #16385	; 0x4001
40002798:	e7933100 	ldr	r3, [r3, r0, lsl #2]
4000279c:	e5831000 	str	r1, [r3]
400027a0:	e12fff1e 	bx	lr

400027a4 <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
400027a4:	e3073918 	movw	r3, #31000	; 0x7918
400027a8:	e3443001 	movt	r3, #16385	; 0x4001
400027ac:	e0830100 	add	r0, r3, r0, lsl #2
400027b0:	e5903010 	ldr	r3, [r0, #16]
400027b4:	e5831000 	str	r1, [r3]
400027b8:	e12fff1e 	bx	lr

400027bc <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
400027bc:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
400027c0:	e3073918 	movw	r3, #31000	; 0x7918
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
400027c4:	da000008 	ble	400027ec <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
400027c8:	e1a022c1 	asr	r2, r1, #5
400027cc:	e3443001 	movt	r3, #16385	; 0x4001
400027d0:	e201101f 	and	r1, r1, #31
400027d4:	e0833102 	add	r3, r3, r2, lsl #2
400027d8:	e3a02001 	mov	r2, #1
400027dc:	e1a01112 	lsl	r1, r2, r1
400027e0:	e5933030 	ldr	r3, [r3, #48]	; 0x30
400027e4:	e5831000 	str	r1, [r3]
400027e8:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
400027ec:	e3443001 	movt	r3, #16385	; 0x4001
400027f0:	e3a02001 	mov	r2, #1
400027f4:	e0833100 	add	r3, r3, r0, lsl #2
400027f8:	e1a01112 	lsl	r1, r2, r1
400027fc:	e5933020 	ldr	r3, [r3, #32]
40002800:	e5831000 	str	r1, [r3]
40002804:	e12fff1e 	bx	lr

40002808 <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002808:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
4000280c:	e3073918 	movw	r3, #31000	; 0x7918
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40002810:	da000008 	ble	40002838 <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40002814:	e1a022c1 	asr	r2, r1, #5
40002818:	e3443001 	movt	r3, #16385	; 0x4001
4000281c:	e201101f 	and	r1, r1, #31
40002820:	e0833102 	add	r3, r3, r2, lsl #2
40002824:	e3a02001 	mov	r2, #1
40002828:	e1a01112 	lsl	r1, r2, r1
4000282c:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40002830:	e5831000 	str	r1, [r3]
40002834:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40002838:	e3443001 	movt	r3, #16385	; 0x4001
4000283c:	e3a02001 	mov	r2, #1
40002840:	e0833100 	add	r3, r3, r0, lsl #2
40002844:	e1a01112 	lsl	r1, r2, r1
40002848:	e5933040 	ldr	r3, [r3, #64]	; 0x40
4000284c:	e5831000 	str	r1, [r3]
40002850:	e12fff1e 	bx	lr

40002854 <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002854:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40002858:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
4000285c:	e3073918 	movw	r3, #31000	; 0x7918
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002860:	da00000b 	ble	40002894 <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
40002864:	e3443001 	movt	r3, #16385	; 0x4001
40002868:	e1a00141 	asr	r0, r1, #2
4000286c:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002870:	e2011003 	and	r1, r1, #3
40002874:	e1a01181 	lsl	r1, r1, #3
40002878:	e3a040ff 	mov	r4, #255	; 0xff
4000287c:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002880:	e1ccc114 	bic	ip, ip, r4, lsl r1
40002884:	e18c2112 	orr	r2, ip, r2, lsl r1
40002888:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
4000288c:	e8bd0030 	pop	{r4, r5}
40002890:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002894:	e3443001 	movt	r3, #16385	; 0x4001
40002898:	e1a04fc1 	asr	r4, r1, #31
4000289c:	e0833100 	add	r3, r3, r0, lsl #2
400028a0:	e1a0c141 	asr	ip, r1, #2
400028a4:	e1a04f24 	lsr	r4, r4, #30
400028a8:	e5933060 	ldr	r3, [r3, #96]	; 0x60
400028ac:	e3a050ff 	mov	r5, #255	; 0xff
400028b0:	e0811004 	add	r1, r1, r4
400028b4:	e2011003 	and	r1, r1, #3
400028b8:	e793010c 	ldr	r0, [r3, ip, lsl #2]
400028bc:	e0641001 	rsb	r1, r4, r1
400028c0:	e1a01181 	lsl	r1, r1, #3
400028c4:	e1c00115 	bic	r0, r0, r5, lsl r1
400028c8:	e1802112 	orr	r2, r0, r2, lsl r1
400028cc:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
400028d0:	e8bd0030 	pop	{r4, r5}
400028d4:	e12fff1e 	bx	lr

400028d8 <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
400028d8:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
400028dc:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
400028e0:	e3073918 	movw	r3, #31000	; 0x7918
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
400028e4:	da00000c 	ble	4000291c <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
400028e8:	e3443001 	movt	r3, #16385	; 0x4001
400028ec:	e1a00141 	asr	r0, r1, #2
400028f0:	e5933070 	ldr	r3, [r3, #112]	; 0x70
400028f4:	e2011003 	and	r1, r1, #3
400028f8:	e1a01181 	lsl	r1, r1, #3
400028fc:	e3a040ff 	mov	r4, #255	; 0xff
40002900:	e202200f 	and	r2, r2, #15
40002904:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002908:	e1ccc114 	bic	ip, ip, r4, lsl r1
4000290c:	e18c1112 	orr	r1, ip, r2, lsl r1
40002910:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
40002914:	e8bd0030 	pop	{r4, r5}
40002918:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
4000291c:	e3443001 	movt	r3, #16385	; 0x4001
40002920:	e1a04fc1 	asr	r4, r1, #31
40002924:	e0833100 	add	r3, r3, r0, lsl #2
40002928:	e1a0c141 	asr	ip, r1, #2
4000292c:	e1a04f24 	lsr	r4, r4, #30
40002930:	e5933070 	ldr	r3, [r3, #112]	; 0x70
40002934:	e3a050ff 	mov	r5, #255	; 0xff
40002938:	e0811004 	add	r1, r1, r4
4000293c:	e202200f 	and	r2, r2, #15
40002940:	e2011003 	and	r1, r1, #3
40002944:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002948:	e0641001 	rsb	r1, r4, r1
4000294c:	e1a01181 	lsl	r1, r1, #3
40002950:	e1c00115 	bic	r0, r0, r5, lsl r1
40002954:	e1801112 	orr	r1, r0, r2, lsl r1
40002958:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
4000295c:	e8bd0030 	pop	{r4, r5}
40002960:	e12fff1e 	bx	lr

40002964 <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002964:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002968:	e3073918 	movw	r3, #31000	; 0x7918
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
4000296c:	da000007 	ble	40002990 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40002970:	e3443001 	movt	r3, #16385	; 0x4001
40002974:	e201201f 	and	r2, r1, #31
40002978:	e3a00001 	mov	r0, #1
4000297c:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002980:	e1a012c1 	asr	r1, r1, #5
40002984:	e1a02210 	lsl	r2, r0, r2
40002988:	e7832101 	str	r2, [r3, r1, lsl #2]
4000298c:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002990:	e3443001 	movt	r3, #16385	; 0x4001
40002994:	e3a02001 	mov	r2, #1
40002998:	e0833100 	add	r3, r3, r0, lsl #2
4000299c:	e1a01112 	lsl	r1, r2, r1
400029a0:	e5933080 	ldr	r3, [r3, #128]	; 0x80
400029a4:	e5831000 	str	r1, [r3]
400029a8:	e12fff1e 	bx	lr

400029ac <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
400029ac:	e3073918 	movw	r3, #31000	; 0x7918
400029b0:	e3443001 	movt	r3, #16385	; 0x4001
400029b4:	e0830100 	add	r0, r3, r0, lsl #2
400029b8:	e5903090 	ldr	r3, [r0, #144]	; 0x90
400029bc:	e5930000 	ldr	r0, [r3]
}
400029c0:	e7ec0050 	ubfx	r0, r0, #0, #13
400029c4:	e12fff1e 	bx	lr

400029c8 <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
400029c8:	e3073918 	movw	r3, #31000	; 0x7918
400029cc:	e3443001 	movt	r3, #16385	; 0x4001
400029d0:	e0830100 	add	r0, r3, r0, lsl #2
400029d4:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
400029d8:	e5831000 	str	r1, [r3]
400029dc:	e12fff1e 	bx	lr

400029e0 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
400029e0:	e1822801 	orr	r2, r2, r1, lsl #16
400029e4:	e3a03000 	mov	r3, #0
400029e8:	e3413049 	movt	r3, #4169	; 0x1049
400029ec:	e1820c00 	orr	r0, r2, r0, lsl #24
400029f0:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
400029f4:	e12fff1e 	bx	lr

400029f8 <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
400029f8:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400029fc:	e307160c 	movw	r1, #30220	; 0x760c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002a00:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40002a04:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002a08:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
40002a0c:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
40002a10:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002a14:	e3025ef8 	movw	r5, #12024	; 0x2ef8
40002a18:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002a1c:	e1a00004 	mov	r0, r4
40002a20:	e3441001 	movt	r1, #16385	; 0x4001
40002a24:	e1a02003 	mov	r2, r3
40002a28:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
40002a2c:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40002a30:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
40002a34:	eb000f66 	bl	400067d4 <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002a38:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
40002a3c:	e30852d0 	movw	r5, #33488	; 0x82d0
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002a40:	e30e7f08 	movw	r7, #61192	; 0xef08
40002a44:	e3445001 	movt	r5, #16385	; 0x4001
40002a48:	e3447000 	movt	r7, #16384	; 0x4000
40002a4c:	e306cee8 	movw	ip, #28392	; 0x6ee8
40002a50:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002a54:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
40002a58:	e1a0a005 	mov	sl, r5
40002a5c:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002a60:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
40002a64:	e2844007 	add	r4, r4, #7
40002a68:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002a6c:	e3a07000 	mov	r7, #0
40002a70:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
40002a74:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
40002a78:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
40002a7c:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002a80:	e5d15000 	ldrb	r5, [r1]
40002a84:	e3550000 	cmp	r5, #0
40002a88:	0a00011b 	beq	40002efc <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
40002a8c:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40002a90:	e2818001 	add	r8, r1, #1
40002a94:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
40002a98:	9a000119 	bls	40002f04 <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
40002a9c:	e5d12001 	ldrb	r2, [r1, #1]
40002aa0:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002aa4:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
40002aa8:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002aac:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40002ab0:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002ab4:	e59c0000 	ldr	r0, [ip]
40002ab8:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002abc:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
40002ac0:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002ac4:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002ac8:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
40002acc:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002ad0:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002ad4:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40002ad8:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002adc:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40002ae0:	e0842082 	add	r2, r4, r2, lsl #1
40002ae4:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
40002ae8:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
40002aec:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002af0:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002af4:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002af8:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002afc:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40002b00:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40002b04:	e0852003 	add	r2, r5, r3
40002b08:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40002b0c:	e0851001 	add	r1, r5, r1
40002b10:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002b14:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
40002b18:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
40002b1c:	1a000175 	bne	400030f8 <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
40002b20:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40002b24:	e3530001 	cmp	r3, #1
40002b28:	13530018 	cmpne	r3, #24
40002b2c:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
40002b30:	13a00d5b 	movne	r0, #5824	; 0x16c0
40002b34:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002b38:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
40002b3c:	e0802282 	add	r2, r0, r2, lsl #5
40002b40:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40002b44:	e0811101 	add	r1, r1, r1, lsl #2
40002b48:	e1a0c005 	mov	ip, r5
40002b4c:	e0882002 	add	r2, r8, r2
40002b50:	e0874381 	add	r4, r7, r1, lsl #7
40002b54:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40002b58:	e0844283 	add	r4, r4, r3, lsl #5
40002b5c:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40002b60:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
40002b64:	e5941004 	ldr	r1, [r4, #4]
40002b68:	e5942008 	ldr	r2, [r4, #8]
40002b6c:	e594300c 	ldr	r3, [r4, #12]
40002b70:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002b74:	e5940010 	ldr	r0, [r4, #16]
40002b78:	e5941014 	ldr	r1, [r4, #20]
40002b7c:	e5942018 	ldr	r2, [r4, #24]
40002b80:	e594301c 	ldr	r3, [r4, #28]
40002b84:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002b88:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002b8c:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002b90:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40002b94:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002b98:	f26221f6 	vorr	q9, q9, q11
40002b9c:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002ba0:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002ba4:	f26001f4 	vorr	q8, q8, q10
40002ba8:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002bac:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002bb0:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
40002bb4:	e3a01002 	mov	r1, #2
40002bb8:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
40002bbc:	e3a07001 	mov	r7, #1
40002bc0:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
40002bc4:	e3a09000 	mov	r9, #0
40002bc8:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002bcc:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
40002bd0:	e2888018 	add	r8, r8, #24
40002bd4:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002bd8:	e28cc019 	add	ip, ip, #25
40002bdc:	e280001a 	add	r0, r0, #26
40002be0:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
40002be4:	e0844007 	add	r4, r4, r7
40002be8:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
40002bec:	e0855001 	add	r5, r5, r1
40002bf0:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
40002bf4:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
40002bf8:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
40002bfc:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
40002c00:	e24b2f55 	sub	r2, fp, #340	; 0x154
40002c04:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
40002c08:	e2422001 	sub	r2, r2, #1
40002c0c:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
40002c10:	e5d00000 	ldrb	r0, [r0]
40002c14:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
40002c18:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
40002c1c:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40002c20:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
40002c24:	e5d33001 	ldrb	r3, [r3, #1]
40002c28:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002c2c:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
40002c30:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
40002c34:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
40002c38:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
40002c3c:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c40:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002c44:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
40002c48:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
40002c4c:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c50:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002c54:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
40002c58:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c5c:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002c60:	03a02000 	moveq	r2, #0
40002c64:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002c68:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002c6c:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002c70:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002c74:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002c78:	03a03000 	moveq	r3, #0
40002c7c:	13e03000 	mvnne	r3, #0
40002c80:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002c84:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
40002c88:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002c8c:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
40002c90:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002c94:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
40002c98:	e0258995 	mla	r5, r5, r9, r8
40002c9c:	e59a8000 	ldr	r8, [sl]
40002ca0:	e1a05085 	lsl	r5, r5, #1
40002ca4:	e18820b5 	strh	r2, [r8, r5]
40002ca8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002cac:	e08a8285 	add	r8, sl, r5, lsl #5
40002cb0:	e59a5000 	ldr	r5, [sl]
40002cb4:	e5988014 	ldr	r8, [r8, #20]
40002cb8:	e0280998 	mla	r8, r8, r9, r0
40002cbc:	e1a08088 	lsl	r8, r8, #1
40002cc0:	e18520b8 	strh	r2, [r5, r8]
40002cc4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002cc8:	e08a8285 	add	r8, sl, r5, lsl #5
40002ccc:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002cd0:	e5988014 	ldr	r8, [r8, #20]
40002cd4:	e0285998 	mla	r8, r8, r9, r5
40002cd8:	e59a5000 	ldr	r5, [sl]
40002cdc:	e1a08088 	lsl	r8, r8, #1
40002ce0:	e18520b8 	strh	r2, [r5, r8]
40002ce4:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002ce8:	e08a8285 	add	r8, sl, r5, lsl #5
40002cec:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002cf0:	e5988014 	ldr	r8, [r8, #20]
40002cf4:	e0285798 	mla	r8, r8, r7, r5
40002cf8:	e59a5000 	ldr	r5, [sl]
40002cfc:	e1a08088 	lsl	r8, r8, #1
40002d00:	e18520b8 	strh	r2, [r5, r8]
40002d04:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002d08:	e08a8285 	add	r8, sl, r5, lsl #5
40002d0c:	e59a5000 	ldr	r5, [sl]
40002d10:	e5988014 	ldr	r8, [r8, #20]
40002d14:	e0280798 	mla	r8, r8, r7, r0
40002d18:	e1a08088 	lsl	r8, r8, #1
40002d1c:	e18520b8 	strh	r2, [r5, r8]
40002d20:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002d24:	e08a8285 	add	r8, sl, r5, lsl #5
40002d28:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002d2c:	e5988014 	ldr	r8, [r8, #20]
40002d30:	e0285798 	mla	r8, r8, r7, r5
40002d34:	e59a5000 	ldr	r5, [sl]
40002d38:	e1a08088 	lsl	r8, r8, #1
40002d3c:	e18520b8 	strh	r2, [r5, r8]
40002d40:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002d44:	e08a8285 	add	r8, sl, r5, lsl #5
40002d48:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002d4c:	e5988014 	ldr	r8, [r8, #20]
40002d50:	e0285198 	mla	r8, r8, r1, r5
40002d54:	e2855003 	add	r5, r5, #3
40002d58:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
40002d5c:	e59a5000 	ldr	r5, [sl]
40002d60:	e1a08088 	lsl	r8, r8, #1
40002d64:	e18520b8 	strh	r2, [r5, r8]
40002d68:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002d6c:	e08a8285 	add	r8, sl, r5, lsl #5
40002d70:	e59a5000 	ldr	r5, [sl]
40002d74:	e5988014 	ldr	r8, [r8, #20]
40002d78:	e0280198 	mla	r8, r8, r1, r0
40002d7c:	e2800003 	add	r0, r0, #3
40002d80:	e1a08088 	lsl	r8, r8, #1
40002d84:	e18520b8 	strh	r2, [r5, r8]
40002d88:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002d8c:	e08a8285 	add	r8, sl, r5, lsl #5
40002d90:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002d94:	e5988014 	ldr	r8, [r8, #20]
40002d98:	e0285198 	mla	r8, r8, r1, r5
40002d9c:	e2855003 	add	r5, r5, #3
40002da0:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
40002da4:	e59a5000 	ldr	r5, [sl]
40002da8:	e1a08088 	lsl	r8, r8, #1
40002dac:	e18520b8 	strh	r2, [r5, r8]
40002db0:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002db4:	e59a8000 	ldr	r8, [sl]
40002db8:	e08a2282 	add	r2, sl, r2, lsl #5
40002dbc:	e5922014 	ldr	r2, [r2, #20]
40002dc0:	e0226992 	mla	r2, r2, r9, r6
40002dc4:	e1a02082 	lsl	r2, r2, #1
40002dc8:	e18830b2 	strh	r3, [r8, r2]
40002dcc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002dd0:	e59a8000 	ldr	r8, [sl]
40002dd4:	e08a2282 	add	r2, sl, r2, lsl #5
40002dd8:	e5922014 	ldr	r2, [r2, #20]
40002ddc:	e0224992 	mla	r2, r2, r9, r4
40002de0:	e1a02082 	lsl	r2, r2, #1
40002de4:	e18830b2 	strh	r3, [r8, r2]
40002de8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002dec:	e59a8000 	ldr	r8, [sl]
40002df0:	e08a2282 	add	r2, sl, r2, lsl #5
40002df4:	e5922014 	ldr	r2, [r2, #20]
40002df8:	e022c992 	mla	r2, r2, r9, ip
40002dfc:	e1a02082 	lsl	r2, r2, #1
40002e00:	e18830b2 	strh	r3, [r8, r2]
40002e04:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002e08:	e59a8000 	ldr	r8, [sl]
40002e0c:	e08a2282 	add	r2, sl, r2, lsl #5
40002e10:	e5922014 	ldr	r2, [r2, #20]
40002e14:	e0226792 	mla	r2, r2, r7, r6
40002e18:	e1a02082 	lsl	r2, r2, #1
40002e1c:	e18830b2 	strh	r3, [r8, r2]
40002e20:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002e24:	e59a8000 	ldr	r8, [sl]
40002e28:	e08a2282 	add	r2, sl, r2, lsl #5
40002e2c:	e5922014 	ldr	r2, [r2, #20]
40002e30:	e0224792 	mla	r2, r2, r7, r4
40002e34:	e1a02082 	lsl	r2, r2, #1
40002e38:	e18830b2 	strh	r3, [r8, r2]
40002e3c:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002e40:	e59a8000 	ldr	r8, [sl]
40002e44:	e08a2282 	add	r2, sl, r2, lsl #5
40002e48:	e5922014 	ldr	r2, [r2, #20]
40002e4c:	e022c792 	mla	r2, r2, r7, ip
40002e50:	e1a02082 	lsl	r2, r2, #1
40002e54:	e18830b2 	strh	r3, [r8, r2]
40002e58:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002e5c:	e59a8000 	ldr	r8, [sl]
40002e60:	e08a2282 	add	r2, sl, r2, lsl #5
40002e64:	e5922014 	ldr	r2, [r2, #20]
40002e68:	e0226192 	mla	r2, r2, r1, r6
40002e6c:	e2866003 	add	r6, r6, #3
40002e70:	e1a02082 	lsl	r2, r2, #1
40002e74:	e18830b2 	strh	r3, [r8, r2]
40002e78:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002e7c:	e59a8000 	ldr	r8, [sl]
40002e80:	e08a2282 	add	r2, sl, r2, lsl #5
40002e84:	e5922014 	ldr	r2, [r2, #20]
40002e88:	e0224192 	mla	r2, r2, r1, r4
40002e8c:	e2844003 	add	r4, r4, #3
40002e90:	e1a02082 	lsl	r2, r2, #1
40002e94:	e18830b2 	strh	r3, [r8, r2]
40002e98:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002e9c:	e59a8000 	ldr	r8, [sl]
40002ea0:	e08a2282 	add	r2, sl, r2, lsl #5
40002ea4:	e5922014 	ldr	r2, [r2, #20]
40002ea8:	e022c192 	mla	r2, r2, r1, ip
40002eac:	e28cc003 	add	ip, ip, #3
40002eb0:	e1a02082 	lsl	r2, r2, #1
40002eb4:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002eb8:	1affff60 	bne	40002c40 <Lcd_Printf.constprop.0+0x248>
40002ebc:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
40002ec0:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40002ec4:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40002ec8:	e2877003 	add	r7, r7, #3
40002ecc:	e2811003 	add	r1, r1, #3
40002ed0:	e2888002 	add	r8, r8, #2
40002ed4:	e158000c 	cmp	r8, ip
40002ed8:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
40002edc:	1affff46 	bne	40002bfc <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002ee0:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002ee4:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002ee8:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40002eec:	e28cc030 	add	ip, ip, #48	; 0x30
40002ef0:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002ef4:	e3550000 	cmp	r5, #0
40002ef8:	1afffee3 	bne	40002a8c <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40002efc:	e24bd028 	sub	sp, fp, #40	; 0x28
40002f00:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002f04:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
40002f08:	e24b3f55 	sub	r3, fp, #340	; 0x154
40002f0c:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
40002f10:	e3a0c001 	mov	ip, #1
40002f14:	e5940000 	ldr	r0, [r4]
40002f18:	e5941004 	ldr	r1, [r4, #4]
40002f1c:	e24b4f53 	sub	r4, fp, #332	; 0x14c
40002f20:	e0875205 	add	r5, r7, r5, lsl #4
40002f24:	e284900f 	add	r9, r4, #15
40002f28:	e2448001 	sub	r8, r4, #1
40002f2c:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
40002f30:	e8a30003 	stmia	r3!, {r0, r1}
40002f34:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40002f38:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
40002f3c:	e2877002 	add	r7, r7, #2
40002f40:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
40002f44:	e5951004 	ldr	r1, [r5, #4]
40002f48:	e5952008 	ldr	r2, [r5, #8]
40002f4c:	e595300c 	ldr	r3, [r5, #12]
40002f50:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
40002f54:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
40002f58:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002f5c:	e5950010 	ldr	r0, [r5, #16]
40002f60:	e5951014 	ldr	r1, [r5, #20]
40002f64:	e5952018 	ldr	r2, [r5, #24]
40002f68:	e595301c 	ldr	r3, [r5, #28]
40002f6c:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002f70:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002f74:	e085500c 	add	r5, r5, ip
40002f78:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
40002f7c:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
40002f80:	e24b0f55 	sub	r0, fp, #340	; 0x154
40002f84:	e2406001 	sub	r6, r0, #1
40002f88:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
40002f8c:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002f90:	e24c5001 	sub	r5, ip, #1
40002f94:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
40002f98:	e28c4001 	add	r4, ip, #1
40002f9c:	e5f78001 	ldrb	r8, [r7, #1]!
40002fa0:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
40002fa4:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fa8:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002fac:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fb0:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002fb4:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fb8:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002fbc:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fc0:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002fc4:	03a03000 	moveq	r3, #0
40002fc8:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002fcc:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002fd0:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fd4:	e0270597 	mla	r7, r7, r5, r0
40002fd8:	e1a07087 	lsl	r7, r7, #1
40002fdc:	e18830b7 	strh	r3, [r8, r7]
40002fe0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002fe4:	e59a8000 	ldr	r8, [sl]
40002fe8:	e08a7287 	add	r7, sl, r7, lsl #5
40002fec:	e5977014 	ldr	r7, [r7, #20]
40002ff0:	e0271597 	mla	r7, r7, r5, r1
40002ff4:	e1a07087 	lsl	r7, r7, #1
40002ff8:	e18830b7 	strh	r3, [r8, r7]
40002ffc:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003000:	e59a8000 	ldr	r8, [sl]
40003004:	e08a7287 	add	r7, sl, r7, lsl #5
40003008:	e5977014 	ldr	r7, [r7, #20]
4000300c:	e0272597 	mla	r7, r7, r5, r2
40003010:	e1a07087 	lsl	r7, r7, #1
40003014:	e18830b7 	strh	r3, [r8, r7]
40003018:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000301c:	e59a8000 	ldr	r8, [sl]
40003020:	e08a7287 	add	r7, sl, r7, lsl #5
40003024:	e5977014 	ldr	r7, [r7, #20]
40003028:	e0270c97 	mla	r7, r7, ip, r0
4000302c:	e1a07087 	lsl	r7, r7, #1
40003030:	e18830b7 	strh	r3, [r8, r7]
40003034:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003038:	e59a8000 	ldr	r8, [sl]
4000303c:	e08a7287 	add	r7, sl, r7, lsl #5
40003040:	e5977014 	ldr	r7, [r7, #20]
40003044:	e0271c97 	mla	r7, r7, ip, r1
40003048:	e1a07087 	lsl	r7, r7, #1
4000304c:	e18830b7 	strh	r3, [r8, r7]
40003050:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003054:	e59a8000 	ldr	r8, [sl]
40003058:	e08a7287 	add	r7, sl, r7, lsl #5
4000305c:	e5977014 	ldr	r7, [r7, #20]
40003060:	e0272c97 	mla	r7, r7, ip, r2
40003064:	e1a07087 	lsl	r7, r7, #1
40003068:	e18830b7 	strh	r3, [r8, r7]
4000306c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003070:	e59a8000 	ldr	r8, [sl]
40003074:	e08a7287 	add	r7, sl, r7, lsl #5
40003078:	e5977014 	ldr	r7, [r7, #20]
4000307c:	e0270497 	mla	r7, r7, r4, r0
40003080:	e2800003 	add	r0, r0, #3
40003084:	e1a07087 	lsl	r7, r7, #1
40003088:	e18830b7 	strh	r3, [r8, r7]
4000308c:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40003090:	e59a8000 	ldr	r8, [sl]
40003094:	e08a7287 	add	r7, sl, r7, lsl #5
40003098:	e5977014 	ldr	r7, [r7, #20]
4000309c:	e0271497 	mla	r7, r7, r4, r1
400030a0:	e2811003 	add	r1, r1, #3
400030a4:	e1a07087 	lsl	r7, r7, #1
400030a8:	e18830b7 	strh	r3, [r8, r7]
400030ac:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400030b0:	e59a8000 	ldr	r8, [sl]
400030b4:	e08a7287 	add	r7, sl, r7, lsl #5
400030b8:	e5977014 	ldr	r7, [r7, #20]
400030bc:	e0272497 	mla	r7, r7, r4, r2
400030c0:	e2822003 	add	r2, r2, #3
400030c4:	e1a07087 	lsl	r7, r7, #1
400030c8:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400030cc:	1affffb5 	bne	40002fa8 <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400030d0:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
400030d4:	e28cc003 	add	ip, ip, #3
400030d8:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
400030dc:	e1540005 	cmp	r4, r5
400030e0:	1affffa5 	bne	40002f7c <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400030e4:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400030e8:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400030ec:	e2844018 	add	r4, r4, #24
400030f0:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
400030f4:	eafffe61 	b	40002a80 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400030f8:	e3530001 	cmp	r3, #1
400030fc:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003100:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003104:	13a04d71 	movne	r4, #7232	; 0x1c40
40003108:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
4000310c:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
40003110:	e0842282 	add	r2, r4, r2, lsl #5
40003114:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003118:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
4000311c:	e1a06286 	lsl	r6, r6, #5
40003120:	e0800100 	add	r0, r0, r0, lsl #2
40003124:	e24b5f53 	sub	r5, fp, #332	; 0x14c
40003128:	e0611181 	rsb	r1, r1, r1, lsl #3
4000312c:	e1a0c005 	mov	ip, r5
40003130:	e0840380 	add	r0, r4, r0, lsl #7
40003134:	e0882002 	add	r2, r8, r2
40003138:	e0861381 	add	r1, r6, r1, lsl #7
4000313c:	e0804283 	add	r4, r0, r3, lsl #5
40003140:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
40003144:	e0887001 	add	r7, r8, r1
40003148:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000314c:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003150:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003154:	e1a07006 	mov	r7, r6
40003158:	e2866010 	add	r6, r6, #16
4000315c:	e5941004 	ldr	r1, [r4, #4]
40003160:	e5942008 	ldr	r2, [r4, #8]
40003164:	e594300c 	ldr	r3, [r4, #12]
40003168:	f4676a0f 	vld1.8	{d22-d23}, [r7]
4000316c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003170:	e5940010 	ldr	r0, [r4, #16]
40003174:	e5941014 	ldr	r1, [r4, #20]
40003178:	e5942018 	ldr	r2, [r4, #24]
4000317c:	e594301c 	ldr	r3, [r4, #28]
40003180:	f4664a0f 	vld1.8	{d20-d21}, [r6]
40003184:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003188:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
4000318c:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40003190:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
40003194:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40003198:	f26221fa 	vorr	q9, q9, q13
4000319c:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
400031a0:	f26221f6 	vorr	q9, q9, q11
400031a4:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
400031a8:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
400031ac:	f26001f4 	vorr	q8, q8, q10
400031b0:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
400031b4:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
400031b8:	eafffe7c 	b	40002bb0 <Lcd_Printf.constprop.0+0x1b8>

400031bc <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
400031bc:	e12fff1e 	bx	lr

400031c0 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400031c0:	e3a03903 	mov	r3, #49152	; 0xc000
400031c4:	e3413003 	movt	r3, #4099	; 0x1003
400031c8:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400031cc:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400031d0:	e3c22001 	bic	r2, r2, #1
400031d4:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400031d8:	e5932234 	ldr	r2, [r3, #564]	; 0x234
400031dc:	e3c2200f 	bic	r2, r2, #15
400031e0:	e3822006 	orr	r2, r2, #6
400031e4:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400031e8:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400031ec:	e3822001 	orr	r2, r2, #1
400031f0:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400031f4:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400031f8:	e3c2200f 	bic	r2, r2, #15
400031fc:	e3822004 	orr	r2, r2, #4
40003200:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003204:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
40003208:	e3a03903 	mov	r3, #49152	; 0xc000
4000320c:	e3413003 	movt	r3, #4099	; 0x1003
40003210:	e3120001 	tst	r2, #1
40003214:	1afffffa 	bne	40003204 <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003218:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
4000321c:	e3822001 	orr	r2, r2, #1
40003220:	e5832934 	str	r2, [r3, #2356]	; 0x934
40003224:	e12fff1e 	bx	lr

40003228 <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003228:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
4000322c:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003230:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003234:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40003238:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
4000323c:	e3c22001 	bic	r2, r2, #1
40003240:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40003244:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40003248:	e3c2200f 	bic	r2, r2, #15
4000324c:	e3822006 	orr	r2, r2, #6
40003250:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40003254:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40003258:	e3822001 	orr	r2, r2, #1
4000325c:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40003260:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40003264:	e3c2200f 	bic	r2, r2, #15
40003268:	e3822004 	orr	r2, r2, #4
4000326c:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40003270:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
40003274:	e3a02903 	mov	r2, #49152	; 0xc000
40003278:	e3412003 	movt	r2, #4099	; 0x1003
4000327c:	e2133001 	ands	r3, r3, #1
40003280:	1afffffa 	bne	40003270 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40003284:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003288:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
4000328c:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40003290:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40003294:	e3a01545 	mov	r1, #289406976	; 0x11400000
40003298:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
4000329c:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400032a0:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400032a4:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400032a8:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400032ac:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
400032b0:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
400032b4:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
400032b8:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400032bc:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
400032c0:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
400032c4:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400032c8:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400032cc:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
400032d0:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
400032d4:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400032d8:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
400032dc:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
400032e0:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
400032e4:	e3a02547 	mov	r2, #297795584	; 0x11c00000
400032e8:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
400032ec:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
400032f0:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
400032f4:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
400032f8:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
400032fc:	e1a04824 	lsr	r4, r4, #16
40003300:	e1a04804 	lsl	r4, r4, #16
40003304:	e3844c22 	orr	r4, r4, #8704	; 0x2200
40003308:	e3844022 	orr	r4, r4, #34	; 0x22
4000330c:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
40003310:	e5914188 	ldr	r4, [r1, #392]	; 0x188
40003314:	e1a04824 	lsr	r4, r4, #16
40003318:	e1a04804 	lsl	r4, r4, #16
4000331c:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40003320:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40003324:	e1a04824 	lsr	r4, r4, #16
40003328:	e1a04804 	lsl	r4, r4, #16
4000332c:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
40003330:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
40003334:	e1a04824 	lsr	r4, r4, #16
40003338:	e1a04804 	lsl	r4, r4, #16
4000333c:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
40003340:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
40003344:	e3c440ff 	bic	r4, r4, #255	; 0xff
40003348:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
4000334c:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
40003350:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
40003354:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
40003358:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
4000335c:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
40003360:	e3844080 	orr	r4, r4, #128	; 0x80
40003364:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40003368:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
4000336c:	e3c4400f 	bic	r4, r4, #15
40003370:	e3844002 	orr	r4, r4, #2
40003374:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40003378:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
4000337c:	e3844002 	orr	r4, r4, #2
40003380:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40003384:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40003388:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
4000338c:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40003390:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40003394:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40003398:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
4000339c:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
400033a0:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
400033a4:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
400033a8:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
400033ac:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
400033b0:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
400033b4:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
400033b8:	e3833080 	orr	r3, r3, #128	; 0x80
400033bc:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
400033c0:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
400033c4:	e3c3300f 	bic	r3, r3, #15
400033c8:	e3833002 	orr	r3, r3, #2
400033cc:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
400033d0:	e5923000 	ldr	r3, [r2]
400033d4:	e3833003 	orr	r3, r3, #3
400033d8:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
400033dc:	e5923034 	ldr	r3, [r2, #52]	; 0x34
400033e0:	e383301f 	orr	r3, r3, #31
400033e4:	e5823034 	str	r3, [r2, #52]	; 0x34
}
400033e8:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
400033ec:	e12fff1e 	bx	lr

400033f0 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
400033f0:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
400033f4:	e30822d0 	movw	r2, #33488	; 0x82d0
400033f8:	e1a04280 	lsl	r4, r0, #5
400033fc:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003400:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003404:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003408:	e2877004 	add	r7, r7, #4
4000340c:	e593a004 	ldr	sl, [r3, #4]
40003410:	e1a07207 	lsl	r7, r7, #4
40003414:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
40003418:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
4000341c:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003420:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003424:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003428:	e7eaa05a 	ubfx	sl, sl, #0, #11
4000342c:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003430:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003434:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003438:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
4000343c:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003440:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40003444:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003448:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
4000344c:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003450:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40003454:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40003458:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
4000345c:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40003460:	e5936004 	ldr	r6, [r3, #4]
40003464:	e086700a 	add	r7, r6, sl
40003468:	e5936010 	ldr	r6, [r3, #16]
4000346c:	e2477001 	sub	r7, r7, #1
40003470:	e58d7000 	str	r7, [sp]
40003474:	e5937008 	ldr	r7, [r3, #8]
40003478:	e59d5000 	ldr	r5, [sp]
4000347c:	e087a006 	add	sl, r7, r6
40003480:	e24aa001 	sub	sl, sl, #1
40003484:	e7ea7055 	ubfx	r7, r5, #0, #11
40003488:	e7eaa05a 	ubfx	sl, sl, #0, #11
4000348c:	e18a7587 	orr	r7, sl, r7, lsl #11
40003490:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40003494:	1a000026 	bne	40003534 <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40003498:	e5923010 	ldr	r3, [r2, #16]
4000349c:	e592500c 	ldr	r5, [r2, #12]
400034a0:	e0030395 	mul	r3, r5, r3
400034a4:	e1a030a3 	lsr	r3, r3, #1
400034a8:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400034ac:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
400034b0:	e1a08080 	lsl	r8, r0, #1
400034b4:	e30739c8 	movw	r3, #31176	; 0x79c8
400034b8:	e3443001 	movt	r3, #16385	; 0x4001
400034bc:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400034c0:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
400034c4:	e2877014 	add	r7, r7, #20
400034c8:	e7935108 	ldr	r5, [r3, r8, lsl #2]
400034cc:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400034d0:	e280a647 	add	sl, r0, #74448896	; 0x4700000
400034d4:	e7ecc05c 	ubfx	ip, ip, #0, #13
400034d8:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
400034dc:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400034e0:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
400034e4:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
400034e8:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400034ec:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
400034f0:	e089c005 	add	ip, r9, r5
400034f4:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
400034f8:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
400034fc:	9a000013 	bls	40003550 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40003500:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40003504:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40003508:	e5923020 	ldr	r3, [r2, #32]
4000350c:	e1a03103 	lsl	r3, r3, #2
40003510:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40003514:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40003518:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
4000351c:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40003520:	03c33001 	biceq	r3, r3, #1
40003524:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40003528:	e28dd00c 	add	sp, sp, #12
4000352c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003530:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40003534:	e2405001 	sub	r5, r0, #1
40003538:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
4000353c:	95935010 	ldrls	r5, [r3, #16]
40003540:	9593300c 	ldrls	r3, [r3, #12]
40003544:	90030593 	mulls	r3, r3, r5
40003548:	9588304c 	strls	r3, [r8, #76]	; 0x4c
4000354c:	eaffffd6 	b	400034ac <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40003550:	e288c001 	add	ip, r8, #1
40003554:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40003558:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
4000355c:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40003560:	e0899003 	add	r9, r9, r3
40003564:	e5879034 	str	r9, [r7, #52]	; 0x34
40003568:	eaffffe4 	b	40003500 <Lcd_Win_Init+0x110>

4000356c <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000356c:	e30832d0 	movw	r3, #33488	; 0x82d0
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40003570:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003574:	e3443001 	movt	r3, #16385	; 0x4001
40003578:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
4000357c:	e593c000 	ldr	ip, [r3]
40003580:	e0833284 	add	r3, r3, r4, lsl #5
40003584:	e5933014 	ldr	r3, [r3, #20]
40003588:	e0210193 	mla	r1, r3, r1, r0
4000358c:	e1a03081 	lsl	r3, r1, #1
40003590:	e18c20b3 	strh	r2, [ip, r3]
}
40003594:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003598:	e12fff1e 	bx	lr

4000359c <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
4000359c:	e30832d0 	movw	r3, #33488	; 0x82d0
400035a0:	e3443001 	movt	r3, #16385	; 0x4001
400035a4:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
400035a8:	e5932000 	ldr	r2, [r3]
400035ac:	e083328c 	add	r3, r3, ip, lsl #5
400035b0:	e5933014 	ldr	r3, [r3, #20]
400035b4:	e0210193 	mla	r1, r3, r1, r0
400035b8:	e1a03081 	lsl	r3, r1, #1
400035bc:	e19200b3 	ldrh	r0, [r2, r3]
}
400035c0:	e12fff1e 	bx	lr

400035c4 <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
400035c4:	e30832d0 	movw	r3, #33488	; 0x82d0
400035c8:	e3443001 	movt	r3, #16385	; 0x4001
400035cc:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
400035d0:	e5932000 	ldr	r2, [r3]
400035d4:	e083328c 	add	r3, r3, ip, lsl #5
400035d8:	e5933014 	ldr	r3, [r3, #20]
400035dc:	e0200193 	mla	r0, r3, r1, r0
}
400035e0:	e0820080 	add	r0, r2, r0, lsl #1
400035e4:	e12fff1e 	bx	lr

400035e8 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
400035e8:	e30812d0 	movw	r1, #33488	; 0x82d0
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
400035ec:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
400035f0:	e3441001 	movt	r1, #16385	; 0x4001
400035f4:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
400035f8:	e0812282 	add	r2, r1, r2, lsl #5
400035fc:	e5923018 	ldr	r3, [r2, #24]
40003600:	e3530000 	cmp	r3, #0
40003604:	0a000017 	beq	40003668 <Lcd_Clr_Screen+0x80>
40003608:	e5922014 	ldr	r2, [r2, #20]
4000360c:	e3a04000 	mov	r4, #0
40003610:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003614:	e1a05004 	mov	r5, r4
40003618:	e3520000 	cmp	r2, #0
4000361c:	0a00000d 	beq	40003658 <Lcd_Clr_Screen+0x70>
40003620:	e3a00000 	mov	r0, #0
40003624:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003628:	e0220294 	mla	r2, r4, r2, r0
4000362c:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003630:	e2833001 	add	r3, r3, #1
40003634:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003638:	e1a02082 	lsl	r2, r2, #1
4000363c:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40003640:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40003644:	e081c28c 	add	ip, r1, ip, lsl #5
40003648:	e59c2014 	ldr	r2, [ip, #20]
4000364c:	e1530002 	cmp	r3, r2
40003650:	3afffff4 	bcc	40003628 <Lcd_Clr_Screen+0x40>
40003654:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40003658:	e2866001 	add	r6, r6, #1
4000365c:	e1560003 	cmp	r6, r3
40003660:	e1a04006 	mov	r4, r6
40003664:	3affffeb 	bcc	40003618 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40003668:	e8bd0070 	pop	{r4, r5, r6}
4000366c:	e12fff1e 	bx	lr

40003670 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003670:	e30812d0 	movw	r1, #33488	; 0x82d0
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40003674:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40003678:	e3441001 	movt	r1, #16385	; 0x4001
4000367c:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40003680:	e0812282 	add	r2, r1, r2, lsl #5
40003684:	e5923018 	ldr	r3, [r2, #24]
40003688:	e3530000 	cmp	r3, #0
4000368c:	0a000017 	beq	400036f0 <Lcd_Draw_Back_Color+0x80>
40003690:	e5922014 	ldr	r2, [r2, #20]
40003694:	e3a04000 	mov	r4, #0
40003698:	e6ff5070 	uxth	r5, r0
4000369c:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
400036a0:	e3520000 	cmp	r2, #0
400036a4:	0a00000d 	beq	400036e0 <Lcd_Draw_Back_Color+0x70>
400036a8:	e3a00000 	mov	r0, #0
400036ac:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400036b0:	e0220294 	mla	r2, r4, r2, r0
400036b4:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
400036b8:	e2833001 	add	r3, r3, #1
400036bc:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400036c0:	e1a02082 	lsl	r2, r2, #1
400036c4:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
400036c8:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
400036cc:	e081c28c 	add	ip, r1, ip, lsl #5
400036d0:	e59c2014 	ldr	r2, [ip, #20]
400036d4:	e1530002 	cmp	r3, r2
400036d8:	3afffff4 	bcc	400036b0 <Lcd_Draw_Back_Color+0x40>
400036dc:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
400036e0:	e2866001 	add	r6, r6, #1
400036e4:	e1560003 	cmp	r6, r3
400036e8:	e1a04006 	mov	r4, r6
400036ec:	3affffeb 	bcc	400036a0 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
400036f0:	e8bd0070 	pop	{r4, r5, r6}
400036f4:	e12fff1e 	bx	lr

400036f8 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
400036f8:	e1d230b0 	ldrh	r3, [r2]
400036fc:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40003700:	e1d230b2 	ldrh	r3, [r2, #2]
40003704:	e5813000 	str	r3, [r1]
40003708:	e12fff1e 	bx	lr

4000370c <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
4000370c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003710:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40003714:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40003718:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
4000371c:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40003720:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003724:	0a00001e 	beq	400037a4 <Lcd_Draw_BMP+0x98>
40003728:	e308c2d0 	movw	ip, #33488	; 0x82d0
4000372c:	e1a03087 	lsl	r3, r7, #1
40003730:	e344c001 	movt	ip, #16385	; 0x4001
40003734:	e3a09000 	mov	r9, #0
40003738:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
4000373c:	e3570000 	cmp	r7, #0
40003740:	0a000012 	beq	40003790 <Lcd_Draw_BMP+0x84>
40003744:	e59d400c 	ldr	r4, [sp, #12]
40003748:	e1a01002 	mov	r1, r2
4000374c:	e3a03000 	mov	r3, #0
40003750:	e58d2004 	str	r2, [sp, #4]
40003754:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003758:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
4000375c:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40003760:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003764:	e2833001 	add	r3, r3, #1
40003768:	e1570003 	cmp	r7, r3
4000376c:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003770:	e08c6282 	add	r6, ip, r2, lsl #5
40003774:	e5966014 	ldr	r6, [r6, #20]
40003778:	e0255896 	mla	r5, r6, r8, r5
4000377c:	e59c6000 	ldr	r6, [ip]
40003780:	e1a05085 	lsl	r5, r5, #1
40003784:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003788:	cafffff2 	bgt	40003758 <Lcd_Draw_BMP+0x4c>
4000378c:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003790:	e2899001 	add	r9, r9, #1
40003794:	e59d3008 	ldr	r3, [sp, #8]
40003798:	e15a0009 	cmp	sl, r9
4000379c:	e0822003 	add	r2, r2, r3
400037a0:	caffffe5 	bgt	4000373c <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
400037a4:	e28dd014 	add	sp, sp, #20
400037a8:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400037ac:	e12fff1e 	bx	lr

400037b0 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
400037b0:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
400037b4:	e24dd00c 	sub	sp, sp, #12
400037b8:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
400037bc:	e35a0000 	cmp	sl, #0
400037c0:	da00001a 	ble	40003830 <Lcd_Draw_Image+0x80>
400037c4:	e308c2d0 	movw	ip, #33488	; 0x82d0
400037c8:	e1a09083 	lsl	r9, r3, #1
400037cc:	e08aa001 	add	sl, sl, r1
400037d0:	e2428002 	sub	r8, r2, #2
400037d4:	e344c001 	movt	ip, #16385	; 0x4001
400037d8:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
400037dc:	e3530000 	cmp	r3, #0
400037e0:	da00000e 	ble	40003820 <Lcd_Draw_Image+0x70>
400037e4:	e1a02000 	mov	r2, r0
400037e8:	e1a04008 	mov	r4, r8
400037ec:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400037f0:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
400037f4:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400037f8:	e08c5283 	add	r5, ip, r3, lsl #5
400037fc:	e59c3000 	ldr	r3, [ip]
40003800:	e5955014 	ldr	r5, [r5, #20]
40003804:	e0252195 	mla	r5, r5, r1, r2
40003808:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
4000380c:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003810:	e1a05085 	lsl	r5, r5, #1
40003814:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40003818:	1afffff4 	bne	400037f0 <Lcd_Draw_Image+0x40>
4000381c:	e59d3004 	ldr	r3, [sp, #4]
40003820:	e2811001 	add	r1, r1, #1
40003824:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40003828:	e151000a 	cmp	r1, sl
4000382c:	1affffea 	bne	400037dc <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40003830:	e28dd00c 	add	sp, sp, #12
40003834:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003838:	e12fff1e 	bx	lr

4000383c <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
4000383c:	e0812080 	add	r2, r1, r0, lsl #1
40003840:	e30739c8 	movw	r3, #31176	; 0x79c8
40003844:	e3443001 	movt	r3, #16385	; 0x4001
40003848:	e7932102 	ldr	r2, [r3, r2, lsl #2]
4000384c:	e30832d0 	movw	r3, #33488	; 0x82d0
40003850:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
40003854:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003858:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
4000385c:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40003860:	e12fff1e 	bx	lr

40003864 <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003864:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40003868:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
4000386c:	e2833008 	add	r3, r3, #8
40003870:	e1a03103 	lsl	r3, r3, #2
40003874:	e5932000 	ldr	r2, [r3]
40003878:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
4000387c:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40003880:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
40003884:	e30832d0 	movw	r3, #33488	; 0x82d0
40003888:	e3443001 	movt	r3, #16385	; 0x4001
4000388c:	e0833100 	add	r3, r3, r0, lsl #2
40003890:	e58310b0 	str	r1, [r3, #176]	; 0xb0
40003894:	e12fff1e 	bx	lr

40003898 <absf>:
}

__inline double absf(double data)
{
40003898:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
4000389c:	eef50bc0 	vcmpe.f64	d16, #0.0
400038a0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400038a4:	bef11b60 	vneglt.f64	d17, d16
400038a8:	bc510b31 	vmovlt	r0, r1, d17
400038ac:	ac510b30 	vmovge	r0, r1, d16
}
400038b0:	e12fff1e 	bx	lr

400038b4 <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
400038b4:	e3a03545 	mov	r3, #289406976	; 0x11400000
400038b8:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
400038bc:	e3c2200f 	bic	r2, r2, #15
400038c0:	e3822001 	orr	r2, r2, #1
400038c4:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
400038c8:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
400038cc:	e3822001 	orr	r2, r2, #1
400038d0:	e58320a4 	str	r2, [r3, #164]	; 0xa4
400038d4:	e12fff1e 	bx	lr

400038d8 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
400038d8:	e1a0c00d 	mov	ip, sp
400038dc:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400038e0:	e24cb004 	sub	fp, ip, #4
400038e4:	e24dd01c 	sub	sp, sp, #28
400038e8:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400038ec:	e307061c 	movw	r0, #30236	; 0x761c

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400038f0:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400038f4:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400038f8:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400038fc:	e5d2600b 	ldrb	r6, [r2, #11]
40003900:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003904:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003908:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000390c:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003910:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003914:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003918:	e0855406 	add	r5, r5, r6, lsl #8
4000391c:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003920:	e0877804 	add	r7, r7, r4, lsl #16
40003924:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003928:	e5d2e018 	ldrb	lr, [r2, #24]
4000392c:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003930:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003934:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003938:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
4000393c:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003940:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003944:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003948:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
4000394c:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003950:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003954:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003958:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
4000395c:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003960:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003964:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003968:	e1a02009 	mov	r2, r9
4000396c:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003970:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003974:	eb00080b 	bl	400059a8 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
40003978:	e25aa001 	subs	sl, sl, #1
4000397c:	4a000024 	bmi	40003a14 <Lcd_Draw_BMP_File_24bpp+0x13c>
40003980:	e30842d0 	movw	r4, #33488	; 0x82d0
40003984:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
40003988:	e3570000 	cmp	r7, #0
4000398c:	0a00001c 	beq	40003a04 <Lcd_Draw_BMP_File_24bpp+0x12c>
40003990:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
40003994:	e1a03009 	mov	r3, r9
40003998:	e3a02000 	mov	r2, #0
4000399c:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
400039a0:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039a4:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
400039a8:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400039ac:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
400039b0:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400039b4:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
400039b8:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039bc:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
400039c0:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039c4:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400039c8:	e20110fc 	and	r1, r1, #252	; 0xfc
400039cc:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039d0:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400039d4:	e08111a0 	add	r1, r1, r0, lsr #3
400039d8:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039dc:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
400039e0:	e20000f8 	and	r0, r0, #248	; 0xf8
400039e4:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039e8:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
400039ec:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400039f0:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
400039f4:	1affffea 	bne	400039a4 <Lcd_Draw_BMP_File_24bpp+0xcc>
400039f8:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
400039fc:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
40003a00:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003a04:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003a08:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
40003a0c:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
40003a10:	5affffdc 	bpl	40003988 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
40003a14:	e24bd028 	sub	sp, fp, #40	; 0x28
40003a18:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

40003a1c <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003a1c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003a20:	e24dd05c 	sub	sp, sp, #92	; 0x5c
40003a24:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003a28:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003a2c:	e30e4f08 	movw	r4, #61192	; 0xef08

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003a30:	e1a09001 	mov	r9, r1
40003a34:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003a38:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
40003a3c:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003a40:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
40003a44:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003a48:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003a4c:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003a50:	e3027ef8 	movw	r7, #12024	; 0x2ef8
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003a54:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003a58:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003a5c:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003a60:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003a64:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003a68:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40003a6c:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003a70:	e28d5030 	add	r5, sp, #48	; 0x30
40003a74:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40003a78:	e0844082 	add	r4, r4, r2, lsl #1
40003a7c:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
40003a80:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
40003a84:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003a88:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003a8c:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003a90:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
40003a94:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003a98:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003a9c:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40003aa0:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003aa4:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40003aa8:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003aac:	e3580000 	cmp	r8, #0
40003ab0:	1a000097 	bne	40003d14 <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
40003ab4:	e3062ee8 	movw	r2, #28392	; 0x6ee8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003ab8:	e3530001 	cmp	r3, #1
40003abc:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003ac0:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003ac4:	13a04d5b 	movne	r4, #5824	; 0x16c0
40003ac8:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003acc:	e0820001 	add	r0, r2, r1
40003ad0:	e0841281 	add	r1, r4, r1, lsl #5
40003ad4:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40003ad8:	e2872e57 	add	r2, r7, #1392	; 0x570
40003adc:	e2822008 	add	r2, r2, #8
40003ae0:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003ae4:	e0822001 	add	r2, r2, r1
40003ae8:	e1a0400a 	mov	r4, sl
40003aec:	e0800100 	add	r0, r0, r0, lsl #2
40003af0:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40003af4:	e0875380 	add	r5, r7, r0, lsl #7
40003af8:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40003afc:	e0855283 	add	r5, r5, r3, lsl #5
40003b00:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
40003b04:	e5951004 	ldr	r1, [r5, #4]
40003b08:	e5952008 	ldr	r2, [r5, #8]
40003b0c:	e595300c 	ldr	r3, [r5, #12]
40003b10:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003b14:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003b18:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003b1c:	e5950010 	ldr	r0, [r5, #16]
40003b20:	e5951014 	ldr	r1, [r5, #20]
40003b24:	e5952018 	ldr	r2, [r5, #24]
40003b28:	e595301c 	ldr	r3, [r5, #28]
40003b2c:	f26221f6 	vorr	q9, q9, q11
40003b30:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003b34:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003b38:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40003b3c:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003b40:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003b44:	f26001f4 	vorr	q8, q8, q10
40003b48:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003b4c:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003b50:	e28d4037 	add	r4, sp, #55	; 0x37
40003b54:	e30832d0 	movw	r3, #33488	; 0x82d0
40003b58:	e1a0218c 	lsl	r2, ip, #3
40003b5c:	e58d4000 	str	r4, [sp]
40003b60:	e3443001 	movt	r3, #16385	; 0x4001
40003b64:	e58da028 	str	sl, [sp, #40]	; 0x28
40003b68:	e1a0400a 	mov	r4, sl
40003b6c:	e28d1058 	add	r1, sp, #88	; 0x58
40003b70:	e58d9010 	str	r9, [sp, #16]
40003b74:	e58d1004 	str	r1, [sp, #4]
40003b78:	e58d201c 	str	r2, [sp, #28]
40003b7c:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
40003b80:	e28d102f 	add	r1, sp, #47	; 0x2f
40003b84:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40003b88:	e5d44000 	ldrb	r4, [r4]
40003b8c:	e5d22001 	ldrb	r2, [r2, #1]
40003b90:	e58d100c 	str	r1, [sp, #12]
40003b94:	e58d4020 	str	r4, [sp, #32]
40003b98:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003b9c:	e5f1a001 	ldrb	sl, [r1, #1]!
40003ba0:	e59d2020 	ldr	r2, [sp, #32]
40003ba4:	e59d8018 	ldr	r8, [sp, #24]
40003ba8:	e59d4014 	ldr	r4, [sp, #20]
40003bac:	e11a0002 	tst	sl, r2
40003bb0:	e58d100c 	str	r1, [sp, #12]
40003bb4:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40003bb8:	e3560000 	cmp	r6, #0
40003bbc:	da00001d 	ble	40003c38 <Lcd_Han_Putch+0x21c>
40003bc0:	e58da008 	str	sl, [sp, #8]
40003bc4:	e3a07000 	mov	r7, #0
40003bc8:	e59da010 	ldr	sl, [sp, #16]
40003bcc:	e6ff8078 	uxth	r8, r8
40003bd0:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
40003bd4:	e35c0000 	cmp	ip, #0
40003bd8:	da00000f 	ble	40003c1c <Lcd_Han_Putch+0x200>
40003bdc:	e3a01000 	mov	r1, #0
40003be0:	e087700a 	add	r7, r7, sl
40003be4:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003be8:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003bec:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003bf0:	e2822001 	add	r2, r2, #1
40003bf4:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003bf8:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003bfc:	e152000c 	cmp	r2, ip
40003c00:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c04:	e5944014 	ldr	r4, [r4, #20]
40003c08:	e0200794 	mla	r0, r4, r7, r0
40003c0c:	e5934000 	ldr	r4, [r3]
40003c10:	e1a00080 	lsl	r0, r0, #1
40003c14:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003c18:	bafffff2 	blt	40003be8 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003c1c:	e2899001 	add	r9, r9, #1
40003c20:	e6ef9079 	uxtb	r9, r9
40003c24:	e1590006 	cmp	r9, r6
40003c28:	e1a07009 	mov	r7, r9
40003c2c:	baffffe8 	blt	40003bd4 <Lcd_Han_Putch+0x1b8>
40003c30:	e59da008 	ldr	sl, [sp, #8]
40003c34:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40003c38:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40003c3c:	e59d9018 	ldr	r9, [sp, #24]
40003c40:	e11a0001 	tst	sl, r1
40003c44:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
40003c48:	e3560000 	cmp	r6, #0
40003c4c:	da00001f 	ble	40003cd0 <Lcd_Han_Putch+0x2b4>
40003c50:	e59d101c 	ldr	r1, [sp, #28]
40003c54:	e3a07000 	mov	r7, #0
40003c58:	e1a0a007 	mov	sl, r7
40003c5c:	e58d5008 	str	r5, [sp, #8]
40003c60:	e6ff9079 	uxth	r9, r9
40003c64:	e0858001 	add	r8, r5, r1
40003c68:	e1a05007 	mov	r5, r7
40003c6c:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
40003c70:	e35c0000 	cmp	ip, #0
40003c74:	da00000f 	ble	40003cb8 <Lcd_Han_Putch+0x29c>
40003c78:	e3a01000 	mov	r1, #0
40003c7c:	e0855007 	add	r5, r5, r7
40003c80:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c84:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
40003c88:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003c8c:	e2822001 	add	r2, r2, #1
40003c90:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003c94:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003c98:	e15c0002 	cmp	ip, r2
40003c9c:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ca0:	e5944014 	ldr	r4, [r4, #20]
40003ca4:	e0200594 	mla	r0, r4, r5, r0
40003ca8:	e5934000 	ldr	r4, [r3]
40003cac:	e1a00080 	lsl	r0, r0, #1
40003cb0:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003cb4:	cafffff2 	bgt	40003c84 <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003cb8:	e28aa001 	add	sl, sl, #1
40003cbc:	e6efa07a 	uxtb	sl, sl
40003cc0:	e156000a 	cmp	r6, sl
40003cc4:	e1a0500a 	mov	r5, sl
40003cc8:	caffffe8 	bgt	40003c70 <Lcd_Han_Putch+0x254>
40003ccc:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003cd0:	e59d100c 	ldr	r1, [sp, #12]
40003cd4:	e085500c 	add	r5, r5, ip
40003cd8:	e59d2000 	ldr	r2, [sp]
40003cdc:	e1510002 	cmp	r1, r2
40003ce0:	1affffad 	bne	40003b9c <Lcd_Han_Putch+0x180>
40003ce4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
40003ce8:	e59d2004 	ldr	r2, [sp, #4]
40003cec:	e59d1010 	ldr	r1, [sp, #16]
40003cf0:	e2844002 	add	r4, r4, #2
40003cf4:	e1540002 	cmp	r4, r2
40003cf8:	e58d4028 	str	r4, [sp, #40]	; 0x28
40003cfc:	e0811006 	add	r1, r1, r6
40003d00:	e58d1010 	str	r1, [sp, #16]
40003d04:	1affff9c 	bne	40003b7c <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003d08:	e28dd05c 	add	sp, sp, #92	; 0x5c
40003d0c:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003d10:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003d14:	e3060ee8 	movw	r0, #28392	; 0x6ee8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003d18:	e3530001 	cmp	r3, #1
40003d1c:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003d20:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
40003d24:	13a04d71 	movne	r4, #7232	; 0x1c40
40003d28:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
40003d2c:	e0800001 	add	r0, r0, r1
40003d30:	e1a08288 	lsl	r8, r8, #5
40003d34:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
40003d38:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
40003d3c:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
40003d40:	e0841281 	add	r1, r4, r1, lsl #5
40003d44:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003d48:	e0821001 	add	r1, r2, r1
40003d4c:	e28da038 	add	sl, sp, #56	; 0x38
40003d50:	e0855105 	add	r5, r5, r5, lsl #2
40003d54:	e1a0400a 	mov	r4, sl
40003d58:	e0600180 	rsb	r0, r0, r0, lsl #3
40003d5c:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
40003d60:	e0875385 	add	r5, r7, r5, lsl #7
40003d64:	e0880380 	add	r0, r8, r0, lsl #7
40003d68:	f4618a0f 	vld1.8	{d24-d25}, [r1]
40003d6c:	e0855283 	add	r5, r5, r3, lsl #5
40003d70:	e0822000 	add	r2, r2, r0
40003d74:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003d78:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
40003d7c:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
40003d80:	e2877010 	add	r7, r7, #16
40003d84:	e5951004 	ldr	r1, [r5, #4]
40003d88:	e5952008 	ldr	r2, [r5, #8]
40003d8c:	e595300c 	ldr	r3, [r5, #12]
40003d90:	f4674a0f 	vld1.8	{d20-d21}, [r7]
40003d94:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003d98:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003d9c:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003da0:	e5950010 	ldr	r0, [r5, #16]
40003da4:	e5951014 	ldr	r1, [r5, #20]
40003da8:	e5952018 	ldr	r2, [r5, #24]
40003dac:	e595301c 	ldr	r3, [r5, #28]
40003db0:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003db4:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40003db8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003dbc:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003dc0:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
40003dc4:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003dc8:	f26221f6 	vorr	q9, q9, q11
40003dcc:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003dd0:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
40003dd4:	f26001f4 	vorr	q8, q8, q10
40003dd8:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003ddc:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003de0:	eaffff5a 	b	40003b50 <Lcd_Han_Putch+0x134>

40003de4 <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003de4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40003de8:	e24dd04c 	sub	sp, sp, #76	; 0x4c
40003dec:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003df0:	e30e4f08 	movw	r4, #61192	; 0xef08
40003df4:	e3444000 	movt	r4, #16384	; 0x4000
40003df8:	e3065ee8 	movw	r5, #28392	; 0x6ee8
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003dfc:	e1a0c001 	mov	ip, r1
40003e00:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e04:	e5941004 	ldr	r1, [r4, #4]
40003e08:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003e0c:	e58d001c 	str	r0, [sp, #28]
40003e10:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e14:	e5940000 	ldr	r0, [r4]
40003e18:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003e1c:	e58d2010 	str	r2, [sp, #16]
40003e20:	e1a0900c 	mov	r9, ip
40003e24:	e58d3014 	str	r3, [sp, #20]
40003e28:	e308c2d0 	movw	ip, #33488	; 0x82d0
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003e2c:	e8a50003 	stmia	r5!, {r0, r1}
40003e30:	e28d5028 	add	r5, sp, #40	; 0x28
40003e34:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
40003e38:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
40003e3c:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
40003e40:	e59da070 	ldr	sl, [sp, #112]	; 0x70
40003e44:	e5961004 	ldr	r1, [r6, #4]
40003e48:	e5962008 	ldr	r2, [r6, #8]
40003e4c:	e596300c 	ldr	r3, [r6, #12]
40003e50:	e58d7000 	str	r7, [sp]
40003e54:	e58d7018 	str	r7, [sp, #24]
40003e58:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40003e5c:	e5960010 	ldr	r0, [r6, #16]
40003e60:	e5961014 	ldr	r1, [r6, #20]
40003e64:	e5962018 	ldr	r2, [r6, #24]
40003e68:	e596301c 	ldr	r3, [r6, #28]
40003e6c:	e28d6037 	add	r6, sp, #55	; 0x37
40003e70:	e58d6004 	str	r6, [sp, #4]
40003e74:	e1a06007 	mov	r6, r7
40003e78:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40003e7c:	e28d701f 	add	r7, sp, #31
40003e80:	e5f60001 	ldrb	r0, [r6, #1]!
40003e84:	e58d7008 	str	r7, [sp, #8]
40003e88:	e58d6018 	str	r6, [sp, #24]
40003e8c:	e59d601c 	ldr	r6, [sp, #28]
40003e90:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003e94:	e59d7008 	ldr	r7, [sp, #8]
40003e98:	e59d000c 	ldr	r0, [sp, #12]
40003e9c:	e59d2010 	ldr	r2, [sp, #16]
40003ea0:	e5f73001 	ldrb	r3, [r7, #1]!
40003ea4:	e58d7008 	str	r7, [sp, #8]
40003ea8:	e1100003 	tst	r0, r3
40003eac:	e59d7014 	ldr	r7, [sp, #20]
40003eb0:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
40003eb4:	e35a0000 	cmp	sl, #0
40003eb8:	da000019 	ble	40003f24 <Lcd_Eng_Putch+0x140>
40003ebc:	e3a05000 	mov	r5, #0
40003ec0:	e6ff7077 	uxth	r7, r7
40003ec4:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
40003ec8:	e3540000 	cmp	r4, #0
40003ecc:	da00000f 	ble	40003f10 <Lcd_Eng_Putch+0x12c>
40003ed0:	e3a02000 	mov	r2, #0
40003ed4:	e0855009 	add	r5, r5, r9
40003ed8:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003edc:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003ee0:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003ee4:	e2833001 	add	r3, r3, #1
40003ee8:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003eec:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003ef0:	e1530004 	cmp	r3, r4
40003ef4:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ef8:	e5900014 	ldr	r0, [r0, #20]
40003efc:	e0211590 	mla	r1, r0, r5, r1
40003f00:	e59c0000 	ldr	r0, [ip]
40003f04:	e1a01081 	lsl	r1, r1, #1
40003f08:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003f0c:	bafffff2 	blt	40003edc <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003f10:	e2888001 	add	r8, r8, #1
40003f14:	e6ef8078 	uxtb	r8, r8
40003f18:	e158000a 	cmp	r8, sl
40003f1c:	e1a05008 	mov	r5, r8
40003f20:	baffffe8 	blt	40003ec8 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003f24:	e59d2008 	ldr	r2, [sp, #8]
40003f28:	e0866004 	add	r6, r6, r4
40003f2c:	e59d7000 	ldr	r7, [sp]
40003f30:	e1520007 	cmp	r2, r7
40003f34:	1affffd6 	bne	40003e94 <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003f38:	e59d6018 	ldr	r6, [sp, #24]
40003f3c:	e089900a 	add	r9, r9, sl
40003f40:	e59d7004 	ldr	r7, [sp, #4]
40003f44:	e1560007 	cmp	r6, r7
40003f48:	1affffcb 	bne	40003e7c <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003f4c:	e28dd04c 	add	sp, sp, #76	; 0x4c
40003f50:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40003f54:	e12fff1e 	bx	lr

40003f58 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003f58:	e1a0c00d 	mov	ip, sp
40003f5c:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003f60:	e24cb004 	sub	fp, ip, #4
40003f64:	e24dd074 	sub	sp, sp, #116	; 0x74
40003f68:	e30842d0 	movw	r4, #33488	; 0x82d0
40003f6c:	e3444001 	movt	r4, #16385	; 0x4001
40003f70:	e59ba008 	ldr	sl, [fp, #8]
40003f74:	e59b600c 	ldr	r6, [fp, #12]
40003f78:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
40003f7c:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003f80:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003f84:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003f88:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003f8c:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
40003f90:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003f94:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003f98:	e30ecf08 	movw	ip, #61192	; 0xef08
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003f9c:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003fa0:	e344c000 	movt	ip, #16384	; 0x4000
40003fa4:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40003fa8:	e306cee8 	movw	ip, #28392	; 0x6ee8
40003fac:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003fb0:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
40003fb4:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40003fb8:	e5d53000 	ldrb	r3, [r5]
40003fbc:	e3530000 	cmp	r3, #0
40003fc0:	0a000015 	beq	4000401c <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
40003fc4:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003fc8:	e285c001 	add	ip, r5, #1
40003fcc:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
40003fd0:	9a000013 	bls	40004024 <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
40003fd4:	e5d5c001 	ldrb	ip, [r5, #1]
40003fd8:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003fdc:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
40003fe0:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003fe4:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003fe8:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003fec:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003ff0:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003ff4:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
40003ff8:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003ffc:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004000:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
40004004:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
40004008:	e58dc000 	str	ip, [sp]
4000400c:	ebfffe82 	bl	40003a1c <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004010:	e5d53000 	ldrb	r3, [r5]
40004014:	e3530000 	cmp	r3, #0
40004018:	1affffe9 	bne	40003fc4 <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
4000401c:	e24bd028 	sub	sp, fp, #40	; 0x28
40004020:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
40004024:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
40004028:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000402c:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
40004030:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
40004034:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
40004038:	e5950000 	ldr	r0, [r5]
4000403c:	e08c5203 	add	r5, ip, r3, lsl #4
40004040:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
40004044:	e24b3054 	sub	r3, fp, #84	; 0x54
40004048:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
4000404c:	e59c1004 	ldr	r1, [ip, #4]
40004050:	e24bc04c 	sub	ip, fp, #76	; 0x4c
40004054:	e8a30003 	stmia	r3!, {r0, r1}
40004058:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
4000405c:	e5951004 	ldr	r1, [r5, #4]
40004060:	e5952008 	ldr	r2, [r5, #8]
40004064:	e595300c 	ldr	r3, [r5, #12]
40004068:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000406c:	e5950010 	ldr	r0, [r5, #16]
40004070:	e5951014 	ldr	r1, [r5, #20]
40004074:	e5952018 	ldr	r2, [r5, #24]
40004078:	e595301c 	ldr	r3, [r5, #28]
4000407c:	e24b503d 	sub	r5, fp, #61	; 0x3d
40004080:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
40004084:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40004088:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000408c:	e24bc055 	sub	ip, fp, #85	; 0x55
40004090:	e5f50001 	ldrb	r0, [r5, #1]!
40004094:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40004098:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
4000409c:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
400040a0:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
400040a4:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
400040a8:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
400040ac:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
400040b0:	e5fc3001 	ldrb	r3, [ip, #1]!
400040b4:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
400040b8:	e1100003 	tst	r0, r3
400040bc:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
400040c0:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
400040c4:	e3590000 	cmp	r9, #0
400040c8:	da000019 	ble	40004134 <Lcd_Puts+0x1dc>
400040cc:	e3a07000 	mov	r7, #0
400040d0:	e6ff6076 	uxth	r6, r6
400040d4:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
400040d8:	e35a0000 	cmp	sl, #0
400040dc:	da00000f 	ble	40004120 <Lcd_Puts+0x1c8>
400040e0:	e3a03000 	mov	r3, #0
400040e4:	e08cc008 	add	ip, ip, r8
400040e8:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400040ec:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400040f0:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400040f4:	e2833001 	add	r3, r3, #1
400040f8:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400040fc:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004100:	e15a0003 	cmp	sl, r3
40004104:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004108:	e5900014 	ldr	r0, [r0, #20]
4000410c:	e0211c90 	mla	r1, r0, ip, r1
40004110:	e5940000 	ldr	r0, [r4]
40004114:	e1a01081 	lsl	r1, r1, #1
40004118:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000411c:	cafffff2 	bgt	400040ec <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40004120:	e2877001 	add	r7, r7, #1
40004124:	e6ef7077 	uxtb	r7, r7
40004128:	e1590007 	cmp	r9, r7
4000412c:	e1a0c007 	mov	ip, r7
40004130:	caffffe8 	bgt	400040d8 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40004134:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
40004138:	e085500a 	add	r5, r5, sl
4000413c:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
40004140:	e152000c 	cmp	r2, ip
40004144:	1affffd6 	bne	400040a4 <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40004148:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
4000414c:	e0888009 	add	r8, r8, r9
40004150:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
40004154:	e155000c 	cmp	r5, ip
40004158:	1affffcb 	bne	4000408c <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000415c:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40004160:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
40004164:	e085500c 	add	r5, r5, ip
40004168:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
4000416c:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
40004170:	eaffff90 	b	40003fb8 <Lcd_Puts+0x60>

40004174 <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
40004174:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40004178:	e92d01f0 	push	{r4, r5, r6, r7, r8}
4000417c:	a1a0c000 	movge	ip, r0
40004180:	a1a00002 	movge	r0, r2
40004184:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004188:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
4000418c:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40004190:	a1a0c001 	movge	ip, r1
40004194:	a1a01003 	movge	r1, r3
40004198:	a1a0300c 	movge	r3, ip
4000419c:	e30842d0 	movw	r4, #33488	; 0x82d0
400041a0:	e6ff8078 	uxth	r8, r8
400041a4:	e3444001 	movt	r4, #16385	; 0x4001
400041a8:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400041ac:	e1500002 	cmp	r0, r2
400041b0:	ca00000a 	bgt	400041e0 <Lcd_Draw_Bar+0x6c>
400041b4:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400041b8:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
400041bc:	e5946000 	ldr	r6, [r4]
400041c0:	e0845285 	add	r5, r4, r5, lsl #5
400041c4:	e5955014 	ldr	r5, [r5, #20]
400041c8:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400041cc:	e28cc001 	add	ip, ip, #1
400041d0:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400041d4:	e1a05085 	lsl	r5, r5, #1
400041d8:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
400041dc:	1afffff5 	bne	400041b8 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
400041e0:	e2811001 	add	r1, r1, #1
400041e4:	e1510003 	cmp	r1, r3
400041e8:	daffffef 	ble	400041ac <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
400041ec:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
400041f0:	e12fff1e 	bx	lr

400041f4 <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400041f4:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
400041f8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400041fc:	ee07ca90 	vmov	s15, ip
40004200:	e060c002 	rsb	ip, r0, r2
40004204:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40004208:	ee071a90 	vmov	s15, r1
4000420c:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
40004210:	ee07ca90 	vmov	s15, ip
40004214:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004218:	eef54bc0 	vcmpe.f64	d20, #0.0
4000421c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004220:	bef12b64 	vneglt.f64	d18, d20
40004224:	eef55bc0 	vcmpe.f64	d21, #0.0
40004228:	aef02b64 	vmovge.f64	d18, d20
4000422c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
40004230:	ee070a90 	vmov	s15, r0
40004234:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004238:	ba000004 	blt	40004250 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
4000423c:	eef45be2 	vcmpe.f64	d21, d18
40004240:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004244:	da000005 	ble	40004260 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40004248:	eef06b65 	vmov.f64	d22, d21
4000424c:	ea000032 	b	4000431c <Lcd_Draw_Line+0x128>
40004250:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40004254:	eef42be3 	vcmpe.f64	d18, d19
40004258:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000425c:	4a00002a 	bmi	4000430c <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40004260:	eef54bc0 	vcmpe.f64	d20, #0.0
40004264:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004268:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
4000426c:	da00004a 	ble	4000439c <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
40004270:	ee073a90 	vmov	s15, r3
40004274:	e30832d0 	movw	r3, #33488	; 0x82d0
40004278:	eef82be7 	vcvt.f64.s32	d18, s15
4000427c:	e3443001 	movt	r3, #16385	; 0x4001
40004280:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
40004284:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
40004288:	eef40b62 	vcmp.f64	d16, d18
4000428c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004290:	e6ff4072 	uxth	r4, r2
40004294:	0a00000f 	beq	400042d8 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004298:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000429c:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
400042a0:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042a4:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400042a8:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042ac:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400042b0:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
400042b4:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042b8:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
400042bc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
400042c0:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
400042c4:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042c8:	e0222c90 	mla	r2, r0, ip, r2
400042cc:	e1a02082 	lsl	r2, r2, #1
400042d0:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
400042d4:	1affffef 	bne	40004298 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042d8:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400042dc:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042e0:	e5932000 	ldr	r2, [r3]
400042e4:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400042e8:	ee17ca90 	vmov	ip, s15
400042ec:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042f0:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
400042f4:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400042f8:	e0230c91 	mla	r3, r1, ip, r0
400042fc:	e1a03083 	lsl	r3, r3, #1
40004300:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40004304:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40004308:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000430c:	eef55bc0 	vcmpe.f64	d21, #0.0
40004310:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40004314:	bef06b63 	vmovlt.f64	d22, d19
40004318:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
4000431c:	ee072a90 	vmov	s15, r2
40004320:	e30832d0 	movw	r3, #33488	; 0x82d0
40004324:	eef82be7 	vcvt.f64.s32	d18, s15
40004328:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
4000432c:	eef55bc0 	vcmpe.f64	d21, #0.0
40004330:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40004334:	e59d2004 	ldr	r2, [sp, #4]
40004338:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000433c:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
40004340:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40004344:	cef03b65 	vmovgt.f64	d19, d21
40004348:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
4000434c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
40004350:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004354:	0affffdf 	beq	400042d8 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004358:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000435c:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
40004360:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40004364:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004368:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000436c:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40004370:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
40004374:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004378:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
4000437c:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004380:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004384:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004388:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000438c:	e1a02082 	lsl	r2, r2, #1
40004390:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40004394:	1affffef 	bne	40004358 <Lcd_Draw_Line+0x164>
40004398:	eaffffce 	b	400042d8 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
4000439c:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
400043a0:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
400043a4:	eaffffb1 	b	40004270 <Lcd_Draw_Line+0x7c>

400043a8 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400043a8:	e1a0c00d 	mov	ip, sp
400043ac:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400043b0:	e24cb004 	sub	fp, ip, #4
400043b4:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
400043b8:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400043bc:	e3066ee8 	movw	r6, #28392	; 0x6ee8
400043c0:	e59ba004 	ldr	sl, [fp, #4]
400043c4:	e30842d0 	movw	r4, #33488	; 0x82d0
400043c8:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400043cc:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
400043d0:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400043d4:	e30ecf08 	movw	ip, #61192	; 0xef08
400043d8:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400043dc:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
400043e0:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400043e4:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
400043e8:	e59b100c 	ldr	r1, [fp, #12]
400043ec:	e3444001 	movt	r4, #16385	; 0x4001
400043f0:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400043f4:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400043f8:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
400043fc:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40004400:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40004404:	eb0008f2 	bl	400067d4 <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004408:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
4000440c:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40004410:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40004414:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40004418:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
4000441c:	e344c001 	movt	ip, #16385	; 0x4001
40004420:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004424:	e5d65000 	ldrb	r5, [r6]
40004428:	e3550000 	cmp	r5, #0
4000442c:	0a000014 	beq	40004484 <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40004430:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40004434:	e286c001 	add	ip, r6, #1
40004438:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
4000443c:	9a000012 	bls	4000448c <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40004440:	e5d63001 	ldrb	r3, [r6, #1]
40004444:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004448:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
4000444c:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004450:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40004454:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004458:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
4000445c:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004460:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40004464:	e58d5000 	str	r5, [sp]
40004468:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
4000446c:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40004470:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40004474:	ebfffd68 	bl	40003a1c <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40004478:	e5d65000 	ldrb	r5, [r6]
4000447c:	e3550000 	cmp	r5, #0
40004480:	1affffea 	bne	40004430 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40004484:	e24bd028 	sub	sp, fp, #40	; 0x28
40004488:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000448c:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40004490:	e24b3f55 	sub	r3, fp, #340	; 0x154
40004494:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40004498:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
4000449c:	e5960000 	ldr	r0, [r6]
400044a0:	e5961004 	ldr	r1, [r6, #4]
400044a4:	e24b6f55 	sub	r6, fp, #340	; 0x154
400044a8:	e08c5205 	add	r5, ip, r5, lsl #4
400044ac:	e24bcf53 	sub	ip, fp, #332	; 0x14c
400044b0:	e2866007 	add	r6, r6, #7
400044b4:	e8a30003 	stmia	r3!, {r0, r1}
400044b8:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400044bc:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
400044c0:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
400044c4:	e2866010 	add	r6, r6, #16
400044c8:	e5951004 	ldr	r1, [r5, #4]
400044cc:	e5952008 	ldr	r2, [r5, #8]
400044d0:	e595300c 	ldr	r3, [r5, #12]
400044d4:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
400044d8:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400044dc:	e5950010 	ldr	r0, [r5, #16]
400044e0:	e5951014 	ldr	r1, [r5, #20]
400044e4:	e5952018 	ldr	r2, [r5, #24]
400044e8:	e595301c 	ldr	r3, [r5, #28]
400044ec:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
400044f0:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
400044f4:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
400044f8:	e5f6c001 	ldrb	ip, [r6, #1]!
400044fc:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40004500:	e24bcf55 	sub	ip, fp, #340	; 0x154
40004504:	e24cc001 	sub	ip, ip, #1
40004508:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
4000450c:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40004510:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40004514:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40004518:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
4000451c:	e5fc3001 	ldrb	r3, [ip, #1]!
40004520:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40004524:	e1100003 	tst	r0, r3
40004528:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
4000452c:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40004530:	e3590000 	cmp	r9, #0
40004534:	da000019 	ble	400045a0 <Lcd_Printf+0x1f8>
40004538:	e3a07000 	mov	r7, #0
4000453c:	e6ff6076 	uxth	r6, r6
40004540:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40004544:	e35a0000 	cmp	sl, #0
40004548:	da00000f 	ble	4000458c <Lcd_Printf+0x1e4>
4000454c:	e3a03000 	mov	r3, #0
40004550:	e08cc008 	add	ip, ip, r8
40004554:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004558:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
4000455c:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004560:	e2833001 	add	r3, r3, #1
40004564:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004568:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000456c:	e15a0003 	cmp	sl, r3
40004570:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40004574:	e5900014 	ldr	r0, [r0, #20]
40004578:	e0211c90 	mla	r1, r0, ip, r1
4000457c:	e5940000 	ldr	r0, [r4]
40004580:	e1a01081 	lsl	r1, r1, #1
40004584:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40004588:	cafffff2 	bgt	40004558 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
4000458c:	e2877001 	add	r7, r7, #1
40004590:	e6ef7077 	uxtb	r7, r7
40004594:	e1590007 	cmp	r9, r7
40004598:	e1a0c007 	mov	ip, r7
4000459c:	caffffe8 	bgt	40004544 <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400045a0:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
400045a4:	e085500a 	add	r5, r5, sl
400045a8:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
400045ac:	e1520006 	cmp	r2, r6
400045b0:	1affffd6 	bne	40004510 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400045b4:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
400045b8:	e0888009 	add	r8, r8, r9
400045bc:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
400045c0:	e15c0006 	cmp	ip, r6
400045c4:	1affffc9 	bne	400044f0 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400045c8:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
400045cc:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
400045d0:	e086600c 	add	r6, r6, ip
400045d4:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400045d8:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
400045dc:	eaffff90 	b	40004424 <Lcd_Printf+0x7c>

400045e0 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400045e0:	e1a0c00d 	mov	ip, sp
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400045e4:	e307360c 	movw	r3, #30220	; 0x760c
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400045e8:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400045ec:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
400045f0:	e24dd010 	sub	sp, sp, #16
400045f4:	e24cb004 	sub	fp, ip, #4
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
400045f8:	e3a02003 	mov	r2, #3
400045fc:	e3a0c001 	mov	ip, #1
40004600:	e3443001 	movt	r3, #16385	; 0x4001
40004604:	e1a01000 	mov	r1, r0
40004608:	e58d3008 	str	r3, [sp, #8]
4000460c:	e58d2000 	str	r2, [sp]
40004610:	e1a03000 	mov	r3, r0
40004614:	e58d2004 	str	r2, [sp, #4]
40004618:	e30f2fff 	movw	r2, #65535	; 0xffff
4000461c:	e58dc00c 	str	ip, [sp, #12]
40004620:	ebfff8f4 	bl	400029f8 <Lcd_Printf.constprop.0>
}
40004624:	e24bd00c 	sub	sp, fp, #12
40004628:	e89da800 	ldm	sp, {fp, sp, pc}

4000462c <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
4000462c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004630:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004634:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40004638:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
4000463c:	e12fff1e 	bx	lr

40004640 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40004640:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004644:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004648:	e1e00000 	mvn	r0, r0
}
4000464c:	e7e101d0 	ubfx	r0, r0, #3, #2
40004650:	e12fff1e 	bx	lr

40004654 <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40004654:	e3a02411 	mov	r2, #285212672	; 0x11000000
40004658:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
4000465c:	e1e03003 	mvn	r3, r3
40004660:	e3130018 	tst	r3, #24
40004664:	1afffffb 	bne	40004658 <Key_Wait_Key_Released+0x4>
}
40004668:	e12fff1e 	bx	lr

4000466c <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
4000466c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004670:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40004674:	e1e00000 	mvn	r0, r0
40004678:	e7e101d0 	ubfx	r0, r0, #3, #2
4000467c:	e3500000 	cmp	r0, #0
40004680:	0afffffa 	beq	40004670 <Key_Wait_Key_Pressed+0x4>
	return x;
}
40004684:	e12fff1e 	bx	lr

40004688 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40004688:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000468c:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40004690:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40004694:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40004698:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
4000469c:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
400046a0:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
400046a4:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
400046a8:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
400046ac:	e3822a22 	orr	r2, r2, #139264	; 0x22000
400046b0:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
400046b4:	e12fff1e 	bx	lr

400046b8 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
400046b8:	e1a0c00d 	mov	ip, sp
400046bc:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
400046c0:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
400046c4:	e24cb004 	sub	fp, ip, #4
	if(en)
400046c8:	1a000006 	bne	400046e8 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
400046cc:	e3a01033 	mov	r1, #51	; 0x33
400046d0:	ebfff84c 	bl	40002808 <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
400046d4:	e1a00004 	mov	r0, r4
400046d8:	e3a01034 	mov	r1, #52	; 0x34
	}
}
400046dc:	e24bd014 	sub	sp, fp, #20
400046e0:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
400046e4:	eafff847 	b	40002808 <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
400046e8:	e3a03411 	mov	r3, #285212672	; 0x11000000
400046ec:	e3a02018 	mov	r2, #24
400046f0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
400046f4:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
400046f8:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
400046fc:	e1a02000 	mov	r2, r0
40004700:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40004704:	e3ccc018 	bic	ip, ip, #24
40004708:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
4000470c:	ebfff850 	bl	40002854 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40004710:	e3a00000 	mov	r0, #0
40004714:	e3a01033 	mov	r1, #51	; 0x33
40004718:	ebfff827 	bl	400027bc <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
4000471c:	e3a00000 	mov	r0, #0
40004720:	e3a01033 	mov	r1, #51	; 0x33
40004724:	e3a02001 	mov	r2, #1
40004728:	ebfff86a 	bl	400028d8 <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
4000472c:	e3a00000 	mov	r0, #0
40004730:	e3a01034 	mov	r1, #52	; 0x34
40004734:	e1a02000 	mov	r2, r0
40004738:	ebfff845 	bl	40002854 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
4000473c:	e3a00000 	mov	r0, #0
40004740:	e3a01034 	mov	r1, #52	; 0x34
40004744:	ebfff81c 	bl	400027bc <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40004748:	e3a00000 	mov	r0, #0
4000474c:	e3a01034 	mov	r1, #52	; 0x34
40004750:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40004754:	e24bd014 	sub	sp, fp, #20
40004758:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
4000475c:	eafff85d 	b	400028d8 <GIC_Set_Processor_Target>

40004760 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40004760:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004764:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40004768:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
4000476c:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40004770:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40004774:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004778:	e3c22030 	bic	r2, r2, #48	; 0x30
4000477c:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40004780:	e12fff1e 	bx	lr

40004784 <LED_Display>:
40004784:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004788:	e2000003 	and	r0, r0, #3
4000478c:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40004790:	e3c22030 	bic	r2, r2, #48	; 0x30
40004794:	e1820200 	orr	r0, r2, r0, lsl #4
40004798:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
4000479c:	e12fff1e 	bx	lr

400047a0 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047a0:	e2811f7f 	add	r1, r1, #508	; 0x1fc

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
400047a4:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047a8:	e2811003 	add	r1, r1, #3

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
400047ac:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047b0:	e08064a1 	add	r6, r0, r1, lsr #9

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
400047b4:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047b8:	e1a04000 	mov	r4, r0
400047bc:	e1500006 	cmp	r0, r6

#define SECTOR_SIZE 		512
#define ALIGN_SECTOR(x)	 	((((x+(SECTOR_SIZE-1))&~(SECTOR_SIZE-1))/SECTOR_SIZE))

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
400047c0:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047c4:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
400047c8:	e3a01001 	mov	r1, #1
400047cc:	e1a00004 	mov	r0, r4
400047d0:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047d4:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
400047d8:	eb00031a 	bl	40005448 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047dc:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
400047e0:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
400047e4:	8afffff7 	bhi	400047c8 <App_Read+0x28>
400047e8:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

400047ec <Main>:
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
400047ec:	e1a0c00d 	mov	ip, sp
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
400047f0:	e3a04000 	mov	r4, #0
		addr += SECTOR_SIZE;
	}
}

void Main(void)
{
400047f4:	e92dd800 	push	{fp, ip, lr, pc}
400047f8:	e24cb004 	sub	fp, ip, #4
	CoInitMmuAndL1L2Cache();
400047fc:	ebfff765 	bl	40002598 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40004800:	e3a00cc2 	mov	r0, #49664	; 0xc200
40004804:	e3400001 	movt	r0, #1
40004808:	eb000402 	bl	40005818 <Uart1_Init>
	LED_Init();
4000480c:	ebffffd3 	bl	40004760 <LED_Init>
	Key_ISR_Init();
40004810:	ebffff9c 	bl	40004688 <Key_ISR_Init>
	Key_Poll_Init();
40004814:	ebffff84 	bl	4000462c <Key_Poll_Init>

	Uart_Printf("\nOS Template\n");
40004818:	e307063c 	movw	r0, #30268	; 0x763c
4000481c:	e3440001 	movt	r0, #16385	; 0x4001
40004820:	eb000460 	bl	400059a8 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004824:	e30832d4 	movw	r3, #33492	; 0x82d4
40004828:	e3a0c005 	mov	ip, #5
4000482c:	e3443001 	movt	r3, #16385	; 0x4001
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004830:	e3a02f96 	mov	r2, #600	; 0x258

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40004834:	e3a01b01 	mov	r1, #1024	; 0x400
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
40004838:	e3a00002 	mov	r0, #2
4000483c:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40004840:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
40004844:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
40004848:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
4000484c:	e5832014 	str	r2, [r3, #20]
	Key_ISR_Init();
	Key_Poll_Init();

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004850:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004854:	e5834000 	str	r4, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
40004858:	e5834004 	str	r4, [r3, #4]

	Lcd_Init();
4000485c:	ebfffa71 	bl	40003228 <Lcd_Init>
	Lcd_Win_Init(0, 1);
40004860:	e3a01001 	mov	r1, #1
40004864:	e1a00004 	mov	r0, r4
40004868:	ebfffae0 	bl	400033f0 <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
4000486c:	e3a00008 	mov	r0, #8
40004870:	ebfffc0f 	bl	400038b4 <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
40004874:	e1a00004 	mov	r0, r4
40004878:	e1a01004 	mov	r1, r4
4000487c:	ebfffbf8 	bl	40003864 <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
40004880:	e1a01004 	mov	r1, r4
40004884:	e1a00004 	mov	r0, r4
40004888:	ebfffbeb 	bl	4000383c <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
4000488c:	e3a00e7e 	mov	r0, #2016	; 0x7e0
40004890:	ebfffb76 	bl	40003670 <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
40004894:	e1a00004 	mov	r0, r4
40004898:	e3a01001 	mov	r1, #1
4000489c:	ebfff7bb 	bl	40002790 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
400048a0:	e3a010ff 	mov	r1, #255	; 0xff
400048a4:	e1a00004 	mov	r0, r4
400048a8:	ebfff7bd 	bl	400027a4 <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
400048ac:	e3a00001 	mov	r0, #1
400048b0:	ebfff7b0 	bl	40002778 <GIC_Distributor_Enable>

	Key_ISR_Enable(1);
400048b4:	e3a00001 	mov	r0, #1
400048b8:	ebffff7e 	bl	400046b8 <Key_ISR_Enable>
	InitApp();
400048bc:	ebffef28 	bl	40000564 <InitApp>
	Uart_Printf("\n end init \n");
400048c0:	e307064c 	movw	r0, #30284	; 0x764c
400048c4:	e3440001 	movt	r0, #16385	; 0x4001
400048c8:	eb000436 	bl	400059a8 <Uart1_Printf>

#if 1

	Uart1_ISR_Enable(1,0,0);
400048cc:	e1a02004 	mov	r2, r4
400048d0:	e1a01004 	mov	r1, r4
400048d4:	e3a00001 	mov	r0, #1
400048d8:	eb000469 	bl	40005a84 <Uart1_ISR_Enable>
	Timer0_Int_Delay(1,1000);
400048dc:	e3a01ffa 	mov	r1, #1000	; 0x3e8
400048e0:	e3a00001 	mov	r0, #1
400048e4:	eb00039c 	bl	4000575c <Timer0_Int_Delay>
	setApp(0);
400048e8:	e1a00004 	mov	r0, r4
400048ec:	ebffef4c 	bl	40000624 <setApp>
	Run_App0(RAM_APP0, STACK_BASE_APP0);
400048f0:	e1a00004 	mov	r0, r4
400048f4:	e1a01004 	mov	r1, r4
400048f8:	e3440410 	movt	r0, #17424	; 0x4410
400048fc:	e34414a0 	movt	r1, #17568	; 0x44a0
40004900:	eb00056c 	bl	40005eb8 <Run_App0>
40004904:	eafffffe 	b	40004904 <Main+0x118>

40004908 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004908:	e3083388 	movw	r3, #33672	; 0x8388

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
4000490c:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004910:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004914:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004918:	e5932000 	ldr	r2, [r3]
4000491c:	e3520000 	cmp	r2, #0
40004920:	059f0028 	ldreq	r0, [pc, #40]	; 40004950 <_sbrk+0x48>
40004924:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004928:	e30f2ff7 	movw	r2, #65527	; 0xfff7
4000492c:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004930:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004934:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004938:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
4000493c:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004940:	e1510002 	cmp	r1, r2

	heap = nextHeap;
40004944:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004948:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
4000494c:	e12fff1e 	bx	lr
40004950:	400183d7 	ldrdmi	r8, [r1], -r7

40004954 <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
40004954:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40004958:	e12fff1e 	bx	lr

4000495c <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
4000495c:	e3a00000 	mov	r0, #0
40004960:	e3440380 	movt	r0, #17280	; 0x4380
40004964:	e12fff1e 	bx	lr

40004968 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
40004968:	e59f0004 	ldr	r0, [pc, #4]	; 40004974 <Get_Heap_Base+0xc>
}
4000496c:	e3c00007 	bic	r0, r0, #7
40004970:	e12fff1e 	bx	lr
40004974:	400183d7 	ldrdmi	r8, [r1], -r7

40004978 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
40004978:	e30f0ff8 	movw	r0, #65528	; 0xfff8
4000497c:	e344037f 	movt	r0, #17279	; 0x437f
40004980:	e12fff1e 	bx	lr

40004984 <Delay>:

void Delay(unsigned int v)
{
40004984:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
40004988:	e3a03000 	mov	r3, #0
4000498c:	e58d3004 	str	r3, [sp, #4]
40004990:	e59d3004 	ldr	r3, [sp, #4]
40004994:	e1500003 	cmp	r0, r3
40004998:	9a000005 	bls	400049b4 <Delay+0x30>
4000499c:	e59d3004 	ldr	r3, [sp, #4]
400049a0:	e2833001 	add	r3, r3, #1
400049a4:	e58d3004 	str	r3, [sp, #4]
400049a8:	e59d3004 	ldr	r3, [sp, #4]
400049ac:	e1530000 	cmp	r3, r0
400049b0:	3afffff9 	bcc	4000499c <Delay+0x18>
}
400049b4:	e28dd008 	add	sp, sp, #8
400049b8:	e12fff1e 	bx	lr

400049bc <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400049bc:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
400049c0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400049c4:	e5924080 	ldr	r4, [r2, #128]	; 0x80
400049c8:	e3020222 	movw	r0, #8738	; 0x2222
400049cc:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
400049d0:	e3a03903 	mov	r3, #49152	; 0xc000
400049d4:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400049d8:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400049dc:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400049e0:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400049e4:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400049e8:	e308c2b8 	movw	ip, #33464	; 0x82b8
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400049ec:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400049f0:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400049f4:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
400049f8:	e1e00720 	mvn	r0, r0, lsr #14
400049fc:	e1e00700 	mvn	r0, r0, lsl #14
40004a00:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40004a04:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40004a08:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40004a0c:	e3c0003f 	bic	r0, r0, #63	; 0x3f
40004a10:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
40004a14:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004a18:	e3c2200f 	bic	r2, r2, #15
40004a1c:	e3822007 	orr	r2, r2, #7
40004a20:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
40004a24:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004a28:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40004a2c:	e3822c01 	orr	r2, r2, #256	; 0x100
40004a30:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
40004a34:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40004a38:	e3822080 	orr	r2, r2, #128	; 0x80
40004a3c:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004a40:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
40004a44:	e1e03523 	mvn	r3, r3, lsr #10
40004a48:	e1e03503 	mvn	r3, r3, lsl #10
40004a4c:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004a50:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
40004a54:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004a58:	e7e03853 	ubfx	r3, r3, #16, #1
40004a5c:	e58c3000 	str	r3, [ip]
}
40004a60:	e12fff1e 	bx	lr

40004a64 <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004a64:	e3a03000 	mov	r3, #0
40004a68:	e3a0200e 	mov	r2, #14
40004a6c:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
40004a70:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004a74:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004a78:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004a7c:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004a80:	e3822001 	orr	r2, r2, #1
40004a84:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004a88:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004a8c:	e3a03000 	mov	r3, #0
40004a90:	e3413253 	movt	r3, #4691	; 0x1253
40004a94:	e3120002 	tst	r2, #2
40004a98:	0afffffa 	beq	40004a88 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
40004a9c:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004aa0:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
40004aa4:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
40004aa8:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
40004aac:	e38cc004 	orr	ip, ip, #4
40004ab0:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
40004ab4:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
40004ab8:	e38cc001 	orr	ip, ip, #1
40004abc:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
40004ac0:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
40004ac4:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ac8:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004acc:	e3a02000 	mov	r2, #0
40004ad0:	e3412253 	movt	r2, #4691	; 0x1253
40004ad4:	e2131001 	ands	r1, r3, #1
40004ad8:	1afffffa 	bne	40004ac8 <SDHC_Card_Init+0x64>
40004adc:	e30832c8 	movw	r3, #33480	; 0x82c8
	rARGUMENT2 = 0x0;
40004ae0:	e5821008 	str	r1, [r2, #8]
40004ae4:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004ae8:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004aec:	e5932000 	ldr	r2, [r3]
40004af0:	e308c2c8 	movw	ip, #33480	; 0x82c8
40004af4:	e344c001 	movt	ip, #16385	; 0x4001
40004af8:	e3520000 	cmp	r2, #0
40004afc:	0afffffa 	beq	40004aec <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004b00:	e3a01000 	mov	r1, #0
40004b04:	e308538c 	movw	r5, #33676	; 0x838c

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b08:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004b0c:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b10:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004b14:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004b18:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b1c:	e1a02001 	mov	r2, r1
40004b20:	e1a00001 	mov	r0, r1
40004b24:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004b28:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004b2c:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004b30:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004b34:	e6ff9079 	uxth	r9, r9
40004b38:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b3c:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004b40:	e3110001 	tst	r1, #1
40004b44:	1afffffc 	bne	40004b3c <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40004b48:	e1d510b0 	ldrh	r1, [r5]
40004b4c:	e1a01801 	lsl	r1, r1, #16
40004b50:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004b54:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
40004b58:	e5931000 	ldr	r1, [r3]
40004b5c:	e3510000 	cmp	r1, #0
40004b60:	0afffffc 	beq	40004b58 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
40004b64:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b68:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004b6c:	e3110001 	tst	r1, #1
40004b70:	1afffffc 	bne	40004b68 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
40004b74:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004b78:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
40004b7c:	e5931000 	ldr	r1, [r3]
40004b80:	e3510000 	cmp	r1, #0
40004b84:	0afffffc 	beq	40004b7c <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
40004b88:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004b8c:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
40004b90:	e3510000 	cmp	r1, #0
40004b94:	aaffffe8 	bge	40004b3c <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b98:	e3a00000 	mov	r0, #0
40004b9c:	e3410253 	movt	r0, #4691	; 0x1253
40004ba0:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004ba4:	e3a01000 	mov	r1, #0
40004ba8:	e3411253 	movt	r1, #4691	; 0x1253
40004bac:	e2122001 	ands	r2, r2, #1
40004bb0:	1afffffa 	bne	40004ba0 <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004bb4:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004bb8:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004bbc:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004bc0:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004bc4:	e5931000 	ldr	r1, [r3]
40004bc8:	e30822c8 	movw	r2, #33480	; 0x82c8
40004bcc:	e3442001 	movt	r2, #16385	; 0x4001
40004bd0:	e3510000 	cmp	r1, #0
40004bd4:	0afffffa 	beq	40004bc4 <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bd8:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004bdc:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004be0:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004be4:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004be8:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bec:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004bf0:	e6ff2072 	uxth	r2, r2
40004bf4:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004bf8:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004bfc:	e3a01000 	mov	r1, #0
40004c00:	e3411253 	movt	r1, #4691	; 0x1253
40004c04:	e2122001 	ands	r2, r2, #1
40004c08:	1afffffa 	bne	40004bf8 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004c0c:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40004c10:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
40004c14:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004c18:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004c1c:	e5931000 	ldr	r1, [r3]
40004c20:	e30822c8 	movw	r2, #33480	; 0x82c8
40004c24:	e3442001 	movt	r2, #16385	; 0x4001
40004c28:	e3510000 	cmp	r1, #0
40004c2c:	0afffffa 	beq	40004c1c <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c30:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c34:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c38:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c3c:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004c40:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c44:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004c48:	e6ff2072 	uxth	r2, r2
40004c4c:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
40004c50:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
40004c54:	e1a02822 	lsr	r2, r2, #16
40004c58:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004c5c:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004c60:	e3a01000 	mov	r1, #0
40004c64:	e3411253 	movt	r1, #4691	; 0x1253
40004c68:	e2122003 	ands	r2, r2, #3
40004c6c:	1afffffa 	bne	40004c5c <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
40004c70:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004c74:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004c78:	e1d500b0 	ldrh	r0, [r5]
40004c7c:	e1a00800 	lsl	r0, r0, #16
40004c80:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004c84:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004c88:	e5931000 	ldr	r1, [r3]
40004c8c:	e30822c8 	movw	r2, #33480	; 0x82c8
40004c90:	e3442001 	movt	r2, #16385	; 0x4001
40004c94:	e3510000 	cmp	r1, #0
40004c98:	0afffffa 	beq	40004c88 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c9c:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ca0:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004ca4:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ca8:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cac:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004cb0:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004cb4:	e6ff2072 	uxth	r2, r2
40004cb8:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cbc:	e5901024 	ldr	r1, [r0, #36]	; 0x24
40004cc0:	e3a02000 	mov	r2, #0
40004cc4:	e3412253 	movt	r2, #4691	; 0x1253
40004cc8:	e3110001 	tst	r1, #1
40004ccc:	1afffffa 	bne	40004cbc <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
40004cd0:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004cd4:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004cd8:	e1a00800 	lsl	r0, r0, #16
40004cdc:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004ce0:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
40004ce4:	e5931000 	ldr	r1, [r3]
40004ce8:	e30822c8 	movw	r2, #33480	; 0x82c8
40004cec:	e3442001 	movt	r2, #16385	; 0x4001
40004cf0:	e3510000 	cmp	r1, #0
40004cf4:	0afffffa 	beq	40004ce4 <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cf8:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004cfc:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d00:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d04:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004d08:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004d0c:	e3a01000 	mov	r1, #0
40004d10:	e3411253 	movt	r1, #4691	; 0x1253
40004d14:	e2122001 	ands	r2, r2, #1
40004d18:	1afffffa 	bne	40004d08 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004d1c:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004d20:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004d24:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40004d28:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004d2c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004d30:	e5931000 	ldr	r1, [r3]
40004d34:	e30822c8 	movw	r2, #33480	; 0x82c8
40004d38:	e3442001 	movt	r2, #16385	; 0x4001
40004d3c:	e3510000 	cmp	r1, #0
40004d40:	0afffffa 	beq	40004d30 <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d44:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d48:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d4c:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d50:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d54:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
40004d58:	e6ff2072 	uxth	r2, r2
40004d5c:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004d60:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
40004d64:	e3822002 	orr	r2, r2, #2
40004d68:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
40004d6c:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40004d70:	e12fff1e 	bx	lr

40004d74 <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
40004d74:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004d78:	e3022222 	movw	r2, #8738	; 0x2222
40004d7c:	e5931080 	ldr	r1, [r3, #128]	; 0x80
40004d80:	e3402222 	movt	r2, #546	; 0x222
40004d84:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
40004d88:	e1812002 	orr	r2, r1, r2
40004d8c:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40004d90:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
40004d94:	e1e02722 	mvn	r2, r2, lsr #14
40004d98:	e1e02702 	mvn	r2, r2, lsl #14
40004d9c:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
40004da0:	e5932088 	ldr	r2, [r3, #136]	; 0x88
40004da4:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
40004da8:	e3c2203f 	bic	r2, r2, #63	; 0x3f
40004dac:	e5832088 	str	r2, [r3, #136]	; 0x88
40004db0:	e12fff1e 	bx	lr

40004db4 <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
40004db4:	e3a03000 	mov	r3, #0
40004db8:	e3a0200e 	mov	r2, #14
40004dbc:	e3413253 	movt	r3, #4691	; 0x1253
40004dc0:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004dc4:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004dc8:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004dcc:	e3822001 	orr	r2, r2, #1
40004dd0:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004dd4:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004dd8:	e3a03000 	mov	r3, #0
40004ddc:	e3413253 	movt	r3, #4691	; 0x1253
40004de0:	e3120002 	tst	r2, #2
40004de4:	0afffffa 	beq	40004dd4 <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
40004de8:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004dec:	e3822004 	orr	r2, r2, #4
40004df0:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004df4:	e12fff1e 	bx	lr

40004df8 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40004df8:	e3a03000 	mov	r3, #0
40004dfc:	e3413253 	movt	r3, #4691	; 0x1253
40004e00:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004e04:	e3c22001 	bic	r2, r2, #1
40004e08:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004e0c:	e12fff1e 	bx	lr

40004e10 <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004e10:	e3a01000 	mov	r1, #0
40004e14:	e3411253 	movt	r1, #4691	; 0x1253
40004e18:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004e1c:	e3a02000 	mov	r2, #0
40004e20:	e3412253 	movt	r2, #4691	; 0x1253
40004e24:	e2133001 	ands	r3, r3, #1
40004e28:	1afffffa 	bne	40004e18 <SDHC_CMD0+0x8>
40004e2c:	e30812c8 	movw	r1, #33480	; 0x82c8
	rARGUMENT2 = 0x0;
40004e30:	e5823008 	str	r3, [r2, #8]
40004e34:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004e38:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40004e3c:	e5912000 	ldr	r2, [r1]
40004e40:	e30832c8 	movw	r3, #33480	; 0x82c8
40004e44:	e3443001 	movt	r3, #16385	; 0x4001
40004e48:	e3520000 	cmp	r2, #0
40004e4c:	0afffffa 	beq	40004e3c <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004e50:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e54:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004e58:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004e5c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004e60:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004e64:	e6ff3073 	uxth	r3, r3
40004e68:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004e6c:	e12fff1e 	bx	lr

40004e70 <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004e70:	e3a01000 	mov	r1, #0
40004e74:	e3411253 	movt	r1, #4691	; 0x1253
40004e78:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004e7c:	e3a02000 	mov	r2, #0
40004e80:	e3412253 	movt	r2, #4691	; 0x1253
40004e84:	e2133001 	ands	r3, r3, #1
40004e88:	1afffffa 	bne	40004e78 <SDHC_CMD8+0x8>
40004e8c:	e30812c8 	movw	r1, #33480	; 0x82c8

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004e90:	e3a00b02 	mov	r0, #2048	; 0x800
40004e94:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
40004e98:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004e9c:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40004ea0:	e5912000 	ldr	r2, [r1]
40004ea4:	e30832c8 	movw	r3, #33480	; 0x82c8
40004ea8:	e3443001 	movt	r3, #16385	; 0x4001
40004eac:	e3520000 	cmp	r2, #0
40004eb0:	0afffffa 	beq	40004ea0 <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004eb4:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004eb8:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004ebc:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ec0:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004ec4:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004ec8:	e6ff3073 	uxth	r3, r3
40004ecc:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40004ed0:	e5920010 	ldr	r0, [r2, #16]
}
40004ed4:	e12fff1e 	bx	lr

40004ed8 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ed8:	e3a01000 	mov	r1, #0
40004edc:	e3411253 	movt	r1, #4691	; 0x1253
40004ee0:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004ee4:	e3a03000 	mov	r3, #0
40004ee8:	e3413253 	movt	r3, #4691	; 0x1253
40004eec:	e3120001 	tst	r2, #1
40004ef0:	1afffffa 	bne	40004ee0 <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
40004ef4:	e308238c 	movw	r2, #33676	; 0x838c
40004ef8:	e30812c8 	movw	r1, #33480	; 0x82c8
40004efc:	e3442001 	movt	r2, #16385	; 0x4001
40004f00:	e3441001 	movt	r1, #16385	; 0x4001
40004f04:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004f08:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004f0c:	e1a00800 	lsl	r0, r0, #16
40004f10:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004f14:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40004f18:	e5912000 	ldr	r2, [r1]
40004f1c:	e30832c8 	movw	r3, #33480	; 0x82c8
40004f20:	e3443001 	movt	r3, #16385	; 0x4001
40004f24:	e3520000 	cmp	r2, #0
40004f28:	0afffffa 	beq	40004f18 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40004f2c:	e3a02000 	mov	r2, #0
40004f30:	e5832000 	str	r2, [r3]
40004f34:	e12fff1e 	bx	lr

40004f38 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004f38:	e3a01000 	mov	r1, #0
40004f3c:	e3411253 	movt	r1, #4691	; 0x1253
40004f40:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004f44:	e3a03000 	mov	r3, #0
40004f48:	e3413253 	movt	r3, #4691	; 0x1253
40004f4c:	e3120001 	tst	r2, #1
40004f50:	1afffffa 	bne	40004f40 <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
40004f54:	e308138c 	movw	r1, #33676	; 0x838c
40004f58:	e30822c8 	movw	r2, #33480	; 0x82c8
40004f5c:	e3441001 	movt	r1, #16385	; 0x4001
40004f60:	e3442001 	movt	r2, #16385	; 0x4001
40004f64:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004f68:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004f6c:	e1a00800 	lsl	r0, r0, #16
40004f70:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004f74:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004f78:	e5921000 	ldr	r1, [r2]
40004f7c:	e30832c8 	movw	r3, #33480	; 0x82c8
40004f80:	e3443001 	movt	r3, #16385	; 0x4001
40004f84:	e3510000 	cmp	r1, #0
40004f88:	0afffffa 	beq	40004f78 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004f8c:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f90:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004f94:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f98:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004f9c:	e5901024 	ldr	r1, [r0, #36]	; 0x24
40004fa0:	e3a03000 	mov	r3, #0
40004fa4:	e3413253 	movt	r3, #4691	; 0x1253
40004fa8:	e3110001 	tst	r1, #1
40004fac:	1afffffa 	bne	40004f9c <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
40004fb0:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004fb4:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004fb8:	e34010ff 	movt	r1, #255	; 0xff
40004fbc:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004fc0:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
40004fc4:	e5921000 	ldr	r1, [r2]
40004fc8:	e30832c8 	movw	r3, #33480	; 0x82c8
40004fcc:	e3443001 	movt	r3, #16385	; 0x4001
40004fd0:	e3510000 	cmp	r1, #0
40004fd4:	0afffffa 	beq	40004fc4 <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004fd8:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004fdc:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004fe0:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004fe4:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004fe8:	e5920010 	ldr	r0, [r2, #16]
}
40004fec:	e1a00fa0 	lsr	r0, r0, #31
40004ff0:	e12fff1e 	bx	lr

40004ff4 <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ff4:	e3a01000 	mov	r1, #0
40004ff8:	e3411253 	movt	r1, #4691	; 0x1253
40004ffc:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005000:	e3a02000 	mov	r2, #0
40005004:	e3412253 	movt	r2, #4691	; 0x1253
40005008:	e2133001 	ands	r3, r3, #1
4000500c:	1afffffa 	bne	40004ffc <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
40005010:	e30812c8 	movw	r1, #33480	; 0x82c8
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005014:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40005018:	e3441001 	movt	r1, #16385	; 0x4001
4000501c:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40005020:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40005024:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005028:	e5912000 	ldr	r2, [r1]
4000502c:	e30832c8 	movw	r3, #33480	; 0x82c8
40005030:	e3443001 	movt	r3, #16385	; 0x4001
40005034:	e3520000 	cmp	r2, #0
40005038:	0afffffa 	beq	40005028 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000503c:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005040:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005044:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005048:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000504c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005050:	e6ff3073 	uxth	r3, r3
40005054:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40005058:	e12fff1e 	bx	lr

4000505c <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000505c:	e3a01000 	mov	r1, #0
40005060:	e3411253 	movt	r1, #4691	; 0x1253
40005064:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40005068:	e3a02000 	mov	r2, #0
4000506c:	e3412253 	movt	r2, #4691	; 0x1253
40005070:	e2133001 	ands	r3, r3, #1
40005074:	1afffffa 	bne	40005064 <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
40005078:	e30812c8 	movw	r1, #33480	; 0x82c8
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000507c:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40005080:	e3441001 	movt	r1, #16385	; 0x4001
40005084:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40005088:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000508c:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40005090:	e5912000 	ldr	r2, [r1]
40005094:	e30832c8 	movw	r3, #33480	; 0x82c8
40005098:	e3443001 	movt	r3, #16385	; 0x4001
4000509c:	e3520000 	cmp	r2, #0
400050a0:	0afffffa 	beq	40005090 <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050a4:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400050a8:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050ac:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400050b0:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050b4:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400050b8:	e6ff3073 	uxth	r3, r3
400050bc:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400050c0:	e5920010 	ldr	r0, [r2, #16]
}
400050c4:	e12fff1e 	bx	lr

400050c8 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
400050c8:	e3a01000 	mov	r1, #0
400050cc:	e3411253 	movt	r1, #4691	; 0x1253
400050d0:	e5913024 	ldr	r3, [r1, #36]	; 0x24
400050d4:	e3a02000 	mov	r2, #0
400050d8:	e3412253 	movt	r2, #4691	; 0x1253
400050dc:	e2133003 	ands	r3, r3, #3
400050e0:	1afffffa 	bne	400050d0 <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
400050e4:	e30812c8 	movw	r1, #33480	; 0x82c8

	if (en)
400050e8:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
400050ec:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
400050f0:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
400050f4:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
400050f8:	1308338c 	movwne	r3, #33676	; 0x838c
400050fc:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40005100:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005104:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40005108:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
4000510c:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40005110:	11a03803 	lslne	r3, r3, #16
40005114:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40005118:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
4000511c:	e5912000 	ldr	r2, [r1]
40005120:	e30832c8 	movw	r3, #33480	; 0x82c8
40005124:	e3443001 	movt	r3, #16385	; 0x4001
40005128:	e3520000 	cmp	r2, #0
4000512c:	0afffffa 	beq	4000511c <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005130:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005134:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005138:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000513c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005140:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005144:	e6ff3073 	uxth	r3, r3
40005148:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
4000514c:	e12fff1e 	bx	lr

40005150 <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40005150:	e3a01000 	mov	r1, #0
40005154:	e3411253 	movt	r1, #4691	; 0x1253
40005158:	e5912024 	ldr	r2, [r1, #36]	; 0x24
4000515c:	e3a03000 	mov	r3, #0
40005160:	e3413253 	movt	r3, #4691	; 0x1253
40005164:	e3120001 	tst	r2, #1
40005168:	1afffffa 	bne	40005158 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
4000516c:	e308138c 	movw	r1, #33676	; 0x838c
40005170:	e30822c8 	movw	r2, #33480	; 0x82c8
40005174:	e3441001 	movt	r1, #16385	; 0x4001
40005178:	e3442001 	movt	r2, #16385	; 0x4001
4000517c:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40005180:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40005184:	e1a00800 	lsl	r0, r0, #16
40005188:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000518c:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40005190:	e5921000 	ldr	r1, [r2]
40005194:	e30832c8 	movw	r3, #33480	; 0x82c8
40005198:	e3443001 	movt	r3, #16385	; 0x4001
4000519c:	e3510000 	cmp	r1, #0
400051a0:	0afffffa 	beq	40005190 <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400051a4:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400051a8:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400051ac:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400051b0:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400051b4:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400051b8:	e3a01000 	mov	r1, #0
400051bc:	e3411253 	movt	r1, #4691	; 0x1253
400051c0:	e2133001 	ands	r3, r3, #1
400051c4:	1afffffa 	bne	400051b4 <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
400051c8:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400051cc:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400051d0:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
400051d4:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400051d8:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400051dc:	e5921000 	ldr	r1, [r2]
400051e0:	e30832c8 	movw	r3, #33480	; 0x82c8
400051e4:	e3443001 	movt	r3, #16385	; 0x4001
400051e8:	e3510000 	cmp	r1, #0
400051ec:	0afffffa 	beq	400051dc <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400051f0:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400051f4:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400051f8:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400051fc:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005200:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005204:	e6ff3073 	uxth	r3, r3
40005208:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
4000520c:	e12fff1e 	bx	lr

40005210 <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005210:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40005214:	e1a0c00d 	mov	ip, sp
40005218:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
4000521c:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005220:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40005224:	1a000014 	bne	4000527c <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005228:	e3413253 	movt	r3, #4691	; 0x1253
4000522c:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40005230:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40005234:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005238:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
4000523c:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005240:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40005244:	e0065005 	and	r5, r6, r5
40005248:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
4000524c:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40005250:	e0054004 	and	r4, r5, r4
40005254:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40005258:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
4000525c:	e004c00c 	and	ip, r4, ip
40005260:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40005264:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
40005268:	e00c2002 	and	r2, ip, r2
4000526c:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
40005270:	e24bd01c 	sub	sp, fp, #28
40005274:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40005278:	eafff562 	b	40002808 <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
4000527c:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40005280:	e3413253 	movt	r3, #4691	; 0x1253
40005284:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40005288:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
4000528c:	e3822003 	orr	r2, r2, #3
40005290:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40005294:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40005298:	e3822003 	orr	r2, r2, #3
4000529c:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
400052a0:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
400052a4:	e38220f0 	orr	r2, r2, #240	; 0xf0
400052a8:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
400052ac:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
400052b0:	e38220f0 	orr	r2, r2, #240	; 0xf0
400052b4:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
400052b8:	ebfff5a9 	bl	40002964 <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
400052bc:	e3a00000 	mov	r0, #0
400052c0:	e3a0106b 	mov	r1, #107	; 0x6b
400052c4:	e1a02000 	mov	r2, r0
400052c8:	ebfff561 	bl	40002854 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
400052cc:	e3a00000 	mov	r0, #0
400052d0:	e3a0106b 	mov	r1, #107	; 0x6b
400052d4:	ebfff538 	bl	400027bc <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
400052d8:	e3a00000 	mov	r0, #0
400052dc:	e3a0106b 	mov	r1, #107	; 0x6b
400052e0:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
400052e4:	e24bd01c 	sub	sp, fp, #28
400052e8:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
400052ec:	eafff579 	b	400028d8 <GIC_Set_Processor_Target>

400052f0 <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
400052f0:	e3a03000 	mov	r3, #0
400052f4:	e3413253 	movt	r3, #4691	; 0x1253
400052f8:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
400052fc:	e7e22c52 	ubfx	r2, r2, #24, #3
40005300:	e2422001 	sub	r2, r2, #1
40005304:	e3520006 	cmp	r2, #6
40005308:	8a000007 	bhi	4000532c <SDHC_BusPower_Control+0x3c>
4000530c:	e3a01001 	mov	r1, #1
40005310:	e1a02211 	lsl	r2, r1, r2
40005314:	e3120055 	tst	r2, #85	; 0x55
40005318:	1a000009 	bne	40005344 <SDHC_BusPower_Control+0x54>
4000531c:	e3120022 	tst	r2, #34	; 0x22
40005320:	1a000010 	bne	40005368 <SDHC_BusPower_Control+0x78>
40005324:	e3120008 	tst	r2, #8
40005328:	1a000009 	bne	40005354 <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
4000532c:	e3a03000 	mov	r3, #0
40005330:	e3413253 	movt	r3, #4691	; 0x1253
40005334:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005338:	e3822001 	orr	r2, r2, #1
4000533c:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40005340:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40005344:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005348:	e382200e 	orr	r2, r2, #14
4000534c:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005350:	eafffff5 	b	4000532c <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40005354:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40005358:	e20220f1 	and	r2, r2, #241	; 0xf1
4000535c:	e382200a 	orr	r2, r2, #10
40005360:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005364:	eafffff0 	b	4000532c <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40005368:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
4000536c:	e20220f1 	and	r2, r2, #241	; 0xf1
40005370:	e382200c 	orr	r2, r2, #12
40005374:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40005378:	eaffffeb 	b	4000532c <SDHC_BusPower_Control+0x3c>

4000537c <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
4000537c:	e3a01000 	mov	r1, #0
40005380:	e3411253 	movt	r1, #4691	; 0x1253
40005384:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40005388:	e3a03000 	mov	r3, #0
4000538c:	e3413253 	movt	r3, #4691	; 0x1253
40005390:	e3120001 	tst	r2, #1
40005394:	1afffffa 	bne	40005384 <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40005398:	e308138c 	movw	r1, #33676	; 0x838c
4000539c:	e30822c8 	movw	r2, #33480	; 0x82c8
400053a0:	e3441001 	movt	r1, #16385	; 0x4001
400053a4:	e3442001 	movt	r2, #16385	; 0x4001
400053a8:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400053ac:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400053b0:	e1a00800 	lsl	r0, r0, #16
400053b4:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400053b8:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
400053bc:	e5921000 	ldr	r1, [r2]
400053c0:	e30832c8 	movw	r3, #33480	; 0x82c8
400053c4:	e3443001 	movt	r3, #16385	; 0x4001
400053c8:	e3510000 	cmp	r1, #0
400053cc:	0afffffa 	beq	400053bc <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400053d0:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400053d4:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400053d8:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400053dc:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400053e0:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400053e4:	e3a01000 	mov	r1, #0
400053e8:	e3411253 	movt	r1, #4691	; 0x1253
400053ec:	e2133001 	ands	r3, r3, #1
400053f0:	1afffffa 	bne	400053e0 <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
400053f4:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400053f8:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400053fc:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40005400:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005404:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40005408:	e5921000 	ldr	r1, [r2]
4000540c:	e30832c8 	movw	r3, #33480	; 0x82c8
40005410:	e3443001 	movt	r3, #16385	; 0x4001
40005414:	e3510000 	cmp	r1, #0
40005418:	0afffffa 	beq	40005408 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000541c:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005420:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005424:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40005428:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000542c:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005430:	e6ff3073 	uxth	r3, r3
40005434:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40005438:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
4000543c:	e3833002 	orr	r3, r3, #2
40005440:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40005444:	e12fff1e 	bx	lr

40005448 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005448:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
4000544c:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40005450:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40005454:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005458:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
4000545c:	e6ff2071 	uxth	r2, r1
40005460:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005464:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40005468:	e3a02000 	mov	r2, #0
4000546c:	e3412253 	movt	r2, #4691	; 0x1253
40005470:	e21cc002 	ands	ip, ip, #2
40005474:	1afffffa 	bne	40005464 <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005478:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
4000547c:	e30842c8 	movw	r4, #33480	; 0x82c8

	if (n == 1)
40005480:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005484:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005488:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
4000548c:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40005490:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40005494:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40005498:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
4000549c:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
400054a0:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400054a4:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
400054a8:	e5942000 	ldr	r2, [r4]
400054ac:	e30802c8 	movw	r0, #33480	; 0x82c8
400054b0:	e3440001 	movt	r0, #16385	; 0x4001
400054b4:	e3520000 	cmp	r2, #0
400054b8:	0afffffa 	beq	400054a8 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400054bc:	e3a02000 	mov	r2, #0

	while (n--)
400054c0:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400054c4:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400054c8:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400054cc:	e5806000 	str	r6, [r0]
400054d0:	e30852bc 	movw	r5, #33468	; 0x82bc
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400054d4:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
400054d8:	e1a00002 	mov	r0, r2
400054dc:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400054e0:	e6ffc07c 	uxth	ip, ip
400054e4:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
400054e8:	3a00000f 	bcc	4000552c <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
400054ec:	e5954000 	ldr	r4, [r5]
400054f0:	e308c2bc 	movw	ip, #33468	; 0x82bc
400054f4:	e344c001 	movt	ip, #16385	; 0x4001
400054f8:	e3540000 	cmp	r4, #0
400054fc:	0afffffa 	beq	400054ec <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40005500:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40005504:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005508:	e31c0b02 	tst	ip, #2048	; 0x800
4000550c:	0afffffc 	beq	40005504 <SD_Read_Sector+0xbc>
40005510:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
40005514:	e5902020 	ldr	r2, [r0, #32]
40005518:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
4000551c:	e153000c 	cmp	r3, ip
40005520:	1afffffb 	bne	40005514 <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005524:	e2511001 	subs	r1, r1, #1
40005528:	2affffef 	bcs	400054ec <SD_Read_Sector+0xa4>
4000552c:	e30812c4 	movw	r1, #33476	; 0x82c4
40005530:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
40005534:	e5912000 	ldr	r2, [r1]
40005538:	e30832c4 	movw	r3, #33476	; 0x82c4
4000553c:	e3443001 	movt	r3, #16385	; 0x4001
40005540:	e3520000 	cmp	r2, #0
40005544:	0afffffa 	beq	40005534 <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40005548:	e3a02000 	mov	r2, #0
4000554c:	e5832000 	str	r2, [r3]
}
40005550:	e8bd0070 	pop	{r4, r5, r6}
40005554:	e12fff1e 	bx	lr

40005558 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005558:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
4000555c:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005560:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005564:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005568:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
4000556c:	e6ff2071 	uxth	r2, r1
40005570:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005574:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40005578:	e3a02000 	mov	r2, #0
4000557c:	e3412253 	movt	r2, #4691	; 0x1253
40005580:	e21cc002 	ands	ip, ip, #2
40005584:	1afffffa 	bne	40005574 <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005588:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
4000558c:	e30842c8 	movw	r4, #33480	; 0x82c8

	if (n == 0)
40005590:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40005594:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005598:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
4000559c:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400055a0:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
400055a4:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
400055a8:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400055ac:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
400055b0:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400055b4:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
400055b8:	e5942000 	ldr	r2, [r4]
400055bc:	e30802c8 	movw	r0, #33480	; 0x82c8
400055c0:	e3440001 	movt	r0, #16385	; 0x4001
400055c4:	e3520000 	cmp	r2, #0
400055c8:	0afffffa 	beq	400055b8 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055cc:	e3a02000 	mov	r2, #0

	while (n--)
400055d0:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055d4:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055d8:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400055dc:	e5806000 	str	r6, [r0]
400055e0:	e30852c0 	movw	r5, #33472	; 0x82c0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055e4:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
400055e8:	e1a00002 	mov	r0, r2
400055ec:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400055f0:	e6ffc07c 	uxth	ip, ip
400055f4:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
400055f8:	3a00000f 	bcc	4000563c <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
400055fc:	e5954000 	ldr	r4, [r5]
40005600:	e308c2c0 	movw	ip, #33472	; 0x82c0
40005604:	e344c001 	movt	ip, #16385	; 0x4001
40005608:	e3540000 	cmp	r4, #0
4000560c:	0afffffa 	beq	400055fc <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40005610:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
40005614:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005618:	e31c0b01 	tst	ip, #1024	; 0x400
4000561c:	0afffffc 	beq	40005614 <SD_Write_Sector+0xbc>
40005620:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
40005624:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005628:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
4000562c:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005630:	1afffffb 	bne	40005624 <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
40005634:	e2511001 	subs	r1, r1, #1
40005638:	2affffef 	bcs	400055fc <SD_Write_Sector+0xa4>
4000563c:	e30812c4 	movw	r1, #33476	; 0x82c4
40005640:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
40005644:	e5912000 	ldr	r2, [r1]
40005648:	e30832c4 	movw	r3, #33476	; 0x82c4
4000564c:	e3443001 	movt	r3, #16385	; 0x4001
40005650:	e3520000 	cmp	r2, #0
40005654:	0afffffa 	beq	40005644 <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005658:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
4000565c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005660:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005664:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005668:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000566c:	e6ff3073 	uxth	r3, r3
40005670:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
40005674:	e8bd0070 	pop	{r4, r5, r6}
40005678:	e12fff1e 	bx	lr

4000567c <checkRegister>:
#include "device_driver.h"


void checkRegister(void){
4000567c:	e1a0c00d 	mov	ip, sp
40005680:	e92dd830 	push	{r4, r5, fp, ip, lr, pc}
40005684:	e24cb004 	sub	fp, ip, #4
40005688:	e24dd008 	sub	sp, sp, #8
4000568c:	e30f5ffc 	movw	r5, #65532	; 0xfffc
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
40005690:	e3a04000 	mov	r4, #0
#include "device_driver.h"


void checkRegister(void){
40005694:	e34454af 	movt	r5, #17583	; 0x44af
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
		Uart_Printf("\n app0 r%d : 0x%x,\t app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
40005698:	e5b52004 	ldr	r2, [r5, #4]!
4000569c:	e307065c 	movw	r0, #30300	; 0x765c
400056a0:	e1a01004 	mov	r1, r4
400056a4:	e1a03004 	mov	r3, r4
400056a8:	e3440001 	movt	r0, #16385	; 0x4001
void checkRegister(void){
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
400056ac:	e2844001 	add	r4, r4, #1
		Uart_Printf("\n app0 r%d : 0x%x,\t app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
400056b0:	e595c200 	ldr	ip, [r5, #512]	; 0x200
400056b4:	e58dc000 	str	ip, [sp]
400056b8:	eb0000ba 	bl	400059a8 <Uart1_Printf>
void checkRegister(void){
	unsigned int * app0 = 0x44B00000;
	unsigned int * app1 = 0x44B00200;

	int i;
	for(i=0;i<17;i++){
400056bc:	e3540011 	cmp	r4, #17
400056c0:	1afffff4 	bne	40005698 <checkRegister+0x1c>
		Uart_Printf("\n app0 r%d : 0x%x,\t app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
	}
	Uart_Printf("\n------------------------------\n");
400056c4:	e3070684 	movw	r0, #30340	; 0x7684
400056c8:	e3440001 	movt	r0, #16385	; 0x4001
}
400056cc:	e24bd014 	sub	sp, fp, #20
400056d0:	e89d6830 	ldm	sp, {r4, r5, fp, sp, lr}

	int i;
	for(i=0;i<17;i++){
		Uart_Printf("\n app0 r%d : 0x%x,\t app1 r%d : 0x%x \n", i, app0[i], i, app1[i]);
	}
	Uart_Printf("\n------------------------------\n");
400056d4:	ea0000b3 	b	400059a8 <Uart1_Printf>

400056d8 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
400056d8:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
400056dc:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
400056e0:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
400056e4:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
400056e8:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
400056ec:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
400056f0:	e3c000ff 	bic	r0, r0, #255	; 0xff
400056f4:	e380007c 	orr	r0, r0, #124	; 0x7c
400056f8:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
400056fc:	e5930004 	ldr	r0, [r3, #4]
40005700:	e3c0000f 	bic	r0, r0, #15
40005704:	e3800004 	orr	r0, r0, #4
40005708:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
4000570c:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
40005710:	e5932008 	ldr	r2, [r3, #8]
40005714:	e3c2201f 	bic	r2, r2, #31
40005718:	e3822002 	orr	r2, r2, #2
4000571c:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
40005720:	e5932008 	ldr	r2, [r3, #8]
40005724:	e3c2201f 	bic	r2, r2, #31
40005728:	e3822001 	orr	r2, r2, #1
4000572c:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40005730:	e5912044 	ldr	r2, [r1, #68]	; 0x44
40005734:	e3a03000 	mov	r3, #0
40005738:	e341339d 	movt	r3, #5021	; 0x139d
4000573c:	e3120020 	tst	r2, #32
40005740:	0afffffa 	beq	40005730 <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
40005744:	e3a02020 	mov	r2, #32
40005748:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
4000574c:	e5932008 	ldr	r2, [r3, #8]
40005750:	e3c2201f 	bic	r2, r2, #31
40005754:	e5832008 	str	r2, [r3, #8]
40005758:	e12fff1e 	bx	lr

4000575c <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
4000575c:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime)
{
40005760:	e1a0c00d 	mov	ip, sp
40005764:	e92dd800 	push	{fp, ip, lr, pc}
40005768:	e24cb004 	sub	fp, ip, #4
	if(en)
4000576c:	1a000003 	bne	40005780 <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40005770:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40005774:	e24bd00c 	sub	sp, fp, #12
40005778:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
4000577c:	eafff421 	b	40002808 <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005780:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40005784:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005788:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
4000578c:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005790:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40005794:	e3a00000 	mov	r0, #0
40005798:	e1a02000 	mov	r2, r0
4000579c:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
400057a0:	e3cee0ff 	bic	lr, lr, #255	; 0xff
400057a4:	e38ee07c 	orr	lr, lr, #124	; 0x7c
400057a8:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
400057ac:	e593e004 	ldr	lr, [r3, #4]
400057b0:	e3cee00f 	bic	lr, lr, #15
400057b4:	e38ee004 	orr	lr, lr, #4
400057b8:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
400057bc:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
400057c0:	e593c044 	ldr	ip, [r3, #68]	; 0x44
400057c4:	e38cc001 	orr	ip, ip, #1
400057c8:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
400057cc:	e593c008 	ldr	ip, [r3, #8]
400057d0:	e3ccc01f 	bic	ip, ip, #31
400057d4:	e38cc00a 	orr	ip, ip, #10
400057d8:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
400057dc:	e593c008 	ldr	ip, [r3, #8]
400057e0:	e3ccc01f 	bic	ip, ip, #31
400057e4:	e38cc009 	orr	ip, ip, #9
400057e8:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
400057ec:	ebfff418 	bl	40002854 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
400057f0:	e3a00000 	mov	r0, #0
400057f4:	e3a01045 	mov	r1, #69	; 0x45
400057f8:	ebfff3ef 	bl	400027bc <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
400057fc:	e3a00000 	mov	r0, #0
40005800:	e3a01045 	mov	r1, #69	; 0x45
40005804:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
40005808:	e24bd00c 	sub	sp, fp, #12
4000580c:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
40005810:	eafff430 	b	400028d8 <GIC_Set_Processor_Target>
40005814:	00000000 	andeq	r0, r0, r0

40005818 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005818:	e1a00200 	lsl	r0, r0, #4
4000581c:	eddf3b2f 	vldr	d19, [pc, #188]	; 400058e0 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005820:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005824:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005828:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
4000582c:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005830:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40005834:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005838:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
4000583c:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005840:	eef82be6 	vcvt.f64.s32	d18, s13
40005844:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005848:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
4000584c:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40005850:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
40005854:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40005858:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
4000585c:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005860:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
40005864:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40005868:	e5925250 	ldr	r5, [r2, #592]	; 0x250
4000586c:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005870:	e3855060 	orr	r5, r5, #96	; 0x60
40005874:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40005878:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
4000587c:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005880:	e3855070 	orr	r5, r5, #112	; 0x70
40005884:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40005888:	e59c2000 	ldr	r2, [ip]
4000588c:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40005890:	e3822822 	orr	r2, r2, #2228224	; 0x220000
40005894:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005898:	ee377b61 	vsub.f64	d7, d7, d17
4000589c:	eefc6bc7 	vcvt.u32.f64	s13, d7
400058a0:	edcd6a01 	vstr	s13, [sp, #4]
400058a4:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
400058a8:	e59d2004 	ldr	r2, [sp, #4]
400058ac:	ee062a90 	vmov	s13, r2
400058b0:	eef81b66 	vcvt.f64.u32	d17, s13
400058b4:	ee377b61 	vsub.f64	d7, d7, d17
400058b8:	ee277b20 	vmul.f64	d7, d7, d16
400058bc:	eebc7bc7 	vcvt.u32.f64	s14, d7
400058c0:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
400058c4:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
400058c8:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
400058cc:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
400058d0:	e583100c 	str	r1, [r3, #12]
}
400058d4:	e28dd008 	add	sp, sp, #8
400058d8:	e8bd0030 	pop	{r4, r5}
400058dc:	e12fff1e 	bx	lr
400058e0:	00000000 	andeq	r0, r0, r0
400058e4:	4197d784 	orrsmi	sp, r7, r4, lsl #15

400058e8 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400058e8:	e350000a 	cmp	r0, #10
400058ec:	0a000008 	beq	40005914 <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400058f0:	e3a01000 	mov	r1, #0
400058f4:	e3411381 	movt	r1, #4993	; 0x1381
400058f8:	e5912010 	ldr	r2, [r1, #16]
400058fc:	e3a03000 	mov	r3, #0
40005900:	e3413381 	movt	r3, #4993	; 0x1381
40005904:	e3120002 	tst	r2, #2
40005908:	0afffffa 	beq	400058f8 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
4000590c:	e5830020 	str	r0, [r3, #32]
40005910:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005914:	e3a01000 	mov	r1, #0
40005918:	e3411381 	movt	r1, #4993	; 0x1381
4000591c:	e5912010 	ldr	r2, [r1, #16]
40005920:	e3a03000 	mov	r3, #0
40005924:	e3413381 	movt	r3, #4993	; 0x1381
40005928:	e3120002 	tst	r2, #2
4000592c:	0afffffa 	beq	4000591c <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
40005930:	e3a0200d 	mov	r2, #13
40005934:	e5832020 	str	r2, [r3, #32]
40005938:	eaffffec 	b	400058f0 <Uart1_Send_Byte+0x8>

4000593c <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
4000593c:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
40005940:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
40005944:	e35c0000 	cmp	ip, #0
40005948:	0a00000d 	beq	40005984 <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000594c:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
40005950:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005954:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005958:	e35c000a 	cmp	ip, #10
4000595c:	0a00000a 	beq	4000598c <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005960:	e5912010 	ldr	r2, [r1, #16]
40005964:	e3a03000 	mov	r3, #0
40005968:	e3413381 	movt	r3, #4993	; 0x1381
4000596c:	e3120002 	tst	r2, #2
40005970:	0afffffa 	beq	40005960 <Uart1_Send_String+0x24>
	rUTXH1 = data;
40005974:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005978:	e5f0c001 	ldrb	ip, [r0, #1]!
4000597c:	e35c0000 	cmp	ip, #0
40005980:	1afffff4 	bne	40005958 <Uart1_Send_String+0x1c>
}
40005984:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005988:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000598c:	e5912010 	ldr	r2, [r1, #16]
40005990:	e3a03000 	mov	r3, #0
40005994:	e3413381 	movt	r3, #4993	; 0x1381
40005998:	e3120002 	tst	r2, #2
4000599c:	0afffffa 	beq	4000598c <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
400059a0:	e5834020 	str	r4, [r3, #32]
400059a4:	eaffffed 	b	40005960 <Uart1_Send_String+0x24>

400059a8 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
400059a8:	e1a0c00d 	mov	ip, sp
400059ac:	e92d000f 	push	{r0, r1, r2, r3}
400059b0:	e92dd810 	push	{r4, fp, ip, lr, pc}
400059b4:	e24cb014 	sub	fp, ip, #20
400059b8:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400059bc:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
400059c0:	e1a02003 	mov	r2, r3
400059c4:	e24b0f45 	sub	r0, fp, #276	; 0x114
400059c8:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
400059cc:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
400059d0:	eb00037f 	bl	400067d4 <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400059d4:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
400059d8:	e3500000 	cmp	r0, #0
400059dc:	0a00000e 	beq	40005a1c <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400059e0:	e3a01000 	mov	r1, #0
400059e4:	e24bcf45 	sub	ip, fp, #276	; 0x114
400059e8:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
400059ec:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
400059f0:	e350000a 	cmp	r0, #10
400059f4:	0a00000a 	beq	40005a24 <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400059f8:	e5912010 	ldr	r2, [r1, #16]
400059fc:	e3a03000 	mov	r3, #0
40005a00:	e3413381 	movt	r3, #4993	; 0x1381
40005a04:	e3120002 	tst	r2, #2
40005a08:	0afffffa 	beq	400059f8 <Uart1_Printf+0x50>
	rUTXH1 = data;
40005a0c:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005a10:	e5fc0001 	ldrb	r0, [ip, #1]!
40005a14:	e3500000 	cmp	r0, #0
40005a18:	1afffff4 	bne	400059f0 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
40005a1c:	e24bd010 	sub	sp, fp, #16
40005a20:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005a24:	e5912010 	ldr	r2, [r1, #16]
40005a28:	e3a03000 	mov	r3, #0
40005a2c:	e3413381 	movt	r3, #4993	; 0x1381
40005a30:	e3120002 	tst	r2, #2
40005a34:	0afffffa 	beq	40005a24 <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
40005a38:	e5834020 	str	r4, [r3, #32]
40005a3c:	eaffffed 	b	400059f8 <Uart1_Printf+0x50>

40005a40 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005a40:	e3a01000 	mov	r1, #0
40005a44:	e3411381 	movt	r1, #4993	; 0x1381
40005a48:	e5912010 	ldr	r2, [r1, #16]
40005a4c:	e3a03000 	mov	r3, #0
40005a50:	e3413381 	movt	r3, #4993	; 0x1381
40005a54:	e3120001 	tst	r2, #1
40005a58:	0afffffa 	beq	40005a48 <Uart1_Get_Char+0x8>
	return rURXH1;
40005a5c:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40005a60:	e6ef0070 	uxtb	r0, r0
40005a64:	e12fff1e 	bx	lr

40005a68 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40005a68:	e3a03000 	mov	r3, #0
40005a6c:	e3413381 	movt	r3, #4993	; 0x1381
40005a70:	e5930010 	ldr	r0, [r3, #16]
40005a74:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40005a78:	15930024 	ldrne	r0, [r3, #36]	; 0x24
40005a7c:	16ef0070 	uxtbne	r0, r0
}
40005a80:	e12fff1e 	bx	lr

40005a84 <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005a84:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40005a88:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005a8c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005a90:	e3a04000 	mov	r4, #0
40005a94:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005a98:	e24cb004 	sub	fp, ip, #4
40005a9c:	e1a06000 	mov	r6, r0
40005aa0:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005aa4:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40005aa8:	e3a00000 	mov	r0, #0
40005aac:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005ab0:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005ab4:	e18cc003 	orr	ip, ip, r3
40005ab8:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
40005abc:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
40005ac0:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
40005ac4:	ebfff3a6 	bl	40002964 <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005ac8:	e5942038 	ldr	r2, [r4, #56]	; 0x38
40005acc:	e3550000 	cmp	r5, #0
40005ad0:	13a03008 	movne	r3, #8
40005ad4:	03a0300c 	moveq	r3, #12
40005ad8:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
40005adc:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005ae0:	e3c2200f 	bic	r2, r2, #15
40005ae4:	03a07002 	moveq	r7, #2
40005ae8:	13a07000 	movne	r7, #0
40005aec:	e3560000 	cmp	r6, #0
40005af0:	11a06002 	movne	r6, r2
40005af4:	03826001 	orreq	r6, r2, #1
40005af8:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
40005afc:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005b00:	e1867007 	orr	r7, r6, r7
40005b04:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
40005b08:	1a000003 	bne	40005b1c <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005b0c:	e3a01055 	mov	r1, #85	; 0x55
	}
}
40005b10:	e24bd01c 	sub	sp, fp, #28
40005b14:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
40005b18:	eafff33a 	b	40002808 <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
40005b1c:	e3a00000 	mov	r0, #0
40005b20:	e3a01055 	mov	r1, #85	; 0x55
40005b24:	e1a02000 	mov	r2, r0
40005b28:	ebfff349 	bl	40002854 <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
40005b2c:	e3a00000 	mov	r0, #0
40005b30:	e3a01055 	mov	r1, #85	; 0x55
40005b34:	ebfff320 	bl	400027bc <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
40005b38:	e3a00000 	mov	r0, #0
40005b3c:	e3a01055 	mov	r1, #85	; 0x55
40005b40:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
40005b44:	e24bd01c 	sub	sp, fp, #28
40005b48:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
40005b4c:	eafff361 	b	400028d8 <GIC_Set_Processor_Target>

40005b50 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005b50:	e1a0c00d 	mov	ip, sp
40005b54:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005b58:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005b5c:	e24cb004 	sub	fp, ip, #4
40005b60:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005b64:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005b68:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005b6c:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005b70:	e5942010 	ldr	r2, [r4, #16]
40005b74:	e3a03000 	mov	r3, #0
40005b78:	e3413381 	movt	r3, #4993	; 0x1381
40005b7c:	e3120001 	tst	r2, #1
40005b80:	0afffffa 	beq	40005b70 <Uart1_GetString+0x20>
	return rURXH1;
40005b84:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005b88:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005b8c:	e351000d 	cmp	r1, #13
40005b90:	0a00001a 	beq	40005c00 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
40005b94:	e3510008 	cmp	r1, #8
40005b98:	0a000011 	beq	40005be4 <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005b9c:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005ba0:	e5c51000 	strb	r1, [r5]
40005ba4:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005ba8:	0a000006 	beq	40005bc8 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005bac:	e5942010 	ldr	r2, [r4, #16]
40005bb0:	e3a03000 	mov	r3, #0
40005bb4:	e3413381 	movt	r3, #4993	; 0x1381
40005bb8:	e3120002 	tst	r2, #2
40005bbc:	0afffffa 	beq	40005bac <Uart1_GetString+0x5c>
	rUTXH1 = data;
40005bc0:	e5831020 	str	r1, [r3, #32]
40005bc4:	eaffffe9 	b	40005b70 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005bc8:	e5942010 	ldr	r2, [r4, #16]
40005bcc:	e3a03000 	mov	r3, #0
40005bd0:	e3413381 	movt	r3, #4993	; 0x1381
40005bd4:	e3120002 	tst	r2, #2
40005bd8:	0afffffa 	beq	40005bc8 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
40005bdc:	e5837020 	str	r7, [r3, #32]
40005be0:	eafffff1 	b	40005bac <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
40005be4:	e1560005 	cmp	r6, r5
40005be8:	aaffffe0 	bge	40005b70 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
40005bec:	e30706a8 	movw	r0, #30376	; 0x76a8
                string--;
40005bf0:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
40005bf4:	e3440001 	movt	r0, #16385	; 0x4001
40005bf8:	ebffff6a 	bl	400059a8 <Uart1_Printf>
40005bfc:	eaffffdb 	b	40005b70 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
40005c00:	e3a02000 	mov	r2, #0
40005c04:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005c08:	e5931010 	ldr	r1, [r3, #16]
40005c0c:	e3a02000 	mov	r2, #0
40005c10:	e3412381 	movt	r2, #4993	; 0x1381
40005c14:	e3110002 	tst	r1, #2
40005c18:	0afffffa 	beq	40005c08 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005c1c:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005c20:	e3a0300d 	mov	r3, #13
40005c24:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005c28:	e5912010 	ldr	r2, [r1, #16]
40005c2c:	e3a03000 	mov	r3, #0
40005c30:	e3413381 	movt	r3, #4993	; 0x1381
40005c34:	e3120002 	tst	r2, #2
40005c38:	0afffffa 	beq	40005c28 <Uart1_GetString+0xd8>
	rUTXH1 = data;
40005c3c:	e3a0200a 	mov	r2, #10
40005c40:	e5832020 	str	r2, [r3, #32]
40005c44:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

40005c48 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
40005c48:	e1a0c00d 	mov	ip, sp
40005c4c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40005c50:	e24cb004 	sub	fp, ip, #4
40005c54:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40005c58:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005c5c:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40005c60:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005c64:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005c68:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005c6c:	e5942010 	ldr	r2, [r4, #16]
40005c70:	e3a03000 	mov	r3, #0
40005c74:	e3413381 	movt	r3, #4993	; 0x1381
40005c78:	e3120001 	tst	r2, #1
40005c7c:	0afffffa 	beq	40005c6c <Uart1_GetIntNum+0x24>
	return rURXH1;
40005c80:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005c84:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005c88:	e351000d 	cmp	r1, #13
40005c8c:	0a00001a 	beq	40005cfc <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40005c90:	e3510008 	cmp	r1, #8
40005c94:	0a000011 	beq	40005ce0 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005c98:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005c9c:	e5c51000 	strb	r1, [r5]
40005ca0:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005ca4:	0a000006 	beq	40005cc4 <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005ca8:	e5942010 	ldr	r2, [r4, #16]
40005cac:	e3a03000 	mov	r3, #0
40005cb0:	e3413381 	movt	r3, #4993	; 0x1381
40005cb4:	e3120002 	tst	r2, #2
40005cb8:	0afffffa 	beq	40005ca8 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
40005cbc:	e5831020 	str	r1, [r3, #32]
40005cc0:	eaffffe9 	b	40005c6c <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005cc4:	e5942010 	ldr	r2, [r4, #16]
40005cc8:	e3a03000 	mov	r3, #0
40005ccc:	e3413381 	movt	r3, #4993	; 0x1381
40005cd0:	e3120002 	tst	r2, #2
40005cd4:	0afffffa 	beq	40005cc4 <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
40005cd8:	e5837020 	str	r7, [r3, #32]
40005cdc:	eafffff1 	b	40005ca8 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
40005ce0:	e1550006 	cmp	r5, r6
40005ce4:	daffffe0 	ble	40005c6c <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
40005ce8:	e30706a8 	movw	r0, #30376	; 0x76a8
                string--;
40005cec:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
40005cf0:	e3440001 	movt	r0, #16385	; 0x4001
40005cf4:	ebffff2b 	bl	400059a8 <Uart1_Printf>
40005cf8:	eaffffdb 	b	40005c6c <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
40005cfc:	e3a02000 	mov	r2, #0
40005d00:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005d04:	e5931010 	ldr	r1, [r3, #16]
40005d08:	e3a02000 	mov	r2, #0
40005d0c:	e3412381 	movt	r2, #4993	; 0x1381
40005d10:	e3110002 	tst	r1, #2
40005d14:	0afffffa 	beq	40005d04 <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005d18:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005d1c:	e3a0300d 	mov	r3, #13
40005d20:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005d24:	e5912010 	ldr	r2, [r1, #16]
40005d28:	e3a03000 	mov	r3, #0
40005d2c:	e3413381 	movt	r3, #4993	; 0x1381
40005d30:	e3120002 	tst	r2, #2
40005d34:	0afffffa 	beq	40005d24 <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
40005d38:	e3a0200a 	mov	r2, #10
40005d3c:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
40005d40:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
40005d44:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
40005d48:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
40005d4c:	03a04001 	moveq	r4, #1
        string++;
40005d50:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
40005d54:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005d58:	e3530030 	cmp	r3, #48	; 0x30
40005d5c:	0a00002f 	beq	40005e20 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40005d60:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40005d64:	e1a00006 	mov	r0, r6
40005d68:	eb0001ef 	bl	4000652c <strlen>
40005d6c:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40005d70:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
40005d74:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40005d78:	ba00002f 	blt	40005e3c <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
40005d7c:	e7d63000 	ldrb	r3, [r6, r0]
40005d80:	e20330df 	and	r3, r3, #223	; 0xdf
40005d84:	e3530048 	cmp	r3, #72	; 0x48
40005d88:	1a00001c 	bne	40005e00 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
40005d8c:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005d90:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005d94:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005d98:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005d9c:	0a000012 	beq	40005dec <Uart1_GetIntNum+0x1a4>
40005da0:	e30729f0 	movw	r2, #31216	; 0x79f0
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005da4:	e3a03000 	mov	r3, #0
40005da8:	e3442001 	movt	r2, #16385	; 0x4001
40005dac:	e1a0c003 	mov	ip, r3
40005db0:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40005db4:	e7d62003 	ldrb	r2, [r6, r3]
40005db8:	e0871002 	add	r1, r7, r2
40005dbc:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40005dc0:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40005dc4:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40005dc8:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40005dcc:	0a000003 	beq	40005de0 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
40005dd0:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
40005dd4:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
40005dd8:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
40005ddc:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005de0:	e2833001 	add	r3, r3, #1
40005de4:	e1550003 	cmp	r5, r3
40005de8:	aafffff1 	bge	40005db4 <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
40005dec:	e3540000 	cmp	r4, #0
40005df0:	126c0000 	rsbne	r0, ip, #0
40005df4:	01a0000c 	moveq	r0, ip
    }
    return result;
}
40005df8:	e24bd01c 	sub	sp, fp, #28
40005dfc:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
40005e00:	e357000a 	cmp	r7, #10
40005e04:	1affffe5 	bne	40005da0 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
40005e08:	e1a00006 	mov	r0, r6
40005e0c:	eb0001ba 	bl	400064fc <atoi>
        result = minus ? (-1*result):result;
40005e10:	e3540000 	cmp	r4, #0
40005e14:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
40005e18:	e24bd01c 	sub	sp, fp, #28
40005e1c:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005e20:	e5d63001 	ldrb	r3, [r6, #1]
40005e24:	e20330df 	and	r3, r3, #223	; 0xdf
40005e28:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
40005e2c:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
40005e30:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005e34:	0affffca 	beq	40005d64 <Uart1_GetIntNum+0x11c>
40005e38:	eaffffc8 	b	40005d60 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
40005e3c:	e3e00000 	mvn	r0, #0
40005e40:	eaffffec 	b	40005df8 <Uart1_GetIntNum+0x1b0>
40005e44:	e320f000 	nop	{0}

40005e48 <Init_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Init_App
Init_App:

	push	{r4-r10, lr}
40005e48:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}

@@@@@ 초기화
	ldr 	r3, =1
40005e4c:	e3a03001 	mov	r3, #1
	ldr		r4, =PCB_BASE_APP0
40005e50:	e59f4150 	ldr	r4, [pc, #336]	; 40005fa8 <TLB_Type+0x8>
	ldr 	r5, =20
40005e54:	e3a05014 	mov	r5, #20
1:
	subs	r5, r5, #1
40005e58:	e2555001 	subs	r5, r5, #1
	str		r3, [r4], #4
40005e5c:	e4843004 	str	r3, [r4], #4
	bgt 	1b
40005e60:	cafffffc 	bgt	40005e58 <Init_App+0x10>

	ldr		r4, =PCB_BASE_APP1
40005e64:	e59f4140 	ldr	r4, [pc, #320]	; 40005fac <TLB_Type+0xc>
	ldr 	r5, =20
40005e68:	e3a05014 	mov	r5, #20
2:
	subs	r5, r5, #1
40005e6c:	e2555001 	subs	r5, r5, #1
	str		r3, [r4], #4
40005e70:	e4843004 	str	r3, [r4], #4
	bgt 	2b
40005e74:	cafffffc 	bgt	40005e6c <Init_App+0x24>
@@@@@

	ldr		r4, =PCB_BASE_APP0
40005e78:	e59f4128 	ldr	r4, [pc, #296]	; 40005fa8 <TLB_Type+0x8>
	add		r4, r4, #0x34
40005e7c:	e2844034 	add	r4, r4, #52	; 0x34
	add		r5, r4, #0x08
40005e80:	e2845008 	add	r5, r4, #8
	add 	r8, r5, #0x04
40005e84:	e2858004 	add	r8, r5, #4

	ldr		r6, =PCB_BASE_APP1
40005e88:	e59f611c 	ldr	r6, [pc, #284]	; 40005fac <TLB_Type+0xc>
	add		r6, r6, #0x34
40005e8c:	e2866034 	add	r6, r6, #52	; 0x34
	add		r7, r6, #0x08
40005e90:	e2867008 	add	r7, r6, #8
	add 	r9, r7, #0x04
40005e94:	e2879004 	add	r9, r7, #4

	ldr 	r3, =0x2000015f
40005e98:	e59f3110 	ldr	r3, [pc, #272]	; 40005fb0 <TLB_Type+0x10>

	str		r1,	[r4]
40005e9c:	e5841000 	str	r1, [r4]
	str		r0,	[r5]
40005ea0:	e5850000 	str	r0, [r5]
	str		r2,	[r6]
40005ea4:	e5862000 	str	r2, [r6]
	str		r0,	[r7]
40005ea8:	e5870000 	str	r0, [r7]
	str		r3,	[r8]
40005eac:	e5883000 	str	r3, [r8]
	str		r3,	[r9]
40005eb0:	e5893000 	str	r3, [r9]
@	push 	{r0-r3, ip, lr}
@	bl		checkRegister
@	pop 	{r0-r3, ip, lr}
	@@@@@@

	pop		{r4-r10, pc}
40005eb4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

40005eb8 <Run_App0>:

	.global Run_App0
Run_App0:

	@ APP0 RUN
	push	{r4, lr}
40005eb8:	e92d4010 	push	{r4, lr}

	mrs		r4, cpsr
40005ebc:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
40005ec0:	f102001f 	cps	#31
	mov 	sp, r1
40005ec4:	e1a0d001 	mov	sp, r1
	blx		r0
40005ec8:	e12fff30 	blx	r0

	msr		cpsr_cxsf, r4
40005ecc:	e12ff004 	msr	CPSR_fsxc, r4

	pop		{r4, pc}
40005ed0:	e8bd8010 	pop	{r4, pc}

40005ed4 <Backup_Context>:
	.extern Timer0_ISR

	.global Backup_Context
Backup_Context:

	push	{lr}
40005ed4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)

	ldr 	r14, =curAppNum
40005ed8:	e59fe0d4 	ldr	lr, [pc, #212]	; 40005fb4 <TLB_Type+0x14>
	ldr 	r14, [r14]
40005edc:	e59ee000 	ldr	lr, [lr]

	cmp 	r14, #1
40005ee0:	e35e0001 	cmp	lr, #1
	ldreq 	r14, =PCB_BASE_APP1
40005ee4:	059fe0c0 	ldreq	lr, [pc, #192]	; 40005fac <TLB_Type+0xc>
	cmp 	r14, #0
40005ee8:	e35e0000 	cmp	lr, #0
	ldreq 	r14, =PCB_BASE_APP0
40005eec:	059fe0b4 	ldreq	lr, [pc, #180]	; 40005fa8 <TLB_Type+0x8>

	@@@@@@ 저장
	stmia 	r14!, {r0-r14}^
40005ef0:	e8ee7fff 	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	mov 	r0, r14
40005ef4:	e1a0000e 	mov	r0, lr
	pop 	{lr}
40005ef8:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
	sub 	lr, lr, #4
40005efc:	e24ee004 	sub	lr, lr, #4
	str 	lr, [r0]
40005f00:	e580e000 	str	lr, [r0]
	mrs 	r1, spsr
40005f04:	e14f1000 	mrs	r1, SPSR
	str 	r1, [r0, #4]
40005f08:	e5801004 	str	r1, [r0, #4]
@	push 	{r0-r3, ip, lr}
@	bl		checkRegister
@	pop 	{r0-r3, ip, lr}
	@@@@@@

	push 	{r0-r3, r12, lr}
40005f0c:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	bl 		Timer0_ISR
40005f10:	ebffe97a 	bl	40000500 <Timer0_ISR>
	pop		{r0-r3, r12, lr}
40005f14:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	b 		Load_Context
40005f18:	eaffffff 	b	40005f1c <Load_Context>

40005f1c <Load_Context>:

	.global Load_Context

Load_Context:

	ldr 	r14, =curAppNum
40005f1c:	e59fe090 	ldr	lr, [pc, #144]	; 40005fb4 <TLB_Type+0x14>
	ldr 	r14, [r14]
40005f20:	e59ee000 	ldr	lr, [lr]

	cmp 	r14, #1
40005f24:	e35e0001 	cmp	lr, #1
	ldreq 	r14, =PCB_BASE_APP1
40005f28:	059fe07c 	ldreq	lr, [pc, #124]	; 40005fac <TLB_Type+0xc>
	cmp 	r14, #0
40005f2c:	e35e0000 	cmp	lr, #0
	ldreq 	r14, =PCB_BASE_APP0
40005f30:	059fe070 	ldreq	lr, [pc, #112]	; 40005fa8 <TLB_Type+0x8>

	@@@@@ cpsr 불러오기
	ldr 	r0, [r14, #64]
40005f34:	e59e0040 	ldr	r0, [lr, #64]	; 0x40
	msr 	spsr, r0
40005f38:	e169f000 	msr	SPSR_fc, r0
	@@@@@

	@@@@@@ 불러오기
	push 	{r14}
40005f3c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	ldmia 	r14, {r0-r14}^
40005f40:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	ldr 	r14, [r14, #60]
40005f44:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c

	movs 	pc, r14
40005f48:	e1b0f00e 	movs	pc, lr

40005f4c <Get_User_SP>:
	@@@@@@

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
40005f4c:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40005f50:	f102001f 	cps	#31
	mov 	r0, sp
40005f54:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40005f58:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
40005f5c:	e12fff1e 	bx	lr

40005f60 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005f60:	e59f0050 	ldr	r0, [pc, #80]	; 40005fb8 <TLB_Type+0x18>
	bx 		lr
40005f64:	e12fff1e 	bx	lr

40005f68 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005f68:	e59f004c 	ldr	r0, [pc, #76]	; 40005fbc <TLB_Type+0x1c>
	bx 		lr
40005f6c:	e12fff1e 	bx	lr

40005f70 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
40005f70:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
40005f74:	e12fff1e 	bx	lr

40005f78 <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
40005f78:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
40005f7c:	e12fff1e 	bx	lr

40005f80 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
40005f80:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
40005f84:	e12fff1e 	bx	lr

40005f88 <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
40005f88:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
40005f8c:	e12fff1e 	bx	lr

40005f90 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
40005f90:	e1a0000d 	mov	r0, sp
	bx 		lr
40005f94:	e12fff1e 	bx	lr

40005f98 <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
40005f98:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
40005f9c:	e12fff1e 	bx	lr

40005fa0 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40005fa0:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
40005fa4:	e12fff1e 	bx	lr

	push	{r4-r10, lr}

@@@@@ 초기화
	ldr 	r3, =1
	ldr		r4, =PCB_BASE_APP0
40005fa8:	44b00000 	ldrtmi	r0, [r0], #0
1:
	subs	r5, r5, #1
	str		r3, [r4], #4
	bgt 	1b

	ldr		r4, =PCB_BASE_APP1
40005fac:	44b00200 	ldrtmi	r0, [r0], #512	; 0x200
	ldr		r6, =PCB_BASE_APP1
	add		r6, r6, #0x34
	add		r7, r6, #0x08
	add 	r9, r7, #0x04

	ldr 	r3, =0x2000015f
40005fb0:	2000015f 	andcs	r0, r0, pc, asr r1
	.global Backup_Context
Backup_Context:

	push	{lr}

	ldr 	r14, =curAppNum
40005fb4:	400182cc 	andmi	r8, r1, ip, asr #5
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005fb8:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005fbc:	43800000 	orrmi	r0, r0, #0

40005fc0 <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
40005fc0:	f57ff04f 	dsb	sy
		        smc     #0
40005fc4:	e1600070 	smc	0
		        isb
40005fc8:	f57ff06f 	isb	sy
		        bx		lr
40005fcc:	e12fff1e 	bx	lr

40005fd0 <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
40005fd0:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
40005fd4:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005fd8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005fdc:	e12fff1e 	bx	lr

40005fe0 <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
40005fe0:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
40005fe4:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005fe8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005fec:	e12fff1e 	bx	lr

40005ff0 <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
40005ff0:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
40005ff4:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005ff8:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005ffc:	e12fff1e 	bx	lr

40006000 <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
40006000:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
40006004:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40006008:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
4000600c:	e12fff1e 	bx	lr

40006010 <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40006010:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
40006014:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40006018:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
4000601c:	e12fff1e 	bx	lr

40006020 <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40006020:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
40006024:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40006028:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
4000602c:	e12fff1e 	bx	lr

40006030 <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
40006030:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
40006034:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40006038:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
4000603c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
40006040:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40006044:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006048:	e12fff1e 	bx	lr

4000604c <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
4000604c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
40006050:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40006054:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40006058:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
4000605c:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40006060:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40006064:	e12fff1e 	bx	lr

40006068 <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
40006068:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
4000606c:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40006070:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006074:	e12fff1e 	bx	lr

40006078 <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
40006078:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
4000607c:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40006080:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006084:	e12fff1e 	bx	lr

40006088 <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
40006088:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
4000608c:	e12fff1e 	bx	lr

40006090 <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40006090:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
40006094:	e12fff1e 	bx	lr

40006098 <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
40006098:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
4000609c:	e12fff1e 	bx	lr

400060a0 <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
400060a0:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
400060a4:	e12fff1e 	bx	lr

400060a8 <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
400060a8:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
400060ac:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400060b0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400060b4:	e12fff1e 	bx	lr

400060b8 <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
400060b8:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
400060bc:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
400060c0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400060c4:	e12fff1e 	bx	lr

400060c8 <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
400060c8:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
400060cc:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400060d0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400060d4:	e12fff1e 	bx	lr

400060d8 <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
400060d8:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
400060dc:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
400060e0:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
400060e4:	e12fff1e 	bx	lr

400060e8 <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
400060e8:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
400060ec:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
400060f0:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
400060f4:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
400060f8:	e12fff1e 	bx	lr

400060fc <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
400060fc:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006100:	e12fff1e 	bx	lr

40006104 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
40006104:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
40006108:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
4000610c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40006110:	e12fff1e 	bx	lr

40006114 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40006114:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
40006118:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
4000611c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006120:	e12fff1e 	bx	lr

40006124 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40006124:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
40006128:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
4000612c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006130:	e12fff1e 	bx	lr

40006134 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40006134:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
40006138:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
4000613c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006140:	e12fff1e 	bx	lr

40006144 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40006144:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
40006148:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
4000614c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006150:	e12fff1e 	bx	lr

40006154 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40006154:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
40006158:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
4000615c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006160:	e12fff1e 	bx	lr

40006164 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40006164:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
40006168:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
4000616c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006170:	e12fff1e 	bx	lr

40006174 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
40006174:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40006178:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
4000617c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006180:	e12fff1e 	bx	lr

40006184 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
40006184:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40006188:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
4000618c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40006190:	e12fff1e 	bx	lr

40006194 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
40006194:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40006198:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
4000619c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400061a0:	e12fff1e 	bx	lr

400061a4 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
400061a4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
400061a8:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
400061ac:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400061b0:	e12fff1e 	bx	lr

400061b4 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400061b4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
400061b8:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400061bc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400061c0:	e12fff1e 	bx	lr

400061c4 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
400061c4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
400061c8:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
400061cc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
400061d0:	e12fff1e 	bx	lr

400061d4 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
400061d4:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
400061d8:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
400061dc:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400061e0:	e12fff1e 	bx	lr

400061e4 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
400061e4:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
400061e8:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
400061ec:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
400061f0:	e12fff1e 	bx	lr

400061f4 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
400061f4:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                BX     lr
400061f8:	e12fff1e 	bx	lr

400061fc <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
400061fc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
40006200:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
40006204:	e12fff1e 	bx	lr

40006208 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40006208:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
4000620c:	e12fff1e 	bx	lr

40006210 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40006210:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
40006214:	e12fff1e 	bx	lr

40006218 <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40006218:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
4000621c:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40006220:	e12fff1e 	bx	lr

40006224 <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40006224:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40006228:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
4000622c:	f57ff04f 	dsb	sy
                BX     lr
40006230:	e12fff1e 	bx	lr

40006234 <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40006234:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40006238:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
4000623c:	f57ff04f 	dsb	sy
                BX     lr
40006240:	e12fff1e 	bx	lr

40006244 <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40006244:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40006248:	f57ff04f 	dsb	sy
                BX     lr
4000624c:	e12fff1e 	bx	lr

40006250 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40006250:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40006254:	f57ff04f 	dsb	sy
                BX     lr
40006258:	e12fff1e 	bx	lr

4000625c <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
4000625c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40006260:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40006264:	f57ff04f 	dsb	sy
                BX     lr
40006268:	e12fff1e 	bx	lr

4000626c <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
4000626c:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40006270:	f57ff04f 	dsb	sy
                BX     lr
40006274:	e12fff1e 	bx	lr

40006278 <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40006278:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
4000627c:	f57ff04f 	dsb	sy
                BX     lr
40006280:	e12fff1e 	bx	lr

40006284 <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40006284:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40006288:	e12fff1e 	bx	lr

4000628c <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
4000628c:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40006290:	e12fff1e 	bx	lr

40006294 <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40006294:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40006298:	f57ff04f 	dsb	sy
                BX     lr
4000629c:	e12fff1e 	bx	lr

400062a0 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
400062a0:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
400062a4:	f57ff04f 	dsb	sy
                BX     lr
400062a8:	e12fff1e 	bx	lr

400062ac <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
400062ac:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
400062b0:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
400062b4:	e12fff1e 	bx	lr

400062b8 <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
400062b8:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
400062bc:	e12fff1e 	bx	lr

400062c0 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
400062c0:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
400062c4:	e12fff1e 	bx	lr

400062c8 <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
400062c8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
400062cc:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
400062d0:	e12fff1e 	bx	lr

400062d4 <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
400062d4:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
400062d8:	e12fff1e 	bx	lr

400062dc <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
400062dc:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
400062e0:	e12fff1e 	bx	lr

400062e4 <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
400062e4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
400062e8:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
400062ec:	e12fff1e 	bx	lr

400062f0 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
400062f0:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
400062f4:	e12fff1e 	bx	lr

400062f8 <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
400062f8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
400062fc:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
40006300:	e12fff1e 	bx	lr

40006304 <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
40006304:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40006308:	e12fff1e 	bx	lr

4000630c <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
4000630c:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40006310:	e12fff1e 	bx	lr

40006314 <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006314:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006318:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
4000631c:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006320:	e12fff1e 	bx	lr

40006324 <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40006324:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40006328:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
4000632c:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40006330:	e12fff1e 	bx	lr

40006334 <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40006334:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40006338:	e12fff1e 	bx	lr

4000633c <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
4000633c:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40006340:	e12fff1e 	bx	lr

40006344 <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40006344:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40006348:	e12fff1e 	bx	lr

4000634c <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
4000634c:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40006350:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40006354:	e12fff1e 	bx	lr

40006358 <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40006358:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
4000635c:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40006360:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40006364:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40006368:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
4000636c:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40006370:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40006374:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40006378:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
4000637c:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006380:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40006384:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40006388:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
4000638c:	e3500003 	cmp	r0, #3
                BNE     1b
40006390:	1afffffc 	bne	40006388 <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40006394:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40006398:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
4000639c:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
400063a0:	e3500000 	cmp	r0, #0
                BNE     2b
400063a4:	1afffffc 	bne	4000639c <CoCopyToL2Cache+0x44>

                BX     lr
400063a8:	e12fff1e 	bx	lr

400063ac <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
400063ac:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
400063b0:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
400063b4:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
400063b8:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
400063bc:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
400063c0:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
400063c4:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
400063c8:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400063cc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
400063d0:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
400063d4:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
400063d8:	e3500003 	cmp	r0, #3
                BNE     1b
400063dc:	1afffffc 	bne	400063d4 <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400063e0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
400063e4:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
400063e8:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
400063ec:	e3500000 	cmp	r0, #0
                BNE     2b
400063f0:	1afffffc 	bne	400063e8 <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
400063f4:	e12fff1e 	bx	lr

400063f8 <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
400063f8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
400063fc:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40006400:	e12fff1e 	bx	lr

40006404 <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40006404:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40006408:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
4000640c:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40006410:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40006414:	e12fff1e 	bx	lr

40006418 <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40006418:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
4000641c:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40006420:	e12fff1e 	bx	lr

40006424 <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40006424:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40006428:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
4000642c:	e12fff1e 	bx	lr

40006430 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40006430:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40006434:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40006438:	e12fff1e 	bx	lr

4000643c <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
4000643c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40006440:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40006444:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40006448:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
4000644c:	0a00001b 	beq	400064c0 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40006450:	e3a0a000 	mov	sl, #0

40006454 <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40006454:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40006458:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
4000645c:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40006460:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40006464:	ba000012 	blt	400064b4 <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40006468:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
4000646c:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40006470:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40006474:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40006478:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
4000647c:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40006480:	e59f403c 	ldr	r4, [pc, #60]	; 400064c4 <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40006484:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40006488:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
4000648c:	e59f7034 	ldr	r7, [pc, #52]	; 400064c8 <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40006490:	e01776a1 	ands	r7, r7, r1, lsr #13

40006494 <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40006494:	e1a09004 	mov	r9, r4

40006498 <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40006498:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
4000649c:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
400064a0:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
400064a4:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
400064a8:	aafffffa 	bge	40006498 <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
400064ac:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
400064b0:	aafffff7 	bge	40006494 <Loop2>

400064b4 <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
400064b4:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
400064b8:	e153000a 	cmp	r3, sl
                BGT     Loop1
400064bc:	caffffe4 	bgt	40006454 <Loop1>

400064c0 <Finished>:
Finished:
                POP     {r4-r10,pc}
400064c0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
400064c4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
400064c8:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

400064cc <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
400064cc:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
400064d0:	e12fff1e 	bx	lr

400064d4 <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
400064d4:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
400064d8:	e12fff1e 	bx	lr

400064dc <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
400064dc:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
400064e0:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
400064e4:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
400064e8:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
400064ec:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
400064f0:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
400064f4:	0afffffc 	beq	400064ec <CoSetMpll+0x10>
                BX     lr
400064f8:	e12fff1e 	bx	lr

400064fc <atoi>:
400064fc:	e92d4008 	push	{r3, lr}
40006500:	e3a01000 	mov	r1, #0
40006504:	e3a0200a 	mov	r2, #10
40006508:	eb000093 	bl	4000675c <strtol>
4000650c:	e8bd4008 	pop	{r3, lr}
40006510:	e12fff1e 	bx	lr

40006514 <_atoi_r>:
40006514:	e92d4008 	push	{r3, lr}
40006518:	e3a02000 	mov	r2, #0
4000651c:	e3a0300a 	mov	r3, #10
40006520:	eb000019 	bl	4000658c <_strtol_r>
40006524:	e8bd4008 	pop	{r3, lr}
40006528:	e12fff1e 	bx	lr

4000652c <strlen>:
4000652c:	e3c01003 	bic	r1, r0, #3
40006530:	e2100003 	ands	r0, r0, #3
40006534:	e2600000 	rsb	r0, r0, #0
40006538:	e4913004 	ldr	r3, [r1], #4
4000653c:	e280c004 	add	ip, r0, #4
40006540:	e1a0c18c 	lsl	ip, ip, #3
40006544:	e3e02000 	mvn	r2, #0
40006548:	11833c32 	orrne	r3, r3, r2, lsr ip
4000654c:	e3a0c001 	mov	ip, #1
40006550:	e18cc40c 	orr	ip, ip, ip, lsl #8
40006554:	e18cc80c 	orr	ip, ip, ip, lsl #16
40006558:	e043200c 	sub	r2, r3, ip
4000655c:	e1c22003 	bic	r2, r2, r3
40006560:	e012238c 	ands	r2, r2, ip, lsl #7
40006564:	04913004 	ldreq	r3, [r1], #4
40006568:	02800004 	addeq	r0, r0, #4
4000656c:	0afffff9 	beq	40006558 <strlen+0x2c>
40006570:	e31300ff 	tst	r3, #255	; 0xff
40006574:	12800001 	addne	r0, r0, #1
40006578:	13130cff 	tstne	r3, #65280	; 0xff00
4000657c:	12800001 	addne	r0, r0, #1
40006580:	131308ff 	tstne	r3, #16711680	; 0xff0000
40006584:	12800001 	addne	r0, r0, #1
40006588:	e12fff1e 	bx	lr

4000658c <_strtol_r>:
4000658c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006590:	e59fc1c0 	ldr	ip, [pc, #448]	; 40006758 <_strtol_r+0x1cc>
40006594:	e24dd014 	sub	sp, sp, #20
40006598:	e1a0b001 	mov	fp, r1
4000659c:	e59c7000 	ldr	r7, [ip]
400065a0:	e58d000c 	str	r0, [sp, #12]
400065a4:	e1a08003 	mov	r8, r3
400065a8:	ea000000 	b	400065b0 <_strtol_r+0x24>
400065ac:	e1a01004 	mov	r1, r4
400065b0:	e1a04001 	mov	r4, r1
400065b4:	e4d45001 	ldrb	r5, [r4], #1
400065b8:	e0873005 	add	r3, r7, r5
400065bc:	e5d33001 	ldrb	r3, [r3, #1]
400065c0:	e2133008 	ands	r3, r3, #8
400065c4:	1afffff8 	bne	400065ac <_strtol_r+0x20>
400065c8:	e355002d 	cmp	r5, #45	; 0x2d
400065cc:	0a000051 	beq	40006718 <_strtol_r+0x18c>
400065d0:	e355002b 	cmp	r5, #43	; 0x2b
400065d4:	05d15001 	ldrbeq	r5, [r1, #1]
400065d8:	02814002 	addeq	r4, r1, #2
400065dc:	e3d81010 	bics	r1, r8, #16
400065e0:	1a000007 	bne	40006604 <_strtol_r+0x78>
400065e4:	e2781001 	rsbs	r1, r8, #1
400065e8:	33a01000 	movcc	r1, #0
400065ec:	e3550030 	cmp	r5, #48	; 0x30
400065f0:	0a00004c 	beq	40006728 <_strtol_r+0x19c>
400065f4:	e3510000 	cmp	r1, #0
400065f8:	13a0800a 	movne	r8, #10
400065fc:	11a0a008 	movne	sl, r8
40006600:	1a000000 	bne	40006608 <_strtol_r+0x7c>
40006604:	e1a0a008 	mov	sl, r8
40006608:	e3530000 	cmp	r3, #0
4000660c:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40006610:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40006614:	e1a00006 	mov	r0, r6
40006618:	e1a0100a 	mov	r1, sl
4000661c:	e98d000c 	stmib	sp, {r2, r3}
40006620:	eb001d07 	bl	4000da44 <__aeabi_uidivmod>
40006624:	e1a00006 	mov	r0, r6
40006628:	e1a09001 	mov	r9, r1
4000662c:	e3a06000 	mov	r6, #0
40006630:	e1a0100a 	mov	r1, sl
40006634:	eb001cc5 	bl	4000d950 <__aeabi_uidiv>
40006638:	e1a01006 	mov	r1, r6
4000663c:	e99d000c 	ldmib	sp, {r2, r3}
40006640:	ea000009 	b	4000666c <_strtol_r+0xe0>
40006644:	e1550009 	cmp	r5, r9
40006648:	d3a0c000 	movle	ip, #0
4000664c:	c3a0c001 	movgt	ip, #1
40006650:	e1510000 	cmp	r1, r0
40006654:	13a0c000 	movne	ip, #0
40006658:	e35c0000 	cmp	ip, #0
4000665c:	1a000014 	bne	400066b4 <_strtol_r+0x128>
40006660:	e021519a 	mla	r1, sl, r1, r5
40006664:	e3a06001 	mov	r6, #1
40006668:	e4d45001 	ldrb	r5, [r4], #1
4000666c:	e087c005 	add	ip, r7, r5
40006670:	e5dcc001 	ldrb	ip, [ip, #1]
40006674:	e31c0004 	tst	ip, #4
40006678:	12455030 	subne	r5, r5, #48	; 0x30
4000667c:	1a000005 	bne	40006698 <_strtol_r+0x10c>
40006680:	e21cc003 	ands	ip, ip, #3
40006684:	0a00000c 	beq	400066bc <_strtol_r+0x130>
40006688:	e35c0001 	cmp	ip, #1
4000668c:	13a0c057 	movne	ip, #87	; 0x57
40006690:	03a0c037 	moveq	ip, #55	; 0x37
40006694:	e06c5005 	rsb	r5, ip, r5
40006698:	e1580005 	cmp	r8, r5
4000669c:	da000006 	ble	400066bc <_strtol_r+0x130>
400066a0:	e1510000 	cmp	r1, r0
400066a4:	93a0c000 	movls	ip, #0
400066a8:	83a0c001 	movhi	ip, #1
400066ac:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
400066b0:	0affffe3 	beq	40006644 <_strtol_r+0xb8>
400066b4:	e3e06000 	mvn	r6, #0
400066b8:	eaffffea 	b	40006668 <_strtol_r+0xdc>
400066bc:	e3760001 	cmn	r6, #1
400066c0:	0a00000a 	beq	400066f0 <_strtol_r+0x164>
400066c4:	e3530000 	cmp	r3, #0
400066c8:	12611000 	rsbne	r1, r1, #0
400066cc:	e3520000 	cmp	r2, #0
400066d0:	e1a00001 	mov	r0, r1
400066d4:	0a000002 	beq	400066e4 <_strtol_r+0x158>
400066d8:	e3560000 	cmp	r6, #0
400066dc:	1a00000b 	bne	40006710 <_strtol_r+0x184>
400066e0:	e582b000 	str	fp, [r2]
400066e4:	e28dd014 	add	sp, sp, #20
400066e8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400066ec:	e12fff1e 	bx	lr
400066f0:	e3530000 	cmp	r3, #0
400066f4:	e59d100c 	ldr	r1, [sp, #12]
400066f8:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
400066fc:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40006700:	e3a03022 	mov	r3, #34	; 0x22
40006704:	e3520000 	cmp	r2, #0
40006708:	e5813000 	str	r3, [r1]
4000670c:	0afffff4 	beq	400066e4 <_strtol_r+0x158>
40006710:	e244b001 	sub	fp, r4, #1
40006714:	eafffff1 	b	400066e0 <_strtol_r+0x154>
40006718:	e2814002 	add	r4, r1, #2
4000671c:	e5d15001 	ldrb	r5, [r1, #1]
40006720:	e3a03001 	mov	r3, #1
40006724:	eaffffac 	b	400065dc <_strtol_r+0x50>
40006728:	e5d40000 	ldrb	r0, [r4]
4000672c:	e20000df 	and	r0, r0, #223	; 0xdf
40006730:	e3500058 	cmp	r0, #88	; 0x58
40006734:	0a000002 	beq	40006744 <_strtol_r+0x1b8>
40006738:	e3510000 	cmp	r1, #0
4000673c:	13a08008 	movne	r8, #8
40006740:	eaffffaf 	b	40006604 <_strtol_r+0x78>
40006744:	e3a08010 	mov	r8, #16
40006748:	e5d45001 	ldrb	r5, [r4, #1]
4000674c:	e1a0a008 	mov	sl, r8
40006750:	e2844002 	add	r4, r4, #2
40006754:	eaffffab 	b	40006608 <_strtol_r+0x7c>
40006758:	400179f0 	strdmi	r7, [r1], -r0

4000675c <strtol>:
4000675c:	e59fc01c 	ldr	ip, [pc, #28]	; 40006780 <strtol+0x24>
40006760:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40006764:	e1a04001 	mov	r4, r1
40006768:	e1a03002 	mov	r3, r2
4000676c:	e1a01000 	mov	r1, r0
40006770:	e1a02004 	mov	r2, r4
40006774:	e59c0000 	ldr	r0, [ip]
40006778:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000677c:	eaffff82 	b	4000658c <_strtol_r>
40006780:	400179f8 	strdmi	r7, [r1], -r8

40006784 <_vsprintf_r>:
40006784:	e92d4030 	push	{r4, r5, lr}
40006788:	e24dd06c 	sub	sp, sp, #108	; 0x6c
4000678c:	e1a0e001 	mov	lr, r1
40006790:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
40006794:	e3a05f82 	mov	r5, #520	; 0x208
40006798:	e3e04000 	mvn	r4, #0
4000679c:	e1a0100d 	mov	r1, sp
400067a0:	e58de000 	str	lr, [sp]
400067a4:	e58de010 	str	lr, [sp, #16]
400067a8:	e1cd50bc 	strh	r5, [sp, #12]
400067ac:	e58dc008 	str	ip, [sp, #8]
400067b0:	e58dc014 	str	ip, [sp, #20]
400067b4:	e1cd40be 	strh	r4, [sp, #14]
400067b8:	eb00000f 	bl	400067fc <_svfprintf_r>
400067bc:	e59d3000 	ldr	r3, [sp]
400067c0:	e3a02000 	mov	r2, #0
400067c4:	e5c32000 	strb	r2, [r3]
400067c8:	e28dd06c 	add	sp, sp, #108	; 0x6c
400067cc:	e8bd4030 	pop	{r4, r5, lr}
400067d0:	e12fff1e 	bx	lr

400067d4 <vsprintf>:
400067d4:	e59fc01c 	ldr	ip, [pc, #28]	; 400067f8 <vsprintf+0x24>
400067d8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
400067dc:	e1a04001 	mov	r4, r1
400067e0:	e1a03002 	mov	r3, r2
400067e4:	e1a01000 	mov	r1, r0
400067e8:	e1a02004 	mov	r2, r4
400067ec:	e59c0000 	ldr	r0, [ip]
400067f0:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400067f4:	eaffffe2 	b	40006784 <_vsprintf_r>
400067f8:	400179f8 	strdmi	r7, [r1], -r8

400067fc <_svfprintf_r>:
400067fc:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006800:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40006804:	e58d3048 	str	r3, [sp, #72]	; 0x48
40006808:	e58d1030 	str	r1, [sp, #48]	; 0x30
4000680c:	e58d2024 	str	r2, [sp, #36]	; 0x24
40006810:	e58d0038 	str	r0, [sp, #56]	; 0x38
40006814:	eb000e19 	bl	4000a080 <_localeconv_r>
40006818:	e5900000 	ldr	r0, [r0]
4000681c:	e58d0054 	str	r0, [sp, #84]	; 0x54
40006820:	ebffff41 	bl	4000652c <strlen>
40006824:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40006828:	e1d430bc 	ldrh	r3, [r4, #12]
4000682c:	e3130080 	tst	r3, #128	; 0x80
40006830:	e58d0060 	str	r0, [sp, #96]	; 0x60
40006834:	0a000002 	beq	40006844 <_svfprintf_r+0x48>
40006838:	e5943010 	ldr	r3, [r4, #16]
4000683c:	e3530000 	cmp	r3, #0
40006840:	0a000651 	beq	4000818c <_svfprintf_r+0x1990>
40006844:	e3a03000 	mov	r3, #0
40006848:	e28d40c8 	add	r4, sp, #200	; 0xc8
4000684c:	e59fcf94 	ldr	ip, [pc, #3988]	; 400077e8 <_svfprintf_r+0xfec>
40006850:	e58d401c 	str	r4, [sp, #28]
40006854:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40006858:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000685c:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40006860:	e58d4094 	str	r4, [sp, #148]	; 0x94
40006864:	e58d3058 	str	r3, [sp, #88]	; 0x58
40006868:	e58d305c 	str	r3, [sp, #92]	; 0x5c
4000686c:	e58d3068 	str	r3, [sp, #104]	; 0x68
40006870:	e58d3064 	str	r3, [sp, #100]	; 0x64
40006874:	e58d3040 	str	r3, [sp, #64]	; 0x40
40006878:	e1a07004 	mov	r7, r4
4000687c:	e28c9010 	add	r9, ip, #16
40006880:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40006884:	e5d43000 	ldrb	r3, [r4]
40006888:	e3530025 	cmp	r3, #37	; 0x25
4000688c:	13530000 	cmpne	r3, #0
40006890:	0a0000a2 	beq	40006b20 <_svfprintf_r+0x324>
40006894:	e2843001 	add	r3, r4, #1
40006898:	e1a04003 	mov	r4, r3
4000689c:	e5d33000 	ldrb	r3, [r3]
400068a0:	e3530025 	cmp	r3, #37	; 0x25
400068a4:	13530000 	cmpne	r3, #0
400068a8:	e2843001 	add	r3, r4, #1
400068ac:	1afffff9 	bne	40006898 <_svfprintf_r+0x9c>
400068b0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
400068b4:	e054500c 	subs	r5, r4, ip
400068b8:	0a00000d 	beq	400068f4 <_svfprintf_r+0xf8>
400068bc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400068c0:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
400068c4:	e2833001 	add	r3, r3, #1
400068c8:	e3530007 	cmp	r3, #7
400068cc:	e0822005 	add	r2, r2, r5
400068d0:	e587c000 	str	ip, [r7]
400068d4:	e5875004 	str	r5, [r7, #4]
400068d8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400068dc:	e58d209c 	str	r2, [sp, #156]	; 0x9c
400068e0:	d2877008 	addle	r7, r7, #8
400068e4:	ca000077 	bgt	40006ac8 <_svfprintf_r+0x2cc>
400068e8:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
400068ec:	e08cc005 	add	ip, ip, r5
400068f0:	e58dc040 	str	ip, [sp, #64]	; 0x40
400068f4:	e5d43000 	ldrb	r3, [r4]
400068f8:	e3530000 	cmp	r3, #0
400068fc:	0a000079 	beq	40006ae8 <_svfprintf_r+0x2ec>
40006900:	e2845001 	add	r5, r4, #1
40006904:	e3e0c000 	mvn	ip, #0
40006908:	e3a03000 	mov	r3, #0
4000690c:	e58d5024 	str	r5, [sp, #36]	; 0x24
40006910:	e5d48001 	ldrb	r8, [r4, #1]
40006914:	e58dc028 	str	ip, [sp, #40]	; 0x28
40006918:	e1a02003 	mov	r2, r3
4000691c:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40006920:	e58d3044 	str	r3, [sp, #68]	; 0x44
40006924:	e58d3020 	str	r3, [sp, #32]
40006928:	e1a03005 	mov	r3, r5
4000692c:	e2833001 	add	r3, r3, #1
40006930:	e2481020 	sub	r1, r8, #32
40006934:	e3510058 	cmp	r1, #88	; 0x58
40006938:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
4000693c:	ea000262 	b	400072cc <_svfprintf_r+0xad0>
40006940:	4000716c 	andmi	r7, r0, ip, ror #2
40006944:	400072cc 	andmi	r7, r0, ip, asr #5
40006948:	400072cc 	andmi	r7, r0, ip, asr #5
4000694c:	4000717c 	andmi	r7, r0, ip, ror r1
40006950:	400072cc 	andmi	r7, r0, ip, asr #5
40006954:	400072cc 	andmi	r7, r0, ip, asr #5
40006958:	400072cc 	andmi	r7, r0, ip, asr #5
4000695c:	400072cc 	andmi	r7, r0, ip, asr #5
40006960:	400072cc 	andmi	r7, r0, ip, asr #5
40006964:	400072cc 	andmi	r7, r0, ip, asr #5
40006968:	40007190 	mulmi	r0, r0, r1
4000696c:	40007094 	mulmi	r0, r4, r0
40006970:	400072cc 	andmi	r7, r0, ip, asr #5
40006974:	40006ab4 			; <UNDEFINED> instruction: 0x40006ab4
40006978:	40006db0 			; <UNDEFINED> instruction: 0x40006db0
4000697c:	400072cc 	andmi	r7, r0, ip, asr #5
40006980:	40007288 	andmi	r7, r0, r8, lsl #5
40006984:	4000729c 	mulmi	r0, ip, r2
40006988:	4000729c 	mulmi	r0, ip, r2
4000698c:	4000729c 	mulmi	r0, ip, r2
40006990:	4000729c 	mulmi	r0, ip, r2
40006994:	4000729c 	mulmi	r0, ip, r2
40006998:	4000729c 	mulmi	r0, ip, r2
4000699c:	4000729c 	mulmi	r0, ip, r2
400069a0:	4000729c 	mulmi	r0, ip, r2
400069a4:	4000729c 	mulmi	r0, ip, r2
400069a8:	400072cc 	andmi	r7, r0, ip, asr #5
400069ac:	400072cc 	andmi	r7, r0, ip, asr #5
400069b0:	400072cc 	andmi	r7, r0, ip, asr #5
400069b4:	400072cc 	andmi	r7, r0, ip, asr #5
400069b8:	400072cc 	andmi	r7, r0, ip, asr #5
400069bc:	400072cc 	andmi	r7, r0, ip, asr #5
400069c0:	400072cc 	andmi	r7, r0, ip, asr #5
400069c4:	400072cc 	andmi	r7, r0, ip, asr #5
400069c8:	400072cc 	andmi	r7, r0, ip, asr #5
400069cc:	400072cc 	andmi	r7, r0, ip, asr #5
400069d0:	40006e54 	andmi	r6, r0, r4, asr lr
400069d4:	40006eac 	andmi	r6, r0, ip, lsr #29
400069d8:	400072cc 	andmi	r7, r0, ip, asr #5
400069dc:	40006eac 	andmi	r6, r0, ip, lsr #29
400069e0:	400072cc 	andmi	r7, r0, ip, asr #5
400069e4:	400072cc 	andmi	r7, r0, ip, asr #5
400069e8:	400072cc 	andmi	r7, r0, ip, asr #5
400069ec:	400072cc 	andmi	r7, r0, ip, asr #5
400069f0:	40006f54 	andmi	r6, r0, r4, asr pc
400069f4:	400072cc 	andmi	r7, r0, ip, asr #5
400069f8:	400072cc 	andmi	r7, r0, ip, asr #5
400069fc:	40006f68 	andmi	r6, r0, r8, ror #30
40006a00:	400072cc 	andmi	r7, r0, ip, asr #5
40006a04:	400072cc 	andmi	r7, r0, ip, asr #5
40006a08:	400072cc 	andmi	r7, r0, ip, asr #5
40006a0c:	400072cc 	andmi	r7, r0, ip, asr #5
40006a10:	400072cc 	andmi	r7, r0, ip, asr #5
40006a14:	40006e04 	andmi	r6, r0, r4, lsl #28
40006a18:	400072cc 	andmi	r7, r0, ip, asr #5
40006a1c:	400072cc 	andmi	r7, r0, ip, asr #5
40006a20:	400071fc 	strdmi	r7, [r0], -ip
40006a24:	400072cc 	andmi	r7, r0, ip, asr #5
40006a28:	400072cc 	andmi	r7, r0, ip, asr #5
40006a2c:	400072cc 	andmi	r7, r0, ip, asr #5
40006a30:	400072cc 	andmi	r7, r0, ip, asr #5
40006a34:	400072cc 	andmi	r7, r0, ip, asr #5
40006a38:	400072cc 	andmi	r7, r0, ip, asr #5
40006a3c:	400072cc 	andmi	r7, r0, ip, asr #5
40006a40:	400072cc 	andmi	r7, r0, ip, asr #5
40006a44:	400072cc 	andmi	r7, r0, ip, asr #5
40006a48:	400072cc 	andmi	r7, r0, ip, asr #5
40006a4c:	400071b8 			; <UNDEFINED> instruction: 0x400071b8
40006a50:	40007248 	andmi	r7, r0, r8, asr #4
40006a54:	40006eac 	andmi	r6, r0, ip, lsr #29
40006a58:	40006eac 	andmi	r6, r0, ip, lsr #29
40006a5c:	40006eac 	andmi	r6, r0, ip, lsr #29
40006a60:	40007158 	andmi	r7, r0, r8, asr r1
40006a64:	40007248 	andmi	r7, r0, r8, asr #4
40006a68:	400072cc 	andmi	r7, r0, ip, asr #5
40006a6c:	400072cc 	andmi	r7, r0, ip, asr #5
40006a70:	400070a0 	andmi	r7, r0, r0, lsr #1
40006a74:	400072cc 	andmi	r7, r0, ip, asr #5
40006a78:	400070d0 	ldrdmi	r7, [r0], -r0
40006a7c:	40006d80 	andmi	r6, r0, r0, lsl #27
40006a80:	40007110 	andmi	r7, r0, r0, lsl r1
40006a84:	40006fa8 	andmi	r6, r0, r8, lsr #31
40006a88:	400072cc 	andmi	r7, r0, ip, asr #5
40006a8c:	40006fbc 			; <UNDEFINED> instruction: 0x40006fbc
40006a90:	400072cc 	andmi	r7, r0, ip, asr #5
40006a94:	40006b28 	andmi	r6, r0, r8, lsr #22
40006a98:	400072cc 	andmi	r7, r0, ip, asr #5
40006a9c:	400072cc 	andmi	r7, r0, ip, asr #5
40006aa0:	40007030 	andmi	r7, r0, r0, lsr r0
40006aa4:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
40006aa8:	e2655000 	rsb	r5, r5, #0
40006aac:	e58d5044 	str	r5, [sp, #68]	; 0x44
40006ab0:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006ab4:	e59dc020 	ldr	ip, [sp, #32]
40006ab8:	e38cc004 	orr	ip, ip, #4
40006abc:	e58dc020 	str	ip, [sp, #32]
40006ac0:	e5d38000 	ldrb	r8, [r3]
40006ac4:	eaffff98 	b	4000692c <_svfprintf_r+0x130>
40006ac8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006acc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006ad0:	e28d2094 	add	r2, sp, #148	; 0x94
40006ad4:	eb0013c6 	bl	4000b9f4 <__ssprint_r>
40006ad8:	e3500000 	cmp	r0, #0
40006adc:	1a000007 	bne	40006b00 <_svfprintf_r+0x304>
40006ae0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006ae4:	eaffff7f 	b	400068e8 <_svfprintf_r+0xec>
40006ae8:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
40006aec:	e3530000 	cmp	r3, #0
40006af0:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
40006af4:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
40006af8:	128d2094 	addne	r2, sp, #148	; 0x94
40006afc:	1b0013bc 	blne	4000b9f4 <__ssprint_r>
40006b00:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40006b04:	e1d430bc 	ldrh	r3, [r4, #12]
40006b08:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
40006b0c:	e3130040 	tst	r3, #64	; 0x40
40006b10:	13e00000 	mvnne	r0, #0
40006b14:	e28ddf43 	add	sp, sp, #268	; 0x10c
40006b18:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006b1c:	e12fff1e 	bx	lr
40006b20:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40006b24:	eaffff72 	b	400068f4 <_svfprintf_r+0xf8>
40006b28:	e59d5020 	ldr	r5, [sp, #32]
40006b2c:	e3150020 	tst	r5, #32
40006b30:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006b34:	0a0000b9 	beq	40006e20 <_svfprintf_r+0x624>
40006b38:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006b3c:	e28c3007 	add	r3, ip, #7
40006b40:	e3c33007 	bic	r3, r3, #7
40006b44:	e2834008 	add	r4, r3, #8
40006b48:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006b4c:	e8930030 	ldm	r3, {r4, r5}
40006b50:	e3a03001 	mov	r3, #1
40006b54:	e3a0a000 	mov	sl, #0
40006b58:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40006b5c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006b60:	e35c0000 	cmp	ip, #0
40006b64:	a59dc020 	ldrge	ip, [sp, #32]
40006b68:	a3ccc080 	bicge	ip, ip, #128	; 0x80
40006b6c:	a58dc020 	strge	ip, [sp, #32]
40006b70:	e1940005 	orrs	r0, r4, r5
40006b74:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006b78:	03a02000 	moveq	r2, #0
40006b7c:	13a02001 	movne	r2, #1
40006b80:	e35c0000 	cmp	ip, #0
40006b84:	13822001 	orrne	r2, r2, #1
40006b88:	e3520000 	cmp	r2, #0
40006b8c:	0a0002cb 	beq	400076c0 <_svfprintf_r+0xec4>
40006b90:	e3530001 	cmp	r3, #1
40006b94:	0a0003b1 	beq	40007a60 <_svfprintf_r+0x1264>
40006b98:	e3530002 	cmp	r3, #2
40006b9c:	e28d20c7 	add	r2, sp, #199	; 0xc7
40006ba0:	1a00005b 	bne	40006d14 <_svfprintf_r+0x518>
40006ba4:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
40006ba8:	e1a03224 	lsr	r3, r4, #4
40006bac:	e204000f 	and	r0, r4, #15
40006bb0:	e1833e05 	orr	r3, r3, r5, lsl #28
40006bb4:	e1a01225 	lsr	r1, r5, #4
40006bb8:	e1a04003 	mov	r4, r3
40006bbc:	e1a05001 	mov	r5, r1
40006bc0:	e7dc3000 	ldrb	r3, [ip, r0]
40006bc4:	e1940005 	orrs	r0, r4, r5
40006bc8:	e1a06002 	mov	r6, r2
40006bcc:	e5c23000 	strb	r3, [r2]
40006bd0:	e2422001 	sub	r2, r2, #1
40006bd4:	1afffff3 	bne	40006ba8 <_svfprintf_r+0x3ac>
40006bd8:	e59d301c 	ldr	r3, [sp, #28]
40006bdc:	e0663003 	rsb	r3, r6, r3
40006be0:	e58d3034 	str	r3, [sp, #52]	; 0x34
40006be4:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40006be8:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40006bec:	e3a05000 	mov	r5, #0
40006bf0:	e15c0004 	cmp	ip, r4
40006bf4:	b1a0c004 	movlt	ip, r4
40006bf8:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40006bfc:	e58d5050 	str	r5, [sp, #80]	; 0x50
40006c00:	e35a0000 	cmp	sl, #0
40006c04:	0a000002 	beq	40006c14 <_svfprintf_r+0x418>
40006c08:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
40006c0c:	e2844001 	add	r4, r4, #1
40006c10:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40006c14:	e59d5020 	ldr	r5, [sp, #32]
40006c18:	e215b002 	ands	fp, r5, #2
40006c1c:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
40006c20:	e59d3020 	ldr	r3, [sp, #32]
40006c24:	128cc002 	addne	ip, ip, #2
40006c28:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
40006c2c:	e2133084 	ands	r3, r3, #132	; 0x84
40006c30:	e58d304c 	str	r3, [sp, #76]	; 0x4c
40006c34:	1a0001ae 	bne	400072f4 <_svfprintf_r+0xaf8>
40006c38:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
40006c3c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006c40:	e06c5004 	rsb	r5, ip, r4
40006c44:	e3550000 	cmp	r5, #0
40006c48:	da0001a9 	ble	400072f4 <_svfprintf_r+0xaf8>
40006c4c:	e3550010 	cmp	r5, #16
40006c50:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006c54:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40006c58:	e59fab88 	ldr	sl, [pc, #2952]	; 400077e8 <_svfprintf_r+0xfec>
40006c5c:	da000021 	ble	40006ce8 <_svfprintf_r+0x4ec>
40006c60:	e58d606c 	str	r6, [sp, #108]	; 0x6c
40006c64:	e1a00007 	mov	r0, r7
40006c68:	e3a04010 	mov	r4, #16
40006c6c:	e1a07005 	mov	r7, r5
40006c70:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40006c74:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
40006c78:	ea000002 	b	40006c88 <_svfprintf_r+0x48c>
40006c7c:	e2477010 	sub	r7, r7, #16
40006c80:	e3570010 	cmp	r7, #16
40006c84:	da000014 	ble	40006cdc <_svfprintf_r+0x4e0>
40006c88:	e2822001 	add	r2, r2, #1
40006c8c:	e59f3b54 	ldr	r3, [pc, #2900]	; 400077e8 <_svfprintf_r+0xfec>
40006c90:	e3520007 	cmp	r2, #7
40006c94:	e2811010 	add	r1, r1, #16
40006c98:	e8800018 	stm	r0, {r3, r4}
40006c9c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40006ca0:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006ca4:	d2800008 	addle	r0, r0, #8
40006ca8:	dafffff3 	ble	40006c7c <_svfprintf_r+0x480>
40006cac:	e1a00005 	mov	r0, r5
40006cb0:	e1a01006 	mov	r1, r6
40006cb4:	e28d2094 	add	r2, sp, #148	; 0x94
40006cb8:	eb00134d 	bl	4000b9f4 <__ssprint_r>
40006cbc:	e3500000 	cmp	r0, #0
40006cc0:	1affff8e 	bne	40006b00 <_svfprintf_r+0x304>
40006cc4:	e2477010 	sub	r7, r7, #16
40006cc8:	e3570010 	cmp	r7, #16
40006ccc:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006cd0:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40006cd4:	e28d00c8 	add	r0, sp, #200	; 0xc8
40006cd8:	caffffea 	bgt	40006c88 <_svfprintf_r+0x48c>
40006cdc:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
40006ce0:	e1a05007 	mov	r5, r7
40006ce4:	e1a07000 	mov	r7, r0
40006ce8:	e2822001 	add	r2, r2, #1
40006cec:	e0854001 	add	r4, r5, r1
40006cf0:	e3520007 	cmp	r2, #7
40006cf4:	e58d2098 	str	r2, [sp, #152]	; 0x98
40006cf8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006cfc:	e587a000 	str	sl, [r7]
40006d00:	e5875004 	str	r5, [r7, #4]
40006d04:	ca00035f 	bgt	40007a88 <_svfprintf_r+0x128c>
40006d08:	e2877008 	add	r7, r7, #8
40006d0c:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006d10:	ea000178 	b	400072f8 <_svfprintf_r+0xafc>
40006d14:	e1a031a4 	lsr	r3, r4, #3
40006d18:	e1833e85 	orr	r3, r3, r5, lsl #29
40006d1c:	e1a001a5 	lsr	r0, r5, #3
40006d20:	e2041007 	and	r1, r4, #7
40006d24:	e1a05000 	mov	r5, r0
40006d28:	e1a04003 	mov	r4, r3
40006d2c:	e1940005 	orrs	r0, r4, r5
40006d30:	e2813030 	add	r3, r1, #48	; 0x30
40006d34:	e1a06002 	mov	r6, r2
40006d38:	e5c23000 	strb	r3, [r2]
40006d3c:	e2422001 	sub	r2, r2, #1
40006d40:	1afffff3 	bne	40006d14 <_svfprintf_r+0x518>
40006d44:	e59d4020 	ldr	r4, [sp, #32]
40006d48:	e3140001 	tst	r4, #1
40006d4c:	e1a01006 	mov	r1, r6
40006d50:	0a000348 	beq	40007a78 <_svfprintf_r+0x127c>
40006d54:	e3530030 	cmp	r3, #48	; 0x30
40006d58:	059dc01c 	ldreq	ip, [sp, #28]
40006d5c:	159d401c 	ldrne	r4, [sp, #28]
40006d60:	11a06002 	movne	r6, r2
40006d64:	0066c00c 	rsbeq	ip, r6, ip
40006d68:	13a03030 	movne	r3, #48	; 0x30
40006d6c:	10664004 	rsbne	r4, r6, r4
40006d70:	058dc034 	streq	ip, [sp, #52]	; 0x34
40006d74:	158d4034 	strne	r4, [sp, #52]	; 0x34
40006d78:	15413001 	strbne	r3, [r1, #-1]
40006d7c:	eaffff98 	b	40006be4 <_svfprintf_r+0x3e8>
40006d80:	e59dc020 	ldr	ip, [sp, #32]
40006d84:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006d88:	e21c3020 	ands	r3, ip, #32
40006d8c:	0a00007c 	beq	40006f84 <_svfprintf_r+0x788>
40006d90:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006d94:	e2843007 	add	r3, r4, #7
40006d98:	e3c33007 	bic	r3, r3, #7
40006d9c:	e2835008 	add	r5, r3, #8
40006da0:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006da4:	e8930030 	ldm	r3, {r4, r5}
40006da8:	e3a03000 	mov	r3, #0
40006dac:	eaffff68 	b	40006b54 <_svfprintf_r+0x358>
40006db0:	e5d38000 	ldrb	r8, [r3]
40006db4:	e358002a 	cmp	r8, #42	; 0x2a
40006db8:	e2830001 	add	r0, r3, #1
40006dbc:	0a00063c 	beq	400086b4 <_svfprintf_r+0x1eb8>
40006dc0:	e2481030 	sub	r1, r8, #48	; 0x30
40006dc4:	e3510009 	cmp	r1, #9
40006dc8:	83a04000 	movhi	r4, #0
40006dcc:	81a03000 	movhi	r3, r0
40006dd0:	858d4028 	strhi	r4, [sp, #40]	; 0x28
40006dd4:	8afffed5 	bhi	40006930 <_svfprintf_r+0x134>
40006dd8:	e3a03000 	mov	r3, #0
40006ddc:	e4d08001 	ldrb	r8, [r0], #1
40006de0:	e0833103 	add	r3, r3, r3, lsl #2
40006de4:	e0813083 	add	r3, r1, r3, lsl #1
40006de8:	e2481030 	sub	r1, r8, #48	; 0x30
40006dec:	e3510009 	cmp	r1, #9
40006df0:	9afffff9 	bls	40006ddc <_svfprintf_r+0x5e0>
40006df4:	e1833fc3 	orr	r3, r3, r3, asr #31
40006df8:	e58d3028 	str	r3, [sp, #40]	; 0x28
40006dfc:	e1a03000 	mov	r3, r0
40006e00:	eafffeca 	b	40006930 <_svfprintf_r+0x134>
40006e04:	e59d4020 	ldr	r4, [sp, #32]
40006e08:	e3844010 	orr	r4, r4, #16
40006e0c:	e58d4020 	str	r4, [sp, #32]
40006e10:	e59d5020 	ldr	r5, [sp, #32]
40006e14:	e3150020 	tst	r5, #32
40006e18:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006e1c:	1affff45 	bne	40006b38 <_svfprintf_r+0x33c>
40006e20:	e59d5020 	ldr	r5, [sp, #32]
40006e24:	e3150010 	tst	r5, #16
40006e28:	1a00035d 	bne	40007ba4 <_svfprintf_r+0x13a8>
40006e2c:	e59d4020 	ldr	r4, [sp, #32]
40006e30:	e3140040 	tst	r4, #64	; 0x40
40006e34:	0a00035a 	beq	40007ba4 <_svfprintf_r+0x13a8>
40006e38:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006e3c:	e1d540b0 	ldrh	r4, [r5]
40006e40:	e2855004 	add	r5, r5, #4
40006e44:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006e48:	e3a03001 	mov	r3, #1
40006e4c:	e3a05000 	mov	r5, #0
40006e50:	eaffff3f 	b	40006b54 <_svfprintf_r+0x358>
40006e54:	e59d5020 	ldr	r5, [sp, #32]
40006e58:	e3855010 	orr	r5, r5, #16
40006e5c:	e58d5020 	str	r5, [sp, #32]
40006e60:	e59dc020 	ldr	ip, [sp, #32]
40006e64:	e31c0020 	tst	ip, #32
40006e68:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006e6c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006e70:	0a0000f9 	beq	4000725c <_svfprintf_r+0xa60>
40006e74:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006e78:	e2841007 	add	r1, r4, #7
40006e7c:	e3c11007 	bic	r1, r1, #7
40006e80:	e891000c 	ldm	r1, {r2, r3}
40006e84:	e2811008 	add	r1, r1, #8
40006e88:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006e8c:	e1a04002 	mov	r4, r2
40006e90:	e1a05003 	mov	r5, r3
40006e94:	e3520000 	cmp	r2, #0
40006e98:	e2d30000 	sbcs	r0, r3, #0
40006e9c:	ba0003e4 	blt	40007e34 <_svfprintf_r+0x1638>
40006ea0:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006ea4:	e3a03001 	mov	r3, #1
40006ea8:	eaffff2b 	b	40006b5c <_svfprintf_r+0x360>
40006eac:	e59d4020 	ldr	r4, [sp, #32]
40006eb0:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006eb4:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006eb8:	e3140008 	tst	r4, #8
40006ebc:	e2853007 	add	r3, r5, #7
40006ec0:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006ec4:	e3c33007 	bic	r3, r3, #7
40006ec8:	0a0003f0 	beq	40007e90 <_svfprintf_r+0x1694>
40006ecc:	e283c008 	add	ip, r3, #8
40006ed0:	e5934000 	ldr	r4, [r3]
40006ed4:	e5933004 	ldr	r3, [r3, #4]
40006ed8:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006edc:	e58d4058 	str	r4, [sp, #88]	; 0x58
40006ee0:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40006ee4:	e28d0058 	add	r0, sp, #88	; 0x58
40006ee8:	e8900003 	ldm	r0, {r0, r1}
40006eec:	eb001208 	bl	4000b714 <__fpclassifyd>
40006ef0:	e3500001 	cmp	r0, #1
40006ef4:	e28d0058 	add	r0, sp, #88	; 0x58
40006ef8:	e8900003 	ldm	r0, {r0, r1}
40006efc:	1a0003d2 	bne	40007e4c <_svfprintf_r+0x1650>
40006f00:	e3a03000 	mov	r3, #0
40006f04:	e3a02000 	mov	r2, #0
40006f08:	eb001d3d 	bl	4000e404 <__aeabi_dcmplt>
40006f0c:	e59d4020 	ldr	r4, [sp, #32]
40006f10:	e3500000 	cmp	r0, #0
40006f14:	13a0a02d 	movne	sl, #45	; 0x2d
40006f18:	e59f38cc 	ldr	r3, [pc, #2252]	; 400077ec <_svfprintf_r+0xff0>
40006f1c:	e3a05003 	mov	r5, #3
40006f20:	e3a0c000 	mov	ip, #0
40006f24:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
40006f28:	15cda077 	strbne	sl, [sp, #119]	; 0x77
40006f2c:	e3c44080 	bic	r4, r4, #128	; 0x80
40006f30:	e3580047 	cmp	r8, #71	; 0x47
40006f34:	e59f68b4 	ldr	r6, [pc, #2228]	; 400077f0 <_svfprintf_r+0xff4>
40006f38:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40006f3c:	e58dc028 	str	ip, [sp, #40]	; 0x28
40006f40:	e58d4020 	str	r4, [sp, #32]
40006f44:	d1a06003 	movle	r6, r3
40006f48:	e58d5034 	str	r5, [sp, #52]	; 0x34
40006f4c:	e58dc050 	str	ip, [sp, #80]	; 0x50
40006f50:	eaffff2a 	b	40006c00 <_svfprintf_r+0x404>
40006f54:	e59d4020 	ldr	r4, [sp, #32]
40006f58:	e3844008 	orr	r4, r4, #8
40006f5c:	e58d4020 	str	r4, [sp, #32]
40006f60:	e5d38000 	ldrb	r8, [r3]
40006f64:	eafffe70 	b	4000692c <_svfprintf_r+0x130>
40006f68:	e59d5020 	ldr	r5, [sp, #32]
40006f6c:	e3855010 	orr	r5, r5, #16
40006f70:	e58d5020 	str	r5, [sp, #32]
40006f74:	e59dc020 	ldr	ip, [sp, #32]
40006f78:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006f7c:	e21c3020 	ands	r3, ip, #32
40006f80:	1affff82 	bne	40006d90 <_svfprintf_r+0x594>
40006f84:	e59dc020 	ldr	ip, [sp, #32]
40006f88:	e21c2010 	ands	r2, ip, #16
40006f8c:	0a0003d0 	beq	40007ed4 <_svfprintf_r+0x16d8>
40006f90:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006f94:	e5954000 	ldr	r4, [r5]
40006f98:	e2855004 	add	r5, r5, #4
40006f9c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006fa0:	e3a05000 	mov	r5, #0
40006fa4:	eafffeea 	b	40006b54 <_svfprintf_r+0x358>
40006fa8:	e59d5020 	ldr	r5, [sp, #32]
40006fac:	e3855020 	orr	r5, r5, #32
40006fb0:	e58d5020 	str	r5, [sp, #32]
40006fb4:	e5d38000 	ldrb	r8, [r3]
40006fb8:	eafffe5b 	b	4000692c <_svfprintf_r+0x130>
40006fbc:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006fc0:	e5946000 	ldr	r6, [r4]
40006fc4:	e3a05000 	mov	r5, #0
40006fc8:	e1560005 	cmp	r6, r5
40006fcc:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006fd0:	e2844004 	add	r4, r4, #4
40006fd4:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
40006fd8:	0a000505 	beq	400083f4 <_svfprintf_r+0x1bf8>
40006fdc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006fe0:	e35c0000 	cmp	ip, #0
40006fe4:	e1a00006 	mov	r0, r6
40006fe8:	ba0004e2 	blt	40008378 <_svfprintf_r+0x1b7c>
40006fec:	e1a01005 	mov	r1, r5
40006ff0:	e1a0200c 	mov	r2, ip
40006ff4:	eb000df8 	bl	4000a7dc <memchr>
40006ff8:	e3500000 	cmp	r0, #0
40006ffc:	0a00051b 	beq	40008470 <_svfprintf_r+0x1c74>
40007000:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007004:	e0660000 	rsb	r0, r6, r0
40007008:	e15c0000 	cmp	ip, r0
4000700c:	a1a0c000 	movge	ip, r0
40007010:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007014:	e1cc4fcc 	bic	r4, ip, ip, asr #31
40007018:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000701c:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007020:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40007024:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007028:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000702c:	eafffef3 	b	40006c00 <_svfprintf_r+0x404>
40007030:	e59d5020 	ldr	r5, [sp, #32]
40007034:	e59f47b8 	ldr	r4, [pc, #1976]	; 400077f4 <_svfprintf_r+0xff8>
40007038:	e3150020 	tst	r5, #32
4000703c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007040:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007044:	e58d4068 	str	r4, [sp, #104]	; 0x68
40007048:	0a000072 	beq	40007218 <_svfprintf_r+0xa1c>
4000704c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007050:	e28c3007 	add	r3, ip, #7
40007054:	e3c33007 	bic	r3, r3, #7
40007058:	e2834008 	add	r4, r3, #8
4000705c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007060:	e8930030 	ldm	r3, {r4, r5}
40007064:	e59dc020 	ldr	ip, [sp, #32]
40007068:	e31c0001 	tst	ip, #1
4000706c:	0a00023f 	beq	40007970 <_svfprintf_r+0x1174>
40007070:	e1940005 	orrs	r0, r4, r5
40007074:	0a00023d 	beq	40007970 <_svfprintf_r+0x1174>
40007078:	e3a03030 	mov	r3, #48	; 0x30
4000707c:	e38cc002 	orr	ip, ip, #2
40007080:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40007084:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40007088:	e58dc020 	str	ip, [sp, #32]
4000708c:	e3a03002 	mov	r3, #2
40007090:	eafffeaf 	b	40006b54 <_svfprintf_r+0x358>
40007094:	e5d38000 	ldrb	r8, [r3]
40007098:	e3a0202b 	mov	r2, #43	; 0x2b
4000709c:	eafffe22 	b	4000692c <_svfprintf_r+0x130>
400070a0:	e5d38000 	ldrb	r8, [r3]
400070a4:	e358006c 	cmp	r8, #108	; 0x6c
400070a8:	059dc020 	ldreq	ip, [sp, #32]
400070ac:	159d4020 	ldrne	r4, [sp, #32]
400070b0:	e1a01003 	mov	r1, r3
400070b4:	038cc020 	orreq	ip, ip, #32
400070b8:	13844010 	orrne	r4, r4, #16
400070bc:	02833001 	addeq	r3, r3, #1
400070c0:	058dc020 	streq	ip, [sp, #32]
400070c4:	05d18001 	ldrbeq	r8, [r1, #1]
400070c8:	158d4020 	strne	r4, [sp, #32]
400070cc:	eafffe16 	b	4000692c <_svfprintf_r+0x130>
400070d0:	e59dc020 	ldr	ip, [sp, #32]
400070d4:	e31c0020 	tst	ip, #32
400070d8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400070dc:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400070e0:	0a000371 	beq	40007eac <_svfprintf_r+0x16b0>
400070e4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400070e8:	e5941000 	ldr	r1, [r4]
400070ec:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400070f0:	e1a05fc4 	asr	r5, r4, #31
400070f4:	e1a03005 	mov	r3, r5
400070f8:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400070fc:	e1a02004 	mov	r2, r4
40007100:	e2855004 	add	r5, r5, #4
40007104:	e58d5048 	str	r5, [sp, #72]	; 0x48
40007108:	e881000c 	stm	r1, {r2, r3}
4000710c:	eafffddb 	b	40006880 <_svfprintf_r+0x84>
40007110:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007114:	e59d5020 	ldr	r5, [sp, #32]
40007118:	e28cc004 	add	ip, ip, #4
4000711c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007120:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40007124:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007128:	e59fc6c4 	ldr	ip, [pc, #1732]	; 400077f4 <_svfprintf_r+0xff8>
4000712c:	e3855002 	orr	r5, r5, #2
40007130:	e5934000 	ldr	r4, [r3]
40007134:	e3a08078 	mov	r8, #120	; 0x78
40007138:	e3a03030 	mov	r3, #48	; 0x30
4000713c:	e58d5020 	str	r5, [sp, #32]
40007140:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40007144:	e3a05000 	mov	r5, #0
40007148:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
4000714c:	e58dc068 	str	ip, [sp, #104]	; 0x68
40007150:	e3a03002 	mov	r3, #2
40007154:	eafffe7e 	b	40006b54 <_svfprintf_r+0x358>
40007158:	e59d5020 	ldr	r5, [sp, #32]
4000715c:	e3855040 	orr	r5, r5, #64	; 0x40
40007160:	e58d5020 	str	r5, [sp, #32]
40007164:	e5d38000 	ldrb	r8, [r3]
40007168:	eafffdef 	b	4000692c <_svfprintf_r+0x130>
4000716c:	e3520000 	cmp	r2, #0
40007170:	e5d38000 	ldrb	r8, [r3]
40007174:	03a02020 	moveq	r2, #32
40007178:	eafffdeb 	b	4000692c <_svfprintf_r+0x130>
4000717c:	e59d5020 	ldr	r5, [sp, #32]
40007180:	e3855001 	orr	r5, r5, #1
40007184:	e58d5020 	str	r5, [sp, #32]
40007188:	e5d38000 	ldrb	r8, [r3]
4000718c:	eafffde6 	b	4000692c <_svfprintf_r+0x130>
40007190:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007194:	e59cc000 	ldr	ip, [ip]
40007198:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
4000719c:	e35c0000 	cmp	ip, #0
400071a0:	e58dc044 	str	ip, [sp, #68]	; 0x44
400071a4:	e2841004 	add	r1, r4, #4
400071a8:	bafffe3d 	blt	40006aa4 <_svfprintf_r+0x2a8>
400071ac:	e58d1048 	str	r1, [sp, #72]	; 0x48
400071b0:	e5d38000 	ldrb	r8, [r3]
400071b4:	eafffddc 	b	4000692c <_svfprintf_r+0x130>
400071b8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400071bc:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
400071c0:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400071c4:	e5932000 	ldr	r2, [r3]
400071c8:	e3a0c001 	mov	ip, #1
400071cc:	e2844004 	add	r4, r4, #4
400071d0:	e3a03000 	mov	r3, #0
400071d4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400071d8:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
400071dc:	e58d4048 	str	r4, [sp, #72]	; 0x48
400071e0:	e1a0a003 	mov	sl, r3
400071e4:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
400071e8:	e58da028 	str	sl, [sp, #40]	; 0x28
400071ec:	e58da050 	str	sl, [sp, #80]	; 0x50
400071f0:	e58dc034 	str	ip, [sp, #52]	; 0x34
400071f4:	e28d60a0 	add	r6, sp, #160	; 0xa0
400071f8:	eafffe85 	b	40006c14 <_svfprintf_r+0x418>
400071fc:	e59d5020 	ldr	r5, [sp, #32]
40007200:	e59f45f0 	ldr	r4, [pc, #1520]	; 400077f8 <_svfprintf_r+0xffc>
40007204:	e3150020 	tst	r5, #32
40007208:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000720c:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007210:	e58d4068 	str	r4, [sp, #104]	; 0x68
40007214:	1affff8c 	bne	4000704c <_svfprintf_r+0x850>
40007218:	e59d5020 	ldr	r5, [sp, #32]
4000721c:	e3150010 	tst	r5, #16
40007220:	1a000266 	bne	40007bc0 <_svfprintf_r+0x13c4>
40007224:	e59d4020 	ldr	r4, [sp, #32]
40007228:	e3140040 	tst	r4, #64	; 0x40
4000722c:	0a000263 	beq	40007bc0 <_svfprintf_r+0x13c4>
40007230:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007234:	e1d540b0 	ldrh	r4, [r5]
40007238:	e2855004 	add	r5, r5, #4
4000723c:	e58d5048 	str	r5, [sp, #72]	; 0x48
40007240:	e3a05000 	mov	r5, #0
40007244:	eaffff86 	b	40007064 <_svfprintf_r+0x868>
40007248:	e59dc020 	ldr	ip, [sp, #32]
4000724c:	e31c0020 	tst	ip, #32
40007250:	e58d3024 	str	r3, [sp, #36]	; 0x24
40007254:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40007258:	1affff05 	bne	40006e74 <_svfprintf_r+0x678>
4000725c:	e59d5020 	ldr	r5, [sp, #32]
40007260:	e3150010 	tst	r5, #16
40007264:	0a000327 	beq	40007f08 <_svfprintf_r+0x170c>
40007268:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000726c:	e59c4000 	ldr	r4, [ip]
40007270:	e28cc004 	add	ip, ip, #4
40007274:	e1a05fc4 	asr	r5, r4, #31
40007278:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000727c:	e1a02004 	mov	r2, r4
40007280:	e1a03005 	mov	r3, r5
40007284:	eaffff02 	b	40006e94 <_svfprintf_r+0x698>
40007288:	e59d5020 	ldr	r5, [sp, #32]
4000728c:	e3855080 	orr	r5, r5, #128	; 0x80
40007290:	e58d5020 	str	r5, [sp, #32]
40007294:	e5d38000 	ldrb	r8, [r3]
40007298:	eafffda3 	b	4000692c <_svfprintf_r+0x130>
4000729c:	e3a0c000 	mov	ip, #0
400072a0:	e58dc044 	str	ip, [sp, #68]	; 0x44
400072a4:	e2481030 	sub	r1, r8, #48	; 0x30
400072a8:	e1a0000c 	mov	r0, ip
400072ac:	e4d38001 	ldrb	r8, [r3], #1
400072b0:	e0800100 	add	r0, r0, r0, lsl #2
400072b4:	e0810080 	add	r0, r1, r0, lsl #1
400072b8:	e2481030 	sub	r1, r8, #48	; 0x30
400072bc:	e3510009 	cmp	r1, #9
400072c0:	9afffff9 	bls	400072ac <_svfprintf_r+0xab0>
400072c4:	e58d0044 	str	r0, [sp, #68]	; 0x44
400072c8:	eafffd98 	b	40006930 <_svfprintf_r+0x134>
400072cc:	e3580000 	cmp	r8, #0
400072d0:	e58d3024 	str	r3, [sp, #36]	; 0x24
400072d4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400072d8:	0afffe02 	beq	40006ae8 <_svfprintf_r+0x2ec>
400072dc:	e3a03000 	mov	r3, #0
400072e0:	e3a0c001 	mov	ip, #1
400072e4:	e1a0a003 	mov	sl, r3
400072e8:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
400072ec:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
400072f0:	eaffffbb 	b	400071e4 <_svfprintf_r+0x9e8>
400072f4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400072f8:	e35a0000 	cmp	sl, #0
400072fc:	0a00000a 	beq	4000732c <_svfprintf_r+0xb30>
40007300:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007304:	e2833001 	add	r3, r3, #1
40007308:	e3530007 	cmp	r3, #7
4000730c:	e2844001 	add	r4, r4, #1
40007310:	e28d2077 	add	r2, sp, #119	; 0x77
40007314:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007318:	e3a03001 	mov	r3, #1
4000731c:	e887000c 	stm	r7, {r2, r3}
40007320:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007324:	d2877008 	addle	r7, r7, #8
40007328:	ca00017e 	bgt	40007928 <_svfprintf_r+0x112c>
4000732c:	e35b0000 	cmp	fp, #0
40007330:	0a00000a 	beq	40007360 <_svfprintf_r+0xb64>
40007334:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007338:	e2833001 	add	r3, r3, #1
4000733c:	e3530007 	cmp	r3, #7
40007340:	e2844002 	add	r4, r4, #2
40007344:	e28d2078 	add	r2, sp, #120	; 0x78
40007348:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000734c:	e3a03002 	mov	r3, #2
40007350:	e887000c 	stm	r7, {r2, r3}
40007354:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007358:	d2877008 	addle	r7, r7, #8
4000735c:	ca00017a 	bgt	4000794c <_svfprintf_r+0x1150>
40007360:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40007364:	e3550080 	cmp	r5, #128	; 0x80
40007368:	0a0000e3 	beq	400076fc <_svfprintf_r+0xf00>
4000736c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007370:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40007374:	e063a00c 	rsb	sl, r3, ip
40007378:	e35a0000 	cmp	sl, #0
4000737c:	da000034 	ble	40007454 <_svfprintf_r+0xc58>
40007380:	e35a0010 	cmp	sl, #16
40007384:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007388:	e59f5478 	ldr	r5, [pc, #1144]	; 40007808 <_svfprintf_r+0x100c>
4000738c:	da000020 	ble	40007414 <_svfprintf_r+0xc18>
40007390:	e1a02007 	mov	r2, r7
40007394:	e1a01004 	mov	r1, r4
40007398:	e1a07005 	mov	r7, r5
4000739c:	e3a0b010 	mov	fp, #16
400073a0:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
400073a4:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
400073a8:	ea000002 	b	400073b8 <_svfprintf_r+0xbbc>
400073ac:	e24aa010 	sub	sl, sl, #16
400073b0:	e35a0010 	cmp	sl, #16
400073b4:	da000013 	ble	40007408 <_svfprintf_r+0xc0c>
400073b8:	e2833001 	add	r3, r3, #1
400073bc:	e3530007 	cmp	r3, #7
400073c0:	e2811010 	add	r1, r1, #16
400073c4:	e8820a00 	stm	r2, {r9, fp}
400073c8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400073cc:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400073d0:	d2822008 	addle	r2, r2, #8
400073d4:	dafffff4 	ble	400073ac <_svfprintf_r+0xbb0>
400073d8:	e1a00004 	mov	r0, r4
400073dc:	e1a01005 	mov	r1, r5
400073e0:	e28d2094 	add	r2, sp, #148	; 0x94
400073e4:	eb001182 	bl	4000b9f4 <__ssprint_r>
400073e8:	e3500000 	cmp	r0, #0
400073ec:	1afffdc3 	bne	40006b00 <_svfprintf_r+0x304>
400073f0:	e24aa010 	sub	sl, sl, #16
400073f4:	e35a0010 	cmp	sl, #16
400073f8:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400073fc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007400:	e28d20c8 	add	r2, sp, #200	; 0xc8
40007404:	caffffeb 	bgt	400073b8 <_svfprintf_r+0xbbc>
40007408:	e1a05007 	mov	r5, r7
4000740c:	e1a04001 	mov	r4, r1
40007410:	e1a07002 	mov	r7, r2
40007414:	e2833001 	add	r3, r3, #1
40007418:	e3530007 	cmp	r3, #7
4000741c:	e084400a 	add	r4, r4, sl
40007420:	e8870420 	stm	r7, {r5, sl}
40007424:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007428:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000742c:	d2877008 	addle	r7, r7, #8
40007430:	da000007 	ble	40007454 <_svfprintf_r+0xc58>
40007434:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007438:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000743c:	e28d2094 	add	r2, sp, #148	; 0x94
40007440:	eb00116b 	bl	4000b9f4 <__ssprint_r>
40007444:	e3500000 	cmp	r0, #0
40007448:	1afffdac 	bne	40006b00 <_svfprintf_r+0x304>
4000744c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007450:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007454:	e59d5020 	ldr	r5, [sp, #32]
40007458:	e3150c01 	tst	r5, #256	; 0x100
4000745c:	1a00004d 	bne	40007598 <_svfprintf_r+0xd9c>
40007460:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007464:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40007468:	e2833001 	add	r3, r3, #1
4000746c:	e084400c 	add	r4, r4, ip
40007470:	e3530007 	cmp	r3, #7
40007474:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007478:	e8871040 	stm	r7, {r6, ip}
4000747c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007480:	ca000118 	bgt	400078e8 <_svfprintf_r+0x10ec>
40007484:	e2877008 	add	r7, r7, #8
40007488:	e59dc020 	ldr	ip, [sp, #32]
4000748c:	e31c0004 	tst	ip, #4
40007490:	0a000033 	beq	40007564 <_svfprintf_r+0xd68>
40007494:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40007498:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
4000749c:	e060500c 	rsb	r5, r0, ip
400074a0:	e3550000 	cmp	r5, #0
400074a4:	da00002e 	ble	40007564 <_svfprintf_r+0xd68>
400074a8:	e3550010 	cmp	r5, #16
400074ac:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400074b0:	e59fa330 	ldr	sl, [pc, #816]	; 400077e8 <_svfprintf_r+0xfec>
400074b4:	da00001b 	ble	40007528 <_svfprintf_r+0xd2c>
400074b8:	e3a06010 	mov	r6, #16
400074bc:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
400074c0:	e59db030 	ldr	fp, [sp, #48]	; 0x30
400074c4:	ea000002 	b	400074d4 <_svfprintf_r+0xcd8>
400074c8:	e2455010 	sub	r5, r5, #16
400074cc:	e3550010 	cmp	r5, #16
400074d0:	da000014 	ble	40007528 <_svfprintf_r+0xd2c>
400074d4:	e2833001 	add	r3, r3, #1
400074d8:	e59f1308 	ldr	r1, [pc, #776]	; 400077e8 <_svfprintf_r+0xfec>
400074dc:	e3530007 	cmp	r3, #7
400074e0:	e2844010 	add	r4, r4, #16
400074e4:	e8870042 	stm	r7, {r1, r6}
400074e8:	e58d3098 	str	r3, [sp, #152]	; 0x98
400074ec:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400074f0:	d2877008 	addle	r7, r7, #8
400074f4:	dafffff3 	ble	400074c8 <_svfprintf_r+0xccc>
400074f8:	e1a00008 	mov	r0, r8
400074fc:	e1a0100b 	mov	r1, fp
40007500:	e28d2094 	add	r2, sp, #148	; 0x94
40007504:	eb00113a 	bl	4000b9f4 <__ssprint_r>
40007508:	e3500000 	cmp	r0, #0
4000750c:	1afffd7b 	bne	40006b00 <_svfprintf_r+0x304>
40007510:	e2455010 	sub	r5, r5, #16
40007514:	e28d3098 	add	r3, sp, #152	; 0x98
40007518:	e3550010 	cmp	r5, #16
4000751c:	e8930018 	ldm	r3, {r3, r4}
40007520:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007524:	caffffea 	bgt	400074d4 <_svfprintf_r+0xcd8>
40007528:	e2833001 	add	r3, r3, #1
4000752c:	e0844005 	add	r4, r4, r5
40007530:	e3530007 	cmp	r3, #7
40007534:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007538:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000753c:	e587a000 	str	sl, [r7]
40007540:	e5875004 	str	r5, [r7, #4]
40007544:	da000006 	ble	40007564 <_svfprintf_r+0xd68>
40007548:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000754c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007550:	e28d2094 	add	r2, sp, #148	; 0x94
40007554:	eb001126 	bl	4000b9f4 <__ssprint_r>
40007558:	e3500000 	cmp	r0, #0
4000755c:	1afffd67 	bne	40006b00 <_svfprintf_r+0x304>
40007560:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007564:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007568:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000756c:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40007570:	e15c0000 	cmp	ip, r0
40007574:	a085500c 	addge	r5, r5, ip
40007578:	b0855000 	addlt	r5, r5, r0
4000757c:	e3540000 	cmp	r4, #0
40007580:	e58d5040 	str	r5, [sp, #64]	; 0x40
40007584:	1a0000e0 	bne	4000790c <_svfprintf_r+0x1110>
40007588:	e3a03000 	mov	r3, #0
4000758c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007590:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007594:	eafffcb9 	b	40006880 <_svfprintf_r+0x84>
40007598:	e3580065 	cmp	r8, #101	; 0x65
4000759c:	da00009c 	ble	40007814 <_svfprintf_r+0x1018>
400075a0:	e28d0058 	add	r0, sp, #88	; 0x58
400075a4:	e8900003 	ldm	r0, {r0, r1}
400075a8:	e3a02000 	mov	r2, #0
400075ac:	e3a03000 	mov	r3, #0
400075b0:	eb001b8d 	bl	4000e3ec <__aeabi_dcmpeq>
400075b4:	e3500000 	cmp	r0, #0
400075b8:	0a0000ee 	beq	40007978 <_svfprintf_r+0x117c>
400075bc:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400075c0:	e59f023c 	ldr	r0, [pc, #572]	; 40007804 <_svfprintf_r+0x1008>
400075c4:	e2833001 	add	r3, r3, #1
400075c8:	e2844001 	add	r4, r4, #1
400075cc:	e3530007 	cmp	r3, #7
400075d0:	e3a02001 	mov	r2, #1
400075d4:	e5870000 	str	r0, [r7]
400075d8:	e5872004 	str	r2, [r7, #4]
400075dc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400075e0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400075e4:	d2877008 	addle	r7, r7, #8
400075e8:	ca000252 	bgt	40007f38 <_svfprintf_r+0x173c>
400075ec:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400075f0:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400075f4:	e1530005 	cmp	r3, r5
400075f8:	ba000002 	blt	40007608 <_svfprintf_r+0xe0c>
400075fc:	e59dc020 	ldr	ip, [sp, #32]
40007600:	e31c0001 	tst	ip, #1
40007604:	0affff9f 	beq	40007488 <_svfprintf_r+0xc8c>
40007608:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000760c:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40007610:	e2833001 	add	r3, r3, #1
40007614:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40007618:	e0844005 	add	r4, r4, r5
4000761c:	e3530007 	cmp	r3, #7
40007620:	e587c000 	str	ip, [r7]
40007624:	e5875004 	str	r5, [r7, #4]
40007628:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000762c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007630:	d2877008 	addle	r7, r7, #8
40007634:	ca000289 	bgt	40008060 <_svfprintf_r+0x1864>
40007638:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000763c:	e2456001 	sub	r6, r5, #1
40007640:	e3560000 	cmp	r6, #0
40007644:	daffff8f 	ble	40007488 <_svfprintf_r+0xc8c>
40007648:	e3560010 	cmp	r6, #16
4000764c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007650:	e59f51b0 	ldr	r5, [pc, #432]	; 40007808 <_svfprintf_r+0x100c>
40007654:	da00014a 	ble	40007b84 <_svfprintf_r+0x1388>
40007658:	e3a08010 	mov	r8, #16
4000765c:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40007660:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40007664:	ea000002 	b	40007674 <_svfprintf_r+0xe78>
40007668:	e2466010 	sub	r6, r6, #16
4000766c:	e3560010 	cmp	r6, #16
40007670:	da000143 	ble	40007b84 <_svfprintf_r+0x1388>
40007674:	e2833001 	add	r3, r3, #1
40007678:	e3530007 	cmp	r3, #7
4000767c:	e2844010 	add	r4, r4, #16
40007680:	e5879000 	str	r9, [r7]
40007684:	e5878004 	str	r8, [r7, #4]
40007688:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000768c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007690:	d2877008 	addle	r7, r7, #8
40007694:	dafffff3 	ble	40007668 <_svfprintf_r+0xe6c>
40007698:	e1a0000a 	mov	r0, sl
4000769c:	e1a0100b 	mov	r1, fp
400076a0:	e28d2094 	add	r2, sp, #148	; 0x94
400076a4:	eb0010d2 	bl	4000b9f4 <__ssprint_r>
400076a8:	e3500000 	cmp	r0, #0
400076ac:	1afffd13 	bne	40006b00 <_svfprintf_r+0x304>
400076b0:	e28d3098 	add	r3, sp, #152	; 0x98
400076b4:	e8930018 	ldm	r3, {r3, r4}
400076b8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400076bc:	eaffffe9 	b	40007668 <_svfprintf_r+0xe6c>
400076c0:	e3530000 	cmp	r3, #0
400076c4:	158d2034 	strne	r2, [sp, #52]	; 0x34
400076c8:	128d60c8 	addne	r6, sp, #200	; 0xc8
400076cc:	1afffd44 	bne	40006be4 <_svfprintf_r+0x3e8>
400076d0:	e59d4020 	ldr	r4, [sp, #32]
400076d4:	e3140001 	tst	r4, #1
400076d8:	128d6f42 	addne	r6, sp, #264	; 0x108
400076dc:	13a03030 	movne	r3, #48	; 0x30
400076e0:	159d501c 	ldrne	r5, [sp, #28]
400076e4:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
400076e8:	10665005 	rsbne	r5, r6, r5
400076ec:	158d5034 	strne	r5, [sp, #52]	; 0x34
400076f0:	058d3034 	streq	r3, [sp, #52]	; 0x34
400076f4:	028d60c8 	addeq	r6, sp, #200	; 0xc8
400076f8:	eafffd39 	b	40006be4 <_svfprintf_r+0x3e8>
400076fc:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40007700:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40007704:	e065a00c 	rsb	sl, r5, ip
40007708:	e35a0000 	cmp	sl, #0
4000770c:	daffff16 	ble	4000736c <_svfprintf_r+0xb70>
40007710:	e35a0010 	cmp	sl, #16
40007714:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007718:	e59f50e8 	ldr	r5, [pc, #232]	; 40007808 <_svfprintf_r+0x100c>
4000771c:	da000020 	ble	400077a4 <_svfprintf_r+0xfa8>
40007720:	e1a02007 	mov	r2, r7
40007724:	e1a01004 	mov	r1, r4
40007728:	e1a07005 	mov	r7, r5
4000772c:	e3a0b010 	mov	fp, #16
40007730:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40007734:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40007738:	ea000002 	b	40007748 <_svfprintf_r+0xf4c>
4000773c:	e24aa010 	sub	sl, sl, #16
40007740:	e35a0010 	cmp	sl, #16
40007744:	da000013 	ble	40007798 <_svfprintf_r+0xf9c>
40007748:	e2833001 	add	r3, r3, #1
4000774c:	e3530007 	cmp	r3, #7
40007750:	e2811010 	add	r1, r1, #16
40007754:	e8820a00 	stm	r2, {r9, fp}
40007758:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000775c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40007760:	d2822008 	addle	r2, r2, #8
40007764:	dafffff4 	ble	4000773c <_svfprintf_r+0xf40>
40007768:	e1a00004 	mov	r0, r4
4000776c:	e1a01005 	mov	r1, r5
40007770:	e28d2094 	add	r2, sp, #148	; 0x94
40007774:	eb00109e 	bl	4000b9f4 <__ssprint_r>
40007778:	e3500000 	cmp	r0, #0
4000777c:	1afffcdf 	bne	40006b00 <_svfprintf_r+0x304>
40007780:	e24aa010 	sub	sl, sl, #16
40007784:	e35a0010 	cmp	sl, #16
40007788:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000778c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007790:	e28d20c8 	add	r2, sp, #200	; 0xc8
40007794:	caffffeb 	bgt	40007748 <_svfprintf_r+0xf4c>
40007798:	e1a05007 	mov	r5, r7
4000779c:	e1a04001 	mov	r4, r1
400077a0:	e1a07002 	mov	r7, r2
400077a4:	e2833001 	add	r3, r3, #1
400077a8:	e3530007 	cmp	r3, #7
400077ac:	e084400a 	add	r4, r4, sl
400077b0:	e8870420 	stm	r7, {r5, sl}
400077b4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400077b8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400077bc:	d2877008 	addle	r7, r7, #8
400077c0:	dafffee9 	ble	4000736c <_svfprintf_r+0xb70>
400077c4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400077c8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400077cc:	e28d2094 	add	r2, sp, #148	; 0x94
400077d0:	eb001087 	bl	4000b9f4 <__ssprint_r>
400077d4:	e3500000 	cmp	r0, #0
400077d8:	1afffcc8 	bne	40006b00 <_svfprintf_r+0x304>
400077dc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400077e0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400077e4:	eafffee0 	b	4000736c <_svfprintf_r+0xb70>
400077e8:	400172c8 	andmi	r7, r1, r8, asr #5
400077ec:	400176b0 			; <UNDEFINED> instruction: 0x400176b0
400077f0:	400176b4 			; <UNDEFINED> instruction: 0x400176b4
400077f4:	400176d4 	ldrdmi	r7, [r1], -r4
400077f8:	400176c0 	andmi	r7, r1, r0, asr #13
400077fc:	400176b8 			; <UNDEFINED> instruction: 0x400176b8
40007800:	400176bc 			; <UNDEFINED> instruction: 0x400176bc
40007804:	400176f0 	strdmi	r7, [r1], -r0
40007808:	400172d8 	ldrdmi	r7, [r1], -r8
4000780c:	400176e8 	andmi	r7, r1, r8, ror #13
40007810:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40007814:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007818:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
4000781c:	e3550001 	cmp	r5, #1
40007820:	e2888001 	add	r8, r8, #1
40007824:	e2844001 	add	r4, r4, #1
40007828:	da00014e 	ble	40007d68 <_svfprintf_r+0x156c>
4000782c:	e3580007 	cmp	r8, #7
40007830:	e3a03001 	mov	r3, #1
40007834:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007838:	e5876000 	str	r6, [r7]
4000783c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007840:	e5873004 	str	r3, [r7, #4]
40007844:	d2877008 	addle	r7, r7, #8
40007848:	ca000151 	bgt	40007d94 <_svfprintf_r+0x1598>
4000784c:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40007850:	e2888001 	add	r8, r8, #1
40007854:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40007858:	e3580007 	cmp	r8, #7
4000785c:	e0844005 	add	r4, r4, r5
40007860:	e587c000 	str	ip, [r7]
40007864:	e5875004 	str	r5, [r7, #4]
40007868:	e58d8098 	str	r8, [sp, #152]	; 0x98
4000786c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007870:	d2877008 	addle	r7, r7, #8
40007874:	ca000150 	bgt	40007dbc <_svfprintf_r+0x15c0>
40007878:	e28d0058 	add	r0, sp, #88	; 0x58
4000787c:	e8900003 	ldm	r0, {r0, r1}
40007880:	e3a02000 	mov	r2, #0
40007884:	e3a03000 	mov	r3, #0
40007888:	eb001ad7 	bl	4000e3ec <__aeabi_dcmpeq>
4000788c:	e3500000 	cmp	r0, #0
40007890:	1a000086 	bne	40007ab0 <_svfprintf_r+0x12b4>
40007894:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007898:	e2888001 	add	r8, r8, #1
4000789c:	e2453001 	sub	r3, r5, #1
400078a0:	e2866001 	add	r6, r6, #1
400078a4:	e0844003 	add	r4, r4, r3
400078a8:	e3580007 	cmp	r8, #7
400078ac:	e58d8098 	str	r8, [sp, #152]	; 0x98
400078b0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400078b4:	e5876000 	str	r6, [r7]
400078b8:	e5873004 	str	r3, [r7, #4]
400078bc:	ca0000a6 	bgt	40007b5c <_svfprintf_r+0x1360>
400078c0:	e2877008 	add	r7, r7, #8
400078c4:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
400078c8:	e2888001 	add	r8, r8, #1
400078cc:	e0854004 	add	r4, r5, r4
400078d0:	e28d3084 	add	r3, sp, #132	; 0x84
400078d4:	e3580007 	cmp	r8, #7
400078d8:	e58d8098 	str	r8, [sp, #152]	; 0x98
400078dc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400078e0:	e8870028 	stm	r7, {r3, r5}
400078e4:	dafffee6 	ble	40007484 <_svfprintf_r+0xc88>
400078e8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400078ec:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400078f0:	e28d2094 	add	r2, sp, #148	; 0x94
400078f4:	eb00103e 	bl	4000b9f4 <__ssprint_r>
400078f8:	e3500000 	cmp	r0, #0
400078fc:	1afffc7f 	bne	40006b00 <_svfprintf_r+0x304>
40007900:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007904:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007908:	eafffede 	b	40007488 <_svfprintf_r+0xc8c>
4000790c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007910:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007914:	e28d2094 	add	r2, sp, #148	; 0x94
40007918:	eb001035 	bl	4000b9f4 <__ssprint_r>
4000791c:	e3500000 	cmp	r0, #0
40007920:	0affff18 	beq	40007588 <_svfprintf_r+0xd8c>
40007924:	eafffc75 	b	40006b00 <_svfprintf_r+0x304>
40007928:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000792c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007930:	e28d2094 	add	r2, sp, #148	; 0x94
40007934:	eb00102e 	bl	4000b9f4 <__ssprint_r>
40007938:	e3500000 	cmp	r0, #0
4000793c:	1afffc6f 	bne	40006b00 <_svfprintf_r+0x304>
40007940:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007944:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007948:	eafffe77 	b	4000732c <_svfprintf_r+0xb30>
4000794c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007950:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007954:	e28d2094 	add	r2, sp, #148	; 0x94
40007958:	eb001025 	bl	4000b9f4 <__ssprint_r>
4000795c:	e3500000 	cmp	r0, #0
40007960:	1afffc66 	bne	40006b00 <_svfprintf_r+0x304>
40007964:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007968:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000796c:	eafffe7b 	b	40007360 <_svfprintf_r+0xb64>
40007970:	e3a03002 	mov	r3, #2
40007974:	eafffc76 	b	40006b54 <_svfprintf_r+0x358>
40007978:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000797c:	e3530000 	cmp	r3, #0
40007980:	da000175 	ble	40007f5c <_svfprintf_r+0x1760>
40007984:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007988:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000798c:	e155000c 	cmp	r5, ip
40007990:	a1a0500c 	movge	r5, ip
40007994:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007998:	e3550000 	cmp	r5, #0
4000799c:	e086b00c 	add	fp, r6, ip
400079a0:	da000009 	ble	400079cc <_svfprintf_r+0x11d0>
400079a4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400079a8:	e2833001 	add	r3, r3, #1
400079ac:	e0844005 	add	r4, r4, r5
400079b0:	e3530007 	cmp	r3, #7
400079b4:	e5876000 	str	r6, [r7]
400079b8:	e5875004 	str	r5, [r7, #4]
400079bc:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400079c0:	e58d3098 	str	r3, [sp, #152]	; 0x98
400079c4:	d2877008 	addle	r7, r7, #8
400079c8:	ca000274 	bgt	400083a0 <_svfprintf_r+0x1ba4>
400079cc:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400079d0:	e1c55fc5 	bic	r5, r5, r5, asr #31
400079d4:	e065800c 	rsb	r8, r5, ip
400079d8:	e3580000 	cmp	r8, #0
400079dc:	da000090 	ble	40007c24 <_svfprintf_r+0x1428>
400079e0:	e3580010 	cmp	r8, #16
400079e4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400079e8:	e51f51e8 	ldr	r5, [pc, #-488]	; 40007808 <_svfprintf_r+0x100c>
400079ec:	da00007c 	ble	40007be4 <_svfprintf_r+0x13e8>
400079f0:	e1a02007 	mov	r2, r7
400079f4:	e1a01004 	mov	r1, r4
400079f8:	e1a07005 	mov	r7, r5
400079fc:	e3a0a010 	mov	sl, #16
40007a00:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40007a04:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40007a08:	ea000002 	b	40007a18 <_svfprintf_r+0x121c>
40007a0c:	e2488010 	sub	r8, r8, #16
40007a10:	e3580010 	cmp	r8, #16
40007a14:	da00006f 	ble	40007bd8 <_svfprintf_r+0x13dc>
40007a18:	e2833001 	add	r3, r3, #1
40007a1c:	e3530007 	cmp	r3, #7
40007a20:	e2811010 	add	r1, r1, #16
40007a24:	e8820600 	stm	r2, {r9, sl}
40007a28:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007a2c:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40007a30:	d2822008 	addle	r2, r2, #8
40007a34:	dafffff4 	ble	40007a0c <_svfprintf_r+0x1210>
40007a38:	e1a00004 	mov	r0, r4
40007a3c:	e1a01005 	mov	r1, r5
40007a40:	e28d2094 	add	r2, sp, #148	; 0x94
40007a44:	eb000fea 	bl	4000b9f4 <__ssprint_r>
40007a48:	e3500000 	cmp	r0, #0
40007a4c:	1afffc2b 	bne	40006b00 <_svfprintf_r+0x304>
40007a50:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40007a54:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007a58:	e28d20c8 	add	r2, sp, #200	; 0xc8
40007a5c:	eaffffea 	b	40007a0c <_svfprintf_r+0x1210>
40007a60:	e3550000 	cmp	r5, #0
40007a64:	03540009 	cmpeq	r4, #9
40007a68:	8a0000dd 	bhi	40007de4 <_svfprintf_r+0x15e8>
40007a6c:	e2844030 	add	r4, r4, #48	; 0x30
40007a70:	e28d6f42 	add	r6, sp, #264	; 0x108
40007a74:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
40007a78:	e59d501c 	ldr	r5, [sp, #28]
40007a7c:	e0665005 	rsb	r5, r6, r5
40007a80:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007a84:	eafffc56 	b	40006be4 <_svfprintf_r+0x3e8>
40007a88:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007a8c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007a90:	e28d2094 	add	r2, sp, #148	; 0x94
40007a94:	eb000fd6 	bl	4000b9f4 <__ssprint_r>
40007a98:	e3500000 	cmp	r0, #0
40007a9c:	1afffc17 	bne	40006b00 <_svfprintf_r+0x304>
40007aa0:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007aa4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007aa8:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007aac:	eafffe11 	b	400072f8 <_svfprintf_r+0xafc>
40007ab0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007ab4:	e24c6001 	sub	r6, ip, #1
40007ab8:	e3560000 	cmp	r6, #0
40007abc:	daffff80 	ble	400078c4 <_svfprintf_r+0x10c8>
40007ac0:	e3560010 	cmp	r6, #16
40007ac4:	e51f52c4 	ldr	r5, [pc, #-708]	; 40007808 <_svfprintf_r+0x100c>
40007ac8:	da00001c 	ble	40007b40 <_svfprintf_r+0x1344>
40007acc:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007ad0:	e3a0a010 	mov	sl, #16
40007ad4:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40007ad8:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40007adc:	ea000002 	b	40007aec <_svfprintf_r+0x12f0>
40007ae0:	e2466010 	sub	r6, r6, #16
40007ae4:	e3560010 	cmp	r6, #16
40007ae8:	da000013 	ble	40007b3c <_svfprintf_r+0x1340>
40007aec:	e2888001 	add	r8, r8, #1
40007af0:	e3580007 	cmp	r8, #7
40007af4:	e2844010 	add	r4, r4, #16
40007af8:	e8870600 	stm	r7, {r9, sl}
40007afc:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007b00:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007b04:	d2877008 	addle	r7, r7, #8
40007b08:	dafffff4 	ble	40007ae0 <_svfprintf_r+0x12e4>
40007b0c:	e1a0000b 	mov	r0, fp
40007b10:	e1a01005 	mov	r1, r5
40007b14:	e28d2094 	add	r2, sp, #148	; 0x94
40007b18:	eb000fb5 	bl	4000b9f4 <__ssprint_r>
40007b1c:	e3500000 	cmp	r0, #0
40007b20:	1afffbf6 	bne	40006b00 <_svfprintf_r+0x304>
40007b24:	e2466010 	sub	r6, r6, #16
40007b28:	e3560010 	cmp	r6, #16
40007b2c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007b30:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007b34:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007b38:	caffffeb 	bgt	40007aec <_svfprintf_r+0x12f0>
40007b3c:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007b40:	e2888001 	add	r8, r8, #1
40007b44:	e0844006 	add	r4, r4, r6
40007b48:	e3580007 	cmp	r8, #7
40007b4c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007b50:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007b54:	e8870060 	stm	r7, {r5, r6}
40007b58:	daffff58 	ble	400078c0 <_svfprintf_r+0x10c4>
40007b5c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007b60:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007b64:	e28d2094 	add	r2, sp, #148	; 0x94
40007b68:	eb000fa1 	bl	4000b9f4 <__ssprint_r>
40007b6c:	e3500000 	cmp	r0, #0
40007b70:	1afffbe2 	bne	40006b00 <_svfprintf_r+0x304>
40007b74:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007b78:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007b7c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007b80:	eaffff4f 	b	400078c4 <_svfprintf_r+0x10c8>
40007b84:	e2833001 	add	r3, r3, #1
40007b88:	e0844006 	add	r4, r4, r6
40007b8c:	e3530007 	cmp	r3, #7
40007b90:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007b94:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007b98:	e8870060 	stm	r7, {r5, r6}
40007b9c:	dafffe38 	ble	40007484 <_svfprintf_r+0xc88>
40007ba0:	eaffff50 	b	400078e8 <_svfprintf_r+0x10ec>
40007ba4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007ba8:	e59c4000 	ldr	r4, [ip]
40007bac:	e28cc004 	add	ip, ip, #4
40007bb0:	e3a03001 	mov	r3, #1
40007bb4:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007bb8:	e3a05000 	mov	r5, #0
40007bbc:	eafffbe4 	b	40006b54 <_svfprintf_r+0x358>
40007bc0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007bc4:	e59c4000 	ldr	r4, [ip]
40007bc8:	e28cc004 	add	ip, ip, #4
40007bcc:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007bd0:	e3a05000 	mov	r5, #0
40007bd4:	eafffd22 	b	40007064 <_svfprintf_r+0x868>
40007bd8:	e1a05007 	mov	r5, r7
40007bdc:	e1a04001 	mov	r4, r1
40007be0:	e1a07002 	mov	r7, r2
40007be4:	e2833001 	add	r3, r3, #1
40007be8:	e3530007 	cmp	r3, #7
40007bec:	e0844008 	add	r4, r4, r8
40007bf0:	e8870120 	stm	r7, {r5, r8}
40007bf4:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007bf8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007bfc:	d2877008 	addle	r7, r7, #8
40007c00:	da000007 	ble	40007c24 <_svfprintf_r+0x1428>
40007c04:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007c08:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007c0c:	e28d2094 	add	r2, sp, #148	; 0x94
40007c10:	eb000f77 	bl	4000b9f4 <__ssprint_r>
40007c14:	e3500000 	cmp	r0, #0
40007c18:	1afffbb8 	bne	40006b00 <_svfprintf_r+0x304>
40007c1c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007c20:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007c24:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007c28:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007c2c:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007c30:	e1530005 	cmp	r3, r5
40007c34:	e086600c 	add	r6, r6, ip
40007c38:	ba000035 	blt	40007d14 <_svfprintf_r+0x1518>
40007c3c:	e59d5020 	ldr	r5, [sp, #32]
40007c40:	e3150001 	tst	r5, #1
40007c44:	1a000032 	bne	40007d14 <_svfprintf_r+0x1518>
40007c48:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007c4c:	e066500b 	rsb	r5, r6, fp
40007c50:	e063300c 	rsb	r3, r3, ip
40007c54:	e1550003 	cmp	r5, r3
40007c58:	a1a05003 	movge	r5, r3
40007c5c:	e3550000 	cmp	r5, #0
40007c60:	da000009 	ble	40007c8c <_svfprintf_r+0x1490>
40007c64:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007c68:	e2822001 	add	r2, r2, #1
40007c6c:	e0844005 	add	r4, r4, r5
40007c70:	e3520007 	cmp	r2, #7
40007c74:	e5876000 	str	r6, [r7]
40007c78:	e5875004 	str	r5, [r7, #4]
40007c7c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007c80:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007c84:	d2877008 	addle	r7, r7, #8
40007c88:	ca0001cd 	bgt	400083c4 <_svfprintf_r+0x1bc8>
40007c8c:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007c90:	e0656003 	rsb	r6, r5, r3
40007c94:	e3560000 	cmp	r6, #0
40007c98:	dafffdfa 	ble	40007488 <_svfprintf_r+0xc8c>
40007c9c:	e3560010 	cmp	r6, #16
40007ca0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007ca4:	e51f54a4 	ldr	r5, [pc, #-1188]	; 40007808 <_svfprintf_r+0x100c>
40007ca8:	daffffb5 	ble	40007b84 <_svfprintf_r+0x1388>
40007cac:	e3a08010 	mov	r8, #16
40007cb0:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40007cb4:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40007cb8:	ea000002 	b	40007cc8 <_svfprintf_r+0x14cc>
40007cbc:	e2466010 	sub	r6, r6, #16
40007cc0:	e3560010 	cmp	r6, #16
40007cc4:	daffffae 	ble	40007b84 <_svfprintf_r+0x1388>
40007cc8:	e2833001 	add	r3, r3, #1
40007ccc:	e3530007 	cmp	r3, #7
40007cd0:	e2844010 	add	r4, r4, #16
40007cd4:	e5879000 	str	r9, [r7]
40007cd8:	e5878004 	str	r8, [r7, #4]
40007cdc:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007ce0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007ce4:	d2877008 	addle	r7, r7, #8
40007ce8:	dafffff3 	ble	40007cbc <_svfprintf_r+0x14c0>
40007cec:	e1a0000a 	mov	r0, sl
40007cf0:	e1a0100b 	mov	r1, fp
40007cf4:	e28d2094 	add	r2, sp, #148	; 0x94
40007cf8:	eb000f3d 	bl	4000b9f4 <__ssprint_r>
40007cfc:	e3500000 	cmp	r0, #0
40007d00:	1afffb7e 	bne	40006b00 <_svfprintf_r+0x304>
40007d04:	e28d3098 	add	r3, sp, #152	; 0x98
40007d08:	e8930018 	ldm	r3, {r3, r4}
40007d0c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007d10:	eaffffe9 	b	40007cbc <_svfprintf_r+0x14c0>
40007d14:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007d18:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40007d1c:	e2822001 	add	r2, r2, #1
40007d20:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
40007d24:	e084400c 	add	r4, r4, ip
40007d28:	e3520007 	cmp	r2, #7
40007d2c:	e8871020 	stm	r7, {r5, ip}
40007d30:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007d34:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007d38:	d2877008 	addle	r7, r7, #8
40007d3c:	daffffc1 	ble	40007c48 <_svfprintf_r+0x144c>
40007d40:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007d44:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007d48:	e28d2094 	add	r2, sp, #148	; 0x94
40007d4c:	eb000f28 	bl	4000b9f4 <__ssprint_r>
40007d50:	e3500000 	cmp	r0, #0
40007d54:	1afffb69 	bne	40006b00 <_svfprintf_r+0x304>
40007d58:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007d5c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007d60:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007d64:	eaffffb7 	b	40007c48 <_svfprintf_r+0x144c>
40007d68:	e59dc020 	ldr	ip, [sp, #32]
40007d6c:	e31c0001 	tst	ip, #1
40007d70:	1afffead 	bne	4000782c <_svfprintf_r+0x1030>
40007d74:	e3a03001 	mov	r3, #1
40007d78:	e3580007 	cmp	r8, #7
40007d7c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007d80:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007d84:	e5876000 	str	r6, [r7]
40007d88:	e5873004 	str	r3, [r7, #4]
40007d8c:	dafffecb 	ble	400078c0 <_svfprintf_r+0x10c4>
40007d90:	eaffff71 	b	40007b5c <_svfprintf_r+0x1360>
40007d94:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007d98:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007d9c:	e28d2094 	add	r2, sp, #148	; 0x94
40007da0:	eb000f13 	bl	4000b9f4 <__ssprint_r>
40007da4:	e3500000 	cmp	r0, #0
40007da8:	1afffb54 	bne	40006b00 <_svfprintf_r+0x304>
40007dac:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007db0:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007db4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007db8:	eafffea3 	b	4000784c <_svfprintf_r+0x1050>
40007dbc:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007dc0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007dc4:	e28d2094 	add	r2, sp, #148	; 0x94
40007dc8:	eb000f09 	bl	4000b9f4 <__ssprint_r>
40007dcc:	e3500000 	cmp	r0, #0
40007dd0:	1afffb4a 	bne	40006b00 <_svfprintf_r+0x304>
40007dd4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007dd8:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007ddc:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007de0:	eafffea4 	b	40007878 <_svfprintf_r+0x107c>
40007de4:	e28db0c7 	add	fp, sp, #199	; 0xc7
40007de8:	e1a00004 	mov	r0, r4
40007dec:	e1a01005 	mov	r1, r5
40007df0:	e3a0200a 	mov	r2, #10
40007df4:	e3a03000 	mov	r3, #0
40007df8:	eb0019b0 	bl	4000e4c0 <__aeabi_uldivmod>
40007dfc:	e2822030 	add	r2, r2, #48	; 0x30
40007e00:	e5cb2000 	strb	r2, [fp]
40007e04:	e1a00004 	mov	r0, r4
40007e08:	e1a01005 	mov	r1, r5
40007e0c:	e3a0200a 	mov	r2, #10
40007e10:	e3a03000 	mov	r3, #0
40007e14:	eb0019a9 	bl	4000e4c0 <__aeabi_uldivmod>
40007e18:	e1a04000 	mov	r4, r0
40007e1c:	e1a05001 	mov	r5, r1
40007e20:	e194c005 	orrs	ip, r4, r5
40007e24:	e1a0600b 	mov	r6, fp
40007e28:	e24bb001 	sub	fp, fp, #1
40007e2c:	1affffed 	bne	40007de8 <_svfprintf_r+0x15ec>
40007e30:	eafffb68 	b	40006bd8 <_svfprintf_r+0x3dc>
40007e34:	e3a0a02d 	mov	sl, #45	; 0x2d
40007e38:	e2744000 	rsbs	r4, r4, #0
40007e3c:	e2e55000 	rsc	r5, r5, #0
40007e40:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40007e44:	e3a03001 	mov	r3, #1
40007e48:	eafffb43 	b	40006b5c <_svfprintf_r+0x360>
40007e4c:	eb000e30 	bl	4000b714 <__fpclassifyd>
40007e50:	e3500000 	cmp	r0, #0
40007e54:	1a00008a 	bne	40008084 <_svfprintf_r+0x1888>
40007e58:	e59dc020 	ldr	ip, [sp, #32]
40007e5c:	e51f3668 	ldr	r3, [pc, #-1640]	; 400077fc <_svfprintf_r+0x1000>
40007e60:	e3a05003 	mov	r5, #3
40007e64:	e3ccc080 	bic	ip, ip, #128	; 0x80
40007e68:	e3580047 	cmp	r8, #71	; 0x47
40007e6c:	e51f6674 	ldr	r6, [pc, #-1652]	; 40007800 <_svfprintf_r+0x1004>
40007e70:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007e74:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007e78:	e58dc020 	str	ip, [sp, #32]
40007e7c:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007e80:	d1a06003 	movle	r6, r3
40007e84:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007e88:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007e8c:	eafffb5b 	b	40006c00 <_svfprintf_r+0x404>
40007e90:	e593c000 	ldr	ip, [r3]
40007e94:	e5934004 	ldr	r4, [r3, #4]
40007e98:	e2833008 	add	r3, r3, #8
40007e9c:	e58dc058 	str	ip, [sp, #88]	; 0x58
40007ea0:	e58d405c 	str	r4, [sp, #92]	; 0x5c
40007ea4:	e58d3048 	str	r3, [sp, #72]	; 0x48
40007ea8:	eafffc0d 	b	40006ee4 <_svfprintf_r+0x6e8>
40007eac:	e59dc020 	ldr	ip, [sp, #32]
40007eb0:	e31c0010 	tst	ip, #16
40007eb4:	0a0000aa 	beq	40008164 <_svfprintf_r+0x1968>
40007eb8:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007ebc:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007ec0:	e5943000 	ldr	r3, [r4]
40007ec4:	e2844004 	add	r4, r4, #4
40007ec8:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007ecc:	e5835000 	str	r5, [r3]
40007ed0:	eafffa6a 	b	40006880 <_svfprintf_r+0x84>
40007ed4:	e59dc020 	ldr	ip, [sp, #32]
40007ed8:	e21c3040 	ands	r3, ip, #64	; 0x40
40007edc:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
40007ee0:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
40007ee4:	11d540b0 	ldrhne	r4, [r5]
40007ee8:	059c4000 	ldreq	r4, [ip]
40007eec:	12855004 	addne	r5, r5, #4
40007ef0:	028cc004 	addeq	ip, ip, #4
40007ef4:	158d5048 	strne	r5, [sp, #72]	; 0x48
40007ef8:	11a03002 	movne	r3, r2
40007efc:	058dc048 	streq	ip, [sp, #72]	; 0x48
40007f00:	e3a05000 	mov	r5, #0
40007f04:	eafffb12 	b	40006b54 <_svfprintf_r+0x358>
40007f08:	e59d4020 	ldr	r4, [sp, #32]
40007f0c:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007f10:	e3140040 	tst	r4, #64	; 0x40
40007f14:	11d540f0 	ldrshne	r4, [r5]
40007f18:	05954000 	ldreq	r4, [r5]
40007f1c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007f20:	e1a05fc4 	asr	r5, r4, #31
40007f24:	e28cc004 	add	ip, ip, #4
40007f28:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007f2c:	e1a02004 	mov	r2, r4
40007f30:	e1a03005 	mov	r3, r5
40007f34:	eafffbd6 	b	40006e94 <_svfprintf_r+0x698>
40007f38:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007f3c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007f40:	e28d2094 	add	r2, sp, #148	; 0x94
40007f44:	eb000eaa 	bl	4000b9f4 <__ssprint_r>
40007f48:	e3500000 	cmp	r0, #0
40007f4c:	1afffaeb 	bne	40006b00 <_svfprintf_r+0x304>
40007f50:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007f54:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007f58:	eafffda3 	b	400075ec <_svfprintf_r+0xdf0>
40007f5c:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40007f60:	e51fc764 	ldr	ip, [pc, #-1892]	; 40007804 <_svfprintf_r+0x1008>
40007f64:	e2822001 	add	r2, r2, #1
40007f68:	e2844001 	add	r4, r4, #1
40007f6c:	e3a01001 	mov	r1, #1
40007f70:	e3520007 	cmp	r2, #7
40007f74:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007f78:	e587c000 	str	ip, [r7]
40007f7c:	e58d2098 	str	r2, [sp, #152]	; 0x98
40007f80:	e5871004 	str	r1, [r7, #4]
40007f84:	ca0000d5 	bgt	400082e0 <_svfprintf_r+0x1ae4>
40007f88:	e2877008 	add	r7, r7, #8
40007f8c:	e1a08003 	mov	r8, r3
40007f90:	e3580000 	cmp	r8, #0
40007f94:	1a000005 	bne	40007fb0 <_svfprintf_r+0x17b4>
40007f98:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007f9c:	e3550000 	cmp	r5, #0
40007fa0:	1a000002 	bne	40007fb0 <_svfprintf_r+0x17b4>
40007fa4:	e59dc020 	ldr	ip, [sp, #32]
40007fa8:	e31c0001 	tst	ip, #1
40007fac:	0afffd35 	beq	40007488 <_svfprintf_r+0xc8c>
40007fb0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007fb4:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40007fb8:	e2833001 	add	r3, r3, #1
40007fbc:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40007fc0:	e0844005 	add	r4, r4, r5
40007fc4:	e3530007 	cmp	r3, #7
40007fc8:	e587c000 	str	ip, [r7]
40007fcc:	e5875004 	str	r5, [r7, #4]
40007fd0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007fd4:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007fd8:	d2877008 	addle	r7, r7, #8
40007fdc:	ca00014c 	bgt	40008514 <_svfprintf_r+0x1d18>
40007fe0:	e2688000 	rsb	r8, r8, #0
40007fe4:	e3580000 	cmp	r8, #0
40007fe8:	da0000d8 	ble	40008350 <_svfprintf_r+0x1b54>
40007fec:	e3580010 	cmp	r8, #16
40007ff0:	e51f57f0 	ldr	r5, [pc, #-2032]	; 40007808 <_svfprintf_r+0x100c>
40007ff4:	da0000c4 	ble	4000830c <_svfprintf_r+0x1b10>
40007ff8:	e1a02004 	mov	r2, r4
40007ffc:	e3a0a010 	mov	sl, #16
40008000:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40008004:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40008008:	ea000002 	b	40008018 <_svfprintf_r+0x181c>
4000800c:	e2488010 	sub	r8, r8, #16
40008010:	e3580010 	cmp	r8, #16
40008014:	da0000bb 	ble	40008308 <_svfprintf_r+0x1b0c>
40008018:	e2833001 	add	r3, r3, #1
4000801c:	e3530007 	cmp	r3, #7
40008020:	e2822010 	add	r2, r2, #16
40008024:	e8870600 	stm	r7, {r9, sl}
40008028:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000802c:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40008030:	d2877008 	addle	r7, r7, #8
40008034:	dafffff4 	ble	4000800c <_svfprintf_r+0x1810>
40008038:	e1a0000b 	mov	r0, fp
4000803c:	e1a01004 	mov	r1, r4
40008040:	e28d2094 	add	r2, sp, #148	; 0x94
40008044:	eb000e6a 	bl	4000b9f4 <__ssprint_r>
40008048:	e3500000 	cmp	r0, #0
4000804c:	1afffaab 	bne	40006b00 <_svfprintf_r+0x304>
40008050:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40008054:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40008058:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000805c:	eaffffea 	b	4000800c <_svfprintf_r+0x1810>
40008060:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008064:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008068:	e28d2094 	add	r2, sp, #148	; 0x94
4000806c:	eb000e60 	bl	4000b9f4 <__ssprint_r>
40008070:	e3500000 	cmp	r0, #0
40008074:	1afffaa1 	bne	40006b00 <_svfprintf_r+0x304>
40008078:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000807c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008080:	eafffd6c 	b	40007638 <_svfprintf_r+0xe3c>
40008084:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40008088:	e3740001 	cmn	r4, #1
4000808c:	03a0c006 	moveq	ip, #6
40008090:	e3c85020 	bic	r5, r8, #32
40008094:	058dc028 	streq	ip, [sp, #40]	; 0x28
40008098:	0a000005 	beq	400080b4 <_svfprintf_r+0x18b8>
4000809c:	e3550047 	cmp	r5, #71	; 0x47
400080a0:	1a000003 	bne	400080b4 <_svfprintf_r+0x18b8>
400080a4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
400080a8:	e3540000 	cmp	r4, #0
400080ac:	03a04001 	moveq	r4, #1
400080b0:	e58d4028 	str	r4, [sp, #40]	; 0x28
400080b4:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
400080b8:	e59d4020 	ldr	r4, [sp, #32]
400080bc:	e3530000 	cmp	r3, #0
400080c0:	e3844c01 	orr	r4, r4, #256	; 0x100
400080c4:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
400080c8:	b3a0b02d 	movlt	fp, #45	; 0x2d
400080cc:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
400080d0:	a3a0b000 	movge	fp, #0
400080d4:	e2553046 	subs	r3, r5, #70	; 0x46
400080d8:	e58d404c 	str	r4, [sp, #76]	; 0x4c
400080dc:	e2734000 	rsbs	r4, r3, #0
400080e0:	e0b44003 	adcs	r4, r4, r3
400080e4:	e3540000 	cmp	r4, #0
400080e8:	0a000032 	beq	400081b8 <_svfprintf_r+0x19bc>
400080ec:	e3a01003 	mov	r1, #3
400080f0:	e28d007c 	add	r0, sp, #124	; 0x7c
400080f4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400080f8:	e58d1000 	str	r1, [sp]
400080fc:	e58d0008 	str	r0, [sp, #8]
40008100:	e28d1080 	add	r1, sp, #128	; 0x80
40008104:	e28d008c 	add	r0, sp, #140	; 0x8c
40008108:	e58d0010 	str	r0, [sp, #16]
4000810c:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40008110:	e1a0300a 	mov	r3, sl
40008114:	e58dc004 	str	ip, [sp, #4]
40008118:	e58d100c 	str	r1, [sp, #12]
4000811c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008120:	eb0001f0 	bl	400088e8 <_dtoa_r>
40008124:	e3550047 	cmp	r5, #71	; 0x47
40008128:	e1a06000 	mov	r6, r0
4000812c:	1a000002 	bne	4000813c <_svfprintf_r+0x1940>
40008130:	e59dc020 	ldr	ip, [sp, #32]
40008134:	e31c0001 	tst	ip, #1
40008138:	0a0000b9 	beq	40008424 <_svfprintf_r+0x1c28>
4000813c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008140:	e3540000 	cmp	r4, #0
40008144:	e086400c 	add	r4, r6, ip
40008148:	0a00002c 	beq	40008200 <_svfprintf_r+0x1a04>
4000814c:	e5d63000 	ldrb	r3, [r6]
40008150:	e3530030 	cmp	r3, #48	; 0x30
40008154:	0a000138 	beq	4000863c <_svfprintf_r+0x1e40>
40008158:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000815c:	e0844003 	add	r4, r4, r3
40008160:	ea000026 	b	40008200 <_svfprintf_r+0x1a04>
40008164:	e59dc020 	ldr	ip, [sp, #32]
40008168:	e31c0040 	tst	ip, #64	; 0x40
4000816c:	0a000054 	beq	400082c4 <_svfprintf_r+0x1ac8>
40008170:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40008174:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40008178:	e5943000 	ldr	r3, [r4]
4000817c:	e2844004 	add	r4, r4, #4
40008180:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008184:	e1c350b0 	strh	r5, [r3]
40008188:	eafff9bc 	b	40006880 <_svfprintf_r+0x84>
4000818c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008190:	e3a01040 	mov	r1, #64	; 0x40
40008194:	eb0007c5 	bl	4000a0b0 <_malloc_r>
40008198:	e3500000 	cmp	r0, #0
4000819c:	e5840000 	str	r0, [r4]
400081a0:	e5840010 	str	r0, [r4, #16]
400081a4:	0a00014e 	beq	400086e4 <_svfprintf_r+0x1ee8>
400081a8:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
400081ac:	e3a03040 	mov	r3, #64	; 0x40
400081b0:	e58c3014 	str	r3, [ip, #20]
400081b4:	eafff9a2 	b	40006844 <_svfprintf_r+0x48>
400081b8:	e3550045 	cmp	r5, #69	; 0x45
400081bc:	1a0000e9 	bne	40008568 <_svfprintf_r+0x1d6c>
400081c0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400081c4:	e3a00002 	mov	r0, #2
400081c8:	e28c4001 	add	r4, ip, #1
400081cc:	e28d107c 	add	r1, sp, #124	; 0x7c
400081d0:	e88d0011 	stm	sp, {r0, r4}
400081d4:	e58d1008 	str	r1, [sp, #8]
400081d8:	e28d0080 	add	r0, sp, #128	; 0x80
400081dc:	e28d108c 	add	r1, sp, #140	; 0x8c
400081e0:	e58d000c 	str	r0, [sp, #12]
400081e4:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
400081e8:	e1a0300a 	mov	r3, sl
400081ec:	e58d1010 	str	r1, [sp, #16]
400081f0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400081f4:	eb0001bb 	bl	400088e8 <_dtoa_r>
400081f8:	e1a06000 	mov	r6, r0
400081fc:	e0804004 	add	r4, r0, r4
40008200:	e3a03000 	mov	r3, #0
40008204:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40008208:	e1a0100a 	mov	r1, sl
4000820c:	e3a02000 	mov	r2, #0
40008210:	eb001875 	bl	4000e3ec <__aeabi_dcmpeq>
40008214:	e3500000 	cmp	r0, #0
40008218:	11a03004 	movne	r3, r4
4000821c:	1a000009 	bne	40008248 <_svfprintf_r+0x1a4c>
40008220:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40008224:	e1540003 	cmp	r4, r3
40008228:	9a000006 	bls	40008248 <_svfprintf_r+0x1a4c>
4000822c:	e3a01030 	mov	r1, #48	; 0x30
40008230:	e2832001 	add	r2, r3, #1
40008234:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40008238:	e5c31000 	strb	r1, [r3]
4000823c:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40008240:	e1540003 	cmp	r4, r3
40008244:	8afffff9 	bhi	40008230 <_svfprintf_r+0x1a34>
40008248:	e0663003 	rsb	r3, r6, r3
4000824c:	e3550047 	cmp	r5, #71	; 0x47
40008250:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40008254:	0a000075 	beq	40008430 <_svfprintf_r+0x1c34>
40008258:	e3580065 	cmp	r8, #101	; 0x65
4000825c:	da000127 	ble	40008700 <_svfprintf_r+0x1f04>
40008260:	e3580066 	cmp	r8, #102	; 0x66
40008264:	0a0000c1 	beq	40008570 <_svfprintf_r+0x1d74>
40008268:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
4000826c:	e58d5050 	str	r5, [sp, #80]	; 0x50
40008270:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40008274:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008278:	e1540005 	cmp	r4, r5
4000827c:	ba0000af 	blt	40008540 <_svfprintf_r+0x1d44>
40008280:	e59dc020 	ldr	ip, [sp, #32]
40008284:	e31c0001 	tst	ip, #1
40008288:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
4000828c:	058d4034 	streq	r4, [sp, #52]	; 0x34
40008290:	12833001 	addne	r3, r3, #1
40008294:	158d3034 	strne	r3, [sp, #52]	; 0x34
40008298:	01c43fc4 	biceq	r3, r4, r4, asr #31
4000829c:	11c33fc3 	bicne	r3, r3, r3, asr #31
400082a0:	e3a08067 	mov	r8, #103	; 0x67
400082a4:	e35b0000 	cmp	fp, #0
400082a8:	1a000068 	bne	40008450 <_svfprintf_r+0x1c54>
400082ac:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
400082b0:	e58d302c 	str	r3, [sp, #44]	; 0x2c
400082b4:	e58dc020 	str	ip, [sp, #32]
400082b8:	e58db028 	str	fp, [sp, #40]	; 0x28
400082bc:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400082c0:	eafffa4e 	b	40006c00 <_svfprintf_r+0x404>
400082c4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400082c8:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
400082cc:	e59c3000 	ldr	r3, [ip]
400082d0:	e28cc004 	add	ip, ip, #4
400082d4:	e58dc048 	str	ip, [sp, #72]	; 0x48
400082d8:	e5834000 	str	r4, [r3]
400082dc:	eafff967 	b	40006880 <_svfprintf_r+0x84>
400082e0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400082e4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400082e8:	e28d2094 	add	r2, sp, #148	; 0x94
400082ec:	eb000dc0 	bl	4000b9f4 <__ssprint_r>
400082f0:	e3500000 	cmp	r0, #0
400082f4:	1afffa01 	bne	40006b00 <_svfprintf_r+0x304>
400082f8:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
400082fc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40008300:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008304:	eaffff21 	b	40007f90 <_svfprintf_r+0x1794>
40008308:	e1a04002 	mov	r4, r2
4000830c:	e2833001 	add	r3, r3, #1
40008310:	e3530007 	cmp	r3, #7
40008314:	e0844008 	add	r4, r4, r8
40008318:	e8870120 	stm	r7, {r5, r8}
4000831c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008320:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008324:	d2877008 	addle	r7, r7, #8
40008328:	da000008 	ble	40008350 <_svfprintf_r+0x1b54>
4000832c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008330:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008334:	e28d2094 	add	r2, sp, #148	; 0x94
40008338:	eb000dad 	bl	4000b9f4 <__ssprint_r>
4000833c:	e3500000 	cmp	r0, #0
40008340:	1afff9ee 	bne	40006b00 <_svfprintf_r+0x304>
40008344:	e28d3098 	add	r3, sp, #152	; 0x98
40008348:	e8930018 	ldm	r3, {r3, r4}
4000834c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40008350:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008354:	e2833001 	add	r3, r3, #1
40008358:	e0854004 	add	r4, r5, r4
4000835c:	e3530007 	cmp	r3, #7
40008360:	e58d3098 	str	r3, [sp, #152]	; 0x98
40008364:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40008368:	e5876000 	str	r6, [r7]
4000836c:	e5875004 	str	r5, [r7, #4]
40008370:	dafffc43 	ble	40007484 <_svfprintf_r+0xc88>
40008374:	eafffd5b 	b	400078e8 <_svfprintf_r+0x10ec>
40008378:	e58d5028 	str	r5, [sp, #40]	; 0x28
4000837c:	ebfff86a 	bl	4000652c <strlen>
40008380:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008384:	e1c05fc0 	bic	r5, r0, r0, asr #31
40008388:	e58d0034 	str	r0, [sp, #52]	; 0x34
4000838c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008390:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40008394:	e58dc050 	str	ip, [sp, #80]	; 0x50
40008398:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
4000839c:	eafffa17 	b	40006c00 <_svfprintf_r+0x404>
400083a0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400083a4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400083a8:	e28d2094 	add	r2, sp, #148	; 0x94
400083ac:	eb000d90 	bl	4000b9f4 <__ssprint_r>
400083b0:	e3500000 	cmp	r0, #0
400083b4:	1afff9d1 	bne	40006b00 <_svfprintf_r+0x304>
400083b8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400083bc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400083c0:	eafffd81 	b	400079cc <_svfprintf_r+0x11d0>
400083c4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400083c8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400083cc:	e28d2094 	add	r2, sp, #148	; 0x94
400083d0:	eb000d87 	bl	4000b9f4 <__ssprint_r>
400083d4:	e3500000 	cmp	r0, #0
400083d8:	1afff9c8 	bne	40006b00 <_svfprintf_r+0x304>
400083dc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400083e0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400083e4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400083e8:	e063300c 	rsb	r3, r3, ip
400083ec:	e28d70c8 	add	r7, sp, #200	; 0xc8
400083f0:	eafffe25 	b	40007c8c <_svfprintf_r+0x1490>
400083f4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400083f8:	e3550006 	cmp	r5, #6
400083fc:	23a05006 	movcs	r5, #6
40008400:	e1c5cfc5 	bic	ip, r5, r5, asr #31
40008404:	e1a0a006 	mov	sl, r6
40008408:	e58d6028 	str	r6, [sp, #40]	; 0x28
4000840c:	e58d6050 	str	r6, [sp, #80]	; 0x50
40008410:	e58d5034 	str	r5, [sp, #52]	; 0x34
40008414:	e58d4048 	str	r4, [sp, #72]	; 0x48
40008418:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
4000841c:	e51f6c18 	ldr	r6, [pc, #-3096]	; 4000780c <_svfprintf_r+0x1010>
40008420:	eafff9f6 	b	40006c00 <_svfprintf_r+0x404>
40008424:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40008428:	e0603003 	rsb	r3, r0, r3
4000842c:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40008430:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008434:	e3730003 	cmn	r3, #3
40008438:	ba000016 	blt	40008498 <_svfprintf_r+0x1c9c>
4000843c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40008440:	e1540003 	cmp	r4, r3
40008444:	ba000013 	blt	40008498 <_svfprintf_r+0x1c9c>
40008448:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000844c:	eaffff87 	b	40008270 <_svfprintf_r+0x1a74>
40008450:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40008454:	e3a0a02d 	mov	sl, #45	; 0x2d
40008458:	e3a05000 	mov	r5, #0
4000845c:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40008460:	e58d4020 	str	r4, [sp, #32]
40008464:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40008468:	e58d5028 	str	r5, [sp, #40]	; 0x28
4000846c:	eafff9e5 	b	40006c08 <_svfprintf_r+0x40c>
40008470:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40008474:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008478:	e1c55fc5 	bic	r5, r5, r5, asr #31
4000847c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40008480:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008484:	e58d0028 	str	r0, [sp, #40]	; 0x28
40008488:	e58d4048 	str	r4, [sp, #72]	; 0x48
4000848c:	e58d0050 	str	r0, [sp, #80]	; 0x50
40008490:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40008494:	eafff9d9 	b	40006c00 <_svfprintf_r+0x404>
40008498:	e2488002 	sub	r8, r8, #2
4000849c:	e2431001 	sub	r1, r3, #1
400084a0:	e3510000 	cmp	r1, #0
400084a4:	e58d107c 	str	r1, [sp, #124]	; 0x7c
400084a8:	b2611000 	rsblt	r1, r1, #0
400084ac:	b3a0302d 	movlt	r3, #45	; 0x2d
400084b0:	a3a0302b 	movge	r3, #43	; 0x2b
400084b4:	e3510009 	cmp	r1, #9
400084b8:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
400084bc:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
400084c0:	ca000037 	bgt	400085a4 <_svfprintf_r+0x1da8>
400084c4:	e2811030 	add	r1, r1, #48	; 0x30
400084c8:	e3a03030 	mov	r3, #48	; 0x30
400084cc:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
400084d0:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
400084d4:	e28d3088 	add	r3, sp, #136	; 0x88
400084d8:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
400084dc:	e28d2084 	add	r2, sp, #132	; 0x84
400084e0:	e0622003 	rsb	r2, r2, r3
400084e4:	e0845002 	add	r5, r4, r2
400084e8:	e3540001 	cmp	r4, #1
400084ec:	e58d2064 	str	r2, [sp, #100]	; 0x64
400084f0:	e58d5034 	str	r5, [sp, #52]	; 0x34
400084f4:	da00005b 	ble	40008668 <_svfprintf_r+0x1e6c>
400084f8:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
400084fc:	e3a04000 	mov	r4, #0
40008500:	e2833001 	add	r3, r3, #1
40008504:	e58d3034 	str	r3, [sp, #52]	; 0x34
40008508:	e58d4050 	str	r4, [sp, #80]	; 0x50
4000850c:	e1c33fc3 	bic	r3, r3, r3, asr #31
40008510:	eaffff63 	b	400082a4 <_svfprintf_r+0x1aa8>
40008514:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40008518:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000851c:	e28d2094 	add	r2, sp, #148	; 0x94
40008520:	eb000d33 	bl	4000b9f4 <__ssprint_r>
40008524:	e3500000 	cmp	r0, #0
40008528:	1afff974 	bne	40006b00 <_svfprintf_r+0x304>
4000852c:	e28d3098 	add	r3, sp, #152	; 0x98
40008530:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40008534:	e8930018 	ldm	r3, {r3, r4}
40008538:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000853c:	eafffea7 	b	40007fe0 <_svfprintf_r+0x17e4>
40008540:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40008544:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40008548:	e3540000 	cmp	r4, #0
4000854c:	d2643002 	rsble	r3, r4, #2
40008550:	c3a03001 	movgt	r3, #1
40008554:	e0833005 	add	r3, r3, r5
40008558:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000855c:	e3a08067 	mov	r8, #103	; 0x67
40008560:	e1c33fc3 	bic	r3, r3, r3, asr #31
40008564:	eaffff4e 	b	400082a4 <_svfprintf_r+0x1aa8>
40008568:	e3a01002 	mov	r1, #2
4000856c:	eafffedf 	b	400080f0 <_svfprintf_r+0x18f4>
40008570:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40008574:	e35c0000 	cmp	ip, #0
40008578:	e58dc050 	str	ip, [sp, #80]	; 0x50
4000857c:	da00003f 	ble	40008680 <_svfprintf_r+0x1e84>
40008580:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40008584:	e3540000 	cmp	r4, #0
40008588:	1a000024 	bne	40008620 <_svfprintf_r+0x1e24>
4000858c:	e59d5020 	ldr	r5, [sp, #32]
40008590:	e3150001 	tst	r5, #1
40008594:	1a000021 	bne	40008620 <_svfprintf_r+0x1e24>
40008598:	e1cc3fcc 	bic	r3, ip, ip, asr #31
4000859c:	e58dc034 	str	ip, [sp, #52]	; 0x34
400085a0:	eaffff3f 	b	400082a4 <_svfprintf_r+0x1aa8>
400085a4:	e28d2092 	add	r2, sp, #146	; 0x92
400085a8:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40007810 <_svfprintf_r+0x1014>
400085ac:	e0c05091 	smull	r5, r0, r1, r0
400085b0:	e1a03fc1 	asr	r3, r1, #31
400085b4:	e0633140 	rsb	r3, r3, r0, asr #2
400085b8:	e0830103 	add	r0, r3, r3, lsl #2
400085bc:	e0410080 	sub	r0, r1, r0, lsl #1
400085c0:	e1a01003 	mov	r1, r3
400085c4:	e3510009 	cmp	r1, #9
400085c8:	e1a03002 	mov	r3, r2
400085cc:	e2802030 	add	r2, r0, #48	; 0x30
400085d0:	e5c32000 	strb	r2, [r3]
400085d4:	e2432001 	sub	r2, r3, #1
400085d8:	cafffff2 	bgt	400085a8 <_svfprintf_r+0x1dac>
400085dc:	e2811030 	add	r1, r1, #48	; 0x30
400085e0:	e28dc093 	add	ip, sp, #147	; 0x93
400085e4:	e20110ff 	and	r1, r1, #255	; 0xff
400085e8:	e15c0002 	cmp	ip, r2
400085ec:	e5431001 	strb	r1, [r3, #-1]
400085f0:	9a000040 	bls	400086f8 <_svfprintf_r+0x1efc>
400085f4:	e28d0085 	add	r0, sp, #133	; 0x85
400085f8:	e1a02003 	mov	r2, r3
400085fc:	ea000000 	b	40008604 <_svfprintf_r+0x1e08>
40008600:	e4d21001 	ldrb	r1, [r2], #1
40008604:	e152000c 	cmp	r2, ip
40008608:	e5e01001 	strb	r1, [r0, #1]!
4000860c:	1afffffb 	bne	40008600 <_svfprintf_r+0x1e04>
40008610:	e28dcf42 	add	ip, sp, #264	; 0x108
40008614:	e063308c 	rsb	r3, r3, ip, lsl #1
40008618:	e24330f6 	sub	r3, r3, #246	; 0xf6
4000861c:	eaffffad 	b	400084d8 <_svfprintf_r+0x1cdc>
40008620:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008624:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40008628:	e28c3001 	add	r3, ip, #1
4000862c:	e0843003 	add	r3, r4, r3
40008630:	e58d3034 	str	r3, [sp, #52]	; 0x34
40008634:	e1c33fc3 	bic	r3, r3, r3, asr #31
40008638:	eaffff19 	b	400082a4 <_svfprintf_r+0x1aa8>
4000863c:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40008640:	e1a0100a 	mov	r1, sl
40008644:	e3a02000 	mov	r2, #0
40008648:	e3a03000 	mov	r3, #0
4000864c:	eb001766 	bl	4000e3ec <__aeabi_dcmpeq>
40008650:	e3500000 	cmp	r0, #0
40008654:	1afffebf 	bne	40008158 <_svfprintf_r+0x195c>
40008658:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000865c:	e26c3001 	rsb	r3, ip, #1
40008660:	e58d307c 	str	r3, [sp, #124]	; 0x7c
40008664:	eafffebc 	b	4000815c <_svfprintf_r+0x1960>
40008668:	e59dc020 	ldr	ip, [sp, #32]
4000866c:	e21c3001 	ands	r3, ip, #1
40008670:	1affffa0 	bne	400084f8 <_svfprintf_r+0x1cfc>
40008674:	e58d3050 	str	r3, [sp, #80]	; 0x50
40008678:	e1c53fc5 	bic	r3, r5, r5, asr #31
4000867c:	eaffff08 	b	400082a4 <_svfprintf_r+0x1aa8>
40008680:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40008684:	e3550000 	cmp	r5, #0
40008688:	1a000004 	bne	400086a0 <_svfprintf_r+0x1ea4>
4000868c:	e59dc020 	ldr	ip, [sp, #32]
40008690:	e31c0001 	tst	ip, #1
40008694:	03a03001 	moveq	r3, #1
40008698:	058d3034 	streq	r3, [sp, #52]	; 0x34
4000869c:	0affff00 	beq	400082a4 <_svfprintf_r+0x1aa8>
400086a0:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
400086a4:	e2833002 	add	r3, r3, #2
400086a8:	e58d3034 	str	r3, [sp, #52]	; 0x34
400086ac:	e1c33fc3 	bic	r3, r3, r3, asr #31
400086b0:	eafffefb 	b	400082a4 <_svfprintf_r+0x1aa8>
400086b4:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400086b8:	e5955000 	ldr	r5, [r5]
400086bc:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400086c0:	e3550000 	cmp	r5, #0
400086c4:	e28c1004 	add	r1, ip, #4
400086c8:	b3e04000 	mvnlt	r4, #0
400086cc:	e58d5028 	str	r5, [sp, #40]	; 0x28
400086d0:	e5d38001 	ldrb	r8, [r3, #1]
400086d4:	e58d1048 	str	r1, [sp, #72]	; 0x48
400086d8:	e1a03000 	mov	r3, r0
400086dc:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
400086e0:	eafff891 	b	4000692c <_svfprintf_r+0x130>
400086e4:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
400086e8:	e3a0300c 	mov	r3, #12
400086ec:	e5853000 	str	r3, [r5]
400086f0:	e3e00000 	mvn	r0, #0
400086f4:	eafff906 	b	40006b14 <_svfprintf_r+0x318>
400086f8:	e28d3086 	add	r3, sp, #134	; 0x86
400086fc:	eaffff75 	b	400084d8 <_svfprintf_r+0x1cdc>
40008700:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008704:	eaffff64 	b	4000849c <_svfprintf_r+0x1ca0>

40008708 <quorem>:
40008708:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000870c:	e5903010 	ldr	r3, [r0, #16]
40008710:	e5915010 	ldr	r5, [r1, #16]
40008714:	e1550003 	cmp	r5, r3
40008718:	e1a09000 	mov	r9, r0
4000871c:	e24dd00c 	sub	sp, sp, #12
40008720:	e1a0a001 	mov	sl, r1
40008724:	c3a00000 	movgt	r0, #0
40008728:	ca00006b 	bgt	400088dc <quorem+0x1d4>
4000872c:	e2455001 	sub	r5, r5, #1
40008730:	e2814014 	add	r4, r1, #20
40008734:	e7941105 	ldr	r1, [r4, r5, lsl #2]
40008738:	e2898014 	add	r8, r9, #20
4000873c:	e2811001 	add	r1, r1, #1
40008740:	e7980105 	ldr	r0, [r8, r5, lsl #2]
40008744:	eb001481 	bl	4000d950 <__aeabi_uidiv>
40008748:	e1a02105 	lsl	r2, r5, #2
4000874c:	e0883002 	add	r3, r8, r2
40008750:	e2507000 	subs	r7, r0, #0
40008754:	e58d2000 	str	r2, [sp]
40008758:	e0846002 	add	r6, r4, r2
4000875c:	e58d3004 	str	r3, [sp, #4]
40008760:	0a000030 	beq	40008828 <quorem+0x120>
40008764:	e3a0c000 	mov	ip, #0
40008768:	e1a0000c 	mov	r0, ip
4000876c:	e1a02004 	mov	r2, r4
40008770:	e1a03008 	mov	r3, r8
40008774:	e492e004 	ldr	lr, [r2], #4
40008778:	e1a0b80e 	lsl	fp, lr, #16
4000877c:	e1a0182e 	lsr	r1, lr, #16
40008780:	e1a0b82b 	lsr	fp, fp, #16
40008784:	e02bcb97 	mla	fp, r7, fp, ip
40008788:	e0010197 	mul	r1, r7, r1
4000878c:	e593e000 	ldr	lr, [r3]
40008790:	e081182b 	add	r1, r1, fp, lsr #16
40008794:	e1a0b80b 	lsl	fp, fp, #16
40008798:	e040082b 	sub	r0, r0, fp, lsr #16
4000879c:	e1a0c80e 	lsl	ip, lr, #16
400087a0:	e1a0b801 	lsl	fp, r1, #16
400087a4:	e080c82c 	add	ip, r0, ip, lsr #16
400087a8:	e1a0082b 	lsr	r0, fp, #16
400087ac:	e060082e 	rsb	r0, r0, lr, lsr #16
400087b0:	e1a0b80c 	lsl	fp, ip, #16
400087b4:	e080084c 	add	r0, r0, ip, asr #16
400087b8:	e1a0c82b 	lsr	ip, fp, #16
400087bc:	e18cc800 	orr	ip, ip, r0, lsl #16
400087c0:	e1560002 	cmp	r6, r2
400087c4:	e483c004 	str	ip, [r3], #4
400087c8:	e1a00840 	asr	r0, r0, #16
400087cc:	e1a0c821 	lsr	ip, r1, #16
400087d0:	2affffe7 	bcs	40008774 <quorem+0x6c>
400087d4:	e59d2000 	ldr	r2, [sp]
400087d8:	e7983002 	ldr	r3, [r8, r2]
400087dc:	e3530000 	cmp	r3, #0
400087e0:	1a000010 	bne	40008828 <quorem+0x120>
400087e4:	e59d2004 	ldr	r2, [sp, #4]
400087e8:	e2423004 	sub	r3, r2, #4
400087ec:	e1580003 	cmp	r8, r3
400087f0:	2a00000b 	bcs	40008824 <quorem+0x11c>
400087f4:	e5123004 	ldr	r3, [r2, #-4]
400087f8:	e3530000 	cmp	r3, #0
400087fc:	1a000008 	bne	40008824 <quorem+0x11c>
40008800:	e2423008 	sub	r3, r2, #8
40008804:	ea000003 	b	40008818 <quorem+0x110>
40008808:	e5932000 	ldr	r2, [r3]
4000880c:	e3520000 	cmp	r2, #0
40008810:	e2433004 	sub	r3, r3, #4
40008814:	1a000002 	bne	40008824 <quorem+0x11c>
40008818:	e1580003 	cmp	r8, r3
4000881c:	e2455001 	sub	r5, r5, #1
40008820:	3afffff8 	bcc	40008808 <quorem+0x100>
40008824:	e5895010 	str	r5, [r9, #16]
40008828:	e1a0100a 	mov	r1, sl
4000882c:	e1a00009 	mov	r0, r9
40008830:	eb000a4a 	bl	4000b160 <__mcmp>
40008834:	e3500000 	cmp	r0, #0
40008838:	ba000026 	blt	400088d8 <quorem+0x1d0>
4000883c:	e2877001 	add	r7, r7, #1
40008840:	e1a03008 	mov	r3, r8
40008844:	e3a02000 	mov	r2, #0
40008848:	e494c004 	ldr	ip, [r4], #4
4000884c:	e5930000 	ldr	r0, [r3]
40008850:	e1a0180c 	lsl	r1, ip, #16
40008854:	e0422821 	sub	r2, r2, r1, lsr #16
40008858:	e1a01800 	lsl	r1, r0, #16
4000885c:	e0821821 	add	r1, r2, r1, lsr #16
40008860:	e1a0c82c 	lsr	ip, ip, #16
40008864:	e06c2820 	rsb	r2, ip, r0, lsr #16
40008868:	e1a0a801 	lsl	sl, r1, #16
4000886c:	e0822841 	add	r2, r2, r1, asr #16
40008870:	e1a0182a 	lsr	r1, sl, #16
40008874:	e1811802 	orr	r1, r1, r2, lsl #16
40008878:	e1560004 	cmp	r6, r4
4000887c:	e4831004 	str	r1, [r3], #4
40008880:	e1a02842 	asr	r2, r2, #16
40008884:	2affffef 	bcs	40008848 <quorem+0x140>
40008888:	e7983105 	ldr	r3, [r8, r5, lsl #2]
4000888c:	e3530000 	cmp	r3, #0
40008890:	e0883105 	add	r3, r8, r5, lsl #2
40008894:	1a00000f 	bne	400088d8 <quorem+0x1d0>
40008898:	e2432004 	sub	r2, r3, #4
4000889c:	e1580002 	cmp	r8, r2
400088a0:	2a00000b 	bcs	400088d4 <quorem+0x1cc>
400088a4:	e5132004 	ldr	r2, [r3, #-4]
400088a8:	e3520000 	cmp	r2, #0
400088ac:	1a000008 	bne	400088d4 <quorem+0x1cc>
400088b0:	e2433008 	sub	r3, r3, #8
400088b4:	ea000003 	b	400088c8 <quorem+0x1c0>
400088b8:	e5932000 	ldr	r2, [r3]
400088bc:	e3520000 	cmp	r2, #0
400088c0:	e2433004 	sub	r3, r3, #4
400088c4:	1a000002 	bne	400088d4 <quorem+0x1cc>
400088c8:	e1580003 	cmp	r8, r3
400088cc:	e2455001 	sub	r5, r5, #1
400088d0:	3afffff8 	bcc	400088b8 <quorem+0x1b0>
400088d4:	e5895010 	str	r5, [r9, #16]
400088d8:	e1a00007 	mov	r0, r7
400088dc:	e28dd00c 	add	sp, sp, #12
400088e0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400088e4:	e12fff1e 	bx	lr

400088e8 <_dtoa_r>:
400088e8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400088ec:	e5901040 	ldr	r1, [r0, #64]	; 0x40
400088f0:	e24dd074 	sub	sp, sp, #116	; 0x74
400088f4:	e3510000 	cmp	r1, #0
400088f8:	e1a04000 	mov	r4, r0
400088fc:	e1a0a002 	mov	sl, r2
40008900:	e1a0b003 	mov	fp, r3
40008904:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40008908:	0a000007 	beq	4000892c <_dtoa_r+0x44>
4000890c:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40008910:	e3a02001 	mov	r2, #1
40008914:	e1a02312 	lsl	r2, r2, r3
40008918:	e5813004 	str	r3, [r1, #4]
4000891c:	e5812008 	str	r2, [r1, #8]
40008920:	eb000853 	bl	4000aa74 <_Bfree>
40008924:	e3a03000 	mov	r3, #0
40008928:	e5843040 	str	r3, [r4, #64]	; 0x40
4000892c:	e35b0000 	cmp	fp, #0
40008930:	b3a03001 	movlt	r3, #1
40008934:	a3a03000 	movge	r3, #0
40008938:	b5853000 	strlt	r3, [r5]
4000893c:	a5853000 	strge	r3, [r5]
40008940:	e59f3508 	ldr	r3, [pc, #1288]	; 40008e50 <_dtoa_r+0x568>
40008944:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
40008948:	a1a0900b 	movge	r9, fp
4000894c:	e1a02003 	mov	r2, r3
40008950:	e0093003 	and	r3, r9, r3
40008954:	b1a0b009 	movlt	fp, r9
40008958:	e1530002 	cmp	r3, r2
4000895c:	0a000013 	beq	400089b0 <_dtoa_r+0xc8>
40008960:	e1a0000a 	mov	r0, sl
40008964:	e1a0100b 	mov	r1, fp
40008968:	e3a02000 	mov	r2, #0
4000896c:	e3a03000 	mov	r3, #0
40008970:	eb00169d 	bl	4000e3ec <__aeabi_dcmpeq>
40008974:	e2508000 	subs	r8, r0, #0
40008978:	0a00001e 	beq	400089f8 <_dtoa_r+0x110>
4000897c:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008980:	e35c0000 	cmp	ip, #0
40008984:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008988:	e3a03001 	mov	r3, #1
4000898c:	e58c3000 	str	r3, [ip]
40008990:	0a00009c 	beq	40008c08 <_dtoa_r+0x320>
40008994:	e59f04b8 	ldr	r0, [pc, #1208]	; 40008e54 <_dtoa_r+0x56c>
40008998:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000899c:	e58c0000 	str	r0, [ip]
400089a0:	e2400001 	sub	r0, r0, #1
400089a4:	e28dd074 	add	sp, sp, #116	; 0x74
400089a8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400089ac:	e12fff1e 	bx	lr
400089b0:	e59f34a0 	ldr	r3, [pc, #1184]	; 40008e58 <_dtoa_r+0x570>
400089b4:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
400089b8:	e35a0000 	cmp	sl, #0
400089bc:	e58c3000 	str	r3, [ip]
400089c0:	0a00007e 	beq	40008bc0 <_dtoa_r+0x2d8>
400089c4:	e59f0490 	ldr	r0, [pc, #1168]	; 40008e5c <_dtoa_r+0x574>
400089c8:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400089cc:	e35c0000 	cmp	ip, #0
400089d0:	0afffff3 	beq	400089a4 <_dtoa_r+0xbc>
400089d4:	e5d03003 	ldrb	r3, [r0, #3]
400089d8:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400089dc:	e3530000 	cmp	r3, #0
400089e0:	12803008 	addne	r3, r0, #8
400089e4:	02803003 	addeq	r3, r0, #3
400089e8:	e58c3000 	str	r3, [ip]
400089ec:	e28dd074 	add	sp, sp, #116	; 0x74
400089f0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
400089f4:	e12fff1e 	bx	lr
400089f8:	e28d206c 	add	r2, sp, #108	; 0x6c
400089fc:	e28d3068 	add	r3, sp, #104	; 0x68
40008a00:	e88d000c 	stm	sp, {r2, r3}
40008a04:	e1a00004 	mov	r0, r4
40008a08:	e1a0200a 	mov	r2, sl
40008a0c:	e1a0300b 	mov	r3, fp
40008a10:	eb000a89 	bl	4000b43c <__d2b>
40008a14:	e1b05a29 	lsrs	r5, r9, #20
40008a18:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008a1c:	1a00006f 	bne	40008be0 <_dtoa_r+0x2f8>
40008a20:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
40008a24:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
40008a28:	e3e03e41 	mvn	r3, #1040	; 0x410
40008a2c:	e0885005 	add	r5, r8, r5
40008a30:	e1550003 	cmp	r5, r3
40008a34:	a2850e41 	addge	r0, r5, #1040	; 0x410
40008a38:	a2800002 	addge	r0, r0, #2
40008a3c:	a1a0003a 	lsrge	r0, sl, r0
40008a40:	b59f0418 	ldrlt	r0, [pc, #1048]	; 40008e60 <_dtoa_r+0x578>
40008a44:	a283301f 	addge	r3, r3, #31
40008a48:	a0653003 	rsbge	r3, r5, r3
40008a4c:	b0650000 	rsblt	r0, r5, r0
40008a50:	a1800319 	orrge	r0, r0, r9, lsl r3
40008a54:	b1a0001a 	lsllt	r0, sl, r0
40008a58:	eb0014c9 	bl	4000dd84 <__aeabi_ui2d>
40008a5c:	e3a0c001 	mov	ip, #1
40008a60:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
40008a64:	e2455001 	sub	r5, r5, #1
40008a68:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
40008a6c:	e3a02000 	mov	r2, #0
40008a70:	e59f33ec 	ldr	r3, [pc, #1004]	; 40008e64 <_dtoa_r+0x57c>
40008a74:	eb0013fd 	bl	4000da70 <__aeabi_dsub>
40008a78:	e28f3fee 	add	r3, pc, #952	; 0x3b8
40008a7c:	e893000c 	ldm	r3, {r2, r3}
40008a80:	eb0014ff 	bl	4000de84 <__aeabi_dmul>
40008a84:	e28f3fed 	add	r3, pc, #948	; 0x3b4
40008a88:	e893000c 	ldm	r3, {r2, r3}
40008a8c:	eb0013f8 	bl	4000da74 <__adddf3>
40008a90:	e1a06000 	mov	r6, r0
40008a94:	e1a00005 	mov	r0, r5
40008a98:	e1a07001 	mov	r7, r1
40008a9c:	eb0014c1 	bl	4000dda8 <__aeabi_i2d>
40008aa0:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
40008aa4:	e893000c 	ldm	r3, {r2, r3}
40008aa8:	eb0014f5 	bl	4000de84 <__aeabi_dmul>
40008aac:	e1a02000 	mov	r2, r0
40008ab0:	e1a03001 	mov	r3, r1
40008ab4:	e1a00006 	mov	r0, r6
40008ab8:	e1a01007 	mov	r1, r7
40008abc:	eb0013ec 	bl	4000da74 <__adddf3>
40008ac0:	e1a06000 	mov	r6, r0
40008ac4:	e1a07001 	mov	r7, r1
40008ac8:	eb001665 	bl	4000e464 <__aeabi_d2iz>
40008acc:	e1a01007 	mov	r1, r7
40008ad0:	e58d0018 	str	r0, [sp, #24]
40008ad4:	e3a02000 	mov	r2, #0
40008ad8:	e1a00006 	mov	r0, r6
40008adc:	e3a03000 	mov	r3, #0
40008ae0:	eb001647 	bl	4000e404 <__aeabi_dcmplt>
40008ae4:	e3500000 	cmp	r0, #0
40008ae8:	1a00019a 	bne	40009158 <_dtoa_r+0x870>
40008aec:	e59dc018 	ldr	ip, [sp, #24]
40008af0:	e35c0016 	cmp	ip, #22
40008af4:	83a0c001 	movhi	ip, #1
40008af8:	858dc044 	strhi	ip, [sp, #68]	; 0x44
40008afc:	8a00000c 	bhi	40008b34 <_dtoa_r+0x24c>
40008b00:	e59f3370 	ldr	r3, [pc, #880]	; 40008e78 <_dtoa_r+0x590>
40008b04:	e083318c 	add	r3, r3, ip, lsl #3
40008b08:	e8930003 	ldm	r3, {r0, r1}
40008b0c:	e1a0200a 	mov	r2, sl
40008b10:	e1a0300b 	mov	r3, fp
40008b14:	eb00164c 	bl	4000e44c <__aeabi_dcmpgt>
40008b18:	e3500000 	cmp	r0, #0
40008b1c:	159dc018 	ldrne	ip, [sp, #24]
40008b20:	124cc001 	subne	ip, ip, #1
40008b24:	158dc018 	strne	ip, [sp, #24]
40008b28:	13a0c000 	movne	ip, #0
40008b2c:	158dc044 	strne	ip, [sp, #68]	; 0x44
40008b30:	058d0044 	streq	r0, [sp, #68]	; 0x44
40008b34:	e0655008 	rsb	r5, r5, r8
40008b38:	e2555001 	subs	r5, r5, #1
40008b3c:	4265c000 	rsbmi	ip, r5, #0
40008b40:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
40008b44:	53a0c000 	movpl	ip, #0
40008b48:	43a0c000 	movmi	ip, #0
40008b4c:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
40008b50:	e58d5024 	str	r5, [sp, #36]	; 0x24
40008b54:	458dc024 	strmi	ip, [sp, #36]	; 0x24
40008b58:	e59dc018 	ldr	ip, [sp, #24]
40008b5c:	e35c0000 	cmp	ip, #0
40008b60:	ba000186 	blt	40009180 <_dtoa_r+0x898>
40008b64:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
40008b68:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008b6c:	e081100c 	add	r1, r1, ip
40008b70:	e3a0c000 	mov	ip, #0
40008b74:	e58d1024 	str	r1, [sp, #36]	; 0x24
40008b78:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008b7c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008b80:	e35c0009 	cmp	ip, #9
40008b84:	8a000021 	bhi	40008c10 <_dtoa_r+0x328>
40008b88:	e35c0005 	cmp	ip, #5
40008b8c:	c24cc004 	subgt	ip, ip, #4
40008b90:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
40008b94:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008b98:	e24c3002 	sub	r3, ip, #2
40008b9c:	c3a05000 	movgt	r5, #0
40008ba0:	d3a05001 	movle	r5, #1
40008ba4:	e3530003 	cmp	r3, #3
40008ba8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
40008bac:	ea000019 	b	40008c18 <_dtoa_r+0x330>
40008bb0:	40009228 	andmi	r9, r0, r8, lsr #4
40008bb4:	40009580 	andmi	r9, r0, r0, lsl #11
40008bb8:	400095bc 			; <UNDEFINED> instruction: 0x400095bc
40008bbc:	40009c14 	andmi	r9, r0, r4, lsl ip
40008bc0:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
40008bc4:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
40008bc8:	e59f2298 	ldr	r2, [pc, #664]	; 40008e68 <_dtoa_r+0x580>
40008bcc:	e59f3288 	ldr	r3, [pc, #648]	; 40008e5c <_dtoa_r+0x574>
40008bd0:	e3500000 	cmp	r0, #0
40008bd4:	01a00002 	moveq	r0, r2
40008bd8:	11a00003 	movne	r0, r3
40008bdc:	eaffff79 	b	400089c8 <_dtoa_r+0xe0>
40008be0:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
40008be4:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
40008be8:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
40008bec:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
40008bf0:	e58d805c 	str	r8, [sp, #92]	; 0x5c
40008bf4:	e1a0000a 	mov	r0, sl
40008bf8:	e2455003 	sub	r5, r5, #3
40008bfc:	e3831603 	orr	r1, r3, #3145728	; 0x300000
40008c00:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
40008c04:	eaffff98 	b	40008a6c <_dtoa_r+0x184>
40008c08:	e59f025c 	ldr	r0, [pc, #604]	; 40008e6c <_dtoa_r+0x584>
40008c0c:	eaffff64 	b	400089a4 <_dtoa_r+0xbc>
40008c10:	e3a0c000 	mov	ip, #0
40008c14:	e58dc098 	str	ip, [sp, #152]	; 0x98
40008c18:	e3a05000 	mov	r5, #0
40008c1c:	e5845044 	str	r5, [r4, #68]	; 0x44
40008c20:	e1a01005 	mov	r1, r5
40008c24:	e1a00004 	mov	r0, r4
40008c28:	eb00076e 	bl	4000a9e8 <_Balloc>
40008c2c:	e3e0c000 	mvn	ip, #0
40008c30:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40008c34:	e58dc028 	str	ip, [sp, #40]	; 0x28
40008c38:	e3a0c001 	mov	ip, #1
40008c3c:	e58d0020 	str	r0, [sp, #32]
40008c40:	e58d509c 	str	r5, [sp, #156]	; 0x9c
40008c44:	e5840040 	str	r0, [r4, #64]	; 0x40
40008c48:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008c4c:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
40008c50:	e3530000 	cmp	r3, #0
40008c54:	ba00009b 	blt	40008ec8 <_dtoa_r+0x5e0>
40008c58:	e59dc018 	ldr	ip, [sp, #24]
40008c5c:	e35c000e 	cmp	ip, #14
40008c60:	ca000098 	bgt	40008ec8 <_dtoa_r+0x5e0>
40008c64:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008c68:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008c6c:	e1a02fa1 	lsr	r2, r1, #31
40008c70:	e35c0000 	cmp	ip, #0
40008c74:	c3a02000 	movgt	r2, #0
40008c78:	d2022001 	andle	r2, r2, #1
40008c7c:	e59f31f4 	ldr	r3, [pc, #500]	; 40008e78 <_dtoa_r+0x590>
40008c80:	e59dc018 	ldr	ip, [sp, #24]
40008c84:	e083318c 	add	r3, r3, ip, lsl #3
40008c88:	e3520000 	cmp	r2, #0
40008c8c:	e8930006 	ldm	r3, {r1, r2}
40008c90:	e58d1010 	str	r1, [sp, #16]
40008c94:	e58d2014 	str	r2, [sp, #20]
40008c98:	1a000341 	bne	400099a4 <_dtoa_r+0x10bc>
40008c9c:	e28d3010 	add	r3, sp, #16
40008ca0:	e893000c 	ldm	r3, {r2, r3}
40008ca4:	e1a0000a 	mov	r0, sl
40008ca8:	e1a0100b 	mov	r1, fp
40008cac:	eb001518 	bl	4000e114 <__aeabi_ddiv>
40008cb0:	eb0015eb 	bl	4000e464 <__aeabi_d2iz>
40008cb4:	e1a08000 	mov	r8, r0
40008cb8:	eb00143a 	bl	4000dda8 <__aeabi_i2d>
40008cbc:	e28d3010 	add	r3, sp, #16
40008cc0:	e893000c 	ldm	r3, {r2, r3}
40008cc4:	eb00146e 	bl	4000de84 <__aeabi_dmul>
40008cc8:	e1a03001 	mov	r3, r1
40008ccc:	e1a02000 	mov	r2, r0
40008cd0:	e1a0100b 	mov	r1, fp
40008cd4:	e1a0000a 	mov	r0, sl
40008cd8:	eb001364 	bl	4000da70 <__aeabi_dsub>
40008cdc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008ce0:	e35c0001 	cmp	ip, #1
40008ce4:	e59dc020 	ldr	ip, [sp, #32]
40008ce8:	e28cc001 	add	ip, ip, #1
40008cec:	e58dc058 	str	ip, [sp, #88]	; 0x58
40008cf0:	e59dc020 	ldr	ip, [sp, #32]
40008cf4:	e2883030 	add	r3, r8, #48	; 0x30
40008cf8:	e1a06000 	mov	r6, r0
40008cfc:	e1a07001 	mov	r7, r1
40008d00:	e5cc3000 	strb	r3, [ip]
40008d04:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40008d08:	0a000035 	beq	40008de4 <_dtoa_r+0x4fc>
40008d0c:	e3a02000 	mov	r2, #0
40008d10:	e59f3168 	ldr	r3, [pc, #360]	; 40008e80 <_dtoa_r+0x598>
40008d14:	eb00145a 	bl	4000de84 <__aeabi_dmul>
40008d18:	e3a02000 	mov	r2, #0
40008d1c:	e3a03000 	mov	r3, #0
40008d20:	e1a06000 	mov	r6, r0
40008d24:	e1a07001 	mov	r7, r1
40008d28:	eb0015af 	bl	4000e3ec <__aeabi_dcmpeq>
40008d2c:	e3500000 	cmp	r0, #0
40008d30:	1a00049a 	bne	40009fa0 <_dtoa_r+0x16b8>
40008d34:	e59dc020 	ldr	ip, [sp, #32]
40008d38:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40008d3c:	e58d401c 	str	r4, [sp, #28]
40008d40:	e08c9001 	add	r9, ip, r1
40008d44:	e28ca002 	add	sl, ip, #2
40008d48:	e28d5010 	add	r5, sp, #16
40008d4c:	e8950030 	ldm	r5, {r4, r5}
40008d50:	ea000008 	b	40008d78 <_dtoa_r+0x490>
40008d54:	eb00144a 	bl	4000de84 <__aeabi_dmul>
40008d58:	e3a02000 	mov	r2, #0
40008d5c:	e3a03000 	mov	r3, #0
40008d60:	e1a06000 	mov	r6, r0
40008d64:	e1a07001 	mov	r7, r1
40008d68:	eb00159f 	bl	4000e3ec <__aeabi_dcmpeq>
40008d6c:	e3500000 	cmp	r0, #0
40008d70:	e28aa001 	add	sl, sl, #1
40008d74:	1a000410 	bne	40009dbc <_dtoa_r+0x14d4>
40008d78:	e1a02004 	mov	r2, r4
40008d7c:	e1a03005 	mov	r3, r5
40008d80:	e1a00006 	mov	r0, r6
40008d84:	e1a01007 	mov	r1, r7
40008d88:	eb0014e1 	bl	4000e114 <__aeabi_ddiv>
40008d8c:	eb0015b4 	bl	4000e464 <__aeabi_d2iz>
40008d90:	e1a08000 	mov	r8, r0
40008d94:	eb001403 	bl	4000dda8 <__aeabi_i2d>
40008d98:	e1a02004 	mov	r2, r4
40008d9c:	e1a03005 	mov	r3, r5
40008da0:	eb001437 	bl	4000de84 <__aeabi_dmul>
40008da4:	e1a02000 	mov	r2, r0
40008da8:	e1a03001 	mov	r3, r1
40008dac:	e1a00006 	mov	r0, r6
40008db0:	e1a01007 	mov	r1, r7
40008db4:	eb00132d 	bl	4000da70 <__aeabi_dsub>
40008db8:	e288c030 	add	ip, r8, #48	; 0x30
40008dbc:	e15a0009 	cmp	sl, r9
40008dc0:	e1a06000 	mov	r6, r0
40008dc4:	e1a07001 	mov	r7, r1
40008dc8:	e3a02000 	mov	r2, #0
40008dcc:	e59f30ac 	ldr	r3, [pc, #172]	; 40008e80 <_dtoa_r+0x598>
40008dd0:	e54ac001 	strb	ip, [sl, #-1]
40008dd4:	e1a0b00a 	mov	fp, sl
40008dd8:	1affffdd 	bne	40008d54 <_dtoa_r+0x46c>
40008ddc:	e59d401c 	ldr	r4, [sp, #28]
40008de0:	e1a0500a 	mov	r5, sl
40008de4:	e1a02006 	mov	r2, r6
40008de8:	e1a03007 	mov	r3, r7
40008dec:	e1a00006 	mov	r0, r6
40008df0:	e1a01007 	mov	r1, r7
40008df4:	eb00131e 	bl	4000da74 <__adddf3>
40008df8:	e1a06000 	mov	r6, r0
40008dfc:	e1a07001 	mov	r7, r1
40008e00:	e1a02006 	mov	r2, r6
40008e04:	e28d1010 	add	r1, sp, #16
40008e08:	e8910003 	ldm	r1, {r0, r1}
40008e0c:	e1a03007 	mov	r3, r7
40008e10:	eb00157b 	bl	4000e404 <__aeabi_dcmplt>
40008e14:	e3500000 	cmp	r0, #0
40008e18:	0a000429 	beq	40009ec4 <_dtoa_r+0x15dc>
40008e1c:	e59dc018 	ldr	ip, [sp, #24]
40008e20:	e58dc060 	str	ip, [sp, #96]	; 0x60
40008e24:	e59d9020 	ldr	r9, [sp, #32]
40008e28:	e5558001 	ldrb	r8, [r5, #-1]
40008e2c:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008e30:	ea000019 	b	40008e9c <_dtoa_r+0x5b4>
40008e34:	e1a00000 	nop			; (mov r0, r0)
40008e38:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
40008e3c:	3fd287a7 	svccc	0x00d287a7
40008e40:	8b60c8b3 	blhi	4183b114 <__ZI_LIMIT__+0x1822d44>
40008e44:	3fc68a28 	svccc	0x00c68a28
40008e48:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
40008e4c:	3fd34413 	svccc	0x00d34413
40008e50:	7ff00000 	svcvc	0x00f00000	; IMB
40008e54:	400176f1 	strdmi	r7, [r1], -r1
40008e58:	0000270f 	andeq	r2, r0, pc, lsl #14
40008e5c:	40017700 	andmi	r7, r1, r0, lsl #14
40008e60:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
40008e64:	3ff80000 	svccc	0x00f80000
40008e68:	400176f4 	strdmi	r7, [r1], -r4
40008e6c:	400176f0 	strdmi	r7, [r1], -r0
40008e70:	3ff00000 	svccc	0x00f00000	; IMB
40008e74:	400173e8 	andmi	r7, r1, r8, ror #7
40008e78:	400172f8 	strdmi	r7, [r1], -r8
40008e7c:	40140000 	andsmi	r0, r4, r0
40008e80:	40240000 	eormi	r0, r4, r0
40008e84:	401c0000 	andsmi	r0, ip, r0
40008e88:	3fe00000 	svccc	0x00e00000
40008e8c:	e1550001 	cmp	r5, r1
40008e90:	0a000392 	beq	40009ce0 <_dtoa_r+0x13f8>
40008e94:	e5558002 	ldrb	r8, [r5, #-2]
40008e98:	e1a05003 	mov	r5, r3
40008e9c:	e3580039 	cmp	r8, #57	; 0x39
40008ea0:	e1a02005 	mov	r2, r5
40008ea4:	e2453001 	sub	r3, r5, #1
40008ea8:	0afffff7 	beq	40008e8c <_dtoa_r+0x5a4>
40008eac:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008eb0:	e2882001 	add	r2, r8, #1
40008eb4:	e58d5020 	str	r5, [sp, #32]
40008eb8:	e58dc018 	str	ip, [sp, #24]
40008ebc:	e20220ff 	and	r2, r2, #255	; 0xff
40008ec0:	e5c32000 	strb	r2, [r3]
40008ec4:	ea00008e 	b	40009104 <_dtoa_r+0x81c>
40008ec8:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008ecc:	e35c0000 	cmp	ip, #0
40008ed0:	1a0000b3 	bne	400091a4 <_dtoa_r+0x8bc>
40008ed4:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
40008ed8:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40008edc:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40008ee0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008ee4:	e35c0000 	cmp	ip, #0
40008ee8:	c3550000 	cmpgt	r5, #0
40008eec:	da000009 	ble	40008f18 <_dtoa_r+0x630>
40008ef0:	e1a0300c 	mov	r3, ip
40008ef4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008ef8:	e1530005 	cmp	r3, r5
40008efc:	a1a03005 	movge	r3, r5
40008f00:	e063c00c 	rsb	ip, r3, ip
40008f04:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008f08:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008f0c:	e063c00c 	rsb	ip, r3, ip
40008f10:	e58dc024 	str	ip, [sp, #36]	; 0x24
40008f14:	e0635005 	rsb	r5, r3, r5
40008f18:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008f1c:	e35c0000 	cmp	ip, #0
40008f20:	da000015 	ble	40008f7c <_dtoa_r+0x694>
40008f24:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008f28:	e35c0000 	cmp	ip, #0
40008f2c:	0a000347 	beq	40009c50 <_dtoa_r+0x1368>
40008f30:	e3560000 	cmp	r6, #0
40008f34:	da00000d 	ble	40008f70 <_dtoa_r+0x688>
40008f38:	e1a01008 	mov	r1, r8
40008f3c:	e1a02006 	mov	r2, r6
40008f40:	e1a00004 	mov	r0, r4
40008f44:	eb000801 	bl	4000af50 <__pow5mult>
40008f48:	e1a08000 	mov	r8, r0
40008f4c:	e1a01008 	mov	r1, r8
40008f50:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
40008f54:	e1a00004 	mov	r0, r4
40008f58:	eb000782 	bl	4000ad68 <__multiply>
40008f5c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008f60:	e1a07000 	mov	r7, r0
40008f64:	e1a00004 	mov	r0, r4
40008f68:	eb0006c1 	bl	4000aa74 <_Bfree>
40008f6c:	e58d7030 	str	r7, [sp, #48]	; 0x30
40008f70:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008f74:	e05c2006 	subs	r2, ip, r6
40008f78:	1a000378 	bne	40009d60 <_dtoa_r+0x1478>
40008f7c:	e1a00004 	mov	r0, r4
40008f80:	e3a01001 	mov	r1, #1
40008f84:	eb00076e 	bl	4000ad44 <__i2b>
40008f88:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40008f8c:	e35c0000 	cmp	ip, #0
40008f90:	e1a06000 	mov	r6, r0
40008f94:	da000004 	ble	40008fac <_dtoa_r+0x6c4>
40008f98:	e1a01000 	mov	r1, r0
40008f9c:	e1a0200c 	mov	r2, ip
40008fa0:	e1a00004 	mov	r0, r4
40008fa4:	eb0007e9 	bl	4000af50 <__pow5mult>
40008fa8:	e1a06000 	mov	r6, r0
40008fac:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008fb0:	e35c0001 	cmp	ip, #1
40008fb4:	da00028a 	ble	400099e4 <_dtoa_r+0x10fc>
40008fb8:	e3a07000 	mov	r7, #0
40008fbc:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40008fc0:	e35c0000 	cmp	ip, #0
40008fc4:	03a00001 	moveq	r0, #1
40008fc8:	1a000251 	bne	40009914 <_dtoa_r+0x102c>
40008fcc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008fd0:	e080300c 	add	r3, r0, ip
40008fd4:	e213301f 	ands	r3, r3, #31
40008fd8:	0a0001a0 	beq	40009660 <_dtoa_r+0xd78>
40008fdc:	e2632020 	rsb	r2, r3, #32
40008fe0:	e3520004 	cmp	r2, #4
40008fe4:	da0003f9 	ble	40009fd0 <_dtoa_r+0x16e8>
40008fe8:	e263301c 	rsb	r3, r3, #28
40008fec:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008ff0:	e08cc003 	add	ip, ip, r3
40008ff4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008ff8:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008ffc:	e08cc003 	add	ip, ip, r3
40009000:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009004:	e0855003 	add	r5, r5, r3
40009008:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
4000900c:	e35c0000 	cmp	ip, #0
40009010:	da000004 	ble	40009028 <_dtoa_r+0x740>
40009014:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009018:	e1a0200c 	mov	r2, ip
4000901c:	e1a00004 	mov	r0, r4
40009020:	eb00080b 	bl	4000b054 <__lshift>
40009024:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009028:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000902c:	e35c0000 	cmp	ip, #0
40009030:	da000004 	ble	40009048 <_dtoa_r+0x760>
40009034:	e1a01006 	mov	r1, r6
40009038:	e1a0200c 	mov	r2, ip
4000903c:	e1a00004 	mov	r0, r4
40009040:	eb000803 	bl	4000b054 <__lshift>
40009044:	e1a06000 	mov	r6, r0
40009048:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
4000904c:	e35c0000 	cmp	ip, #0
40009050:	1a000235 	bne	4000992c <_dtoa_r+0x1044>
40009054:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009058:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
4000905c:	e35c0002 	cmp	ip, #2
40009060:	d3a03000 	movle	r3, #0
40009064:	c3a03001 	movgt	r3, #1
40009068:	e3510000 	cmp	r1, #0
4000906c:	c3a03000 	movgt	r3, #0
40009070:	e3530000 	cmp	r3, #0
40009074:	0a00017b 	beq	40009668 <_dtoa_r+0xd80>
40009078:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000907c:	e35c0000 	cmp	ip, #0
40009080:	1a000170 	bne	40009648 <_dtoa_r+0xd60>
40009084:	e1a01006 	mov	r1, r6
40009088:	e1a0300c 	mov	r3, ip
4000908c:	e3a02005 	mov	r2, #5
40009090:	e1a00004 	mov	r0, r4
40009094:	eb00067d 	bl	4000aa90 <__multadd>
40009098:	e1a06000 	mov	r6, r0
4000909c:	e1a01006 	mov	r1, r6
400090a0:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
400090a4:	eb00082d 	bl	4000b160 <__mcmp>
400090a8:	e3500000 	cmp	r0, #0
400090ac:	da000165 	ble	40009648 <_dtoa_r+0xd60>
400090b0:	e59dc018 	ldr	ip, [sp, #24]
400090b4:	e28cc001 	add	ip, ip, #1
400090b8:	e58dc018 	str	ip, [sp, #24]
400090bc:	e59dc020 	ldr	ip, [sp, #32]
400090c0:	e3a03031 	mov	r3, #49	; 0x31
400090c4:	e5cc3000 	strb	r3, [ip]
400090c8:	e1a0900c 	mov	r9, ip
400090cc:	e28cc001 	add	ip, ip, #1
400090d0:	e58dc020 	str	ip, [sp, #32]
400090d4:	e3a05000 	mov	r5, #0
400090d8:	e1a01006 	mov	r1, r6
400090dc:	e1a00004 	mov	r0, r4
400090e0:	eb000663 	bl	4000aa74 <_Bfree>
400090e4:	e3580000 	cmp	r8, #0
400090e8:	0a000005 	beq	40009104 <_dtoa_r+0x81c>
400090ec:	e1550008 	cmp	r5, r8
400090f0:	13550000 	cmpne	r5, #0
400090f4:	1a000198 	bne	4000975c <_dtoa_r+0xe74>
400090f8:	e1a01008 	mov	r1, r8
400090fc:	e1a00004 	mov	r0, r4
40009100:	eb00065b 	bl	4000aa74 <_Bfree>
40009104:	e1a00004 	mov	r0, r4
40009108:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000910c:	eb000658 	bl	4000aa74 <_Bfree>
40009110:	e59dc018 	ldr	ip, [sp, #24]
40009114:	e28c3001 	add	r3, ip, #1
40009118:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
4000911c:	e35c0000 	cmp	ip, #0
40009120:	e59dc020 	ldr	ip, [sp, #32]
40009124:	e3a02000 	mov	r2, #0
40009128:	e5cc2000 	strb	r2, [ip]
4000912c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40009130:	01a00009 	moveq	r0, r9
40009134:	e58c3000 	str	r3, [ip]
40009138:	0afffe19 	beq	400089a4 <_dtoa_r+0xbc>
4000913c:	e59dc020 	ldr	ip, [sp, #32]
40009140:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
40009144:	e1a00009 	mov	r0, r9
40009148:	e581c000 	str	ip, [r1]
4000914c:	e28dd074 	add	sp, sp, #116	; 0x74
40009150:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009154:	e12fff1e 	bx	lr
40009158:	e59d0018 	ldr	r0, [sp, #24]
4000915c:	eb001311 	bl	4000dda8 <__aeabi_i2d>
40009160:	e1a02006 	mov	r2, r6
40009164:	e1a03007 	mov	r3, r7
40009168:	eb00149f 	bl	4000e3ec <__aeabi_dcmpeq>
4000916c:	e3500000 	cmp	r0, #0
40009170:	059dc018 	ldreq	ip, [sp, #24]
40009174:	024cc001 	subeq	ip, ip, #1
40009178:	058dc018 	streq	ip, [sp, #24]
4000917c:	eafffe5a 	b	40008aec <_dtoa_r+0x204>
40009180:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009184:	e59d1018 	ldr	r1, [sp, #24]
40009188:	e061c00c 	rsb	ip, r1, ip
4000918c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009190:	e261c000 	rsb	ip, r1, #0
40009194:	e58dc034 	str	ip, [sp, #52]	; 0x34
40009198:	e3a0c000 	mov	ip, #0
4000919c:	e58dc040 	str	ip, [sp, #64]	; 0x40
400091a0:	eafffe75 	b	40008b7c <_dtoa_r+0x294>
400091a4:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
400091a8:	e35c0001 	cmp	ip, #1
400091ac:	da0002f8 	ble	40009d94 <_dtoa_r+0x14ac>
400091b0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400091b4:	e24c6001 	sub	r6, ip, #1
400091b8:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400091bc:	e15c0006 	cmp	ip, r6
400091c0:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
400091c4:	b06c3006 	rsblt	r3, ip, r6
400091c8:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
400091cc:	b08cc003 	addlt	ip, ip, r3
400091d0:	a066600c 	rsbge	r6, r6, ip
400091d4:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
400091d8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400091dc:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
400091e0:	b3a06000 	movlt	r6, #0
400091e4:	e35c0000 	cmp	ip, #0
400091e8:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
400091ec:	a28d3028 	addge	r3, sp, #40	; 0x28
400091f0:	a8930028 	ldmge	r3, {r3, r5}
400091f4:	b06c5001 	rsblt	r5, ip, r1
400091f8:	b3a03000 	movlt	r3, #0
400091fc:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009200:	e08cc003 	add	ip, ip, r3
40009204:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009208:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000920c:	e1a00004 	mov	r0, r4
40009210:	e08cc003 	add	ip, ip, r3
40009214:	e3a01001 	mov	r1, #1
40009218:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000921c:	eb0006c8 	bl	4000ad44 <__i2b>
40009220:	e1a08000 	mov	r8, r0
40009224:	eaffff2d 	b	40008ee0 <_dtoa_r+0x5f8>
40009228:	e3a0c000 	mov	ip, #0
4000922c:	e58dc038 	str	ip, [sp, #56]	; 0x38
40009230:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40009234:	e3510000 	cmp	r1, #0
40009238:	da000278 	ble	40009c20 <_dtoa_r+0x1338>
4000923c:	e58d103c 	str	r1, [sp, #60]	; 0x3c
40009240:	e58d1028 	str	r1, [sp, #40]	; 0x28
40009244:	e351000e 	cmp	r1, #14
40009248:	83a05000 	movhi	r5, #0
4000924c:	92055001 	andls	r5, r5, #1
40009250:	e1a0c001 	mov	ip, r1
40009254:	e3a01000 	mov	r1, #0
40009258:	e35c0017 	cmp	ip, #23
4000925c:	e5841044 	str	r1, [r4, #68]	; 0x44
40009260:	9a000008 	bls	40009288 <_dtoa_r+0x9a0>
40009264:	e3a02001 	mov	r2, #1
40009268:	e3a03004 	mov	r3, #4
4000926c:	e1a03083 	lsl	r3, r3, #1
40009270:	e2830014 	add	r0, r3, #20
40009274:	e150000c 	cmp	r0, ip
40009278:	e1a01002 	mov	r1, r2
4000927c:	e2822001 	add	r2, r2, #1
40009280:	9afffff9 	bls	4000926c <_dtoa_r+0x984>
40009284:	e5841044 	str	r1, [r4, #68]	; 0x44
40009288:	e1a00004 	mov	r0, r4
4000928c:	eb0005d5 	bl	4000a9e8 <_Balloc>
40009290:	e3550000 	cmp	r5, #0
40009294:	e58d0020 	str	r0, [sp, #32]
40009298:	e5840040 	str	r0, [r4, #64]	; 0x40
4000929c:	0afffe6a 	beq	40008c4c <_dtoa_r+0x364>
400092a0:	e59dc018 	ldr	ip, [sp, #24]
400092a4:	e35c0000 	cmp	ip, #0
400092a8:	e58da050 	str	sl, [sp, #80]	; 0x50
400092ac:	e58db054 	str	fp, [sp, #84]	; 0x54
400092b0:	da000131 	ble	4000977c <_dtoa_r+0xe94>
400092b4:	e51f2444 	ldr	r2, [pc, #-1092]	; 40008e78 <_dtoa_r+0x590>
400092b8:	e20c300f 	and	r3, ip, #15
400092bc:	e1a0524c 	asr	r5, ip, #4
400092c0:	e0823183 	add	r3, r2, r3, lsl #3
400092c4:	e3150010 	tst	r5, #16
400092c8:	e89300c0 	ldm	r3, {r6, r7}
400092cc:	0a00011e 	beq	4000974c <_dtoa_r+0xe64>
400092d0:	e51f3464 	ldr	r3, [pc, #-1124]	; 40008e74 <_dtoa_r+0x58c>
400092d4:	e1a0000a 	mov	r0, sl
400092d8:	e1a0100b 	mov	r1, fp
400092dc:	e2833020 	add	r3, r3, #32
400092e0:	e893000c 	ldm	r3, {r2, r3}
400092e4:	eb00138a 	bl	4000e114 <__aeabi_ddiv>
400092e8:	e205500f 	and	r5, r5, #15
400092ec:	e1a0a000 	mov	sl, r0
400092f0:	e1a0b001 	mov	fp, r1
400092f4:	e3a08003 	mov	r8, #3
400092f8:	e3550000 	cmp	r5, #0
400092fc:	0a00000b 	beq	40009330 <_dtoa_r+0xa48>
40009300:	e51f9494 	ldr	r9, [pc, #-1172]	; 40008e74 <_dtoa_r+0x58c>
40009304:	e1a00006 	mov	r0, r6
40009308:	e1a01007 	mov	r1, r7
4000930c:	e3150001 	tst	r5, #1
40009310:	1899000c 	ldmne	r9, {r2, r3}
40009314:	12888001 	addne	r8, r8, #1
40009318:	1b0012d9 	blne	4000de84 <__aeabi_dmul>
4000931c:	e1b050c5 	asrs	r5, r5, #1
40009320:	e2899008 	add	r9, r9, #8
40009324:	1afffff8 	bne	4000930c <_dtoa_r+0xa24>
40009328:	e1a06000 	mov	r6, r0
4000932c:	e1a07001 	mov	r7, r1
40009330:	e1a02006 	mov	r2, r6
40009334:	e1a03007 	mov	r3, r7
40009338:	e1a0000a 	mov	r0, sl
4000933c:	e1a0100b 	mov	r1, fp
40009340:	eb001373 	bl	4000e114 <__aeabi_ddiv>
40009344:	e1a06000 	mov	r6, r0
40009348:	e1a07001 	mov	r7, r1
4000934c:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40009350:	e35c0000 	cmp	ip, #0
40009354:	0a000006 	beq	40009374 <_dtoa_r+0xa8c>
40009358:	e1a00006 	mov	r0, r6
4000935c:	e1a01007 	mov	r1, r7
40009360:	e3a02000 	mov	r2, #0
40009364:	e51f34fc 	ldr	r3, [pc, #-1276]	; 40008e70 <_dtoa_r+0x588>
40009368:	eb001425 	bl	4000e404 <__aeabi_dcmplt>
4000936c:	e3500000 	cmp	r0, #0
40009370:	1a00023c 	bne	40009c68 <_dtoa_r+0x1380>
40009374:	e1a00008 	mov	r0, r8
40009378:	eb00128a 	bl	4000dda8 <__aeabi_i2d>
4000937c:	e1a02006 	mov	r2, r6
40009380:	e1a03007 	mov	r3, r7
40009384:	eb0012be 	bl	4000de84 <__aeabi_dmul>
40009388:	e3a02000 	mov	r2, #0
4000938c:	e51f3510 	ldr	r3, [pc, #-1296]	; 40008e84 <_dtoa_r+0x59c>
40009390:	eb0011b7 	bl	4000da74 <__adddf3>
40009394:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009398:	e35c0000 	cmp	ip, #0
4000939c:	e1a08000 	mov	r8, r0
400093a0:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
400093a4:	0a000093 	beq	400095f8 <_dtoa_r+0xd10>
400093a8:	e59dc018 	ldr	ip, [sp, #24]
400093ac:	e58dc060 	str	ip, [sp, #96]	; 0x60
400093b0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400093b4:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
400093b8:	e3510000 	cmp	r1, #0
400093bc:	0a00010c 	beq	400097f4 <_dtoa_r+0xf0c>
400093c0:	e51f3550 	ldr	r3, [pc, #-1360]	; 40008e78 <_dtoa_r+0x590>
400093c4:	e083318c 	add	r3, r3, ip, lsl #3
400093c8:	e913000c 	ldmdb	r3, {r2, r3}
400093cc:	e3a00000 	mov	r0, #0
400093d0:	e51f1550 	ldr	r1, [pc, #-1360]	; 40008e88 <_dtoa_r+0x5a0>
400093d4:	e58dc00c 	str	ip, [sp, #12]
400093d8:	eb00134d 	bl	4000e114 <__aeabi_ddiv>
400093dc:	e1a02008 	mov	r2, r8
400093e0:	e1a03009 	mov	r3, r9
400093e4:	eb0011a1 	bl	4000da70 <__aeabi_dsub>
400093e8:	e1a0a000 	mov	sl, r0
400093ec:	e1a0b001 	mov	fp, r1
400093f0:	e1a00006 	mov	r0, r6
400093f4:	e1a01007 	mov	r1, r7
400093f8:	eb001419 	bl	4000e464 <__aeabi_d2iz>
400093fc:	e1a05000 	mov	r5, r0
40009400:	eb001268 	bl	4000dda8 <__aeabi_i2d>
40009404:	e1a02000 	mov	r2, r0
40009408:	e1a03001 	mov	r3, r1
4000940c:	e1a00006 	mov	r0, r6
40009410:	e1a01007 	mov	r1, r7
40009414:	eb001195 	bl	4000da70 <__aeabi_dsub>
40009418:	e2855030 	add	r5, r5, #48	; 0x30
4000941c:	e59d2020 	ldr	r2, [sp, #32]
40009420:	e1a06000 	mov	r6, r0
40009424:	e1a07001 	mov	r7, r1
40009428:	e20580ff 	and	r8, r5, #255	; 0xff
4000942c:	e5c28000 	strb	r8, [r2]
40009430:	e1a03007 	mov	r3, r7
40009434:	e1a0000a 	mov	r0, sl
40009438:	e1a0100b 	mov	r1, fp
4000943c:	e1a02006 	mov	r2, r6
40009440:	eb001401 	bl	4000e44c <__aeabi_dcmpgt>
40009444:	e59d3020 	ldr	r3, [sp, #32]
40009448:	e3500000 	cmp	r0, #0
4000944c:	e2833001 	add	r3, r3, #1
40009450:	e58d3058 	str	r3, [sp, #88]	; 0x58
40009454:	e1a05003 	mov	r5, r3
40009458:	1a0002d6 	bne	40009fb8 <_dtoa_r+0x16d0>
4000945c:	e1a02006 	mov	r2, r6
40009460:	e1a03007 	mov	r3, r7
40009464:	e3a00000 	mov	r0, #0
40009468:	e51f1600 	ldr	r1, [pc, #-1536]	; 40008e70 <_dtoa_r+0x588>
4000946c:	eb00117f 	bl	4000da70 <__aeabi_dsub>
40009470:	e1a02000 	mov	r2, r0
40009474:	e1a03001 	mov	r3, r1
40009478:	e1a0000a 	mov	r0, sl
4000947c:	e1a0100b 	mov	r1, fp
40009480:	eb0013f1 	bl	4000e44c <__aeabi_dcmpgt>
40009484:	e3500000 	cmp	r0, #0
40009488:	e59dc00c 	ldr	ip, [sp, #12]
4000948c:	1a000251 	bne	40009dd8 <_dtoa_r+0x14f0>
40009490:	e35c0001 	cmp	ip, #1
40009494:	da0000b5 	ble	40009770 <_dtoa_r+0xe88>
40009498:	e59d1020 	ldr	r1, [sp, #32]
4000949c:	e081900c 	add	r9, r1, ip
400094a0:	e58d9048 	str	r9, [sp, #72]	; 0x48
400094a4:	e58d4064 	str	r4, [sp, #100]	; 0x64
400094a8:	e1a09005 	mov	r9, r5
400094ac:	ea000008 	b	400094d4 <_dtoa_r+0xbec>
400094b0:	eb00116e 	bl	4000da70 <__aeabi_dsub>
400094b4:	e1a0200a 	mov	r2, sl
400094b8:	e1a0300b 	mov	r3, fp
400094bc:	eb0013d0 	bl	4000e404 <__aeabi_dcmplt>
400094c0:	e3500000 	cmp	r0, #0
400094c4:	1a000241 	bne	40009dd0 <_dtoa_r+0x14e8>
400094c8:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400094cc:	e159000c 	cmp	r9, ip
400094d0:	0a0000a5 	beq	4000976c <_dtoa_r+0xe84>
400094d4:	e1a0000a 	mov	r0, sl
400094d8:	e1a0100b 	mov	r1, fp
400094dc:	e3a02000 	mov	r2, #0
400094e0:	e51f3668 	ldr	r3, [pc, #-1640]	; 40008e80 <_dtoa_r+0x598>
400094e4:	eb001266 	bl	4000de84 <__aeabi_dmul>
400094e8:	e3a02000 	mov	r2, #0
400094ec:	e51f3674 	ldr	r3, [pc, #-1652]	; 40008e80 <_dtoa_r+0x598>
400094f0:	e1a0a000 	mov	sl, r0
400094f4:	e1a0b001 	mov	fp, r1
400094f8:	e1a00006 	mov	r0, r6
400094fc:	e1a01007 	mov	r1, r7
40009500:	eb00125f 	bl	4000de84 <__aeabi_dmul>
40009504:	e1a05001 	mov	r5, r1
40009508:	e1a04000 	mov	r4, r0
4000950c:	eb0013d4 	bl	4000e464 <__aeabi_d2iz>
40009510:	e1a08000 	mov	r8, r0
40009514:	eb001223 	bl	4000dda8 <__aeabi_i2d>
40009518:	e1a02000 	mov	r2, r0
4000951c:	e1a03001 	mov	r3, r1
40009520:	e1a00004 	mov	r0, r4
40009524:	e1a01005 	mov	r1, r5
40009528:	eb001150 	bl	4000da70 <__aeabi_dsub>
4000952c:	e2888030 	add	r8, r8, #48	; 0x30
40009530:	e20880ff 	and	r8, r8, #255	; 0xff
40009534:	e1a0200a 	mov	r2, sl
40009538:	e1a0300b 	mov	r3, fp
4000953c:	e4c98001 	strb	r8, [r9], #1
40009540:	e1a07001 	mov	r7, r1
40009544:	e1a06000 	mov	r6, r0
40009548:	eb0013ad 	bl	4000e404 <__aeabi_dcmplt>
4000954c:	e3500000 	cmp	r0, #0
40009550:	e1a02006 	mov	r2, r6
40009554:	e1a03007 	mov	r3, r7
40009558:	e3a00000 	mov	r0, #0
4000955c:	e51f16f4 	ldr	r1, [pc, #-1780]	; 40008e70 <_dtoa_r+0x588>
40009560:	0affffd2 	beq	400094b0 <_dtoa_r+0xbc8>
40009564:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009568:	e1a05009 	mov	r5, r9
4000956c:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40009570:	e59d9020 	ldr	r9, [sp, #32]
40009574:	e58dc018 	str	ip, [sp, #24]
40009578:	e58d5020 	str	r5, [sp, #32]
4000957c:	eafffee0 	b	40009104 <_dtoa_r+0x81c>
40009580:	e3a0c000 	mov	ip, #0
40009584:	e58dc038 	str	ip, [sp, #56]	; 0x38
40009588:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
4000958c:	e59dc018 	ldr	ip, [sp, #24]
40009590:	e081c00c 	add	ip, r1, ip
40009594:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40009598:	e28cc001 	add	ip, ip, #1
4000959c:	e35c0000 	cmp	ip, #0
400095a0:	e58dc028 	str	ip, [sp, #40]	; 0x28
400095a4:	da0001a5 	ble	40009c40 <_dtoa_r+0x1358>
400095a8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400095ac:	e35c000e 	cmp	ip, #14
400095b0:	83a05000 	movhi	r5, #0
400095b4:	92055001 	andls	r5, r5, #1
400095b8:	eaffff25 	b	40009254 <_dtoa_r+0x96c>
400095bc:	e3a0c001 	mov	ip, #1
400095c0:	e58dc038 	str	ip, [sp, #56]	; 0x38
400095c4:	eaffff19 	b	40009230 <_dtoa_r+0x948>
400095c8:	e1a00008 	mov	r0, r8
400095cc:	eb0011f5 	bl	4000dda8 <__aeabi_i2d>
400095d0:	e1a02000 	mov	r2, r0
400095d4:	e1a03001 	mov	r3, r1
400095d8:	e1a00006 	mov	r0, r6
400095dc:	e1a01007 	mov	r1, r7
400095e0:	eb001227 	bl	4000de84 <__aeabi_dmul>
400095e4:	e3a02000 	mov	r2, #0
400095e8:	e51f376c 	ldr	r3, [pc, #-1900]	; 40008e84 <_dtoa_r+0x59c>
400095ec:	eb001120 	bl	4000da74 <__adddf3>
400095f0:	e1a08000 	mov	r8, r0
400095f4:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
400095f8:	e1a00006 	mov	r0, r6
400095fc:	e3a02000 	mov	r2, #0
40009600:	e51f378c 	ldr	r3, [pc, #-1932]	; 40008e7c <_dtoa_r+0x594>
40009604:	e1a01007 	mov	r1, r7
40009608:	eb001118 	bl	4000da70 <__aeabi_dsub>
4000960c:	e1a02008 	mov	r2, r8
40009610:	e1a03009 	mov	r3, r9
40009614:	e1a0a000 	mov	sl, r0
40009618:	e1a0b001 	mov	fp, r1
4000961c:	eb00138a 	bl	4000e44c <__aeabi_dcmpgt>
40009620:	e2506000 	subs	r6, r0, #0
40009624:	1a00006f 	bne	400097e8 <_dtoa_r+0xf00>
40009628:	e1a02008 	mov	r2, r8
4000962c:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
40009630:	e1a0000a 	mov	r0, sl
40009634:	e1a0100b 	mov	r1, fp
40009638:	eb001371 	bl	4000e404 <__aeabi_dcmplt>
4000963c:	e3500000 	cmp	r0, #0
40009640:	0a00004a 	beq	40009770 <_dtoa_r+0xe88>
40009644:	e1a08006 	mov	r8, r6
40009648:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
4000964c:	e1e0c00c 	mvn	ip, ip
40009650:	e58dc018 	str	ip, [sp, #24]
40009654:	e59d9020 	ldr	r9, [sp, #32]
40009658:	e3a05000 	mov	r5, #0
4000965c:	eafffe9d 	b	400090d8 <_dtoa_r+0x7f0>
40009660:	e3a0301c 	mov	r3, #28
40009664:	eafffe60 	b	40008fec <_dtoa_r+0x704>
40009668:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
4000966c:	e35c0000 	cmp	ip, #0
40009670:	1a0000ff 	bne	40009a74 <_dtoa_r+0x118c>
40009674:	e3a05000 	mov	r5, #0
40009678:	e59da028 	ldr	sl, [sp, #40]	; 0x28
4000967c:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
40009680:	e59db020 	ldr	fp, [sp, #32]
40009684:	ea000005 	b	400096a0 <_dtoa_r+0xdb8>
40009688:	e1a01009 	mov	r1, r9
4000968c:	e1a00004 	mov	r0, r4
40009690:	e3a0200a 	mov	r2, #10
40009694:	e3a03000 	mov	r3, #0
40009698:	eb0004fc 	bl	4000aa90 <__multadd>
4000969c:	e1a09000 	mov	r9, r0
400096a0:	e1a00009 	mov	r0, r9
400096a4:	e1a01006 	mov	r1, r6
400096a8:	ebfffc16 	bl	40008708 <quorem>
400096ac:	e2800030 	add	r0, r0, #48	; 0x30
400096b0:	e7cb0005 	strb	r0, [fp, r5]
400096b4:	e2855001 	add	r5, r5, #1
400096b8:	e155000a 	cmp	r5, sl
400096bc:	bafffff1 	blt	40009688 <_dtoa_r+0xda0>
400096c0:	e59db020 	ldr	fp, [sp, #32]
400096c4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400096c8:	e58d9030 	str	r9, [sp, #48]	; 0x30
400096cc:	e1a07000 	mov	r7, r0
400096d0:	e35c0001 	cmp	ip, #1
400096d4:	a08bb00c 	addge	fp, fp, ip
400096d8:	b28bb001 	addlt	fp, fp, #1
400096dc:	e3a05000 	mov	r5, #0
400096e0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400096e4:	e3a02001 	mov	r2, #1
400096e8:	e1a00004 	mov	r0, r4
400096ec:	eb000658 	bl	4000b054 <__lshift>
400096f0:	e1a01006 	mov	r1, r6
400096f4:	e58d0030 	str	r0, [sp, #48]	; 0x30
400096f8:	eb000698 	bl	4000b160 <__mcmp>
400096fc:	e3500000 	cmp	r0, #0
40009700:	da0001d2 	ble	40009e50 <_dtoa_r+0x1568>
40009704:	e59dc020 	ldr	ip, [sp, #32]
40009708:	e28cc001 	add	ip, ip, #1
4000970c:	e55b3001 	ldrb	r3, [fp, #-1]
40009710:	e58dc058 	str	ip, [sp, #88]	; 0x58
40009714:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40009718:	ea000003 	b	4000972c <_dtoa_r+0xe44>
4000971c:	e15b0001 	cmp	fp, r1
40009720:	0a000193 	beq	40009d74 <_dtoa_r+0x148c>
40009724:	e55b3002 	ldrb	r3, [fp, #-2]
40009728:	e1a0b002 	mov	fp, r2
4000972c:	e3530039 	cmp	r3, #57	; 0x39
40009730:	e24b2001 	sub	r2, fp, #1
40009734:	0afffff8 	beq	4000971c <_dtoa_r+0xe34>
40009738:	e2833001 	add	r3, r3, #1
4000973c:	e59d9020 	ldr	r9, [sp, #32]
40009740:	e5c23000 	strb	r3, [r2]
40009744:	e58db020 	str	fp, [sp, #32]
40009748:	eafffe62 	b	400090d8 <_dtoa_r+0x7f0>
4000974c:	e28db050 	add	fp, sp, #80	; 0x50
40009750:	e89b0c00 	ldm	fp, {sl, fp}
40009754:	e3a08002 	mov	r8, #2
40009758:	eafffee6 	b	400092f8 <_dtoa_r+0xa10>
4000975c:	e1a01005 	mov	r1, r5
40009760:	e1a00004 	mov	r0, r4
40009764:	eb0004c2 	bl	4000aa74 <_Bfree>
40009768:	eafffe62 	b	400090f8 <_dtoa_r+0x810>
4000976c:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40009770:	e28db050 	add	fp, sp, #80	; 0x50
40009774:	e89b0c00 	ldm	fp, {sl, fp}
40009778:	eafffd33 	b	40008c4c <_dtoa_r+0x364>
4000977c:	e59dc018 	ldr	ip, [sp, #24]
40009780:	e26c5000 	rsb	r5, ip, #0
40009784:	e3550000 	cmp	r5, #0
40009788:	0a00015c 	beq	40009d00 <_dtoa_r+0x1418>
4000978c:	e51f391c 	ldr	r3, [pc, #-2332]	; 40008e78 <_dtoa_r+0x590>
40009790:	e205200f 	and	r2, r5, #15
40009794:	e0833182 	add	r3, r3, r2, lsl #3
40009798:	e893000c 	ldm	r3, {r2, r3}
4000979c:	e28d1050 	add	r1, sp, #80	; 0x50
400097a0:	e8910003 	ldm	r1, {r0, r1}
400097a4:	eb0011b6 	bl	4000de84 <__aeabi_dmul>
400097a8:	e1b05245 	asrs	r5, r5, #4
400097ac:	e1a06000 	mov	r6, r0
400097b0:	e1a07001 	mov	r7, r1
400097b4:	0a0001fd 	beq	40009fb0 <_dtoa_r+0x16c8>
400097b8:	e51f994c 	ldr	r9, [pc, #-2380]	; 40008e74 <_dtoa_r+0x58c>
400097bc:	e3a08002 	mov	r8, #2
400097c0:	e3150001 	tst	r5, #1
400097c4:	1899000c 	ldmne	r9, {r2, r3}
400097c8:	12888001 	addne	r8, r8, #1
400097cc:	1b0011ac 	blne	4000de84 <__aeabi_dmul>
400097d0:	e1b050c5 	asrs	r5, r5, #1
400097d4:	e2899008 	add	r9, r9, #8
400097d8:	1afffff8 	bne	400097c0 <_dtoa_r+0xed8>
400097dc:	e1a06000 	mov	r6, r0
400097e0:	e1a07001 	mov	r7, r1
400097e4:	eafffed8 	b	4000934c <_dtoa_r+0xa64>
400097e8:	e3a06000 	mov	r6, #0
400097ec:	e1a08006 	mov	r8, r6
400097f0:	eafffe2e 	b	400090b0 <_dtoa_r+0x7c8>
400097f4:	e51f1984 	ldr	r1, [pc, #-2436]	; 40008e78 <_dtoa_r+0x590>
400097f8:	e24ca001 	sub	sl, ip, #1
400097fc:	e081118a 	add	r1, r1, sl, lsl #3
40009800:	e1a02008 	mov	r2, r8
40009804:	e1a03009 	mov	r3, r9
40009808:	e8910003 	ldm	r1, {r0, r1}
4000980c:	e58dc00c 	str	ip, [sp, #12]
40009810:	eb00119b 	bl	4000de84 <__aeabi_dmul>
40009814:	e58d0048 	str	r0, [sp, #72]	; 0x48
40009818:	e58d104c 	str	r1, [sp, #76]	; 0x4c
4000981c:	e1a01007 	mov	r1, r7
40009820:	e1a00006 	mov	r0, r6
40009824:	eb00130e 	bl	4000e464 <__aeabi_d2iz>
40009828:	e1a05000 	mov	r5, r0
4000982c:	eb00115d 	bl	4000dda8 <__aeabi_i2d>
40009830:	e1a02000 	mov	r2, r0
40009834:	e1a03001 	mov	r3, r1
40009838:	e1a00006 	mov	r0, r6
4000983c:	e1a01007 	mov	r1, r7
40009840:	eb00108a 	bl	4000da70 <__aeabi_dsub>
40009844:	e59dc00c 	ldr	ip, [sp, #12]
40009848:	e1a07001 	mov	r7, r1
4000984c:	e59d1020 	ldr	r1, [sp, #32]
40009850:	e59d2020 	ldr	r2, [sp, #32]
40009854:	e2855030 	add	r5, r5, #48	; 0x30
40009858:	e2811001 	add	r1, r1, #1
4000985c:	e35c0001 	cmp	ip, #1
40009860:	e5c25000 	strb	r5, [r2]
40009864:	e1a06000 	mov	r6, r0
40009868:	e58d1058 	str	r1, [sp, #88]	; 0x58
4000986c:	e1a05001 	mov	r5, r1
40009870:	0a00001a 	beq	400098e0 <_dtoa_r+0xff8>
40009874:	e59d3020 	ldr	r3, [sp, #32]
40009878:	e2439001 	sub	r9, r3, #1
4000987c:	e089900c 	add	r9, r9, ip
40009880:	e1a05003 	mov	r5, r3
40009884:	e1a00006 	mov	r0, r6
40009888:	e1a01007 	mov	r1, r7
4000988c:	e3a02000 	mov	r2, #0
40009890:	e51f3a18 	ldr	r3, [pc, #-2584]	; 40008e80 <_dtoa_r+0x598>
40009894:	eb00117a 	bl	4000de84 <__aeabi_dmul>
40009898:	e1a07001 	mov	r7, r1
4000989c:	e1a06000 	mov	r6, r0
400098a0:	eb0012ef 	bl	4000e464 <__aeabi_d2iz>
400098a4:	e1a08000 	mov	r8, r0
400098a8:	eb00113e 	bl	4000dda8 <__aeabi_i2d>
400098ac:	e2888030 	add	r8, r8, #48	; 0x30
400098b0:	e1a02000 	mov	r2, r0
400098b4:	e1a03001 	mov	r3, r1
400098b8:	e1a00006 	mov	r0, r6
400098bc:	e1a01007 	mov	r1, r7
400098c0:	eb00106a 	bl	4000da70 <__aeabi_dsub>
400098c4:	e5e58001 	strb	r8, [r5, #1]!
400098c8:	e1550009 	cmp	r5, r9
400098cc:	1affffee 	bne	4000988c <_dtoa_r+0xfa4>
400098d0:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
400098d4:	e1a06000 	mov	r6, r0
400098d8:	e1a07001 	mov	r7, r1
400098dc:	e08c500a 	add	r5, ip, sl
400098e0:	e3a02000 	mov	r2, #0
400098e4:	e51f3a64 	ldr	r3, [pc, #-2660]	; 40008e88 <_dtoa_r+0x5a0>
400098e8:	e28d1048 	add	r1, sp, #72	; 0x48
400098ec:	e8910003 	ldm	r1, {r0, r1}
400098f0:	eb00105f 	bl	4000da74 <__adddf3>
400098f4:	e1a02006 	mov	r2, r6
400098f8:	e1a03007 	mov	r3, r7
400098fc:	eb0012c0 	bl	4000e404 <__aeabi_dcmplt>
40009900:	e3500000 	cmp	r0, #0
40009904:	0a000101 	beq	40009d10 <_dtoa_r+0x1428>
40009908:	e59d9020 	ldr	r9, [sp, #32]
4000990c:	e5558001 	ldrb	r8, [r5, #-1]
40009910:	eafffd45 	b	40008e2c <_dtoa_r+0x544>
40009914:	e5963010 	ldr	r3, [r6, #16]
40009918:	e0863103 	add	r3, r6, r3, lsl #2
4000991c:	e5930010 	ldr	r0, [r3, #16]
40009920:	eb0004cb 	bl	4000ac54 <__hi0bits>
40009924:	e2600020 	rsb	r0, r0, #32
40009928:	eafffda7 	b	40008fcc <_dtoa_r+0x6e4>
4000992c:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40009930:	e1a01006 	mov	r1, r6
40009934:	eb000609 	bl	4000b160 <__mcmp>
40009938:	e3500000 	cmp	r0, #0
4000993c:	aafffdc4 	bge	40009054 <_dtoa_r+0x76c>
40009940:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009944:	e1a00004 	mov	r0, r4
40009948:	e3a0200a 	mov	r2, #10
4000994c:	e3a03000 	mov	r3, #0
40009950:	eb00044e 	bl	4000aa90 <__multadd>
40009954:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40009958:	e35c0000 	cmp	ip, #0
4000995c:	e59dc018 	ldr	ip, [sp, #24]
40009960:	e24cc001 	sub	ip, ip, #1
40009964:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009968:	e58dc018 	str	ip, [sp, #24]
4000996c:	1a000030 	bne	40009a34 <_dtoa_r+0x114c>
40009970:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009974:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009978:	e35c0000 	cmp	ip, #0
4000997c:	c3a03000 	movgt	r3, #0
40009980:	d3a03001 	movle	r3, #1
40009984:	e3510002 	cmp	r1, #2
40009988:	d3a03000 	movle	r3, #0
4000998c:	e3530000 	cmp	r3, #0
40009990:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009994:	0affff36 	beq	40009674 <_dtoa_r+0xd8c>
40009998:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
4000999c:	e58dc028 	str	ip, [sp, #40]	; 0x28
400099a0:	eafffdb4 	b	40009078 <_dtoa_r+0x790>
400099a4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400099a8:	e35c0000 	cmp	ip, #0
400099ac:	1a000132 	bne	40009e7c <_dtoa_r+0x1594>
400099b0:	e3a02000 	mov	r2, #0
400099b4:	e51f3b40 	ldr	r3, [pc, #-2880]	; 40008e7c <_dtoa_r+0x594>
400099b8:	e28d1010 	add	r1, sp, #16
400099bc:	e8910003 	ldm	r1, {r0, r1}
400099c0:	eb00112f 	bl	4000de84 <__aeabi_dmul>
400099c4:	e1a0200a 	mov	r2, sl
400099c8:	e1a0300b 	mov	r3, fp
400099cc:	eb001298 	bl	4000e434 <__aeabi_dcmpge>
400099d0:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
400099d4:	e3500000 	cmp	r0, #0
400099d8:	e1a08006 	mov	r8, r6
400099dc:	1affff19 	bne	40009648 <_dtoa_r+0xd60>
400099e0:	eafffdb2 	b	400090b0 <_dtoa_r+0x7c8>
400099e4:	e35a0000 	cmp	sl, #0
400099e8:	1afffd72 	bne	40008fb8 <_dtoa_r+0x6d0>
400099ec:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
400099f0:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
400099f4:	e3530000 	cmp	r3, #0
400099f8:	11a0700a 	movne	r7, sl
400099fc:	1afffd6e 	bne	40008fbc <_dtoa_r+0x6d4>
40009a00:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
40009a04:	e1a07a27 	lsr	r7, r7, #20
40009a08:	e1a07a07 	lsl	r7, r7, #20
40009a0c:	e3570000 	cmp	r7, #0
40009a10:	0afffd69 	beq	40008fbc <_dtoa_r+0x6d4>
40009a14:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009a18:	e28cc001 	add	ip, ip, #1
40009a1c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009a20:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40009a24:	e28cc001 	add	ip, ip, #1
40009a28:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009a2c:	e3a07001 	mov	r7, #1
40009a30:	eafffd61 	b	40008fbc <_dtoa_r+0x6d4>
40009a34:	e3a03000 	mov	r3, #0
40009a38:	e1a01008 	mov	r1, r8
40009a3c:	e1a00004 	mov	r0, r4
40009a40:	e3a0200a 	mov	r2, #10
40009a44:	eb000411 	bl	4000aa90 <__multadd>
40009a48:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009a4c:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
40009a50:	e35c0000 	cmp	ip, #0
40009a54:	c3a03000 	movgt	r3, #0
40009a58:	d3a03001 	movle	r3, #1
40009a5c:	e3510002 	cmp	r1, #2
40009a60:	d3a03000 	movle	r3, #0
40009a64:	e3530000 	cmp	r3, #0
40009a68:	e1a08000 	mov	r8, r0
40009a6c:	058dc028 	streq	ip, [sp, #40]	; 0x28
40009a70:	1affffc8 	bne	40009998 <_dtoa_r+0x10b0>
40009a74:	e3550000 	cmp	r5, #0
40009a78:	da000004 	ble	40009a90 <_dtoa_r+0x11a8>
40009a7c:	e1a01008 	mov	r1, r8
40009a80:	e1a02005 	mov	r2, r5
40009a84:	e1a00004 	mov	r0, r4
40009a88:	eb000571 	bl	4000b054 <__lshift>
40009a8c:	e1a08000 	mov	r8, r0
40009a90:	e3570000 	cmp	r7, #0
40009a94:	01a0c008 	moveq	ip, r8
40009a98:	1a0000f9 	bne	40009e84 <_dtoa_r+0x159c>
40009a9c:	e59d1020 	ldr	r1, [sp, #32]
40009aa0:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40009aa4:	e59d2020 	ldr	r2, [sp, #32]
40009aa8:	e2811001 	add	r1, r1, #1
40009aac:	e58d1058 	str	r1, [sp, #88]	; 0x58
40009ab0:	e0822003 	add	r2, r2, r3
40009ab4:	e20a1001 	and	r1, sl, #1
40009ab8:	e1a07006 	mov	r7, r6
40009abc:	e58d202c 	str	r2, [sp, #44]	; 0x2c
40009ac0:	e58d1028 	str	r1, [sp, #40]	; 0x28
40009ac4:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40009ac8:	e1a0900c 	mov	r9, ip
40009acc:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40009ad0:	ea000008 	b	40009af8 <_dtoa_r+0x1210>
40009ad4:	eb0003ed 	bl	4000aa90 <__multadd>
40009ad8:	e1a01009 	mov	r1, r9
40009adc:	e1a08000 	mov	r8, r0
40009ae0:	e3a0200a 	mov	r2, #10
40009ae4:	e1a00004 	mov	r0, r4
40009ae8:	e3a03000 	mov	r3, #0
40009aec:	eb0003e7 	bl	4000aa90 <__multadd>
40009af0:	e1a09000 	mov	r9, r0
40009af4:	e2855001 	add	r5, r5, #1
40009af8:	e1a01007 	mov	r1, r7
40009afc:	e1a00006 	mov	r0, r6
40009b00:	ebfffb00 	bl	40008708 <quorem>
40009b04:	e1a01008 	mov	r1, r8
40009b08:	e1a0a000 	mov	sl, r0
40009b0c:	e1a00006 	mov	r0, r6
40009b10:	eb000592 	bl	4000b160 <__mcmp>
40009b14:	e1a02009 	mov	r2, r9
40009b18:	e1a0b000 	mov	fp, r0
40009b1c:	e1a01007 	mov	r1, r7
40009b20:	e1a00004 	mov	r0, r4
40009b24:	eb0005a5 	bl	4000b1c0 <__mdiff>
40009b28:	e590200c 	ldr	r2, [r0, #12]
40009b2c:	e245c001 	sub	ip, r5, #1
40009b30:	e3520000 	cmp	r2, #0
40009b34:	e28a2030 	add	r2, sl, #48	; 0x30
40009b38:	e1a03000 	mov	r3, r0
40009b3c:	e58d201c 	str	r2, [sp, #28]
40009b40:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009b44:	1a000030 	bne	40009c0c <_dtoa_r+0x1324>
40009b48:	e1a01003 	mov	r1, r3
40009b4c:	e1a00006 	mov	r0, r6
40009b50:	e58d300c 	str	r3, [sp, #12]
40009b54:	eb000581 	bl	4000b160 <__mcmp>
40009b58:	e59d300c 	ldr	r3, [sp, #12]
40009b5c:	e1a02000 	mov	r2, r0
40009b60:	e1a01003 	mov	r1, r3
40009b64:	e1a00004 	mov	r0, r4
40009b68:	e58d200c 	str	r2, [sp, #12]
40009b6c:	eb0003c0 	bl	4000aa74 <_Bfree>
40009b70:	e59d200c 	ldr	r2, [sp, #12]
40009b74:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009b78:	e192c00c 	orrs	ip, r2, ip
40009b7c:	1a000002 	bne	40009b8c <_dtoa_r+0x12a4>
40009b80:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009b84:	e35c0000 	cmp	ip, #0
40009b88:	0a0000f7 	beq	40009f6c <_dtoa_r+0x1684>
40009b8c:	e35b0000 	cmp	fp, #0
40009b90:	ba000092 	blt	40009de0 <_dtoa_r+0x14f8>
40009b94:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009b98:	e19bc00c 	orrs	ip, fp, ip
40009b9c:	1a000002 	bne	40009bac <_dtoa_r+0x12c4>
40009ba0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009ba4:	e35c0000 	cmp	ip, #0
40009ba8:	0a00008c 	beq	40009de0 <_dtoa_r+0x14f8>
40009bac:	e3520000 	cmp	r2, #0
40009bb0:	ca0000d1 	bgt	40009efc <_dtoa_r+0x1614>
40009bb4:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009bb8:	e59d201c 	ldr	r2, [sp, #28]
40009bbc:	e155000c 	cmp	r5, ip
40009bc0:	e5452001 	strb	r2, [r5, #-1]
40009bc4:	e1a0b005 	mov	fp, r5
40009bc8:	0a0000da 	beq	40009f38 <_dtoa_r+0x1650>
40009bcc:	e1a01006 	mov	r1, r6
40009bd0:	e3a0200a 	mov	r2, #10
40009bd4:	e3a03000 	mov	r3, #0
40009bd8:	e1a00004 	mov	r0, r4
40009bdc:	eb0003ab 	bl	4000aa90 <__multadd>
40009be0:	e1580009 	cmp	r8, r9
40009be4:	e1a06000 	mov	r6, r0
40009be8:	e1a01008 	mov	r1, r8
40009bec:	e1a00004 	mov	r0, r4
40009bf0:	e3a0200a 	mov	r2, #10
40009bf4:	e3a03000 	mov	r3, #0
40009bf8:	1affffb5 	bne	40009ad4 <_dtoa_r+0x11ec>
40009bfc:	eb0003a3 	bl	4000aa90 <__multadd>
40009c00:	e1a08000 	mov	r8, r0
40009c04:	e1a09000 	mov	r9, r0
40009c08:	eaffffb9 	b	40009af4 <_dtoa_r+0x120c>
40009c0c:	e3a02001 	mov	r2, #1
40009c10:	eaffffd2 	b	40009b60 <_dtoa_r+0x1278>
40009c14:	e3a0c001 	mov	ip, #1
40009c18:	e58dc038 	str	ip, [sp, #56]	; 0x38
40009c1c:	eafffe59 	b	40009588 <_dtoa_r+0xca0>
40009c20:	e3a03001 	mov	r3, #1
40009c24:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40009c28:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009c2c:	e58d3028 	str	r3, [sp, #40]	; 0x28
40009c30:	e3a01000 	mov	r1, #0
40009c34:	e0035005 	and	r5, r3, r5
40009c38:	e5841044 	str	r1, [r4, #68]	; 0x44
40009c3c:	eafffd91 	b	40009288 <_dtoa_r+0x9a0>
40009c40:	e35c000e 	cmp	ip, #14
40009c44:	83a03000 	movhi	r3, #0
40009c48:	93a03001 	movls	r3, #1
40009c4c:	eafffff7 	b	40009c30 <_dtoa_r+0x1348>
40009c50:	e28d1030 	add	r1, sp, #48	; 0x30
40009c54:	e8910006 	ldm	r1, {r1, r2}
40009c58:	e1a00004 	mov	r0, r4
40009c5c:	eb0004bb 	bl	4000af50 <__pow5mult>
40009c60:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009c64:	eafffcc4 	b	40008f7c <_dtoa_r+0x694>
40009c68:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009c6c:	e35c0000 	cmp	ip, #0
40009c70:	0afffe54 	beq	400095c8 <_dtoa_r+0xce0>
40009c74:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009c78:	e35c0000 	cmp	ip, #0
40009c7c:	dafffebb 	ble	40009770 <_dtoa_r+0xe88>
40009c80:	e3a02000 	mov	r2, #0
40009c84:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 40008e80 <_dtoa_r+0x598>
40009c88:	e1a00006 	mov	r0, r6
40009c8c:	e1a01007 	mov	r1, r7
40009c90:	eb00107b 	bl	4000de84 <__aeabi_dmul>
40009c94:	e1a06000 	mov	r6, r0
40009c98:	e2880001 	add	r0, r8, #1
40009c9c:	e1a07001 	mov	r7, r1
40009ca0:	eb001040 	bl	4000dda8 <__aeabi_i2d>
40009ca4:	e1a02000 	mov	r2, r0
40009ca8:	e1a03001 	mov	r3, r1
40009cac:	e1a00006 	mov	r0, r6
40009cb0:	e1a01007 	mov	r1, r7
40009cb4:	eb001072 	bl	4000de84 <__aeabi_dmul>
40009cb8:	e3a02000 	mov	r2, #0
40009cbc:	e51f3e40 	ldr	r3, [pc, #-3648]	; 40008e84 <_dtoa_r+0x59c>
40009cc0:	eb000f6b 	bl	4000da74 <__adddf3>
40009cc4:	e59dc018 	ldr	ip, [sp, #24]
40009cc8:	e24cc001 	sub	ip, ip, #1
40009ccc:	e58dc060 	str	ip, [sp, #96]	; 0x60
40009cd0:	e1a08000 	mov	r8, r0
40009cd4:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40009cd8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009cdc:	eafffdb4 	b	400093b4 <_dtoa_r+0xacc>
40009ce0:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009ce4:	e58d2020 	str	r2, [sp, #32]
40009ce8:	e28cc001 	add	ip, ip, #1
40009cec:	e3a02030 	mov	r2, #48	; 0x30
40009cf0:	e5c32000 	strb	r2, [r3]
40009cf4:	e58dc018 	str	ip, [sp, #24]
40009cf8:	e3a02031 	mov	r2, #49	; 0x31
40009cfc:	eafffc6f 	b	40008ec0 <_dtoa_r+0x5d8>
40009d00:	e28d7050 	add	r7, sp, #80	; 0x50
40009d04:	e89700c0 	ldm	r7, {r6, r7}
40009d08:	e3a08002 	mov	r8, #2
40009d0c:	eafffd8e 	b	4000934c <_dtoa_r+0xa64>
40009d10:	e28d3048 	add	r3, sp, #72	; 0x48
40009d14:	e893000c 	ldm	r3, {r2, r3}
40009d18:	e3a00000 	mov	r0, #0
40009d1c:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 40008e88 <_dtoa_r+0x5a0>
40009d20:	eb000f52 	bl	4000da70 <__aeabi_dsub>
40009d24:	e1a02006 	mov	r2, r6
40009d28:	e1a03007 	mov	r3, r7
40009d2c:	eb0011c6 	bl	4000e44c <__aeabi_dcmpgt>
40009d30:	e3500000 	cmp	r0, #0
40009d34:	0afffe8d 	beq	40009770 <_dtoa_r+0xe88>
40009d38:	e5552001 	ldrb	r2, [r5, #-1]
40009d3c:	e3520030 	cmp	r2, #48	; 0x30
40009d40:	e1a03005 	mov	r3, r5
40009d44:	e2455001 	sub	r5, r5, #1
40009d48:	0afffffa 	beq	40009d38 <_dtoa_r+0x1450>
40009d4c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009d50:	e59d9020 	ldr	r9, [sp, #32]
40009d54:	e58dc018 	str	ip, [sp, #24]
40009d58:	e58d3020 	str	r3, [sp, #32]
40009d5c:	eafffce8 	b	40009104 <_dtoa_r+0x81c>
40009d60:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009d64:	e1a00004 	mov	r0, r4
40009d68:	eb000478 	bl	4000af50 <__pow5mult>
40009d6c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009d70:	eafffc81 	b	40008f7c <_dtoa_r+0x694>
40009d74:	e59dc018 	ldr	ip, [sp, #24]
40009d78:	e3a03031 	mov	r3, #49	; 0x31
40009d7c:	e28cc001 	add	ip, ip, #1
40009d80:	e59d9020 	ldr	r9, [sp, #32]
40009d84:	e58dc018 	str	ip, [sp, #24]
40009d88:	e58db020 	str	fp, [sp, #32]
40009d8c:	e5c23000 	strb	r3, [r2]
40009d90:	eafffcd0 	b	400090d8 <_dtoa_r+0x7f0>
40009d94:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
40009d98:	e35c0000 	cmp	ip, #0
40009d9c:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
40009da0:	12833e43 	addne	r3, r3, #1072	; 0x430
40009da4:	12833003 	addne	r3, r3, #3
40009da8:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
40009dac:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
40009db0:	02633036 	rsbeq	r3, r3, #54	; 0x36
40009db4:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40009db8:	eafffd0f 	b	400091fc <_dtoa_r+0x914>
40009dbc:	e59d401c 	ldr	r4, [sp, #28]
40009dc0:	e1a0500b 	mov	r5, fp
40009dc4:	e59d9020 	ldr	r9, [sp, #32]
40009dc8:	e58d5020 	str	r5, [sp, #32]
40009dcc:	eafffccc 	b	40009104 <_dtoa_r+0x81c>
40009dd0:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40009dd4:	e1a05009 	mov	r5, r9
40009dd8:	e59d9020 	ldr	r9, [sp, #32]
40009ddc:	eafffc12 	b	40008e2c <_dtoa_r+0x544>
40009de0:	e3520000 	cmp	r2, #0
40009de4:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009de8:	e1a0c009 	mov	ip, r9
40009dec:	e1a06007 	mov	r6, r7
40009df0:	e59d701c 	ldr	r7, [sp, #28]
40009df4:	da00000d 	ble	40009e30 <_dtoa_r+0x1548>
40009df8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009dfc:	e3a02001 	mov	r2, #1
40009e00:	e1a00004 	mov	r0, r4
40009e04:	e58d900c 	str	r9, [sp, #12]
40009e08:	eb000491 	bl	4000b054 <__lshift>
40009e0c:	e1a01006 	mov	r1, r6
40009e10:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009e14:	eb0004d1 	bl	4000b160 <__mcmp>
40009e18:	e3500000 	cmp	r0, #0
40009e1c:	e59dc00c 	ldr	ip, [sp, #12]
40009e20:	da00005a 	ble	40009f90 <_dtoa_r+0x16a8>
40009e24:	e3570039 	cmp	r7, #57	; 0x39
40009e28:	0a000048 	beq	40009f50 <_dtoa_r+0x1668>
40009e2c:	e28a7031 	add	r7, sl, #49	; 0x31
40009e30:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
40009e34:	e2831001 	add	r1, r3, #1
40009e38:	e59d9020 	ldr	r9, [sp, #32]
40009e3c:	e1a05008 	mov	r5, r8
40009e40:	e5c37000 	strb	r7, [r3]
40009e44:	e1a0800c 	mov	r8, ip
40009e48:	e58d1020 	str	r1, [sp, #32]
40009e4c:	eafffca1 	b	400090d8 <_dtoa_r+0x7f0>
40009e50:	1a000001 	bne	40009e5c <_dtoa_r+0x1574>
40009e54:	e3170001 	tst	r7, #1
40009e58:	1afffe29 	bne	40009704 <_dtoa_r+0xe1c>
40009e5c:	e55b2001 	ldrb	r2, [fp, #-1]
40009e60:	e3520030 	cmp	r2, #48	; 0x30
40009e64:	e1a0300b 	mov	r3, fp
40009e68:	e24bb001 	sub	fp, fp, #1
40009e6c:	0afffffa 	beq	40009e5c <_dtoa_r+0x1574>
40009e70:	e59d9020 	ldr	r9, [sp, #32]
40009e74:	e58d3020 	str	r3, [sp, #32]
40009e78:	eafffc96 	b	400090d8 <_dtoa_r+0x7f0>
40009e7c:	e3a06000 	mov	r6, #0
40009e80:	eafffdef 	b	40009644 <_dtoa_r+0xd5c>
40009e84:	e5981004 	ldr	r1, [r8, #4]
40009e88:	e1a00004 	mov	r0, r4
40009e8c:	eb0002d5 	bl	4000a9e8 <_Balloc>
40009e90:	e5982010 	ldr	r2, [r8, #16]
40009e94:	e2822002 	add	r2, r2, #2
40009e98:	e1a05000 	mov	r5, r0
40009e9c:	e1a02102 	lsl	r2, r2, #2
40009ea0:	e288100c 	add	r1, r8, #12
40009ea4:	e280000c 	add	r0, r0, #12
40009ea8:	eb000290 	bl	4000a8f0 <memcpy>
40009eac:	e1a00004 	mov	r0, r4
40009eb0:	e1a01005 	mov	r1, r5
40009eb4:	e3a02001 	mov	r2, #1
40009eb8:	eb000465 	bl	4000b054 <__lshift>
40009ebc:	e1a0c000 	mov	ip, r0
40009ec0:	eafffef5 	b	40009a9c <_dtoa_r+0x11b4>
40009ec4:	e28d1010 	add	r1, sp, #16
40009ec8:	e8910003 	ldm	r1, {r0, r1}
40009ecc:	e1a02006 	mov	r2, r6
40009ed0:	e1a03007 	mov	r3, r7
40009ed4:	eb001144 	bl	4000e3ec <__aeabi_dcmpeq>
40009ed8:	e3500000 	cmp	r0, #0
40009edc:	0affffb8 	beq	40009dc4 <_dtoa_r+0x14dc>
40009ee0:	e3180001 	tst	r8, #1
40009ee4:	e59d9020 	ldr	r9, [sp, #32]
40009ee8:	0affffb6 	beq	40009dc8 <_dtoa_r+0x14e0>
40009eec:	e59dc018 	ldr	ip, [sp, #24]
40009ef0:	e58dc060 	str	ip, [sp, #96]	; 0x60
40009ef4:	e5558001 	ldrb	r8, [r5, #-1]
40009ef8:	eafffbcb 	b	40008e2c <_dtoa_r+0x544>
40009efc:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009f00:	e1a06007 	mov	r6, r7
40009f04:	e59d701c 	ldr	r7, [sp, #28]
40009f08:	e3570039 	cmp	r7, #57	; 0x39
40009f0c:	e1a0c009 	mov	ip, r9
40009f10:	0a00000e 	beq	40009f50 <_dtoa_r+0x1668>
40009f14:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
40009f18:	e2877001 	add	r7, r7, #1
40009f1c:	e2831001 	add	r1, r3, #1
40009f20:	e59d9020 	ldr	r9, [sp, #32]
40009f24:	e1a05008 	mov	r5, r8
40009f28:	e5c37000 	strb	r7, [r3]
40009f2c:	e58d1020 	str	r1, [sp, #32]
40009f30:	e1a0800c 	mov	r8, ip
40009f34:	eafffc67 	b	400090d8 <_dtoa_r+0x7f0>
40009f38:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009f3c:	e1a05008 	mov	r5, r8
40009f40:	e1a06007 	mov	r6, r7
40009f44:	e1a08009 	mov	r8, r9
40009f48:	e59d701c 	ldr	r7, [sp, #28]
40009f4c:	eafffde3 	b	400096e0 <_dtoa_r+0xdf8>
40009f50:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
40009f54:	e3a03039 	mov	r3, #57	; 0x39
40009f58:	e1a05008 	mov	r5, r8
40009f5c:	e5c23000 	strb	r3, [r2]
40009f60:	e1a0800c 	mov	r8, ip
40009f64:	e282b001 	add	fp, r2, #1
40009f68:	eafffde9 	b	40009714 <_dtoa_r+0xe2c>
40009f6c:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009f70:	e1a06007 	mov	r6, r7
40009f74:	e59d701c 	ldr	r7, [sp, #28]
40009f78:	e3570039 	cmp	r7, #57	; 0x39
40009f7c:	e1a0c009 	mov	ip, r9
40009f80:	0afffff2 	beq	40009f50 <_dtoa_r+0x1668>
40009f84:	e35b0000 	cmp	fp, #0
40009f88:	caffffa7 	bgt	40009e2c <_dtoa_r+0x1544>
40009f8c:	eaffffa7 	b	40009e30 <_dtoa_r+0x1548>
40009f90:	1affffa6 	bne	40009e30 <_dtoa_r+0x1548>
40009f94:	e3170001 	tst	r7, #1
40009f98:	0affffa4 	beq	40009e30 <_dtoa_r+0x1548>
40009f9c:	eaffffa0 	b	40009e24 <_dtoa_r+0x153c>
40009fa0:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40009fa4:	e59d9020 	ldr	r9, [sp, #32]
40009fa8:	e58dc020 	str	ip, [sp, #32]
40009fac:	eafffc54 	b	40009104 <_dtoa_r+0x81c>
40009fb0:	e3a08002 	mov	r8, #2
40009fb4:	eafffce4 	b	4000934c <_dtoa_r+0xa64>
40009fb8:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009fbc:	e58dc018 	str	ip, [sp, #24]
40009fc0:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40009fc4:	e59d9020 	ldr	r9, [sp, #32]
40009fc8:	e58dc020 	str	ip, [sp, #32]
40009fcc:	eafffc4c 	b	40009104 <_dtoa_r+0x81c>
40009fd0:	1263303c 	rsbne	r3, r3, #60	; 0x3c
40009fd4:	0afffc0b 	beq	40009008 <_dtoa_r+0x720>
40009fd8:	eafffc03 	b	40008fec <_dtoa_r+0x704>
40009fdc:	e1a00000 	nop			; (mov r0, r0)

40009fe0 <_setlocale_r>:
40009fe0:	e92d4010 	push	{r4, lr}
40009fe4:	e2524000 	subs	r4, r2, #0
40009fe8:	0a000004 	beq	4000a000 <_setlocale_r+0x20>
40009fec:	e1a00004 	mov	r0, r4
40009ff0:	e59f104c 	ldr	r1, [pc, #76]	; 4000a044 <_setlocale_r+0x64>
40009ff4:	eb0005f2 	bl	4000b7c4 <strcmp>
40009ff8:	e3500000 	cmp	r0, #0
40009ffc:	1a000002 	bne	4000a00c <_setlocale_r+0x2c>
4000a000:	e59f0040 	ldr	r0, [pc, #64]	; 4000a048 <_setlocale_r+0x68>
4000a004:	e8bd4010 	pop	{r4, lr}
4000a008:	e12fff1e 	bx	lr
4000a00c:	e1a00004 	mov	r0, r4
4000a010:	e59f1030 	ldr	r1, [pc, #48]	; 4000a048 <_setlocale_r+0x68>
4000a014:	eb0005ea 	bl	4000b7c4 <strcmp>
4000a018:	e3500000 	cmp	r0, #0
4000a01c:	0afffff7 	beq	4000a000 <_setlocale_r+0x20>
4000a020:	e1a00004 	mov	r0, r4
4000a024:	e59f1020 	ldr	r1, [pc, #32]	; 4000a04c <_setlocale_r+0x6c>
4000a028:	eb0005e5 	bl	4000b7c4 <strcmp>
4000a02c:	e59f3014 	ldr	r3, [pc, #20]	; 4000a048 <_setlocale_r+0x68>
4000a030:	e3500000 	cmp	r0, #0
4000a034:	01a00003 	moveq	r0, r3
4000a038:	13a00000 	movne	r0, #0
4000a03c:	e8bd4010 	pop	{r4, lr}
4000a040:	e12fff1e 	bx	lr
4000a044:	40017704 	andmi	r7, r1, r4, lsl #14
4000a048:	400176ac 	andmi	r7, r1, ip, lsr #13
4000a04c:	40017658 	andmi	r7, r1, r8, asr r6

4000a050 <__locale_charset>:
4000a050:	e59f0000 	ldr	r0, [pc]	; 4000a058 <__locale_charset+0x8>
4000a054:	e12fff1e 	bx	lr
4000a058:	40017e28 	andmi	r7, r1, r8, lsr #28

4000a05c <__locale_mb_cur_max>:
4000a05c:	e59f3004 	ldr	r3, [pc, #4]	; 4000a068 <__locale_mb_cur_max+0xc>
4000a060:	e5930020 	ldr	r0, [r3, #32]
4000a064:	e12fff1e 	bx	lr
4000a068:	40017e28 	andmi	r7, r1, r8, lsr #28

4000a06c <__locale_msgcharset>:
4000a06c:	e59f0000 	ldr	r0, [pc]	; 4000a074 <__locale_msgcharset+0x8>
4000a070:	e12fff1e 	bx	lr
4000a074:	40017e4c 	andmi	r7, r1, ip, asr #28

4000a078 <__locale_cjk_lang>:
4000a078:	e3a00000 	mov	r0, #0
4000a07c:	e12fff1e 	bx	lr

4000a080 <_localeconv_r>:
4000a080:	e59f0000 	ldr	r0, [pc]	; 4000a088 <_localeconv_r+0x8>
4000a084:	e12fff1e 	bx	lr
4000a088:	40017e6c 	andmi	r7, r1, ip, ror #28

4000a08c <setlocale>:
4000a08c:	e59f300c 	ldr	r3, [pc, #12]	; 4000a0a0 <setlocale+0x14>
4000a090:	e1a02001 	mov	r2, r1
4000a094:	e1a01000 	mov	r1, r0
4000a098:	e5930000 	ldr	r0, [r3]
4000a09c:	eaffffcf 	b	40009fe0 <_setlocale_r>
4000a0a0:	400179f8 	strdmi	r7, [r1], -r8

4000a0a4 <localeconv>:
4000a0a4:	e59f0000 	ldr	r0, [pc]	; 4000a0ac <localeconv+0x8>
4000a0a8:	e12fff1e 	bx	lr
4000a0ac:	40017e6c 	andmi	r7, r1, ip, ror #28

4000a0b0 <_malloc_r>:
4000a0b0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a0b4:	e281500b 	add	r5, r1, #11
4000a0b8:	e3550016 	cmp	r5, #22
4000a0bc:	83c55007 	bichi	r5, r5, #7
4000a0c0:	81a03fa5 	lsrhi	r3, r5, #31
4000a0c4:	93a03000 	movls	r3, #0
4000a0c8:	93a05010 	movls	r5, #16
4000a0cc:	e1550001 	cmp	r5, r1
4000a0d0:	21a01003 	movcs	r1, r3
4000a0d4:	33831001 	orrcc	r1, r3, #1
4000a0d8:	e3510000 	cmp	r1, #0
4000a0dc:	13a0300c 	movne	r3, #12
4000a0e0:	e24dd00c 	sub	sp, sp, #12
4000a0e4:	e1a06000 	mov	r6, r0
4000a0e8:	15803000 	strne	r3, [r0]
4000a0ec:	13a04000 	movne	r4, #0
4000a0f0:	1a000015 	bne	4000a14c <_malloc_r+0x9c>
4000a0f4:	eb000239 	bl	4000a9e0 <__malloc_lock>
4000a0f8:	e3550f7e 	cmp	r5, #504	; 0x1f8
4000a0fc:	2a000016 	bcs	4000a15c <_malloc_r+0xac>
4000a100:	e59f76c8 	ldr	r7, [pc, #1736]	; 4000a7d0 <_malloc_r+0x720>
4000a104:	e1a0e1a5 	lsr	lr, r5, #3
4000a108:	e087318e 	add	r3, r7, lr, lsl #3
4000a10c:	e593400c 	ldr	r4, [r3, #12]
4000a110:	e1540003 	cmp	r4, r3
4000a114:	0a000145 	beq	4000a630 <_malloc_r+0x580>
4000a118:	e5943004 	ldr	r3, [r4, #4]
4000a11c:	e3c33003 	bic	r3, r3, #3
4000a120:	e0843003 	add	r3, r4, r3
4000a124:	e593c004 	ldr	ip, [r3, #4]
4000a128:	e2841008 	add	r1, r4, #8
4000a12c:	e8910006 	ldm	r1, {r1, r2}
4000a130:	e38cc001 	orr	ip, ip, #1
4000a134:	e581200c 	str	r2, [r1, #12]
4000a138:	e1a00006 	mov	r0, r6
4000a13c:	e5821008 	str	r1, [r2, #8]
4000a140:	e583c004 	str	ip, [r3, #4]
4000a144:	eb000226 	bl	4000a9e4 <__malloc_unlock>
4000a148:	e2844008 	add	r4, r4, #8
4000a14c:	e1a00004 	mov	r0, r4
4000a150:	e28dd00c 	add	sp, sp, #12
4000a154:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a158:	e12fff1e 	bx	lr
4000a15c:	e1b0e4a5 	lsrs	lr, r5, #9
4000a160:	03a0107e 	moveq	r1, #126	; 0x7e
4000a164:	03a0e03f 	moveq	lr, #63	; 0x3f
4000a168:	1a000061 	bne	4000a2f4 <_malloc_r+0x244>
4000a16c:	e59f765c 	ldr	r7, [pc, #1628]	; 4000a7d0 <_malloc_r+0x720>
4000a170:	e0871101 	add	r1, r7, r1, lsl #2
4000a174:	e591400c 	ldr	r4, [r1, #12]
4000a178:	e1510004 	cmp	r1, r4
4000a17c:	1a000005 	bne	4000a198 <_malloc_r+0xe8>
4000a180:	ea00000a 	b	4000a1b0 <_malloc_r+0x100>
4000a184:	e3530000 	cmp	r3, #0
4000a188:	aa0000de 	bge	4000a508 <_malloc_r+0x458>
4000a18c:	e594400c 	ldr	r4, [r4, #12]
4000a190:	e1510004 	cmp	r1, r4
4000a194:	0a000005 	beq	4000a1b0 <_malloc_r+0x100>
4000a198:	e5942004 	ldr	r2, [r4, #4]
4000a19c:	e3c22003 	bic	r2, r2, #3
4000a1a0:	e0653002 	rsb	r3, r5, r2
4000a1a4:	e353000f 	cmp	r3, #15
4000a1a8:	dafffff5 	ble	4000a184 <_malloc_r+0xd4>
4000a1ac:	e24ee001 	sub	lr, lr, #1
4000a1b0:	e28ee001 	add	lr, lr, #1
4000a1b4:	e59f3614 	ldr	r3, [pc, #1556]	; 4000a7d0 <_malloc_r+0x720>
4000a1b8:	e5974010 	ldr	r4, [r7, #16]
4000a1bc:	e2838008 	add	r8, r3, #8
4000a1c0:	e1540008 	cmp	r4, r8
4000a1c4:	05931004 	ldreq	r1, [r3, #4]
4000a1c8:	0a000016 	beq	4000a228 <_malloc_r+0x178>
4000a1cc:	e5942004 	ldr	r2, [r4, #4]
4000a1d0:	e3c22003 	bic	r2, r2, #3
4000a1d4:	e0651002 	rsb	r1, r5, r2
4000a1d8:	e351000f 	cmp	r1, #15
4000a1dc:	ca000101 	bgt	4000a5e8 <_malloc_r+0x538>
4000a1e0:	e3510000 	cmp	r1, #0
4000a1e4:	e5838014 	str	r8, [r3, #20]
4000a1e8:	e5838010 	str	r8, [r3, #16]
4000a1ec:	aa000046 	bge	4000a30c <_malloc_r+0x25c>
4000a1f0:	e3520c02 	cmp	r2, #512	; 0x200
4000a1f4:	2a0000dc 	bcs	4000a56c <_malloc_r+0x4bc>
4000a1f8:	e5930004 	ldr	r0, [r3, #4]
4000a1fc:	e1a021a2 	lsr	r2, r2, #3
4000a200:	e1a01142 	asr	r1, r2, #2
4000a204:	e3a0c001 	mov	ip, #1
4000a208:	e180111c 	orr	r1, r0, ip, lsl r1
4000a20c:	e0832182 	add	r2, r3, r2, lsl #3
4000a210:	e5920008 	ldr	r0, [r2, #8]
4000a214:	e5831004 	str	r1, [r3, #4]
4000a218:	e5840008 	str	r0, [r4, #8]
4000a21c:	e584200c 	str	r2, [r4, #12]
4000a220:	e5824008 	str	r4, [r2, #8]
4000a224:	e580400c 	str	r4, [r0, #12]
4000a228:	e1a0314e 	asr	r3, lr, #2
4000a22c:	e3a00001 	mov	r0, #1
4000a230:	e1a00310 	lsl	r0, r0, r3
4000a234:	e1500001 	cmp	r0, r1
4000a238:	8a00003e 	bhi	4000a338 <_malloc_r+0x288>
4000a23c:	e1110000 	tst	r1, r0
4000a240:	1a000008 	bne	4000a268 <_malloc_r+0x1b8>
4000a244:	e1a00080 	lsl	r0, r0, #1
4000a248:	e3cee003 	bic	lr, lr, #3
4000a24c:	e1110000 	tst	r1, r0
4000a250:	e28ee004 	add	lr, lr, #4
4000a254:	1a000003 	bne	4000a268 <_malloc_r+0x1b8>
4000a258:	e1a00080 	lsl	r0, r0, #1
4000a25c:	e1110000 	tst	r1, r0
4000a260:	e28ee004 	add	lr, lr, #4
4000a264:	0afffffb 	beq	4000a258 <_malloc_r+0x1a8>
4000a268:	e087418e 	add	r4, r7, lr, lsl #3
4000a26c:	e1a0c004 	mov	ip, r4
4000a270:	e1a0900e 	mov	r9, lr
4000a274:	e59c300c 	ldr	r3, [ip, #12]
4000a278:	e15c0003 	cmp	ip, r3
4000a27c:	1a000005 	bne	4000a298 <_malloc_r+0x1e8>
4000a280:	ea0000e5 	b	4000a61c <_malloc_r+0x56c>
4000a284:	e3520000 	cmp	r2, #0
4000a288:	aa0000ee 	bge	4000a648 <_malloc_r+0x598>
4000a28c:	e593300c 	ldr	r3, [r3, #12]
4000a290:	e15c0003 	cmp	ip, r3
4000a294:	0a0000e0 	beq	4000a61c <_malloc_r+0x56c>
4000a298:	e5931004 	ldr	r1, [r3, #4]
4000a29c:	e3c11003 	bic	r1, r1, #3
4000a2a0:	e0652001 	rsb	r2, r5, r1
4000a2a4:	e352000f 	cmp	r2, #15
4000a2a8:	dafffff5 	ble	4000a284 <_malloc_r+0x1d4>
4000a2ac:	e1a04003 	mov	r4, r3
4000a2b0:	e5b4c008 	ldr	ip, [r4, #8]!
4000a2b4:	e593100c 	ldr	r1, [r3, #12]
4000a2b8:	e3859001 	orr	r9, r5, #1
4000a2bc:	e382e001 	orr	lr, r2, #1
4000a2c0:	e0835005 	add	r5, r3, r5
4000a2c4:	e5839004 	str	r9, [r3, #4]
4000a2c8:	e1a00006 	mov	r0, r6
4000a2cc:	e58c100c 	str	r1, [ip, #12]
4000a2d0:	e581c008 	str	ip, [r1, #8]
4000a2d4:	e5875014 	str	r5, [r7, #20]
4000a2d8:	e5875010 	str	r5, [r7, #16]
4000a2dc:	e585800c 	str	r8, [r5, #12]
4000a2e0:	e5858008 	str	r8, [r5, #8]
4000a2e4:	e585e004 	str	lr, [r5, #4]
4000a2e8:	e7852002 	str	r2, [r5, r2]
4000a2ec:	eb0001bc 	bl	4000a9e4 <__malloc_unlock>
4000a2f0:	eaffff95 	b	4000a14c <_malloc_r+0x9c>
4000a2f4:	e35e0004 	cmp	lr, #4
4000a2f8:	8a000091 	bhi	4000a544 <_malloc_r+0x494>
4000a2fc:	e1a0e325 	lsr	lr, r5, #6
4000a300:	e28ee038 	add	lr, lr, #56	; 0x38
4000a304:	e1a0108e 	lsl	r1, lr, #1
4000a308:	eaffff97 	b	4000a16c <_malloc_r+0xbc>
4000a30c:	e0842002 	add	r2, r4, r2
4000a310:	e5923004 	ldr	r3, [r2, #4]
4000a314:	e3833001 	orr	r3, r3, #1
4000a318:	e1a00006 	mov	r0, r6
4000a31c:	e5823004 	str	r3, [r2, #4]
4000a320:	eb0001af 	bl	4000a9e4 <__malloc_unlock>
4000a324:	e2844008 	add	r4, r4, #8
4000a328:	e1a00004 	mov	r0, r4
4000a32c:	e28dd00c 	add	sp, sp, #12
4000a330:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a334:	e12fff1e 	bx	lr
4000a338:	e5974008 	ldr	r4, [r7, #8]
4000a33c:	e5949004 	ldr	r9, [r4, #4]
4000a340:	e3c99003 	bic	r9, r9, #3
4000a344:	e1550009 	cmp	r5, r9
4000a348:	8a000002 	bhi	4000a358 <_malloc_r+0x2a8>
4000a34c:	e0653009 	rsb	r3, r5, r9
4000a350:	e353000f 	cmp	r3, #15
4000a354:	ca00005e 	bgt	4000a4d4 <_malloc_r+0x424>
4000a358:	e59fa474 	ldr	sl, [pc, #1140]	; 4000a7d4 <_malloc_r+0x724>
4000a35c:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
4000a360:	e59ab000 	ldr	fp, [sl]
4000a364:	e3730001 	cmn	r3, #1
4000a368:	e085b00b 	add	fp, r5, fp
4000a36c:	128bba01 	addne	fp, fp, #4096	; 0x1000
4000a370:	128bb00f 	addne	fp, fp, #15
4000a374:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
4000a378:	028bb010 	addeq	fp, fp, #16
4000a37c:	13cbb00f 	bicne	fp, fp, #15
4000a380:	e0842009 	add	r2, r4, r9
4000a384:	e1a00006 	mov	r0, r6
4000a388:	e1a0100b 	mov	r1, fp
4000a38c:	e58d2004 	str	r2, [sp, #4]
4000a390:	eb0004fa 	bl	4000b780 <_sbrk_r>
4000a394:	e3700001 	cmn	r0, #1
4000a398:	e1a08000 	mov	r8, r0
4000a39c:	e59d2004 	ldr	r2, [sp, #4]
4000a3a0:	0a0000ba 	beq	4000a690 <_malloc_r+0x5e0>
4000a3a4:	e1520000 	cmp	r2, r0
4000a3a8:	8a0000b6 	bhi	4000a688 <_malloc_r+0x5d8>
4000a3ac:	e59a3004 	ldr	r3, [sl, #4]
4000a3b0:	e1520008 	cmp	r2, r8
4000a3b4:	e08b3003 	add	r3, fp, r3
4000a3b8:	e58a3004 	str	r3, [sl, #4]
4000a3bc:	0a0000e8 	beq	4000a764 <_malloc_r+0x6b4>
4000a3c0:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
4000a3c4:	e3710001 	cmn	r1, #1
4000a3c8:	10622008 	rsbne	r2, r2, r8
4000a3cc:	e59f13fc 	ldr	r1, [pc, #1020]	; 4000a7d0 <_malloc_r+0x720>
4000a3d0:	10833002 	addne	r3, r3, r2
4000a3d4:	05818408 	streq	r8, [r1, #1032]	; 0x408
4000a3d8:	158a3004 	strne	r3, [sl, #4]
4000a3dc:	e2183007 	ands	r3, r8, #7
4000a3e0:	12632008 	rsbne	r2, r3, #8
4000a3e4:	10888002 	addne	r8, r8, r2
4000a3e8:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
4000a3ec:	12832008 	addne	r2, r3, #8
4000a3f0:	e088300b 	add	r3, r8, fp
4000a3f4:	03a02a01 	moveq	r2, #4096	; 0x1000
4000a3f8:	e1a03a03 	lsl	r3, r3, #20
4000a3fc:	e042ba23 	sub	fp, r2, r3, lsr #20
4000a400:	e1a0100b 	mov	r1, fp
4000a404:	e1a00006 	mov	r0, r6
4000a408:	eb0004dc 	bl	4000b780 <_sbrk_r>
4000a40c:	e3700001 	cmn	r0, #1
4000a410:	10682000 	rsbne	r2, r8, r0
4000a414:	e59a3004 	ldr	r3, [sl, #4]
4000a418:	108b2002 	addne	r2, fp, r2
4000a41c:	03a0b000 	moveq	fp, #0
4000a420:	13822001 	orrne	r2, r2, #1
4000a424:	03a02001 	moveq	r2, #1
4000a428:	e08b3003 	add	r3, fp, r3
4000a42c:	e1540007 	cmp	r4, r7
4000a430:	e5878008 	str	r8, [r7, #8]
4000a434:	e58a3004 	str	r3, [sl, #4]
4000a438:	e5882004 	str	r2, [r8, #4]
4000a43c:	e59fb390 	ldr	fp, [pc, #912]	; 4000a7d4 <_malloc_r+0x724>
4000a440:	0a00000d 	beq	4000a47c <_malloc_r+0x3cc>
4000a444:	e359000f 	cmp	r9, #15
4000a448:	9a0000b1 	bls	4000a714 <_malloc_r+0x664>
4000a44c:	e5940004 	ldr	r0, [r4, #4]
4000a450:	e249200c 	sub	r2, r9, #12
4000a454:	e3c22007 	bic	r2, r2, #7
4000a458:	e2000001 	and	r0, r0, #1
4000a45c:	e1820000 	orr	r0, r2, r0
4000a460:	e3a01005 	mov	r1, #5
4000a464:	e352000f 	cmp	r2, #15
4000a468:	e0842002 	add	r2, r4, r2
4000a46c:	e5840004 	str	r0, [r4, #4]
4000a470:	e5821004 	str	r1, [r2, #4]
4000a474:	e5821008 	str	r1, [r2, #8]
4000a478:	8a0000c0 	bhi	4000a780 <_malloc_r+0x6d0>
4000a47c:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
4000a480:	e1530002 	cmp	r3, r2
4000a484:	e59f2348 	ldr	r2, [pc, #840]	; 4000a7d4 <_malloc_r+0x724>
4000a488:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
4000a48c:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
4000a490:	e5974008 	ldr	r4, [r7, #8]
4000a494:	e1530002 	cmp	r3, r2
4000a498:	95943004 	ldrls	r3, [r4, #4]
4000a49c:	e59f2330 	ldr	r2, [pc, #816]	; 4000a7d4 <_malloc_r+0x724>
4000a4a0:	85941004 	ldrhi	r1, [r4, #4]
4000a4a4:	85823030 	strhi	r3, [r2, #48]	; 0x30
4000a4a8:	93c33003 	bicls	r3, r3, #3
4000a4ac:	83c13003 	bichi	r3, r1, #3
4000a4b0:	e1550003 	cmp	r5, r3
4000a4b4:	e0653003 	rsb	r3, r5, r3
4000a4b8:	8a000001 	bhi	4000a4c4 <_malloc_r+0x414>
4000a4bc:	e353000f 	cmp	r3, #15
4000a4c0:	ca000003 	bgt	4000a4d4 <_malloc_r+0x424>
4000a4c4:	e1a00006 	mov	r0, r6
4000a4c8:	eb000145 	bl	4000a9e4 <__malloc_unlock>
4000a4cc:	e3a04000 	mov	r4, #0
4000a4d0:	eaffff1d 	b	4000a14c <_malloc_r+0x9c>
4000a4d4:	e3852001 	orr	r2, r5, #1
4000a4d8:	e3833001 	orr	r3, r3, #1
4000a4dc:	e0845005 	add	r5, r4, r5
4000a4e0:	e5842004 	str	r2, [r4, #4]
4000a4e4:	e1a00006 	mov	r0, r6
4000a4e8:	e5875008 	str	r5, [r7, #8]
4000a4ec:	e5853004 	str	r3, [r5, #4]
4000a4f0:	eb00013b 	bl	4000a9e4 <__malloc_unlock>
4000a4f4:	e2844008 	add	r4, r4, #8
4000a4f8:	e1a00004 	mov	r0, r4
4000a4fc:	e28dd00c 	add	sp, sp, #12
4000a500:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a504:	e12fff1e 	bx	lr
4000a508:	e0842002 	add	r2, r4, r2
4000a50c:	e592c004 	ldr	ip, [r2, #4]
4000a510:	e2841008 	add	r1, r4, #8
4000a514:	e891000a 	ldm	r1, {r1, r3}
4000a518:	e38cc001 	orr	ip, ip, #1
4000a51c:	e581300c 	str	r3, [r1, #12]
4000a520:	e1a00006 	mov	r0, r6
4000a524:	e5831008 	str	r1, [r3, #8]
4000a528:	e582c004 	str	ip, [r2, #4]
4000a52c:	eb00012c 	bl	4000a9e4 <__malloc_unlock>
4000a530:	e2844008 	add	r4, r4, #8
4000a534:	e1a00004 	mov	r0, r4
4000a538:	e28dd00c 	add	sp, sp, #12
4000a53c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a540:	e12fff1e 	bx	lr
4000a544:	e35e0014 	cmp	lr, #20
4000a548:	928ee05b 	addls	lr, lr, #91	; 0x5b
4000a54c:	91a0108e 	lslls	r1, lr, #1
4000a550:	9affff05 	bls	4000a16c <_malloc_r+0xbc>
4000a554:	e35e0054 	cmp	lr, #84	; 0x54
4000a558:	8a000067 	bhi	4000a6fc <_malloc_r+0x64c>
4000a55c:	e1a0e625 	lsr	lr, r5, #12
4000a560:	e28ee06e 	add	lr, lr, #110	; 0x6e
4000a564:	e1a0108e 	lsl	r1, lr, #1
4000a568:	eafffeff 	b	4000a16c <_malloc_r+0xbc>
4000a56c:	e1a034a2 	lsr	r3, r2, #9
4000a570:	e3530004 	cmp	r3, #4
4000a574:	9a00003f 	bls	4000a678 <_malloc_r+0x5c8>
4000a578:	e3530014 	cmp	r3, #20
4000a57c:	9283105b 	addls	r1, r3, #91	; 0x5b
4000a580:	91a00081 	lslls	r0, r1, #1
4000a584:	9a000004 	bls	4000a59c <_malloc_r+0x4ec>
4000a588:	e3530054 	cmp	r3, #84	; 0x54
4000a58c:	8a000080 	bhi	4000a794 <_malloc_r+0x6e4>
4000a590:	e1a01622 	lsr	r1, r2, #12
4000a594:	e281106e 	add	r1, r1, #110	; 0x6e
4000a598:	e1a00081 	lsl	r0, r1, #1
4000a59c:	e0870100 	add	r0, r7, r0, lsl #2
4000a5a0:	e5903008 	ldr	r3, [r0, #8]
4000a5a4:	e1530000 	cmp	r3, r0
4000a5a8:	e59fc220 	ldr	ip, [pc, #544]	; 4000a7d0 <_malloc_r+0x720>
4000a5ac:	0a00005d 	beq	4000a728 <_malloc_r+0x678>
4000a5b0:	e5931004 	ldr	r1, [r3, #4]
4000a5b4:	e3c11003 	bic	r1, r1, #3
4000a5b8:	e1520001 	cmp	r2, r1
4000a5bc:	2a000002 	bcs	4000a5cc <_malloc_r+0x51c>
4000a5c0:	e5933008 	ldr	r3, [r3, #8]
4000a5c4:	e1500003 	cmp	r0, r3
4000a5c8:	1afffff8 	bne	4000a5b0 <_malloc_r+0x500>
4000a5cc:	e593200c 	ldr	r2, [r3, #12]
4000a5d0:	e5971004 	ldr	r1, [r7, #4]
4000a5d4:	e584200c 	str	r2, [r4, #12]
4000a5d8:	e5843008 	str	r3, [r4, #8]
4000a5dc:	e5824008 	str	r4, [r2, #8]
4000a5e0:	e583400c 	str	r4, [r3, #12]
4000a5e4:	eaffff0f 	b	4000a228 <_malloc_r+0x178>
4000a5e8:	e385c001 	orr	ip, r5, #1
4000a5ec:	e3812001 	orr	r2, r1, #1
4000a5f0:	e0845005 	add	r5, r4, r5
4000a5f4:	e584c004 	str	ip, [r4, #4]
4000a5f8:	e1a00006 	mov	r0, r6
4000a5fc:	e5835014 	str	r5, [r3, #20]
4000a600:	e5835010 	str	r5, [r3, #16]
4000a604:	e585800c 	str	r8, [r5, #12]
4000a608:	e9850104 	stmib	r5, {r2, r8}
4000a60c:	e7851001 	str	r1, [r5, r1]
4000a610:	e2844008 	add	r4, r4, #8
4000a614:	eb0000f2 	bl	4000a9e4 <__malloc_unlock>
4000a618:	eafffecb 	b	4000a14c <_malloc_r+0x9c>
4000a61c:	e2899001 	add	r9, r9, #1
4000a620:	e3190003 	tst	r9, #3
4000a624:	e28cc008 	add	ip, ip, #8
4000a628:	1affff11 	bne	4000a274 <_malloc_r+0x1c4>
4000a62c:	ea00001f 	b	4000a6b0 <_malloc_r+0x600>
4000a630:	e2843008 	add	r3, r4, #8
4000a634:	e5944014 	ldr	r4, [r4, #20]
4000a638:	e1530004 	cmp	r3, r4
4000a63c:	028ee002 	addeq	lr, lr, #2
4000a640:	0afffedb 	beq	4000a1b4 <_malloc_r+0x104>
4000a644:	eafffeb3 	b	4000a118 <_malloc_r+0x68>
4000a648:	e0831001 	add	r1, r3, r1
4000a64c:	e591c004 	ldr	ip, [r1, #4]
4000a650:	e1a04003 	mov	r4, r3
4000a654:	e5b42008 	ldr	r2, [r4, #8]!
4000a658:	e593300c 	ldr	r3, [r3, #12]
4000a65c:	e38cc001 	orr	ip, ip, #1
4000a660:	e581c004 	str	ip, [r1, #4]
4000a664:	e1a00006 	mov	r0, r6
4000a668:	e582300c 	str	r3, [r2, #12]
4000a66c:	e5832008 	str	r2, [r3, #8]
4000a670:	eb0000db 	bl	4000a9e4 <__malloc_unlock>
4000a674:	eafffeb4 	b	4000a14c <_malloc_r+0x9c>
4000a678:	e1a01322 	lsr	r1, r2, #6
4000a67c:	e2811038 	add	r1, r1, #56	; 0x38
4000a680:	e1a00081 	lsl	r0, r1, #1
4000a684:	eaffffc4 	b	4000a59c <_malloc_r+0x4ec>
4000a688:	e1540007 	cmp	r4, r7
4000a68c:	0affff46 	beq	4000a3ac <_malloc_r+0x2fc>
4000a690:	e5974008 	ldr	r4, [r7, #8]
4000a694:	e5943004 	ldr	r3, [r4, #4]
4000a698:	e3c33003 	bic	r3, r3, #3
4000a69c:	eaffff83 	b	4000a4b0 <_malloc_r+0x400>
4000a6a0:	e5944000 	ldr	r4, [r4]
4000a6a4:	e1540003 	cmp	r4, r3
4000a6a8:	e24ee001 	sub	lr, lr, #1
4000a6ac:	1a000045 	bne	4000a7c8 <_malloc_r+0x718>
4000a6b0:	e31e0003 	tst	lr, #3
4000a6b4:	e2443008 	sub	r3, r4, #8
4000a6b8:	1afffff8 	bne	4000a6a0 <_malloc_r+0x5f0>
4000a6bc:	e5973004 	ldr	r3, [r7, #4]
4000a6c0:	e1c33000 	bic	r3, r3, r0
4000a6c4:	e5873004 	str	r3, [r7, #4]
4000a6c8:	e1a00080 	lsl	r0, r0, #1
4000a6cc:	e1500003 	cmp	r0, r3
4000a6d0:	8affff18 	bhi	4000a338 <_malloc_r+0x288>
4000a6d4:	e3500000 	cmp	r0, #0
4000a6d8:	0affff16 	beq	4000a338 <_malloc_r+0x288>
4000a6dc:	e1130000 	tst	r3, r0
4000a6e0:	e1a0e009 	mov	lr, r9
4000a6e4:	1afffedf 	bne	4000a268 <_malloc_r+0x1b8>
4000a6e8:	e1a00080 	lsl	r0, r0, #1
4000a6ec:	e1130000 	tst	r3, r0
4000a6f0:	e28ee004 	add	lr, lr, #4
4000a6f4:	0afffffb 	beq	4000a6e8 <_malloc_r+0x638>
4000a6f8:	eafffeda 	b	4000a268 <_malloc_r+0x1b8>
4000a6fc:	e35e0f55 	cmp	lr, #340	; 0x154
4000a700:	8a00000f 	bhi	4000a744 <_malloc_r+0x694>
4000a704:	e1a0e7a5 	lsr	lr, r5, #15
4000a708:	e28ee077 	add	lr, lr, #119	; 0x77
4000a70c:	e1a0108e 	lsl	r1, lr, #1
4000a710:	eafffe95 	b	4000a16c <_malloc_r+0xbc>
4000a714:	e3a03001 	mov	r3, #1
4000a718:	e5883004 	str	r3, [r8, #4]
4000a71c:	e1a04008 	mov	r4, r8
4000a720:	e3a03000 	mov	r3, #0
4000a724:	eaffff61 	b	4000a4b0 <_malloc_r+0x400>
4000a728:	e59c2004 	ldr	r2, [ip, #4]
4000a72c:	e1a01141 	asr	r1, r1, #2
4000a730:	e3a00001 	mov	r0, #1
4000a734:	e1821110 	orr	r1, r2, r0, lsl r1
4000a738:	e1a02003 	mov	r2, r3
4000a73c:	e58c1004 	str	r1, [ip, #4]
4000a740:	eaffffa3 	b	4000a5d4 <_malloc_r+0x524>
4000a744:	e59f308c 	ldr	r3, [pc, #140]	; 4000a7d8 <_malloc_r+0x728>
4000a748:	e15e0003 	cmp	lr, r3
4000a74c:	91a0e925 	lsrls	lr, r5, #18
4000a750:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000a754:	91a0108e 	lslls	r1, lr, #1
4000a758:	83a010fc 	movhi	r1, #252	; 0xfc
4000a75c:	83a0e07e 	movhi	lr, #126	; 0x7e
4000a760:	eafffe81 	b	4000a16c <_malloc_r+0xbc>
4000a764:	e1b01a02 	lsls	r1, r2, #20
4000a768:	1affff14 	bne	4000a3c0 <_malloc_r+0x310>
4000a76c:	e08b1009 	add	r1, fp, r9
4000a770:	e5972008 	ldr	r2, [r7, #8]
4000a774:	e3811001 	orr	r1, r1, #1
4000a778:	e5821004 	str	r1, [r2, #4]
4000a77c:	eaffff3e 	b	4000a47c <_malloc_r+0x3cc>
4000a780:	e2841008 	add	r1, r4, #8
4000a784:	e1a00006 	mov	r0, r6
4000a788:	eb0009a3 	bl	4000ce1c <_free_r>
4000a78c:	e59b3004 	ldr	r3, [fp, #4]
4000a790:	eaffff39 	b	4000a47c <_malloc_r+0x3cc>
4000a794:	e3530f55 	cmp	r3, #340	; 0x154
4000a798:	91a017a2 	lsrls	r1, r2, #15
4000a79c:	92811077 	addls	r1, r1, #119	; 0x77
4000a7a0:	91a00081 	lslls	r0, r1, #1
4000a7a4:	9affff7c 	bls	4000a59c <_malloc_r+0x4ec>
4000a7a8:	e59f1028 	ldr	r1, [pc, #40]	; 4000a7d8 <_malloc_r+0x728>
4000a7ac:	e1530001 	cmp	r3, r1
4000a7b0:	91a01922 	lsrls	r1, r2, #18
4000a7b4:	9281107c 	addls	r1, r1, #124	; 0x7c
4000a7b8:	91a00081 	lslls	r0, r1, #1
4000a7bc:	83a000fc 	movhi	r0, #252	; 0xfc
4000a7c0:	83a0107e 	movhi	r1, #126	; 0x7e
4000a7c4:	eaffff74 	b	4000a59c <_malloc_r+0x4ec>
4000a7c8:	e5973004 	ldr	r3, [r7, #4]
4000a7cc:	eaffffbd 	b	4000a6c8 <_malloc_r+0x618>
4000a7d0:	40017ea4 	andmi	r7, r1, r4, lsr #29
4000a7d4:	4001839c 	mulmi	r1, ip, r3
4000a7d8:	00000554 	andeq	r0, r0, r4, asr r5

4000a7dc <memchr>:
4000a7dc:	e3100003 	tst	r0, #3
4000a7e0:	e92d0070 	push	{r4, r5, r6}
4000a7e4:	e20110ff 	and	r1, r1, #255	; 0xff
4000a7e8:	0a00003a 	beq	4000a8d8 <memchr+0xfc>
4000a7ec:	e3520000 	cmp	r2, #0
4000a7f0:	e242c001 	sub	ip, r2, #1
4000a7f4:	0a000021 	beq	4000a880 <memchr+0xa4>
4000a7f8:	e5d03000 	ldrb	r3, [r0]
4000a7fc:	e1530001 	cmp	r3, r1
4000a800:	0a00001f 	beq	4000a884 <memchr+0xa8>
4000a804:	e2803001 	add	r3, r0, #1
4000a808:	ea000006 	b	4000a828 <memchr+0x4c>
4000a80c:	e35c0000 	cmp	ip, #0
4000a810:	0a00001a 	beq	4000a880 <memchr+0xa4>
4000a814:	e5d02000 	ldrb	r2, [r0]
4000a818:	e1520001 	cmp	r2, r1
4000a81c:	e2833001 	add	r3, r3, #1
4000a820:	e24cc001 	sub	ip, ip, #1
4000a824:	0a000016 	beq	4000a884 <memchr+0xa8>
4000a828:	e3130003 	tst	r3, #3
4000a82c:	e1a00003 	mov	r0, r3
4000a830:	1afffff5 	bne	4000a80c <memchr+0x30>
4000a834:	e35c0003 	cmp	ip, #3
4000a838:	8a000013 	bhi	4000a88c <memchr+0xb0>
4000a83c:	e35c0000 	cmp	ip, #0
4000a840:	e24c4001 	sub	r4, ip, #1
4000a844:	0a000025 	beq	4000a8e0 <memchr+0x104>
4000a848:	e5d03000 	ldrb	r3, [r0]
4000a84c:	e1530001 	cmp	r3, r1
4000a850:	0a00000b 	beq	4000a884 <memchr+0xa8>
4000a854:	e2802001 	add	r2, r0, #1
4000a858:	e3a03000 	mov	r3, #0
4000a85c:	ea000004 	b	4000a874 <memchr+0x98>
4000a860:	e5d0c000 	ldrb	ip, [r0]
4000a864:	e15c0001 	cmp	ip, r1
4000a868:	e2822001 	add	r2, r2, #1
4000a86c:	e2833001 	add	r3, r3, #1
4000a870:	0a000003 	beq	4000a884 <memchr+0xa8>
4000a874:	e1530004 	cmp	r3, r4
4000a878:	e1a00002 	mov	r0, r2
4000a87c:	1afffff7 	bne	4000a860 <memchr+0x84>
4000a880:	e3a00000 	mov	r0, #0
4000a884:	e8bd0070 	pop	{r4, r5, r6}
4000a888:	e12fff1e 	bx	lr
4000a88c:	e1816401 	orr	r6, r1, r1, lsl #8
4000a890:	e1a03000 	mov	r3, r0
4000a894:	e1866806 	orr	r6, r6, r6, lsl #16
4000a898:	e5935000 	ldr	r5, [r3]
4000a89c:	e59f4044 	ldr	r4, [pc, #68]	; 4000a8e8 <memchr+0x10c>
4000a8a0:	e0265005 	eor	r5, r6, r5
4000a8a4:	e0854004 	add	r4, r5, r4
4000a8a8:	e59f203c 	ldr	r2, [pc, #60]	; 4000a8ec <memchr+0x110>
4000a8ac:	e1c44005 	bic	r4, r4, r5
4000a8b0:	e0042002 	and	r2, r4, r2
4000a8b4:	e3520000 	cmp	r2, #0
4000a8b8:	e1a00003 	mov	r0, r3
4000a8bc:	e2833004 	add	r3, r3, #4
4000a8c0:	1affffdd 	bne	4000a83c <memchr+0x60>
4000a8c4:	e24cc004 	sub	ip, ip, #4
4000a8c8:	e35c0003 	cmp	ip, #3
4000a8cc:	e1a00003 	mov	r0, r3
4000a8d0:	8afffff0 	bhi	4000a898 <memchr+0xbc>
4000a8d4:	eaffffd8 	b	4000a83c <memchr+0x60>
4000a8d8:	e1a0c002 	mov	ip, r2
4000a8dc:	eaffffd4 	b	4000a834 <memchr+0x58>
4000a8e0:	e1a0000c 	mov	r0, ip
4000a8e4:	eaffffe6 	b	4000a884 <memchr+0xa8>
4000a8e8:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
4000a8ec:	80808080 	addhi	r8, r0, r0, lsl #1

4000a8f0 <memcpy>:
4000a8f0:	e352000f 	cmp	r2, #15
4000a8f4:	e92d00f0 	push	{r4, r5, r6, r7}
4000a8f8:	9a00002a 	bls	4000a9a8 <memcpy+0xb8>
4000a8fc:	e1803001 	orr	r3, r0, r1
4000a900:	e3130003 	tst	r3, #3
4000a904:	1a000031 	bne	4000a9d0 <memcpy+0xe0>
4000a908:	e2426010 	sub	r6, r2, #16
4000a90c:	e1a06226 	lsr	r6, r6, #4
4000a910:	e0805206 	add	r5, r0, r6, lsl #4
4000a914:	e2855010 	add	r5, r5, #16
4000a918:	e1a0c001 	mov	ip, r1
4000a91c:	e1a03000 	mov	r3, r0
4000a920:	e59c4000 	ldr	r4, [ip]
4000a924:	e5834000 	str	r4, [r3]
4000a928:	e59c4004 	ldr	r4, [ip, #4]
4000a92c:	e5834004 	str	r4, [r3, #4]
4000a930:	e59c4008 	ldr	r4, [ip, #8]
4000a934:	e5834008 	str	r4, [r3, #8]
4000a938:	e59c400c 	ldr	r4, [ip, #12]
4000a93c:	e2833010 	add	r3, r3, #16
4000a940:	e5034004 	str	r4, [r3, #-4]
4000a944:	e1530005 	cmp	r3, r5
4000a948:	e28cc010 	add	ip, ip, #16
4000a94c:	1afffff3 	bne	4000a920 <memcpy+0x30>
4000a950:	e2863001 	add	r3, r6, #1
4000a954:	e202700f 	and	r7, r2, #15
4000a958:	e1a03203 	lsl	r3, r3, #4
4000a95c:	e3570003 	cmp	r7, #3
4000a960:	e0811003 	add	r1, r1, r3
4000a964:	e0803003 	add	r3, r0, r3
4000a968:	9a00001a 	bls	4000a9d8 <memcpy+0xe8>
4000a96c:	e1a05001 	mov	r5, r1
4000a970:	e1a04003 	mov	r4, r3
4000a974:	e1a0c007 	mov	ip, r7
4000a978:	e24cc004 	sub	ip, ip, #4
4000a97c:	e4956004 	ldr	r6, [r5], #4
4000a980:	e35c0003 	cmp	ip, #3
4000a984:	e4846004 	str	r6, [r4], #4
4000a988:	8afffffa 	bhi	4000a978 <memcpy+0x88>
4000a98c:	e247c004 	sub	ip, r7, #4
4000a990:	e3ccc003 	bic	ip, ip, #3
4000a994:	e28cc004 	add	ip, ip, #4
4000a998:	e083300c 	add	r3, r3, ip
4000a99c:	e081100c 	add	r1, r1, ip
4000a9a0:	e2022003 	and	r2, r2, #3
4000a9a4:	ea000000 	b	4000a9ac <memcpy+0xbc>
4000a9a8:	e1a03000 	mov	r3, r0
4000a9ac:	e3520000 	cmp	r2, #0
4000a9b0:	0a000004 	beq	4000a9c8 <memcpy+0xd8>
4000a9b4:	e0812002 	add	r2, r1, r2
4000a9b8:	e4d1c001 	ldrb	ip, [r1], #1
4000a9bc:	e1510002 	cmp	r1, r2
4000a9c0:	e4c3c001 	strb	ip, [r3], #1
4000a9c4:	1afffffb 	bne	4000a9b8 <memcpy+0xc8>
4000a9c8:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000a9cc:	e12fff1e 	bx	lr
4000a9d0:	e1a03000 	mov	r3, r0
4000a9d4:	eafffff6 	b	4000a9b4 <memcpy+0xc4>
4000a9d8:	e1a02007 	mov	r2, r7
4000a9dc:	eafffff2 	b	4000a9ac <memcpy+0xbc>

4000a9e0 <__malloc_lock>:
4000a9e0:	e12fff1e 	bx	lr

4000a9e4 <__malloc_unlock>:
4000a9e4:	e12fff1e 	bx	lr

4000a9e8 <_Balloc>:
4000a9e8:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000a9ec:	e3520000 	cmp	r2, #0
4000a9f0:	e92d4070 	push	{r4, r5, r6, lr}
4000a9f4:	e1a05000 	mov	r5, r0
4000a9f8:	e1a04001 	mov	r4, r1
4000a9fc:	0a000009 	beq	4000aa28 <_Balloc+0x40>
4000aa00:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000aa04:	e3500000 	cmp	r0, #0
4000aa08:	0a00000f 	beq	4000aa4c <_Balloc+0x64>
4000aa0c:	e5901000 	ldr	r1, [r0]
4000aa10:	e7821104 	str	r1, [r2, r4, lsl #2]
4000aa14:	e3a02000 	mov	r2, #0
4000aa18:	e5802010 	str	r2, [r0, #16]
4000aa1c:	e580200c 	str	r2, [r0, #12]
4000aa20:	e8bd4070 	pop	{r4, r5, r6, lr}
4000aa24:	e12fff1e 	bx	lr
4000aa28:	e3a02021 	mov	r2, #33	; 0x21
4000aa2c:	e3a01004 	mov	r1, #4
4000aa30:	eb000892 	bl	4000cc80 <_calloc_r>
4000aa34:	e3500000 	cmp	r0, #0
4000aa38:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000aa3c:	11a02000 	movne	r2, r0
4000aa40:	1affffee 	bne	4000aa00 <_Balloc+0x18>
4000aa44:	e3a00000 	mov	r0, #0
4000aa48:	eafffff4 	b	4000aa20 <_Balloc+0x38>
4000aa4c:	e3a01001 	mov	r1, #1
4000aa50:	e1a06411 	lsl	r6, r1, r4
4000aa54:	e2862005 	add	r2, r6, #5
4000aa58:	e1a00005 	mov	r0, r5
4000aa5c:	e1a02102 	lsl	r2, r2, #2
4000aa60:	eb000886 	bl	4000cc80 <_calloc_r>
4000aa64:	e3500000 	cmp	r0, #0
4000aa68:	0afffff5 	beq	4000aa44 <_Balloc+0x5c>
4000aa6c:	e9800050 	stmib	r0, {r4, r6}
4000aa70:	eaffffe7 	b	4000aa14 <_Balloc+0x2c>

4000aa74 <_Bfree>:
4000aa74:	e3510000 	cmp	r1, #0
4000aa78:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000aa7c:	15912004 	ldrne	r2, [r1, #4]
4000aa80:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000aa84:	15810000 	strne	r0, [r1]
4000aa88:	17831102 	strne	r1, [r3, r2, lsl #2]
4000aa8c:	e12fff1e 	bx	lr

4000aa90 <__multadd>:
4000aa90:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000aa94:	e5917010 	ldr	r7, [r1, #16]
4000aa98:	e24dd00c 	sub	sp, sp, #12
4000aa9c:	e1a08001 	mov	r8, r1
4000aaa0:	e1a09000 	mov	r9, r0
4000aaa4:	e2814014 	add	r4, r1, #20
4000aaa8:	e3a0c000 	mov	ip, #0
4000aaac:	e5946000 	ldr	r6, [r4]
4000aab0:	e1a05806 	lsl	r5, r6, #16
4000aab4:	e1a05825 	lsr	r5, r5, #16
4000aab8:	e0253592 	mla	r5, r2, r5, r3
4000aabc:	e1a03826 	lsr	r3, r6, #16
4000aac0:	e0030392 	mul	r3, r2, r3
4000aac4:	e1a01805 	lsl	r1, r5, #16
4000aac8:	e0833825 	add	r3, r3, r5, lsr #16
4000aacc:	e28cc001 	add	ip, ip, #1
4000aad0:	e1a01821 	lsr	r1, r1, #16
4000aad4:	e0811803 	add	r1, r1, r3, lsl #16
4000aad8:	e157000c 	cmp	r7, ip
4000aadc:	e4841004 	str	r1, [r4], #4
4000aae0:	e1a03823 	lsr	r3, r3, #16
4000aae4:	cafffff0 	bgt	4000aaac <__multadd+0x1c>
4000aae8:	e3530000 	cmp	r3, #0
4000aaec:	0a000006 	beq	4000ab0c <__multadd+0x7c>
4000aaf0:	e5982008 	ldr	r2, [r8, #8]
4000aaf4:	e1570002 	cmp	r7, r2
4000aaf8:	aa000007 	bge	4000ab1c <__multadd+0x8c>
4000aafc:	e0882107 	add	r2, r8, r7, lsl #2
4000ab00:	e2877001 	add	r7, r7, #1
4000ab04:	e5823014 	str	r3, [r2, #20]
4000ab08:	e5887010 	str	r7, [r8, #16]
4000ab0c:	e1a00008 	mov	r0, r8
4000ab10:	e28dd00c 	add	sp, sp, #12
4000ab14:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000ab18:	e12fff1e 	bx	lr
4000ab1c:	e5981004 	ldr	r1, [r8, #4]
4000ab20:	e1a00009 	mov	r0, r9
4000ab24:	e2811001 	add	r1, r1, #1
4000ab28:	e58d3004 	str	r3, [sp, #4]
4000ab2c:	ebffffad 	bl	4000a9e8 <_Balloc>
4000ab30:	e5982010 	ldr	r2, [r8, #16]
4000ab34:	e2822002 	add	r2, r2, #2
4000ab38:	e288100c 	add	r1, r8, #12
4000ab3c:	e1a04000 	mov	r4, r0
4000ab40:	e1a02102 	lsl	r2, r2, #2
4000ab44:	e280000c 	add	r0, r0, #12
4000ab48:	ebffff68 	bl	4000a8f0 <memcpy>
4000ab4c:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000ab50:	e5981004 	ldr	r1, [r8, #4]
4000ab54:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000ab58:	e59d3004 	ldr	r3, [sp, #4]
4000ab5c:	e5880000 	str	r0, [r8]
4000ab60:	e7828101 	str	r8, [r2, r1, lsl #2]
4000ab64:	e1a08004 	mov	r8, r4
4000ab68:	eaffffe3 	b	4000aafc <__multadd+0x6c>

4000ab6c <__s2b>:
4000ab6c:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000ab70:	e1a08003 	mov	r8, r3
4000ab74:	e59f30d4 	ldr	r3, [pc, #212]	; 4000ac50 <__s2b+0xe4>
4000ab78:	e288c008 	add	ip, r8, #8
4000ab7c:	e0c3e39c 	smull	lr, r3, ip, r3
4000ab80:	e1a0cfcc 	asr	ip, ip, #31
4000ab84:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000ab88:	e3530001 	cmp	r3, #1
4000ab8c:	e1a05000 	mov	r5, r0
4000ab90:	e1a04001 	mov	r4, r1
4000ab94:	e1a07002 	mov	r7, r2
4000ab98:	e59d6020 	ldr	r6, [sp, #32]
4000ab9c:	da000029 	ble	4000ac48 <__s2b+0xdc>
4000aba0:	e3a0c001 	mov	ip, #1
4000aba4:	e3a01000 	mov	r1, #0
4000aba8:	e1a0c08c 	lsl	ip, ip, #1
4000abac:	e153000c 	cmp	r3, ip
4000abb0:	e2811001 	add	r1, r1, #1
4000abb4:	cafffffb 	bgt	4000aba8 <__s2b+0x3c>
4000abb8:	e1a00005 	mov	r0, r5
4000abbc:	ebffff89 	bl	4000a9e8 <_Balloc>
4000abc0:	e3570009 	cmp	r7, #9
4000abc4:	e3a03001 	mov	r3, #1
4000abc8:	e5806014 	str	r6, [r0, #20]
4000abcc:	e5803010 	str	r3, [r0, #16]
4000abd0:	d284400a 	addle	r4, r4, #10
4000abd4:	d3a07009 	movle	r7, #9
4000abd8:	da00000c 	ble	4000ac10 <__s2b+0xa4>
4000abdc:	e2849009 	add	r9, r4, #9
4000abe0:	e1a06009 	mov	r6, r9
4000abe4:	e0844007 	add	r4, r4, r7
4000abe8:	e4d63001 	ldrb	r3, [r6], #1
4000abec:	e1a01000 	mov	r1, r0
4000abf0:	e2433030 	sub	r3, r3, #48	; 0x30
4000abf4:	e1a00005 	mov	r0, r5
4000abf8:	e3a0200a 	mov	r2, #10
4000abfc:	ebffffa3 	bl	4000aa90 <__multadd>
4000ac00:	e1560004 	cmp	r6, r4
4000ac04:	1afffff7 	bne	4000abe8 <__s2b+0x7c>
4000ac08:	e0894007 	add	r4, r9, r7
4000ac0c:	e2444008 	sub	r4, r4, #8
4000ac10:	e1580007 	cmp	r8, r7
4000ac14:	da000009 	ble	4000ac40 <__s2b+0xd4>
4000ac18:	e0677008 	rsb	r7, r7, r8
4000ac1c:	e0847007 	add	r7, r4, r7
4000ac20:	e4d43001 	ldrb	r3, [r4], #1
4000ac24:	e1a01000 	mov	r1, r0
4000ac28:	e2433030 	sub	r3, r3, #48	; 0x30
4000ac2c:	e1a00005 	mov	r0, r5
4000ac30:	e3a0200a 	mov	r2, #10
4000ac34:	ebffff95 	bl	4000aa90 <__multadd>
4000ac38:	e1540007 	cmp	r4, r7
4000ac3c:	1afffff7 	bne	4000ac20 <__s2b+0xb4>
4000ac40:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000ac44:	e12fff1e 	bx	lr
4000ac48:	e3a01000 	mov	r1, #0
4000ac4c:	eaffffd9 	b	4000abb8 <__s2b+0x4c>
4000ac50:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000ac54 <__hi0bits>:
4000ac54:	e1b03820 	lsrs	r3, r0, #16
4000ac58:	01a00800 	lsleq	r0, r0, #16
4000ac5c:	03a03010 	moveq	r3, #16
4000ac60:	13a03000 	movne	r3, #0
4000ac64:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000ac68:	01a00400 	lsleq	r0, r0, #8
4000ac6c:	02833008 	addeq	r3, r3, #8
4000ac70:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000ac74:	01a00200 	lsleq	r0, r0, #4
4000ac78:	02833004 	addeq	r3, r3, #4
4000ac7c:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000ac80:	01a00100 	lsleq	r0, r0, #2
4000ac84:	02833002 	addeq	r3, r3, #2
4000ac88:	e3500000 	cmp	r0, #0
4000ac8c:	ba000005 	blt	4000aca8 <__hi0bits+0x54>
4000ac90:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000ac94:	1a000001 	bne	4000aca0 <__hi0bits+0x4c>
4000ac98:	e3a00020 	mov	r0, #32
4000ac9c:	e12fff1e 	bx	lr
4000aca0:	e2830001 	add	r0, r3, #1
4000aca4:	e12fff1e 	bx	lr
4000aca8:	e1a00003 	mov	r0, r3
4000acac:	e12fff1e 	bx	lr

4000acb0 <__lo0bits>:
4000acb0:	e5903000 	ldr	r3, [r0]
4000acb4:	e2132007 	ands	r2, r3, #7
4000acb8:	0a000009 	beq	4000ace4 <__lo0bits+0x34>
4000acbc:	e3130001 	tst	r3, #1
4000acc0:	1a00001d 	bne	4000ad3c <__lo0bits+0x8c>
4000acc4:	e3130002 	tst	r3, #2
4000acc8:	11a030a3 	lsrne	r3, r3, #1
4000accc:	01a03123 	lsreq	r3, r3, #2
4000acd0:	15803000 	strne	r3, [r0]
4000acd4:	05803000 	streq	r3, [r0]
4000acd8:	13a00001 	movne	r0, #1
4000acdc:	03a00002 	moveq	r0, #2
4000ace0:	e12fff1e 	bx	lr
4000ace4:	e1b01803 	lsls	r1, r3, #16
4000ace8:	01a03823 	lsreq	r3, r3, #16
4000acec:	03a02010 	moveq	r2, #16
4000acf0:	e31300ff 	tst	r3, #255	; 0xff
4000acf4:	01a03423 	lsreq	r3, r3, #8
4000acf8:	02822008 	addeq	r2, r2, #8
4000acfc:	e313000f 	tst	r3, #15
4000ad00:	01a03223 	lsreq	r3, r3, #4
4000ad04:	02822004 	addeq	r2, r2, #4
4000ad08:	e3130003 	tst	r3, #3
4000ad0c:	01a03123 	lsreq	r3, r3, #2
4000ad10:	02822002 	addeq	r2, r2, #2
4000ad14:	e3130001 	tst	r3, #1
4000ad18:	1a000004 	bne	4000ad30 <__lo0bits+0x80>
4000ad1c:	e1b030a3 	lsrs	r3, r3, #1
4000ad20:	1a000001 	bne	4000ad2c <__lo0bits+0x7c>
4000ad24:	e3a00020 	mov	r0, #32
4000ad28:	e12fff1e 	bx	lr
4000ad2c:	e2822001 	add	r2, r2, #1
4000ad30:	e5803000 	str	r3, [r0]
4000ad34:	e1a00002 	mov	r0, r2
4000ad38:	e12fff1e 	bx	lr
4000ad3c:	e3a00000 	mov	r0, #0
4000ad40:	e12fff1e 	bx	lr

4000ad44 <__i2b>:
4000ad44:	e92d4010 	push	{r4, lr}
4000ad48:	e1a04001 	mov	r4, r1
4000ad4c:	e3a01001 	mov	r1, #1
4000ad50:	ebffff24 	bl	4000a9e8 <_Balloc>
4000ad54:	e3a02001 	mov	r2, #1
4000ad58:	e5804014 	str	r4, [r0, #20]
4000ad5c:	e5802010 	str	r2, [r0, #16]
4000ad60:	e8bd4010 	pop	{r4, lr}
4000ad64:	e12fff1e 	bx	lr

4000ad68 <__multiply>:
4000ad68:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ad6c:	e5919010 	ldr	r9, [r1, #16]
4000ad70:	e592a010 	ldr	sl, [r2, #16]
4000ad74:	e159000a 	cmp	r9, sl
4000ad78:	e24dd014 	sub	sp, sp, #20
4000ad7c:	e1a08001 	mov	r8, r1
4000ad80:	e1a06002 	mov	r6, r2
4000ad84:	aa000004 	bge	4000ad9c <__multiply+0x34>
4000ad88:	e1a02009 	mov	r2, r9
4000ad8c:	e1a08006 	mov	r8, r6
4000ad90:	e1a0900a 	mov	r9, sl
4000ad94:	e1a06001 	mov	r6, r1
4000ad98:	e1a0a002 	mov	sl, r2
4000ad9c:	e5983008 	ldr	r3, [r8, #8]
4000ada0:	e089500a 	add	r5, r9, sl
4000ada4:	e5981004 	ldr	r1, [r8, #4]
4000ada8:	e1550003 	cmp	r5, r3
4000adac:	c2811001 	addgt	r1, r1, #1
4000adb0:	ebffff0c 	bl	4000a9e8 <_Balloc>
4000adb4:	e2804014 	add	r4, r0, #20
4000adb8:	e0847105 	add	r7, r4, r5, lsl #2
4000adbc:	e1540007 	cmp	r4, r7
4000adc0:	e58d0004 	str	r0, [sp, #4]
4000adc4:	31a03004 	movcc	r3, r4
4000adc8:	33a00000 	movcc	r0, #0
4000adcc:	2a000002 	bcs	4000addc <__multiply+0x74>
4000add0:	e4830004 	str	r0, [r3], #4
4000add4:	e1570003 	cmp	r7, r3
4000add8:	8afffffc 	bhi	4000add0 <__multiply+0x68>
4000addc:	e2866014 	add	r6, r6, #20
4000ade0:	e086a10a 	add	sl, r6, sl, lsl #2
4000ade4:	e156000a 	cmp	r6, sl
4000ade8:	e2888014 	add	r8, r8, #20
4000adec:	358d7008 	strcc	r7, [sp, #8]
4000adf0:	358d500c 	strcc	r5, [sp, #12]
4000adf4:	e088c109 	add	ip, r8, r9, lsl #2
4000adf8:	31a0700a 	movcc	r7, sl
4000adfc:	31a05008 	movcc	r5, r8
4000ae00:	2a000040 	bcs	4000af08 <__multiply+0x1a0>
4000ae04:	e4968004 	ldr	r8, [r6], #4
4000ae08:	e1a09808 	lsl	r9, r8, #16
4000ae0c:	e1b09829 	lsrs	r9, r9, #16
4000ae10:	0a00001b 	beq	4000ae84 <__multiply+0x11c>
4000ae14:	e3a08000 	mov	r8, #0
4000ae18:	e1a02005 	mov	r2, r5
4000ae1c:	e1a03004 	mov	r3, r4
4000ae20:	e1a0a008 	mov	sl, r8
4000ae24:	ea000000 	b	4000ae2c <__multiply+0xc4>
4000ae28:	e1a03001 	mov	r3, r1
4000ae2c:	e4920004 	ldr	r0, [r2], #4
4000ae30:	e5931000 	ldr	r1, [r3]
4000ae34:	e1a0b800 	lsl	fp, r0, #16
4000ae38:	e1a08801 	lsl	r8, r1, #16
4000ae3c:	e1a0b82b 	lsr	fp, fp, #16
4000ae40:	e1a08828 	lsr	r8, r8, #16
4000ae44:	e0288b99 	mla	r8, r9, fp, r8
4000ae48:	e1a00820 	lsr	r0, r0, #16
4000ae4c:	e1a01821 	lsr	r1, r1, #16
4000ae50:	e0211099 	mla	r1, r9, r0, r1
4000ae54:	e088800a 	add	r8, r8, sl
4000ae58:	e1a00808 	lsl	r0, r8, #16
4000ae5c:	e1a00820 	lsr	r0, r0, #16
4000ae60:	e0818828 	add	r8, r1, r8, lsr #16
4000ae64:	e1800808 	orr	r0, r0, r8, lsl #16
4000ae68:	e1a01003 	mov	r1, r3
4000ae6c:	e15c0002 	cmp	ip, r2
4000ae70:	e1a0a828 	lsr	sl, r8, #16
4000ae74:	e4810004 	str	r0, [r1], #4
4000ae78:	8affffea 	bhi	4000ae28 <__multiply+0xc0>
4000ae7c:	e583a004 	str	sl, [r3, #4]
4000ae80:	e5168004 	ldr	r8, [r6, #-4]
4000ae84:	e1b08828 	lsrs	r8, r8, #16
4000ae88:	0a000019 	beq	4000aef4 <__multiply+0x18c>
4000ae8c:	e5949000 	ldr	r9, [r4]
4000ae90:	e3a0a000 	mov	sl, #0
4000ae94:	e1a02004 	mov	r2, r4
4000ae98:	e1a00009 	mov	r0, r9
4000ae9c:	e1a03005 	mov	r3, r5
4000aea0:	e1a0100a 	mov	r1, sl
4000aea4:	e1d3a0b0 	ldrh	sl, [r3]
4000aea8:	e1a00820 	lsr	r0, r0, #16
4000aeac:	e02a0a98 	mla	sl, r8, sl, r0
4000aeb0:	e1a09809 	lsl	r9, r9, #16
4000aeb4:	e08aa001 	add	sl, sl, r1
4000aeb8:	e1a09829 	lsr	r9, r9, #16
4000aebc:	e189980a 	orr	r9, r9, sl, lsl #16
4000aec0:	e5829000 	str	r9, [r2]
4000aec4:	e1a0b002 	mov	fp, r2
4000aec8:	e5b20004 	ldr	r0, [r2, #4]!
4000aecc:	e4939004 	ldr	r9, [r3], #4
4000aed0:	e1a01800 	lsl	r1, r0, #16
4000aed4:	e1a01821 	lsr	r1, r1, #16
4000aed8:	e1a09829 	lsr	r9, r9, #16
4000aedc:	e0291998 	mla	r9, r8, r9, r1
4000aee0:	e15c0003 	cmp	ip, r3
4000aee4:	e089982a 	add	r9, r9, sl, lsr #16
4000aee8:	e1a01829 	lsr	r1, r9, #16
4000aeec:	8affffec 	bhi	4000aea4 <__multiply+0x13c>
4000aef0:	e58b9004 	str	r9, [fp, #4]
4000aef4:	e1570006 	cmp	r7, r6
4000aef8:	e2844004 	add	r4, r4, #4
4000aefc:	8affffc0 	bhi	4000ae04 <__multiply+0x9c>
4000af00:	e59d7008 	ldr	r7, [sp, #8]
4000af04:	e59d500c 	ldr	r5, [sp, #12]
4000af08:	e3550000 	cmp	r5, #0
4000af0c:	da000009 	ble	4000af38 <__multiply+0x1d0>
4000af10:	e5173004 	ldr	r3, [r7, #-4]
4000af14:	e3530000 	cmp	r3, #0
4000af18:	e2477004 	sub	r7, r7, #4
4000af1c:	0a000003 	beq	4000af30 <__multiply+0x1c8>
4000af20:	ea000004 	b	4000af38 <__multiply+0x1d0>
4000af24:	e5373004 	ldr	r3, [r7, #-4]!
4000af28:	e3530000 	cmp	r3, #0
4000af2c:	1a000001 	bne	4000af38 <__multiply+0x1d0>
4000af30:	e2555001 	subs	r5, r5, #1
4000af34:	1afffffa 	bne	4000af24 <__multiply+0x1bc>
4000af38:	e59d3004 	ldr	r3, [sp, #4]
4000af3c:	e1a00003 	mov	r0, r3
4000af40:	e5835010 	str	r5, [r3, #16]
4000af44:	e28dd014 	add	sp, sp, #20
4000af48:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000af4c:	e12fff1e 	bx	lr

4000af50 <__pow5mult>:
4000af50:	e2123003 	ands	r3, r2, #3
4000af54:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000af58:	e1a04002 	mov	r4, r2
4000af5c:	e1a07000 	mov	r7, r0
4000af60:	e1a06001 	mov	r6, r1
4000af64:	1a000025 	bne	4000b000 <__pow5mult+0xb0>
4000af68:	e1b04144 	asrs	r4, r4, #2
4000af6c:	0a000019 	beq	4000afd8 <__pow5mult+0x88>
4000af70:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000af74:	e3550000 	cmp	r5, #0
4000af78:	0a000027 	beq	4000b01c <__pow5mult+0xcc>
4000af7c:	e3a08000 	mov	r8, #0
4000af80:	ea000005 	b	4000af9c <__pow5mult+0x4c>
4000af84:	e1b040c4 	asrs	r4, r4, #1
4000af88:	0a000012 	beq	4000afd8 <__pow5mult+0x88>
4000af8c:	e5950000 	ldr	r0, [r5]
4000af90:	e3500000 	cmp	r0, #0
4000af94:	0a000012 	beq	4000afe4 <__pow5mult+0x94>
4000af98:	e1a05000 	mov	r5, r0
4000af9c:	e3140001 	tst	r4, #1
4000afa0:	0afffff7 	beq	4000af84 <__pow5mult+0x34>
4000afa4:	e1a01006 	mov	r1, r6
4000afa8:	e1a02005 	mov	r2, r5
4000afac:	e1a00007 	mov	r0, r7
4000afb0:	ebffff6c 	bl	4000ad68 <__multiply>
4000afb4:	e3560000 	cmp	r6, #0
4000afb8:	15962004 	ldrne	r2, [r6, #4]
4000afbc:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000afc0:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000afc4:	15861000 	strne	r1, [r6]
4000afc8:	17836102 	strne	r6, [r3, r2, lsl #2]
4000afcc:	e1b040c4 	asrs	r4, r4, #1
4000afd0:	e1a06000 	mov	r6, r0
4000afd4:	1affffec 	bne	4000af8c <__pow5mult+0x3c>
4000afd8:	e1a00006 	mov	r0, r6
4000afdc:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000afe0:	e12fff1e 	bx	lr
4000afe4:	e1a00007 	mov	r0, r7
4000afe8:	e1a01005 	mov	r1, r5
4000afec:	e1a02005 	mov	r2, r5
4000aff0:	ebffff5c 	bl	4000ad68 <__multiply>
4000aff4:	e5850000 	str	r0, [r5]
4000aff8:	e5808000 	str	r8, [r0]
4000affc:	eaffffe5 	b	4000af98 <__pow5mult+0x48>
4000b000:	e59f2044 	ldr	r2, [pc, #68]	; 4000b04c <__pow5mult+0xfc>
4000b004:	e2433001 	sub	r3, r3, #1
4000b008:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000b00c:	e3a03000 	mov	r3, #0
4000b010:	ebfffe9e 	bl	4000aa90 <__multadd>
4000b014:	e1a06000 	mov	r6, r0
4000b018:	eaffffd2 	b	4000af68 <__pow5mult+0x18>
4000b01c:	e3a01001 	mov	r1, #1
4000b020:	e1a00007 	mov	r0, r7
4000b024:	ebfffe6f 	bl	4000a9e8 <_Balloc>
4000b028:	e59f1020 	ldr	r1, [pc, #32]	; 4000b050 <__pow5mult+0x100>
4000b02c:	e3a02001 	mov	r2, #1
4000b030:	e3a03000 	mov	r3, #0
4000b034:	e5801014 	str	r1, [r0, #20]
4000b038:	e5802010 	str	r2, [r0, #16]
4000b03c:	e1a05000 	mov	r5, r0
4000b040:	e5870048 	str	r0, [r7, #72]	; 0x48
4000b044:	e5803000 	str	r3, [r0]
4000b048:	eaffffcb 	b	4000af7c <__pow5mult+0x2c>
4000b04c:	400172e8 	andmi	r7, r1, r8, ror #5
4000b050:	00000271 	andeq	r0, r0, r1, ror r2

4000b054 <__lshift>:
4000b054:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b058:	e5918010 	ldr	r8, [r1, #16]
4000b05c:	e1a092c2 	asr	r9, r2, #5
4000b060:	e5913008 	ldr	r3, [r1, #8]
4000b064:	e0898008 	add	r8, r9, r8
4000b068:	e2885001 	add	r5, r8, #1
4000b06c:	e1550003 	cmp	r5, r3
4000b070:	e1a06001 	mov	r6, r1
4000b074:	e1a0a002 	mov	sl, r2
4000b078:	e1a07000 	mov	r7, r0
4000b07c:	e5911004 	ldr	r1, [r1, #4]
4000b080:	da000003 	ble	4000b094 <__lshift+0x40>
4000b084:	e1a03083 	lsl	r3, r3, #1
4000b088:	e1550003 	cmp	r5, r3
4000b08c:	e2811001 	add	r1, r1, #1
4000b090:	cafffffb 	bgt	4000b084 <__lshift+0x30>
4000b094:	e1a00007 	mov	r0, r7
4000b098:	ebfffe52 	bl	4000a9e8 <_Balloc>
4000b09c:	e3590000 	cmp	r9, #0
4000b0a0:	e280c014 	add	ip, r0, #20
4000b0a4:	da000007 	ble	4000b0c8 <__lshift+0x74>
4000b0a8:	e3a03000 	mov	r3, #0
4000b0ac:	e1a02003 	mov	r2, r3
4000b0b0:	e1a0400c 	mov	r4, ip
4000b0b4:	e2833001 	add	r3, r3, #1
4000b0b8:	e1530009 	cmp	r3, r9
4000b0bc:	e4842004 	str	r2, [r4], #4
4000b0c0:	1afffffb 	bne	4000b0b4 <__lshift+0x60>
4000b0c4:	e08cc103 	add	ip, ip, r3, lsl #2
4000b0c8:	e5961010 	ldr	r1, [r6, #16]
4000b0cc:	e2863014 	add	r3, r6, #20
4000b0d0:	e21aa01f 	ands	sl, sl, #31
4000b0d4:	e0831101 	add	r1, r3, r1, lsl #2
4000b0d8:	0a000017 	beq	4000b13c <__lshift+0xe8>
4000b0dc:	e26a9020 	rsb	r9, sl, #32
4000b0e0:	e3a02000 	mov	r2, #0
4000b0e4:	ea000000 	b	4000b0ec <__lshift+0x98>
4000b0e8:	e1a0c004 	mov	ip, r4
4000b0ec:	e5934000 	ldr	r4, [r3]
4000b0f0:	e1822a14 	orr	r2, r2, r4, lsl sl
4000b0f4:	e1a0400c 	mov	r4, ip
4000b0f8:	e4842004 	str	r2, [r4], #4
4000b0fc:	e4932004 	ldr	r2, [r3], #4
4000b100:	e1530001 	cmp	r3, r1
4000b104:	e1a02932 	lsr	r2, r2, r9
4000b108:	3afffff6 	bcc	4000b0e8 <__lshift+0x94>
4000b10c:	e3520000 	cmp	r2, #0
4000b110:	e58c2004 	str	r2, [ip, #4]
4000b114:	12885002 	addne	r5, r8, #2
4000b118:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000b11c:	e5962004 	ldr	r2, [r6, #4]
4000b120:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000b124:	e2455001 	sub	r5, r5, #1
4000b128:	e5805010 	str	r5, [r0, #16]
4000b12c:	e5861000 	str	r1, [r6]
4000b130:	e7836102 	str	r6, [r3, r2, lsl #2]
4000b134:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b138:	e12fff1e 	bx	lr
4000b13c:	e4932004 	ldr	r2, [r3], #4
4000b140:	e1510003 	cmp	r1, r3
4000b144:	e48c2004 	str	r2, [ip], #4
4000b148:	9afffff2 	bls	4000b118 <__lshift+0xc4>
4000b14c:	e4932004 	ldr	r2, [r3], #4
4000b150:	e1510003 	cmp	r1, r3
4000b154:	e48c2004 	str	r2, [ip], #4
4000b158:	8afffff7 	bhi	4000b13c <__lshift+0xe8>
4000b15c:	eaffffed 	b	4000b118 <__lshift+0xc4>

4000b160 <__mcmp>:
4000b160:	e5902010 	ldr	r2, [r0, #16]
4000b164:	e5913010 	ldr	r3, [r1, #16]
4000b168:	e0522003 	subs	r2, r2, r3
4000b16c:	1a00000f 	bne	4000b1b0 <__mcmp+0x50>
4000b170:	e1a03103 	lsl	r3, r3, #2
4000b174:	e2800014 	add	r0, r0, #20
4000b178:	e2811014 	add	r1, r1, #20
4000b17c:	e0811003 	add	r1, r1, r3
4000b180:	e0803003 	add	r3, r0, r3
4000b184:	ea000001 	b	4000b190 <__mcmp+0x30>
4000b188:	e1500003 	cmp	r0, r3
4000b18c:	2a000009 	bcs	4000b1b8 <__mcmp+0x58>
4000b190:	e5332004 	ldr	r2, [r3, #-4]!
4000b194:	e531c004 	ldr	ip, [r1, #-4]!
4000b198:	e152000c 	cmp	r2, ip
4000b19c:	0afffff9 	beq	4000b188 <__mcmp+0x28>
4000b1a0:	e15c0002 	cmp	ip, r2
4000b1a4:	93a00001 	movls	r0, #1
4000b1a8:	83e00000 	mvnhi	r0, #0
4000b1ac:	e12fff1e 	bx	lr
4000b1b0:	e1a00002 	mov	r0, r2
4000b1b4:	e12fff1e 	bx	lr
4000b1b8:	e3a00000 	mov	r0, #0
4000b1bc:	e12fff1e 	bx	lr

4000b1c0 <__mdiff>:
4000b1c0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b1c4:	e1a05001 	mov	r5, r1
4000b1c8:	e1a06000 	mov	r6, r0
4000b1cc:	e1a01002 	mov	r1, r2
4000b1d0:	e1a00005 	mov	r0, r5
4000b1d4:	e1a04002 	mov	r4, r2
4000b1d8:	ebffffe0 	bl	4000b160 <__mcmp>
4000b1dc:	e2507000 	subs	r7, r0, #0
4000b1e0:	0a00003f 	beq	4000b2e4 <__mdiff+0x124>
4000b1e4:	b1a03005 	movlt	r3, r5
4000b1e8:	b1a05004 	movlt	r5, r4
4000b1ec:	e1a00006 	mov	r0, r6
4000b1f0:	e5951004 	ldr	r1, [r5, #4]
4000b1f4:	b1a04003 	movlt	r4, r3
4000b1f8:	a3a08000 	movge	r8, #0
4000b1fc:	b3a08001 	movlt	r8, #1
4000b200:	ebfffdf8 	bl	4000a9e8 <_Balloc>
4000b204:	e5949010 	ldr	r9, [r4, #16]
4000b208:	e5957010 	ldr	r7, [r5, #16]
4000b20c:	e285c014 	add	ip, r5, #20
4000b210:	e2844014 	add	r4, r4, #20
4000b214:	e580800c 	str	r8, [r0, #12]
4000b218:	e2803014 	add	r3, r0, #20
4000b21c:	e08c8107 	add	r8, ip, r7, lsl #2
4000b220:	e0849109 	add	r9, r4, r9, lsl #2
4000b224:	e3a02000 	mov	r2, #0
4000b228:	e49c5004 	ldr	r5, [ip], #4
4000b22c:	e4946004 	ldr	r6, [r4], #4
4000b230:	e1a01805 	lsl	r1, r5, #16
4000b234:	e0822821 	add	r2, r2, r1, lsr #16
4000b238:	e1a0a806 	lsl	sl, r6, #16
4000b23c:	e042182a 	sub	r1, r2, sl, lsr #16
4000b240:	e1a02826 	lsr	r2, r6, #16
4000b244:	e0622825 	rsb	r2, r2, r5, lsr #16
4000b248:	e1a05801 	lsl	r5, r1, #16
4000b24c:	e0822841 	add	r2, r2, r1, asr #16
4000b250:	e1a05825 	lsr	r5, r5, #16
4000b254:	e1855802 	orr	r5, r5, r2, lsl #16
4000b258:	e1590004 	cmp	r9, r4
4000b25c:	e4835004 	str	r5, [r3], #4
4000b260:	e1a02842 	asr	r2, r2, #16
4000b264:	e1a0100c 	mov	r1, ip
4000b268:	8affffee 	bhi	4000b228 <__mdiff+0x68>
4000b26c:	e158000c 	cmp	r8, ip
4000b270:	e1a06003 	mov	r6, r3
4000b274:	9a000010 	bls	4000b2bc <__mdiff+0xfc>
4000b278:	e4914004 	ldr	r4, [r1], #4
4000b27c:	e1a05804 	lsl	r5, r4, #16
4000b280:	e0822825 	add	r2, r2, r5, lsr #16
4000b284:	e1a05802 	lsl	r5, r2, #16
4000b288:	e1a04824 	lsr	r4, r4, #16
4000b28c:	e0842842 	add	r2, r4, r2, asr #16
4000b290:	e1a05825 	lsr	r5, r5, #16
4000b294:	e1855802 	orr	r5, r5, r2, lsl #16
4000b298:	e1580001 	cmp	r8, r1
4000b29c:	e4835004 	str	r5, [r3], #4
4000b2a0:	e1a02842 	asr	r2, r2, #16
4000b2a4:	8afffff3 	bhi	4000b278 <__mdiff+0xb8>
4000b2a8:	e1e0300c 	mvn	r3, ip
4000b2ac:	e0833008 	add	r3, r3, r8
4000b2b0:	e3c33003 	bic	r3, r3, #3
4000b2b4:	e2833004 	add	r3, r3, #4
4000b2b8:	e0863003 	add	r3, r6, r3
4000b2bc:	e3550000 	cmp	r5, #0
4000b2c0:	e2433004 	sub	r3, r3, #4
4000b2c4:	1a000003 	bne	4000b2d8 <__mdiff+0x118>
4000b2c8:	e5332004 	ldr	r2, [r3, #-4]!
4000b2cc:	e3520000 	cmp	r2, #0
4000b2d0:	e2477001 	sub	r7, r7, #1
4000b2d4:	0afffffb 	beq	4000b2c8 <__mdiff+0x108>
4000b2d8:	e5807010 	str	r7, [r0, #16]
4000b2dc:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b2e0:	e12fff1e 	bx	lr
4000b2e4:	e1a00006 	mov	r0, r6
4000b2e8:	e1a01007 	mov	r1, r7
4000b2ec:	ebfffdbd 	bl	4000a9e8 <_Balloc>
4000b2f0:	e3a03001 	mov	r3, #1
4000b2f4:	e5807014 	str	r7, [r0, #20]
4000b2f8:	e5803010 	str	r3, [r0, #16]
4000b2fc:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000b300:	e12fff1e 	bx	lr

4000b304 <__ulp>:
4000b304:	e59f3058 	ldr	r3, [pc, #88]	; 4000b364 <__ulp+0x60>
4000b308:	e0013003 	and	r3, r1, r3
4000b30c:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000b310:	e3530000 	cmp	r3, #0
4000b314:	da000002 	ble	4000b324 <__ulp+0x20>
4000b318:	e1a01003 	mov	r1, r3
4000b31c:	e3a00000 	mov	r0, #0
4000b320:	e12fff1e 	bx	lr
4000b324:	e2633000 	rsb	r3, r3, #0
4000b328:	e1a03a43 	asr	r3, r3, #20
4000b32c:	e3530013 	cmp	r3, #19
4000b330:	da000007 	ble	4000b354 <__ulp+0x50>
4000b334:	e3530032 	cmp	r3, #50	; 0x32
4000b338:	d2633033 	rsble	r3, r3, #51	; 0x33
4000b33c:	d3a02001 	movle	r2, #1
4000b340:	d1a03312 	lslle	r3, r2, r3
4000b344:	c3a03001 	movgt	r3, #1
4000b348:	e3a01000 	mov	r1, #0
4000b34c:	e1a00003 	mov	r0, r3
4000b350:	e12fff1e 	bx	lr
4000b354:	e3a02702 	mov	r2, #524288	; 0x80000
4000b358:	e1a01352 	asr	r1, r2, r3
4000b35c:	e3a00000 	mov	r0, #0
4000b360:	e12fff1e 	bx	lr
4000b364:	7ff00000 	svcvc	0x00f00000	; IMB

4000b368 <__b2d>:
4000b368:	e590c010 	ldr	ip, [r0, #16]
4000b36c:	e2802014 	add	r2, r0, #20
4000b370:	e082c10c 	add	ip, r2, ip, lsl #2
4000b374:	e92d4038 	push	{r3, r4, r5, lr}
4000b378:	e51c4004 	ldr	r4, [ip, #-4]
4000b37c:	e1a00004 	mov	r0, r4
4000b380:	ebfffe33 	bl	4000ac54 <__hi0bits>
4000b384:	e2603020 	rsb	r3, r0, #32
4000b388:	e350000a 	cmp	r0, #10
4000b38c:	e5813000 	str	r3, [r1]
4000b390:	e24c1004 	sub	r1, ip, #4
4000b394:	ca00000d 	bgt	4000b3d0 <__b2d+0x68>
4000b398:	e260500b 	rsb	r5, r0, #11
4000b39c:	e1a03534 	lsr	r3, r4, r5
4000b3a0:	e1520001 	cmp	r2, r1
4000b3a4:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000b3a8:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000b3ac:	351c1008 	ldrcc	r1, [ip, #-8]
4000b3b0:	31a05531 	lsrcc	r5, r1, r5
4000b3b4:	23a05000 	movcs	r5, #0
4000b3b8:	e2800015 	add	r0, r0, #21
4000b3bc:	e1852014 	orr	r2, r5, r4, lsl r0
4000b3c0:	e1a01003 	mov	r1, r3
4000b3c4:	e1a00002 	mov	r0, r2
4000b3c8:	e8bd4038 	pop	{r3, r4, r5, lr}
4000b3cc:	e12fff1e 	bx	lr
4000b3d0:	e1520001 	cmp	r2, r1
4000b3d4:	324c1008 	subcc	r1, ip, #8
4000b3d8:	23a0c000 	movcs	ip, #0
4000b3dc:	351cc008 	ldrcc	ip, [ip, #-8]
4000b3e0:	e250500b 	subs	r5, r0, #11
4000b3e4:	0a00000d 	beq	4000b420 <__b2d+0xb8>
4000b3e8:	e1a04514 	lsl	r4, r4, r5
4000b3ec:	e1510002 	cmp	r1, r2
4000b3f0:	85111004 	ldrhi	r1, [r1, #-4]
4000b3f4:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000b3f8:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000b3fc:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000b400:	e184303c 	orr	r3, r4, ip, lsr r0
4000b404:	81a00031 	lsrhi	r0, r1, r0
4000b408:	93a00000 	movls	r0, #0
4000b40c:	e180251c 	orr	r2, r0, ip, lsl r5
4000b410:	e1a01003 	mov	r1, r3
4000b414:	e1a00002 	mov	r0, r2
4000b418:	e8bd4038 	pop	{r3, r4, r5, lr}
4000b41c:	e12fff1e 	bx	lr
4000b420:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000b424:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000b428:	e1a0200c 	mov	r2, ip
4000b42c:	e1a01003 	mov	r1, r3
4000b430:	e1a00002 	mov	r0, r2
4000b434:	e8bd4038 	pop	{r3, r4, r5, lr}
4000b438:	e12fff1e 	bx	lr

4000b43c <__d2b>:
4000b43c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000b440:	e3a01001 	mov	r1, #1
4000b444:	e24dd008 	sub	sp, sp, #8
4000b448:	e1a05003 	mov	r5, r3
4000b44c:	e1a04002 	mov	r4, r2
4000b450:	e59d7020 	ldr	r7, [sp, #32]
4000b454:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000b458:	ebfffd62 	bl	4000a9e8 <_Balloc>
4000b45c:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000b460:	e1b08a23 	lsrs	r8, r3, #20
4000b464:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000b468:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000b46c:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000b470:	e3540000 	cmp	r4, #0
4000b474:	e1a0c000 	mov	ip, r0
4000b478:	e58d3004 	str	r3, [sp, #4]
4000b47c:	0a00001e 	beq	4000b4fc <__d2b+0xc0>
4000b480:	e28d0008 	add	r0, sp, #8
4000b484:	e5204008 	str	r4, [r0, #-8]!
4000b488:	e1a0000d 	mov	r0, sp
4000b48c:	ebfffe07 	bl	4000acb0 <__lo0bits>
4000b490:	e89d000c 	ldm	sp, {r2, r3}
4000b494:	e3500000 	cmp	r0, #0
4000b498:	12601020 	rsbne	r1, r0, #32
4000b49c:	11822113 	orrne	r2, r2, r3, lsl r1
4000b4a0:	11a03033 	lsrne	r3, r3, r0
4000b4a4:	158c2014 	strne	r2, [ip, #20]
4000b4a8:	058c2014 	streq	r2, [ip, #20]
4000b4ac:	158d3004 	strne	r3, [sp, #4]
4000b4b0:	e3530000 	cmp	r3, #0
4000b4b4:	03a02001 	moveq	r2, #1
4000b4b8:	13a02002 	movne	r2, #2
4000b4bc:	e3580000 	cmp	r8, #0
4000b4c0:	e58c3018 	str	r3, [ip, #24]
4000b4c4:	e58c2010 	str	r2, [ip, #16]
4000b4c8:	1a000014 	bne	4000b520 <__d2b+0xe4>
4000b4cc:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000b4d0:	e08c3102 	add	r3, ip, r2, lsl #2
4000b4d4:	e2400002 	sub	r0, r0, #2
4000b4d8:	e5870000 	str	r0, [r7]
4000b4dc:	e5930010 	ldr	r0, [r3, #16]
4000b4e0:	ebfffddb 	bl	4000ac54 <__hi0bits>
4000b4e4:	e0600282 	rsb	r0, r0, r2, lsl #5
4000b4e8:	e5860000 	str	r0, [r6]
4000b4ec:	e1a0000c 	mov	r0, ip
4000b4f0:	e28dd008 	add	sp, sp, #8
4000b4f4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000b4f8:	e12fff1e 	bx	lr
4000b4fc:	e28d0004 	add	r0, sp, #4
4000b500:	ebfffdea 	bl	4000acb0 <__lo0bits>
4000b504:	e59d3004 	ldr	r3, [sp, #4]
4000b508:	e3a02001 	mov	r2, #1
4000b50c:	e3580000 	cmp	r8, #0
4000b510:	e58c3014 	str	r3, [ip, #20]
4000b514:	e58c2010 	str	r2, [ip, #16]
4000b518:	e2800020 	add	r0, r0, #32
4000b51c:	0affffea 	beq	4000b4cc <__d2b+0x90>
4000b520:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000b524:	e2488003 	sub	r8, r8, #3
4000b528:	e0888000 	add	r8, r8, r0
4000b52c:	e2600035 	rsb	r0, r0, #53	; 0x35
4000b530:	e5878000 	str	r8, [r7]
4000b534:	e5860000 	str	r0, [r6]
4000b538:	e1a0000c 	mov	r0, ip
4000b53c:	e28dd008 	add	sp, sp, #8
4000b540:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000b544:	e12fff1e 	bx	lr

4000b548 <__ratio>:
4000b548:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000b54c:	e24dd00c 	sub	sp, sp, #12
4000b550:	e1a06001 	mov	r6, r1
4000b554:	e1a0100d 	mov	r1, sp
4000b558:	e1a07000 	mov	r7, r0
4000b55c:	ebffff81 	bl	4000b368 <__b2d>
4000b560:	e1a05001 	mov	r5, r1
4000b564:	e1a04000 	mov	r4, r0
4000b568:	e28d1004 	add	r1, sp, #4
4000b56c:	e1a00006 	mov	r0, r6
4000b570:	ebffff7c 	bl	4000b368 <__b2d>
4000b574:	e597e010 	ldr	lr, [r7, #16]
4000b578:	e1a03001 	mov	r3, r1
4000b57c:	e1a02000 	mov	r2, r0
4000b580:	e596c010 	ldr	ip, [r6, #16]
4000b584:	e89d0003 	ldm	sp, {r0, r1}
4000b588:	e06cc00e 	rsb	ip, ip, lr
4000b58c:	e0611000 	rsb	r1, r1, r0
4000b590:	e081c28c 	add	ip, r1, ip, lsl #5
4000b594:	e35c0000 	cmp	ip, #0
4000b598:	e1a01005 	mov	r1, r5
4000b59c:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000b5a0:	e1a07003 	mov	r7, r3
4000b5a4:	c1a04004 	movgt	r4, r4
4000b5a8:	c1a05001 	movgt	r5, r1
4000b5ac:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000b5b0:	d1a02002 	movle	r2, r2
4000b5b4:	d1a03007 	movle	r3, r7
4000b5b8:	e1a00004 	mov	r0, r4
4000b5bc:	e1a01005 	mov	r1, r5
4000b5c0:	eb000ad3 	bl	4000e114 <__aeabi_ddiv>
4000b5c4:	e28dd00c 	add	sp, sp, #12
4000b5c8:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000b5cc:	e12fff1e 	bx	lr

4000b5d0 <_mprec_log10>:
4000b5d0:	e3500017 	cmp	r0, #23
4000b5d4:	e92d4010 	push	{r4, lr}
4000b5d8:	e1a04000 	mov	r4, r0
4000b5dc:	da000008 	ble	4000b604 <_mprec_log10+0x34>
4000b5e0:	e59f1034 	ldr	r1, [pc, #52]	; 4000b61c <_mprec_log10+0x4c>
4000b5e4:	e3a00000 	mov	r0, #0
4000b5e8:	e3a02000 	mov	r2, #0
4000b5ec:	e59f302c 	ldr	r3, [pc, #44]	; 4000b620 <_mprec_log10+0x50>
4000b5f0:	eb000a23 	bl	4000de84 <__aeabi_dmul>
4000b5f4:	e2544001 	subs	r4, r4, #1
4000b5f8:	1afffffa 	bne	4000b5e8 <_mprec_log10+0x18>
4000b5fc:	e8bd4010 	pop	{r4, lr}
4000b600:	e12fff1e 	bx	lr
4000b604:	e59f3018 	ldr	r3, [pc, #24]	; 4000b624 <_mprec_log10+0x54>
4000b608:	e0834180 	add	r4, r3, r0, lsl #3
4000b60c:	e2841010 	add	r1, r4, #16
4000b610:	e8910003 	ldm	r1, {r0, r1}
4000b614:	e8bd4010 	pop	{r4, lr}
4000b618:	e12fff1e 	bx	lr
4000b61c:	3ff00000 	svccc	0x00f00000	; IMB
4000b620:	40240000 	eormi	r0, r4, r0
4000b624:	400172e8 	andmi	r7, r1, r8, ror #5

4000b628 <__copybits>:
4000b628:	e92d0030 	push	{r4, r5}
4000b62c:	e5924010 	ldr	r4, [r2, #16]
4000b630:	e2823014 	add	r3, r2, #20
4000b634:	e2411001 	sub	r1, r1, #1
4000b638:	e1a052c1 	asr	r5, r1, #5
4000b63c:	e0834104 	add	r4, r3, r4, lsl #2
4000b640:	e2855001 	add	r5, r5, #1
4000b644:	e1530004 	cmp	r3, r4
4000b648:	e0805105 	add	r5, r0, r5, lsl #2
4000b64c:	2a000009 	bcs	4000b678 <__copybits+0x50>
4000b650:	e1a01000 	mov	r1, r0
4000b654:	e493c004 	ldr	ip, [r3], #4
4000b658:	e1540003 	cmp	r4, r3
4000b65c:	e481c004 	str	ip, [r1], #4
4000b660:	8afffffb 	bhi	4000b654 <__copybits+0x2c>
4000b664:	e0623004 	rsb	r3, r2, r4
4000b668:	e2433015 	sub	r3, r3, #21
4000b66c:	e3c33003 	bic	r3, r3, #3
4000b670:	e2833004 	add	r3, r3, #4
4000b674:	e0800003 	add	r0, r0, r3
4000b678:	e1550000 	cmp	r5, r0
4000b67c:	9a000003 	bls	4000b690 <__copybits+0x68>
4000b680:	e3a03000 	mov	r3, #0
4000b684:	e4803004 	str	r3, [r0], #4
4000b688:	e1550000 	cmp	r5, r0
4000b68c:	8afffffc 	bhi	4000b684 <__copybits+0x5c>
4000b690:	e8bd0030 	pop	{r4, r5}
4000b694:	e12fff1e 	bx	lr

4000b698 <__any_on>:
4000b698:	e5903010 	ldr	r3, [r0, #16]
4000b69c:	e1a022c1 	asr	r2, r1, #5
4000b6a0:	e1530002 	cmp	r3, r2
4000b6a4:	e2800014 	add	r0, r0, #20
4000b6a8:	b0803103 	addlt	r3, r0, r3, lsl #2
4000b6ac:	ba00000a 	blt	4000b6dc <__any_on+0x44>
4000b6b0:	da000008 	ble	4000b6d8 <__any_on+0x40>
4000b6b4:	e211101f 	ands	r1, r1, #31
4000b6b8:	0a000006 	beq	4000b6d8 <__any_on+0x40>
4000b6bc:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000b6c0:	e1a0c133 	lsr	ip, r3, r1
4000b6c4:	e153011c 	cmp	r3, ip, lsl r1
4000b6c8:	e0803102 	add	r3, r0, r2, lsl #2
4000b6cc:	0a000002 	beq	4000b6dc <__any_on+0x44>
4000b6d0:	e3a00001 	mov	r0, #1
4000b6d4:	e12fff1e 	bx	lr
4000b6d8:	e0803102 	add	r3, r0, r2, lsl #2
4000b6dc:	e1500003 	cmp	r0, r3
4000b6e0:	2a000009 	bcs	4000b70c <__any_on+0x74>
4000b6e4:	e5132004 	ldr	r2, [r3, #-4]
4000b6e8:	e3520000 	cmp	r2, #0
4000b6ec:	e2433004 	sub	r3, r3, #4
4000b6f0:	0a000003 	beq	4000b704 <__any_on+0x6c>
4000b6f4:	eafffff5 	b	4000b6d0 <__any_on+0x38>
4000b6f8:	e5332004 	ldr	r2, [r3, #-4]!
4000b6fc:	e3520000 	cmp	r2, #0
4000b700:	1afffff2 	bne	4000b6d0 <__any_on+0x38>
4000b704:	e1500003 	cmp	r0, r3
4000b708:	3afffffa 	bcc	4000b6f8 <__any_on+0x60>
4000b70c:	e3a00000 	mov	r0, #0
4000b710:	e12fff1e 	bx	lr

4000b714 <__fpclassifyd>:
4000b714:	e1903001 	orrs	r3, r0, r1
4000b718:	1a000001 	bne	4000b724 <__fpclassifyd+0x10>
4000b71c:	e3a00002 	mov	r0, #2
4000b720:	e12fff1e 	bx	lr
4000b724:	e2703001 	rsbs	r3, r0, #1
4000b728:	33a03000 	movcc	r3, #0
4000b72c:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000b730:	03500000 	cmpeq	r0, #0
4000b734:	0afffff8 	beq	4000b71c <__fpclassifyd+0x8>
4000b738:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000b73c:	e59f1034 	ldr	r1, [pc, #52]	; 4000b778 <__fpclassifyd+0x64>
4000b740:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000b744:	e1500001 	cmp	r0, r1
4000b748:	8a000001 	bhi	4000b754 <__fpclassifyd+0x40>
4000b74c:	e3a00004 	mov	r0, #4
4000b750:	e12fff1e 	bx	lr
4000b754:	e3520601 	cmp	r2, #1048576	; 0x100000
4000b758:	2a000001 	bcs	4000b764 <__fpclassifyd+0x50>
4000b75c:	e3a00003 	mov	r0, #3
4000b760:	e12fff1e 	bx	lr
4000b764:	e59f0010 	ldr	r0, [pc, #16]	; 4000b77c <__fpclassifyd+0x68>
4000b768:	e1520000 	cmp	r2, r0
4000b76c:	13a00000 	movne	r0, #0
4000b770:	02030001 	andeq	r0, r3, #1
4000b774:	e12fff1e 	bx	lr
4000b778:	7fdfffff 	svcvc	0x00dfffff
4000b77c:	7ff00000 	svcvc	0x00f00000	; IMB

4000b780 <_sbrk_r>:
4000b780:	e92d4038 	push	{r3, r4, r5, lr}
4000b784:	e59f4034 	ldr	r4, [pc, #52]	; 4000b7c0 <_sbrk_r+0x40>
4000b788:	e3a03000 	mov	r3, #0
4000b78c:	e1a05000 	mov	r5, r0
4000b790:	e1a00001 	mov	r0, r1
4000b794:	e5843000 	str	r3, [r4]
4000b798:	ebffe45a 	bl	40004908 <_sbrk>
4000b79c:	e3700001 	cmn	r0, #1
4000b7a0:	0a000001 	beq	4000b7ac <_sbrk_r+0x2c>
4000b7a4:	e8bd4038 	pop	{r3, r4, r5, lr}
4000b7a8:	e12fff1e 	bx	lr
4000b7ac:	e5943000 	ldr	r3, [r4]
4000b7b0:	e3530000 	cmp	r3, #0
4000b7b4:	15853000 	strne	r3, [r5]
4000b7b8:	e8bd4038 	pop	{r3, r4, r5, lr}
4000b7bc:	e12fff1e 	bx	lr
4000b7c0:	400183d0 	ldrdmi	r8, [r1], -r0

4000b7c4 <strcmp>:
4000b7c4:	e0202001 	eor	r2, r0, r1
4000b7c8:	e3120003 	tst	r2, #3
4000b7cc:	1a000021 	bne	4000b858 <strcmp+0x94>
4000b7d0:	e2102003 	ands	r2, r0, #3
4000b7d4:	e3c00003 	bic	r0, r0, #3
4000b7d8:	e3c11003 	bic	r1, r1, #3
4000b7dc:	e490c004 	ldr	ip, [r0], #4
4000b7e0:	04913004 	ldreq	r3, [r1], #4
4000b7e4:	0a000006 	beq	4000b804 <strcmp+0x40>
4000b7e8:	e2222003 	eor	r2, r2, #3
4000b7ec:	e1a02182 	lsl	r2, r2, #3
4000b7f0:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000b7f4:	e1a02233 	lsr	r2, r3, r2
4000b7f8:	e4913004 	ldr	r3, [r1], #4
4000b7fc:	e18cc002 	orr	ip, ip, r2
4000b800:	e1833002 	orr	r3, r3, r2
4000b804:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000b808:	e3a04001 	mov	r4, #1
4000b80c:	e1844404 	orr	r4, r4, r4, lsl #8
4000b810:	e1844804 	orr	r4, r4, r4, lsl #16
4000b814:	e04c2004 	sub	r2, ip, r4
4000b818:	e15c0003 	cmp	ip, r3
4000b81c:	01c2200c 	biceq	r2, r2, ip
4000b820:	01120384 	tsteq	r2, r4, lsl #7
4000b824:	0490c004 	ldreq	ip, [r0], #4
4000b828:	04913004 	ldreq	r3, [r1], #4
4000b82c:	0afffff8 	beq	4000b814 <strcmp+0x50>
4000b830:	e1a00c0c 	lsl	r0, ip, #24
4000b834:	e1a0c42c 	lsr	ip, ip, #8
4000b838:	e3500001 	cmp	r0, #1
4000b83c:	21500c03 	cmpcs	r0, r3, lsl #24
4000b840:	01a03423 	lsreq	r3, r3, #8
4000b844:	0afffff9 	beq	4000b830 <strcmp+0x6c>
4000b848:	e20330ff 	and	r3, r3, #255	; 0xff
4000b84c:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000b850:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b854:	e12fff1e 	bx	lr
4000b858:	e3100003 	tst	r0, #3
4000b85c:	0a000006 	beq	4000b87c <strcmp+0xb8>
4000b860:	e4d02001 	ldrb	r2, [r0], #1
4000b864:	e4d13001 	ldrb	r3, [r1], #1
4000b868:	e3520001 	cmp	r2, #1
4000b86c:	21520003 	cmpcs	r2, r3
4000b870:	0afffff8 	beq	4000b858 <strcmp+0x94>
4000b874:	e0420003 	sub	r0, r2, r3
4000b878:	e12fff1e 	bx	lr
4000b87c:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000b880:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000b884:	e3a02001 	mov	r2, #1
4000b888:	e1822402 	orr	r2, r2, r2, lsl #8
4000b88c:	e1822802 	orr	r2, r2, r2, lsl #16
4000b890:	e201c003 	and	ip, r1, #3
4000b894:	e3c11003 	bic	r1, r1, #3
4000b898:	e4904004 	ldr	r4, [r0], #4
4000b89c:	e4915004 	ldr	r5, [r1], #4
4000b8a0:	e35c0002 	cmp	ip, #2
4000b8a4:	0a000017 	beq	4000b908 <strcmp+0x144>
4000b8a8:	8a00002d 	bhi	4000b964 <strcmp+0x1a0>
4000b8ac:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000b8b0:	e15c0425 	cmp	ip, r5, lsr #8
4000b8b4:	e0443002 	sub	r3, r4, r2
4000b8b8:	e1c33004 	bic	r3, r3, r4
4000b8bc:	1a000007 	bne	4000b8e0 <strcmp+0x11c>
4000b8c0:	e0133382 	ands	r3, r3, r2, lsl #7
4000b8c4:	04915004 	ldreq	r5, [r1], #4
4000b8c8:	1a000006 	bne	4000b8e8 <strcmp+0x124>
4000b8cc:	e02cc004 	eor	ip, ip, r4
4000b8d0:	e15c0c05 	cmp	ip, r5, lsl #24
4000b8d4:	1a000008 	bne	4000b8fc <strcmp+0x138>
4000b8d8:	e4904004 	ldr	r4, [r0], #4
4000b8dc:	eafffff2 	b	4000b8ac <strcmp+0xe8>
4000b8e0:	e1a05425 	lsr	r5, r5, #8
4000b8e4:	ea000037 	b	4000b9c8 <strcmp+0x204>
4000b8e8:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000b8ec:	1a000031 	bne	4000b9b8 <strcmp+0x1f4>
4000b8f0:	e5d15000 	ldrb	r5, [r1]
4000b8f4:	e1a0cc24 	lsr	ip, r4, #24
4000b8f8:	ea000032 	b	4000b9c8 <strcmp+0x204>
4000b8fc:	e1a0cc24 	lsr	ip, r4, #24
4000b900:	e20550ff 	and	r5, r5, #255	; 0xff
4000b904:	ea00002f 	b	4000b9c8 <strcmp+0x204>
4000b908:	e1a0c804 	lsl	ip, r4, #16
4000b90c:	e0443002 	sub	r3, r4, r2
4000b910:	e1a0c82c 	lsr	ip, ip, #16
4000b914:	e1c33004 	bic	r3, r3, r4
4000b918:	e15c0825 	cmp	ip, r5, lsr #16
4000b91c:	1a00000e 	bne	4000b95c <strcmp+0x198>
4000b920:	e0133382 	ands	r3, r3, r2, lsl #7
4000b924:	04915004 	ldreq	r5, [r1], #4
4000b928:	1a000004 	bne	4000b940 <strcmp+0x17c>
4000b92c:	e02cc004 	eor	ip, ip, r4
4000b930:	e15c0805 	cmp	ip, r5, lsl #16
4000b934:	1a000006 	bne	4000b954 <strcmp+0x190>
4000b938:	e4904004 	ldr	r4, [r0], #4
4000b93c:	eafffff1 	b	4000b908 <strcmp+0x144>
4000b940:	e1b03803 	lsls	r3, r3, #16
4000b944:	1a00001b 	bne	4000b9b8 <strcmp+0x1f4>
4000b948:	e1d150b0 	ldrh	r5, [r1]
4000b94c:	e1a0c824 	lsr	ip, r4, #16
4000b950:	ea00001c 	b	4000b9c8 <strcmp+0x204>
4000b954:	e1a05805 	lsl	r5, r5, #16
4000b958:	e1a0c824 	lsr	ip, r4, #16
4000b95c:	e1a05825 	lsr	r5, r5, #16
4000b960:	ea000018 	b	4000b9c8 <strcmp+0x204>
4000b964:	e204c0ff 	and	ip, r4, #255	; 0xff
4000b968:	e15c0c25 	cmp	ip, r5, lsr #24
4000b96c:	e0443002 	sub	r3, r4, r2
4000b970:	e1c33004 	bic	r3, r3, r4
4000b974:	1a000007 	bne	4000b998 <strcmp+0x1d4>
4000b978:	e0133382 	ands	r3, r3, r2, lsl #7
4000b97c:	04915004 	ldreq	r5, [r1], #4
4000b980:	1a000006 	bne	4000b9a0 <strcmp+0x1dc>
4000b984:	e02cc004 	eor	ip, ip, r4
4000b988:	e15c0405 	cmp	ip, r5, lsl #8
4000b98c:	1a000006 	bne	4000b9ac <strcmp+0x1e8>
4000b990:	e4904004 	ldr	r4, [r0], #4
4000b994:	eafffff2 	b	4000b964 <strcmp+0x1a0>
4000b998:	e1a05c25 	lsr	r5, r5, #24
4000b99c:	ea000009 	b	4000b9c8 <strcmp+0x204>
4000b9a0:	e31400ff 	tst	r4, #255	; 0xff
4000b9a4:	0a000003 	beq	4000b9b8 <strcmp+0x1f4>
4000b9a8:	e4915004 	ldr	r5, [r1], #4
4000b9ac:	e1a0c424 	lsr	ip, r4, #8
4000b9b0:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000b9b4:	ea000003 	b	4000b9c8 <strcmp+0x204>
4000b9b8:	e3a00000 	mov	r0, #0
4000b9bc:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b9c0:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b9c4:	e12fff1e 	bx	lr
4000b9c8:	e20c20ff 	and	r2, ip, #255	; 0xff
4000b9cc:	e20500ff 	and	r0, r5, #255	; 0xff
4000b9d0:	e3500001 	cmp	r0, #1
4000b9d4:	21500002 	cmpcs	r0, r2
4000b9d8:	01a0c42c 	lsreq	ip, ip, #8
4000b9dc:	01a05425 	lsreq	r5, r5, #8
4000b9e0:	0afffff8 	beq	4000b9c8 <strcmp+0x204>
4000b9e4:	e0420000 	sub	r0, r2, r0
4000b9e8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b9ec:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b9f0:	e12fff1e 	bx	lr

4000b9f4 <__ssprint_r>:
4000b9f4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b9f8:	e5924008 	ldr	r4, [r2, #8]
4000b9fc:	e3540000 	cmp	r4, #0
4000ba00:	e24dd00c 	sub	sp, sp, #12
4000ba04:	e1a0a002 	mov	sl, r2
4000ba08:	e1a08000 	mov	r8, r0
4000ba0c:	e1a05001 	mov	r5, r1
4000ba10:	e5926000 	ldr	r6, [r2]
4000ba14:	0a00005c 	beq	4000bb8c <__ssprint_r+0x198>
4000ba18:	e3a0b000 	mov	fp, #0
4000ba1c:	e1a0400b 	mov	r4, fp
4000ba20:	e3540000 	cmp	r4, #0
4000ba24:	e5910000 	ldr	r0, [r1]
4000ba28:	e5913008 	ldr	r3, [r1, #8]
4000ba2c:	0a000037 	beq	4000bb10 <__ssprint_r+0x11c>
4000ba30:	e1540003 	cmp	r4, r3
4000ba34:	e1a07003 	mov	r7, r3
4000ba38:	3a00003c 	bcc	4000bb30 <__ssprint_r+0x13c>
4000ba3c:	e1d530bc 	ldrh	r3, [r5, #12]
4000ba40:	e3130d12 	tst	r3, #1152	; 0x480
4000ba44:	01a09007 	moveq	r9, r7
4000ba48:	0a000022 	beq	4000bad8 <__ssprint_r+0xe4>
4000ba4c:	e2851010 	add	r1, r5, #16
4000ba50:	e8910082 	ldm	r1, {r1, r7}
4000ba54:	e0877087 	add	r7, r7, r7, lsl #1
4000ba58:	e0877fa7 	add	r7, r7, r7, lsr #31
4000ba5c:	e0619000 	rsb	r9, r1, r0
4000ba60:	e2842001 	add	r2, r4, #1
4000ba64:	e1a070c7 	asr	r7, r7, #1
4000ba68:	e0822009 	add	r2, r2, r9
4000ba6c:	e1570002 	cmp	r7, r2
4000ba70:	31a07002 	movcc	r7, r2
4000ba74:	21a02007 	movcs	r2, r7
4000ba78:	e3130b01 	tst	r3, #1024	; 0x400
4000ba7c:	0a00002e 	beq	4000bb3c <__ssprint_r+0x148>
4000ba80:	e1a01002 	mov	r1, r2
4000ba84:	e1a00008 	mov	r0, r8
4000ba88:	ebfff988 	bl	4000a0b0 <_malloc_r>
4000ba8c:	e2503000 	subs	r3, r0, #0
4000ba90:	0a000030 	beq	4000bb58 <__ssprint_r+0x164>
4000ba94:	e5951010 	ldr	r1, [r5, #16]
4000ba98:	e1a02009 	mov	r2, r9
4000ba9c:	e58d3004 	str	r3, [sp, #4]
4000baa0:	ebfffb92 	bl	4000a8f0 <memcpy>
4000baa4:	e1d520bc 	ldrh	r2, [r5, #12]
4000baa8:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000baac:	e3822080 	orr	r2, r2, #128	; 0x80
4000bab0:	e1c520bc 	strh	r2, [r5, #12]
4000bab4:	e59d3004 	ldr	r3, [sp, #4]
4000bab8:	e0830009 	add	r0, r3, r9
4000babc:	e5853010 	str	r3, [r5, #16]
4000bac0:	e0699007 	rsb	r9, r9, r7
4000bac4:	e5850000 	str	r0, [r5]
4000bac8:	e5859008 	str	r9, [r5, #8]
4000bacc:	e5857014 	str	r7, [r5, #20]
4000bad0:	e1a09004 	mov	r9, r4
4000bad4:	e1a07004 	mov	r7, r4
4000bad8:	e1a02009 	mov	r2, r9
4000badc:	e1a0100b 	mov	r1, fp
4000bae0:	eb000568 	bl	4000d088 <memmove>
4000bae4:	e59a2008 	ldr	r2, [sl, #8]
4000bae8:	e5953008 	ldr	r3, [r5, #8]
4000baec:	e5950000 	ldr	r0, [r5]
4000baf0:	e0644002 	rsb	r4, r4, r2
4000baf4:	e0673003 	rsb	r3, r7, r3
4000baf8:	e0800009 	add	r0, r0, r9
4000bafc:	e3540000 	cmp	r4, #0
4000bb00:	e5853008 	str	r3, [r5, #8]
4000bb04:	e5850000 	str	r0, [r5]
4000bb08:	e58a4008 	str	r4, [sl, #8]
4000bb0c:	0a00001e 	beq	4000bb8c <__ssprint_r+0x198>
4000bb10:	e5964004 	ldr	r4, [r6, #4]
4000bb14:	e3540000 	cmp	r4, #0
4000bb18:	e596b000 	ldr	fp, [r6]
4000bb1c:	e2866008 	add	r6, r6, #8
4000bb20:	0afffffa 	beq	4000bb10 <__ssprint_r+0x11c>
4000bb24:	e1540003 	cmp	r4, r3
4000bb28:	e1a07003 	mov	r7, r3
4000bb2c:	2affffc2 	bcs	4000ba3c <__ssprint_r+0x48>
4000bb30:	e1a07004 	mov	r7, r4
4000bb34:	e1a09004 	mov	r9, r4
4000bb38:	eaffffe6 	b	4000bad8 <__ssprint_r+0xe4>
4000bb3c:	e1a00008 	mov	r0, r8
4000bb40:	eb0005da 	bl	4000d2b0 <_realloc_r>
4000bb44:	e2503000 	subs	r3, r0, #0
4000bb48:	1affffda 	bne	4000bab8 <__ssprint_r+0xc4>
4000bb4c:	e1a00008 	mov	r0, r8
4000bb50:	e5951010 	ldr	r1, [r5, #16]
4000bb54:	eb0004b0 	bl	4000ce1c <_free_r>
4000bb58:	e1d520bc 	ldrh	r2, [r5, #12]
4000bb5c:	e3a0300c 	mov	r3, #12
4000bb60:	e3e04000 	mvn	r4, #0
4000bb64:	e5883000 	str	r3, [r8]
4000bb68:	e3822040 	orr	r2, r2, #64	; 0x40
4000bb6c:	e3a03000 	mov	r3, #0
4000bb70:	e1a00004 	mov	r0, r4
4000bb74:	e1c520bc 	strh	r2, [r5, #12]
4000bb78:	e58a3008 	str	r3, [sl, #8]
4000bb7c:	e58a3004 	str	r3, [sl, #4]
4000bb80:	e28dd00c 	add	sp, sp, #12
4000bb84:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bb88:	e12fff1e 	bx	lr
4000bb8c:	e1a00004 	mov	r0, r4
4000bb90:	e58a4004 	str	r4, [sl, #4]
4000bb94:	e28dd00c 	add	sp, sp, #12
4000bb98:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bb9c:	e12fff1e 	bx	lr

4000bba0 <_svfiprintf_r>:
4000bba0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bba4:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000bba8:	e58d1018 	str	r1, [sp, #24]
4000bbac:	e1d110bc 	ldrh	r1, [r1, #12]
4000bbb0:	e3110080 	tst	r1, #128	; 0x80
4000bbb4:	e1a07002 	mov	r7, r2
4000bbb8:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000bbbc:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000bbc0:	0a000003 	beq	4000bbd4 <_svfiprintf_r+0x34>
4000bbc4:	e59d4018 	ldr	r4, [sp, #24]
4000bbc8:	e5943010 	ldr	r3, [r4, #16]
4000bbcc:	e3530000 	cmp	r3, #0
4000bbd0:	0a0003fb 	beq	4000cbc4 <_svfiprintf_r+0x1024>
4000bbd4:	e28d4080 	add	r4, sp, #128	; 0x80
4000bbd8:	e28d507f 	add	r5, sp, #127	; 0x7f
4000bbdc:	e3a03000 	mov	r3, #0
4000bbe0:	e1a0c004 	mov	ip, r4
4000bbe4:	e58d4004 	str	r4, [sp, #4]
4000bbe8:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000cbb0 <_svfiprintf_r+0x1010>
4000bbec:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000bbf0:	e0654004 	rsb	r4, r5, r4
4000bbf4:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000bbf8:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bbfc:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000bc00:	e58d5000 	str	r5, [sp]
4000bc04:	e58d3020 	str	r3, [sp, #32]
4000bc08:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000bc0c:	e28a8010 	add	r8, sl, #16
4000bc10:	e1a0600c 	mov	r6, ip
4000bc14:	e5d73000 	ldrb	r3, [r7]
4000bc18:	e3530000 	cmp	r3, #0
4000bc1c:	13530025 	cmpne	r3, #37	; 0x25
4000bc20:	0a0002f7 	beq	4000c804 <_svfiprintf_r+0xc64>
4000bc24:	e2873001 	add	r3, r7, #1
4000bc28:	e1a04003 	mov	r4, r3
4000bc2c:	e5d33000 	ldrb	r3, [r3]
4000bc30:	e3530025 	cmp	r3, #37	; 0x25
4000bc34:	13530000 	cmpne	r3, #0
4000bc38:	e2843001 	add	r3, r4, #1
4000bc3c:	1afffff9 	bne	4000bc28 <_svfiprintf_r+0x88>
4000bc40:	e0545007 	subs	r5, r4, r7
4000bc44:	0a00000d 	beq	4000bc80 <_svfiprintf_r+0xe0>
4000bc48:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000bc4c:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000bc50:	e2833001 	add	r3, r3, #1
4000bc54:	e3530007 	cmp	r3, #7
4000bc58:	e0822005 	add	r2, r2, r5
4000bc5c:	e5867000 	str	r7, [r6]
4000bc60:	e5865004 	str	r5, [r6, #4]
4000bc64:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000bc68:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000bc6c:	d2866008 	addle	r6, r6, #8
4000bc70:	ca000350 	bgt	4000c9b8 <_svfiprintf_r+0xe18>
4000bc74:	e59dc020 	ldr	ip, [sp, #32]
4000bc78:	e08cc005 	add	ip, ip, r5
4000bc7c:	e58dc020 	str	ip, [sp, #32]
4000bc80:	e5d43000 	ldrb	r3, [r4]
4000bc84:	e3530000 	cmp	r3, #0
4000bc88:	0a0002ec 	beq	4000c840 <_svfiprintf_r+0xca0>
4000bc8c:	e3a03000 	mov	r3, #0
4000bc90:	e1a01003 	mov	r1, r3
4000bc94:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000bc98:	e58d3014 	str	r3, [sp, #20]
4000bc9c:	e58d3008 	str	r3, [sp, #8]
4000bca0:	e2847001 	add	r7, r4, #1
4000bca4:	e5d43001 	ldrb	r3, [r4, #1]
4000bca8:	e3e04000 	mvn	r4, #0
4000bcac:	e58d400c 	str	r4, [sp, #12]
4000bcb0:	e1a00001 	mov	r0, r1
4000bcb4:	e2877001 	add	r7, r7, #1
4000bcb8:	e2432020 	sub	r2, r3, #32
4000bcbc:	e3520058 	cmp	r2, #88	; 0x58
4000bcc0:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000bcc4:	ea00021b 	b	4000c538 <_svfiprintf_r+0x998>
4000bcc8:	4000c1ac 	andmi	ip, r0, ip, lsr #3
4000bccc:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bcd0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bcd4:	4000c1bc 			; <UNDEFINED> instruction: 0x4000c1bc
4000bcd8:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bcdc:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bce0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bce4:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bce8:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bcec:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bcf0:	4000be2c 	andmi	fp, r0, ip, lsr #28
4000bcf4:	4000c13c 	andmi	ip, r0, ip, lsr r1
4000bcf8:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bcfc:	4000be48 	andmi	fp, r0, r8, asr #28
4000bd00:	4000c4dc 	ldrdmi	ip, [r0], -ip	; <UNPREDICTABLE>
4000bd04:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd08:	4000c4c8 	andmi	ip, r0, r8, asr #9
4000bd0c:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd10:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd14:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd18:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd1c:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd20:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd24:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd28:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd2c:	4000c340 	andmi	ip, r0, r0, asr #6
4000bd30:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd34:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd38:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd3c:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd40:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd44:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd48:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd4c:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd50:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd54:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd58:	4000c2e8 	andmi	ip, r0, r8, ror #5
4000bd5c:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd60:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd64:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd68:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd6c:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd70:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd74:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd78:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd7c:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd80:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd84:	4000c2a8 	andmi	ip, r0, r8, lsr #5
4000bd88:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd8c:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd90:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd94:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd98:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bd9c:	4000c258 	andmi	ip, r0, r8, asr r2
4000bda0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bda4:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bda8:	4000c20c 	andmi	ip, r0, ip, lsl #4
4000bdac:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdb0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdb4:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdb8:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdbc:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdc0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdc4:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdc8:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdcc:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdd0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdd4:	4000c1d0 	ldrdmi	ip, [r0], -r0
4000bdd8:	4000c3e0 	andmi	ip, r0, r0, ror #7
4000bddc:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bde0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bde4:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bde8:	4000c3cc 	andmi	ip, r0, ip, asr #7
4000bdec:	4000c3e0 	andmi	ip, r0, r0, ror #7
4000bdf0:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdf4:	4000c538 	andmi	ip, r0, r8, lsr r5
4000bdf8:	4000c39c 	mulmi	r0, ip, r3
4000bdfc:	4000c538 	andmi	ip, r0, r8, lsr r5
4000be00:	4000c364 	andmi	ip, r0, r4, ror #6
4000be04:	4000c0c4 	andmi	ip, r0, r4, asr #1
4000be08:	4000c0f4 	strdmi	ip, [r0], -r4
4000be0c:	4000c4b4 			; <UNDEFINED> instruction: 0x4000c4b4
4000be10:	4000c538 	andmi	ip, r0, r8, lsr r5
4000be14:	4000c450 	andmi	ip, r0, r0, asr r4
4000be18:	4000c538 	andmi	ip, r0, r8, lsr r5
4000be1c:	4000be5c 	andmi	fp, r0, ip, asr lr
4000be20:	4000c538 	andmi	ip, r0, r8, lsr r5
4000be24:	4000c538 	andmi	ip, r0, r8, lsr r5
4000be28:	4000c148 	andmi	ip, r0, r8, asr #2
4000be2c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000be30:	e5940000 	ldr	r0, [r4]
4000be34:	e3500000 	cmp	r0, #0
4000be38:	e2843004 	add	r3, r4, #4
4000be3c:	aa000313 	bge	4000ca90 <_svfiprintf_r+0xef0>
4000be40:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000be44:	e2600000 	rsb	r0, r0, #0
4000be48:	e59d5008 	ldr	r5, [sp, #8]
4000be4c:	e3855004 	orr	r5, r5, #4
4000be50:	e58d5008 	str	r5, [sp, #8]
4000be54:	e5d73000 	ldrb	r3, [r7]
4000be58:	eaffff95 	b	4000bcb4 <_svfiprintf_r+0x114>
4000be5c:	e59d5008 	ldr	r5, [sp, #8]
4000be60:	e3150020 	tst	r5, #32
4000be64:	e58d0014 	str	r0, [sp, #20]
4000be68:	0a000101 	beq	4000c274 <_svfiprintf_r+0x6d4>
4000be6c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000be70:	e28c3007 	add	r3, ip, #7
4000be74:	e3c33007 	bic	r3, r3, #7
4000be78:	e2834008 	add	r4, r3, #8
4000be7c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000be80:	e8930030 	ldm	r3, {r4, r5}
4000be84:	e3a03001 	mov	r3, #1
4000be88:	e3a0b000 	mov	fp, #0
4000be8c:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000be90:	e59dc00c 	ldr	ip, [sp, #12]
4000be94:	e35c0000 	cmp	ip, #0
4000be98:	a59dc008 	ldrge	ip, [sp, #8]
4000be9c:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000bea0:	a58dc008 	strge	ip, [sp, #8]
4000bea4:	e1940005 	orrs	r0, r4, r5
4000bea8:	e59dc00c 	ldr	ip, [sp, #12]
4000beac:	03a02000 	moveq	r2, #0
4000beb0:	13a02001 	movne	r2, #1
4000beb4:	e35c0000 	cmp	ip, #0
4000beb8:	13822001 	orrne	r2, r2, #1
4000bebc:	e3520000 	cmp	r2, #0
4000bec0:	0a000251 	beq	4000c80c <_svfiprintf_r+0xc6c>
4000bec4:	e3530001 	cmp	r3, #1
4000bec8:	0a0002d6 	beq	4000ca28 <_svfiprintf_r+0xe88>
4000becc:	e3530002 	cmp	r3, #2
4000bed0:	e28d207f 	add	r2, sp, #127	; 0x7f
4000bed4:	1a000061 	bne	4000c060 <_svfiprintf_r+0x4c0>
4000bed8:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000bedc:	e1a03224 	lsr	r3, r4, #4
4000bee0:	e204c00f 	and	ip, r4, #15
4000bee4:	e1833e05 	orr	r3, r3, r5, lsl #28
4000bee8:	e1a01225 	lsr	r1, r5, #4
4000beec:	e1a04003 	mov	r4, r3
4000bef0:	e1a05001 	mov	r5, r1
4000bef4:	e7d0300c 	ldrb	r3, [r0, ip]
4000bef8:	e194c005 	orrs	ip, r4, r5
4000befc:	e1a09002 	mov	r9, r2
4000bf00:	e5c23000 	strb	r3, [r2]
4000bf04:	e2422001 	sub	r2, r2, #1
4000bf08:	1afffff3 	bne	4000bedc <_svfiprintf_r+0x33c>
4000bf0c:	e59d5004 	ldr	r5, [sp, #4]
4000bf10:	e0694005 	rsb	r4, r9, r5
4000bf14:	e59d500c 	ldr	r5, [sp, #12]
4000bf18:	e1550004 	cmp	r5, r4
4000bf1c:	b1a05004 	movlt	r5, r4
4000bf20:	e35b0000 	cmp	fp, #0
4000bf24:	e58d5010 	str	r5, [sp, #16]
4000bf28:	12855001 	addne	r5, r5, #1
4000bf2c:	158d5010 	strne	r5, [sp, #16]
4000bf30:	e59dc008 	ldr	ip, [sp, #8]
4000bf34:	e21cc002 	ands	ip, ip, #2
4000bf38:	159d3010 	ldrne	r3, [sp, #16]
4000bf3c:	e59d5008 	ldr	r5, [sp, #8]
4000bf40:	12833002 	addne	r3, r3, #2
4000bf44:	158d3010 	strne	r3, [sp, #16]
4000bf48:	e2155084 	ands	r5, r5, #132	; 0x84
4000bf4c:	e58dc01c 	str	ip, [sp, #28]
4000bf50:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000bf54:	1a000182 	bne	4000c564 <_svfiprintf_r+0x9c4>
4000bf58:	e28d3010 	add	r3, sp, #16
4000bf5c:	e8931008 	ldm	r3, {r3, ip}
4000bf60:	e063500c 	rsb	r5, r3, ip
4000bf64:	e3550000 	cmp	r5, #0
4000bf68:	da00017d 	ble	4000c564 <_svfiprintf_r+0x9c4>
4000bf6c:	e3550010 	cmp	r5, #16
4000bf70:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000cbb0 <_svfiprintf_r+0x1010>
4000bf74:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bf78:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bf7c:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000bf80:	da000022 	ble	4000c010 <_svfiprintf_r+0x470>
4000bf84:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000cbb0 <_svfiprintf_r+0x1010>
4000bf88:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000bf8c:	e1a00006 	mov	r0, r6
4000bf90:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000bf94:	e1a06005 	mov	r6, r5
4000bf98:	e3a0b010 	mov	fp, #16
4000bf9c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000bfa0:	e59d5018 	ldr	r5, [sp, #24]
4000bfa4:	ea000002 	b	4000bfb4 <_svfiprintf_r+0x414>
4000bfa8:	e2466010 	sub	r6, r6, #16
4000bfac:	e3560010 	cmp	r6, #16
4000bfb0:	da000013 	ble	4000c004 <_svfiprintf_r+0x464>
4000bfb4:	e2822001 	add	r2, r2, #1
4000bfb8:	e3520007 	cmp	r2, #7
4000bfbc:	e2811010 	add	r1, r1, #16
4000bfc0:	e8800c00 	stm	r0, {sl, fp}
4000bfc4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bfc8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000bfcc:	d2800008 	addle	r0, r0, #8
4000bfd0:	dafffff4 	ble	4000bfa8 <_svfiprintf_r+0x408>
4000bfd4:	e1a00004 	mov	r0, r4
4000bfd8:	e1a01005 	mov	r1, r5
4000bfdc:	e28d204c 	add	r2, sp, #76	; 0x4c
4000bfe0:	ebfffe83 	bl	4000b9f4 <__ssprint_r>
4000bfe4:	e3500000 	cmp	r0, #0
4000bfe8:	1a00021a 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000bfec:	e2466010 	sub	r6, r6, #16
4000bff0:	e3560010 	cmp	r6, #16
4000bff4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bff8:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bffc:	e28d0080 	add	r0, sp, #128	; 0x80
4000c000:	caffffeb 	bgt	4000bfb4 <_svfiprintf_r+0x414>
4000c004:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000c008:	e1a05006 	mov	r5, r6
4000c00c:	e1a06000 	mov	r6, r0
4000c010:	e2822001 	add	r2, r2, #1
4000c014:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000c018:	e3520007 	cmp	r2, #7
4000c01c:	e0851001 	add	r1, r5, r1
4000c020:	e586c000 	str	ip, [r6]
4000c024:	e5865004 	str	r5, [r6, #4]
4000c028:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c02c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c030:	d2866008 	addle	r6, r6, #8
4000c034:	da00014c 	ble	4000c56c <_svfiprintf_r+0x9cc>
4000c038:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c03c:	e59d1018 	ldr	r1, [sp, #24]
4000c040:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c044:	ebfffe6a 	bl	4000b9f4 <__ssprint_r>
4000c048:	e3500000 	cmp	r0, #0
4000c04c:	1a000201 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c050:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c054:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c058:	e28d6080 	add	r6, sp, #128	; 0x80
4000c05c:	ea000142 	b	4000c56c <_svfiprintf_r+0x9cc>
4000c060:	e1a031a4 	lsr	r3, r4, #3
4000c064:	e1833e85 	orr	r3, r3, r5, lsl #29
4000c068:	e1a001a5 	lsr	r0, r5, #3
4000c06c:	e2041007 	and	r1, r4, #7
4000c070:	e1a05000 	mov	r5, r0
4000c074:	e1a04003 	mov	r4, r3
4000c078:	e1940005 	orrs	r0, r4, r5
4000c07c:	e2813030 	add	r3, r1, #48	; 0x30
4000c080:	e1a09002 	mov	r9, r2
4000c084:	e5c23000 	strb	r3, [r2]
4000c088:	e2422001 	sub	r2, r2, #1
4000c08c:	1afffff3 	bne	4000c060 <_svfiprintf_r+0x4c0>
4000c090:	e59d4008 	ldr	r4, [sp, #8]
4000c094:	e3140001 	tst	r4, #1
4000c098:	e1a01009 	mov	r1, r9
4000c09c:	0affff9a 	beq	4000bf0c <_svfiprintf_r+0x36c>
4000c0a0:	e3530030 	cmp	r3, #48	; 0x30
4000c0a4:	059dc004 	ldreq	ip, [sp, #4]
4000c0a8:	159d5004 	ldrne	r5, [sp, #4]
4000c0ac:	11a09002 	movne	r9, r2
4000c0b0:	13a03030 	movne	r3, #48	; 0x30
4000c0b4:	0069400c 	rsbeq	r4, r9, ip
4000c0b8:	10694005 	rsbne	r4, r9, r5
4000c0bc:	15413001 	strbne	r3, [r1, #-1]
4000c0c0:	eaffff93 	b	4000bf14 <_svfiprintf_r+0x374>
4000c0c4:	e59dc008 	ldr	ip, [sp, #8]
4000c0c8:	e21c3020 	ands	r3, ip, #32
4000c0cc:	e58d0014 	str	r0, [sp, #20]
4000c0d0:	0a00007b 	beq	4000c2c4 <_svfiprintf_r+0x724>
4000c0d4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c0d8:	e2843007 	add	r3, r4, #7
4000c0dc:	e3c33007 	bic	r3, r3, #7
4000c0e0:	e2835008 	add	r5, r3, #8
4000c0e4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c0e8:	e8930030 	ldm	r3, {r4, r5}
4000c0ec:	e3a03000 	mov	r3, #0
4000c0f0:	eaffff64 	b	4000be88 <_svfiprintf_r+0x2e8>
4000c0f4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c0f8:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000c0fc:	e59d5008 	ldr	r5, [sp, #8]
4000c100:	e28cc004 	add	ip, ip, #4
4000c104:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c108:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000cbb4 <_svfiprintf_r+0x1014>
4000c10c:	e3855002 	orr	r5, r5, #2
4000c110:	e5934000 	ldr	r4, [r3]
4000c114:	e3a02030 	mov	r2, #48	; 0x30
4000c118:	e3a03078 	mov	r3, #120	; 0x78
4000c11c:	e58d5008 	str	r5, [sp, #8]
4000c120:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000c124:	e58d0014 	str	r0, [sp, #20]
4000c128:	e3a05000 	mov	r5, #0
4000c12c:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000c130:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000c134:	e3a03002 	mov	r3, #2
4000c138:	eaffff52 	b	4000be88 <_svfiprintf_r+0x2e8>
4000c13c:	e5d73000 	ldrb	r3, [r7]
4000c140:	e3a0102b 	mov	r1, #43	; 0x2b
4000c144:	eafffeda 	b	4000bcb4 <_svfiprintf_r+0x114>
4000c148:	e59d5008 	ldr	r5, [sp, #8]
4000c14c:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000cbb4 <_svfiprintf_r+0x1014>
4000c150:	e3150020 	tst	r5, #32
4000c154:	e58d0014 	str	r0, [sp, #20]
4000c158:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c15c:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000c160:	0a000030 	beq	4000c228 <_svfiprintf_r+0x688>
4000c164:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c168:	e28c2007 	add	r2, ip, #7
4000c16c:	e3c22007 	bic	r2, r2, #7
4000c170:	e2824008 	add	r4, r2, #8
4000c174:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c178:	e8920030 	ldm	r2, {r4, r5}
4000c17c:	e59dc008 	ldr	ip, [sp, #8]
4000c180:	e31c0001 	tst	ip, #1
4000c184:	0a0000e9 	beq	4000c530 <_svfiprintf_r+0x990>
4000c188:	e1940005 	orrs	r0, r4, r5
4000c18c:	0a0000e7 	beq	4000c530 <_svfiprintf_r+0x990>
4000c190:	e3a02030 	mov	r2, #48	; 0x30
4000c194:	e38cc002 	orr	ip, ip, #2
4000c198:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000c19c:	e58dc008 	str	ip, [sp, #8]
4000c1a0:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000c1a4:	e3a03002 	mov	r3, #2
4000c1a8:	eaffff36 	b	4000be88 <_svfiprintf_r+0x2e8>
4000c1ac:	e3510000 	cmp	r1, #0
4000c1b0:	e5d73000 	ldrb	r3, [r7]
4000c1b4:	03a01020 	moveq	r1, #32
4000c1b8:	eafffebd 	b	4000bcb4 <_svfiprintf_r+0x114>
4000c1bc:	e59dc008 	ldr	ip, [sp, #8]
4000c1c0:	e38cc001 	orr	ip, ip, #1
4000c1c4:	e58dc008 	str	ip, [sp, #8]
4000c1c8:	e5d73000 	ldrb	r3, [r7]
4000c1cc:	eafffeb8 	b	4000bcb4 <_svfiprintf_r+0x114>
4000c1d0:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000c1d4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c1d8:	e5932000 	ldr	r2, [r3]
4000c1dc:	e3a04001 	mov	r4, #1
4000c1e0:	e3a03000 	mov	r3, #0
4000c1e4:	e2855004 	add	r5, r5, #4
4000c1e8:	e58d0014 	str	r0, [sp, #20]
4000c1ec:	e58d4010 	str	r4, [sp, #16]
4000c1f0:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000c1f4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c1f8:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000c1fc:	e28d9058 	add	r9, sp, #88	; 0x58
4000c200:	e3a05000 	mov	r5, #0
4000c204:	e58d500c 	str	r5, [sp, #12]
4000c208:	eaffff48 	b	4000bf30 <_svfiprintf_r+0x390>
4000c20c:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000cbb8 <_svfiprintf_r+0x1018>
4000c210:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000c214:	e59d5008 	ldr	r5, [sp, #8]
4000c218:	e3150020 	tst	r5, #32
4000c21c:	e58d0014 	str	r0, [sp, #20]
4000c220:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c224:	1affffce 	bne	4000c164 <_svfiprintf_r+0x5c4>
4000c228:	e59d5008 	ldr	r5, [sp, #8]
4000c22c:	e3150010 	tst	r5, #16
4000c230:	1a00022d 	bne	4000caec <_svfiprintf_r+0xf4c>
4000c234:	e59d4008 	ldr	r4, [sp, #8]
4000c238:	e3140040 	tst	r4, #64	; 0x40
4000c23c:	0a00022a 	beq	4000caec <_svfiprintf_r+0xf4c>
4000c240:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c244:	e1d540b0 	ldrh	r4, [r5]
4000c248:	e2855004 	add	r5, r5, #4
4000c24c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c250:	e3a05000 	mov	r5, #0
4000c254:	eaffffc8 	b	4000c17c <_svfiprintf_r+0x5dc>
4000c258:	e59d4008 	ldr	r4, [sp, #8]
4000c25c:	e3844010 	orr	r4, r4, #16
4000c260:	e58d4008 	str	r4, [sp, #8]
4000c264:	e59d5008 	ldr	r5, [sp, #8]
4000c268:	e3150020 	tst	r5, #32
4000c26c:	e58d0014 	str	r0, [sp, #20]
4000c270:	1afffefd 	bne	4000be6c <_svfiprintf_r+0x2cc>
4000c274:	e59d5008 	ldr	r5, [sp, #8]
4000c278:	e3150010 	tst	r5, #16
4000c27c:	1a000213 	bne	4000cad0 <_svfiprintf_r+0xf30>
4000c280:	e59d4008 	ldr	r4, [sp, #8]
4000c284:	e3140040 	tst	r4, #64	; 0x40
4000c288:	0a000210 	beq	4000cad0 <_svfiprintf_r+0xf30>
4000c28c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c290:	e1d540b0 	ldrh	r4, [r5]
4000c294:	e2855004 	add	r5, r5, #4
4000c298:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c29c:	e3a03001 	mov	r3, #1
4000c2a0:	e3a05000 	mov	r5, #0
4000c2a4:	eafffef7 	b	4000be88 <_svfiprintf_r+0x2e8>
4000c2a8:	e59d5008 	ldr	r5, [sp, #8]
4000c2ac:	e3855010 	orr	r5, r5, #16
4000c2b0:	e58d5008 	str	r5, [sp, #8]
4000c2b4:	e59dc008 	ldr	ip, [sp, #8]
4000c2b8:	e21c3020 	ands	r3, ip, #32
4000c2bc:	e58d0014 	str	r0, [sp, #20]
4000c2c0:	1affff83 	bne	4000c0d4 <_svfiprintf_r+0x534>
4000c2c4:	e59dc008 	ldr	ip, [sp, #8]
4000c2c8:	e21c2010 	ands	r2, ip, #16
4000c2cc:	0a00020c 	beq	4000cb04 <_svfiprintf_r+0xf64>
4000c2d0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c2d4:	e5954000 	ldr	r4, [r5]
4000c2d8:	e2855004 	add	r5, r5, #4
4000c2dc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c2e0:	e3a05000 	mov	r5, #0
4000c2e4:	eafffee7 	b	4000be88 <_svfiprintf_r+0x2e8>
4000c2e8:	e59dc008 	ldr	ip, [sp, #8]
4000c2ec:	e38cc010 	orr	ip, ip, #16
4000c2f0:	e58dc008 	str	ip, [sp, #8]
4000c2f4:	e59d4008 	ldr	r4, [sp, #8]
4000c2f8:	e3140020 	tst	r4, #32
4000c2fc:	e58d0014 	str	r0, [sp, #20]
4000c300:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c304:	0a00003a 	beq	4000c3f4 <_svfiprintf_r+0x854>
4000c308:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c30c:	e2851007 	add	r1, r5, #7
4000c310:	e3c11007 	bic	r1, r1, #7
4000c314:	e891000c 	ldm	r1, {r2, r3}
4000c318:	e2811008 	add	r1, r1, #8
4000c31c:	e3520000 	cmp	r2, #0
4000c320:	e2d30000 	sbcs	r0, r3, #0
4000c324:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000c328:	e1a04002 	mov	r4, r2
4000c32c:	e1a05003 	mov	r5, r3
4000c330:	ba000040 	blt	4000c438 <_svfiprintf_r+0x898>
4000c334:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c338:	e3a03001 	mov	r3, #1
4000c33c:	eafffed3 	b	4000be90 <_svfiprintf_r+0x2f0>
4000c340:	e2432030 	sub	r2, r3, #48	; 0x30
4000c344:	e3a00000 	mov	r0, #0
4000c348:	e4d73001 	ldrb	r3, [r7], #1
4000c34c:	e0800100 	add	r0, r0, r0, lsl #2
4000c350:	e0820080 	add	r0, r2, r0, lsl #1
4000c354:	e2432030 	sub	r2, r3, #48	; 0x30
4000c358:	e3520009 	cmp	r2, #9
4000c35c:	9afffff9 	bls	4000c348 <_svfiprintf_r+0x7a8>
4000c360:	eafffe54 	b	4000bcb8 <_svfiprintf_r+0x118>
4000c364:	e59d4008 	ldr	r4, [sp, #8]
4000c368:	e3140020 	tst	r4, #32
4000c36c:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c370:	1a0001f3 	bne	4000cb44 <_svfiprintf_r+0xfa4>
4000c374:	e59dc008 	ldr	ip, [sp, #8]
4000c378:	e31c0010 	tst	ip, #16
4000c37c:	0a000201 	beq	4000cb88 <_svfiprintf_r+0xfe8>
4000c380:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c384:	e59d5020 	ldr	r5, [sp, #32]
4000c388:	e5943000 	ldr	r3, [r4]
4000c38c:	e2844004 	add	r4, r4, #4
4000c390:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c394:	e5835000 	str	r5, [r3]
4000c398:	eafffe1d 	b	4000bc14 <_svfiprintf_r+0x74>
4000c39c:	e5d73000 	ldrb	r3, [r7]
4000c3a0:	e353006c 	cmp	r3, #108	; 0x6c
4000c3a4:	059d4008 	ldreq	r4, [sp, #8]
4000c3a8:	159d5008 	ldrne	r5, [sp, #8]
4000c3ac:	e1a02007 	mov	r2, r7
4000c3b0:	03844020 	orreq	r4, r4, #32
4000c3b4:	13855010 	orrne	r5, r5, #16
4000c3b8:	02877001 	addeq	r7, r7, #1
4000c3bc:	058d4008 	streq	r4, [sp, #8]
4000c3c0:	05d23001 	ldrbeq	r3, [r2, #1]
4000c3c4:	158d5008 	strne	r5, [sp, #8]
4000c3c8:	eafffe39 	b	4000bcb4 <_svfiprintf_r+0x114>
4000c3cc:	e59dc008 	ldr	ip, [sp, #8]
4000c3d0:	e38cc040 	orr	ip, ip, #64	; 0x40
4000c3d4:	e58dc008 	str	ip, [sp, #8]
4000c3d8:	e5d73000 	ldrb	r3, [r7]
4000c3dc:	eafffe34 	b	4000bcb4 <_svfiprintf_r+0x114>
4000c3e0:	e59d4008 	ldr	r4, [sp, #8]
4000c3e4:	e3140020 	tst	r4, #32
4000c3e8:	e58d0014 	str	r0, [sp, #20]
4000c3ec:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c3f0:	1affffc4 	bne	4000c308 <_svfiprintf_r+0x768>
4000c3f4:	e59dc008 	ldr	ip, [sp, #8]
4000c3f8:	e31c0010 	tst	ip, #16
4000c3fc:	1a0001cd 	bne	4000cb38 <_svfiprintf_r+0xf98>
4000c400:	e59d4008 	ldr	r4, [sp, #8]
4000c404:	e3140040 	tst	r4, #64	; 0x40
4000c408:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c40c:	0a0001ca 	beq	4000cb3c <_svfiprintf_r+0xf9c>
4000c410:	e1d540f0 	ldrsh	r4, [r5]
4000c414:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c418:	e1a05fc4 	asr	r5, r4, #31
4000c41c:	e1a02004 	mov	r2, r4
4000c420:	e1a03005 	mov	r3, r5
4000c424:	e28cc004 	add	ip, ip, #4
4000c428:	e3520000 	cmp	r2, #0
4000c42c:	e2d30000 	sbcs	r0, r3, #0
4000c430:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c434:	aaffffbe 	bge	4000c334 <_svfiprintf_r+0x794>
4000c438:	e3a0b02d 	mov	fp, #45	; 0x2d
4000c43c:	e2744000 	rsbs	r4, r4, #0
4000c440:	e2e55000 	rsc	r5, r5, #0
4000c444:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000c448:	e3a03001 	mov	r3, #1
4000c44c:	eafffe8f 	b	4000be90 <_svfiprintf_r+0x2f0>
4000c450:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c454:	e5949000 	ldr	r9, [r4]
4000c458:	e3a0b000 	mov	fp, #0
4000c45c:	e159000b 	cmp	r9, fp
4000c460:	e58d0014 	str	r0, [sp, #20]
4000c464:	e2845004 	add	r5, r4, #4
4000c468:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000c46c:	0a0001e5 	beq	4000cc08 <_svfiprintf_r+0x1068>
4000c470:	e59dc00c 	ldr	ip, [sp, #12]
4000c474:	e35c0000 	cmp	ip, #0
4000c478:	e1a00009 	mov	r0, r9
4000c47c:	ba0001bb 	blt	4000cb70 <_svfiprintf_r+0xfd0>
4000c480:	e1a0100b 	mov	r1, fp
4000c484:	e1a0200c 	mov	r2, ip
4000c488:	ebfff8d3 	bl	4000a7dc <memchr>
4000c48c:	e3500000 	cmp	r0, #0
4000c490:	0a0001e4 	beq	4000cc28 <_svfiprintf_r+0x1088>
4000c494:	e59d400c 	ldr	r4, [sp, #12]
4000c498:	e0690000 	rsb	r0, r9, r0
4000c49c:	e58db00c 	str	fp, [sp, #12]
4000c4a0:	e1540000 	cmp	r4, r0
4000c4a4:	a1a04000 	movge	r4, r0
4000c4a8:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c4ac:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c4b0:	eafffe97 	b	4000bf14 <_svfiprintf_r+0x374>
4000c4b4:	e59dc008 	ldr	ip, [sp, #8]
4000c4b8:	e38cc020 	orr	ip, ip, #32
4000c4bc:	e58dc008 	str	ip, [sp, #8]
4000c4c0:	e5d73000 	ldrb	r3, [r7]
4000c4c4:	eafffdfa 	b	4000bcb4 <_svfiprintf_r+0x114>
4000c4c8:	e59d5008 	ldr	r5, [sp, #8]
4000c4cc:	e3855080 	orr	r5, r5, #128	; 0x80
4000c4d0:	e58d5008 	str	r5, [sp, #8]
4000c4d4:	e5d73000 	ldrb	r3, [r7]
4000c4d8:	eafffdf5 	b	4000bcb4 <_svfiprintf_r+0x114>
4000c4dc:	e5d73000 	ldrb	r3, [r7]
4000c4e0:	e353002a 	cmp	r3, #42	; 0x2a
4000c4e4:	e2874001 	add	r4, r7, #1
4000c4e8:	0a0001d3 	beq	4000cc3c <_svfiprintf_r+0x109c>
4000c4ec:	e2432030 	sub	r2, r3, #48	; 0x30
4000c4f0:	e3520009 	cmp	r2, #9
4000c4f4:	83a0c000 	movhi	ip, #0
4000c4f8:	81a07004 	movhi	r7, r4
4000c4fc:	858dc00c 	strhi	ip, [sp, #12]
4000c500:	8afffdec 	bhi	4000bcb8 <_svfiprintf_r+0x118>
4000c504:	e3a0c000 	mov	ip, #0
4000c508:	e4d43001 	ldrb	r3, [r4], #1
4000c50c:	e08cc10c 	add	ip, ip, ip, lsl #2
4000c510:	e082c08c 	add	ip, r2, ip, lsl #1
4000c514:	e2432030 	sub	r2, r3, #48	; 0x30
4000c518:	e3520009 	cmp	r2, #9
4000c51c:	9afffff9 	bls	4000c508 <_svfiprintf_r+0x968>
4000c520:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000c524:	e58dc00c 	str	ip, [sp, #12]
4000c528:	e1a07004 	mov	r7, r4
4000c52c:	eafffde1 	b	4000bcb8 <_svfiprintf_r+0x118>
4000c530:	e3a03002 	mov	r3, #2
4000c534:	eafffe53 	b	4000be88 <_svfiprintf_r+0x2e8>
4000c538:	e3530000 	cmp	r3, #0
4000c53c:	e58d0014 	str	r0, [sp, #20]
4000c540:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000c544:	0a0000bd 	beq	4000c840 <_svfiprintf_r+0xca0>
4000c548:	e3a02000 	mov	r2, #0
4000c54c:	e3a04001 	mov	r4, #1
4000c550:	e58d4010 	str	r4, [sp, #16]
4000c554:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000c558:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000c55c:	e28d9058 	add	r9, sp, #88	; 0x58
4000c560:	eaffff26 	b	4000c200 <_svfiprintf_r+0x660>
4000c564:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c568:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c56c:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000c570:	e3530000 	cmp	r3, #0
4000c574:	0a000009 	beq	4000c5a0 <_svfiprintf_r+0xa00>
4000c578:	e2822001 	add	r2, r2, #1
4000c57c:	e3520007 	cmp	r2, #7
4000c580:	e2811001 	add	r1, r1, #1
4000c584:	e28d0047 	add	r0, sp, #71	; 0x47
4000c588:	e3a03001 	mov	r3, #1
4000c58c:	e8860009 	stm	r6, {r0, r3}
4000c590:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c594:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c598:	d2866008 	addle	r6, r6, #8
4000c59c:	ca00010d 	bgt	4000c9d8 <_svfiprintf_r+0xe38>
4000c5a0:	e59d301c 	ldr	r3, [sp, #28]
4000c5a4:	e3530000 	cmp	r3, #0
4000c5a8:	0a000009 	beq	4000c5d4 <_svfiprintf_r+0xa34>
4000c5ac:	e2822001 	add	r2, r2, #1
4000c5b0:	e3520007 	cmp	r2, #7
4000c5b4:	e2811002 	add	r1, r1, #2
4000c5b8:	e28d0048 	add	r0, sp, #72	; 0x48
4000c5bc:	e3a03002 	mov	r3, #2
4000c5c0:	e8860009 	stm	r6, {r0, r3}
4000c5c4:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c5c8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c5cc:	d2866008 	addle	r6, r6, #8
4000c5d0:	ca00010a 	bgt	4000ca00 <_svfiprintf_r+0xe60>
4000c5d4:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000c5d8:	e3550080 	cmp	r5, #128	; 0x80
4000c5dc:	0a0000a5 	beq	4000c878 <_svfiprintf_r+0xcd8>
4000c5e0:	e59dc00c 	ldr	ip, [sp, #12]
4000c5e4:	e064500c 	rsb	r5, r4, ip
4000c5e8:	e3550000 	cmp	r5, #0
4000c5ec:	da000038 	ble	4000c6d4 <_svfiprintf_r+0xb34>
4000c5f0:	e3550010 	cmp	r5, #16
4000c5f4:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000cbbc <_svfiprintf_r+0x101c>
4000c5f8:	d58d301c 	strle	r3, [sp, #28]
4000c5fc:	da000022 	ble	4000c68c <_svfiprintf_r+0xaec>
4000c600:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000cbbc <_svfiprintf_r+0x101c>
4000c604:	e58d400c 	str	r4, [sp, #12]
4000c608:	e1a00006 	mov	r0, r6
4000c60c:	e58dc01c 	str	ip, [sp, #28]
4000c610:	e1a06005 	mov	r6, r5
4000c614:	e3a0b010 	mov	fp, #16
4000c618:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000c61c:	e59d5018 	ldr	r5, [sp, #24]
4000c620:	ea000002 	b	4000c630 <_svfiprintf_r+0xa90>
4000c624:	e2466010 	sub	r6, r6, #16
4000c628:	e3560010 	cmp	r6, #16
4000c62c:	da000013 	ble	4000c680 <_svfiprintf_r+0xae0>
4000c630:	e2822001 	add	r2, r2, #1
4000c634:	e3520007 	cmp	r2, #7
4000c638:	e2811010 	add	r1, r1, #16
4000c63c:	e8800900 	stm	r0, {r8, fp}
4000c640:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c644:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c648:	d2800008 	addle	r0, r0, #8
4000c64c:	dafffff4 	ble	4000c624 <_svfiprintf_r+0xa84>
4000c650:	e1a00004 	mov	r0, r4
4000c654:	e1a01005 	mov	r1, r5
4000c658:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c65c:	ebfffce4 	bl	4000b9f4 <__ssprint_r>
4000c660:	e3500000 	cmp	r0, #0
4000c664:	1a00007b 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c668:	e2466010 	sub	r6, r6, #16
4000c66c:	e3560010 	cmp	r6, #16
4000c670:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c674:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c678:	e28d0080 	add	r0, sp, #128	; 0x80
4000c67c:	caffffeb 	bgt	4000c630 <_svfiprintf_r+0xa90>
4000c680:	e59d400c 	ldr	r4, [sp, #12]
4000c684:	e1a05006 	mov	r5, r6
4000c688:	e1a06000 	mov	r6, r0
4000c68c:	e2822001 	add	r2, r2, #1
4000c690:	e59d301c 	ldr	r3, [sp, #28]
4000c694:	e3520007 	cmp	r2, #7
4000c698:	e0811005 	add	r1, r1, r5
4000c69c:	e8860028 	stm	r6, {r3, r5}
4000c6a0:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c6a4:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c6a8:	d2866008 	addle	r6, r6, #8
4000c6ac:	da000008 	ble	4000c6d4 <_svfiprintf_r+0xb34>
4000c6b0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c6b4:	e59d1018 	ldr	r1, [sp, #24]
4000c6b8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c6bc:	ebfffccc 	bl	4000b9f4 <__ssprint_r>
4000c6c0:	e3500000 	cmp	r0, #0
4000c6c4:	1a000063 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c6c8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c6cc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c6d0:	e28d6080 	add	r6, sp, #128	; 0x80
4000c6d4:	e2822001 	add	r2, r2, #1
4000c6d8:	e3520007 	cmp	r2, #7
4000c6dc:	e0811004 	add	r1, r1, r4
4000c6e0:	e5869000 	str	r9, [r6]
4000c6e4:	e5864004 	str	r4, [r6, #4]
4000c6e8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c6ec:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c6f0:	d2866008 	addle	r6, r6, #8
4000c6f4:	ca00009f 	bgt	4000c978 <_svfiprintf_r+0xdd8>
4000c6f8:	e59d4008 	ldr	r4, [sp, #8]
4000c6fc:	e3140004 	tst	r4, #4
4000c700:	0a00002f 	beq	4000c7c4 <_svfiprintf_r+0xc24>
4000c704:	e59d5014 	ldr	r5, [sp, #20]
4000c708:	e59dc010 	ldr	ip, [sp, #16]
4000c70c:	e06c4005 	rsb	r4, ip, r5
4000c710:	e3540000 	cmp	r4, #0
4000c714:	da00002a 	ble	4000c7c4 <_svfiprintf_r+0xc24>
4000c718:	e3540010 	cmp	r4, #16
4000c71c:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000cbb0 <_svfiprintf_r+0x1010>
4000c720:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000c724:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000c728:	da00001d 	ble	4000c7a4 <_svfiprintf_r+0xc04>
4000c72c:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000cbb0 <_svfiprintf_r+0x1010>
4000c730:	e3a05010 	mov	r5, #16
4000c734:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000c738:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000c73c:	e59db018 	ldr	fp, [sp, #24]
4000c740:	ea000002 	b	4000c750 <_svfiprintf_r+0xbb0>
4000c744:	e2444010 	sub	r4, r4, #16
4000c748:	e3540010 	cmp	r4, #16
4000c74c:	da000014 	ble	4000c7a4 <_svfiprintf_r+0xc04>
4000c750:	e2833001 	add	r3, r3, #1
4000c754:	e3530007 	cmp	r3, #7
4000c758:	e2811010 	add	r1, r1, #16
4000c75c:	e586a000 	str	sl, [r6]
4000c760:	e5865004 	str	r5, [r6, #4]
4000c764:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c768:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c76c:	d2866008 	addle	r6, r6, #8
4000c770:	dafffff3 	ble	4000c744 <_svfiprintf_r+0xba4>
4000c774:	e1a00009 	mov	r0, r9
4000c778:	e1a0100b 	mov	r1, fp
4000c77c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c780:	ebfffc9b 	bl	4000b9f4 <__ssprint_r>
4000c784:	e3500000 	cmp	r0, #0
4000c788:	1a000032 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c78c:	e2444010 	sub	r4, r4, #16
4000c790:	e3540010 	cmp	r4, #16
4000c794:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c798:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000c79c:	e28d6080 	add	r6, sp, #128	; 0x80
4000c7a0:	caffffea 	bgt	4000c750 <_svfiprintf_r+0xbb0>
4000c7a4:	e2833001 	add	r3, r3, #1
4000c7a8:	e3530007 	cmp	r3, #7
4000c7ac:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c7b0:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000c7b4:	e0811004 	add	r1, r1, r4
4000c7b8:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c7bc:	e8860018 	stm	r6, {r3, r4}
4000c7c0:	ca0000b5 	bgt	4000ca9c <_svfiprintf_r+0xefc>
4000c7c4:	e28d5010 	add	r5, sp, #16
4000c7c8:	e59d4020 	ldr	r4, [sp, #32]
4000c7cc:	e8951020 	ldm	r5, {r5, ip}
4000c7d0:	e155000c 	cmp	r5, ip
4000c7d4:	a0844005 	addge	r4, r4, r5
4000c7d8:	b084400c 	addlt	r4, r4, ip
4000c7dc:	e3510000 	cmp	r1, #0
4000c7e0:	e58d4020 	str	r4, [sp, #32]
4000c7e4:	1a00006c 	bne	4000c99c <_svfiprintf_r+0xdfc>
4000c7e8:	e3a03000 	mov	r3, #0
4000c7ec:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c7f0:	e5d73000 	ldrb	r3, [r7]
4000c7f4:	e3530000 	cmp	r3, #0
4000c7f8:	13530025 	cmpne	r3, #37	; 0x25
4000c7fc:	e28d6080 	add	r6, sp, #128	; 0x80
4000c800:	1afffd07 	bne	4000bc24 <_svfiprintf_r+0x84>
4000c804:	e1a04007 	mov	r4, r7
4000c808:	eafffd1c 	b	4000bc80 <_svfiprintf_r+0xe0>
4000c80c:	e3530000 	cmp	r3, #0
4000c810:	11a04002 	movne	r4, r2
4000c814:	128d9080 	addne	r9, sp, #128	; 0x80
4000c818:	1afffdbd 	bne	4000bf14 <_svfiprintf_r+0x374>
4000c81c:	e59dc008 	ldr	ip, [sp, #8]
4000c820:	e31c0001 	tst	ip, #1
4000c824:	13a03030 	movne	r3, #48	; 0x30
4000c828:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000c82c:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000c830:	128d907f 	addne	r9, sp, #127	; 0x7f
4000c834:	01a04003 	moveq	r4, r3
4000c838:	028d9080 	addeq	r9, sp, #128	; 0x80
4000c83c:	eafffdb4 	b	4000bf14 <_svfiprintf_r+0x374>
4000c840:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000c844:	e3530000 	cmp	r3, #0
4000c848:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000c84c:	159d1018 	ldrne	r1, [sp, #24]
4000c850:	128d204c 	addne	r2, sp, #76	; 0x4c
4000c854:	1bfffc66 	blne	4000b9f4 <__ssprint_r>
4000c858:	e59d4018 	ldr	r4, [sp, #24]
4000c85c:	e1d430bc 	ldrh	r3, [r4, #12]
4000c860:	e59d0020 	ldr	r0, [sp, #32]
4000c864:	e3130040 	tst	r3, #64	; 0x40
4000c868:	13e00000 	mvnne	r0, #0
4000c86c:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000c870:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c874:	e12fff1e 	bx	lr
4000c878:	e28d3010 	add	r3, sp, #16
4000c87c:	e8931008 	ldm	r3, {r3, ip}
4000c880:	e063500c 	rsb	r5, r3, ip
4000c884:	e3550000 	cmp	r5, #0
4000c888:	daffff54 	ble	4000c5e0 <_svfiprintf_r+0xa40>
4000c88c:	e3550010 	cmp	r5, #16
4000c890:	d59fc324 	ldrle	ip, [pc, #804]	; 4000cbbc <_svfiprintf_r+0x101c>
4000c894:	d58dc01c 	strle	ip, [sp, #28]
4000c898:	da000022 	ble	4000c928 <_svfiprintf_r+0xd88>
4000c89c:	e59f3318 	ldr	r3, [pc, #792]	; 4000cbbc <_svfiprintf_r+0x101c>
4000c8a0:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000c8a4:	e1a00006 	mov	r0, r6
4000c8a8:	e58d301c 	str	r3, [sp, #28]
4000c8ac:	e1a06005 	mov	r6, r5
4000c8b0:	e3a0b010 	mov	fp, #16
4000c8b4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000c8b8:	e59d5018 	ldr	r5, [sp, #24]
4000c8bc:	ea000002 	b	4000c8cc <_svfiprintf_r+0xd2c>
4000c8c0:	e2466010 	sub	r6, r6, #16
4000c8c4:	e3560010 	cmp	r6, #16
4000c8c8:	da000013 	ble	4000c91c <_svfiprintf_r+0xd7c>
4000c8cc:	e2822001 	add	r2, r2, #1
4000c8d0:	e3520007 	cmp	r2, #7
4000c8d4:	e2811010 	add	r1, r1, #16
4000c8d8:	e8800900 	stm	r0, {r8, fp}
4000c8dc:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c8e0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c8e4:	d2800008 	addle	r0, r0, #8
4000c8e8:	dafffff4 	ble	4000c8c0 <_svfiprintf_r+0xd20>
4000c8ec:	e1a00004 	mov	r0, r4
4000c8f0:	e1a01005 	mov	r1, r5
4000c8f4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c8f8:	ebfffc3d 	bl	4000b9f4 <__ssprint_r>
4000c8fc:	e3500000 	cmp	r0, #0
4000c900:	1affffd4 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c904:	e2466010 	sub	r6, r6, #16
4000c908:	e3560010 	cmp	r6, #16
4000c90c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c910:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c914:	e28d0080 	add	r0, sp, #128	; 0x80
4000c918:	caffffeb 	bgt	4000c8cc <_svfiprintf_r+0xd2c>
4000c91c:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000c920:	e1a05006 	mov	r5, r6
4000c924:	e1a06000 	mov	r6, r0
4000c928:	e2822001 	add	r2, r2, #1
4000c92c:	e59dc01c 	ldr	ip, [sp, #28]
4000c930:	e3520007 	cmp	r2, #7
4000c934:	e0811005 	add	r1, r1, r5
4000c938:	e586c000 	str	ip, [r6]
4000c93c:	e5865004 	str	r5, [r6, #4]
4000c940:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c944:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c948:	d2866008 	addle	r6, r6, #8
4000c94c:	daffff23 	ble	4000c5e0 <_svfiprintf_r+0xa40>
4000c950:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c954:	e59d1018 	ldr	r1, [sp, #24]
4000c958:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c95c:	ebfffc24 	bl	4000b9f4 <__ssprint_r>
4000c960:	e3500000 	cmp	r0, #0
4000c964:	1affffbb 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c968:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c96c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c970:	e28d6080 	add	r6, sp, #128	; 0x80
4000c974:	eaffff19 	b	4000c5e0 <_svfiprintf_r+0xa40>
4000c978:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c97c:	e59d1018 	ldr	r1, [sp, #24]
4000c980:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c984:	ebfffc1a 	bl	4000b9f4 <__ssprint_r>
4000c988:	e3500000 	cmp	r0, #0
4000c98c:	1affffb1 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c990:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c994:	e28d6080 	add	r6, sp, #128	; 0x80
4000c998:	eaffff56 	b	4000c6f8 <_svfiprintf_r+0xb58>
4000c99c:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c9a0:	e59d1018 	ldr	r1, [sp, #24]
4000c9a4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c9a8:	ebfffc11 	bl	4000b9f4 <__ssprint_r>
4000c9ac:	e3500000 	cmp	r0, #0
4000c9b0:	0affff8c 	beq	4000c7e8 <_svfiprintf_r+0xc48>
4000c9b4:	eaffffa7 	b	4000c858 <_svfiprintf_r+0xcb8>
4000c9b8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c9bc:	e59d1018 	ldr	r1, [sp, #24]
4000c9c0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c9c4:	ebfffc0a 	bl	4000b9f4 <__ssprint_r>
4000c9c8:	e3500000 	cmp	r0, #0
4000c9cc:	1affffa1 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c9d0:	e28d6080 	add	r6, sp, #128	; 0x80
4000c9d4:	eafffca6 	b	4000bc74 <_svfiprintf_r+0xd4>
4000c9d8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c9dc:	e59d1018 	ldr	r1, [sp, #24]
4000c9e0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c9e4:	ebfffc02 	bl	4000b9f4 <__ssprint_r>
4000c9e8:	e3500000 	cmp	r0, #0
4000c9ec:	1affff99 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000c9f0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c9f4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c9f8:	e28d6080 	add	r6, sp, #128	; 0x80
4000c9fc:	eafffee7 	b	4000c5a0 <_svfiprintf_r+0xa00>
4000ca00:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000ca04:	e59d1018 	ldr	r1, [sp, #24]
4000ca08:	e28d204c 	add	r2, sp, #76	; 0x4c
4000ca0c:	ebfffbf8 	bl	4000b9f4 <__ssprint_r>
4000ca10:	e3500000 	cmp	r0, #0
4000ca14:	1affff8f 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000ca18:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000ca1c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000ca20:	e28d6080 	add	r6, sp, #128	; 0x80
4000ca24:	eafffeea 	b	4000c5d4 <_svfiprintf_r+0xa34>
4000ca28:	e3550000 	cmp	r5, #0
4000ca2c:	03540009 	cmpeq	r4, #9
4000ca30:	9a000021 	bls	4000cabc <_svfiprintf_r+0xf1c>
4000ca34:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000ca38:	e58d6010 	str	r6, [sp, #16]
4000ca3c:	e1a0600c 	mov	r6, ip
4000ca40:	e1a00004 	mov	r0, r4
4000ca44:	e1a01005 	mov	r1, r5
4000ca48:	e3a0200a 	mov	r2, #10
4000ca4c:	e3a03000 	mov	r3, #0
4000ca50:	eb00069a 	bl	4000e4c0 <__aeabi_uldivmod>
4000ca54:	e2822030 	add	r2, r2, #48	; 0x30
4000ca58:	e5c62000 	strb	r2, [r6]
4000ca5c:	e1a00004 	mov	r0, r4
4000ca60:	e1a01005 	mov	r1, r5
4000ca64:	e3a0200a 	mov	r2, #10
4000ca68:	e3a03000 	mov	r3, #0
4000ca6c:	eb000693 	bl	4000e4c0 <__aeabi_uldivmod>
4000ca70:	e1a04000 	mov	r4, r0
4000ca74:	e1a05001 	mov	r5, r1
4000ca78:	e194c005 	orrs	ip, r4, r5
4000ca7c:	e1a09006 	mov	r9, r6
4000ca80:	e2466001 	sub	r6, r6, #1
4000ca84:	1affffed 	bne	4000ca40 <_svfiprintf_r+0xea0>
4000ca88:	e59d6010 	ldr	r6, [sp, #16]
4000ca8c:	eafffd1e 	b	4000bf0c <_svfiprintf_r+0x36c>
4000ca90:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000ca94:	e5d73000 	ldrb	r3, [r7]
4000ca98:	eafffc85 	b	4000bcb4 <_svfiprintf_r+0x114>
4000ca9c:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000caa0:	e59d1018 	ldr	r1, [sp, #24]
4000caa4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000caa8:	ebfffbd1 	bl	4000b9f4 <__ssprint_r>
4000caac:	e3500000 	cmp	r0, #0
4000cab0:	1affff68 	bne	4000c858 <_svfiprintf_r+0xcb8>
4000cab4:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000cab8:	eaffff41 	b	4000c7c4 <_svfiprintf_r+0xc24>
4000cabc:	e2844030 	add	r4, r4, #48	; 0x30
4000cac0:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000cac4:	e28d907f 	add	r9, sp, #127	; 0x7f
4000cac8:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000cacc:	eafffd10 	b	4000bf14 <_svfiprintf_r+0x374>
4000cad0:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000cad4:	e59c4000 	ldr	r4, [ip]
4000cad8:	e28cc004 	add	ip, ip, #4
4000cadc:	e3a03001 	mov	r3, #1
4000cae0:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000cae4:	e3a05000 	mov	r5, #0
4000cae8:	eafffce6 	b	4000be88 <_svfiprintf_r+0x2e8>
4000caec:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000caf0:	e59c4000 	ldr	r4, [ip]
4000caf4:	e28cc004 	add	ip, ip, #4
4000caf8:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000cafc:	e3a05000 	mov	r5, #0
4000cb00:	eafffd9d 	b	4000c17c <_svfiprintf_r+0x5dc>
4000cb04:	e59dc008 	ldr	ip, [sp, #8]
4000cb08:	e21c3040 	ands	r3, ip, #64	; 0x40
4000cb0c:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000cb10:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000cb14:	11d540b0 	ldrhne	r4, [r5]
4000cb18:	059c4000 	ldreq	r4, [ip]
4000cb1c:	12855004 	addne	r5, r5, #4
4000cb20:	028cc004 	addeq	ip, ip, #4
4000cb24:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000cb28:	11a03002 	movne	r3, r2
4000cb2c:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000cb30:	e3a05000 	mov	r5, #0
4000cb34:	eafffcd3 	b	4000be88 <_svfiprintf_r+0x2e8>
4000cb38:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cb3c:	e5954000 	ldr	r4, [r5]
4000cb40:	eafffe33 	b	4000c414 <_svfiprintf_r+0x874>
4000cb44:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cb48:	e59d4020 	ldr	r4, [sp, #32]
4000cb4c:	e5951000 	ldr	r1, [r5]
4000cb50:	e1a05fc4 	asr	r5, r4, #31
4000cb54:	e1a03005 	mov	r3, r5
4000cb58:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cb5c:	e1a02004 	mov	r2, r4
4000cb60:	e2855004 	add	r5, r5, #4
4000cb64:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cb68:	e881000c 	stm	r1, {r2, r3}
4000cb6c:	eafffc28 	b	4000bc14 <_svfiprintf_r+0x74>
4000cb70:	e58db00c 	str	fp, [sp, #12]
4000cb74:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cb78:	ebffe66b 	bl	4000652c <strlen>
4000cb7c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000cb80:	e1a04000 	mov	r4, r0
4000cb84:	eafffce2 	b	4000bf14 <_svfiprintf_r+0x374>
4000cb88:	e59dc008 	ldr	ip, [sp, #8]
4000cb8c:	e31c0040 	tst	ip, #64	; 0x40
4000cb90:	0a000015 	beq	4000cbec <_svfiprintf_r+0x104c>
4000cb94:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000cb98:	e59d5020 	ldr	r5, [sp, #32]
4000cb9c:	e5943000 	ldr	r3, [r4]
4000cba0:	e2844004 	add	r4, r4, #4
4000cba4:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000cba8:	e1c350b0 	strh	r5, [r3]
4000cbac:	eafffc18 	b	4000bc14 <_svfiprintf_r+0x74>
4000cbb0:	40017410 	andmi	r7, r1, r0, lsl r4
4000cbb4:	400176d4 	ldrdmi	r7, [r1], -r4
4000cbb8:	400176c0 	andmi	r7, r1, r0, asr #13
4000cbbc:	40017420 	andmi	r7, r1, r0, lsr #8
4000cbc0:	400176e8 	andmi	r7, r1, r8, ror #13
4000cbc4:	e3a01040 	mov	r1, #64	; 0x40
4000cbc8:	ebfff538 	bl	4000a0b0 <_malloc_r>
4000cbcc:	e3500000 	cmp	r0, #0
4000cbd0:	e5840000 	str	r0, [r4]
4000cbd4:	e5840010 	str	r0, [r4, #16]
4000cbd8:	0a000023 	beq	4000cc6c <_svfiprintf_r+0x10cc>
4000cbdc:	e59dc018 	ldr	ip, [sp, #24]
4000cbe0:	e3a03040 	mov	r3, #64	; 0x40
4000cbe4:	e58c3014 	str	r3, [ip, #20]
4000cbe8:	eafffbf9 	b	4000bbd4 <_svfiprintf_r+0x34>
4000cbec:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000cbf0:	e59d4020 	ldr	r4, [sp, #32]
4000cbf4:	e59c3000 	ldr	r3, [ip]
4000cbf8:	e28cc004 	add	ip, ip, #4
4000cbfc:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000cc00:	e5834000 	str	r4, [r3]
4000cc04:	eafffc02 	b	4000bc14 <_svfiprintf_r+0x74>
4000cc08:	e59d400c 	ldr	r4, [sp, #12]
4000cc0c:	e3540006 	cmp	r4, #6
4000cc10:	23a04006 	movcs	r4, #6
4000cc14:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cc18:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000cc1c:	e58d5010 	str	r5, [sp, #16]
4000cc20:	e51f9068 	ldr	r9, [pc, #-104]	; 4000cbc0 <_svfiprintf_r+0x1020>
4000cc24:	eafffd75 	b	4000c200 <_svfiprintf_r+0x660>
4000cc28:	e59d400c 	ldr	r4, [sp, #12]
4000cc2c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000cc30:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000cc34:	e58d000c 	str	r0, [sp, #12]
4000cc38:	eafffcb5 	b	4000bf14 <_svfiprintf_r+0x374>
4000cc3c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000cc40:	e5955000 	ldr	r5, [r5]
4000cc44:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000cc48:	e3550000 	cmp	r5, #0
4000cc4c:	e5d73001 	ldrb	r3, [r7, #1]
4000cc50:	e28c2004 	add	r2, ip, #4
4000cc54:	e1a07004 	mov	r7, r4
4000cc58:	b3e04000 	mvnlt	r4, #0
4000cc5c:	e58d500c 	str	r5, [sp, #12]
4000cc60:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000cc64:	b58d400c 	strlt	r4, [sp, #12]
4000cc68:	eafffc11 	b	4000bcb4 <_svfiprintf_r+0x114>
4000cc6c:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000cc70:	e3a0300c 	mov	r3, #12
4000cc74:	e5853000 	str	r3, [r5]
4000cc78:	e3e00000 	mvn	r0, #0
4000cc7c:	eafffefa 	b	4000c86c <_svfiprintf_r+0xccc>

4000cc80 <_calloc_r>:
4000cc80:	e92d4010 	push	{r4, lr}
4000cc84:	e0010192 	mul	r1, r2, r1
4000cc88:	ebfff508 	bl	4000a0b0 <_malloc_r>
4000cc8c:	e2504000 	subs	r4, r0, #0
4000cc90:	0a00000b 	beq	4000ccc4 <_calloc_r+0x44>
4000cc94:	e5142004 	ldr	r2, [r4, #-4]
4000cc98:	e3c22003 	bic	r2, r2, #3
4000cc9c:	e2422004 	sub	r2, r2, #4
4000cca0:	e3520024 	cmp	r2, #36	; 0x24
4000cca4:	8a000017 	bhi	4000cd08 <_calloc_r+0x88>
4000cca8:	e3520013 	cmp	r2, #19
4000ccac:	91a03004 	movls	r3, r4
4000ccb0:	8a000006 	bhi	4000ccd0 <_calloc_r+0x50>
4000ccb4:	e3a02000 	mov	r2, #0
4000ccb8:	e5832000 	str	r2, [r3]
4000ccbc:	e5832004 	str	r2, [r3, #4]
4000ccc0:	e5832008 	str	r2, [r3, #8]
4000ccc4:	e1a00004 	mov	r0, r4
4000ccc8:	e8bd4010 	pop	{r4, lr}
4000cccc:	e12fff1e 	bx	lr
4000ccd0:	e3a03000 	mov	r3, #0
4000ccd4:	e352001b 	cmp	r2, #27
4000ccd8:	e5843000 	str	r3, [r4]
4000ccdc:	e5843004 	str	r3, [r4, #4]
4000cce0:	92843008 	addls	r3, r4, #8
4000cce4:	9afffff2 	bls	4000ccb4 <_calloc_r+0x34>
4000cce8:	e3520024 	cmp	r2, #36	; 0x24
4000ccec:	e5843008 	str	r3, [r4, #8]
4000ccf0:	e584300c 	str	r3, [r4, #12]
4000ccf4:	05843010 	streq	r3, [r4, #16]
4000ccf8:	05843014 	streq	r3, [r4, #20]
4000ccfc:	12843010 	addne	r3, r4, #16
4000cd00:	02843018 	addeq	r3, r4, #24
4000cd04:	eaffffea 	b	4000ccb4 <_calloc_r+0x34>
4000cd08:	e3a01000 	mov	r1, #0
4000cd0c:	eb00012a 	bl	4000d1bc <memset>
4000cd10:	e1a00004 	mov	r0, r4
4000cd14:	e8bd4010 	pop	{r4, lr}
4000cd18:	e12fff1e 	bx	lr

4000cd1c <_malloc_trim_r>:
4000cd1c:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000cd20:	e59f50e8 	ldr	r5, [pc, #232]	; 4000ce10 <_malloc_trim_r+0xf4>
4000cd24:	e1a07001 	mov	r7, r1
4000cd28:	e1a04000 	mov	r4, r0
4000cd2c:	ebfff72b 	bl	4000a9e0 <__malloc_lock>
4000cd30:	e5953008 	ldr	r3, [r5, #8]
4000cd34:	e5936004 	ldr	r6, [r3, #4]
4000cd38:	e3c66003 	bic	r6, r6, #3
4000cd3c:	e0677006 	rsb	r7, r7, r6
4000cd40:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000cd44:	e287700f 	add	r7, r7, #15
4000cd48:	e1a07627 	lsr	r7, r7, #12
4000cd4c:	e2477001 	sub	r7, r7, #1
4000cd50:	e1a07607 	lsl	r7, r7, #12
4000cd54:	e3570a01 	cmp	r7, #4096	; 0x1000
4000cd58:	ba000006 	blt	4000cd78 <_malloc_trim_r+0x5c>
4000cd5c:	e1a00004 	mov	r0, r4
4000cd60:	e3a01000 	mov	r1, #0
4000cd64:	ebfffa85 	bl	4000b780 <_sbrk_r>
4000cd68:	e5953008 	ldr	r3, [r5, #8]
4000cd6c:	e0833006 	add	r3, r3, r6
4000cd70:	e1500003 	cmp	r0, r3
4000cd74:	0a000004 	beq	4000cd8c <_malloc_trim_r+0x70>
4000cd78:	e1a00004 	mov	r0, r4
4000cd7c:	ebfff718 	bl	4000a9e4 <__malloc_unlock>
4000cd80:	e3a00000 	mov	r0, #0
4000cd84:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000cd88:	e12fff1e 	bx	lr
4000cd8c:	e1a00004 	mov	r0, r4
4000cd90:	e2671000 	rsb	r1, r7, #0
4000cd94:	ebfffa79 	bl	4000b780 <_sbrk_r>
4000cd98:	e3700001 	cmn	r0, #1
4000cd9c:	0a00000c 	beq	4000cdd4 <_malloc_trim_r+0xb8>
4000cda0:	e59f306c 	ldr	r3, [pc, #108]	; 4000ce14 <_malloc_trim_r+0xf8>
4000cda4:	e5951008 	ldr	r1, [r5, #8]
4000cda8:	e5932000 	ldr	r2, [r3]
4000cdac:	e0676006 	rsb	r6, r7, r6
4000cdb0:	e3866001 	orr	r6, r6, #1
4000cdb4:	e1a00004 	mov	r0, r4
4000cdb8:	e0677002 	rsb	r7, r7, r2
4000cdbc:	e5816004 	str	r6, [r1, #4]
4000cdc0:	e5837000 	str	r7, [r3]
4000cdc4:	ebfff706 	bl	4000a9e4 <__malloc_unlock>
4000cdc8:	e3a00001 	mov	r0, #1
4000cdcc:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000cdd0:	e12fff1e 	bx	lr
4000cdd4:	e1a00004 	mov	r0, r4
4000cdd8:	e3a01000 	mov	r1, #0
4000cddc:	ebfffa67 	bl	4000b780 <_sbrk_r>
4000cde0:	e5953008 	ldr	r3, [r5, #8]
4000cde4:	e0632000 	rsb	r2, r3, r0
4000cde8:	e352000f 	cmp	r2, #15
4000cdec:	daffffe1 	ble	4000cd78 <_malloc_trim_r+0x5c>
4000cdf0:	e59f1020 	ldr	r1, [pc, #32]	; 4000ce18 <_malloc_trim_r+0xfc>
4000cdf4:	e591c000 	ldr	ip, [r1]
4000cdf8:	e59f1014 	ldr	r1, [pc, #20]	; 4000ce14 <_malloc_trim_r+0xf8>
4000cdfc:	e3822001 	orr	r2, r2, #1
4000ce00:	e06c0000 	rsb	r0, ip, r0
4000ce04:	e5832004 	str	r2, [r3, #4]
4000ce08:	e5810000 	str	r0, [r1]
4000ce0c:	eaffffd9 	b	4000cd78 <_malloc_trim_r+0x5c>
4000ce10:	40017ea4 	andmi	r7, r1, r4, lsr #29
4000ce14:	400183a0 	andmi	r8, r1, r0, lsr #7
4000ce18:	400182ac 	andmi	r8, r1, ip, lsr #5

4000ce1c <_free_r>:
4000ce1c:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000ce20:	e2514000 	subs	r4, r1, #0
4000ce24:	e1a06000 	mov	r6, r0
4000ce28:	0a000046 	beq	4000cf48 <_free_r+0x12c>
4000ce2c:	ebfff6eb 	bl	4000a9e0 <__malloc_lock>
4000ce30:	e514e004 	ldr	lr, [r4, #-4]
4000ce34:	e59f1238 	ldr	r1, [pc, #568]	; 4000d074 <_free_r+0x258>
4000ce38:	e3ce3001 	bic	r3, lr, #1
4000ce3c:	e244c008 	sub	ip, r4, #8
4000ce40:	e08c2003 	add	r2, ip, r3
4000ce44:	e5910008 	ldr	r0, [r1, #8]
4000ce48:	e5925004 	ldr	r5, [r2, #4]
4000ce4c:	e1500002 	cmp	r0, r2
4000ce50:	e3c55003 	bic	r5, r5, #3
4000ce54:	0a00004a 	beq	4000cf84 <_free_r+0x168>
4000ce58:	e21ee001 	ands	lr, lr, #1
4000ce5c:	e5825004 	str	r5, [r2, #4]
4000ce60:	13a0e000 	movne	lr, #0
4000ce64:	1a000009 	bne	4000ce90 <_free_r+0x74>
4000ce68:	e5144008 	ldr	r4, [r4, #-8]
4000ce6c:	e064c00c 	rsb	ip, r4, ip
4000ce70:	e59c0008 	ldr	r0, [ip, #8]
4000ce74:	e2817008 	add	r7, r1, #8
4000ce78:	e1500007 	cmp	r0, r7
4000ce7c:	e0833004 	add	r3, r3, r4
4000ce80:	159c400c 	ldrne	r4, [ip, #12]
4000ce84:	1580400c 	strne	r4, [r0, #12]
4000ce88:	15840008 	strne	r0, [r4, #8]
4000ce8c:	03a0e001 	moveq	lr, #1
4000ce90:	e0820005 	add	r0, r2, r5
4000ce94:	e5900004 	ldr	r0, [r0, #4]
4000ce98:	e3100001 	tst	r0, #1
4000ce9c:	1a000009 	bne	4000cec8 <_free_r+0xac>
4000cea0:	e35e0000 	cmp	lr, #0
4000cea4:	e5920008 	ldr	r0, [r2, #8]
4000cea8:	e0833005 	add	r3, r3, r5
4000ceac:	1a000002 	bne	4000cebc <_free_r+0xa0>
4000ceb0:	e59f41c0 	ldr	r4, [pc, #448]	; 4000d078 <_free_r+0x25c>
4000ceb4:	e1500004 	cmp	r0, r4
4000ceb8:	0a000047 	beq	4000cfdc <_free_r+0x1c0>
4000cebc:	e592200c 	ldr	r2, [r2, #12]
4000cec0:	e580200c 	str	r2, [r0, #12]
4000cec4:	e5820008 	str	r0, [r2, #8]
4000cec8:	e3832001 	orr	r2, r3, #1
4000cecc:	e35e0000 	cmp	lr, #0
4000ced0:	e58c2004 	str	r2, [ip, #4]
4000ced4:	e78c3003 	str	r3, [ip, r3]
4000ced8:	1a000018 	bne	4000cf40 <_free_r+0x124>
4000cedc:	e3530c02 	cmp	r3, #512	; 0x200
4000cee0:	3a00001a 	bcc	4000cf50 <_free_r+0x134>
4000cee4:	e1a024a3 	lsr	r2, r3, #9
4000cee8:	e3520004 	cmp	r2, #4
4000ceec:	8a000042 	bhi	4000cffc <_free_r+0x1e0>
4000cef0:	e1a0e323 	lsr	lr, r3, #6
4000cef4:	e28ee038 	add	lr, lr, #56	; 0x38
4000cef8:	e1a0008e 	lsl	r0, lr, #1
4000cefc:	e0810100 	add	r0, r1, r0, lsl #2
4000cf00:	e5902008 	ldr	r2, [r0, #8]
4000cf04:	e1520000 	cmp	r2, r0
4000cf08:	e59f1164 	ldr	r1, [pc, #356]	; 4000d074 <_free_r+0x258>
4000cf0c:	0a000044 	beq	4000d024 <_free_r+0x208>
4000cf10:	e5921004 	ldr	r1, [r2, #4]
4000cf14:	e3c11003 	bic	r1, r1, #3
4000cf18:	e1530001 	cmp	r3, r1
4000cf1c:	2a000002 	bcs	4000cf2c <_free_r+0x110>
4000cf20:	e5922008 	ldr	r2, [r2, #8]
4000cf24:	e1500002 	cmp	r0, r2
4000cf28:	1afffff8 	bne	4000cf10 <_free_r+0xf4>
4000cf2c:	e592300c 	ldr	r3, [r2, #12]
4000cf30:	e58c300c 	str	r3, [ip, #12]
4000cf34:	e58c2008 	str	r2, [ip, #8]
4000cf38:	e583c008 	str	ip, [r3, #8]
4000cf3c:	e582c00c 	str	ip, [r2, #12]
4000cf40:	e1a00006 	mov	r0, r6
4000cf44:	ebfff6a6 	bl	4000a9e4 <__malloc_unlock>
4000cf48:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000cf4c:	e12fff1e 	bx	lr
4000cf50:	e5912004 	ldr	r2, [r1, #4]
4000cf54:	e1a031a3 	lsr	r3, r3, #3
4000cf58:	e1a00143 	asr	r0, r3, #2
4000cf5c:	e3a0e001 	mov	lr, #1
4000cf60:	e182001e 	orr	r0, r2, lr, lsl r0
4000cf64:	e0813183 	add	r3, r1, r3, lsl #3
4000cf68:	e5932008 	ldr	r2, [r3, #8]
4000cf6c:	e5810004 	str	r0, [r1, #4]
4000cf70:	e58c2008 	str	r2, [ip, #8]
4000cf74:	e58c300c 	str	r3, [ip, #12]
4000cf78:	e583c008 	str	ip, [r3, #8]
4000cf7c:	e582c00c 	str	ip, [r2, #12]
4000cf80:	eaffffee 	b	4000cf40 <_free_r+0x124>
4000cf84:	e31e0001 	tst	lr, #1
4000cf88:	e0853003 	add	r3, r5, r3
4000cf8c:	1a000006 	bne	4000cfac <_free_r+0x190>
4000cf90:	e5142008 	ldr	r2, [r4, #-8]
4000cf94:	e062c00c 	rsb	ip, r2, ip
4000cf98:	e59c000c 	ldr	r0, [ip, #12]
4000cf9c:	e59ce008 	ldr	lr, [ip, #8]
4000cfa0:	e58e000c 	str	r0, [lr, #12]
4000cfa4:	e580e008 	str	lr, [r0, #8]
4000cfa8:	e0833002 	add	r3, r3, r2
4000cfac:	e59f20c8 	ldr	r2, [pc, #200]	; 4000d07c <_free_r+0x260>
4000cfb0:	e5920000 	ldr	r0, [r2]
4000cfb4:	e3832001 	orr	r2, r3, #1
4000cfb8:	e1530000 	cmp	r3, r0
4000cfbc:	e58c2004 	str	r2, [ip, #4]
4000cfc0:	e581c008 	str	ip, [r1, #8]
4000cfc4:	3affffdd 	bcc	4000cf40 <_free_r+0x124>
4000cfc8:	e59f30b0 	ldr	r3, [pc, #176]	; 4000d080 <_free_r+0x264>
4000cfcc:	e1a00006 	mov	r0, r6
4000cfd0:	e5931000 	ldr	r1, [r3]
4000cfd4:	ebffff50 	bl	4000cd1c <_malloc_trim_r>
4000cfd8:	eaffffd8 	b	4000cf40 <_free_r+0x124>
4000cfdc:	e3832001 	orr	r2, r3, #1
4000cfe0:	e581c014 	str	ip, [r1, #20]
4000cfe4:	e581c010 	str	ip, [r1, #16]
4000cfe8:	e58c000c 	str	r0, [ip, #12]
4000cfec:	e58c0008 	str	r0, [ip, #8]
4000cff0:	e58c2004 	str	r2, [ip, #4]
4000cff4:	e78c3003 	str	r3, [ip, r3]
4000cff8:	eaffffd0 	b	4000cf40 <_free_r+0x124>
4000cffc:	e3520014 	cmp	r2, #20
4000d000:	9282e05b 	addls	lr, r2, #91	; 0x5b
4000d004:	91a0008e 	lslls	r0, lr, #1
4000d008:	9affffbb 	bls	4000cefc <_free_r+0xe0>
4000d00c:	e3520054 	cmp	r2, #84	; 0x54
4000d010:	8a00000a 	bhi	4000d040 <_free_r+0x224>
4000d014:	e1a0e623 	lsr	lr, r3, #12
4000d018:	e28ee06e 	add	lr, lr, #110	; 0x6e
4000d01c:	e1a0008e 	lsl	r0, lr, #1
4000d020:	eaffffb5 	b	4000cefc <_free_r+0xe0>
4000d024:	e5913004 	ldr	r3, [r1, #4]
4000d028:	e1a0e14e 	asr	lr, lr, #2
4000d02c:	e3a00001 	mov	r0, #1
4000d030:	e1830e10 	orr	r0, r3, r0, lsl lr
4000d034:	e1a03002 	mov	r3, r2
4000d038:	e5810004 	str	r0, [r1, #4]
4000d03c:	eaffffbb 	b	4000cf30 <_free_r+0x114>
4000d040:	e3520f55 	cmp	r2, #340	; 0x154
4000d044:	91a0e7a3 	lsrls	lr, r3, #15
4000d048:	928ee077 	addls	lr, lr, #119	; 0x77
4000d04c:	91a0008e 	lslls	r0, lr, #1
4000d050:	9affffa9 	bls	4000cefc <_free_r+0xe0>
4000d054:	e59f0028 	ldr	r0, [pc, #40]	; 4000d084 <_free_r+0x268>
4000d058:	e1520000 	cmp	r2, r0
4000d05c:	91a0e923 	lsrls	lr, r3, #18
4000d060:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000d064:	91a0008e 	lslls	r0, lr, #1
4000d068:	83a000fc 	movhi	r0, #252	; 0xfc
4000d06c:	83a0e07e 	movhi	lr, #126	; 0x7e
4000d070:	eaffffa1 	b	4000cefc <_free_r+0xe0>
4000d074:	40017ea4 	andmi	r7, r1, r4, lsr #29
4000d078:	40017eac 	andmi	r7, r1, ip, lsr #29
4000d07c:	400182b0 			; <UNDEFINED> instruction: 0x400182b0
4000d080:	4001839c 	mulmi	r1, ip, r3
4000d084:	00000554 	andeq	r0, r0, r4, asr r5

4000d088 <memmove>:
4000d088:	e1500001 	cmp	r0, r1
4000d08c:	e92d00f0 	push	{r4, r5, r6, r7}
4000d090:	9a00000e 	bls	4000d0d0 <memmove+0x48>
4000d094:	e081c002 	add	ip, r1, r2
4000d098:	e150000c 	cmp	r0, ip
4000d09c:	2a00000b 	bcs	4000d0d0 <memmove+0x48>
4000d0a0:	e3520000 	cmp	r2, #0
4000d0a4:	e0803002 	add	r3, r0, r2
4000d0a8:	e2422001 	sub	r2, r2, #1
4000d0ac:	0a000005 	beq	4000d0c8 <memmove+0x40>
4000d0b0:	e1a0100c 	mov	r1, ip
4000d0b4:	e2422001 	sub	r2, r2, #1
4000d0b8:	e571c001 	ldrb	ip, [r1, #-1]!
4000d0bc:	e3720001 	cmn	r2, #1
4000d0c0:	e563c001 	strb	ip, [r3, #-1]!
4000d0c4:	1afffffa 	bne	4000d0b4 <memmove+0x2c>
4000d0c8:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000d0cc:	e12fff1e 	bx	lr
4000d0d0:	e352000f 	cmp	r2, #15
4000d0d4:	8a000009 	bhi	4000d100 <memmove+0x78>
4000d0d8:	e1a03000 	mov	r3, r0
4000d0dc:	e3520000 	cmp	r2, #0
4000d0e0:	0afffff8 	beq	4000d0c8 <memmove+0x40>
4000d0e4:	e0832002 	add	r2, r3, r2
4000d0e8:	e4d1c001 	ldrb	ip, [r1], #1
4000d0ec:	e4c3c001 	strb	ip, [r3], #1
4000d0f0:	e1530002 	cmp	r3, r2
4000d0f4:	1afffffb 	bne	4000d0e8 <memmove+0x60>
4000d0f8:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000d0fc:	e12fff1e 	bx	lr
4000d100:	e1803001 	orr	r3, r0, r1
4000d104:	e3130003 	tst	r3, #3
4000d108:	1a000027 	bne	4000d1ac <memmove+0x124>
4000d10c:	e2426010 	sub	r6, r2, #16
4000d110:	e1a06226 	lsr	r6, r6, #4
4000d114:	e0805206 	add	r5, r0, r6, lsl #4
4000d118:	e2855010 	add	r5, r5, #16
4000d11c:	e1a0c001 	mov	ip, r1
4000d120:	e1a03000 	mov	r3, r0
4000d124:	e59c4000 	ldr	r4, [ip]
4000d128:	e5834000 	str	r4, [r3]
4000d12c:	e59c4004 	ldr	r4, [ip, #4]
4000d130:	e5834004 	str	r4, [r3, #4]
4000d134:	e59c4008 	ldr	r4, [ip, #8]
4000d138:	e5834008 	str	r4, [r3, #8]
4000d13c:	e59c400c 	ldr	r4, [ip, #12]
4000d140:	e2833010 	add	r3, r3, #16
4000d144:	e5034004 	str	r4, [r3, #-4]
4000d148:	e1530005 	cmp	r3, r5
4000d14c:	e28cc010 	add	ip, ip, #16
4000d150:	1afffff3 	bne	4000d124 <memmove+0x9c>
4000d154:	e2863001 	add	r3, r6, #1
4000d158:	e202700f 	and	r7, r2, #15
4000d15c:	e1a03203 	lsl	r3, r3, #4
4000d160:	e3570003 	cmp	r7, #3
4000d164:	e0811003 	add	r1, r1, r3
4000d168:	e0803003 	add	r3, r0, r3
4000d16c:	9a000010 	bls	4000d1b4 <memmove+0x12c>
4000d170:	e1a05001 	mov	r5, r1
4000d174:	e1a04003 	mov	r4, r3
4000d178:	e1a0c007 	mov	ip, r7
4000d17c:	e24cc004 	sub	ip, ip, #4
4000d180:	e4956004 	ldr	r6, [r5], #4
4000d184:	e35c0003 	cmp	ip, #3
4000d188:	e4846004 	str	r6, [r4], #4
4000d18c:	8afffffa 	bhi	4000d17c <memmove+0xf4>
4000d190:	e247c004 	sub	ip, r7, #4
4000d194:	e3ccc003 	bic	ip, ip, #3
4000d198:	e28cc004 	add	ip, ip, #4
4000d19c:	e083300c 	add	r3, r3, ip
4000d1a0:	e081100c 	add	r1, r1, ip
4000d1a4:	e2022003 	and	r2, r2, #3
4000d1a8:	eaffffcb 	b	4000d0dc <memmove+0x54>
4000d1ac:	e1a03000 	mov	r3, r0
4000d1b0:	eaffffcb 	b	4000d0e4 <memmove+0x5c>
4000d1b4:	e1a02007 	mov	r2, r7
4000d1b8:	eaffffc7 	b	4000d0dc <memmove+0x54>

4000d1bc <memset>:
4000d1bc:	e3100003 	tst	r0, #3
4000d1c0:	e92d0070 	push	{r4, r5, r6}
4000d1c4:	0a000037 	beq	4000d2a8 <memset+0xec>
4000d1c8:	e3520000 	cmp	r2, #0
4000d1cc:	e2422001 	sub	r2, r2, #1
4000d1d0:	0a000032 	beq	4000d2a0 <memset+0xe4>
4000d1d4:	e201c0ff 	and	ip, r1, #255	; 0xff
4000d1d8:	e1a03000 	mov	r3, r0
4000d1dc:	ea000002 	b	4000d1ec <memset+0x30>
4000d1e0:	e3520000 	cmp	r2, #0
4000d1e4:	e2422001 	sub	r2, r2, #1
4000d1e8:	0a00002c 	beq	4000d2a0 <memset+0xe4>
4000d1ec:	e4c3c001 	strb	ip, [r3], #1
4000d1f0:	e3130003 	tst	r3, #3
4000d1f4:	1afffff9 	bne	4000d1e0 <memset+0x24>
4000d1f8:	e3520003 	cmp	r2, #3
4000d1fc:	9a000020 	bls	4000d284 <memset+0xc8>
4000d200:	e20140ff 	and	r4, r1, #255	; 0xff
4000d204:	e1844404 	orr	r4, r4, r4, lsl #8
4000d208:	e352000f 	cmp	r2, #15
4000d20c:	e1844804 	orr	r4, r4, r4, lsl #16
4000d210:	9a000010 	bls	4000d258 <memset+0x9c>
4000d214:	e2426010 	sub	r6, r2, #16
4000d218:	e1a06226 	lsr	r6, r6, #4
4000d21c:	e2835010 	add	r5, r3, #16
4000d220:	e0855206 	add	r5, r5, r6, lsl #4
4000d224:	e1a0c003 	mov	ip, r3
4000d228:	e58c4000 	str	r4, [ip]
4000d22c:	e58c4004 	str	r4, [ip, #4]
4000d230:	e58c4008 	str	r4, [ip, #8]
4000d234:	e58c400c 	str	r4, [ip, #12]
4000d238:	e28cc010 	add	ip, ip, #16
4000d23c:	e15c0005 	cmp	ip, r5
4000d240:	1afffff8 	bne	4000d228 <memset+0x6c>
4000d244:	e202200f 	and	r2, r2, #15
4000d248:	e2866001 	add	r6, r6, #1
4000d24c:	e3520003 	cmp	r2, #3
4000d250:	e0833206 	add	r3, r3, r6, lsl #4
4000d254:	9a00000a 	bls	4000d284 <memset+0xc8>
4000d258:	e1a05003 	mov	r5, r3
4000d25c:	e1a0c002 	mov	ip, r2
4000d260:	e24cc004 	sub	ip, ip, #4
4000d264:	e35c0003 	cmp	ip, #3
4000d268:	e4854004 	str	r4, [r5], #4
4000d26c:	8afffffb 	bhi	4000d260 <memset+0xa4>
4000d270:	e242c004 	sub	ip, r2, #4
4000d274:	e3ccc003 	bic	ip, ip, #3
4000d278:	e28cc004 	add	ip, ip, #4
4000d27c:	e083300c 	add	r3, r3, ip
4000d280:	e2022003 	and	r2, r2, #3
4000d284:	e3520000 	cmp	r2, #0
4000d288:	120110ff 	andne	r1, r1, #255	; 0xff
4000d28c:	10832002 	addne	r2, r3, r2
4000d290:	0a000002 	beq	4000d2a0 <memset+0xe4>
4000d294:	e4c31001 	strb	r1, [r3], #1
4000d298:	e1530002 	cmp	r3, r2
4000d29c:	1afffffc 	bne	4000d294 <memset+0xd8>
4000d2a0:	e8bd0070 	pop	{r4, r5, r6}
4000d2a4:	e12fff1e 	bx	lr
4000d2a8:	e1a03000 	mov	r3, r0
4000d2ac:	eaffffd1 	b	4000d1f8 <memset+0x3c>

4000d2b0 <_realloc_r>:
4000d2b0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d2b4:	e2514000 	subs	r4, r1, #0
4000d2b8:	e24dd00c 	sub	sp, sp, #12
4000d2bc:	e1a08002 	mov	r8, r2
4000d2c0:	e1a09000 	mov	r9, r0
4000d2c4:	0a0000d1 	beq	4000d610 <_realloc_r+0x360>
4000d2c8:	ebfff5c4 	bl	4000a9e0 <__malloc_lock>
4000d2cc:	e288600b 	add	r6, r8, #11
4000d2d0:	e3560016 	cmp	r6, #22
4000d2d4:	83c66007 	bichi	r6, r6, #7
4000d2d8:	93a02010 	movls	r2, #16
4000d2dc:	81a00fa6 	lsrhi	r0, r6, #31
4000d2e0:	91a06002 	movls	r6, r2
4000d2e4:	93a00000 	movls	r0, #0
4000d2e8:	e5143004 	ldr	r3, [r4, #-4]
4000d2ec:	81a02006 	movhi	r2, r6
4000d2f0:	e1560008 	cmp	r6, r8
4000d2f4:	33800001 	orrcc	r0, r0, #1
4000d2f8:	e3500000 	cmp	r0, #0
4000d2fc:	e3c35003 	bic	r5, r3, #3
4000d300:	13a0300c 	movne	r3, #12
4000d304:	e2447008 	sub	r7, r4, #8
4000d308:	15893000 	strne	r3, [r9]
4000d30c:	13a00000 	movne	r0, #0
4000d310:	1a000056 	bne	4000d470 <_realloc_r+0x1c0>
4000d314:	e1550002 	cmp	r5, r2
4000d318:	aa000047 	bge	4000d43c <_realloc_r+0x18c>
4000d31c:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000d818 <_realloc_r+0x568>
4000d320:	e59ac008 	ldr	ip, [sl, #8]
4000d324:	e0871005 	add	r1, r7, r5
4000d328:	e15c0001 	cmp	ip, r1
4000d32c:	0a0000bc 	beq	4000d624 <_realloc_r+0x374>
4000d330:	e591e004 	ldr	lr, [r1, #4]
4000d334:	e3ceb001 	bic	fp, lr, #1
4000d338:	e081b00b 	add	fp, r1, fp
4000d33c:	e59bb004 	ldr	fp, [fp, #4]
4000d340:	e31b0001 	tst	fp, #1
4000d344:	11a01000 	movne	r1, r0
4000d348:	0a000058 	beq	4000d4b0 <_realloc_r+0x200>
4000d34c:	e3130001 	tst	r3, #1
4000d350:	1a00008d 	bne	4000d58c <_realloc_r+0x2dc>
4000d354:	e514b008 	ldr	fp, [r4, #-8]
4000d358:	e06bb007 	rsb	fp, fp, r7
4000d35c:	e59b3004 	ldr	r3, [fp, #4]
4000d360:	e3510000 	cmp	r1, #0
4000d364:	e3c33003 	bic	r3, r3, #3
4000d368:	e0833005 	add	r3, r3, r5
4000d36c:	0a000059 	beq	4000d4d8 <_realloc_r+0x228>
4000d370:	e151000c 	cmp	r1, ip
4000d374:	e080c003 	add	ip, r0, r3
4000d378:	0a0000de 	beq	4000d6f8 <_realloc_r+0x448>
4000d37c:	e15c0002 	cmp	ip, r2
4000d380:	ba000054 	blt	4000d4d8 <_realloc_r+0x228>
4000d384:	e2812008 	add	r2, r1, #8
4000d388:	e892000c 	ldm	r2, {r2, r3}
4000d38c:	e582300c 	str	r3, [r2, #12]
4000d390:	e5832008 	str	r2, [r3, #8]
4000d394:	e1a0700b 	mov	r7, fp
4000d398:	e59b300c 	ldr	r3, [fp, #12]
4000d39c:	e5b71008 	ldr	r1, [r7, #8]!
4000d3a0:	e2452004 	sub	r2, r5, #4
4000d3a4:	e3520024 	cmp	r2, #36	; 0x24
4000d3a8:	e581300c 	str	r3, [r1, #12]
4000d3ac:	e5831008 	str	r1, [r3, #8]
4000d3b0:	8a00010a 	bhi	4000d7e0 <_realloc_r+0x530>
4000d3b4:	e3520013 	cmp	r2, #19
4000d3b8:	91a03007 	movls	r3, r7
4000d3bc:	9a000014 	bls	4000d414 <_realloc_r+0x164>
4000d3c0:	e5943000 	ldr	r3, [r4]
4000d3c4:	e58b3008 	str	r3, [fp, #8]
4000d3c8:	e5943004 	ldr	r3, [r4, #4]
4000d3cc:	e352001b 	cmp	r2, #27
4000d3d0:	e58b300c 	str	r3, [fp, #12]
4000d3d4:	92844008 	addls	r4, r4, #8
4000d3d8:	928b3010 	addls	r3, fp, #16
4000d3dc:	9a00000c 	bls	4000d414 <_realloc_r+0x164>
4000d3e0:	e5943008 	ldr	r3, [r4, #8]
4000d3e4:	e58b3010 	str	r3, [fp, #16]
4000d3e8:	e594300c 	ldr	r3, [r4, #12]
4000d3ec:	e58b3014 	str	r3, [fp, #20]
4000d3f0:	e3520024 	cmp	r2, #36	; 0x24
4000d3f4:	05943010 	ldreq	r3, [r4, #16]
4000d3f8:	058b3018 	streq	r3, [fp, #24]
4000d3fc:	05942014 	ldreq	r2, [r4, #20]
4000d400:	058b201c 	streq	r2, [fp, #28]
4000d404:	12844010 	addne	r4, r4, #16
4000d408:	128b3018 	addne	r3, fp, #24
4000d40c:	028b3020 	addeq	r3, fp, #32
4000d410:	02844018 	addeq	r4, r4, #24
4000d414:	e5942000 	ldr	r2, [r4]
4000d418:	e5832000 	str	r2, [r3]
4000d41c:	e5942004 	ldr	r2, [r4, #4]
4000d420:	e5832004 	str	r2, [r3, #4]
4000d424:	e5942008 	ldr	r2, [r4, #8]
4000d428:	e5832008 	str	r2, [r3, #8]
4000d42c:	e59b3004 	ldr	r3, [fp, #4]
4000d430:	e1a04007 	mov	r4, r7
4000d434:	e1a0500c 	mov	r5, ip
4000d438:	e1a0700b 	mov	r7, fp
4000d43c:	e0662005 	rsb	r2, r6, r5
4000d440:	e352000f 	cmp	r2, #15
4000d444:	e2033001 	and	r3, r3, #1
4000d448:	8a00000b 	bhi	4000d47c <_realloc_r+0x1cc>
4000d44c:	e1833005 	orr	r3, r3, r5
4000d450:	e5873004 	str	r3, [r7, #4]
4000d454:	e0875005 	add	r5, r7, r5
4000d458:	e5953004 	ldr	r3, [r5, #4]
4000d45c:	e3833001 	orr	r3, r3, #1
4000d460:	e5853004 	str	r3, [r5, #4]
4000d464:	e1a00009 	mov	r0, r9
4000d468:	ebfff55d 	bl	4000a9e4 <__malloc_unlock>
4000d46c:	e1a00004 	mov	r0, r4
4000d470:	e28dd00c 	add	sp, sp, #12
4000d474:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d478:	e12fff1e 	bx	lr
4000d47c:	e0871006 	add	r1, r7, r6
4000d480:	e1833006 	orr	r3, r3, r6
4000d484:	e3820001 	orr	r0, r2, #1
4000d488:	e5873004 	str	r3, [r7, #4]
4000d48c:	e5810004 	str	r0, [r1, #4]
4000d490:	e0812002 	add	r2, r1, r2
4000d494:	e5923004 	ldr	r3, [r2, #4]
4000d498:	e3833001 	orr	r3, r3, #1
4000d49c:	e2811008 	add	r1, r1, #8
4000d4a0:	e5823004 	str	r3, [r2, #4]
4000d4a4:	e1a00009 	mov	r0, r9
4000d4a8:	ebfffe5b 	bl	4000ce1c <_free_r>
4000d4ac:	eaffffec 	b	4000d464 <_realloc_r+0x1b4>
4000d4b0:	e3ce0003 	bic	r0, lr, #3
4000d4b4:	e080e005 	add	lr, r0, r5
4000d4b8:	e15e0002 	cmp	lr, r2
4000d4bc:	baffffa2 	blt	4000d34c <_realloc_r+0x9c>
4000d4c0:	e2811008 	add	r1, r1, #8
4000d4c4:	e8910006 	ldm	r1, {r1, r2}
4000d4c8:	e1a0500e 	mov	r5, lr
4000d4cc:	e581200c 	str	r2, [r1, #12]
4000d4d0:	e5821008 	str	r1, [r2, #8]
4000d4d4:	eaffffd8 	b	4000d43c <_realloc_r+0x18c>
4000d4d8:	e1530002 	cmp	r3, r2
4000d4dc:	ba00002a 	blt	4000d58c <_realloc_r+0x2dc>
4000d4e0:	e1a0700b 	mov	r7, fp
4000d4e4:	e5b70008 	ldr	r0, [r7, #8]!
4000d4e8:	e59b100c 	ldr	r1, [fp, #12]
4000d4ec:	e2452004 	sub	r2, r5, #4
4000d4f0:	e3520024 	cmp	r2, #36	; 0x24
4000d4f4:	e580100c 	str	r1, [r0, #12]
4000d4f8:	e5810008 	str	r0, [r1, #8]
4000d4fc:	8a000072 	bhi	4000d6cc <_realloc_r+0x41c>
4000d500:	e3520013 	cmp	r2, #19
4000d504:	91a02007 	movls	r2, r7
4000d508:	9a000014 	bls	4000d560 <_realloc_r+0x2b0>
4000d50c:	e5941000 	ldr	r1, [r4]
4000d510:	e58b1008 	str	r1, [fp, #8]
4000d514:	e5941004 	ldr	r1, [r4, #4]
4000d518:	e352001b 	cmp	r2, #27
4000d51c:	e58b100c 	str	r1, [fp, #12]
4000d520:	92844008 	addls	r4, r4, #8
4000d524:	928b2010 	addls	r2, fp, #16
4000d528:	9a00000c 	bls	4000d560 <_realloc_r+0x2b0>
4000d52c:	e5941008 	ldr	r1, [r4, #8]
4000d530:	e58b1010 	str	r1, [fp, #16]
4000d534:	e594100c 	ldr	r1, [r4, #12]
4000d538:	e58b1014 	str	r1, [fp, #20]
4000d53c:	e3520024 	cmp	r2, #36	; 0x24
4000d540:	05942010 	ldreq	r2, [r4, #16]
4000d544:	058b2018 	streq	r2, [fp, #24]
4000d548:	05941014 	ldreq	r1, [r4, #20]
4000d54c:	058b101c 	streq	r1, [fp, #28]
4000d550:	12844010 	addne	r4, r4, #16
4000d554:	128b2018 	addne	r2, fp, #24
4000d558:	028b2020 	addeq	r2, fp, #32
4000d55c:	02844018 	addeq	r4, r4, #24
4000d560:	e5941000 	ldr	r1, [r4]
4000d564:	e5821000 	str	r1, [r2]
4000d568:	e5941004 	ldr	r1, [r4, #4]
4000d56c:	e5821004 	str	r1, [r2, #4]
4000d570:	e5941008 	ldr	r1, [r4, #8]
4000d574:	e5821008 	str	r1, [r2, #8]
4000d578:	e1a04007 	mov	r4, r7
4000d57c:	e1a05003 	mov	r5, r3
4000d580:	e1a0700b 	mov	r7, fp
4000d584:	e59b3004 	ldr	r3, [fp, #4]
4000d588:	eaffffab 	b	4000d43c <_realloc_r+0x18c>
4000d58c:	e1a01008 	mov	r1, r8
4000d590:	e1a00009 	mov	r0, r9
4000d594:	ebfff2c5 	bl	4000a0b0 <_malloc_r>
4000d598:	e2508000 	subs	r8, r0, #0
4000d59c:	0a000015 	beq	4000d5f8 <_realloc_r+0x348>
4000d5a0:	e5143004 	ldr	r3, [r4, #-4]
4000d5a4:	e3c32001 	bic	r2, r3, #1
4000d5a8:	e0872002 	add	r2, r7, r2
4000d5ac:	e2481008 	sub	r1, r8, #8
4000d5b0:	e1510002 	cmp	r1, r2
4000d5b4:	0a000085 	beq	4000d7d0 <_realloc_r+0x520>
4000d5b8:	e2452004 	sub	r2, r5, #4
4000d5bc:	e3520024 	cmp	r2, #36	; 0x24
4000d5c0:	8a000049 	bhi	4000d6ec <_realloc_r+0x43c>
4000d5c4:	e3520013 	cmp	r2, #19
4000d5c8:	91a03008 	movls	r3, r8
4000d5cc:	91a02004 	movls	r2, r4
4000d5d0:	8a000027 	bhi	4000d674 <_realloc_r+0x3c4>
4000d5d4:	e5921000 	ldr	r1, [r2]
4000d5d8:	e5831000 	str	r1, [r3]
4000d5dc:	e5921004 	ldr	r1, [r2, #4]
4000d5e0:	e5831004 	str	r1, [r3, #4]
4000d5e4:	e5922008 	ldr	r2, [r2, #8]
4000d5e8:	e5832008 	str	r2, [r3, #8]
4000d5ec:	e1a01004 	mov	r1, r4
4000d5f0:	e1a00009 	mov	r0, r9
4000d5f4:	ebfffe08 	bl	4000ce1c <_free_r>
4000d5f8:	e1a00009 	mov	r0, r9
4000d5fc:	ebfff4f8 	bl	4000a9e4 <__malloc_unlock>
4000d600:	e1a00008 	mov	r0, r8
4000d604:	e28dd00c 	add	sp, sp, #12
4000d608:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d60c:	e12fff1e 	bx	lr
4000d610:	e1a01002 	mov	r1, r2
4000d614:	ebfff2a5 	bl	4000a0b0 <_malloc_r>
4000d618:	e28dd00c 	add	sp, sp, #12
4000d61c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d620:	e12fff1e 	bx	lr
4000d624:	e59c0004 	ldr	r0, [ip, #4]
4000d628:	e3c00003 	bic	r0, r0, #3
4000d62c:	e0801005 	add	r1, r0, r5
4000d630:	e286e010 	add	lr, r6, #16
4000d634:	e151000e 	cmp	r1, lr
4000d638:	b1a0100c 	movlt	r1, ip
4000d63c:	baffff42 	blt	4000d34c <_realloc_r+0x9c>
4000d640:	e0663001 	rsb	r3, r6, r1
4000d644:	e0877006 	add	r7, r7, r6
4000d648:	e3833001 	orr	r3, r3, #1
4000d64c:	e58a7008 	str	r7, [sl, #8]
4000d650:	e5873004 	str	r3, [r7, #4]
4000d654:	e5143004 	ldr	r3, [r4, #-4]
4000d658:	e2033001 	and	r3, r3, #1
4000d65c:	e1866003 	orr	r6, r6, r3
4000d660:	e1a00009 	mov	r0, r9
4000d664:	e5046004 	str	r6, [r4, #-4]
4000d668:	ebfff4dd 	bl	4000a9e4 <__malloc_unlock>
4000d66c:	e1a00004 	mov	r0, r4
4000d670:	eaffff7e 	b	4000d470 <_realloc_r+0x1c0>
4000d674:	e5943000 	ldr	r3, [r4]
4000d678:	e5883000 	str	r3, [r8]
4000d67c:	e5943004 	ldr	r3, [r4, #4]
4000d680:	e352001b 	cmp	r2, #27
4000d684:	e5883004 	str	r3, [r8, #4]
4000d688:	92842008 	addls	r2, r4, #8
4000d68c:	92883008 	addls	r3, r8, #8
4000d690:	9affffcf 	bls	4000d5d4 <_realloc_r+0x324>
4000d694:	e5943008 	ldr	r3, [r4, #8]
4000d698:	e5883008 	str	r3, [r8, #8]
4000d69c:	e594300c 	ldr	r3, [r4, #12]
4000d6a0:	e588300c 	str	r3, [r8, #12]
4000d6a4:	e3520024 	cmp	r2, #36	; 0x24
4000d6a8:	05943010 	ldreq	r3, [r4, #16]
4000d6ac:	05883010 	streq	r3, [r8, #16]
4000d6b0:	05942014 	ldreq	r2, [r4, #20]
4000d6b4:	12883010 	addne	r3, r8, #16
4000d6b8:	05882014 	streq	r2, [r8, #20]
4000d6bc:	12842010 	addne	r2, r4, #16
4000d6c0:	02883018 	addeq	r3, r8, #24
4000d6c4:	02842018 	addeq	r2, r4, #24
4000d6c8:	eaffffc1 	b	4000d5d4 <_realloc_r+0x324>
4000d6cc:	e1a01004 	mov	r1, r4
4000d6d0:	e1a00007 	mov	r0, r7
4000d6d4:	e1a05003 	mov	r5, r3
4000d6d8:	e1a04007 	mov	r4, r7
4000d6dc:	ebfffe69 	bl	4000d088 <memmove>
4000d6e0:	e1a0700b 	mov	r7, fp
4000d6e4:	e59b3004 	ldr	r3, [fp, #4]
4000d6e8:	eaffff53 	b	4000d43c <_realloc_r+0x18c>
4000d6ec:	e1a01004 	mov	r1, r4
4000d6f0:	ebfffe64 	bl	4000d088 <memmove>
4000d6f4:	eaffffbc 	b	4000d5ec <_realloc_r+0x33c>
4000d6f8:	e2861010 	add	r1, r6, #16
4000d6fc:	e15c0001 	cmp	ip, r1
4000d700:	baffff74 	blt	4000d4d8 <_realloc_r+0x228>
4000d704:	e1a0700b 	mov	r7, fp
4000d708:	e5b71008 	ldr	r1, [r7, #8]!
4000d70c:	e59b300c 	ldr	r3, [fp, #12]
4000d710:	e2452004 	sub	r2, r5, #4
4000d714:	e3520024 	cmp	r2, #36	; 0x24
4000d718:	e581300c 	str	r3, [r1, #12]
4000d71c:	e5831008 	str	r1, [r3, #8]
4000d720:	8a000036 	bhi	4000d800 <_realloc_r+0x550>
4000d724:	e3520013 	cmp	r2, #19
4000d728:	91a03007 	movls	r3, r7
4000d72c:	9a000014 	bls	4000d784 <_realloc_r+0x4d4>
4000d730:	e5943000 	ldr	r3, [r4]
4000d734:	e58b3008 	str	r3, [fp, #8]
4000d738:	e5943004 	ldr	r3, [r4, #4]
4000d73c:	e352001b 	cmp	r2, #27
4000d740:	e58b300c 	str	r3, [fp, #12]
4000d744:	92844008 	addls	r4, r4, #8
4000d748:	928b3010 	addls	r3, fp, #16
4000d74c:	9a00000c 	bls	4000d784 <_realloc_r+0x4d4>
4000d750:	e5943008 	ldr	r3, [r4, #8]
4000d754:	e58b3010 	str	r3, [fp, #16]
4000d758:	e594300c 	ldr	r3, [r4, #12]
4000d75c:	e58b3014 	str	r3, [fp, #20]
4000d760:	e3520024 	cmp	r2, #36	; 0x24
4000d764:	05943010 	ldreq	r3, [r4, #16]
4000d768:	058b3018 	streq	r3, [fp, #24]
4000d76c:	05942014 	ldreq	r2, [r4, #20]
4000d770:	058b201c 	streq	r2, [fp, #28]
4000d774:	12844010 	addne	r4, r4, #16
4000d778:	128b3018 	addne	r3, fp, #24
4000d77c:	028b3020 	addeq	r3, fp, #32
4000d780:	02844018 	addeq	r4, r4, #24
4000d784:	e5942000 	ldr	r2, [r4]
4000d788:	e5832000 	str	r2, [r3]
4000d78c:	e5942004 	ldr	r2, [r4, #4]
4000d790:	e5832004 	str	r2, [r3, #4]
4000d794:	e5942008 	ldr	r2, [r4, #8]
4000d798:	e5832008 	str	r2, [r3, #8]
4000d79c:	e066200c 	rsb	r2, r6, ip
4000d7a0:	e08b3006 	add	r3, fp, r6
4000d7a4:	e3822001 	orr	r2, r2, #1
4000d7a8:	e58a3008 	str	r3, [sl, #8]
4000d7ac:	e5832004 	str	r2, [r3, #4]
4000d7b0:	e59b3004 	ldr	r3, [fp, #4]
4000d7b4:	e2033001 	and	r3, r3, #1
4000d7b8:	e1866003 	orr	r6, r6, r3
4000d7bc:	e1a00009 	mov	r0, r9
4000d7c0:	e58b6004 	str	r6, [fp, #4]
4000d7c4:	ebfff486 	bl	4000a9e4 <__malloc_unlock>
4000d7c8:	e1a00007 	mov	r0, r7
4000d7cc:	eaffff27 	b	4000d470 <_realloc_r+0x1c0>
4000d7d0:	e5182004 	ldr	r2, [r8, #-4]
4000d7d4:	e3c22003 	bic	r2, r2, #3
4000d7d8:	e0855002 	add	r5, r5, r2
4000d7dc:	eaffff16 	b	4000d43c <_realloc_r+0x18c>
4000d7e0:	e1a01004 	mov	r1, r4
4000d7e4:	e1a00007 	mov	r0, r7
4000d7e8:	e1a0500c 	mov	r5, ip
4000d7ec:	e1a04007 	mov	r4, r7
4000d7f0:	ebfffe24 	bl	4000d088 <memmove>
4000d7f4:	e1a0700b 	mov	r7, fp
4000d7f8:	e59b3004 	ldr	r3, [fp, #4]
4000d7fc:	eaffff0e 	b	4000d43c <_realloc_r+0x18c>
4000d800:	e1a01004 	mov	r1, r4
4000d804:	e1a00007 	mov	r0, r7
4000d808:	e58dc004 	str	ip, [sp, #4]
4000d80c:	ebfffe1d 	bl	4000d088 <memmove>
4000d810:	e59dc004 	ldr	ip, [sp, #4]
4000d814:	eaffffe0 	b	4000d79c <_realloc_r+0x4ec>
4000d818:	40017ea4 	andmi	r7, r1, r4, lsr #29

4000d81c <cleanup_glue>:
4000d81c:	e92d4038 	push	{r3, r4, r5, lr}
4000d820:	e1a04001 	mov	r4, r1
4000d824:	e5911000 	ldr	r1, [r1]
4000d828:	e3510000 	cmp	r1, #0
4000d82c:	e1a05000 	mov	r5, r0
4000d830:	1bfffff9 	blne	4000d81c <cleanup_glue>
4000d834:	e1a00005 	mov	r0, r5
4000d838:	e1a01004 	mov	r1, r4
4000d83c:	ebfffd76 	bl	4000ce1c <_free_r>
4000d840:	e8bd4038 	pop	{r3, r4, r5, lr}
4000d844:	e12fff1e 	bx	lr

4000d848 <_reclaim_reent>:
4000d848:	e59f30fc 	ldr	r3, [pc, #252]	; 4000d94c <_reclaim_reent+0x104>
4000d84c:	e5933000 	ldr	r3, [r3]
4000d850:	e1500003 	cmp	r0, r3
4000d854:	e92d4070 	push	{r4, r5, r6, lr}
4000d858:	e1a05000 	mov	r5, r0
4000d85c:	0a00002e 	beq	4000d91c <_reclaim_reent+0xd4>
4000d860:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000d864:	e3520000 	cmp	r2, #0
4000d868:	0a000013 	beq	4000d8bc <_reclaim_reent+0x74>
4000d86c:	e3a03000 	mov	r3, #0
4000d870:	e1a06003 	mov	r6, r3
4000d874:	e7921103 	ldr	r1, [r2, r3, lsl #2]
4000d878:	e3510000 	cmp	r1, #0
4000d87c:	1a000001 	bne	4000d888 <_reclaim_reent+0x40>
4000d880:	ea000006 	b	4000d8a0 <_reclaim_reent+0x58>
4000d884:	e1a01004 	mov	r1, r4
4000d888:	e5914000 	ldr	r4, [r1]
4000d88c:	e1a00005 	mov	r0, r5
4000d890:	ebfffd61 	bl	4000ce1c <_free_r>
4000d894:	e3540000 	cmp	r4, #0
4000d898:	1afffff9 	bne	4000d884 <_reclaim_reent+0x3c>
4000d89c:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
4000d8a0:	e2866001 	add	r6, r6, #1
4000d8a4:	e3560020 	cmp	r6, #32
4000d8a8:	e1a03006 	mov	r3, r6
4000d8ac:	1afffff0 	bne	4000d874 <_reclaim_reent+0x2c>
4000d8b0:	e1a01002 	mov	r1, r2
4000d8b4:	e1a00005 	mov	r0, r5
4000d8b8:	ebfffd57 	bl	4000ce1c <_free_r>
4000d8bc:	e5951040 	ldr	r1, [r5, #64]	; 0x40
4000d8c0:	e3510000 	cmp	r1, #0
4000d8c4:	11a00005 	movne	r0, r5
4000d8c8:	1bfffd53 	blne	4000ce1c <_free_r>
4000d8cc:	e5951148 	ldr	r1, [r5, #328]	; 0x148
4000d8d0:	e3510000 	cmp	r1, #0
4000d8d4:	0a000009 	beq	4000d900 <_reclaim_reent+0xb8>
4000d8d8:	e2856f53 	add	r6, r5, #332	; 0x14c
4000d8dc:	e1510006 	cmp	r1, r6
4000d8e0:	1a000001 	bne	4000d8ec <_reclaim_reent+0xa4>
4000d8e4:	ea000005 	b	4000d900 <_reclaim_reent+0xb8>
4000d8e8:	e1a01004 	mov	r1, r4
4000d8ec:	e5914000 	ldr	r4, [r1]
4000d8f0:	e1a00005 	mov	r0, r5
4000d8f4:	ebfffd48 	bl	4000ce1c <_free_r>
4000d8f8:	e1560004 	cmp	r6, r4
4000d8fc:	1afffff9 	bne	4000d8e8 <_reclaim_reent+0xa0>
4000d900:	e5951054 	ldr	r1, [r5, #84]	; 0x54
4000d904:	e3510000 	cmp	r1, #0
4000d908:	11a00005 	movne	r0, r5
4000d90c:	1bfffd42 	blne	4000ce1c <_free_r>
4000d910:	e5953038 	ldr	r3, [r5, #56]	; 0x38
4000d914:	e3530000 	cmp	r3, #0
4000d918:	1a000001 	bne	4000d924 <_reclaim_reent+0xdc>
4000d91c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d920:	e12fff1e 	bx	lr
4000d924:	e1a00005 	mov	r0, r5
4000d928:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
4000d92c:	e1a0e00f 	mov	lr, pc
4000d930:	e12fff1c 	bx	ip
4000d934:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
4000d938:	e3510000 	cmp	r1, #0
4000d93c:	0afffff6 	beq	4000d91c <_reclaim_reent+0xd4>
4000d940:	e1a00005 	mov	r0, r5
4000d944:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d948:	eaffffb3 	b	4000d81c <cleanup_glue>
4000d94c:	400179f8 	strdmi	r7, [r1], -r8

4000d950 <__aeabi_uidiv>:
4000d950:	e2512001 	subs	r2, r1, #1
4000d954:	012fff1e 	bxeq	lr
4000d958:	3a000036 	bcc	4000da38 <__aeabi_uidiv+0xe8>
4000d95c:	e1500001 	cmp	r0, r1
4000d960:	9a000022 	bls	4000d9f0 <__aeabi_uidiv+0xa0>
4000d964:	e1110002 	tst	r1, r2
4000d968:	0a000023 	beq	4000d9fc <__aeabi_uidiv+0xac>
4000d96c:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000d970:	01a01181 	lsleq	r1, r1, #3
4000d974:	03a03008 	moveq	r3, #8
4000d978:	13a03001 	movne	r3, #1
4000d97c:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000d980:	31510000 	cmpcc	r1, r0
4000d984:	31a01201 	lslcc	r1, r1, #4
4000d988:	31a03203 	lslcc	r3, r3, #4
4000d98c:	3afffffa 	bcc	4000d97c <__aeabi_uidiv+0x2c>
4000d990:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000d994:	31510000 	cmpcc	r1, r0
4000d998:	31a01081 	lslcc	r1, r1, #1
4000d99c:	31a03083 	lslcc	r3, r3, #1
4000d9a0:	3afffffa 	bcc	4000d990 <__aeabi_uidiv+0x40>
4000d9a4:	e3a02000 	mov	r2, #0
4000d9a8:	e1500001 	cmp	r0, r1
4000d9ac:	20400001 	subcs	r0, r0, r1
4000d9b0:	21822003 	orrcs	r2, r2, r3
4000d9b4:	e15000a1 	cmp	r0, r1, lsr #1
4000d9b8:	204000a1 	subcs	r0, r0, r1, lsr #1
4000d9bc:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000d9c0:	e1500121 	cmp	r0, r1, lsr #2
4000d9c4:	20400121 	subcs	r0, r0, r1, lsr #2
4000d9c8:	21822123 	orrcs	r2, r2, r3, lsr #2
4000d9cc:	e15001a1 	cmp	r0, r1, lsr #3
4000d9d0:	204001a1 	subcs	r0, r0, r1, lsr #3
4000d9d4:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000d9d8:	e3500000 	cmp	r0, #0
4000d9dc:	11b03223 	lsrsne	r3, r3, #4
4000d9e0:	11a01221 	lsrne	r1, r1, #4
4000d9e4:	1affffef 	bne	4000d9a8 <__aeabi_uidiv+0x58>
4000d9e8:	e1a00002 	mov	r0, r2
4000d9ec:	e12fff1e 	bx	lr
4000d9f0:	03a00001 	moveq	r0, #1
4000d9f4:	13a00000 	movne	r0, #0
4000d9f8:	e12fff1e 	bx	lr
4000d9fc:	e3510801 	cmp	r1, #65536	; 0x10000
4000da00:	21a01821 	lsrcs	r1, r1, #16
4000da04:	23a02010 	movcs	r2, #16
4000da08:	33a02000 	movcc	r2, #0
4000da0c:	e3510c01 	cmp	r1, #256	; 0x100
4000da10:	21a01421 	lsrcs	r1, r1, #8
4000da14:	22822008 	addcs	r2, r2, #8
4000da18:	e3510010 	cmp	r1, #16
4000da1c:	21a01221 	lsrcs	r1, r1, #4
4000da20:	22822004 	addcs	r2, r2, #4
4000da24:	e3510004 	cmp	r1, #4
4000da28:	82822003 	addhi	r2, r2, #3
4000da2c:	908220a1 	addls	r2, r2, r1, lsr #1
4000da30:	e1a00230 	lsr	r0, r0, r2
4000da34:	e12fff1e 	bx	lr
4000da38:	e3500000 	cmp	r0, #0
4000da3c:	13e00000 	mvnne	r0, #0
4000da40:	ea000007 	b	4000da64 <__aeabi_idiv0>

4000da44 <__aeabi_uidivmod>:
4000da44:	e3510000 	cmp	r1, #0
4000da48:	0afffffa 	beq	4000da38 <__aeabi_uidiv+0xe8>
4000da4c:	e92d4003 	push	{r0, r1, lr}
4000da50:	ebffffbe 	bl	4000d950 <__aeabi_uidiv>
4000da54:	e8bd4006 	pop	{r1, r2, lr}
4000da58:	e0030092 	mul	r3, r2, r0
4000da5c:	e0411003 	sub	r1, r1, r3
4000da60:	e12fff1e 	bx	lr

4000da64 <__aeabi_idiv0>:
4000da64:	e12fff1e 	bx	lr

4000da68 <__aeabi_drsub>:
4000da68:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000da6c:	ea000000 	b	4000da74 <__adddf3>

4000da70 <__aeabi_dsub>:
4000da70:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000da74 <__adddf3>:
4000da74:	e92d4030 	push	{r4, r5, lr}
4000da78:	e1a04081 	lsl	r4, r1, #1
4000da7c:	e1a05083 	lsl	r5, r3, #1
4000da80:	e1340005 	teq	r4, r5
4000da84:	01300002 	teqeq	r0, r2
4000da88:	1194c000 	orrsne	ip, r4, r0
4000da8c:	1195c002 	orrsne	ip, r5, r2
4000da90:	11f0cac4 	mvnsne	ip, r4, asr #21
4000da94:	11f0cac5 	mvnsne	ip, r5, asr #21
4000da98:	0a00008c 	beq	4000dcd0 <__adddf3+0x25c>
4000da9c:	e1a04aa4 	lsr	r4, r4, #21
4000daa0:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000daa4:	b2655000 	rsblt	r5, r5, #0
4000daa8:	da000006 	ble	4000dac8 <__adddf3+0x54>
4000daac:	e0844005 	add	r4, r4, r5
4000dab0:	e0202002 	eor	r2, r0, r2
4000dab4:	e0213003 	eor	r3, r1, r3
4000dab8:	e0220000 	eor	r0, r2, r0
4000dabc:	e0231001 	eor	r1, r3, r1
4000dac0:	e0202002 	eor	r2, r0, r2
4000dac4:	e0213003 	eor	r3, r1, r3
4000dac8:	e3550036 	cmp	r5, #54	; 0x36
4000dacc:	88bd4030 	pophi	{r4, r5, lr}
4000dad0:	812fff1e 	bxhi	lr
4000dad4:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000dad8:	e1a01601 	lsl	r1, r1, #12
4000dadc:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000dae0:	e18c1621 	orr	r1, ip, r1, lsr #12
4000dae4:	0a000001 	beq	4000daf0 <__adddf3+0x7c>
4000dae8:	e2700000 	rsbs	r0, r0, #0
4000daec:	e2e11000 	rsc	r1, r1, #0
4000daf0:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000daf4:	e1a03603 	lsl	r3, r3, #12
4000daf8:	e18c3623 	orr	r3, ip, r3, lsr #12
4000dafc:	0a000001 	beq	4000db08 <__adddf3+0x94>
4000db00:	e2722000 	rsbs	r2, r2, #0
4000db04:	e2e33000 	rsc	r3, r3, #0
4000db08:	e1340005 	teq	r4, r5
4000db0c:	0a000069 	beq	4000dcb8 <__adddf3+0x244>
4000db10:	e2444001 	sub	r4, r4, #1
4000db14:	e275e020 	rsbs	lr, r5, #32
4000db18:	ba000005 	blt	4000db34 <__adddf3+0xc0>
4000db1c:	e1a0ce12 	lsl	ip, r2, lr
4000db20:	e0900532 	adds	r0, r0, r2, lsr r5
4000db24:	e2a11000 	adc	r1, r1, #0
4000db28:	e0900e13 	adds	r0, r0, r3, lsl lr
4000db2c:	e0b11553 	adcs	r1, r1, r3, asr r5
4000db30:	ea000006 	b	4000db50 <__adddf3+0xdc>
4000db34:	e2455020 	sub	r5, r5, #32
4000db38:	e28ee020 	add	lr, lr, #32
4000db3c:	e3520001 	cmp	r2, #1
4000db40:	e1a0ce13 	lsl	ip, r3, lr
4000db44:	238cc002 	orrcs	ip, ip, #2
4000db48:	e0900553 	adds	r0, r0, r3, asr r5
4000db4c:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000db50:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000db54:	5a000002 	bpl	4000db64 <__adddf3+0xf0>
4000db58:	e27cc000 	rsbs	ip, ip, #0
4000db5c:	e2f00000 	rscs	r0, r0, #0
4000db60:	e2e11000 	rsc	r1, r1, #0
4000db64:	e3510601 	cmp	r1, #1048576	; 0x100000
4000db68:	3a00000f 	bcc	4000dbac <__adddf3+0x138>
4000db6c:	e3510602 	cmp	r1, #2097152	; 0x200000
4000db70:	3a000006 	bcc	4000db90 <__adddf3+0x11c>
4000db74:	e1b010a1 	lsrs	r1, r1, #1
4000db78:	e1b00060 	rrxs	r0, r0
4000db7c:	e1a0c06c 	rrx	ip, ip
4000db80:	e2844001 	add	r4, r4, #1
4000db84:	e1a02a84 	lsl	r2, r4, #21
4000db88:	e3720501 	cmn	r2, #4194304	; 0x400000
4000db8c:	2a00006b 	bcs	4000dd40 <__adddf3+0x2cc>
4000db90:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000db94:	01b0c0a0 	lsrseq	ip, r0, #1
4000db98:	e2b00000 	adcs	r0, r0, #0
4000db9c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000dba0:	e1811005 	orr	r1, r1, r5
4000dba4:	e8bd4030 	pop	{r4, r5, lr}
4000dba8:	e12fff1e 	bx	lr
4000dbac:	e1b0c08c 	lsls	ip, ip, #1
4000dbb0:	e0b00000 	adcs	r0, r0, r0
4000dbb4:	e0a11001 	adc	r1, r1, r1
4000dbb8:	e3110601 	tst	r1, #1048576	; 0x100000
4000dbbc:	e2444001 	sub	r4, r4, #1
4000dbc0:	1afffff2 	bne	4000db90 <__adddf3+0x11c>
4000dbc4:	e3310000 	teq	r1, #0
4000dbc8:	13a03014 	movne	r3, #20
4000dbcc:	03a03034 	moveq	r3, #52	; 0x34
4000dbd0:	01a01000 	moveq	r1, r0
4000dbd4:	03a00000 	moveq	r0, #0
4000dbd8:	e1a02001 	mov	r2, r1
4000dbdc:	e3520801 	cmp	r2, #65536	; 0x10000
4000dbe0:	21a02822 	lsrcs	r2, r2, #16
4000dbe4:	22433010 	subcs	r3, r3, #16
4000dbe8:	e3520c01 	cmp	r2, #256	; 0x100
4000dbec:	21a02422 	lsrcs	r2, r2, #8
4000dbf0:	22433008 	subcs	r3, r3, #8
4000dbf4:	e3520010 	cmp	r2, #16
4000dbf8:	21a02222 	lsrcs	r2, r2, #4
4000dbfc:	22433004 	subcs	r3, r3, #4
4000dc00:	e3520004 	cmp	r2, #4
4000dc04:	22433002 	subcs	r3, r3, #2
4000dc08:	304330a2 	subcc	r3, r3, r2, lsr #1
4000dc0c:	e04331a2 	sub	r3, r3, r2, lsr #3
4000dc10:	e2532020 	subs	r2, r3, #32
4000dc14:	aa000007 	bge	4000dc38 <__adddf3+0x1c4>
4000dc18:	e292200c 	adds	r2, r2, #12
4000dc1c:	da000004 	ble	4000dc34 <__adddf3+0x1c0>
4000dc20:	e282c014 	add	ip, r2, #20
4000dc24:	e262200c 	rsb	r2, r2, #12
4000dc28:	e1a00c11 	lsl	r0, r1, ip
4000dc2c:	e1a01231 	lsr	r1, r1, r2
4000dc30:	ea000004 	b	4000dc48 <__adddf3+0x1d4>
4000dc34:	e2822014 	add	r2, r2, #20
4000dc38:	d262c020 	rsble	ip, r2, #32
4000dc3c:	e1a01211 	lsl	r1, r1, r2
4000dc40:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000dc44:	d1a00210 	lslle	r0, r0, r2
4000dc48:	e0544003 	subs	r4, r4, r3
4000dc4c:	a0811a04 	addge	r1, r1, r4, lsl #20
4000dc50:	a1811005 	orrge	r1, r1, r5
4000dc54:	a8bd4030 	popge	{r4, r5, lr}
4000dc58:	a12fff1e 	bxge	lr
4000dc5c:	e1e04004 	mvn	r4, r4
4000dc60:	e254401f 	subs	r4, r4, #31
4000dc64:	aa00000f 	bge	4000dca8 <__adddf3+0x234>
4000dc68:	e294400c 	adds	r4, r4, #12
4000dc6c:	ca000006 	bgt	4000dc8c <__adddf3+0x218>
4000dc70:	e2844014 	add	r4, r4, #20
4000dc74:	e2642020 	rsb	r2, r4, #32
4000dc78:	e1a00430 	lsr	r0, r0, r4
4000dc7c:	e1800211 	orr	r0, r0, r1, lsl r2
4000dc80:	e1851431 	orr	r1, r5, r1, lsr r4
4000dc84:	e8bd4030 	pop	{r4, r5, lr}
4000dc88:	e12fff1e 	bx	lr
4000dc8c:	e264400c 	rsb	r4, r4, #12
4000dc90:	e2642020 	rsb	r2, r4, #32
4000dc94:	e1a00230 	lsr	r0, r0, r2
4000dc98:	e1800411 	orr	r0, r0, r1, lsl r4
4000dc9c:	e1a01005 	mov	r1, r5
4000dca0:	e8bd4030 	pop	{r4, r5, lr}
4000dca4:	e12fff1e 	bx	lr
4000dca8:	e1a00431 	lsr	r0, r1, r4
4000dcac:	e1a01005 	mov	r1, r5
4000dcb0:	e8bd4030 	pop	{r4, r5, lr}
4000dcb4:	e12fff1e 	bx	lr
4000dcb8:	e3340000 	teq	r4, #0
4000dcbc:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000dcc0:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000dcc4:	02844001 	addeq	r4, r4, #1
4000dcc8:	12455001 	subne	r5, r5, #1
4000dccc:	eaffff8f 	b	4000db10 <__adddf3+0x9c>
4000dcd0:	e1f0cac4 	mvns	ip, r4, asr #21
4000dcd4:	11f0cac5 	mvnsne	ip, r5, asr #21
4000dcd8:	0a00001d 	beq	4000dd54 <__adddf3+0x2e0>
4000dcdc:	e1340005 	teq	r4, r5
4000dce0:	01300002 	teqeq	r0, r2
4000dce4:	0a000004 	beq	4000dcfc <__adddf3+0x288>
4000dce8:	e194c000 	orrs	ip, r4, r0
4000dcec:	01a01003 	moveq	r1, r3
4000dcf0:	01a00002 	moveq	r0, r2
4000dcf4:	e8bd4030 	pop	{r4, r5, lr}
4000dcf8:	e12fff1e 	bx	lr
4000dcfc:	e1310003 	teq	r1, r3
4000dd00:	13a01000 	movne	r1, #0
4000dd04:	13a00000 	movne	r0, #0
4000dd08:	18bd4030 	popne	{r4, r5, lr}
4000dd0c:	112fff1e 	bxne	lr
4000dd10:	e1b0caa4 	lsrs	ip, r4, #21
4000dd14:	1a000004 	bne	4000dd2c <__adddf3+0x2b8>
4000dd18:	e1b00080 	lsls	r0, r0, #1
4000dd1c:	e0b11001 	adcs	r1, r1, r1
4000dd20:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000dd24:	e8bd4030 	pop	{r4, r5, lr}
4000dd28:	e12fff1e 	bx	lr
4000dd2c:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000dd30:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000dd34:	38bd4030 	popcc	{r4, r5, lr}
4000dd38:	312fff1e 	bxcc	lr
4000dd3c:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000dd40:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000dd44:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000dd48:	e3a00000 	mov	r0, #0
4000dd4c:	e8bd4030 	pop	{r4, r5, lr}
4000dd50:	e12fff1e 	bx	lr
4000dd54:	e1f0cac4 	mvns	ip, r4, asr #21
4000dd58:	11a01003 	movne	r1, r3
4000dd5c:	11a00002 	movne	r0, r2
4000dd60:	01f0cac5 	mvnseq	ip, r5, asr #21
4000dd64:	11a03001 	movne	r3, r1
4000dd68:	11a02000 	movne	r2, r0
4000dd6c:	e1904601 	orrs	r4, r0, r1, lsl #12
4000dd70:	01925603 	orrseq	r5, r2, r3, lsl #12
4000dd74:	01310003 	teqeq	r1, r3
4000dd78:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000dd7c:	e8bd4030 	pop	{r4, r5, lr}
4000dd80:	e12fff1e 	bx	lr

4000dd84 <__aeabi_ui2d>:
4000dd84:	e3300000 	teq	r0, #0
4000dd88:	03a01000 	moveq	r1, #0
4000dd8c:	012fff1e 	bxeq	lr
4000dd90:	e92d4030 	push	{r4, r5, lr}
4000dd94:	e3a04b01 	mov	r4, #1024	; 0x400
4000dd98:	e2844032 	add	r4, r4, #50	; 0x32
4000dd9c:	e3a05000 	mov	r5, #0
4000dda0:	e3a01000 	mov	r1, #0
4000dda4:	eaffff86 	b	4000dbc4 <__adddf3+0x150>

4000dda8 <__aeabi_i2d>:
4000dda8:	e3300000 	teq	r0, #0
4000ddac:	03a01000 	moveq	r1, #0
4000ddb0:	012fff1e 	bxeq	lr
4000ddb4:	e92d4030 	push	{r4, r5, lr}
4000ddb8:	e3a04b01 	mov	r4, #1024	; 0x400
4000ddbc:	e2844032 	add	r4, r4, #50	; 0x32
4000ddc0:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000ddc4:	42600000 	rsbmi	r0, r0, #0
4000ddc8:	e3a01000 	mov	r1, #0
4000ddcc:	eaffff7c 	b	4000dbc4 <__adddf3+0x150>

4000ddd0 <__aeabi_f2d>:
4000ddd0:	e1b02080 	lsls	r2, r0, #1
4000ddd4:	e1a011c2 	asr	r1, r2, #3
4000ddd8:	e1a01061 	rrx	r1, r1
4000dddc:	e1a00e02 	lsl	r0, r2, #28
4000dde0:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000dde4:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000dde8:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000ddec:	112fff1e 	bxne	lr
4000ddf0:	e3320000 	teq	r2, #0
4000ddf4:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000ddf8:	012fff1e 	bxeq	lr
4000ddfc:	e92d4030 	push	{r4, r5, lr}
4000de00:	e3a04d0e 	mov	r4, #896	; 0x380
4000de04:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000de08:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000de0c:	eaffff6c 	b	4000dbc4 <__adddf3+0x150>

4000de10 <__aeabi_ul2d>:
4000de10:	e1902001 	orrs	r2, r0, r1
4000de14:	012fff1e 	bxeq	lr
4000de18:	e92d4030 	push	{r4, r5, lr}
4000de1c:	e3a05000 	mov	r5, #0
4000de20:	ea000006 	b	4000de40 <__aeabi_l2d+0x1c>

4000de24 <__aeabi_l2d>:
4000de24:	e1902001 	orrs	r2, r0, r1
4000de28:	012fff1e 	bxeq	lr
4000de2c:	e92d4030 	push	{r4, r5, lr}
4000de30:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000de34:	5a000001 	bpl	4000de40 <__aeabi_l2d+0x1c>
4000de38:	e2700000 	rsbs	r0, r0, #0
4000de3c:	e2e11000 	rsc	r1, r1, #0
4000de40:	e3a04b01 	mov	r4, #1024	; 0x400
4000de44:	e2844032 	add	r4, r4, #50	; 0x32
4000de48:	e1b0cb21 	lsrs	ip, r1, #22
4000de4c:	0affff44 	beq	4000db64 <__adddf3+0xf0>
4000de50:	e3a02003 	mov	r2, #3
4000de54:	e1b0c1ac 	lsrs	ip, ip, #3
4000de58:	12822003 	addne	r2, r2, #3
4000de5c:	e1b0c1ac 	lsrs	ip, ip, #3
4000de60:	12822003 	addne	r2, r2, #3
4000de64:	e08221ac 	add	r2, r2, ip, lsr #3
4000de68:	e2623020 	rsb	r3, r2, #32
4000de6c:	e1a0c310 	lsl	ip, r0, r3
4000de70:	e1a00230 	lsr	r0, r0, r2
4000de74:	e1800311 	orr	r0, r0, r1, lsl r3
4000de78:	e1a01231 	lsr	r1, r1, r2
4000de7c:	e0844002 	add	r4, r4, r2
4000de80:	eaffff37 	b	4000db64 <__adddf3+0xf0>

4000de84 <__aeabi_dmul>:
4000de84:	e92d4070 	push	{r4, r5, r6, lr}
4000de88:	e3a0c0ff 	mov	ip, #255	; 0xff
4000de8c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000de90:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000de94:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000de98:	1134000c 	teqne	r4, ip
4000de9c:	1135000c 	teqne	r5, ip
4000dea0:	0b000075 	bleq	4000e07c <__aeabi_dmul+0x1f8>
4000dea4:	e0844005 	add	r4, r4, r5
4000dea8:	e0216003 	eor	r6, r1, r3
4000deac:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000deb0:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000deb4:	e1905601 	orrs	r5, r0, r1, lsl #12
4000deb8:	11925603 	orrsne	r5, r2, r3, lsl #12
4000debc:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000dec0:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000dec4:	0a00001d 	beq	4000df40 <__aeabi_dmul+0xbc>
4000dec8:	e08ec290 	umull	ip, lr, r0, r2
4000decc:	e3a05000 	mov	r5, #0
4000ded0:	e0a5e291 	umlal	lr, r5, r1, r2
4000ded4:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000ded8:	e0a5e390 	umlal	lr, r5, r0, r3
4000dedc:	e3a06000 	mov	r6, #0
4000dee0:	e0a65391 	umlal	r5, r6, r1, r3
4000dee4:	e33c0000 	teq	ip, #0
4000dee8:	138ee001 	orrne	lr, lr, #1
4000deec:	e24440ff 	sub	r4, r4, #255	; 0xff
4000def0:	e3560c02 	cmp	r6, #512	; 0x200
4000def4:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000def8:	2a000002 	bcs	4000df08 <__aeabi_dmul+0x84>
4000defc:	e1b0e08e 	lsls	lr, lr, #1
4000df00:	e0b55005 	adcs	r5, r5, r5
4000df04:	e0a66006 	adc	r6, r6, r6
4000df08:	e1821586 	orr	r1, r2, r6, lsl #11
4000df0c:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000df10:	e1a00585 	lsl	r0, r5, #11
4000df14:	e1800aae 	orr	r0, r0, lr, lsr #21
4000df18:	e1a0e58e 	lsl	lr, lr, #11
4000df1c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000df20:	835c0c07 	cmphi	ip, #1792	; 0x700
4000df24:	8a000011 	bhi	4000df70 <__aeabi_dmul+0xec>
4000df28:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000df2c:	01b0e0a0 	lsrseq	lr, r0, #1
4000df30:	e2b00000 	adcs	r0, r0, #0
4000df34:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000df38:	e8bd4070 	pop	{r4, r5, r6, lr}
4000df3c:	e12fff1e 	bx	lr
4000df40:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000df44:	e1861001 	orr	r1, r6, r1
4000df48:	e1800002 	orr	r0, r0, r2
4000df4c:	e0211003 	eor	r1, r1, r3
4000df50:	e05440ac 	subs	r4, r4, ip, lsr #1
4000df54:	c074500c 	rsbsgt	r5, r4, ip
4000df58:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000df5c:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000df60:	c12fff1e 	bxgt	lr
4000df64:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000df68:	e3a0e000 	mov	lr, #0
4000df6c:	e2544001 	subs	r4, r4, #1
4000df70:	ca00005d 	bgt	4000e0ec <__aeabi_dmul+0x268>
4000df74:	e3740036 	cmn	r4, #54	; 0x36
4000df78:	d3a00000 	movle	r0, #0
4000df7c:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000df80:	d8bd4070 	pople	{r4, r5, r6, lr}
4000df84:	d12fff1e 	bxle	lr
4000df88:	e2644000 	rsb	r4, r4, #0
4000df8c:	e2544020 	subs	r4, r4, #32
4000df90:	aa00001a 	bge	4000e000 <__aeabi_dmul+0x17c>
4000df94:	e294400c 	adds	r4, r4, #12
4000df98:	ca00000c 	bgt	4000dfd0 <__aeabi_dmul+0x14c>
4000df9c:	e2844014 	add	r4, r4, #20
4000dfa0:	e2645020 	rsb	r5, r4, #32
4000dfa4:	e1a03510 	lsl	r3, r0, r5
4000dfa8:	e1a00430 	lsr	r0, r0, r4
4000dfac:	e1800511 	orr	r0, r0, r1, lsl r5
4000dfb0:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000dfb4:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000dfb8:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000dfbc:	e0a21431 	adc	r1, r2, r1, lsr r4
4000dfc0:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000dfc4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000dfc8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000dfcc:	e12fff1e 	bx	lr
4000dfd0:	e264400c 	rsb	r4, r4, #12
4000dfd4:	e2645020 	rsb	r5, r4, #32
4000dfd8:	e1a03410 	lsl	r3, r0, r4
4000dfdc:	e1a00530 	lsr	r0, r0, r5
4000dfe0:	e1800411 	orr	r0, r0, r1, lsl r4
4000dfe4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000dfe8:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000dfec:	e2a11000 	adc	r1, r1, #0
4000dff0:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000dff4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000dff8:	e8bd4070 	pop	{r4, r5, r6, lr}
4000dffc:	e12fff1e 	bx	lr
4000e000:	e2645020 	rsb	r5, r4, #32
4000e004:	e18ee510 	orr	lr, lr, r0, lsl r5
4000e008:	e1a03430 	lsr	r3, r0, r4
4000e00c:	e1833511 	orr	r3, r3, r1, lsl r5
4000e010:	e1a00431 	lsr	r0, r1, r4
4000e014:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e018:	e1c00431 	bic	r0, r0, r1, lsr r4
4000e01c:	e0800fa3 	add	r0, r0, r3, lsr #31
4000e020:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000e024:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000e028:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e02c:	e12fff1e 	bx	lr
4000e030:	e3340000 	teq	r4, #0
4000e034:	1a000008 	bne	4000e05c <__aeabi_dmul+0x1d8>
4000e038:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000e03c:	e1b00080 	lsls	r0, r0, #1
4000e040:	e0a11001 	adc	r1, r1, r1
4000e044:	e3110601 	tst	r1, #1048576	; 0x100000
4000e048:	02444001 	subeq	r4, r4, #1
4000e04c:	0afffffa 	beq	4000e03c <__aeabi_dmul+0x1b8>
4000e050:	e1811006 	orr	r1, r1, r6
4000e054:	e3350000 	teq	r5, #0
4000e058:	112fff1e 	bxne	lr
4000e05c:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000e060:	e1b02082 	lsls	r2, r2, #1
4000e064:	e0a33003 	adc	r3, r3, r3
4000e068:	e3130601 	tst	r3, #1048576	; 0x100000
4000e06c:	02455001 	subeq	r5, r5, #1
4000e070:	0afffffa 	beq	4000e060 <__aeabi_dmul+0x1dc>
4000e074:	e1833006 	orr	r3, r3, r6
4000e078:	e12fff1e 	bx	lr
4000e07c:	e134000c 	teq	r4, ip
4000e080:	e00c5a23 	and	r5, ip, r3, lsr #20
4000e084:	1135000c 	teqne	r5, ip
4000e088:	0a000007 	beq	4000e0ac <__aeabi_dmul+0x228>
4000e08c:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e090:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e094:	1affffe5 	bne	4000e030 <__aeabi_dmul+0x1ac>
4000e098:	e0211003 	eor	r1, r1, r3
4000e09c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e0a0:	e3a00000 	mov	r0, #0
4000e0a4:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e0a8:	e12fff1e 	bx	lr
4000e0ac:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e0b0:	01a00002 	moveq	r0, r2
4000e0b4:	01a01003 	moveq	r1, r3
4000e0b8:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e0bc:	0a000010 	beq	4000e104 <__aeabi_dmul+0x280>
4000e0c0:	e134000c 	teq	r4, ip
4000e0c4:	1a000001 	bne	4000e0d0 <__aeabi_dmul+0x24c>
4000e0c8:	e1906601 	orrs	r6, r0, r1, lsl #12
4000e0cc:	1a00000c 	bne	4000e104 <__aeabi_dmul+0x280>
4000e0d0:	e135000c 	teq	r5, ip
4000e0d4:	1a000003 	bne	4000e0e8 <__aeabi_dmul+0x264>
4000e0d8:	e1926603 	orrs	r6, r2, r3, lsl #12
4000e0dc:	11a00002 	movne	r0, r2
4000e0e0:	11a01003 	movne	r1, r3
4000e0e4:	1a000006 	bne	4000e104 <__aeabi_dmul+0x280>
4000e0e8:	e0211003 	eor	r1, r1, r3
4000e0ec:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000e0f0:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e0f4:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000e0f8:	e3a00000 	mov	r0, #0
4000e0fc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e100:	e12fff1e 	bx	lr
4000e104:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000e108:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000e10c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e110:	e12fff1e 	bx	lr

4000e114 <__aeabi_ddiv>:
4000e114:	e92d4070 	push	{r4, r5, r6, lr}
4000e118:	e3a0c0ff 	mov	ip, #255	; 0xff
4000e11c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000e120:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000e124:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000e128:	1134000c 	teqne	r4, ip
4000e12c:	1135000c 	teqne	r5, ip
4000e130:	0b00005e 	bleq	4000e2b0 <__aeabi_ddiv+0x19c>
4000e134:	e0444005 	sub	r4, r4, r5
4000e138:	e021e003 	eor	lr, r1, r3
4000e13c:	e1925603 	orrs	r5, r2, r3, lsl #12
4000e140:	e1a01601 	lsl	r1, r1, #12
4000e144:	0a00004c 	beq	4000e27c <__aeabi_ddiv+0x168>
4000e148:	e1a03603 	lsl	r3, r3, #12
4000e14c:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000e150:	e1853223 	orr	r3, r5, r3, lsr #4
4000e154:	e1833c22 	orr	r3, r3, r2, lsr #24
4000e158:	e1a02402 	lsl	r2, r2, #8
4000e15c:	e1855221 	orr	r5, r5, r1, lsr #4
4000e160:	e1855c20 	orr	r5, r5, r0, lsr #24
4000e164:	e1a06400 	lsl	r6, r0, #8
4000e168:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000e16c:	e1550003 	cmp	r5, r3
4000e170:	01560002 	cmpeq	r6, r2
4000e174:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000e178:	e2844c03 	add	r4, r4, #768	; 0x300
4000e17c:	2a000001 	bcs	4000e188 <__aeabi_ddiv+0x74>
4000e180:	e1b030a3 	lsrs	r3, r3, #1
4000e184:	e1a02062 	rrx	r2, r2
4000e188:	e0566002 	subs	r6, r6, r2
4000e18c:	e0c55003 	sbc	r5, r5, r3
4000e190:	e1b030a3 	lsrs	r3, r3, #1
4000e194:	e1a02062 	rrx	r2, r2
4000e198:	e3a00601 	mov	r0, #1048576	; 0x100000
4000e19c:	e3a0c702 	mov	ip, #524288	; 0x80000
4000e1a0:	e056e002 	subs	lr, r6, r2
4000e1a4:	e0d5e003 	sbcs	lr, r5, r3
4000e1a8:	20466002 	subcs	r6, r6, r2
4000e1ac:	21a0500e 	movcs	r5, lr
4000e1b0:	2180000c 	orrcs	r0, r0, ip
4000e1b4:	e1b030a3 	lsrs	r3, r3, #1
4000e1b8:	e1a02062 	rrx	r2, r2
4000e1bc:	e056e002 	subs	lr, r6, r2
4000e1c0:	e0d5e003 	sbcs	lr, r5, r3
4000e1c4:	20466002 	subcs	r6, r6, r2
4000e1c8:	21a0500e 	movcs	r5, lr
4000e1cc:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000e1d0:	e1b030a3 	lsrs	r3, r3, #1
4000e1d4:	e1a02062 	rrx	r2, r2
4000e1d8:	e056e002 	subs	lr, r6, r2
4000e1dc:	e0d5e003 	sbcs	lr, r5, r3
4000e1e0:	20466002 	subcs	r6, r6, r2
4000e1e4:	21a0500e 	movcs	r5, lr
4000e1e8:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000e1ec:	e1b030a3 	lsrs	r3, r3, #1
4000e1f0:	e1a02062 	rrx	r2, r2
4000e1f4:	e056e002 	subs	lr, r6, r2
4000e1f8:	e0d5e003 	sbcs	lr, r5, r3
4000e1fc:	20466002 	subcs	r6, r6, r2
4000e200:	21a0500e 	movcs	r5, lr
4000e204:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000e208:	e195e006 	orrs	lr, r5, r6
4000e20c:	0a00000d 	beq	4000e248 <__aeabi_ddiv+0x134>
4000e210:	e1a05205 	lsl	r5, r5, #4
4000e214:	e1855e26 	orr	r5, r5, r6, lsr #28
4000e218:	e1a06206 	lsl	r6, r6, #4
4000e21c:	e1a03183 	lsl	r3, r3, #3
4000e220:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000e224:	e1a02182 	lsl	r2, r2, #3
4000e228:	e1b0c22c 	lsrs	ip, ip, #4
4000e22c:	1affffdb 	bne	4000e1a0 <__aeabi_ddiv+0x8c>
4000e230:	e3110601 	tst	r1, #1048576	; 0x100000
4000e234:	1a000006 	bne	4000e254 <__aeabi_ddiv+0x140>
4000e238:	e1811000 	orr	r1, r1, r0
4000e23c:	e3a00000 	mov	r0, #0
4000e240:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000e244:	eaffffd5 	b	4000e1a0 <__aeabi_ddiv+0x8c>
4000e248:	e3110601 	tst	r1, #1048576	; 0x100000
4000e24c:	01811000 	orreq	r1, r1, r0
4000e250:	03a00000 	moveq	r0, #0
4000e254:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000e258:	835c0c07 	cmphi	ip, #1792	; 0x700
4000e25c:	8affff43 	bhi	4000df70 <__aeabi_dmul+0xec>
4000e260:	e055c003 	subs	ip, r5, r3
4000e264:	0056c002 	subseq	ip, r6, r2
4000e268:	01b0c0a0 	lsrseq	ip, r0, #1
4000e26c:	e2b00000 	adcs	r0, r0, #0
4000e270:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000e274:	e8bd4070 	pop	{r4, r5, r6, lr}
4000e278:	e12fff1e 	bx	lr
4000e27c:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000e280:	e18e1621 	orr	r1, lr, r1, lsr #12
4000e284:	e09440ac 	adds	r4, r4, ip, lsr #1
4000e288:	c074500c 	rsbsgt	r5, r4, ip
4000e28c:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000e290:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000e294:	c12fff1e 	bxgt	lr
4000e298:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000e29c:	e3a0e000 	mov	lr, #0
4000e2a0:	e2544001 	subs	r4, r4, #1
4000e2a4:	eaffff31 	b	4000df70 <__aeabi_dmul+0xec>
4000e2a8:	e185e006 	orr	lr, r5, r6
4000e2ac:	eaffff2f 	b	4000df70 <__aeabi_dmul+0xec>
4000e2b0:	e00c5a23 	and	r5, ip, r3, lsr #20
4000e2b4:	e134000c 	teq	r4, ip
4000e2b8:	0135000c 	teqeq	r5, ip
4000e2bc:	0affff90 	beq	4000e104 <__aeabi_dmul+0x280>
4000e2c0:	e134000c 	teq	r4, ip
4000e2c4:	1a000006 	bne	4000e2e4 <__aeabi_ddiv+0x1d0>
4000e2c8:	e1904601 	orrs	r4, r0, r1, lsl #12
4000e2cc:	1affff8c 	bne	4000e104 <__aeabi_dmul+0x280>
4000e2d0:	e135000c 	teq	r5, ip
4000e2d4:	1affff83 	bne	4000e0e8 <__aeabi_dmul+0x264>
4000e2d8:	e1a00002 	mov	r0, r2
4000e2dc:	e1a01003 	mov	r1, r3
4000e2e0:	eaffff87 	b	4000e104 <__aeabi_dmul+0x280>
4000e2e4:	e135000c 	teq	r5, ip
4000e2e8:	1a000004 	bne	4000e300 <__aeabi_ddiv+0x1ec>
4000e2ec:	e1925603 	orrs	r5, r2, r3, lsl #12
4000e2f0:	0affff68 	beq	4000e098 <__aeabi_dmul+0x214>
4000e2f4:	e1a00002 	mov	r0, r2
4000e2f8:	e1a01003 	mov	r1, r3
4000e2fc:	eaffff80 	b	4000e104 <__aeabi_dmul+0x280>
4000e300:	e1906081 	orrs	r6, r0, r1, lsl #1
4000e304:	11926083 	orrsne	r6, r2, r3, lsl #1
4000e308:	1affff48 	bne	4000e030 <__aeabi_dmul+0x1ac>
4000e30c:	e1904081 	orrs	r4, r0, r1, lsl #1
4000e310:	1affff74 	bne	4000e0e8 <__aeabi_dmul+0x264>
4000e314:	e1925083 	orrs	r5, r2, r3, lsl #1
4000e318:	1affff5e 	bne	4000e098 <__aeabi_dmul+0x214>
4000e31c:	eaffff78 	b	4000e104 <__aeabi_dmul+0x280>

4000e320 <__gedf2>:
4000e320:	e3e0c000 	mvn	ip, #0
4000e324:	ea000002 	b	4000e334 <__cmpdf2+0x4>

4000e328 <__ledf2>:
4000e328:	e3a0c001 	mov	ip, #1
4000e32c:	ea000000 	b	4000e334 <__cmpdf2+0x4>

4000e330 <__cmpdf2>:
4000e330:	e3a0c001 	mov	ip, #1
4000e334:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000e338:	e1a0c081 	lsl	ip, r1, #1
4000e33c:	e1f0cacc 	mvns	ip, ip, asr #21
4000e340:	e1a0c083 	lsl	ip, r3, #1
4000e344:	11f0cacc 	mvnsne	ip, ip, asr #21
4000e348:	0a00000e 	beq	4000e388 <__cmpdf2+0x58>
4000e34c:	e28dd004 	add	sp, sp, #4
4000e350:	e190c081 	orrs	ip, r0, r1, lsl #1
4000e354:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000e358:	11310003 	teqne	r1, r3
4000e35c:	01300002 	teqeq	r0, r2
4000e360:	03a00000 	moveq	r0, #0
4000e364:	012fff1e 	bxeq	lr
4000e368:	e3700000 	cmn	r0, #0
4000e36c:	e1310003 	teq	r1, r3
4000e370:	51510003 	cmppl	r1, r3
4000e374:	01500002 	cmpeq	r0, r2
4000e378:	21a00fc3 	asrcs	r0, r3, #31
4000e37c:	31e00fc3 	mvncc	r0, r3, asr #31
4000e380:	e3800001 	orr	r0, r0, #1
4000e384:	e12fff1e 	bx	lr
4000e388:	e1a0c081 	lsl	ip, r1, #1
4000e38c:	e1f0cacc 	mvns	ip, ip, asr #21
4000e390:	1a000001 	bne	4000e39c <__cmpdf2+0x6c>
4000e394:	e190c601 	orrs	ip, r0, r1, lsl #12
4000e398:	1a000004 	bne	4000e3b0 <__cmpdf2+0x80>
4000e39c:	e1a0c083 	lsl	ip, r3, #1
4000e3a0:	e1f0cacc 	mvns	ip, ip, asr #21
4000e3a4:	1affffe8 	bne	4000e34c <__cmpdf2+0x1c>
4000e3a8:	e192c603 	orrs	ip, r2, r3, lsl #12
4000e3ac:	0affffe6 	beq	4000e34c <__cmpdf2+0x1c>
4000e3b0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000e3b4:	e12fff1e 	bx	lr

4000e3b8 <__aeabi_cdrcmple>:
4000e3b8:	e1a0c000 	mov	ip, r0
4000e3bc:	e1a00002 	mov	r0, r2
4000e3c0:	e1a0200c 	mov	r2, ip
4000e3c4:	e1a0c001 	mov	ip, r1
4000e3c8:	e1a01003 	mov	r1, r3
4000e3cc:	e1a0300c 	mov	r3, ip
4000e3d0:	eaffffff 	b	4000e3d4 <__aeabi_cdcmpeq>

4000e3d4 <__aeabi_cdcmpeq>:
4000e3d4:	e92d4001 	push	{r0, lr}
4000e3d8:	ebffffd4 	bl	4000e330 <__cmpdf2>
4000e3dc:	e3500000 	cmp	r0, #0
4000e3e0:	43700000 	cmnmi	r0, #0
4000e3e4:	e8bd4001 	pop	{r0, lr}
4000e3e8:	e12fff1e 	bx	lr

4000e3ec <__aeabi_dcmpeq>:
4000e3ec:	e52de008 	str	lr, [sp, #-8]!
4000e3f0:	ebfffff7 	bl	4000e3d4 <__aeabi_cdcmpeq>
4000e3f4:	03a00001 	moveq	r0, #1
4000e3f8:	13a00000 	movne	r0, #0
4000e3fc:	e49de008 	ldr	lr, [sp], #8
4000e400:	e12fff1e 	bx	lr

4000e404 <__aeabi_dcmplt>:
4000e404:	e52de008 	str	lr, [sp, #-8]!
4000e408:	ebfffff1 	bl	4000e3d4 <__aeabi_cdcmpeq>
4000e40c:	33a00001 	movcc	r0, #1
4000e410:	23a00000 	movcs	r0, #0
4000e414:	e49de008 	ldr	lr, [sp], #8
4000e418:	e12fff1e 	bx	lr

4000e41c <__aeabi_dcmple>:
4000e41c:	e52de008 	str	lr, [sp, #-8]!
4000e420:	ebffffeb 	bl	4000e3d4 <__aeabi_cdcmpeq>
4000e424:	93a00001 	movls	r0, #1
4000e428:	83a00000 	movhi	r0, #0
4000e42c:	e49de008 	ldr	lr, [sp], #8
4000e430:	e12fff1e 	bx	lr

4000e434 <__aeabi_dcmpge>:
4000e434:	e52de008 	str	lr, [sp, #-8]!
4000e438:	ebffffde 	bl	4000e3b8 <__aeabi_cdrcmple>
4000e43c:	93a00001 	movls	r0, #1
4000e440:	83a00000 	movhi	r0, #0
4000e444:	e49de008 	ldr	lr, [sp], #8
4000e448:	e12fff1e 	bx	lr

4000e44c <__aeabi_dcmpgt>:
4000e44c:	e52de008 	str	lr, [sp, #-8]!
4000e450:	ebffffd8 	bl	4000e3b8 <__aeabi_cdrcmple>
4000e454:	33a00001 	movcc	r0, #1
4000e458:	23a00000 	movcs	r0, #0
4000e45c:	e49de008 	ldr	lr, [sp], #8
4000e460:	e12fff1e 	bx	lr

4000e464 <__aeabi_d2iz>:
4000e464:	e1a02081 	lsl	r2, r1, #1
4000e468:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000e46c:	2a00000c 	bcs	4000e4a4 <__aeabi_d2iz+0x40>
4000e470:	5a000009 	bpl	4000e49c <__aeabi_d2iz+0x38>
4000e474:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000e478:	e0532ac2 	subs	r2, r3, r2, asr #21
4000e47c:	9a00000a 	bls	4000e4ac <__aeabi_d2iz+0x48>
4000e480:	e1a03581 	lsl	r3, r1, #11
4000e484:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000e488:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000e48c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000e490:	e1a00233 	lsr	r0, r3, r2
4000e494:	12600000 	rsbne	r0, r0, #0
4000e498:	e12fff1e 	bx	lr
4000e49c:	e3a00000 	mov	r0, #0
4000e4a0:	e12fff1e 	bx	lr
4000e4a4:	e1900601 	orrs	r0, r0, r1, lsl #12
4000e4a8:	1a000002 	bne	4000e4b8 <__aeabi_d2iz+0x54>
4000e4ac:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000e4b0:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000e4b4:	e12fff1e 	bx	lr
4000e4b8:	e3a00000 	mov	r0, #0
4000e4bc:	e12fff1e 	bx	lr

4000e4c0 <__aeabi_uldivmod>:
4000e4c0:	e3530000 	cmp	r3, #0
4000e4c4:	03520000 	cmpeq	r2, #0
4000e4c8:	1a000004 	bne	4000e4e0 <__aeabi_uldivmod+0x20>
4000e4cc:	e3510000 	cmp	r1, #0
4000e4d0:	03500000 	cmpeq	r0, #0
4000e4d4:	13e01000 	mvnne	r1, #0
4000e4d8:	13e00000 	mvnne	r0, #0
4000e4dc:	eafffd60 	b	4000da64 <__aeabi_idiv0>
4000e4e0:	e24dd008 	sub	sp, sp, #8
4000e4e4:	e92d6000 	push	{sp, lr}
4000e4e8:	eb000014 	bl	4000e540 <__gnu_uldivmod_helper>
4000e4ec:	e59de004 	ldr	lr, [sp, #4]
4000e4f0:	e28dd008 	add	sp, sp, #8
4000e4f4:	e8bd000c 	pop	{r2, r3}
4000e4f8:	e12fff1e 	bx	lr

4000e4fc <__gnu_ldivmod_helper>:
4000e4fc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000e500:	e59d9020 	ldr	r9, [sp, #32]
4000e504:	e1a08002 	mov	r8, r2
4000e508:	e1a0a003 	mov	sl, r3
4000e50c:	e1a06000 	mov	r6, r0
4000e510:	e1a07001 	mov	r7, r1
4000e514:	eb000019 	bl	4000e580 <__divdi3>
4000e518:	e0030198 	mul	r3, r8, r1
4000e51c:	e1a02000 	mov	r2, r0
4000e520:	e0854098 	umull	r4, r5, r8, r0
4000e524:	e022329a 	mla	r2, sl, r2, r3
4000e528:	e0825005 	add	r5, r2, r5
4000e52c:	e0564004 	subs	r4, r6, r4
4000e530:	e0c75005 	sbc	r5, r7, r5
4000e534:	e8890030 	stm	r9, {r4, r5}
4000e538:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000e53c:	e12fff1e 	bx	lr

4000e540 <__gnu_uldivmod_helper>:
4000e540:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000e544:	e59d9020 	ldr	r9, [sp, #32]
4000e548:	e1a06000 	mov	r6, r0
4000e54c:	e1a07001 	mov	r7, r1
4000e550:	e1a08002 	mov	r8, r2
4000e554:	e1a04003 	mov	r4, r3
4000e558:	eb00013c 	bl	4000ea50 <__udivdi3>
4000e55c:	e0030490 	mul	r3, r0, r4
4000e560:	e0854890 	umull	r4, r5, r0, r8
4000e564:	e0283891 	mla	r8, r1, r8, r3
4000e568:	e0885005 	add	r5, r8, r5
4000e56c:	e0564004 	subs	r4, r6, r4
4000e570:	e0c75005 	sbc	r5, r7, r5
4000e574:	e8890030 	stm	r9, {r4, r5}
4000e578:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000e57c:	e12fff1e 	bx	lr

4000e580 <__divdi3>:
4000e580:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e584:	e2704000 	rsbs	r4, r0, #0
4000e588:	e2e15000 	rsc	r5, r1, #0
4000e58c:	e3510000 	cmp	r1, #0
4000e590:	e3e06000 	mvn	r6, #0
4000e594:	a1a04000 	movge	r4, r0
4000e598:	a1a05001 	movge	r5, r1
4000e59c:	a3a06000 	movge	r6, #0
4000e5a0:	e3530000 	cmp	r3, #0
4000e5a4:	e24dd014 	sub	sp, sp, #20
4000e5a8:	ba000098 	blt	4000e810 <__divdi3+0x290>
4000e5ac:	e3530000 	cmp	r3, #0
4000e5b0:	e1a0c004 	mov	ip, r4
4000e5b4:	e1a0b005 	mov	fp, r5
4000e5b8:	e1a0a002 	mov	sl, r2
4000e5bc:	e1a01003 	mov	r1, r3
4000e5c0:	e1a08002 	mov	r8, r2
4000e5c4:	e1a07004 	mov	r7, r4
4000e5c8:	e1a09005 	mov	r9, r5
4000e5cc:	1a000040 	bne	4000e6d4 <__divdi3+0x154>
4000e5d0:	e1520005 	cmp	r2, r5
4000e5d4:	9a000052 	bls	4000e724 <__divdi3+0x1a4>
4000e5d8:	e1a00002 	mov	r0, r2
4000e5dc:	eb000237 	bl	4000eec0 <__clzsi2>
4000e5e0:	e3500000 	cmp	r0, #0
4000e5e4:	12603020 	rsbne	r3, r0, #32
4000e5e8:	11a03334 	lsrne	r3, r4, r3
4000e5ec:	11a0801a 	lslne	r8, sl, r0
4000e5f0:	11839015 	orrne	r9, r3, r5, lsl r0
4000e5f4:	11a07014 	lslne	r7, r4, r0
4000e5f8:	e1a04828 	lsr	r4, r8, #16
4000e5fc:	e1a01004 	mov	r1, r4
4000e600:	e1a00009 	mov	r0, r9
4000e604:	ebfffcd1 	bl	4000d950 <__aeabi_uidiv>
4000e608:	e1a01004 	mov	r1, r4
4000e60c:	e1a0b000 	mov	fp, r0
4000e610:	e1a00009 	mov	r0, r9
4000e614:	ebfffd0a 	bl	4000da44 <__aeabi_uidivmod>
4000e618:	e1a0a808 	lsl	sl, r8, #16
4000e61c:	e1a0a82a 	lsr	sl, sl, #16
4000e620:	e0000b9a 	mul	r0, sl, fp
4000e624:	e1a02827 	lsr	r2, r7, #16
4000e628:	e1821801 	orr	r1, r2, r1, lsl #16
4000e62c:	e1500001 	cmp	r0, r1
4000e630:	9a000007 	bls	4000e654 <__divdi3+0xd4>
4000e634:	e0911008 	adds	r1, r1, r8
4000e638:	e24b3001 	sub	r3, fp, #1
4000e63c:	2a000003 	bcs	4000e650 <__divdi3+0xd0>
4000e640:	e1500001 	cmp	r0, r1
4000e644:	824bb002 	subhi	fp, fp, #2
4000e648:	80811008 	addhi	r1, r1, r8
4000e64c:	8a000000 	bhi	4000e654 <__divdi3+0xd4>
4000e650:	e1a0b003 	mov	fp, r3
4000e654:	e0609001 	rsb	r9, r0, r1
4000e658:	e1a00009 	mov	r0, r9
4000e65c:	e1a01004 	mov	r1, r4
4000e660:	ebfffcba 	bl	4000d950 <__aeabi_uidiv>
4000e664:	e1a01004 	mov	r1, r4
4000e668:	e1a05000 	mov	r5, r0
4000e66c:	e1a00009 	mov	r0, r9
4000e670:	ebfffcf3 	bl	4000da44 <__aeabi_uidivmod>
4000e674:	e00a0a95 	mul	sl, r5, sl
4000e678:	e1a07807 	lsl	r7, r7, #16
4000e67c:	e1a07827 	lsr	r7, r7, #16
4000e680:	e1871801 	orr	r1, r7, r1, lsl #16
4000e684:	e15a0001 	cmp	sl, r1
4000e688:	9a000006 	bls	4000e6a8 <__divdi3+0x128>
4000e68c:	e0918008 	adds	r8, r1, r8
4000e690:	e2453001 	sub	r3, r5, #1
4000e694:	2a000002 	bcs	4000e6a4 <__divdi3+0x124>
4000e698:	e15a0008 	cmp	sl, r8
4000e69c:	82455002 	subhi	r5, r5, #2
4000e6a0:	8a000000 	bhi	4000e6a8 <__divdi3+0x128>
4000e6a4:	e1a05003 	mov	r5, r3
4000e6a8:	e185380b 	orr	r3, r5, fp, lsl #16
4000e6ac:	e3a04000 	mov	r4, #0
4000e6b0:	e3560000 	cmp	r6, #0
4000e6b4:	e1a00003 	mov	r0, r3
4000e6b8:	e1a01004 	mov	r1, r4
4000e6bc:	0a000001 	beq	4000e6c8 <__divdi3+0x148>
4000e6c0:	e2700000 	rsbs	r0, r0, #0
4000e6c4:	e2e11000 	rsc	r1, r1, #0
4000e6c8:	e28dd014 	add	sp, sp, #20
4000e6cc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e6d0:	e12fff1e 	bx	lr
4000e6d4:	e1530005 	cmp	r3, r5
4000e6d8:	83a04000 	movhi	r4, #0
4000e6dc:	81a03004 	movhi	r3, r4
4000e6e0:	8afffff2 	bhi	4000e6b0 <__divdi3+0x130>
4000e6e4:	e1a00003 	mov	r0, r3
4000e6e8:	e58d100c 	str	r1, [sp, #12]
4000e6ec:	e58dc008 	str	ip, [sp, #8]
4000e6f0:	eb0001f2 	bl	4000eec0 <__clzsi2>
4000e6f4:	e2505000 	subs	r5, r0, #0
4000e6f8:	e59d100c 	ldr	r1, [sp, #12]
4000e6fc:	e59dc008 	ldr	ip, [sp, #8]
4000e700:	1a00007f 	bne	4000e904 <__divdi3+0x384>
4000e704:	e151000b 	cmp	r1, fp
4000e708:	215a000c 	cmpcs	sl, ip
4000e70c:	83a04000 	movhi	r4, #0
4000e710:	93a04001 	movls	r4, #1
4000e714:	93a03001 	movls	r3, #1
4000e718:	91a04005 	movls	r4, r5
4000e71c:	81a03004 	movhi	r3, r4
4000e720:	eaffffe2 	b	4000e6b0 <__divdi3+0x130>
4000e724:	e3520000 	cmp	r2, #0
4000e728:	1a000003 	bne	4000e73c <__divdi3+0x1bc>
4000e72c:	e1a01002 	mov	r1, r2
4000e730:	e3a00001 	mov	r0, #1
4000e734:	ebfffc85 	bl	4000d950 <__aeabi_uidiv>
4000e738:	e1a08000 	mov	r8, r0
4000e73c:	e1a00008 	mov	r0, r8
4000e740:	eb0001de 	bl	4000eec0 <__clzsi2>
4000e744:	e2503000 	subs	r3, r0, #0
4000e748:	1a000034 	bne	4000e820 <__divdi3+0x2a0>
4000e74c:	e1a0a808 	lsl	sl, r8, #16
4000e750:	e0689009 	rsb	r9, r8, r9
4000e754:	e1a0a82a 	lsr	sl, sl, #16
4000e758:	e1a05828 	lsr	r5, r8, #16
4000e75c:	e3a04001 	mov	r4, #1
4000e760:	e1a01005 	mov	r1, r5
4000e764:	e1a00009 	mov	r0, r9
4000e768:	ebfffc78 	bl	4000d950 <__aeabi_uidiv>
4000e76c:	e1a01005 	mov	r1, r5
4000e770:	e1a0b000 	mov	fp, r0
4000e774:	e1a00009 	mov	r0, r9
4000e778:	ebfffcb1 	bl	4000da44 <__aeabi_uidivmod>
4000e77c:	e0000b9a 	mul	r0, sl, fp
4000e780:	e1a02827 	lsr	r2, r7, #16
4000e784:	e1821801 	orr	r1, r2, r1, lsl #16
4000e788:	e1500001 	cmp	r0, r1
4000e78c:	9a000006 	bls	4000e7ac <__divdi3+0x22c>
4000e790:	e0911008 	adds	r1, r1, r8
4000e794:	e24b3001 	sub	r3, fp, #1
4000e798:	2a0000a4 	bcs	4000ea30 <__divdi3+0x4b0>
4000e79c:	e1500001 	cmp	r0, r1
4000e7a0:	824bb002 	subhi	fp, fp, #2
4000e7a4:	80811008 	addhi	r1, r1, r8
4000e7a8:	9a0000a0 	bls	4000ea30 <__divdi3+0x4b0>
4000e7ac:	e0602001 	rsb	r2, r0, r1
4000e7b0:	e1a00002 	mov	r0, r2
4000e7b4:	e1a01005 	mov	r1, r5
4000e7b8:	e58d200c 	str	r2, [sp, #12]
4000e7bc:	ebfffc63 	bl	4000d950 <__aeabi_uidiv>
4000e7c0:	e59d200c 	ldr	r2, [sp, #12]
4000e7c4:	e1a09000 	mov	r9, r0
4000e7c8:	e1a01005 	mov	r1, r5
4000e7cc:	e1a00002 	mov	r0, r2
4000e7d0:	ebfffc9b 	bl	4000da44 <__aeabi_uidivmod>
4000e7d4:	e00a0a99 	mul	sl, r9, sl
4000e7d8:	e1a07807 	lsl	r7, r7, #16
4000e7dc:	e1a07827 	lsr	r7, r7, #16
4000e7e0:	e1871801 	orr	r1, r7, r1, lsl #16
4000e7e4:	e15a0001 	cmp	sl, r1
4000e7e8:	9a000006 	bls	4000e808 <__divdi3+0x288>
4000e7ec:	e0918008 	adds	r8, r1, r8
4000e7f0:	e2493001 	sub	r3, r9, #1
4000e7f4:	2a000002 	bcs	4000e804 <__divdi3+0x284>
4000e7f8:	e15a0008 	cmp	sl, r8
4000e7fc:	82499002 	subhi	r9, r9, #2
4000e800:	8a000000 	bhi	4000e808 <__divdi3+0x288>
4000e804:	e1a09003 	mov	r9, r3
4000e808:	e189380b 	orr	r3, r9, fp, lsl #16
4000e80c:	eaffffa7 	b	4000e6b0 <__divdi3+0x130>
4000e810:	e1e06006 	mvn	r6, r6
4000e814:	e2722000 	rsbs	r2, r2, #0
4000e818:	e2e33000 	rsc	r3, r3, #0
4000e81c:	eaffff62 	b	4000e5ac <__divdi3+0x2c>
4000e820:	e1a08318 	lsl	r8, r8, r3
4000e824:	e263b020 	rsb	fp, r3, #32
4000e828:	e1a04b39 	lsr	r4, r9, fp
4000e82c:	e1a0bb37 	lsr	fp, r7, fp
4000e830:	e1a05828 	lsr	r5, r8, #16
4000e834:	e1a01005 	mov	r1, r5
4000e838:	e1a00004 	mov	r0, r4
4000e83c:	e18bb319 	orr	fp, fp, r9, lsl r3
4000e840:	e1a07317 	lsl	r7, r7, r3
4000e844:	ebfffc41 	bl	4000d950 <__aeabi_uidiv>
4000e848:	e1a01005 	mov	r1, r5
4000e84c:	e1a03000 	mov	r3, r0
4000e850:	e1a00004 	mov	r0, r4
4000e854:	e58d3004 	str	r3, [sp, #4]
4000e858:	ebfffc79 	bl	4000da44 <__aeabi_uidivmod>
4000e85c:	e1a0a808 	lsl	sl, r8, #16
4000e860:	e59d3004 	ldr	r3, [sp, #4]
4000e864:	e1a0a82a 	lsr	sl, sl, #16
4000e868:	e000039a 	mul	r0, sl, r3
4000e86c:	e1a0282b 	lsr	r2, fp, #16
4000e870:	e1821801 	orr	r1, r2, r1, lsl #16
4000e874:	e1500001 	cmp	r0, r1
4000e878:	9a000006 	bls	4000e898 <__divdi3+0x318>
4000e87c:	e0911008 	adds	r1, r1, r8
4000e880:	e2432001 	sub	r2, r3, #1
4000e884:	2a00006f 	bcs	4000ea48 <__divdi3+0x4c8>
4000e888:	e1500001 	cmp	r0, r1
4000e88c:	82433002 	subhi	r3, r3, #2
4000e890:	80811008 	addhi	r1, r1, r8
4000e894:	9a00006b 	bls	4000ea48 <__divdi3+0x4c8>
4000e898:	e0609001 	rsb	r9, r0, r1
4000e89c:	e1a00009 	mov	r0, r9
4000e8a0:	e1a01005 	mov	r1, r5
4000e8a4:	e58d3004 	str	r3, [sp, #4]
4000e8a8:	ebfffc28 	bl	4000d950 <__aeabi_uidiv>
4000e8ac:	e1a01005 	mov	r1, r5
4000e8b0:	e1a04000 	mov	r4, r0
4000e8b4:	e1a00009 	mov	r0, r9
4000e8b8:	ebfffc61 	bl	4000da44 <__aeabi_uidivmod>
4000e8bc:	e009049a 	mul	r9, sl, r4
4000e8c0:	e1a0b80b 	lsl	fp, fp, #16
4000e8c4:	e1a0b82b 	lsr	fp, fp, #16
4000e8c8:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e8cc:	e1590001 	cmp	r9, r1
4000e8d0:	e59d3004 	ldr	r3, [sp, #4]
4000e8d4:	9a000007 	bls	4000e8f8 <__divdi3+0x378>
4000e8d8:	e0911008 	adds	r1, r1, r8
4000e8dc:	e2442001 	sub	r2, r4, #1
4000e8e0:	2a000003 	bcs	4000e8f4 <__divdi3+0x374>
4000e8e4:	e1590001 	cmp	r9, r1
4000e8e8:	82444002 	subhi	r4, r4, #2
4000e8ec:	80811008 	addhi	r1, r1, r8
4000e8f0:	8a000000 	bhi	4000e8f8 <__divdi3+0x378>
4000e8f4:	e1a04002 	mov	r4, r2
4000e8f8:	e0699001 	rsb	r9, r9, r1
4000e8fc:	e1844803 	orr	r4, r4, r3, lsl #16
4000e900:	eaffff96 	b	4000e760 <__divdi3+0x1e0>
4000e904:	e2653020 	rsb	r3, r5, #32
4000e908:	e1a0833a 	lsr	r8, sl, r3
4000e90c:	e1888511 	orr	r8, r8, r1, lsl r5
4000e910:	e1a0233b 	lsr	r2, fp, r3
4000e914:	e1a03337 	lsr	r3, r7, r3
4000e918:	e1a09828 	lsr	r9, r8, #16
4000e91c:	e1a01009 	mov	r1, r9
4000e920:	e1a00002 	mov	r0, r2
4000e924:	e183b51b 	orr	fp, r3, fp, lsl r5
4000e928:	e58d200c 	str	r2, [sp, #12]
4000e92c:	ebfffc07 	bl	4000d950 <__aeabi_uidiv>
4000e930:	e59d200c 	ldr	r2, [sp, #12]
4000e934:	e1a03000 	mov	r3, r0
4000e938:	e1a01009 	mov	r1, r9
4000e93c:	e1a00002 	mov	r0, r2
4000e940:	e58d3004 	str	r3, [sp, #4]
4000e944:	ebfffc3e 	bl	4000da44 <__aeabi_uidivmod>
4000e948:	e1a04808 	lsl	r4, r8, #16
4000e94c:	e59d3004 	ldr	r3, [sp, #4]
4000e950:	e1a04824 	lsr	r4, r4, #16
4000e954:	e0000394 	mul	r0, r4, r3
4000e958:	e1a0282b 	lsr	r2, fp, #16
4000e95c:	e1821801 	orr	r1, r2, r1, lsl #16
4000e960:	e1500001 	cmp	r0, r1
4000e964:	e1a0a51a 	lsl	sl, sl, r5
4000e968:	9a000006 	bls	4000e988 <__divdi3+0x408>
4000e96c:	e0911008 	adds	r1, r1, r8
4000e970:	e2432001 	sub	r2, r3, #1
4000e974:	2a000031 	bcs	4000ea40 <__divdi3+0x4c0>
4000e978:	e1500001 	cmp	r0, r1
4000e97c:	82433002 	subhi	r3, r3, #2
4000e980:	80811008 	addhi	r1, r1, r8
4000e984:	9a00002d 	bls	4000ea40 <__divdi3+0x4c0>
4000e988:	e060c001 	rsb	ip, r0, r1
4000e98c:	e1a0000c 	mov	r0, ip
4000e990:	e1a01009 	mov	r1, r9
4000e994:	e98d1008 	stmib	sp, {r3, ip}
4000e998:	ebfffbec 	bl	4000d950 <__aeabi_uidiv>
4000e99c:	e59dc008 	ldr	ip, [sp, #8]
4000e9a0:	e1a02000 	mov	r2, r0
4000e9a4:	e1a01009 	mov	r1, r9
4000e9a8:	e1a0000c 	mov	r0, ip
4000e9ac:	e58d200c 	str	r2, [sp, #12]
4000e9b0:	ebfffc23 	bl	4000da44 <__aeabi_uidivmod>
4000e9b4:	e59d200c 	ldr	r2, [sp, #12]
4000e9b8:	e0040492 	mul	r4, r2, r4
4000e9bc:	e1a0b80b 	lsl	fp, fp, #16
4000e9c0:	e1a0c82b 	lsr	ip, fp, #16
4000e9c4:	e18cc801 	orr	ip, ip, r1, lsl #16
4000e9c8:	e154000c 	cmp	r4, ip
4000e9cc:	e59d3004 	ldr	r3, [sp, #4]
4000e9d0:	9a000006 	bls	4000e9f0 <__divdi3+0x470>
4000e9d4:	e09cc008 	adds	ip, ip, r8
4000e9d8:	e2421001 	sub	r1, r2, #1
4000e9dc:	2a000015 	bcs	4000ea38 <__divdi3+0x4b8>
4000e9e0:	e154000c 	cmp	r4, ip
4000e9e4:	82422002 	subhi	r2, r2, #2
4000e9e8:	808cc008 	addhi	ip, ip, r8
4000e9ec:	9a000011 	bls	4000ea38 <__divdi3+0x4b8>
4000e9f0:	e1821803 	orr	r1, r2, r3, lsl #16
4000e9f4:	e0832a91 	umull	r2, r3, r1, sl
4000e9f8:	e064400c 	rsb	r4, r4, ip
4000e9fc:	e1540003 	cmp	r4, r3
4000ea00:	3a000007 	bcc	4000ea24 <__divdi3+0x4a4>
4000ea04:	13a04000 	movne	r4, #0
4000ea08:	03a04001 	moveq	r4, #1
4000ea0c:	e1520517 	cmp	r2, r7, lsl r5
4000ea10:	93a04000 	movls	r4, #0
4000ea14:	82044001 	andhi	r4, r4, #1
4000ea18:	e3540000 	cmp	r4, #0
4000ea1c:	01a03001 	moveq	r3, r1
4000ea20:	0affff22 	beq	4000e6b0 <__divdi3+0x130>
4000ea24:	e2413001 	sub	r3, r1, #1
4000ea28:	e3a04000 	mov	r4, #0
4000ea2c:	eaffff1f 	b	4000e6b0 <__divdi3+0x130>
4000ea30:	e1a0b003 	mov	fp, r3
4000ea34:	eaffff5c 	b	4000e7ac <__divdi3+0x22c>
4000ea38:	e1a02001 	mov	r2, r1
4000ea3c:	eaffffeb 	b	4000e9f0 <__divdi3+0x470>
4000ea40:	e1a03002 	mov	r3, r2
4000ea44:	eaffffcf 	b	4000e988 <__divdi3+0x408>
4000ea48:	e1a03002 	mov	r3, r2
4000ea4c:	eaffff91 	b	4000e898 <__divdi3+0x318>

4000ea50 <__udivdi3>:
4000ea50:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ea54:	e3530000 	cmp	r3, #0
4000ea58:	e24dd00c 	sub	sp, sp, #12
4000ea5c:	e1a07003 	mov	r7, r3
4000ea60:	e1a08000 	mov	r8, r0
4000ea64:	e1a05001 	mov	r5, r1
4000ea68:	e1a06002 	mov	r6, r2
4000ea6c:	e1a04002 	mov	r4, r2
4000ea70:	e1a09000 	mov	r9, r0
4000ea74:	e1a0a001 	mov	sl, r1
4000ea78:	1a00003a 	bne	4000eb68 <__udivdi3+0x118>
4000ea7c:	e1520001 	cmp	r2, r1
4000ea80:	9a000048 	bls	4000eba8 <__udivdi3+0x158>
4000ea84:	e1a00002 	mov	r0, r2
4000ea88:	eb00010c 	bl	4000eec0 <__clzsi2>
4000ea8c:	e3500000 	cmp	r0, #0
4000ea90:	1260a020 	rsbne	sl, r0, #32
4000ea94:	11a0aa38 	lsrne	sl, r8, sl
4000ea98:	11a04016 	lslne	r4, r6, r0
4000ea9c:	118aa015 	orrne	sl, sl, r5, lsl r0
4000eaa0:	e1a05824 	lsr	r5, r4, #16
4000eaa4:	11a09018 	lslne	r9, r8, r0
4000eaa8:	e1a01005 	mov	r1, r5
4000eaac:	e1a0000a 	mov	r0, sl
4000eab0:	ebfffba6 	bl	4000d950 <__aeabi_uidiv>
4000eab4:	e1a01005 	mov	r1, r5
4000eab8:	e1a07000 	mov	r7, r0
4000eabc:	e1a0000a 	mov	r0, sl
4000eac0:	ebfffbdf 	bl	4000da44 <__aeabi_uidivmod>
4000eac4:	e1a08804 	lsl	r8, r4, #16
4000eac8:	e1a08828 	lsr	r8, r8, #16
4000eacc:	e0000798 	mul	r0, r8, r7
4000ead0:	e1a03829 	lsr	r3, r9, #16
4000ead4:	e1831801 	orr	r1, r3, r1, lsl #16
4000ead8:	e1500001 	cmp	r0, r1
4000eadc:	9a000007 	bls	4000eb00 <__udivdi3+0xb0>
4000eae0:	e0911004 	adds	r1, r1, r4
4000eae4:	e2472001 	sub	r2, r7, #1
4000eae8:	2a000003 	bcs	4000eafc <__udivdi3+0xac>
4000eaec:	e1500001 	cmp	r0, r1
4000eaf0:	82477002 	subhi	r7, r7, #2
4000eaf4:	80811004 	addhi	r1, r1, r4
4000eaf8:	8a000000 	bhi	4000eb00 <__udivdi3+0xb0>
4000eafc:	e1a07002 	mov	r7, r2
4000eb00:	e060a001 	rsb	sl, r0, r1
4000eb04:	e1a0000a 	mov	r0, sl
4000eb08:	e1a01005 	mov	r1, r5
4000eb0c:	ebfffb8f 	bl	4000d950 <__aeabi_uidiv>
4000eb10:	e1a01005 	mov	r1, r5
4000eb14:	e1a06000 	mov	r6, r0
4000eb18:	e1a0000a 	mov	r0, sl
4000eb1c:	ebfffbc8 	bl	4000da44 <__aeabi_uidivmod>
4000eb20:	e0080896 	mul	r8, r6, r8
4000eb24:	e1a09809 	lsl	r9, r9, #16
4000eb28:	e1a09829 	lsr	r9, r9, #16
4000eb2c:	e1891801 	orr	r1, r9, r1, lsl #16
4000eb30:	e1580001 	cmp	r8, r1
4000eb34:	9a000005 	bls	4000eb50 <__udivdi3+0x100>
4000eb38:	e0914004 	adds	r4, r1, r4
4000eb3c:	e2463001 	sub	r3, r6, #1
4000eb40:	2a0000cc 	bcs	4000ee78 <__udivdi3+0x428>
4000eb44:	e1580004 	cmp	r8, r4
4000eb48:	82466002 	subhi	r6, r6, #2
4000eb4c:	9a0000c9 	bls	4000ee78 <__udivdi3+0x428>
4000eb50:	e1860807 	orr	r0, r6, r7, lsl #16
4000eb54:	e3a06000 	mov	r6, #0
4000eb58:	e1a01006 	mov	r1, r6
4000eb5c:	e28dd00c 	add	sp, sp, #12
4000eb60:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000eb64:	e12fff1e 	bx	lr
4000eb68:	e1530001 	cmp	r3, r1
4000eb6c:	83a06000 	movhi	r6, #0
4000eb70:	81a00006 	movhi	r0, r6
4000eb74:	8afffff7 	bhi	4000eb58 <__udivdi3+0x108>
4000eb78:	e1a00003 	mov	r0, r3
4000eb7c:	eb0000cf 	bl	4000eec0 <__clzsi2>
4000eb80:	e2509000 	subs	r9, r0, #0
4000eb84:	1a000042 	bne	4000ec94 <__udivdi3+0x244>
4000eb88:	e1570005 	cmp	r7, r5
4000eb8c:	21560008 	cmpcs	r6, r8
4000eb90:	83a06000 	movhi	r6, #0
4000eb94:	93a06001 	movls	r6, #1
4000eb98:	93a00001 	movls	r0, #1
4000eb9c:	91a06009 	movls	r6, r9
4000eba0:	81a00006 	movhi	r0, r6
4000eba4:	eaffffeb 	b	4000eb58 <__udivdi3+0x108>
4000eba8:	e3520000 	cmp	r2, #0
4000ebac:	1a000003 	bne	4000ebc0 <__udivdi3+0x170>
4000ebb0:	e1a01002 	mov	r1, r2
4000ebb4:	e3a00001 	mov	r0, #1
4000ebb8:	ebfffb64 	bl	4000d950 <__aeabi_uidiv>
4000ebbc:	e1a04000 	mov	r4, r0
4000ebc0:	e1a00004 	mov	r0, r4
4000ebc4:	eb0000bd 	bl	4000eec0 <__clzsi2>
4000ebc8:	e2503000 	subs	r3, r0, #0
4000ebcc:	1a000074 	bne	4000eda4 <__udivdi3+0x354>
4000ebd0:	e1a0a804 	lsl	sl, r4, #16
4000ebd4:	e0645005 	rsb	r5, r4, r5
4000ebd8:	e1a0a82a 	lsr	sl, sl, #16
4000ebdc:	e1a07824 	lsr	r7, r4, #16
4000ebe0:	e3a06001 	mov	r6, #1
4000ebe4:	e1a01007 	mov	r1, r7
4000ebe8:	e1a00005 	mov	r0, r5
4000ebec:	ebfffb57 	bl	4000d950 <__aeabi_uidiv>
4000ebf0:	e1a01007 	mov	r1, r7
4000ebf4:	e1a08000 	mov	r8, r0
4000ebf8:	e1a00005 	mov	r0, r5
4000ebfc:	ebfffb90 	bl	4000da44 <__aeabi_uidivmod>
4000ec00:	e000089a 	mul	r0, sl, r8
4000ec04:	e1a03829 	lsr	r3, r9, #16
4000ec08:	e1831801 	orr	r1, r3, r1, lsl #16
4000ec0c:	e1500001 	cmp	r0, r1
4000ec10:	9a000006 	bls	4000ec30 <__udivdi3+0x1e0>
4000ec14:	e0911004 	adds	r1, r1, r4
4000ec18:	e2482001 	sub	r2, r8, #1
4000ec1c:	2a000097 	bcs	4000ee80 <__udivdi3+0x430>
4000ec20:	e1500001 	cmp	r0, r1
4000ec24:	82488002 	subhi	r8, r8, #2
4000ec28:	80811004 	addhi	r1, r1, r4
4000ec2c:	9a000093 	bls	4000ee80 <__udivdi3+0x430>
4000ec30:	e060b001 	rsb	fp, r0, r1
4000ec34:	e1a0000b 	mov	r0, fp
4000ec38:	e1a01007 	mov	r1, r7
4000ec3c:	ebfffb43 	bl	4000d950 <__aeabi_uidiv>
4000ec40:	e1a01007 	mov	r1, r7
4000ec44:	e1a05000 	mov	r5, r0
4000ec48:	e1a0000b 	mov	r0, fp
4000ec4c:	ebfffb7c 	bl	4000da44 <__aeabi_uidivmod>
4000ec50:	e00a0a95 	mul	sl, r5, sl
4000ec54:	e1a09809 	lsl	r9, r9, #16
4000ec58:	e1a09829 	lsr	r9, r9, #16
4000ec5c:	e1891801 	orr	r1, r9, r1, lsl #16
4000ec60:	e15a0001 	cmp	sl, r1
4000ec64:	9a000005 	bls	4000ec80 <__udivdi3+0x230>
4000ec68:	e0914004 	adds	r4, r1, r4
4000ec6c:	e2453001 	sub	r3, r5, #1
4000ec70:	2a000084 	bcs	4000ee88 <__udivdi3+0x438>
4000ec74:	e15a0004 	cmp	sl, r4
4000ec78:	82455002 	subhi	r5, r5, #2
4000ec7c:	9a000081 	bls	4000ee88 <__udivdi3+0x438>
4000ec80:	e1850808 	orr	r0, r5, r8, lsl #16
4000ec84:	e1a01006 	mov	r1, r6
4000ec88:	e28dd00c 	add	sp, sp, #12
4000ec8c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000ec90:	e12fff1e 	bx	lr
4000ec94:	e2693020 	rsb	r3, r9, #32
4000ec98:	e1a02336 	lsr	r2, r6, r3
4000ec9c:	e1827917 	orr	r7, r2, r7, lsl r9
4000eca0:	e1a02335 	lsr	r2, r5, r3
4000eca4:	e1a03338 	lsr	r3, r8, r3
4000eca8:	e1a04827 	lsr	r4, r7, #16
4000ecac:	e1a01004 	mov	r1, r4
4000ecb0:	e1a00002 	mov	r0, r2
4000ecb4:	e1835915 	orr	r5, r3, r5, lsl r9
4000ecb8:	e58d2004 	str	r2, [sp, #4]
4000ecbc:	ebfffb23 	bl	4000d950 <__aeabi_uidiv>
4000ecc0:	e59d2004 	ldr	r2, [sp, #4]
4000ecc4:	e1a0b000 	mov	fp, r0
4000ecc8:	e1a01004 	mov	r1, r4
4000eccc:	e1a00002 	mov	r0, r2
4000ecd0:	ebfffb5b 	bl	4000da44 <__aeabi_uidivmod>
4000ecd4:	e1a0a807 	lsl	sl, r7, #16
4000ecd8:	e1a0a82a 	lsr	sl, sl, #16
4000ecdc:	e0000b9a 	mul	r0, sl, fp
4000ece0:	e1a03825 	lsr	r3, r5, #16
4000ece4:	e1831801 	orr	r1, r3, r1, lsl #16
4000ece8:	e1500001 	cmp	r0, r1
4000ecec:	e1a06916 	lsl	r6, r6, r9
4000ecf0:	9a000003 	bls	4000ed04 <__udivdi3+0x2b4>
4000ecf4:	e0911007 	adds	r1, r1, r7
4000ecf8:	e24b2001 	sub	r2, fp, #1
4000ecfc:	3a000068 	bcc	4000eea4 <__udivdi3+0x454>
4000ed00:	e1a0b002 	mov	fp, r2
4000ed04:	e0603001 	rsb	r3, r0, r1
4000ed08:	e1a00003 	mov	r0, r3
4000ed0c:	e1a01004 	mov	r1, r4
4000ed10:	e58d3004 	str	r3, [sp, #4]
4000ed14:	ebfffb0d 	bl	4000d950 <__aeabi_uidiv>
4000ed18:	e59d3004 	ldr	r3, [sp, #4]
4000ed1c:	e1a02000 	mov	r2, r0
4000ed20:	e1a01004 	mov	r1, r4
4000ed24:	e1a00003 	mov	r0, r3
4000ed28:	e58d2004 	str	r2, [sp, #4]
4000ed2c:	ebfffb44 	bl	4000da44 <__aeabi_uidivmod>
4000ed30:	e59d2004 	ldr	r2, [sp, #4]
4000ed34:	e00a0a92 	mul	sl, r2, sl
4000ed38:	e1a05805 	lsl	r5, r5, #16
4000ed3c:	e1a05825 	lsr	r5, r5, #16
4000ed40:	e1851801 	orr	r1, r5, r1, lsl #16
4000ed44:	e15a0001 	cmp	sl, r1
4000ed48:	9a000003 	bls	4000ed5c <__udivdi3+0x30c>
4000ed4c:	e0911007 	adds	r1, r1, r7
4000ed50:	e2423001 	sub	r3, r2, #1
4000ed54:	3a00004d 	bcc	4000ee90 <__udivdi3+0x440>
4000ed58:	e1a02003 	mov	r2, r3
4000ed5c:	e182080b 	orr	r0, r2, fp, lsl #16
4000ed60:	e0854690 	umull	r4, r5, r0, r6
4000ed64:	e06aa001 	rsb	sl, sl, r1
4000ed68:	e15a0005 	cmp	sl, r5
4000ed6c:	3a000006 	bcc	4000ed8c <__udivdi3+0x33c>
4000ed70:	13a06000 	movne	r6, #0
4000ed74:	03a06001 	moveq	r6, #1
4000ed78:	e1540918 	cmp	r4, r8, lsl r9
4000ed7c:	93a06000 	movls	r6, #0
4000ed80:	82066001 	andhi	r6, r6, #1
4000ed84:	e3560000 	cmp	r6, #0
4000ed88:	0affff72 	beq	4000eb58 <__udivdi3+0x108>
4000ed8c:	e3a06000 	mov	r6, #0
4000ed90:	e2400001 	sub	r0, r0, #1
4000ed94:	e1a01006 	mov	r1, r6
4000ed98:	e28dd00c 	add	sp, sp, #12
4000ed9c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000eda0:	e12fff1e 	bx	lr
4000eda4:	e1a04314 	lsl	r4, r4, r3
4000eda8:	e263b020 	rsb	fp, r3, #32
4000edac:	e1a06b35 	lsr	r6, r5, fp
4000edb0:	e1a0bb38 	lsr	fp, r8, fp
4000edb4:	e1a07824 	lsr	r7, r4, #16
4000edb8:	e1a01007 	mov	r1, r7
4000edbc:	e1a00006 	mov	r0, r6
4000edc0:	e1a09318 	lsl	r9, r8, r3
4000edc4:	e18bb315 	orr	fp, fp, r5, lsl r3
4000edc8:	ebfffae0 	bl	4000d950 <__aeabi_uidiv>
4000edcc:	e1a01007 	mov	r1, r7
4000edd0:	e1a08000 	mov	r8, r0
4000edd4:	e1a00006 	mov	r0, r6
4000edd8:	ebfffb19 	bl	4000da44 <__aeabi_uidivmod>
4000eddc:	e1a0a804 	lsl	sl, r4, #16
4000ede0:	e1a0a82a 	lsr	sl, sl, #16
4000ede4:	e000089a 	mul	r0, sl, r8
4000ede8:	e1a0382b 	lsr	r3, fp, #16
4000edec:	e1831801 	orr	r1, r3, r1, lsl #16
4000edf0:	e1500001 	cmp	r0, r1
4000edf4:	9a000006 	bls	4000ee14 <__udivdi3+0x3c4>
4000edf8:	e0911004 	adds	r1, r1, r4
4000edfc:	e2483001 	sub	r3, r8, #1
4000ee00:	2a00002c 	bcs	4000eeb8 <__udivdi3+0x468>
4000ee04:	e1500001 	cmp	r0, r1
4000ee08:	82488002 	subhi	r8, r8, #2
4000ee0c:	80811004 	addhi	r1, r1, r4
4000ee10:	9a000028 	bls	4000eeb8 <__udivdi3+0x468>
4000ee14:	e0605001 	rsb	r5, r0, r1
4000ee18:	e1a00005 	mov	r0, r5
4000ee1c:	e1a01007 	mov	r1, r7
4000ee20:	ebfffaca 	bl	4000d950 <__aeabi_uidiv>
4000ee24:	e1a01007 	mov	r1, r7
4000ee28:	e1a06000 	mov	r6, r0
4000ee2c:	e1a00005 	mov	r0, r5
4000ee30:	ebfffb03 	bl	4000da44 <__aeabi_uidivmod>
4000ee34:	e005069a 	mul	r5, sl, r6
4000ee38:	e1a0b80b 	lsl	fp, fp, #16
4000ee3c:	e1a0b82b 	lsr	fp, fp, #16
4000ee40:	e18b1801 	orr	r1, fp, r1, lsl #16
4000ee44:	e1550001 	cmp	r5, r1
4000ee48:	9a000007 	bls	4000ee6c <__udivdi3+0x41c>
4000ee4c:	e0911004 	adds	r1, r1, r4
4000ee50:	e2463001 	sub	r3, r6, #1
4000ee54:	2a000003 	bcs	4000ee68 <__udivdi3+0x418>
4000ee58:	e1550001 	cmp	r5, r1
4000ee5c:	82466002 	subhi	r6, r6, #2
4000ee60:	80811004 	addhi	r1, r1, r4
4000ee64:	8a000000 	bhi	4000ee6c <__udivdi3+0x41c>
4000ee68:	e1a06003 	mov	r6, r3
4000ee6c:	e0655001 	rsb	r5, r5, r1
4000ee70:	e1866808 	orr	r6, r6, r8, lsl #16
4000ee74:	eaffff5a 	b	4000ebe4 <__udivdi3+0x194>
4000ee78:	e1a06003 	mov	r6, r3
4000ee7c:	eaffff33 	b	4000eb50 <__udivdi3+0x100>
4000ee80:	e1a08002 	mov	r8, r2
4000ee84:	eaffff69 	b	4000ec30 <__udivdi3+0x1e0>
4000ee88:	e1a05003 	mov	r5, r3
4000ee8c:	eaffff7b 	b	4000ec80 <__udivdi3+0x230>
4000ee90:	e15a0001 	cmp	sl, r1
4000ee94:	82422002 	subhi	r2, r2, #2
4000ee98:	80811007 	addhi	r1, r1, r7
4000ee9c:	8affffae 	bhi	4000ed5c <__udivdi3+0x30c>
4000eea0:	eaffffac 	b	4000ed58 <__udivdi3+0x308>
4000eea4:	e1500001 	cmp	r0, r1
4000eea8:	824bb002 	subhi	fp, fp, #2
4000eeac:	80811007 	addhi	r1, r1, r7
4000eeb0:	8affff93 	bhi	4000ed04 <__udivdi3+0x2b4>
4000eeb4:	eaffff91 	b	4000ed00 <__udivdi3+0x2b0>
4000eeb8:	e1a08003 	mov	r8, r3
4000eebc:	eaffffd4 	b	4000ee14 <__udivdi3+0x3c4>

4000eec0 <__clzsi2>:
4000eec0:	e3a0101c 	mov	r1, #28
4000eec4:	e3500801 	cmp	r0, #65536	; 0x10000
4000eec8:	21a00820 	lsrcs	r0, r0, #16
4000eecc:	22411010 	subcs	r1, r1, #16
4000eed0:	e3500c01 	cmp	r0, #256	; 0x100
4000eed4:	21a00420 	lsrcs	r0, r0, #8
4000eed8:	22411008 	subcs	r1, r1, #8
4000eedc:	e3500010 	cmp	r0, #16
4000eee0:	21a00220 	lsrcs	r0, r0, #4
4000eee4:	22411004 	subcs	r1, r1, #4
4000eee8:	e28f2008 	add	r2, pc, #8
4000eeec:	e7d20000 	ldrb	r0, [r2, r0]
4000eef0:	e0800001 	add	r0, r0, r1
4000eef4:	e12fff1e 	bx	lr
4000eef8:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000eefc:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000ef08 <__RO_BASE__>:
4000ef08:	10204080 	eorne	r4, r0, r0, lsl #1
4000ef0c:	01020408 	tsteq	r2, r8, lsl #8

4000ef10 <HanTable>:
4000ef10:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000ef14:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000ef18:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000ef1c:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ef20:	3ad939d9 	bcc	3f65d68c <GPM4DAT+0x2e65d3a8>
4000ef24:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000ef28:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000ef2c:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000ef30:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000ef34:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000ef38:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000ef3c:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ef40:	4ad949d9 	bmi	3f6616ac <GPM4DAT+0x2e6613c8>
4000ef44:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000ef48:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000ef4c:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000ef50:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000ef54:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000ef58:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000ef5c:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ef60:	5ad959d9 	bpl	3f6656cc <GPM4DAT+0x2e6653e8>
4000ef64:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000ef68:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000ef6c:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000ef70:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000ef74:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000ef78:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000ef7c:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ef80:	6ad969d9 	bvs	3f6696ec <GPM4DAT+0x2e669408>
4000ef84:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000ef88:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000ef8c:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000ef90:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000ef94:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000ef98:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000ef9c:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000efa0:	7ad979d9 	bvc	3f66d70c <GPM4DAT+0x2e66d428>
4000efa4:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000efa8:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000efac:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000efb0:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000efb4:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000efb8:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000efbc:	9ad999d9 	bls	3f675728 <GPM4DAT+0x2e675444>
4000efc0:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000efc4:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000efc8:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000efcc:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000efd0:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000efd4:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000efd8:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000efdc:	aad9a9d9 	bge	3f679748 <GPM4DAT+0x2e679464>
4000efe0:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000efe4:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000efe8:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000efec:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000eff0:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000eff4:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000eff8:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000effc:	bad9b9d9 	blt	3f67d768 <GPM4DAT+0x2e67d484>
4000f000:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000f004:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000f008:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000f00c:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000f010:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000f014:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000f018:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f01c:	cad9c9d9 	bgt	3f681788 <GPM4DAT+0x2e6814a4>
4000f020:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000f024:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000f028:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000f02c:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000f030:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000f034:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000f038:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f03c:	dad9d9d9 	ble	3f6857a8 <GPM4DAT+0x2e6854c4>
4000f040:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000f044:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000f048:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000f04c:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000f050:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000f054:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000f058:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f05c:	ead9e9d9 	b	3f6897c8 <GPM4DAT+0x2e6894e4>
4000f060:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000f064:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000f068:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000f06c:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000f070:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000f074:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000f078:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000f07c:	fad9f9d9 	blx	3f68d7e8 <GPM4DAT+0x2e68d504>
4000f080:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000f084:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000f088:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000f08c:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000f090:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000f094:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f098:	3ada39da 	bcc	3f69d808 <GPM4DAT+0x2e69d524>
4000f09c:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000f0a0:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000f0a4:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000f0a8:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000f0ac:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000f0b0:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000f0b4:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f0b8:	4ada49da 	bmi	3f6a1828 <GPM4DAT+0x2e6a1544>
4000f0bc:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000f0c0:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000f0c4:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000f0c8:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000f0cc:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000f0d0:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000f0d4:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f0d8:	5ada59da 	bpl	3f6a5848 <GPM4DAT+0x2e6a5564>
4000f0dc:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000f0e0:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000f0e4:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000f0e8:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000f0ec:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000f0f0:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000f0f4:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f0f8:	6ada69da 	bvs	3f6a9868 <GPM4DAT+0x2e6a9584>
4000f0fc:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000f100:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000f104:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000f108:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000f10c:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000f110:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000f114:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f118:	7ada79da 	bvc	3f6ad888 <GPM4DAT+0x2e6ad5a4>
4000f11c:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000f120:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000f124:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000f128:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000f12c:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000f130:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f134:	9ada99da 	bls	3f6b58a4 <GPM4DAT+0x2e6b55c0>
4000f138:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000f13c:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000f140:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000f144:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000f148:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000f14c:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000f150:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f154:	aadaa9da 	bge	3f6b98c4 <GPM4DAT+0x2e6b95e0>
4000f158:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000f15c:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000f160:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000f164:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000f168:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000f16c:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000f170:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f174:	badab9da 	blt	3f6bd8e4 <GPM4DAT+0x2e6bd600>
4000f178:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000f17c:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000f180:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000f184:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000f188:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000f18c:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000f190:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f194:	cadac9da 	bgt	3f6c1904 <GPM4DAT+0x2e6c1620>
4000f198:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000f19c:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000f1a0:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000f1a4:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000f1a8:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000f1ac:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000f1b0:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f1b4:	dadad9da 	ble	3f6c5924 <GPM4DAT+0x2e6c5640>
4000f1b8:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000f1bc:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000f1c0:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000f1c4:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000f1c8:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000f1cc:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000f1d0:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f1d4:	eadae9da 	b	3f6c9944 <GPM4DAT+0x2e6c9660>
4000f1d8:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000f1dc:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000f1e0:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000f1e4:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000f1e8:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000f1ec:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000f1f0:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000f1f4:	fadaf9da 	blx	3f6cd964 <GPM4DAT+0x2e6cd680>
4000f1f8:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000f1fc:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000f200:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000f204:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000f208:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000f20c:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f210:	3adb39db 	bcc	3f6dd984 <GPM4DAT+0x2e6dd6a0>
4000f214:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000f218:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000f21c:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000f220:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000f224:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000f228:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000f22c:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f230:	4adb49db 	bmi	3f6e19a4 <GPM4DAT+0x2e6e16c0>
4000f234:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000f238:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000f23c:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000f240:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000f244:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000f248:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000f24c:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f250:	5adb59db 	bpl	3f6e59c4 <GPM4DAT+0x2e6e56e0>
4000f254:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000f258:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000f25c:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000f260:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000f264:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000f268:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000f26c:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f270:	6adb69db 	bvs	3f6e99e4 <GPM4DAT+0x2e6e9700>
4000f274:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000f278:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000f27c:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000f280:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000f284:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000f288:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000f28c:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f290:	7adb79db 	bvc	3f6eda04 <GPM4DAT+0x2e6ed720>
4000f294:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000f298:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000f29c:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000f2a0:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000f2a4:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000f2a8:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f2ac:	9adb99db 	bls	3f6f5a20 <GPM4DAT+0x2e6f573c>
4000f2b0:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000f2b4:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000f2b8:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000f2bc:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000f2c0:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000f2c4:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000f2c8:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f2cc:	aadba9db 	bge	3f6f9a40 <GPM4DAT+0x2e6f975c>
4000f2d0:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000f2d4:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000f2d8:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000f2dc:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000f2e0:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000f2e4:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000f2e8:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f2ec:	badbb9db 	blt	3f6fda60 <GPM4DAT+0x2e6fd77c>
4000f2f0:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000f2f4:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000f2f8:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000f2fc:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000f300:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000f304:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000f308:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f30c:	cadbc9db 	bgt	3f701a80 <GPM4DAT+0x2e70179c>
4000f310:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000f314:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000f318:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000f31c:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000f320:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000f324:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000f328:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f32c:	dadbd9db 	ble	3f705aa0 <GPM4DAT+0x2e7057bc>
4000f330:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000f334:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000f338:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000f33c:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000f340:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000f344:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000f348:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f34c:	eadbe9db 	b	3f709ac0 <GPM4DAT+0x2e7097dc>
4000f350:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000f354:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000f358:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000f35c:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000f360:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000f364:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000f368:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000f36c:	fadbf9db 	blx	3f70dae0 <GPM4DAT+0x2e70d7fc>
4000f370:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000f374:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000f378:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000f37c:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000f380:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000f384:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f388:	3adc39dc 	bcc	3f71db00 <GPM4DAT+0x2e71d81c>
4000f38c:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000f390:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000f394:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000f398:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000f39c:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000f3a0:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000f3a4:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f3a8:	4adc49dc 	bmi	3f721b20 <GPM4DAT+0x2e72183c>
4000f3ac:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000f3b0:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000f3b4:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000f3b8:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000f3bc:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000f3c0:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000f3c4:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f3c8:	5adc59dc 	bpl	3f725b40 <GPM4DAT+0x2e72585c>
4000f3cc:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000f3d0:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000f3d4:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000f3d8:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000f3dc:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000f3e0:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000f3e4:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f3e8:	6adc69dc 	bvs	3f729b60 <GPM4DAT+0x2e72987c>
4000f3ec:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000f3f0:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000f3f4:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000f3f8:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000f3fc:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000f400:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000f404:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f408:	7adc79dc 	bvc	3f72db80 <GPM4DAT+0x2e72d89c>
4000f40c:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000f410:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000f414:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000f418:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000f41c:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000f420:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f424:	9adc99dc 	bls	3f735b9c <GPM4DAT+0x2e7358b8>
4000f428:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000f42c:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000f430:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000f434:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000f438:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000f43c:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000f440:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f444:	aadca9dc 	bge	3f739bbc <GPM4DAT+0x2e7398d8>
4000f448:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000f44c:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000f450:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000f454:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000f458:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000f45c:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000f460:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f464:	badcb9dc 	blt	3f73dbdc <GPM4DAT+0x2e73d8f8>
4000f468:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000f46c:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000f470:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000f474:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000f478:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000f47c:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000f480:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f484:	cadcc9dc 	bgt	3f741bfc <GPM4DAT+0x2e741918>
4000f488:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000f48c:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000f490:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000f494:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000f498:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000f49c:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000f4a0:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f4a4:	dadcd9dc 	ble	3f745c1c <GPM4DAT+0x2e745938>
4000f4a8:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000f4ac:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000f4b0:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000f4b4:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000f4b8:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000f4bc:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000f4c0:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f4c4:	eadce9dc 	b	3f749c3c <GPM4DAT+0x2e749958>
4000f4c8:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000f4cc:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000f4d0:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000f4d4:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000f4d8:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000f4dc:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000f4e0:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000f4e4:	fadcf9dc 	blx	3f74dc5c <GPM4DAT+0x2e74d978>
4000f4e8:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000f4ec:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000f4f0:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000f4f4:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000f4f8:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000f4fc:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f500:	3add39dd 	bcc	3f75dc7c <GPM4DAT+0x2e75d998>
4000f504:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000f508:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000f50c:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000f510:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000f514:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000f518:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000f51c:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f520:	4add49dd 	bmi	3f761c9c <GPM4DAT+0x2e7619b8>
4000f524:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000f528:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000f52c:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000f530:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000f534:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000f538:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000f53c:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f540:	5add59dd 	bpl	3f765cbc <GPM4DAT+0x2e7659d8>
4000f544:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000f548:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000f54c:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000f550:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000f554:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000f558:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000f55c:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f560:	6add69dd 	bvs	3f769cdc <GPM4DAT+0x2e7699f8>
4000f564:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000f568:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000f56c:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000f570:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000f574:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000f578:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000f57c:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f580:	7add79dd 	bvc	3f76dcfc <GPM4DAT+0x2e76da18>
4000f584:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000f588:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000f58c:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000f590:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000f594:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000f598:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f59c:	9add99dd 	bls	3f775d18 <GPM4DAT+0x2e775a34>
4000f5a0:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000f5a4:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000f5a8:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000f5ac:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000f5b0:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000f5b4:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000f5b8:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f5bc:	aadda9dd 	bge	3f779d38 <GPM4DAT+0x2e779a54>
4000f5c0:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000f5c4:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000f5c8:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000f5cc:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000f5d0:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000f5d4:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000f5d8:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f5dc:	baddb9dd 	blt	3f77dd58 <GPM4DAT+0x2e77da74>
4000f5e0:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000f5e4:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000f5e8:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000f5ec:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000f5f0:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000f5f4:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000f5f8:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f5fc:	caddc9dd 	bgt	3f781d78 <GPM4DAT+0x2e781a94>
4000f600:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000f604:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000f608:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000f60c:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000f610:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000f614:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000f618:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f61c:	daddd9dd 	ble	3f785d98 <GPM4DAT+0x2e785ab4>
4000f620:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000f624:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000f628:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000f62c:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000f630:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000f634:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000f638:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f63c:	eadde9dd 	b	3f789db8 <GPM4DAT+0x2e789ad4>
4000f640:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000f644:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000f648:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000f64c:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000f650:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000f654:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000f658:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000f65c:	faddf9dd 	blx	3f78ddd8 <GPM4DAT+0x2e78daf4>
4000f660:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000f664:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000f668:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000f66c:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000f670:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000f674:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f678:	3ade39de 	bcc	3f79ddf8 <GPM4DAT+0x2e79db14>
4000f67c:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000f680:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000f684:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000f688:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000f68c:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000f690:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000f694:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f698:	4ade49de 	bmi	3f7a1e18 <GPM4DAT+0x2e7a1b34>
4000f69c:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000f6a0:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000f6a4:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000f6a8:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000f6ac:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000f6b0:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000f6b4:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f6b8:	5ade59de 	bpl	3f7a5e38 <GPM4DAT+0x2e7a5b54>
4000f6bc:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000f6c0:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000f6c4:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000f6c8:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000f6cc:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000f6d0:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000f6d4:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f6d8:	6ade69de 	bvs	3f7a9e58 <GPM4DAT+0x2e7a9b74>
4000f6dc:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000f6e0:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000f6e4:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000f6e8:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000f6ec:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000f6f0:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000f6f4:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f6f8:	7ade79de 	bvc	3f7ade78 <GPM4DAT+0x2e7adb94>
4000f6fc:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000f700:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000f704:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000f708:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000f70c:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000f710:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f714:	9ade99de 	bls	3f7b5e94 <GPM4DAT+0x2e7b5bb0>
4000f718:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000f71c:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000f720:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000f724:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000f728:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000f72c:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
4000f730:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f734:	aadea9de 	bge	3f7b9eb4 <GPM4DAT+0x2e7b9bd0>
4000f738:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4000f73c:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
4000f740:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4000f744:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
4000f748:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4000f74c:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
4000f750:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f754:	badeb9de 	blt	3f7bded4 <GPM4DAT+0x2e7bdbf0>
4000f758:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4000f75c:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
4000f760:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4000f764:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
4000f768:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4000f76c:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
4000f770:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f774:	cadec9de 	bgt	3f7c1ef4 <GPM4DAT+0x2e7c1c10>
4000f778:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4000f77c:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
4000f780:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4000f784:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
4000f788:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4000f78c:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
4000f790:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f794:	daded9de 	ble	3f7c5f14 <GPM4DAT+0x2e7c5c30>
4000f798:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4000f79c:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
4000f7a0:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4000f7a4:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
4000f7a8:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4000f7ac:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
4000f7b0:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f7b4:	eadee9de 	b	3f7c9f34 <GPM4DAT+0x2e7c9c50>
4000f7b8:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4000f7bc:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
4000f7c0:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4000f7c4:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
4000f7c8:	f4def3de 	pli	[lr, #990]	; 0x3de
4000f7cc:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
4000f7d0:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4000f7d4:	fadef9de 	blx	3f7cdf54 <GPM4DAT+0x2e7cdc70>
4000f7d8:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
4000f7dc:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
4000f7e0:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4000f7e4:	34df33df 	ldrbcc	r3, [pc], #991	; 4000f7ec <HanTable+0x8dc>
4000f7e8:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
4000f7ec:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
4000f7f0:	3adf39df 	bcc	3f7ddf74 <GPM4DAT+0x2e7ddc90>
4000f7f4:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
4000f7f8:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
4000f7fc:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
4000f800:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4000f804:	44df43df 	ldrbmi	r4, [pc], #991	; 4000f80c <HanTable+0x8fc>
4000f808:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
4000f80c:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
4000f810:	4adf49df 	bmi	3f7e1f94 <GPM4DAT+0x2e7e1cb0>
4000f814:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
4000f818:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
4000f81c:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
4000f820:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4000f824:	54df53df 	ldrbpl	r5, [pc], #991	; 4000f82c <HanTable+0x91c>
4000f828:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
4000f82c:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
4000f830:	5adf59df 	bpl	3f7e5fb4 <GPM4DAT+0x2e7e5cd0>
4000f834:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
4000f838:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4000f83c:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
4000f840:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4000f844:	64df63df 	ldrbvs	r6, [pc], #991	; 4000f84c <HanTable+0x93c>
4000f848:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4000f84c:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4000f850:	6adf69df 	bvs	3f7e9fd4 <GPM4DAT+0x2e7e9cf0>
4000f854:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
4000f858:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4000f85c:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
4000f860:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4000f864:	74df73df 	ldrbvc	r7, [pc], #991	; 4000f86c <HanTable+0x95c>
4000f868:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4000f86c:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4000f870:	7adf79df 	bvc	3f7edff4 <GPM4DAT+0x2e7edd10>
4000f874:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
4000f878:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4000f87c:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
4000f880:	94df93df 	ldrbls	r9, [pc], #991	; 4000f888 <HanTable+0x978>
4000f884:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
4000f888:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4000f88c:	9adf99df 	bls	3f7f6010 <GPM4DAT+0x2e7f5d2c>
4000f890:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4000f894:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
4000f898:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4000f89c:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
4000f8a0:	a4dfa3df 	ldrbge	sl, [pc], #991	; 4000f8a8 <HanTable+0x998>
4000f8a4:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
4000f8a8:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4000f8ac:	aadfa9df 	bge	3f7fa030 <GPM4DAT+0x2e7f9d4c>
4000f8b0:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4000f8b4:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
4000f8b8:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4000f8bc:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
4000f8c0:	b4dfb3df 	ldrblt	fp, [pc], #991	; 4000f8c8 <HanTable+0x9b8>
4000f8c4:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
4000f8c8:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4000f8cc:	badfb9df 	blt	3f7fe050 <GPM4DAT+0x2e7fdd6c>
4000f8d0:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4000f8d4:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
4000f8d8:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
4000f8dc:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
4000f8e0:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 4000f8e8 <HanTable+0x9d8>
4000f8e4:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
4000f8e8:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
4000f8ec:	cadfc9df 	bgt	3f802070 <GPM4DAT+0x2e801d8c>
4000f8f0:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4000f8f4:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
4000f8f8:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
4000f8fc:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
4000f900:	d4dfd3df 	ldrble	sp, [pc], #991	; 4000f908 <HanTable+0x9f8>
4000f904:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
4000f908:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
4000f90c:	dadfd9df 	ble	3f806090 <GPM4DAT+0x2e805dac>
4000f910:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4000f914:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
4000f918:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
4000f91c:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
4000f920:	e4dfe3df 	ldrb	lr, [pc], #991	; 4000f928 <HanTable+0xa18>
4000f924:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
4000f928:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
4000f92c:	eadfe9df 	b	3f80a0b0 <GPM4DAT+0x2e809dcc>
4000f930:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4000f934:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
4000f938:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4000f93c:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
4000f940:	f4dff3df 	pli	[pc, #991]	; 4000fd27 <HanTable+0xe17>
4000f944:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
4000f948:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4000f94c:	fadff9df 	blx	3f80e0d0 <GPM4DAT+0x2e80ddec>
4000f950:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4000f954:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
4000f958:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4000f95c:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4000f960:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4000f964:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4000f968:	3ae039e0 	bcc	3f81e0f0 <GPM4DAT+0x2e81de0c>
4000f96c:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4000f970:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4000f974:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4000f978:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4000f97c:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4000f980:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4000f984:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4000f988:	4ae049e0 	bmi	3f822110 <GPM4DAT+0x2e821e2c>
4000f98c:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4000f990:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4000f994:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4000f998:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4000f99c:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4000f9a0:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4000f9a4:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4000f9a8:	5ae059e0 	bpl	3f826130 <GPM4DAT+0x2e825e4c>
4000f9ac:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4000f9b0:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4000f9b4:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4000f9b8:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4000f9bc:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4000f9c0:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4000f9c4:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4000f9c8:	6ae069e0 	bvs	3f82a150 <GPM4DAT+0x2e829e6c>
4000f9cc:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4000f9d0:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4000f9d4:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4000f9d8:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
4000f9dc:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4000f9e0:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4000f9e4:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f9e8:	7ae079e0 	bvc	3f82e170 <GPM4DAT+0x2e82de8c>
4000f9ec:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4000f9f0:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4000f9f4:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4000f9f8:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
4000f9fc:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4000fa00:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4000fa04:	9ae099e0 	bls	3f83618c <GPM4DAT+0x2e835ea8>
4000fa08:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
4000fa0c:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4000fa10:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4000fa14:	62886188 	addvs	r6, r8, #136, 2	; 0x22
4000fa18:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
4000fa1c:	6a886988 	bvs	3e22a044 <GPM4DAT+0x2d229d60>
4000fa20:	71886b88 	orrvc	r6, r8, r8, lsl #23
4000fa24:	74887388 	strvc	r7, [r8], #904	; 0x388
4000fa28:	76887588 	strvc	r7, [r8], r8, lsl #11
4000fa2c:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
4000fa30:	7b887988 	blvc	3e22e058 <GPM4DAT+0x2d22dd74>
4000fa34:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
4000fa38:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4000fa3c:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
4000fa40:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4000fa44:	96889588 	strls	r9, [r8], r8, lsl #11
4000fa48:	a1889788 	orrge	r9, r8, r8, lsl #15
4000fa4c:	a588a288 	strge	sl, [r8, #648]	; 0x288
4000fa50:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4000fa54:	c188b788 	orrgt	fp, r8, r8, lsl #15
4000fa58:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4000fa5c:	e288e188 	add	lr, r8, #136, 2	; 0x22
4000fa60:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4000fa64:	eb88e988 	bl	3e24a08c <GPM4DAT+0x2d249da8>
4000fa68:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4000fa6c:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
4000fa70:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4000fa74:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
4000fa78:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4000fa7c:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
4000fa80:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4000fa84:	56895589 	strpl	r5, [r9], r9, lsl #11
4000fa88:	61895789 	orrvs	r5, r9, r9, lsl #15
4000fa8c:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
4000fa90:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4000fa94:	71896989 	orrvc	r6, r9, r9, lsl #19
4000fa98:	75897389 	strvc	r7, [r9, #905]	; 0x389
4000fa9c:	77897689 	strvc	r7, [r9, r9, lsl #13]
4000faa0:	81897b89 	orrhi	r7, r9, r9, lsl #23
4000faa4:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
4000faa8:	95899389 	strls	r9, [r9, #905]	; 0x389
4000faac:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
4000fab0:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4000fab4:	ab89a989 	blge	3e27a0e0 <GPM4DAT+0x2d279dfc>
4000fab8:	b089ad89 	addlt	sl, r9, r9, lsl #27
4000fabc:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
4000fac0:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4000fac4:	c189b889 	orrgt	fp, r9, r9, lsl #17
4000fac8:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4000facc:	cb89c989 	blgt	3e2820f8 <GPM4DAT+0x2d281e14>
4000fad0:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4000fad4:	d789d589 	strle	sp, [r9, r9, lsl #11]
4000fad8:	e589e189 	str	lr, [r9, #393]	; 0x189
4000fadc:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
4000fae0:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4000fae4:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
4000fae8:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
4000faec:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
4000faf0:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4000faf4:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
4000faf8:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
4000fafc:	818a758a 	orrhi	r7, sl, sl, lsl #11
4000fb00:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4000fb04:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
4000fb08:	8b8a8a8a 	blhi	3e2b2538 <GPM4DAT+0x2d2b2254>
4000fb0c:	918a908a 	orrls	r9, sl, sl, lsl #1
4000fb10:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4000fb14:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
4000fb18:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
4000fb1c:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
4000fb20:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4000fb24:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
4000fb28:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
4000fb2c:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
4000fb30:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4000fb34:	418bf58a 	orrmi	pc, fp, sl, lsl #11
4000fb38:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4000fb3c:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
4000fb40:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4000fb44:	6a8b698b 	bvs	3e2ea178 <GPM4DAT+0x2d2e9e94>
4000fb48:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4000fb4c:	778b758b 	strvc	r7, [fp, fp, lsl #11]
4000fb50:	a18b818b 	orrge	r8, fp, fp, lsl #3
4000fb54:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
4000fb58:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4000fb5c:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
4000fb60:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4000fb64:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
4000fb68:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4000fb6c:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
4000fb70:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4000fb74:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
4000fb78:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4000fb7c:	778c768c 	strvc	r7, [ip, ip, lsl #13]
4000fb80:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4000fb84:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
4000fb88:	918c898c 	orrls	r8, ip, ip, lsl #19
4000fb8c:	958c938c 	strls	r9, [ip, #908]	; 0x38c
4000fb90:	978c968c 	strls	r9, [ip, ip, lsl #13]
4000fb94:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
4000fb98:	e18ca98c 	orr	sl, ip, ip, lsl #19
4000fb9c:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
4000fba0:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4000fba4:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
4000fba8:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4000fbac:	418df78c 	orrmi	pc, sp, ip, lsl #15
4000fbb0:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4000fbb4:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
4000fbb8:	618d578d 	orrvs	r5, sp, sp, lsl #15
4000fbbc:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
4000fbc0:	768d758d 	strvc	r7, [sp], sp, lsl #11
4000fbc4:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
4000fbc8:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4000fbcc:	a78da58d 	strge	sl, [sp, sp, lsl #11]
4000fbd0:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4000fbd4:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
4000fbd8:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
4000fbdc:	c18db98d 	orrgt	fp, sp, sp, lsl #19
4000fbe0:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4000fbe4:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
4000fbe8:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
4000fbec:	418ef78d 	orrmi	pc, lr, sp, lsl #15
4000fbf0:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4000fbf4:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
4000fbf8:	618e578e 	orrvs	r5, lr, lr, lsl #15
4000fbfc:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
4000fc00:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4000fc04:	918e908e 	orrls	r9, lr, lr, lsl #1
4000fc08:	958e938e 	strls	r9, [lr, #910]	; 0x38e
4000fc0c:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
4000fc10:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4000fc14:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
4000fc18:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
4000fc1c:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
4000fc20:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4000fc24:	e18ed68e 	orr	sp, lr, lr, lsl #13
4000fc28:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
4000fc2c:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
4000fc30:	618f418f 	orrvs	r4, pc, pc, lsl #3
4000fc34:	658f628f 	strvs	r6, [pc, #655]	; 4000fecb <HanTable+0xfbb>
4000fc38:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4000fc3c:	708f6b8f 	addvc	r6, pc, pc, lsl #23
4000fc40:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4000fc44:	778f758f 	strvc	r7, [pc, pc, lsl #11]
4000fc48:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4000fc4c:	a58fa28f 	strge	sl, [pc, #655]	; 4000fee3 <HanTable+0xfd3>
4000fc50:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4000fc54:	b58fb38f 	strlt	fp, [pc, #911]	; 4000ffeb <HanTable+0x10db>
4000fc58:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4000fc5c:	63906290 	orrsvs	r6, r0, #144, 4
4000fc60:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4000fc64:	6a906990 	bvs	3e42a2ac <GPM4DAT+0x2d429fc8>
4000fc68:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4000fc6c:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
4000fc70:	77907690 			; <UNDEFINED> instruction: 0x77907690
4000fc74:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
4000fc78:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4000fc7c:	82908190 	addshi	r8, r0, #144, 2	; 0x24
4000fc80:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4000fc84:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
4000fc88:	96909590 			; <UNDEFINED> instruction: 0x96909590
4000fc8c:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
4000fc90:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4000fc94:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
4000fc98:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4000fc9c:	e490e290 	ldr	lr, [r0], #656	; 0x290
4000fca0:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4000fca4:	ec90eb90 	vldmia	r0, {d14-d21}
4000fca8:	f390f190 	vsra.u64	d15, d0, #48
4000fcac:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
4000fcb0:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4000fcb4:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
4000fcb8:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4000fcbc:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
4000fcc0:	56915591 			; <UNDEFINED> instruction: 0x56915591
4000fcc4:	61915791 			; <UNDEFINED> instruction: 0x61915791
4000fcc8:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4000fccc:	71916991 			; <UNDEFINED> instruction: 0x71916991
4000fcd0:	76917391 			; <UNDEFINED> instruction: 0x76917391
4000fcd4:	7a917791 	bvc	3e46db20 <GPM4DAT+0x2d46d83c>
4000fcd8:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
4000fcdc:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
4000fce0:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4000fce4:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
4000fce8:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
4000fcec:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
4000fcf0:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4000fcf4:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
4000fcf8:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
4000fcfc:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
4000fd00:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4000fd04:	61925592 			; <UNDEFINED> instruction: 0x61925592
4000fd08:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
4000fd0c:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
4000fd10:	77927592 			; <UNDEFINED> instruction: 0x77927592
4000fd14:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
4000fd18:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
4000fd1c:	91928992 			; <UNDEFINED> instruction: 0x91928992
4000fd20:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4000fd24:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
4000fd28:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
4000fd2c:	e592e192 	ldr	lr, [r2, #402]	; 0x192
4000fd30:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4000fd34:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
4000fd38:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4000fd3c:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
4000fd40:	61935793 			; <UNDEFINED> instruction: 0x61935793
4000fd44:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
4000fd48:	6a936993 	bvs	3e4ea39c <GPM4DAT+0x2d4ea0b8>
4000fd4c:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
4000fd50:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4000fd54:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
4000fd58:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4000fd5c:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
4000fd60:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4000fd64:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
4000fd68:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4000fd6c:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
4000fd70:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4000fd74:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
4000fd78:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4000fd7c:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
4000fd80:	6b946a94 	blvs	3e52a7d8 <GPM4DAT+0x2d52a4f4>
4000fd84:	70946c94 	umullsvc	r6, r4, r4, ip
4000fd88:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4000fd8c:	76947594 			; <UNDEFINED> instruction: 0x76947594
4000fd90:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4000fd94:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
4000fd98:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4000fd9c:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
4000fda0:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4000fda4:	96949594 			; <UNDEFINED> instruction: 0x96949594
4000fda8:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4000fdac:	e294e194 	adds	lr, r4, #148, 2	; 0x25
4000fdb0:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4000fdb4:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
4000fdb8:	ec94eb94 	vldmia	r4, {d14-d23}
4000fdbc:	f394f194 	vsra.u64	d15, d4, #44
4000fdc0:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
4000fdc4:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
4000fdc8:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4000fdcc:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
4000fdd0:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
4000fdd4:	56955595 			; <UNDEFINED> instruction: 0x56955595
4000fdd8:	61955795 			; <UNDEFINED> instruction: 0x61955795
4000fddc:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
4000fde0:	77957695 			; <UNDEFINED> instruction: 0x77957695
4000fde4:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
4000fde8:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
4000fdec:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
4000fdf0:	ab95a995 	blge	3e57a44c <GPM4DAT+0x2d57a168>
4000fdf4:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
4000fdf8:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
4000fdfc:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000fe00:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
4000fe04:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
4000fe08:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
4000fe0c:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
4000fe10:	51964996 			; <UNDEFINED> instruction: 0x51964996
4000fe14:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
4000fe18:	81966196 			; <UNDEFINED> instruction: 0x81966196
4000fe1c:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
4000fe20:	91968996 			; <UNDEFINED> instruction: 0x91968996
4000fe24:	95969396 	ldrls	r9, [r6, #918]	; 0x396
4000fe28:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
4000fe2c:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
4000fe30:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4000fe34:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
4000fe38:	f596f396 	pldw	[r6, #918]	; 0x396
4000fe3c:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
4000fe40:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4000fe44:	57975197 			; <UNDEFINED> instruction: 0x57975197
4000fe48:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4000fe4c:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
4000fe50:	6b976997 	blvs	3e5ea4b4 <GPM4DAT+0x2d5ea1d0>
4000fe54:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
4000fe58:	77977597 			; <UNDEFINED> instruction: 0x77977597
4000fe5c:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
4000fe60:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4000fe64:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
4000fe68:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4000fe6c:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
4000fe70:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000fe74:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
4000fe78:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4000fe7c:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
4000fe80:	76987598 			; <UNDEFINED> instruction: 0x76987598
4000fe84:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
4000fe88:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4000fe8c:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
4000fe90:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
4000fe94:	96989598 			; <UNDEFINED> instruction: 0x96989598
4000fe98:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4000fe9c:	e598e298 	ldr	lr, [r8, #664]	; 0x298
4000fea0:	eb98e998 	bl	3e64a508 <GPM4DAT+0x2d64a224>
4000fea4:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
4000fea8:	f598f398 	pldw	[r8, #920]	; 0x398
4000feac:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
4000feb0:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
4000feb4:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
4000feb8:	51994999 			; <UNDEFINED> instruction: 0x51994999
4000febc:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
4000fec0:	57995699 			; <UNDEFINED> instruction: 0x57995699
4000fec4:	76996199 			; <UNDEFINED> instruction: 0x76996199
4000fec8:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4000fecc:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
4000fed0:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
4000fed4:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
4000fed8:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
4000fedc:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
4000fee0:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
4000fee4:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
4000fee8:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
4000feec:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
4000fef0:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
4000fef4:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
4000fef8:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
4000fefc:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
4000ff00:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
4000ff04:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
4000ff08:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
4000ff0c:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
4000ff10:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
4000ff14:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
4000ff18:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
4000ff1c:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
4000ff20:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
4000ff24:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
4000ff28:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
4000ff2c:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
4000ff30:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
4000ff34:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
4000ff38:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
4000ff3c:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
4000ff40:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
4000ff44:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
4000ff48:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
4000ff4c:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
4000ff50:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
4000ff54:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
4000ff58:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
4000ff5c:	f39cf19c 	vsra.u64	d15, d12, #36
4000ff60:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
4000ff64:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
4000ff68:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
4000ff6c:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
4000ff70:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
4000ff74:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
4000ff78:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
4000ff7c:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
4000ff80:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
4000ff84:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
4000ff88:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4000ff8c:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
4000ff90:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
4000ff94:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
4000ff98:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4000ff9c:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
4000ffa0:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
4000ffa4:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
4000ffa8:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4000ffac:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
4000ffb0:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
4000ffb4:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
4000ffb8:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4000ffbc:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
4000ffc0:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
4000ffc4:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
4000ffc8:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4000ffcc:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
4000ffd0:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
4000ffd4:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
4000ffd8:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
4000ffdc:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
4000ffe0:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
4000ffe4:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
4000ffe8:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
4000ffec:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
4000fff0:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
4000fff4:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
4000fff8:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
4000fffc:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
40010000:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
40010004:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
40010008:	7b9f789f 	blvc	3e7ee28c <GPM4DAT+0x2d7edfa8>
4001000c:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
40010010:	a59fa29f 	ldrge	sl, [pc, #671]	; 400102b7 <HanTable+0x13a7>
40010014:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
40010018:	b59fb39f 	ldrlt	fp, [pc, #927]	; 400103bf <HanTable+0x14af>
4001001c:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
40010020:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
40010024:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
40010028:	6aa069a0 	bvs	3e82a6b0 <GPM4DAT+0x2d82a3cc>
4001002c:	71a06ba0 	lsrvc	r6, r0, #23
40010030:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
40010034:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
40010038:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
4001003c:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
40010040:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
40010044:	93a091a0 	movls	r9, #160, 2	; 0x28
40010048:	96a095a0 	strtls	r9, [r0], r0, lsr #11
4001004c:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
40010050:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
40010054:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
40010058:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
4001005c:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
40010060:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
40010064:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
40010068:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
4001006c:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
40010070:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
40010074:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
40010078:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
4001007c:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
40010080:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
40010084:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
40010088:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4001008c:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
40010090:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
40010094:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
40010098:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4001009c:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
400100a0:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
400100a4:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
400100a8:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
400100ac:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
400100b0:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
400100b4:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
400100b8:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
400100bc:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
400100c0:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
400100c4:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
400100c8:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
400100cc:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
400100d0:	8ba28aa2 	blhi	3e8b2b60 <GPM4DAT+0x2d8b287c>
400100d4:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
400100d8:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
400100dc:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
400100e0:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
400100e4:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
400100e8:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
400100ec:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
400100f0:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
400100f4:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
400100f8:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
400100fc:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
40010100:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
40010104:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
40010108:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
4001010c:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
40010110:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
40010114:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
40010118:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
4001011c:	bba3b9a3 	bllt	3e8fe7b0 <GPM4DAT+0x2d8fe4cc>
40010120:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
40010124:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
40010128:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
4001012c:	6aa469a4 	bvs	3e92a7c4 <GPM4DAT+0x2d92a4e0>
40010130:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
40010134:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
40010138:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
4001013c:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
40010140:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
40010144:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
40010148:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
4001014c:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
40010150:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
40010154:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
40010158:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
4001015c:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
40010160:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
40010164:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
40010168:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
4001016c:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
40010170:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
40010174:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
40010178:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
4001017c:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
40010180:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
40010184:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
40010188:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
4001018c:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
40010190:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
40010194:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
40010198:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
4001019c:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
400101a0:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
400101a4:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
400101a8:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
400101ac:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
400101b0:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
400101b4:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
400101b8:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
400101bc:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
400101c0:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
400101c4:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
400101c8:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
400101cc:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
400101d0:	8ba68aa6 	blhi	3e9b2c70 <GPM4DAT+0x2d9b298c>
400101d4:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
400101d8:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
400101dc:	9ca69ba6 	vstmials	r6!, {d9-d27}
400101e0:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
400101e4:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
400101e8:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
400101ec:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
400101f0:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
400101f4:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
400101f8:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
400101fc:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
40010200:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
40010204:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
40010208:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
4001020c:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
40010210:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
40010214:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
40010218:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
4001021c:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
40010220:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
40010224:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
40010228:	6ba869a8 	blvs	3ea2a8d0 <GPM4DAT+0x2da2a5ec>
4001022c:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
40010230:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
40010234:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
40010238:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
4001023c:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
40010240:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
40010244:	96a895a8 	strtls	r9, [r8], r8, lsr #11
40010248:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
4001024c:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
40010250:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
40010254:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
40010258:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
4001025c:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
40010260:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
40010264:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
40010268:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
4001026c:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
40010270:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
40010274:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
40010278:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
4001027c:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
40010280:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
40010284:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
40010288:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
4001028c:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
40010290:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
40010294:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
40010298:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
4001029c:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
400102a0:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
400102a4:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
400102a8:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
400102ac:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
400102b0:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
400102b4:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
400102b8:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
400102bc:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
400102c0:	6bac6aac 	blvs	3eb2ad78 <GPM4DAT+0x2db2aa94>
400102c4:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
400102c8:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
400102cc:	7bac77ac 	blvc	3eb2e184 <GPM4DAT+0x2db2dea0>
400102d0:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
400102d4:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
400102d8:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
400102dc:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
400102e0:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
400102e4:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
400102e8:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
400102ec:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
400102f0:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
400102f4:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
400102f8:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
400102fc:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
40010300:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
40010304:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
40010308:	ebace9ac 	bl	3eb4a9c0 <GPM4DAT+0x2db4a6dc>
4001030c:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
40010310:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
40010314:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
40010318:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
4001031c:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
40010320:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
40010324:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
40010328:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
4001032c:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
40010330:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
40010334:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
40010338:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
4001033c:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
40010340:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
40010344:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
40010348:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
4001034c:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
40010350:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
40010354:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
40010358:	bbadb7ad 	bllt	3eb7e214 <GPM4DAT+0x2db7df30>
4001035c:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
40010360:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
40010364:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
40010368:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
4001036c:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
40010370:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
40010374:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
40010378:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
4001037c:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
40010380:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
40010384:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
40010388:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
4001038c:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
40010390:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
40010394:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
40010398:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
4001039c:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
400103a0:	9bae99ae 	blls	3ebb6a60 <GPM4DAT+0x2dbb677c>
400103a4:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
400103a8:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
400103ac:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
400103b0:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
400103b4:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
400103b8:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
400103bc:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
400103c0:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
400103c4:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
400103c8:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
400103cc:	55af51af 	strpl	r5, [pc, #431]!	; 40010583 <HanTable+0x1673>
400103d0:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
400103d4:	65af62af 	strvs	r6, [pc, #687]!	; 4001068b <HanTable+0x177b>
400103d8:	6aaf69af 	bvs	3ebeaa9c <GPM4DAT+0x2dbea7b8>
400103dc:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
400103e0:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
400103e4:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
400103e8:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
400103ec:	b0afa9af 	adclt	sl, pc, pc, lsr #19
400103f0:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
400103f4:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
400103f8:	61b0bcaf 	lsrsvs	fp, pc, #25
400103fc:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
40010400:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
40010404:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
40010408:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
4001040c:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
40010410:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
40010414:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
40010418:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
4001041c:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
40010420:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
40010424:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
40010428:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
4001042c:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
40010430:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
40010434:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
40010438:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
4001043c:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
40010440:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
40010444:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
40010448:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
4001044c:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
40010450:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
40010454:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
40010458:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
4001045c:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
40010460:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
40010464:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
40010468:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
4001046c:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
40010470:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
40010474:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
40010478:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
4001047c:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
40010480:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
40010484:	6bb369b3 	blvs	3eceab58 <GPM4DAT+0x2dcea874>
40010488:	71b370b3 	ldrhvc	r7, [r3, r3]!
4001048c:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
40010490:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
40010494:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
40010498:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
4001049c:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
400104a0:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
400104a4:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
400104a8:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
400104ac:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
400104b0:	6ab469b4 	bvs	3ed2ab88 <GPM4DAT+0x2dd2a8a4>
400104b4:	70b46bb4 	ldrhtvc	r6, [r4], r4
400104b8:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
400104bc:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
400104c0:	7bb477b4 	blvc	3ed2e398 <GPM4DAT+0x2dd2e0b4>
400104c4:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
400104c8:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
400104cc:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
400104d0:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
400104d4:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
400104d8:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
400104dc:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
400104e0:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
400104e4:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
400104e8:	bbb4b7b4 	bllt	3ed3e3c0 <GPM4DAT+0x2dd3e0dc>
400104ec:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
400104f0:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
400104f4:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
400104f8:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
400104fc:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
40010500:	eab4e9b4 	b	3ed4abd8 <GPM4DAT+0x2dd4a8f4>
40010504:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
40010508:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
4001050c:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
40010510:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
40010514:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
40010518:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
4001051c:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
40010520:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
40010524:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
40010528:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
4001052c:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
40010530:	6bb569b5 	blvs	3ed6ac0c <GPM4DAT+0x2dd6a928>
40010534:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
40010538:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
4001053c:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
40010540:	7bb577b5 	blvc	3ed6e41c <GPM4DAT+0x2dd6e138>
40010544:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
40010548:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
4001054c:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
40010550:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
40010554:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
40010558:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
4001055c:	aab5a9b5 	bge	3ed7ac38 <GPM4DAT+0x2dd7a954>
40010560:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
40010564:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
40010568:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
4001056c:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40010570:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
40010574:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
40010578:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
4001057c:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
40010580:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
40010584:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
40010588:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
4001058c:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
40010590:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
40010594:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
40010598:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
4001059c:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
400105a0:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
400105a4:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
400105a8:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
400105ac:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
400105b0:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
400105b4:	8ab689b6 	bhi	3edb2c94 <GPM4DAT+0x2ddb29b0>
400105b8:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
400105bc:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
400105c0:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
400105c4:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
400105c8:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
400105cc:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
400105d0:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
400105d4:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
400105d8:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
400105dc:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
400105e0:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
400105e4:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
400105e8:	f3b6f1b6 	vsra.u64	d15, d22, #10
400105ec:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
400105f0:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
400105f4:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
400105f8:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
400105fc:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
40010600:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
40010604:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
40010608:	6fb769b7 	svcvs	0x00b769b7
4001060c:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
40010610:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
40010614:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
40010618:	7bb77ab7 	blvc	3edef0fc <GPM4DAT+0x2ddeee18>
4001061c:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
40010620:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
40010624:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
40010628:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
4001062c:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
40010630:	aab7a9b7 	bge	3edfad14 <GPM4DAT+0x2ddfaa30>
40010634:	b0b7abb7 	ldrhtlt	sl, [r7], r7
40010638:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
4001063c:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
40010640:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40010644:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
40010648:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
4001064c:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
40010650:	6bb869b8 	blvs	3ee2ad38 <GPM4DAT+0x2de2aa54>
40010654:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
40010658:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
4001065c:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
40010660:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
40010664:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
40010668:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
4001066c:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
40010670:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
40010674:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
40010678:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
4001067c:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
40010680:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
40010684:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
40010688:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
4001068c:	ebb8e9b8 	bl	3ee4ad74 <GPM4DAT+0x2de4aa90>
40010690:	f3b8f1b8 	vsra.u64	d15, d24, #8
40010694:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
40010698:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
4001069c:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
400106a0:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
400106a4:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
400106a8:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
400106ac:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
400106b0:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
400106b4:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
400106b8:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
400106bc:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
400106c0:	abb9a9b9 	blge	3ee7adac <GPM4DAT+0x2de7aac8>
400106c4:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
400106c8:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
400106cc:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
400106d0:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
400106d4:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
400106d8:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
400106dc:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
400106e0:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
400106e4:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
400106e8:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
400106ec:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
400106f0:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
400106f4:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
400106f8:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
400106fc:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
40010700:	8aba89ba 	bhi	3eeb2df0 <GPM4DAT+0x2deb2b0c>
40010704:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
40010708:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
4001070c:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
40010710:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
40010714:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
40010718:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
4001071c:	f3baf1ba 	vsra.u64	d15, d26, #6
40010720:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
40010724:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
40010728:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
4001072c:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
40010730:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
40010734:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
40010738:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
4001073c:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
40010740:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
40010744:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
40010748:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
4001074c:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
40010750:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
40010754:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
40010758:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
4001075c:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
40010760:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
40010764:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
40010768:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
4001076c:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
40010770:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
40010774:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
40010778:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
4001077c:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
40010780:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
40010784:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
40010788:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
4001078c:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
40010790:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
40010794:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
40010798:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
4001079c:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
400107a0:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
400107a4:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
400107a8:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
400107ac:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
400107b0:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
400107b4:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
400107b8:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
400107bc:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
400107c0:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
400107c4:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
400107c8:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
400107cc:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
400107d0:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
400107d4:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
400107d8:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
400107dc:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
400107e0:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 400109a7 <HanTable+0x1a97>
400107e4:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
400107e8:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 40010aaf <HanTable+0x1b9f>
400107ec:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
400107f0:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
400107f4:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 40010af8 <HanTable+0x1be8>
400107f8:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
400107fc:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
40010800:	71c069c0 	bicvc	r6, r0, r0, asr #19
40010804:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
40010808:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
4001080c:	81c078c0 	bichi	r7, r0, r0, asr #17
40010810:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
40010814:	91c089c0 	bicls	r8, r0, r0, asr #19
40010818:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
4001081c:	97c096c0 	strbls	r9, [r0, r0, asr #13]
40010820:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
40010824:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
40010828:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
4001082c:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
40010830:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
40010834:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
40010838:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
4001083c:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
40010840:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
40010844:	51c149c1 	bicpl	r4, r1, r1, asr #19
40010848:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
4001084c:	61c157c1 	bicvs	r5, r1, r1, asr #15
40010850:	76c165c1 	strbvc	r6, [r1], r1, asr #11
40010854:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
40010858:	a1c197c1 	bicge	r9, r1, r1, asr #15
4001085c:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
40010860:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
40010864:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
40010868:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
4001086c:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
40010870:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
40010874:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
40010878:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
4001087c:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
40010880:	71c261c2 	bicvc	r6, r2, r2, asr #3
40010884:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
40010888:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
4001088c:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
40010890:	97c295c2 	strbls	r9, [r2, r2, asr #11]
40010894:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
40010898:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
4001089c:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
400108a0:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
400108a4:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
400108a8:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
400108ac:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
400108b0:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
400108b4:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
400108b8:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
400108bc:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
400108c0:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
400108c4:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
400108c8:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
400108cc:	aac3a9c3 	bge	3f0fafe0 <GPM4DAT+0x2e0facfc>
400108d0:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
400108d4:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
400108d8:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
400108dc:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
400108e0:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
400108e4:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
400108e8:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
400108ec:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
400108f0:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
400108f4:	96c495c4 	strbls	r9, [r4], r4, asr #11
400108f8:	a1c497c4 	bicge	r9, r4, r4, asr #15
400108fc:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
40010900:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
40010904:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
40010908:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
4001090c:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
40010910:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
40010914:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
40010918:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
4001091c:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
40010920:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
40010924:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
40010928:	71c569c5 	bicvc	r6, r5, r5, asr #19
4001092c:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40010930:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
40010934:	a1c581c5 	bicge	r8, r5, r5, asr #3
40010938:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
4001093c:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
40010940:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
40010944:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
40010948:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
4001094c:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
40010950:	e1c5d7c5 	bic	sp, r5, r5, asr #15
40010954:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
40010958:	61c649c6 	bicvs	r4, r6, r6, asr #19
4001095c:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
40010960:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
40010964:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
40010968:	97c695c6 	strbls	r9, [r6, r6, asr #11]
4001096c:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
40010970:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
40010974:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
40010978:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
4001097c:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
40010980:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
40010984:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
40010988:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
4001098c:	51c749c7 	bicpl	r4, r7, r7, asr #19
40010990:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
40010994:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40010998:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
4001099c:	a1c777c7 	bicge	r7, r7, r7, asr #15
400109a0:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
400109a4:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
400109a8:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
400109ac:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
400109b0:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
400109b4:	6ac869c8 	bvs	3f22b0dc <GPM4DAT+0x2e22adf8>
400109b8:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
400109bc:	76c875c8 	strbvc	r7, [r8], r8, asr #11
400109c0:	81c877c8 	bichi	r7, r8, r8, asr #15
400109c4:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
400109c8:	91c889c8 	bicls	r8, r8, r8, asr #19
400109cc:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
400109d0:	97c896c8 	strbls	r9, [r8, r8, asr #13]
400109d4:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
400109d8:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
400109dc:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
400109e0:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
400109e4:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
400109e8:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
400109ec:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
400109f0:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
400109f4:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
400109f8:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
400109fc:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
40010a00:	81c976c9 	bichi	r7, r9, r9, asr #13
40010a04:	a1c985c9 	bicge	r8, r9, r9, asr #11
40010a08:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
40010a0c:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
40010a10:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
40010a14:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
40010a18:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
40010a1c:	41cae1c9 	bicmi	lr, sl, r9, asr #3
40010a20:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
40010a24:	61ca57ca 	bicvs	r5, sl, sl, asr #15
40010a28:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
40010a2c:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40010a30:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
40010a34:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
40010a38:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
40010a3c:	e1cac1ca 	bic	ip, sl, sl, asr #3
40010a40:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
40010a44:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
40010a48:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
40010a4c:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
40010a50:	51cb49cb 	bicpl	r4, fp, fp, asr #19
40010a54:	61cb57cb 	bicvs	r5, fp, fp, asr #15
40010a58:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
40010a5c:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
40010a60:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
40010a64:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
40010a68:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
40010a6c:	91cb89cb 	bicls	r8, fp, fp, asr #19
40010a70:	a1cb93cb 	bicge	r9, fp, fp, asr #7
40010a74:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
40010a78:	b1cba9cb 	biclt	sl, fp, fp, asr #19
40010a7c:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
40010a80:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
40010a84:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
40010a88:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
40010a8c:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
40010a90:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
40010a94:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40010a98:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40010a9c:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40010aa0:	91cc89cc 	bicls	r8, ip, ip, asr #19
40010aa4:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
40010aa8:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
40010aac:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
40010ab0:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
40010ab4:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010ab8:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
40010abc:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
40010ac0:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
40010ac4:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
40010ac8:	51cd49cd 	bicpl	r4, sp, sp, asr #19
40010acc:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
40010ad0:	61cd57cd 	bicvs	r5, sp, sp, asr #15
40010ad4:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
40010ad8:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
40010adc:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
40010ae0:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
40010ae4:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
40010ae8:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
40010aec:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
40010af0:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
40010af4:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
40010af8:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
40010afc:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
40010b00:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
40010b04:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
40010b08:	81ce75ce 	bichi	r7, lr, lr, asr #11
40010b0c:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
40010b10:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
40010b14:	91ce8bce 	bicls	r8, lr, lr, asr #23
40010b18:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
40010b1c:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40010b20:	e1ceb7ce 	bic	fp, lr, lr, asr #15
40010b24:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010b28:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
40010b2c:	45cf41cf 	strbmi	r4, [pc, #463]	; 40010d03 <HanTable+0x1df3>
40010b30:	51cf49cf 	bicpl	r4, pc, pc, asr #19
40010b34:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
40010b38:	65cf61cf 	strbvs	r6, [pc, #463]	; 40010d0f <HanTable+0x1dff>
40010b3c:	71cf69cf 	bicvc	r6, pc, pc, asr #19
40010b40:	75cf73cf 	strbvc	r7, [pc, #975]	; 40010f17 <HanTable+0x2007>
40010b44:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
40010b48:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
40010b4c:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
40010b50:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
40010b54:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
40010b58:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
40010b5c:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
40010b60:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
40010b64:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
40010b68:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
40010b6c:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
40010b70:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
40010b74:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
40010b78:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
40010b7c:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
40010b80:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
40010b84:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
40010b88:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
40010b8c:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
40010b90:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
40010b94:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40010b98:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40010b9c:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40010ba0:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
40010ba4:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40010ba8:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
40010bac:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40010bb0:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
40010bb4:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
40010bb8:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
40010bbc:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
40010bc0:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
40010bc4:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
40010bc8:	bbd1b7d1 	bllt	3f47eb14 <GPM4DAT+0x2e47e830>
40010bcc:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
40010bd0:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
40010bd4:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
40010bd8:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
40010bdc:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
40010be0:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
40010be4:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
40010be8:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
40010bec:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
40010bf0:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
40010bf4:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
40010bf8:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
40010bfc:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
40010c00:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
40010c04:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
40010c08:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
40010c0c:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
40010c10:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
40010c14:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
40010c18:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
40010c1c:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40010c20:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
40010c24:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40010c28:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
40010c2c:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40010c30:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
40010c34:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
40010c38:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
40010c3c:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
40010c40:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
40010c44:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
40010c48:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
40010c4c:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
40010c50:	7bd377d3 	blvc	3f4eeba4 <GPM4DAT+0x2e4ee8c0>
40010c54:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
40010c58:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
40010c5c:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
40010c60:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
40010c64:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
40010c68:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
40010c6c:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
40010c70:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
40010c74:	3aac3a5a 	bcc	3eb1f5e4 <GPM4DAT+0x2db1f300>
40010c78:	3b243ae0 	blcc	4091f800 <__ZI_LIMIT__+0x907430>
40010c7c:	3ba63b64 	blcc	3e99fa14 <GPM4DAT+0x2d99f730>
40010c80:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
40010c84:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
40010c88:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
40010c8c:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
40010c90:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
40010c94:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40010c98:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40010c9c:	3f5e3f20 	svccc	0x005e3f20
40010ca0:	3fe43f94 	svccc	0x00e43f94
40010ca4:	40684024 	rsbmi	r4, r8, r4, lsr #32
40010ca8:	40e64096 	smlalmi	r4, r6, r6, r0
40010cac:	4168412c 	cmnmi	r8, ip, lsr #2
40010cb0:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
40010cb4:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
40010cb8:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
40010cbc:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
40010cc0:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
40010cc4:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
40010cc8:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
40010ccc:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
40010cd0:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
40010cd4:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
40010cd8:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
40010cdc:	47524730 	smmlarmi	r2, r0, r7, r4
40010ce0:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
40010ce4:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
40010ce8:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
40010cec:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
40010cf0:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
40010cf4:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
40010cf8:	4a3849f8 	bmi	40e234e0 <__ZI_LIMIT__+0xe0b110>
40010cfc:	4aa24a72 	bmi	3e8a36cc <GPM4DAT+0x2d8a33e8>
40010d00:	4b044aca 	blmi	40123830 <__ZI_LIMIT__+0x10b460>
40010d04:	4ba44b58 	blmi	3e923a6c <GPM4DAT+0x2d923788>
40010d08:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
40010d0c:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
40010d10:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
40010d14:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
40010d18:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
40010d1c:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40010d20:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
40010d24:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40010d28:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
40010d2c:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40010d30:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
40010d34:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
40010d38:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
40010d3c:	3ae039e0 	bcc	3f81f4c4 <GPM4DAT+0x2e81f1e0>
40010d40:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
40010d44:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
40010d48:	40e03fe0 	rscmi	r3, r0, r0, ror #31
40010d4c:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
40010d50:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
40010d54:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
40010d58:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
40010d5c:	4ae049e0 	bmi	3f8234e4 <GPM4DAT+0x2e823200>
40010d60:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
40010d64:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
40010d68:	50e04fe0 	rscpl	r4, r0, r0, ror #31
40010d6c:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
40010d70:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
40010d74:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
40010d78:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
40010d7c:	5ae059e0 	bpl	3f827504 <GPM4DAT+0x2e827220>
40010d80:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
40010d84:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
40010d88:	60e05fe0 	rscvs	r5, r0, r0, ror #31
40010d8c:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
40010d90:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
40010d94:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010d98:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010d9c:	6ae069e0 	bvs	3f82b524 <GPM4DAT+0x2e82b240>
40010da0:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
40010da4:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40010da8:	70e06fe0 	rscvc	r6, r0, r0, ror #31
40010dac:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40010db0:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
40010db4:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
40010db8:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010dbc:	7ae079e0 	bvc	3f82f544 <GPM4DAT+0x2e82f260>
40010dc0:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
40010dc4:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
40010dc8:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
40010dcc:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
40010dd0:	96e095e0 	strbtls	r9, [r0], r0, ror #11
40010dd4:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
40010dd8:	9ae099e0 	bls	3f837560 <GPM4DAT+0x2e83727c>
40010ddc:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
40010de0:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
40010de4:	a0e09fe0 	rscge	r9, r0, r0, ror #31
40010de8:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
40010dec:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
40010df0:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
40010df4:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
40010df8:	aae0a9e0 	bge	3f83b580 <GPM4DAT+0x2e83b29c>
40010dfc:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
40010e00:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
40010e04:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
40010e08:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
40010e0c:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
40010e10:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
40010e14:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010e18:	bae0b9e0 	blt	3f83f5a0 <GPM4DAT+0x2e83f2bc>
40010e1c:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40010e20:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
40010e24:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40010e28:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
40010e2c:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40010e30:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
40010e34:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
40010e38:	cae0c9e0 	bgt	3f8435c0 <GPM4DAT+0x2e8432dc>
40010e3c:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
40010e40:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
40010e44:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
40010e48:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
40010e4c:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
40010e50:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
40010e54:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010e58:	dae0d9e0 	ble	3f8475e0 <GPM4DAT+0x2e8472fc>
40010e5c:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
40010e60:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
40010e64:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
40010e68:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
40010e6c:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
40010e70:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
40010e74:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010e78:	eae0e9e0 	b	3f84b600 <GPM4DAT+0x2e84b31c>
40010e7c:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
40010e80:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
40010e84:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
40010e88:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
40010e8c:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
40010e90:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
40010e94:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40010e98:	fae0f9e0 	blx	3f84f620 <GPM4DAT+0x2e84f33c>
40010e9c:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40010ea0:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
40010ea4:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40010ea8:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
40010eac:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40010eb0:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
40010eb4:	3ae139e1 	bcc	3f85f640 <GPM4DAT+0x2e85f35c>
40010eb8:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
40010ebc:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
40010ec0:	40e13fe1 	rscmi	r3, r1, r1, ror #31
40010ec4:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
40010ec8:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
40010ecc:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
40010ed0:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
40010ed4:	4ae149e1 	bmi	3f863660 <GPM4DAT+0x2e86337c>
40010ed8:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
40010edc:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
40010ee0:	50e14fe1 	rscpl	r4, r1, r1, ror #31
40010ee4:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
40010ee8:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
40010eec:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
40010ef0:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
40010ef4:	5ae159e1 	bpl	3f867680 <GPM4DAT+0x2e86739c>
40010ef8:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
40010efc:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
40010f00:	60e15fe1 	rscvs	r5, r1, r1, ror #31
40010f04:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
40010f08:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
40010f0c:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
40010f10:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
40010f14:	6ae169e1 	bvs	3f86b6a0 <GPM4DAT+0x2e86b3bc>
40010f18:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
40010f1c:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
40010f20:	70e16fe1 	rscvc	r6, r1, r1, ror #31
40010f24:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
40010f28:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
40010f2c:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40010f30:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010f34:	7ae179e1 	bvc	3f86f6c0 <GPM4DAT+0x2e86f3dc>
40010f38:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
40010f3c:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
40010f40:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
40010f44:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
40010f48:	96e195e1 	strbtls	r9, [r1], r1, ror #11
40010f4c:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
40010f50:	9ae199e1 	bls	3f8776dc <GPM4DAT+0x2e8773f8>
40010f54:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
40010f58:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
40010f5c:	a0e19fe1 	rscge	r9, r1, r1, ror #31
40010f60:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
40010f64:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
40010f68:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
40010f6c:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
40010f70:	aae1a9e1 	bge	3f87b6fc <GPM4DAT+0x2e87b418>
40010f74:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
40010f78:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
40010f7c:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
40010f80:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
40010f84:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
40010f88:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
40010f8c:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010f90:	bae1b9e1 	blt	3f87f71c <GPM4DAT+0x2e87f438>
40010f94:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40010f98:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
40010f9c:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40010fa0:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
40010fa4:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40010fa8:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
40010fac:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40010fb0:	cae1c9e1 	bgt	3f88373c <GPM4DAT+0x2e883458>
40010fb4:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
40010fb8:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
40010fbc:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
40010fc0:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
40010fc4:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
40010fc8:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
40010fcc:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010fd0:	dae1d9e1 	ble	3f88775c <GPM4DAT+0x2e887478>
40010fd4:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
40010fd8:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
40010fdc:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
40010fe0:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
40010fe4:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
40010fe8:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
40010fec:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010ff0:	eae1e9e1 	b	3f88b77c <GPM4DAT+0x2e88b498>
40010ff4:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
40010ff8:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
40010ffc:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
40011000:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
40011004:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
40011008:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
4001100c:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
40011010:	fae1f9e1 	blx	3f88f79c <GPM4DAT+0x2e88f4b8>
40011014:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
40011018:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
4001101c:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
40011020:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
40011024:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
40011028:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
4001102c:	3ae239e2 	bcc	3f89f7bc <GPM4DAT+0x2e89f4d8>
40011030:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
40011034:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40011038:	40e23fe2 	rscmi	r3, r2, r2, ror #31
4001103c:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40011040:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
40011044:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40011048:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
4001104c:	4ae249e2 	bmi	3f8a37dc <GPM4DAT+0x2e8a34f8>
40011050:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
40011054:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40011058:	50e24fe2 	rscpl	r4, r2, r2, ror #31
4001105c:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40011060:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
40011064:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40011068:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
4001106c:	5ae259e2 	bpl	3f8a77fc <GPM4DAT+0x2e8a7518>
40011070:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
40011074:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40011078:	60e25fe2 	rscvs	r5, r2, r2, ror #31
4001107c:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40011080:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
40011084:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40011088:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
4001108c:	6ae269e2 	bvs	3f8ab81c <GPM4DAT+0x2e8ab538>
40011090:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
40011094:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40011098:	70e26fe2 	rscvc	r6, r2, r2, ror #31
4001109c:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
400110a0:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
400110a4:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
400110a8:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400110ac:	7ae279e2 	bvc	3f8af83c <GPM4DAT+0x2e8af558>
400110b0:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
400110b4:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
400110b8:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
400110bc:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
400110c0:	96e295e2 	strbtls	r9, [r2], r2, ror #11
400110c4:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
400110c8:	9ae299e2 	bls	3f8b7858 <GPM4DAT+0x2e8b7574>
400110cc:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
400110d0:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
400110d4:	a0e29fe2 	rscge	r9, r2, r2, ror #31
400110d8:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
400110dc:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
400110e0:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
400110e4:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
400110e8:	aae2a9e2 	bge	3f8bb878 <GPM4DAT+0x2e8bb594>
400110ec:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
400110f0:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
400110f4:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
400110f8:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
400110fc:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
40011100:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
40011104:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011108:	bae2b9e2 	blt	3f8bf898 <GPM4DAT+0x2e8bf5b4>
4001110c:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
40011110:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
40011114:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
40011118:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
4001111c:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
40011120:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
40011124:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40011128:	cae2c9e2 	bgt	3f8c38b8 <GPM4DAT+0x2e8c35d4>
4001112c:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40011130:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
40011134:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40011138:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
4001113c:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40011140:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
40011144:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011148:	dae2d9e2 	ble	3f8c78d8 <GPM4DAT+0x2e8c75f4>
4001114c:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40011150:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
40011154:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40011158:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
4001115c:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40011160:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
40011164:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011168:	eae2e9e2 	b	3f8cb8f8 <GPM4DAT+0x2e8cb614>
4001116c:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40011170:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
40011174:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40011178:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
4001117c:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40011180:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
40011184:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40011188:	fae2f9e2 	blx	3f8cf918 <GPM4DAT+0x2e8cf634>
4001118c:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40011190:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
40011194:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40011198:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
4001119c:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
400111a0:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
400111a4:	3ae339e3 	bcc	3f8df938 <GPM4DAT+0x2e8df654>
400111a8:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
400111ac:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
400111b0:	40e33fe3 	rscmi	r3, r3, r3, ror #31
400111b4:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
400111b8:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
400111bc:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
400111c0:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
400111c4:	4ae349e3 	bmi	3f8e3958 <GPM4DAT+0x2e8e3674>
400111c8:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
400111cc:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
400111d0:	50e34fe3 	rscpl	r4, r3, r3, ror #31
400111d4:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
400111d8:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
400111dc:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
400111e0:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
400111e4:	5ae359e3 	bpl	3f8e7978 <GPM4DAT+0x2e8e7694>
400111e8:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
400111ec:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
400111f0:	60e35fe3 	rscvs	r5, r3, r3, ror #31
400111f4:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
400111f8:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
400111fc:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
40011200:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40011204:	6ae369e3 	bvs	3f8eb998 <GPM4DAT+0x2e8eb6b4>
40011208:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
4001120c:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40011210:	70e36fe3 	rscvc	r6, r3, r3, ror #31
40011214:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40011218:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
4001121c:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40011220:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011224:	7ae379e3 	bvc	3f8ef9b8 <GPM4DAT+0x2e8ef6d4>
40011228:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
4001122c:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40011230:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
40011234:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40011238:	96e395e3 	strbtls	r9, [r3], r3, ror #11
4001123c:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40011240:	9ae399e3 	bls	3f8f79d4 <GPM4DAT+0x2e8f76f0>
40011244:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40011248:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
4001124c:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40011250:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
40011254:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40011258:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
4001125c:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40011260:	aae3a9e3 	bge	3f8fb9f4 <GPM4DAT+0x2e8fb710>
40011264:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40011268:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
4001126c:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40011270:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
40011274:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40011278:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
4001127c:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011280:	bae3b9e3 	blt	3f8ffa14 <GPM4DAT+0x2e8ff730>
40011284:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40011288:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
4001128c:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40011290:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40011294:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40011298:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
4001129c:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
400112a0:	cae3c9e3 	bgt	3f903a34 <GPM4DAT+0x2e903750>
400112a4:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
400112a8:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
400112ac:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
400112b0:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
400112b4:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
400112b8:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
400112bc:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400112c0:	dae3d9e3 	ble	3f907a54 <GPM4DAT+0x2e907770>
400112c4:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
400112c8:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
400112cc:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
400112d0:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
400112d4:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
400112d8:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
400112dc:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400112e0:	eae3e9e3 	b	3f90ba74 <GPM4DAT+0x2e90b790>
400112e4:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
400112e8:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
400112ec:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
400112f0:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
400112f4:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
400112f8:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
400112fc:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
40011300:	fae3f9e3 	blx	3f90fa94 <GPM4DAT+0x2e90f7b0>
40011304:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40011308:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
4001130c:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40011310:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40011314:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40011318:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
4001131c:	3ae439e4 	bcc	3f91fab4 <GPM4DAT+0x2e91f7d0>
40011320:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40011324:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40011328:	40e43fe4 	rscmi	r3, r4, r4, ror #31
4001132c:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40011330:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40011334:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40011338:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
4001133c:	4ae449e4 	bmi	3f923ad4 <GPM4DAT+0x2e9237f0>
40011340:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40011344:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40011348:	50e44fe4 	rscpl	r4, r4, r4, ror #31
4001134c:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40011350:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40011354:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40011358:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
4001135c:	5ae459e4 	bpl	3f927af4 <GPM4DAT+0x2e927810>
40011360:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40011364:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40011368:	60e45fe4 	rscvs	r5, r4, r4, ror #31
4001136c:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40011370:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40011374:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40011378:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
4001137c:	6ae469e4 	bvs	3f92bb14 <GPM4DAT+0x2e92b830>
40011380:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40011384:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40011388:	70e46fe4 	rscvc	r6, r4, r4, ror #31
4001138c:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40011390:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40011394:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40011398:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001139c:	7ae479e4 	bvc	3f92fb34 <GPM4DAT+0x2e92f850>
400113a0:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
400113a4:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
400113a8:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
400113ac:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
400113b0:	96e495e4 	strbtls	r9, [r4], r4, ror #11
400113b4:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
400113b8:	9ae499e4 	bls	3f937b50 <GPM4DAT+0x2e93786c>
400113bc:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
400113c0:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
400113c4:	a0e49fe4 	rscge	r9, r4, r4, ror #31
400113c8:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
400113cc:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
400113d0:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
400113d4:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400113d8:	aae4a9e4 	bge	3f93bb70 <GPM4DAT+0x2e93b88c>
400113dc:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
400113e0:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
400113e4:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
400113e8:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
400113ec:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
400113f0:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
400113f4:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400113f8:	bae4b9e4 	blt	3f93fb90 <GPM4DAT+0x2e93f8ac>
400113fc:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40011400:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40011404:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40011408:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
4001140c:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40011410:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40011414:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011418:	cae4c9e4 	bgt	3f943bb0 <GPM4DAT+0x2e9438cc>
4001141c:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40011420:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40011424:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40011428:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
4001142c:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40011430:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40011434:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011438:	dae4d9e4 	ble	3f947bd0 <GPM4DAT+0x2e9478ec>
4001143c:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40011440:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40011444:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40011448:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
4001144c:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40011450:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40011454:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011458:	eae4e9e4 	b	3f94bbf0 <GPM4DAT+0x2e94b90c>
4001145c:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40011460:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40011464:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40011468:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
4001146c:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40011470:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40011474:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40011478:	fae4f9e4 	blx	3f94fc10 <GPM4DAT+0x2e94f92c>
4001147c:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40011480:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40011484:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40011488:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
4001148c:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40011490:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011494:	3ae539e5 	bcc	3f95fc30 <GPM4DAT+0x2e95f94c>
40011498:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
4001149c:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
400114a0:	40e53fe5 	rscmi	r3, r5, r5, ror #31
400114a4:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
400114a8:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
400114ac:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
400114b0:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
400114b4:	4ae549e5 	bmi	3f963c50 <GPM4DAT+0x2e96396c>
400114b8:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
400114bc:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
400114c0:	50e54fe5 	rscpl	r4, r5, r5, ror #31
400114c4:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
400114c8:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
400114cc:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
400114d0:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400114d4:	5ae559e5 	bpl	3f967c70 <GPM4DAT+0x2e96798c>
400114d8:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
400114dc:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
400114e0:	60e55fe5 	rscvs	r5, r5, r5, ror #31
400114e4:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
400114e8:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
400114ec:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
400114f0:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400114f4:	6ae569e5 	bvs	3f96bc90 <GPM4DAT+0x2e96b9ac>
400114f8:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
400114fc:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40011500:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40011504:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40011508:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
4001150c:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40011510:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011514:	7ae579e5 	bvc	3f96fcb0 <GPM4DAT+0x2e96f9cc>
40011518:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
4001151c:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40011520:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40011524:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40011528:	96e595e5 	strbtls	r9, [r5], r5, ror #11
4001152c:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011530:	9ae599e5 	bls	3f977ccc <GPM4DAT+0x2e9779e8>
40011534:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40011538:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
4001153c:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40011540:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40011544:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40011548:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
4001154c:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011550:	aae5a9e5 	bge	3f97bcec <GPM4DAT+0x2e97ba08>
40011554:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40011558:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
4001155c:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40011560:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40011564:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40011568:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
4001156c:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011570:	bae5b9e5 	blt	3f97fd0c <GPM4DAT+0x2e97fa28>
40011574:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40011578:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
4001157c:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40011580:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40011584:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40011588:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
4001158c:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011590:	cae5c9e5 	bgt	3f983d2c <GPM4DAT+0x2e983a48>
40011594:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40011598:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
4001159c:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
400115a0:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
400115a4:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
400115a8:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
400115ac:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400115b0:	dae5d9e5 	ble	3f987d4c <GPM4DAT+0x2e987a68>
400115b4:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
400115b8:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
400115bc:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
400115c0:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
400115c4:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
400115c8:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
400115cc:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400115d0:	eae5e9e5 	b	3f98bd6c <GPM4DAT+0x2e98ba88>
400115d4:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
400115d8:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
400115dc:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
400115e0:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
400115e4:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
400115e8:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
400115ec:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
400115f0:	fae5f9e5 	blx	3f98fd8c <GPM4DAT+0x2e98faa8>
400115f4:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
400115f8:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
400115fc:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40011600:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
40011604:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40011608:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
4001160c:	3ae639e6 	bcc	3f99fdac <GPM4DAT+0x2e99fac8>
40011610:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
40011614:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40011618:	40e63fe6 	rscmi	r3, r6, r6, ror #31
4001161c:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40011620:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
40011624:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40011628:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
4001162c:	4ae649e6 	bmi	3f9a3dcc <GPM4DAT+0x2e9a3ae8>
40011630:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
40011634:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
40011638:	50e64fe6 	rscpl	r4, r6, r6, ror #31
4001163c:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
40011640:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
40011644:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
40011648:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
4001164c:	5ae659e6 	bpl	3f9a7dec <GPM4DAT+0x2e9a7b08>
40011650:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
40011654:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
40011658:	60e65fe6 	rscvs	r5, r6, r6, ror #31
4001165c:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
40011660:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
40011664:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
40011668:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
4001166c:	6ae669e6 	bvs	3f9abe0c <GPM4DAT+0x2e9abb28>
40011670:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
40011674:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
40011678:	70e66fe6 	rscvc	r6, r6, r6, ror #31
4001167c:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
40011680:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
40011684:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
40011688:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001168c:	7ae679e6 	bvc	3f9afe2c <GPM4DAT+0x2e9afb48>
40011690:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
40011694:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40011698:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
4001169c:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
400116a0:	96e695e6 	strbtls	r9, [r6], r6, ror #11
400116a4:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
400116a8:	9ae699e6 	bls	3f9b7e48 <GPM4DAT+0x2e9b7b64>
400116ac:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
400116b0:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
400116b4:	a0e69fe6 	rscge	r9, r6, r6, ror #31
400116b8:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
400116bc:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
400116c0:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
400116c4:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400116c8:	aae6a9e6 	bge	3f9bbe68 <GPM4DAT+0x2e9bbb84>
400116cc:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
400116d0:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
400116d4:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
400116d8:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
400116dc:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
400116e0:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
400116e4:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400116e8:	bae6b9e6 	blt	3f9bfe88 <GPM4DAT+0x2e9bfba4>
400116ec:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
400116f0:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
400116f4:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
400116f8:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
400116fc:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40011700:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
40011704:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011708:	cae6c9e6 	bgt	3f9c3ea8 <GPM4DAT+0x2e9c3bc4>
4001170c:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40011710:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
40011714:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40011718:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
4001171c:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40011720:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
40011724:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011728:	dae6d9e6 	ble	3f9c7ec8 <GPM4DAT+0x2e9c7be4>
4001172c:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40011730:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
40011734:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
40011738:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
4001173c:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
40011740:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
40011744:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011748:	eae6e9e6 	b	3f9cbee8 <GPM4DAT+0x2e9cbc04>
4001174c:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
40011750:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
40011754:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
40011758:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
4001175c:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
40011760:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
40011764:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
40011768:	fae6f9e6 	blx	3f9cff08 <GPM4DAT+0x2e9cfc24>
4001176c:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
40011770:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
40011774:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
40011778:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
4001177c:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
40011780:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011784:	3ae739e7 	bcc	3f9dff28 <GPM4DAT+0x2e9dfc44>
40011788:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
4001178c:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
40011790:	40e73fe7 	rscmi	r3, r7, r7, ror #31
40011794:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40011798:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
4001179c:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
400117a0:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
400117a4:	4ae749e7 	bmi	3f9e3f48 <GPM4DAT+0x2e9e3c64>
400117a8:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
400117ac:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
400117b0:	50e74fe7 	rscpl	r4, r7, r7, ror #31
400117b4:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
400117b8:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
400117bc:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
400117c0:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400117c4:	5ae759e7 	bpl	3f9e7f68 <GPM4DAT+0x2e9e7c84>
400117c8:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
400117cc:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
400117d0:	60e75fe7 	rscvs	r5, r7, r7, ror #31
400117d4:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
400117d8:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
400117dc:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
400117e0:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400117e4:	6ae769e7 	bvs	3f9ebf88 <GPM4DAT+0x2e9ebca4>
400117e8:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
400117ec:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
400117f0:	70e76fe7 	rscvc	r6, r7, r7, ror #31
400117f4:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
400117f8:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
400117fc:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40011800:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011804:	7ae779e7 	bvc	3f9effa8 <GPM4DAT+0x2e9efcc4>
40011808:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
4001180c:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40011810:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
40011814:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40011818:	96e795e7 	strbtls	r9, [r7], r7, ror #11
4001181c:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011820:	9ae799e7 	bls	3f9f7fc4 <GPM4DAT+0x2e9f7ce0>
40011824:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40011828:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
4001182c:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40011830:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
40011834:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
40011838:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
4001183c:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011840:	aae7a9e7 	bge	3f9fbfe4 <GPM4DAT+0x2e9fbd00>
40011844:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
40011848:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
4001184c:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
40011850:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
40011854:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
40011858:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
4001185c:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011860:	bae7b9e7 	blt	3fa00004 <GPM4DAT+0x2e9ffd20>
40011864:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
40011868:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
4001186c:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
40011870:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
40011874:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
40011878:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
4001187c:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011880:	cae7c9e7 	bgt	3fa04024 <GPM4DAT+0x2ea03d40>
40011884:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
40011888:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
4001188c:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
40011890:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
40011894:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40011898:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
4001189c:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400118a0:	dae7d9e7 	ble	3fa08044 <GPM4DAT+0x2ea07d60>
400118a4:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
400118a8:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
400118ac:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
400118b0:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
400118b4:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
400118b8:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
400118bc:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400118c0:	eae7e9e7 	b	3fa0c064 <GPM4DAT+0x2ea0bd80>
400118c4:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
400118c8:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
400118cc:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
400118d0:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
400118d4:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
400118d8:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
400118dc:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
400118e0:	fae7f9e7 	blx	3fa10084 <GPM4DAT+0x2ea0fda0>
400118e4:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
400118e8:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
400118ec:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
400118f0:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
400118f4:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
400118f8:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400118fc:	3ae839e8 	bcc	3fa200a4 <GPM4DAT+0x2ea1fdc0>
40011900:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
40011904:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40011908:	40e83fe8 	rscmi	r3, r8, r8, ror #31
4001190c:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40011910:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
40011914:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40011918:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
4001191c:	4ae849e8 	bmi	3fa240c4 <GPM4DAT+0x2ea23de0>
40011920:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
40011924:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40011928:	50e84fe8 	rscpl	r4, r8, r8, ror #31
4001192c:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40011930:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
40011934:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
40011938:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001193c:	5ae859e8 	bpl	3fa280e4 <GPM4DAT+0x2ea27e00>
40011940:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
40011944:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
40011948:	60e85fe8 	rscvs	r5, r8, r8, ror #31
4001194c:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
40011950:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
40011954:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
40011958:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001195c:	6ae869e8 	bvs	3fa2c104 <GPM4DAT+0x2ea2be20>
40011960:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
40011964:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
40011968:	70e86fe8 	rscvc	r6, r8, r8, ror #31
4001196c:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
40011970:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
40011974:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
40011978:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001197c:	7ae879e8 	bvc	3fa30124 <GPM4DAT+0x2ea2fe40>
40011980:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
40011984:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
40011988:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
4001198c:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
40011990:	96e895e8 	strbtls	r9, [r8], r8, ror #11
40011994:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011998:	9ae899e8 	bls	3fa38140 <GPM4DAT+0x2ea37e5c>
4001199c:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
400119a0:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
400119a4:	a0e89fe8 	rscge	r9, r8, r8, ror #31
400119a8:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
400119ac:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
400119b0:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
400119b4:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
400119b8:	aae8a9e8 	bge	3fa3c160 <GPM4DAT+0x2ea3be7c>
400119bc:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
400119c0:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
400119c4:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
400119c8:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
400119cc:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
400119d0:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
400119d4:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400119d8:	bae8b9e8 	blt	3fa40180 <GPM4DAT+0x2ea3fe9c>
400119dc:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
400119e0:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
400119e4:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
400119e8:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
400119ec:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
400119f0:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
400119f4:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400119f8:	cae8c9e8 	bgt	3fa441a0 <GPM4DAT+0x2ea43ebc>
400119fc:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
40011a00:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
40011a04:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
40011a08:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
40011a0c:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
40011a10:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
40011a14:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011a18:	dae8d9e8 	ble	3fa481c0 <GPM4DAT+0x2ea47edc>
40011a1c:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40011a20:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
40011a24:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40011a28:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40011a2c:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40011a30:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
40011a34:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011a38:	eae8e9e8 	b	3fa4c1e0 <GPM4DAT+0x2ea4befc>
40011a3c:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
40011a40:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
40011a44:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
40011a48:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
40011a4c:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
40011a50:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
40011a54:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
40011a58:	fae8f9e8 	blx	3fa50200 <GPM4DAT+0x2ea4ff1c>
40011a5c:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
40011a60:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
40011a64:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
40011a68:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
40011a6c:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
40011a70:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011a74:	3ae939e9 	bcc	3fa60220 <GPM4DAT+0x2ea5ff3c>
40011a78:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
40011a7c:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
40011a80:	40e93fe9 	rscmi	r3, r9, r9, ror #31
40011a84:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
40011a88:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
40011a8c:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
40011a90:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
40011a94:	4ae949e9 	bmi	3fa64240 <GPM4DAT+0x2ea63f5c>
40011a98:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40011a9c:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40011aa0:	50e94fe9 	rscpl	r4, r9, r9, ror #31
40011aa4:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40011aa8:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
40011aac:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40011ab0:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011ab4:	5ae959e9 	bpl	3fa68260 <GPM4DAT+0x2ea67f7c>
40011ab8:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
40011abc:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
40011ac0:	60e95fe9 	rscvs	r5, r9, r9, ror #31
40011ac4:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
40011ac8:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
40011acc:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
40011ad0:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011ad4:	6ae969e9 	bvs	3fa6c280 <GPM4DAT+0x2ea6bf9c>
40011ad8:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
40011adc:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
40011ae0:	70e96fe9 	rscvc	r6, r9, r9, ror #31
40011ae4:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
40011ae8:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
40011aec:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
40011af0:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011af4:	7ae979e9 	bvc	3fa702a0 <GPM4DAT+0x2ea6ffbc>
40011af8:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
40011afc:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
40011b00:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
40011b04:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
40011b08:	96e995e9 	strbtls	r9, [r9], r9, ror #11
40011b0c:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011b10:	9ae999e9 	bls	3fa782bc <GPM4DAT+0x2ea77fd8>
40011b14:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40011b18:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40011b1c:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40011b20:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
40011b24:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40011b28:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
40011b2c:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011b30:	aae9a9e9 	bge	3fa7c2dc <GPM4DAT+0x2ea7bff8>
40011b34:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
40011b38:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
40011b3c:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
40011b40:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
40011b44:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
40011b48:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
40011b4c:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011b50:	bae9b9e9 	blt	3fa802fc <GPM4DAT+0x2ea80018>
40011b54:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
40011b58:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
40011b5c:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
40011b60:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
40011b64:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
40011b68:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
40011b6c:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011b70:	cae9c9e9 	bgt	3fa8431c <GPM4DAT+0x2ea84038>
40011b74:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
40011b78:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
40011b7c:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
40011b80:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
40011b84:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
40011b88:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
40011b8c:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011b90:	dae9d9e9 	ble	3fa8833c <GPM4DAT+0x2ea88058>
40011b94:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40011b98:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40011b9c:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40011ba0:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
40011ba4:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40011ba8:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
40011bac:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011bb0:	eae9e9e9 	b	3fa8c35c <GPM4DAT+0x2ea8c078>
40011bb4:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
40011bb8:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
40011bbc:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
40011bc0:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
40011bc4:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
40011bc8:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
40011bcc:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
40011bd0:	fae9f9e9 	blx	3fa9037c <GPM4DAT+0x2ea90098>
40011bd4:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
40011bd8:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
40011bdc:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
40011be0:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
40011be4:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
40011be8:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011bec:	3aea39ea 	bcc	3faa039c <GPM4DAT+0x2eaa00b8>
40011bf0:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
40011bf4:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
40011bf8:	40ea3fea 	rscmi	r3, sl, sl, ror #31
40011bfc:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
40011c00:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
40011c04:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
40011c08:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011c0c:	4aea49ea 	bmi	3faa43bc <GPM4DAT+0x2eaa40d8>
40011c10:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
40011c14:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
40011c18:	50ea4fea 	rscpl	r4, sl, sl, ror #31
40011c1c:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40011c20:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
40011c24:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40011c28:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011c2c:	5aea59ea 	bpl	3faa83dc <GPM4DAT+0x2eaa80f8>
40011c30:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
40011c34:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
40011c38:	60ea5fea 	rscvs	r5, sl, sl, ror #31
40011c3c:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
40011c40:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
40011c44:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
40011c48:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011c4c:	6aea69ea 	bvs	3faac3fc <GPM4DAT+0x2eaac118>
40011c50:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
40011c54:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
40011c58:	70ea6fea 	rscvc	r6, sl, sl, ror #31
40011c5c:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
40011c60:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
40011c64:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
40011c68:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011c6c:	7aea79ea 	bvc	3fab041c <GPM4DAT+0x2eab0138>
40011c70:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
40011c74:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
40011c78:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
40011c7c:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
40011c80:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
40011c84:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011c88:	9aea99ea 	bls	3fab8438 <GPM4DAT+0x2eab8154>
40011c8c:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
40011c90:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
40011c94:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40011c98:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40011c9c:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40011ca0:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
40011ca4:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011ca8:	aaeaa9ea 	bge	3fabc458 <GPM4DAT+0x2eabc174>
40011cac:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40011cb0:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
40011cb4:	b0eaafea 	rsclt	sl, sl, sl, ror #31
40011cb8:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
40011cbc:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
40011cc0:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
40011cc4:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011cc8:	baeab9ea 	blt	3fac0478 <GPM4DAT+0x2eac0194>
40011ccc:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
40011cd0:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
40011cd4:	c0eabfea 	rscgt	fp, sl, sl, ror #31
40011cd8:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
40011cdc:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
40011ce0:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
40011ce4:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011ce8:	caeac9ea 	bgt	3fac4498 <GPM4DAT+0x2eac41b4>
40011cec:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
40011cf0:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
40011cf4:	d0eacfea 	rscle	ip, sl, sl, ror #31
40011cf8:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
40011cfc:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
40011d00:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
40011d04:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011d08:	daead9ea 	ble	3fac84b8 <GPM4DAT+0x2eac81d4>
40011d0c:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
40011d10:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
40011d14:	e0eadfea 	rsc	sp, sl, sl, ror #31
40011d18:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
40011d1c:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40011d20:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
40011d24:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011d28:	eaeae9ea 	b	3facc4d8 <GPM4DAT+0x2eacc1f4>
40011d2c:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40011d30:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
40011d34:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
40011d38:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
40011d3c:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
40011d40:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
40011d44:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
40011d48:	faeaf9ea 	blx	3fad04f8 <GPM4DAT+0x2ead0214>
40011d4c:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
40011d50:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
40011d54:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
40011d58:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
40011d5c:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
40011d60:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011d64:	3aeb39eb 	bcc	3fae0518 <GPM4DAT+0x2eae0234>
40011d68:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
40011d6c:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
40011d70:	40eb3feb 	rscmi	r3, fp, fp, ror #31
40011d74:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
40011d78:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
40011d7c:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
40011d80:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011d84:	4aeb49eb 	bmi	3fae4538 <GPM4DAT+0x2eae4254>
40011d88:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
40011d8c:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
40011d90:	50eb4feb 	rscpl	r4, fp, fp, ror #31
40011d94:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40011d98:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40011d9c:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40011da0:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011da4:	5aeb59eb 	bpl	3fae8558 <GPM4DAT+0x2eae8274>
40011da8:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
40011dac:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40011db0:	60eb5feb 	rscvs	r5, fp, fp, ror #31
40011db4:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
40011db8:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
40011dbc:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
40011dc0:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011dc4:	6aeb69eb 	bvs	3faec578 <GPM4DAT+0x2eaec294>
40011dc8:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
40011dcc:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
40011dd0:	70eb6feb 	rscvc	r6, fp, fp, ror #31
40011dd4:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
40011dd8:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
40011ddc:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
40011de0:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011de4:	7aeb79eb 	bvc	3faf0598 <GPM4DAT+0x2eaf02b4>
40011de8:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
40011dec:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
40011df0:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
40011df4:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
40011df8:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
40011dfc:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011e00:	9aeb99eb 	bls	3faf85b4 <GPM4DAT+0x2eaf82d0>
40011e04:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
40011e08:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
40011e0c:	a0eb9feb 	rscge	r9, fp, fp, ror #31
40011e10:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
40011e14:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
40011e18:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
40011e1c:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011e20:	aaeba9eb 	bge	3fafc5d4 <GPM4DAT+0x2eafc2f0>
40011e24:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40011e28:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
40011e2c:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40011e30:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
40011e34:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
40011e38:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
40011e3c:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011e40:	baebb9eb 	blt	3fb005f4 <GPM4DAT+0x2eb00310>
40011e44:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
40011e48:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
40011e4c:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
40011e50:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
40011e54:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
40011e58:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
40011e5c:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011e60:	caebc9eb 	bgt	3fb04614 <GPM4DAT+0x2eb04330>
40011e64:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
40011e68:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
40011e6c:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
40011e70:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
40011e74:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
40011e78:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
40011e7c:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011e80:	daebd9eb 	ble	3fb08634 <GPM4DAT+0x2eb08350>
40011e84:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
40011e88:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
40011e8c:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
40011e90:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
40011e94:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40011e98:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
40011e9c:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011ea0:	eaebe9eb 	b	3fb0c654 <GPM4DAT+0x2eb0c370>
40011ea4:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40011ea8:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
40011eac:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40011eb0:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
40011eb4:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
40011eb8:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
40011ebc:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
40011ec0:	faebf9eb 	blx	3fb10674 <GPM4DAT+0x2eb10390>
40011ec4:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
40011ec8:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
40011ecc:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
40011ed0:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
40011ed4:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
40011ed8:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011edc:	3aec39ec 	bcc	3fb20694 <GPM4DAT+0x2eb203b0>
40011ee0:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
40011ee4:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
40011ee8:	40ec3fec 	rscmi	r3, ip, ip, ror #31
40011eec:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
40011ef0:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
40011ef4:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
40011ef8:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40011efc:	4aec49ec 	bmi	3fb246b4 <GPM4DAT+0x2eb243d0>
40011f00:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
40011f04:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
40011f08:	50ec4fec 	rscpl	r4, ip, ip, ror #31
40011f0c:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
40011f10:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
40011f14:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
40011f18:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011f1c:	5aec59ec 	bpl	3fb286d4 <GPM4DAT+0x2eb283f0>
40011f20:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
40011f24:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
40011f28:	60ec5fec 	rscvs	r5, ip, ip, ror #31
40011f2c:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40011f30:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
40011f34:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
40011f38:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011f3c:	6aec69ec 	bvs	3fb2c6f4 <GPM4DAT+0x2eb2c410>
40011f40:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
40011f44:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
40011f48:	70ec6fec 	rscvc	r6, ip, ip, ror #31
40011f4c:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
40011f50:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
40011f54:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
40011f58:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011f5c:	7aec79ec 	bvc	3fb30714 <GPM4DAT+0x2eb30430>
40011f60:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
40011f64:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
40011f68:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
40011f6c:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
40011f70:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
40011f74:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011f78:	9aec99ec 	bls	3fb38730 <GPM4DAT+0x2eb3844c>
40011f7c:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
40011f80:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
40011f84:	a0ec9fec 	rscge	r9, ip, ip, ror #31
40011f88:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
40011f8c:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
40011f90:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
40011f94:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011f98:	aaeca9ec 	bge	3fb3c750 <GPM4DAT+0x2eb3c46c>
40011f9c:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40011fa0:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
40011fa4:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40011fa8:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
40011fac:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40011fb0:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
40011fb4:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011fb8:	baecb9ec 	blt	3fb40770 <GPM4DAT+0x2eb4048c>
40011fbc:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
40011fc0:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
40011fc4:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
40011fc8:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
40011fcc:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
40011fd0:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
40011fd4:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011fd8:	caecc9ec 	bgt	3fb44790 <GPM4DAT+0x2eb444ac>
40011fdc:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
40011fe0:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
40011fe4:	d0eccfec 	rscle	ip, ip, ip, ror #31
40011fe8:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
40011fec:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
40011ff0:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
40011ff4:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011ff8:	daecd9ec 	ble	3fb487b0 <GPM4DAT+0x2eb484cc>
40011ffc:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
40012000:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
40012004:	e0ecdfec 	rsc	sp, ip, ip, ror #31
40012008:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
4001200c:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
40012010:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
40012014:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012018:	eaece9ec 	b	3fb4c7d0 <GPM4DAT+0x2eb4c4ec>
4001201c:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
40012020:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
40012024:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
40012028:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
4001202c:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40012030:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
40012034:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40012038:	faecf9ec 	blx	3fb507f0 <GPM4DAT+0x2eb5050c>
4001203c:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40012040:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
40012044:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40012048:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
4001204c:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40012050:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40012054:	3aed39ed 	bcc	3fb60810 <GPM4DAT+0x2eb6052c>
40012058:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
4001205c:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40012060:	40ed3fed 	rscmi	r3, sp, sp, ror #31
40012064:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40012068:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
4001206c:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40012070:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40012074:	4aed49ed 	bmi	3fb64830 <GPM4DAT+0x2eb6454c>
40012078:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
4001207c:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40012080:	50ed4fed 	rscpl	r4, sp, sp, ror #31
40012084:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40012088:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
4001208c:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40012090:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40012094:	5aed59ed 	bpl	3fb68850 <GPM4DAT+0x2eb6856c>
40012098:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
4001209c:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
400120a0:	60ed5fed 	rscvs	r5, sp, sp, ror #31
400120a4:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
400120a8:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
400120ac:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
400120b0:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400120b4:	6aed69ed 	bvs	3fb6c870 <GPM4DAT+0x2eb6c58c>
400120b8:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
400120bc:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
400120c0:	70ed6fed 	rscvc	r6, sp, sp, ror #31
400120c4:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
400120c8:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
400120cc:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
400120d0:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400120d4:	7aed79ed 	bvc	3fb70890 <GPM4DAT+0x2eb705ac>
400120d8:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
400120dc:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
400120e0:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
400120e4:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
400120e8:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
400120ec:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400120f0:	9aed99ed 	bls	3fb788ac <GPM4DAT+0x2eb785c8>
400120f4:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
400120f8:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
400120fc:	a0ed9fed 	rscge	r9, sp, sp, ror #31
40012100:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
40012104:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
40012108:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
4001210c:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012110:	aaeda9ed 	bge	3fb7c8cc <GPM4DAT+0x2eb7c5e8>
40012114:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
40012118:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
4001211c:	b0edafed 	rsclt	sl, sp, sp, ror #31
40012120:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
40012124:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
40012128:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
4001212c:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012130:	baedb9ed 	blt	3fb808ec <GPM4DAT+0x2eb80608>
40012134:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40012138:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
4001213c:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40012140:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
40012144:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40012148:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
4001214c:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40012150:	caedc9ed 	bgt	3fb8490c <GPM4DAT+0x2eb84628>
40012154:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40012158:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
4001215c:	d0edcfed 	rscle	ip, sp, sp, ror #31
40012160:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
40012164:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40012168:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
4001216c:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012170:	daedd9ed 	ble	3fb8892c <GPM4DAT+0x2eb88648>
40012174:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40012178:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
4001217c:	e0eddfed 	rsc	sp, sp, sp, ror #31
40012180:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
40012184:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40012188:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
4001218c:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012190:	eaede9ed 	b	3fb8c94c <GPM4DAT+0x2eb8c668>
40012194:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40012198:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
4001219c:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
400121a0:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
400121a4:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
400121a8:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
400121ac:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
400121b0:	faedf9ed 	blx	3fb9096c <GPM4DAT+0x2eb90688>
400121b4:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
400121b8:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
400121bc:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
400121c0:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
400121c4:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
400121c8:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400121cc:	3aee39ee 	bcc	3fba098c <GPM4DAT+0x2eba06a8>
400121d0:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
400121d4:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
400121d8:	40ee3fee 	rscmi	r3, lr, lr, ror #31
400121dc:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
400121e0:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
400121e4:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
400121e8:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
400121ec:	4aee49ee 	bmi	3fba49ac <GPM4DAT+0x2eba46c8>
400121f0:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
400121f4:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
400121f8:	50ee4fee 	rscpl	r4, lr, lr, ror #31
400121fc:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
40012200:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
40012204:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40012208:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001220c:	5aee59ee 	bpl	3fba89cc <GPM4DAT+0x2eba86e8>
40012210:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
40012214:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40012218:	60ee5fee 	rscvs	r5, lr, lr, ror #31
4001221c:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40012220:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
40012224:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40012228:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001222c:	6aee69ee 	bvs	3fbac9ec <GPM4DAT+0x2ebac708>
40012230:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
40012234:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40012238:	70ee6fee 	rscvc	r6, lr, lr, ror #31
4001223c:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40012240:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
40012244:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40012248:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001224c:	7aee79ee 	bvc	3fbb0a0c <GPM4DAT+0x2ebb0728>
40012250:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
40012254:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40012258:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
4001225c:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40012260:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
40012264:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40012268:	9aee99ee 	bls	3fbb8a28 <GPM4DAT+0x2ebb8744>
4001226c:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40012270:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
40012274:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40012278:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
4001227c:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40012280:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40012284:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40012288:	aaeea9ee 	bge	3fbbca48 <GPM4DAT+0x2ebbc764>
4001228c:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40012290:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40012294:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40012298:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
4001229c:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
400122a0:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
400122a4:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400122a8:	baeeb9ee 	blt	3fbc0a68 <GPM4DAT+0x2ebc0784>
400122ac:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
400122b0:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
400122b4:	c0eebfee 	rscgt	fp, lr, lr, ror #31
400122b8:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
400122bc:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
400122c0:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
400122c4:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400122c8:	caeec9ee 	bgt	3fbc4a88 <GPM4DAT+0x2ebc47a4>
400122cc:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
400122d0:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
400122d4:	d0eecfee 	rscle	ip, lr, lr, ror #31
400122d8:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
400122dc:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
400122e0:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
400122e4:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400122e8:	daeed9ee 	ble	3fbc8aa8 <GPM4DAT+0x2ebc87c4>
400122ec:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
400122f0:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
400122f4:	e0eedfee 	rsc	sp, lr, lr, ror #31
400122f8:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
400122fc:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
40012300:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
40012304:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012308:	eaeee9ee 	b	3fbccac8 <GPM4DAT+0x2ebcc7e4>
4001230c:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40012310:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40012314:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40012318:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
4001231c:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40012320:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40012324:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40012328:	faeef9ee 	blx	3fbd0ae8 <GPM4DAT+0x2ebd0804>
4001232c:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40012330:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40012334:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40012338:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40012340 <HanTable+0x3430>
4001233c:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40012340:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40012344:	3aef39ef 	bcc	3fbe0b08 <GPM4DAT+0x2ebe0824>
40012348:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
4001234c:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40012350:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40012354:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40012358:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40012360 <HanTable+0x3450>
4001235c:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40012360:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40012364:	4aef49ef 	bmi	3fbe4b28 <GPM4DAT+0x2ebe4844>
40012368:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
4001236c:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40012370:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40012374:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40012378:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40012380 <HanTable+0x3470>
4001237c:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40012380:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40012384:	5aef59ef 	bpl	3fbe8b48 <GPM4DAT+0x2ebe8864>
40012388:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
4001238c:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40012390:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40012394:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40012398:	64ef63ef 	strbtvs	r6, [pc], #1007	; 400123a0 <HanTable+0x3490>
4001239c:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
400123a0:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
400123a4:	6aef69ef 	bvs	3fbecb68 <GPM4DAT+0x2ebec884>
400123a8:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
400123ac:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
400123b0:	70ef6fef 	rscvc	r6, pc, pc, ror #31
400123b4:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
400123b8:	74ef73ef 	strbtvc	r7, [pc], #1007	; 400123c0 <HanTable+0x34b0>
400123bc:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
400123c0:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
400123c4:	7aef79ef 	bvc	3fbf0b88 <GPM4DAT+0x2ebf08a4>
400123c8:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
400123cc:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
400123d0:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
400123d4:	94ef93ef 	strbtls	r9, [pc], #1007	; 400123dc <HanTable+0x34cc>
400123d8:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
400123dc:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
400123e0:	9aef99ef 	bls	3fbf8ba4 <GPM4DAT+0x2ebf88c0>
400123e4:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
400123e8:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
400123ec:	a0ef9fef 	rscge	r9, pc, pc, ror #31
400123f0:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
400123f4:	a4efa3ef 	strbtge	sl, [pc], #1007	; 400123fc <HanTable+0x34ec>
400123f8:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
400123fc:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40012400:	aaefa9ef 	bge	3fbfcbc4 <GPM4DAT+0x2ebfc8e0>
40012404:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40012408:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
4001240c:	b0efafef 	rsclt	sl, pc, pc, ror #31
40012410:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40012414:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 4001241c <HanTable+0x350c>
40012418:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
4001241c:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40012420:	baefb9ef 	blt	3fc00be4 <GPM4DAT+0x2ec00900>
40012424:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40012428:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
4001242c:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40012430:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40012434:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 4001243c <HanTable+0x352c>
40012438:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
4001243c:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40012440:	caefc9ef 	bgt	3fc04c04 <GPM4DAT+0x2ec04920>
40012444:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40012448:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
4001244c:	d0efcfef 	rscle	ip, pc, pc, ror #31
40012450:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40012454:	d4efd3ef 	strbtle	sp, [pc], #1007	; 4001245c <HanTable+0x354c>
40012458:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
4001245c:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40012460:	daefd9ef 	ble	3fc08c24 <GPM4DAT+0x2ec08940>
40012464:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40012468:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
4001246c:	e0efdfef 	rsc	sp, pc, pc, ror #31
40012470:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40012474:	e4efe3ef 	strbt	lr, [pc], #1007	; 4001247c <HanTable+0x356c>
40012478:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
4001247c:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40012480:	eaefe9ef 	b	3fc0cc44 <GPM4DAT+0x2ec0c960>
40012484:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40012488:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
4001248c:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40012490:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40012494:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40012498:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
4001249c:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
400124a0:	faeff9ef 	blx	3fc10c64 <GPM4DAT+0x2ec10980>
400124a4:	fceffbef 	stc2l	11, cr15, [pc], #956	; 40012868 <HanTable+0x3958>
400124a8:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
400124ac:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
400124b0:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
400124b4:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
400124b8:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400124bc:	3af039f0 	bcc	3fc20c84 <GPM4DAT+0x2ec209a0>
400124c0:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
400124c4:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
400124c8:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
400124cc:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
400124d0:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
400124d4:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
400124d8:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
400124dc:	4af049f0 	bmi	3fc24ca4 <GPM4DAT+0x2ec249c0>
400124e0:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
400124e4:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
400124e8:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
400124ec:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
400124f0:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
400124f4:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
400124f8:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400124fc:	5af059f0 	bpl	3fc28cc4 <GPM4DAT+0x2ec289e0>
40012500:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40012504:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40012508:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
4001250c:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40012510:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40012514:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40012518:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001251c:	6af069f0 	bvs	3fc2cce4 <GPM4DAT+0x2ec2ca00>
40012520:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40012524:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40012528:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
4001252c:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40012530:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40012534:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40012538:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001253c:	7af079f0 	bvc	3fc30d04 <GPM4DAT+0x2ec30a20>
40012540:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40012544:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40012548:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
4001254c:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40012550:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40012554:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012558:	9af099f0 	bls	3fc38d20 <GPM4DAT+0x2ec38a3c>
4001255c:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40012560:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40012564:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40012568:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
4001256c:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40012570:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40012574:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012578:	aaf0a9f0 	bge	3fc3cd40 <GPM4DAT+0x2ec3ca5c>
4001257c:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40012580:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40012584:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40012588:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
4001258c:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40012590:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40012594:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012598:	baf0b9f0 	blt	3fc40d60 <GPM4DAT+0x2ec40a7c>
4001259c:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
400125a0:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
400125a4:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
400125a8:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
400125ac:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
400125b0:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
400125b4:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400125b8:	caf0c9f0 	bgt	3fc44d80 <GPM4DAT+0x2ec44a9c>
400125bc:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
400125c0:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
400125c4:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
400125c8:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
400125cc:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
400125d0:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
400125d4:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400125d8:	daf0d9f0 	ble	3fc48da0 <GPM4DAT+0x2ec48abc>
400125dc:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
400125e0:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
400125e4:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
400125e8:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
400125ec:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
400125f0:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
400125f4:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400125f8:	eaf0e9f0 	b	3fc4cdc0 <GPM4DAT+0x2ec4cadc>
400125fc:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40012600:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
40012604:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40012608:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
4001260c:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40012610:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
40012614:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40012618:	faf0f9f0 	blx	3fc50de0 <GPM4DAT+0x2ec50afc>
4001261c:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40012620:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
40012624:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40012628:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
4001262c:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40012630:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012634:	3af139f1 	bcc	3fc60e00 <GPM4DAT+0x2ec60b1c>
40012638:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
4001263c:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
40012640:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
40012644:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
40012648:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
4001264c:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
40012650:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
40012654:	4af149f1 	bmi	3fc64e20 <GPM4DAT+0x2ec64b3c>
40012658:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
4001265c:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
40012660:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
40012664:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
40012668:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
4001266c:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
40012670:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012674:	5af159f1 	bpl	3fc68e40 <GPM4DAT+0x2ec68b5c>
40012678:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
4001267c:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
40012680:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
40012684:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
40012688:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
4001268c:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
40012690:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012694:	6af169f1 	bvs	3fc6ce60 <GPM4DAT+0x2ec6cb7c>
40012698:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
4001269c:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
400126a0:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
400126a4:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
400126a8:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
400126ac:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
400126b0:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400126b4:	7af179f1 	bvc	3fc70e80 <GPM4DAT+0x2ec70b9c>
400126b8:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
400126bc:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
400126c0:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
400126c4:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
400126c8:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
400126cc:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400126d0:	9af199f1 	bls	3fc78e9c <GPM4DAT+0x2ec78bb8>
400126d4:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
400126d8:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
400126dc:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
400126e0:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
400126e4:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
400126e8:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
400126ec:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400126f0:	aaf1a9f1 	bge	3fc7cebc <GPM4DAT+0x2ec7cbd8>
400126f4:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
400126f8:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
400126fc:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40012700:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
40012704:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40012708:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
4001270c:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012710:	baf1b9f1 	blt	3fc80edc <GPM4DAT+0x2ec80bf8>
40012714:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40012718:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
4001271c:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40012720:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
40012724:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40012728:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
4001272c:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012730:	caf1c9f1 	bgt	3fc84efc <GPM4DAT+0x2ec84c18>
40012734:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
40012738:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
4001273c:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
40012740:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
40012744:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
40012748:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
4001274c:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012750:	daf1d9f1 	ble	3fc88f1c <GPM4DAT+0x2ec88c38>
40012754:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
40012758:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
4001275c:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
40012760:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
40012764:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
40012768:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
4001276c:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012770:	eaf1e9f1 	b	3fc8cf3c <GPM4DAT+0x2ec8cc58>
40012774:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
40012778:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
4001277c:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
40012780:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
40012784:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
40012788:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
4001278c:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
40012790:	faf1f9f1 	blx	3fc90f5c <GPM4DAT+0x2ec90c78>
40012794:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40012798:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
4001279c:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
400127a0:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
400127a4:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
400127a8:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400127ac:	3af239f2 	bcc	3fca0f7c <GPM4DAT+0x2eca0c98>
400127b0:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
400127b4:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
400127b8:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
400127bc:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
400127c0:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
400127c4:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
400127c8:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
400127cc:	4af249f2 	bmi	3fca4f9c <GPM4DAT+0x2eca4cb8>
400127d0:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
400127d4:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
400127d8:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
400127dc:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
400127e0:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
400127e4:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
400127e8:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400127ec:	5af259f2 	bpl	3fca8fbc <GPM4DAT+0x2eca8cd8>
400127f0:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
400127f4:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
400127f8:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
400127fc:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40012800:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
40012804:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40012808:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
4001280c:	6af269f2 	bvs	3fcacfdc <GPM4DAT+0x2ecaccf8>
40012810:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
40012814:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40012818:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
4001281c:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40012820:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
40012824:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40012828:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001282c:	7af279f2 	bvc	3fcb0ffc <GPM4DAT+0x2ecb0d18>
40012830:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
40012834:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
40012838:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
4001283c:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
40012840:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
40012844:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012848:	9af299f2 	bls	3fcb9018 <GPM4DAT+0x2ecb8d34>
4001284c:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
40012850:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
40012854:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
40012858:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
4001285c:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
40012860:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
40012864:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012868:	aaf2a9f2 	bge	3fcbd038 <GPM4DAT+0x2ecbcd54>
4001286c:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
40012870:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
40012874:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
40012878:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
4001287c:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
40012880:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
40012884:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012888:	baf2b9f2 	blt	3fcc1058 <GPM4DAT+0x2ecc0d74>
4001288c:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
40012890:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
40012894:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40012898:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
4001289c:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
400128a0:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
400128a4:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400128a8:	caf2c9f2 	bgt	3fcc5078 <GPM4DAT+0x2ecc4d94>
400128ac:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
400128b0:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
400128b4:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
400128b8:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
400128bc:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
400128c0:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
400128c4:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400128c8:	daf2d9f2 	ble	3fcc9098 <GPM4DAT+0x2ecc8db4>
400128cc:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
400128d0:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
400128d4:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
400128d8:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
400128dc:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
400128e0:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
400128e4:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400128e8:	eaf2e9f2 	b	3fccd0b8 <GPM4DAT+0x2ecccdd4>
400128ec:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
400128f0:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
400128f4:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
400128f8:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
400128fc:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
40012900:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
40012904:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40012908:	faf2f9f2 	blx	3fcd10d8 <GPM4DAT+0x2ecd0df4>
4001290c:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40012910:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
40012914:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40012918:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
4001291c:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40012920:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012924:	3af339f3 	bcc	3fce10f8 <GPM4DAT+0x2ece0e14>
40012928:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
4001292c:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40012930:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
40012934:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
40012938:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
4001293c:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
40012940:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40012944:	4af349f3 	bmi	3fce5118 <GPM4DAT+0x2ece4e34>
40012948:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
4001294c:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
40012950:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
40012954:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
40012958:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
4001295c:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
40012960:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012964:	5af359f3 	bpl	3fce9138 <GPM4DAT+0x2ece8e54>
40012968:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
4001296c:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
40012970:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
40012974:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
40012978:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
4001297c:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
40012980:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012984:	6af369f3 	bvs	3fced158 <GPM4DAT+0x2ecece74>
40012988:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
4001298c:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
40012990:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
40012994:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40012998:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
4001299c:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
400129a0:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400129a4:	7af379f3 	bvc	3fcf1178 <GPM4DAT+0x2ecf0e94>
400129a8:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
400129ac:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
400129b0:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
400129b4:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
400129b8:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
400129bc:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400129c0:	9af399f3 	bls	3fcf9194 <GPM4DAT+0x2ecf8eb0>
400129c4:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
400129c8:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
400129cc:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
400129d0:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
400129d4:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
400129d8:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
400129dc:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400129e0:	aaf3a9f3 	bge	3fcfd1b4 <GPM4DAT+0x2ecfced0>
400129e4:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
400129e8:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
400129ec:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
400129f0:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
400129f4:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
400129f8:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
400129fc:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012a00:	baf3b9f3 	blt	3fd011d4 <GPM4DAT+0x2ed00ef0>
40012a04:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
40012a08:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
40012a0c:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
40012a10:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
40012a14:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40012a18:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40012a1c:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012a20:	caf3c9f3 	bgt	3fd051f4 <GPM4DAT+0x2ed04f10>
40012a24:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40012a28:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40012a2c:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40012a30:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
40012a34:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
40012a38:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
40012a3c:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012a40:	daf3d9f3 	ble	3fd09214 <GPM4DAT+0x2ed08f30>
40012a44:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
40012a48:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
40012a4c:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
40012a50:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
40012a54:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
40012a58:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
40012a5c:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012a60:	eaf3e9f3 	b	3fd0d234 <GPM4DAT+0x2ed0cf50>
40012a64:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
40012a68:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
40012a6c:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
40012a70:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
40012a74:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
40012a78:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
40012a7c:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
40012a80:	faf3f9f3 	blx	3fd11254 <GPM4DAT+0x2ed10f70>
40012a84:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
40012a88:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
40012a8c:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
40012a90:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
40012a94:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40012a98:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012a9c:	3af439f4 	bcc	3fd21274 <GPM4DAT+0x2ed20f90>
40012aa0:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
40012aa4:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40012aa8:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
40012aac:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40012ab0:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
40012ab4:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
40012ab8:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012abc:	4af449f4 	bmi	3fd25294 <GPM4DAT+0x2ed24fb0>
40012ac0:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
40012ac4:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
40012ac8:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
40012acc:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
40012ad0:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
40012ad4:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
40012ad8:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012adc:	5af459f4 	bpl	3fd292b4 <GPM4DAT+0x2ed28fd0>
40012ae0:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
40012ae4:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
40012ae8:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
40012aec:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
40012af0:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
40012af4:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
40012af8:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012afc:	6af469f4 	bvs	3fd2d2d4 <GPM4DAT+0x2ed2cff0>
40012b00:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
40012b04:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
40012b08:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
40012b0c:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
40012b10:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
40012b14:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40012b18:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012b1c:	7af479f4 	bvc	3fd312f4 <GPM4DAT+0x2ed31010>
40012b20:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
40012b24:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40012b28:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
40012b2c:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40012b30:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
40012b34:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012b38:	9af499f4 	bls	3fd39310 <GPM4DAT+0x2ed3902c>
40012b3c:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
40012b40:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
40012b44:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
40012b48:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
40012b4c:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
40012b50:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
40012b54:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012b58:	aaf4a9f4 	bge	3fd3d330 <GPM4DAT+0x2ed3d04c>
40012b5c:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
40012b60:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
40012b64:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
40012b68:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
40012b6c:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
40012b70:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
40012b74:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012b78:	baf4b9f4 	blt	3fd41350 <GPM4DAT+0x2ed4106c>
40012b7c:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
40012b80:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
40012b84:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
40012b88:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
40012b8c:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
40012b90:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
40012b94:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012b98:	caf4c9f4 	bgt	3fd45370 <GPM4DAT+0x2ed4508c>
40012b9c:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40012ba0:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
40012ba4:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40012ba8:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
40012bac:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40012bb0:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
40012bb4:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012bb8:	daf4d9f4 	ble	3fd49390 <GPM4DAT+0x2ed490ac>
40012bbc:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
40012bc0:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
40012bc4:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
40012bc8:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
40012bcc:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
40012bd0:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
40012bd4:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012bd8:	eaf4e9f4 	b	3fd4d3b0 <GPM4DAT+0x2ed4d0cc>
40012bdc:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
40012be0:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
40012be4:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
40012be8:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
40012bec:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
40012bf0:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
40012bf4:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
40012bf8:	faf4f9f4 	blx	3fd513d0 <GPM4DAT+0x2ed510ec>
40012bfc:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
40012c00:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
40012c04:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
40012c08:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
40012c0c:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
40012c10:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012c14:	3af539f5 	bcc	3fd613f0 <GPM4DAT+0x2ed6110c>
40012c18:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
40012c1c:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40012c20:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
40012c24:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40012c28:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
40012c2c:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40012c30:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012c34:	4af549f5 	bmi	3fd65410 <GPM4DAT+0x2ed6512c>
40012c38:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
40012c3c:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
40012c40:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
40012c44:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
40012c48:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
40012c4c:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
40012c50:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012c54:	5af559f5 	bpl	3fd69430 <GPM4DAT+0x2ed6914c>
40012c58:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
40012c5c:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
40012c60:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
40012c64:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
40012c68:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
40012c6c:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
40012c70:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012c74:	6af569f5 	bvs	3fd6d450 <GPM4DAT+0x2ed6d16c>
40012c78:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
40012c7c:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
40012c80:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
40012c84:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
40012c88:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
40012c8c:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
40012c90:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012c94:	7af579f5 	bvc	3fd71470 <GPM4DAT+0x2ed7118c>
40012c98:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40012c9c:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40012ca0:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
40012ca4:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40012ca8:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
40012cac:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012cb0:	9af599f5 	bls	3fd7948c <GPM4DAT+0x2ed791a8>
40012cb4:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
40012cb8:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
40012cbc:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
40012cc0:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
40012cc4:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
40012cc8:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
40012ccc:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012cd0:	aaf5a9f5 	bge	3fd7d4ac <GPM4DAT+0x2ed7d1c8>
40012cd4:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
40012cd8:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
40012cdc:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
40012ce0:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
40012ce4:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
40012ce8:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
40012cec:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012cf0:	baf5b9f5 	blt	3fd814cc <GPM4DAT+0x2ed811e8>
40012cf4:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
40012cf8:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
40012cfc:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
40012d00:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
40012d04:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
40012d08:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
40012d0c:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012d10:	caf5c9f5 	bgt	3fd854ec <GPM4DAT+0x2ed85208>
40012d14:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
40012d18:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
40012d1c:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40012d20:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
40012d24:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40012d28:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
40012d2c:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012d30:	daf5d9f5 	ble	3fd8950c <GPM4DAT+0x2ed89228>
40012d34:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
40012d38:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
40012d3c:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
40012d40:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
40012d44:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
40012d48:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
40012d4c:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012d50:	eaf5e9f5 	b	3fd8d52c <GPM4DAT+0x2ed8d248>
40012d54:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
40012d58:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
40012d5c:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
40012d60:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
40012d64:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
40012d68:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
40012d6c:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
40012d70:	faf5f9f5 	blx	3fd9154c <GPM4DAT+0x2ed91268>
40012d74:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
40012d78:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
40012d7c:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
40012d80:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
40012d84:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
40012d88:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012d8c:	3af639f6 	bcc	3fda156c <GPM4DAT+0x2eda1288>
40012d90:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
40012d94:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40012d98:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40012d9c:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40012da0:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
40012da4:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40012da8:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012dac:	4af649f6 	bmi	3fda558c <GPM4DAT+0x2eda52a8>
40012db0:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
40012db4:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
40012db8:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
40012dbc:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
40012dc0:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
40012dc4:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
40012dc8:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012dcc:	5af659f6 	bpl	3fda95ac <GPM4DAT+0x2eda92c8>
40012dd0:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
40012dd4:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
40012dd8:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
40012ddc:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
40012de0:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
40012de4:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
40012de8:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012dec:	6af669f6 	bvs	3fdad5cc <GPM4DAT+0x2edad2e8>
40012df0:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
40012df4:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
40012df8:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
40012dfc:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
40012e00:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
40012e04:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
40012e08:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012e0c:	7af679f6 	bvc	3fdb15ec <GPM4DAT+0x2edb1308>
40012e10:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
40012e14:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
40012e18:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
40012e1c:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40012e20:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
40012e24:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012e28:	9af699f6 	bls	3fdb9608 <GPM4DAT+0x2edb9324>
40012e2c:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40012e30:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
40012e34:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
40012e38:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
40012e3c:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
40012e40:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
40012e44:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012e48:	aaf6a9f6 	bge	3fdbd628 <GPM4DAT+0x2edbd344>
40012e4c:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
40012e50:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
40012e54:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
40012e58:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
40012e5c:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
40012e60:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
40012e64:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012e68:	baf6b9f6 	blt	3fdc1648 <GPM4DAT+0x2edc1364>
40012e6c:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
40012e70:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
40012e74:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
40012e78:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
40012e7c:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
40012e80:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
40012e84:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012e88:	caf6c9f6 	bgt	3fdc5668 <GPM4DAT+0x2edc5384>
40012e8c:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
40012e90:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
40012e94:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40012e98:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
40012e9c:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40012ea0:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
40012ea4:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012ea8:	daf6d9f6 	ble	3fdc9688 <GPM4DAT+0x2edc93a4>
40012eac:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40012eb0:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
40012eb4:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
40012eb8:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
40012ebc:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
40012ec0:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
40012ec4:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012ec8:	eaf6e9f6 	b	3fdcd6a8 <GPM4DAT+0x2edcd3c4>
40012ecc:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
40012ed0:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
40012ed4:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
40012ed8:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
40012edc:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
40012ee0:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
40012ee4:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
40012ee8:	faf6f9f6 	blx	3fdd16c8 <GPM4DAT+0x2edd13e4>
40012eec:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
40012ef0:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
40012ef4:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

40012ef8 <.LANCHOR1>:
40012ef8:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
40012efc:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
40012f00:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012f04:	3af739f7 	bcc	3fde16e8 <GPM4DAT+0x2ede1404>
40012f08:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
40012f0c:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
40012f10:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
40012f14:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
40012f18:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
40012f1c:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
40012f20:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012f24:	4af749f7 	bmi	3fde5708 <GPM4DAT+0x2ede5424>
40012f28:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
40012f2c:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40012f30:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
40012f34:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
40012f38:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
40012f3c:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
40012f40:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012f44:	5af759f7 	bpl	3fde9728 <GPM4DAT+0x2ede9444>
40012f48:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
40012f4c:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
40012f50:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
40012f54:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
40012f58:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
40012f5c:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
40012f60:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012f64:	6af769f7 	bvs	3fded748 <GPM4DAT+0x2eded464>
40012f68:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
40012f6c:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
40012f70:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
40012f74:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
40012f78:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
40012f7c:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
40012f80:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012f84:	7af779f7 	bvc	3fdf1768 <GPM4DAT+0x2edf1484>
40012f88:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
40012f8c:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
40012f90:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
40012f94:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40012f98:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
40012f9c:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012fa0:	9af799f7 	bls	3fdf9784 <GPM4DAT+0x2edf94a0>
40012fa4:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40012fa8:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
40012fac:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40012fb0:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
40012fb4:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
40012fb8:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
40012fbc:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012fc0:	aaf7a9f7 	bge	3fdfd7a4 <GPM4DAT+0x2edfd4c0>
40012fc4:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
40012fc8:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
40012fcc:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
40012fd0:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
40012fd4:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
40012fd8:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
40012fdc:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012fe0:	baf7b9f7 	blt	3fe017c4 <GPM4DAT+0x2ee014e0>
40012fe4:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
40012fe8:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
40012fec:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
40012ff0:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
40012ff4:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
40012ff8:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
40012ffc:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013000:	caf7c9f7 	bgt	3fe057e4 <GPM4DAT+0x2ee05500>
40013004:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
40013008:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
4001300c:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
40013010:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
40013014:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
40013018:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
4001301c:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013020:	daf7d9f7 	ble	3fe09804 <GPM4DAT+0x2ee09520>
40013024:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
40013028:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
4001302c:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40013030:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
40013034:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40013038:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
4001303c:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013040:	eaf7e9f7 	b	3fe0d824 <GPM4DAT+0x2ee0d540>
40013044:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40013048:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
4001304c:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40013050:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
40013054:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40013058:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
4001305c:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40013060:	faf7f9f7 	blx	3fe11844 <GPM4DAT+0x2ee11560>
40013064:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40013068:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
4001306c:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40013070:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
40013074:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40013078:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001307c:	3af839f8 	bcc	3fe21864 <GPM4DAT+0x2ee21580>
40013080:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
40013084:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40013088:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
4001308c:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40013090:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
40013094:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40013098:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
4001309c:	4af849f8 	bmi	3fe25884 <GPM4DAT+0x2ee255a0>
400130a0:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
400130a4:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
400130a8:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
400130ac:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
400130b0:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
400130b4:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
400130b8:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400130bc:	5af859f8 	bpl	3fe298a4 <GPM4DAT+0x2ee295c0>
400130c0:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
400130c4:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
400130c8:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
400130cc:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
400130d0:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
400130d4:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
400130d8:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400130dc:	6af869f8 	bvs	3fe2d8c4 <GPM4DAT+0x2ee2d5e0>
400130e0:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
400130e4:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
400130e8:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
400130ec:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
400130f0:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
400130f4:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
400130f8:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400130fc:	7af879f8 	bvc	3fe318e4 <GPM4DAT+0x2ee31600>
40013100:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
40013104:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
40013108:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
4001310c:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
40013110:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
40013114:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013118:	9af899f8 	bls	3fe39900 <GPM4DAT+0x2ee3961c>
4001311c:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
40013120:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
40013124:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
40013128:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
4001312c:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40013130:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
40013134:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40013138:	aaf8a9f8 	bge	3fe3d920 <GPM4DAT+0x2ee3d63c>
4001313c:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40013140:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
40013144:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40013148:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
4001314c:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40013150:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
40013154:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40013158:	baf8b9f8 	blt	3fe41940 <GPM4DAT+0x2ee4165c>
4001315c:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40013160:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
40013164:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40013168:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
4001316c:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40013170:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
40013174:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40013178:	caf8c9f8 	bgt	3fe45960 <GPM4DAT+0x2ee4567c>
4001317c:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40013180:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
40013184:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40013188:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
4001318c:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40013190:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
40013194:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013198:	daf8d9f8 	ble	3fe49980 <GPM4DAT+0x2ee4969c>
4001319c:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
400131a0:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
400131a4:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
400131a8:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
400131ac:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
400131b0:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
400131b4:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400131b8:	eaf8e9f8 	b	3fe4d9a0 <GPM4DAT+0x2ee4d6bc>
400131bc:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
400131c0:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
400131c4:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
400131c8:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
400131cc:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
400131d0:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
400131d4:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
400131d8:	faf8f9f8 	blx	3fe519c0 <GPM4DAT+0x2ee516dc>
400131dc:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
400131e0:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
400131e4:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
400131e8:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
400131ec:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
400131f0:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400131f4:	3af939f9 	bcc	3fe619e0 <GPM4DAT+0x2ee616fc>
400131f8:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
400131fc:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
40013200:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
40013204:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40013208:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
4001320c:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40013210:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40013214:	4af949f9 	bmi	3fe65a00 <GPM4DAT+0x2ee6571c>
40013218:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
4001321c:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40013220:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
40013224:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40013228:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
4001322c:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40013230:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40013234:	5af959f9 	bpl	3fe69a20 <GPM4DAT+0x2ee6973c>
40013238:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
4001323c:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40013240:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
40013244:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40013248:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
4001324c:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40013250:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40013254:	6af969f9 	bvs	3fe6da40 <GPM4DAT+0x2ee6d75c>
40013258:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
4001325c:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40013260:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
40013264:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40013268:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
4001326c:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40013270:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40013274:	7af979f9 	bvc	3fe71a60 <GPM4DAT+0x2ee7177c>
40013278:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
4001327c:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40013280:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40013284:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40013288:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
4001328c:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40013290:	9af999f9 	bls	3fe79a7c <GPM4DAT+0x2ee79798>
40013294:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40013298:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
4001329c:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
400132a0:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
400132a4:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
400132a8:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
400132ac:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400132b0:	aaf9a9f9 	bge	3fe7da9c <GPM4DAT+0x2ee7d7b8>
400132b4:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
400132b8:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
400132bc:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
400132c0:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
400132c4:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
400132c8:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
400132cc:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400132d0:	baf9b9f9 	blt	3fe81abc <GPM4DAT+0x2ee817d8>
400132d4:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
400132d8:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
400132dc:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
400132e0:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
400132e4:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
400132e8:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
400132ec:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400132f0:	caf9c9f9 	bgt	3fe85adc <GPM4DAT+0x2ee857f8>
400132f4:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
400132f8:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
400132fc:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
40013300:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
40013304:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40013308:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
4001330c:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40013310:	daf9d9f9 	ble	3fe89afc <GPM4DAT+0x2ee89818>
40013314:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40013318:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
4001331c:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40013320:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40013324:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40013328:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
4001332c:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40013330:	eaf9e9f9 	b	3fe8db1c <GPM4DAT+0x2ee8d838>
40013334:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40013338:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
4001333c:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40013340:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40013344:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40013348:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
4001334c:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40013350:	faf9f9f9 	blx	3fe91b3c <GPM4DAT+0x2ee91858>
40013354:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40013358:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
4001335c:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40013360:	daa0dafe 	ble	3e849f60 <GPM4DAT+0x2d849c7c>
40013364:	dba0dbfe 	blle	3e84a364 <GPM4DAT+0x2d84a080>
40013368:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
4001336c:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40013370:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40013374:	dfa0dffe 	svcle	0x00a0dffe
40013378:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
4001337c:	8f918ccb 	svchi	0x00918ccb
40013380:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40013384:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40013388:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
4001338c:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40013390:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40013394:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40013398:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
4001339c:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
400133a0:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
400133a4:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
400133a8:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
400133ac:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
400133b0:	e1fee0a0 	mvns	lr, r0, lsr #1
400133b4:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
400133b8:	e3fee2a0 	mvns	lr, #160, 4
400133bc:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
400133c0:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
400133c4:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
400133c8:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
400133cc:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
400133d0:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
400133d4:	eafee9a0 	b	3ffcda5c <GPM4DAT+0x2efcd778>
400133d8:	ebfeeaa0 	bl	3ffcde60 <GPM4DAT+0x2efcdb7c>
400133dc:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
400133e0:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
400133e4:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
400133e8:	effeeea0 	svc	0x00feeea0
400133ec:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
400133f0:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
400133f4:	f2fef1a0 	vext.8	d31, d30, d16, #1
400133f8:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
400133fc:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40013400:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40013404:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40013408:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
4001340c:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40013410:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40013414:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40013418 <_first>:
40013418:	02010000 	andeq	r0, r1, #0
4001341c:	06050403 	streq	r0, [r5], -r3, lsl #8
40013420:	0a090807 	beq	40255444 <__ZI_LIMIT__+0x23d074>
40013424:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40013428:	1211100f 	andsne	r1, r1, #15
4001342c:	00000013 	andeq	r0, r0, r3, lsl r0

40013430 <_middle>:
40013430:	01000000 	mrseq	r0, (UNDEF: 0)
40013434:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40013438:	07060000 	streq	r0, [r6, -r0]
4001343c:	0b0a0908 	bleq	40295864 <__ZI_LIMIT__+0x27d494>
40013440:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40013444:	11100f0e 	tstne	r0, lr, lsl #30
40013448:	13120000 	tstne	r2, #0
4001344c:	00001514 	andeq	r1, r0, r4, lsl r5

40013450 <_last>:
40013450:	02010000 	andeq	r0, r1, #0
40013454:	06050403 	streq	r0, [r5], -r3, lsl #8
40013458:	0a090807 	beq	4025547c <__ZI_LIMIT__+0x23d0ac>
4001345c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40013460:	1100100f 	tstne	r0, pc
40013464:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40013468:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
4001346c:	00001b1a 	andeq	r1, r0, sl, lsl fp

40013470 <han16x16>:
	...
40013494:	803f0000 	eorshi	r0, pc, r0
40013498:	80018001 	andhi	r8, r1, r1
4001349c:	00060003 	andeq	r0, r6, r3
400134a0:	0030000c 	eorseq	r0, r0, ip
	...
400134b4:	807f0000 	rsbshi	r0, pc, r0
400134b8:	800d800d 	andhi	r8, sp, sp
400134bc:	001b001b 	andseq	r0, fp, fp, lsl r0
400134c0:	00480036 	subeq	r0, r8, r6, lsr r0
	...
400134d4:	00700000 	rsbseq	r0, r0, r0
400134d8:	00300030 	eorseq	r0, r0, r0, lsr r0
400134dc:	00300030 	eorseq	r0, r0, r0, lsr r0
400134e0:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
400134f4:	007f0000 	rsbseq	r0, pc, r0
400134f8:	00300030 	eorseq	r0, r0, r0, lsr r0
400134fc:	00300030 	eorseq	r0, r0, r0, lsr r0
40013500:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013514:	807f0000 	rsbshi	r0, pc, r0
40013518:	00360036 	eorseq	r0, r6, r6, lsr r0
4001351c:	00360036 	eorseq	r0, r6, r6, lsr r0
40013520:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40013534:	803f0000 	eorshi	r0, pc, r0
40013538:	80018001 	andhi	r8, r1, r1
4001353c:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013540:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013554:	807f0000 	rsbshi	r0, pc, r0
40013558:	80318031 	eorshi	r8, r1, r1, lsr r0
4001355c:	80318031 	eorshi	r8, r1, r1, lsr r0
40013560:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013574:	80030000 	andhi	r0, r3, r0
40013578:	80318071 	eorshi	r8, r1, r1, ror r0
4001357c:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013580:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013594:	80030000 	andhi	r0, r3, r0
40013598:	806d80ed 	rsbhi	r8, sp, sp, ror #1
4001359c:	806d807f 	rsbhi	r8, sp, pc, ror r0
400135a0:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
400135b4:	0006000e 	andeq	r0, r6, lr
400135b8:	00060006 	andeq	r0, r6, r6
400135bc:	000b000e 	andeq	r0, fp, lr
400135c0:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
400135d4:	00330000 	eorseq	r0, r3, r0
400135d8:	00330033 	eorseq	r0, r3, r3, lsr r0
400135dc:	002d0033 	eoreq	r0, sp, r3, lsr r0
400135e0:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
400135f4:	001e0000 	andseq	r0, lr, r0
400135f8:	80610033 	rsbhi	r0, r1, r3, lsr r0
400135fc:	80618061 	rsbhi	r8, r1, r1, rrx
40013600:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013614:	007f0000 	rsbseq	r0, pc, r0
40013618:	00030003 	andeq	r0, r3, r3
4001361c:	000c0006 	andeq	r0, ip, r6
40013620:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40013634:	807f0000 	rsbshi	r0, pc, r0
40013638:	800d800d 	andhi	r8, sp, sp
4001363c:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013640:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
40013654:	0000001e 	andeq	r0, r0, lr, lsl r0
40013658:	0003007f 	andeq	r0, r3, pc, ror r0
4001365c:	000e0006 	andeq	r0, lr, r6
40013660:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
40013674:	807f0000 	rsbshi	r0, pc, r0
40013678:	807f8001 	rsbshi	r8, pc, r1
4001367c:	00060003 	andeq	r0, r6, r3
40013680:	0070000c 	rsbseq	r0, r0, ip
	...
40013694:	807f0000 	rsbshi	r0, pc, r0
40013698:	00300030 	eorseq	r0, r0, r0, lsr r0
4001369c:	0030803f 	eorseq	r8, r0, pc, lsr r0
400136a0:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
400136b4:	c0ff0000 	rscsgt	r0, pc, r0
400136b8:	00330033 	eorseq	r0, r3, r3, lsr r0
400136bc:	00330033 	eorseq	r0, r3, r3, lsr r0
400136c0:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
400136d4:	c07f000e 	rsbsgt	r0, pc, lr
400136d8:	001f0000 	andseq	r0, pc, r0
400136dc:	80318031 	eorshi	r8, r1, r1, lsr r0
400136e0:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013714:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013718:	30003000 	andcc	r3, r0, r0
4001371c:	20003000 	andcs	r3, r0, r0
	...
40013734:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013738:	18031803 	stmdane	r3, {r0, r1, fp, ip}
4001373c:	10021803 	andne	r1, r2, r3, lsl #16
	...
40013754:	00180038 	andseq	r0, r8, r8, lsr r0
40013758:	00180018 	andseq	r0, r8, r8, lsl r0
4001375c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013774:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013778:	00180018 	andseq	r0, r8, r8, lsl r0
4001377c:	0000f00f 	andeq	pc, r0, pc
	...
40013794:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013798:	c018c018 	andsgt	ip, r8, r8, lsl r0
4001379c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
400137b4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400137b8:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400137bc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400137d4:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400137d8:	30183018 	andscc	r3, r8, r8, lsl r0
400137dc:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400137f4:	30187038 	andscc	r7, r8, r8, lsr r0
400137f8:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
400137fc:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40013814:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013818:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001381c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013834:	80018003 	andhi	r8, r1, r3
40013838:	3006c003 	andcc	ip, r6, r3
4001383c:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
40013854:	600c600c 	andvs	r6, ip, ip
40013858:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
4001385c:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
40013874:	3018e00f 	andscc	lr, r8, pc
40013878:	30183018 	andscc	r3, r8, r8, lsl r0
4001387c:	0000e00f 	andeq	lr, r0, pc
	...
40013894:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013898:	6003c000 	andvs	ip, r3, r0
4001389c:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
400138b4:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400138b8:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400138bc:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400138d0:	c0030000 	andgt	r0, r3, r0
400138d4:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
400138d8:	6003c001 	andvs	ip, r3, r1
400138dc:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
400138f4:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400138f8:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
400138fc:	18001800 	stmdane	r0, {fp, ip}
40013900:	00001000 	andeq	r1, r0, r0
	...
40013914:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013918:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001391c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013934:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013938:	60066006 	andvs	r6, r6, r6
4001393c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013950:	c0030000 	andgt	r0, r3, r0
40013954:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013958:	300c300c 	andcc	r3, ip, ip
4001395c:	0000e007 	andeq	lr, r0, r7
	...
40013994:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013998:	30003000 	andcc	r3, r0, r0
4001399c:	20003000 	andcs	r3, r0, r0
	...
400139b4:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400139b8:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400139bc:	00001002 	andeq	r1, r0, r2
	...
400139d4:	00180038 	andseq	r0, r8, r8, lsr r0
400139d8:	00180018 	andseq	r0, r8, r8, lsl r0
400139dc:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400139f4:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400139f8:	00180018 	andseq	r0, r8, r8, lsl r0
400139fc:	0000f00f 	andeq	pc, r0, pc
	...
40013a14:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013a18:	c018c018 	andsgt	ip, r8, r8, lsl r0
40013a1c:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40013a34:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013a38:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013a3c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013a54:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013a58:	30183018 	andscc	r3, r8, r8, lsl r0
40013a5c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40013a74:	30187038 	andscc	r7, r8, r8, lsr r0
40013a78:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40013a7c:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
40013a94:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013a98:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013a9c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013ab0:	80030000 	andhi	r0, r3, r0
40013ab4:	c0038001 	andgt	r8, r3, r1
40013ab8:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013abc:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013ad0:	600c0000 	andvs	r0, ip, r0
40013ad4:	e00e600c 	and	r6, lr, ip
40013ad8:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
40013adc:	00000c61 	andeq	r0, r0, r1, ror #24
	...
40013af0:	e0070000 	and	r0, r7, r0
40013af4:	300c300c 	andcc	r3, ip, ip
40013af8:	e007300c 	and	r3, r7, ip
	...
40013b10:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
40013b14:	c0006000 	andgt	r6, r0, r0
40013b18:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40013b1c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013b34:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013b38:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013b3c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013b50:	c0030000 	andgt	r0, r3, r0
40013b54:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013b58:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
40013b5c:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013b74:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b78:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013b7c:	10001800 	andne	r1, r0, r0, lsl #16
	...
40013b94:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013b98:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013b9c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013bb4:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013bb8:	60066006 	andvs	r6, r6, r6
40013bbc:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013bd0:	c0030000 	andgt	r0, r3, r0
40013bd4:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013bd8:	300c300c 	andcc	r3, ip, ip
40013bdc:	0000e007 	andeq	lr, r0, r7
	...
40013c14:	8001803f 	andhi	r8, r1, pc, lsr r0
40013c18:	80018001 	andhi	r8, r1, r1
40013c1c:	00018001 	andeq	r8, r1, r1
	...
40013c34:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013c38:	c00cc00c 	andgt	ip, ip, ip
40013c3c:	8008c00c 	andhi	ip, r8, ip
	...
40013c54:	00300070 	eorseq	r0, r0, r0, ror r0
40013c58:	00300030 	eorseq	r0, r0, r0, lsr r0
40013c5c:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40013c74:	0030807f 	eorseq	r8, r0, pc, ror r0
40013c78:	00300030 	eorseq	r0, r0, r0, lsr r0
40013c7c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013c94:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013c98:	00330033 	eorseq	r0, r3, r3, lsr r0
40013c9c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013cb4:	8001803f 	andhi	r8, r1, pc, lsr r0
40013cb8:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013cbc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013cd4:	8031807f 	eorshi	r8, r1, pc, ror r0
40013cd8:	80318031 	eorshi	r8, r1, r1, lsr r0
40013cdc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013cf4:	80318073 	eorshi	r8, r1, r3, ror r0
40013cf8:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013cfc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013d14:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013d18:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013d1c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013d34:	0006000e 	andeq	r0, r6, lr
40013d38:	8019000e 	andshi	r0, r9, lr
40013d3c:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40013d54:	80198019 	andshi	r8, r9, r9, lsl r0
40013d58:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013d5c:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40013d74:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013d78:	80318031 	eorshi	r8, r1, r1, lsr r0
40013d7c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013d94:	0003803f 	andeq	r8, r3, pc, lsr r0
40013d98:	800d0006 	andhi	r0, sp, r6
40013d9c:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40013db4:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013db8:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013dbc:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013dd4:	803f000e 	eorshi	r0, pc, lr
40013dd8:	00060003 	andeq	r0, r6, r3
40013ddc:	c030800d 	eorsgt	r8, r0, sp
	...
40013df4:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013df8:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013dfc:	8000c000 	andhi	ip, r0, r0
	...
40013e14:	0030807f 	eorseq	r8, r0, pc, ror r0
40013e18:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013e1c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013e34:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013e38:	80198019 	andshi	r8, r9, r9, lsl r0
40013e3c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013e50:	000e0000 	andeq	r0, lr, r0
40013e54:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013e58:	80318031 	eorshi	r8, r1, r1, lsr r0
40013e5c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013e94:	8001803f 	andhi	r8, r1, pc, lsr r0
40013e98:	80018001 	andhi	r8, r1, r1
40013e9c:	00018001 	andeq	r8, r1, r1
	...
40013eb4:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013eb8:	c00cc00c 	andgt	ip, ip, ip
40013ebc:	8008c00c 	andhi	ip, r8, ip
	...
40013ed4:	00300070 	eorseq	r0, r0, r0, ror r0
40013ed8:	00300030 	eorseq	r0, r0, r0, lsr r0
40013edc:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40013ef4:	0030807f 	eorseq	r8, r0, pc, ror r0
40013ef8:	00300030 	eorseq	r0, r0, r0, lsr r0
40013efc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013f14:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013f18:	00330033 	eorseq	r0, r3, r3, lsr r0
40013f1c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
40013f34:	8001803f 	andhi	r8, r1, pc, lsr r0
40013f38:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013f3c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013f54:	8031807f 	eorshi	r8, r1, pc, ror r0
40013f58:	80318031 	eorshi	r8, r1, r1, lsr r0
40013f5c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013f74:	80318073 	eorshi	r8, r1, r3, ror r0
40013f78:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013f7c:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40013f94:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013f98:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013f9c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013fb4:	0006000e 	andeq	r0, r6, lr
40013fb8:	8019000e 	andshi	r0, r9, lr
40013fbc:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40013fd4:	80198019 	andshi	r8, r9, r9, lsl r0
40013fd8:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013fdc:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40013ff4:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013ff8:	80318031 	eorshi	r8, r1, r1, lsr r0
40013ffc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014014:	0003803f 	andeq	r8, r3, pc, lsr r0
40014018:	800d0006 	andhi	r0, sp, r6
4001401c:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40014034:	800dc03f 	andhi	ip, sp, pc, lsr r0
40014038:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
4001403c:	0000c064 	andeq	ip, r0, r4, rrx
	...
40014054:	803f000e 	eorshi	r0, pc, lr
40014058:	00060003 	andeq	r0, r6, r3
4001405c:	c030800d 	eorsgt	r8, r0, sp
	...
40014074:	c000c03f 	andgt	ip, r0, pc, lsr r0
40014078:	c000c03f 	andgt	ip, r0, pc, lsr r0
4001407c:	8000c000 	andhi	ip, r0, r0
	...
40014094:	0030807f 	eorseq	r8, r0, pc, ror r0
40014098:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001409c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400140b4:	8019c03f 	andshi	ip, r9, pc, lsr r0
400140b8:	80198019 	andshi	r8, r9, r9, lsl r0
400140bc:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400140d0:	000e0000 	andeq	r0, lr, r0
400140d4:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400140d8:	80318031 	eorshi	r8, r1, r1, lsr r0
400140dc:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014114:	8001803f 	andhi	r8, r1, pc, lsr r0
40014118:	00038001 	andeq	r8, r3, r1
4001411c:	000c0006 	andeq	r0, ip, r6
40014120:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014134:	800d807f 	andhi	r8, sp, pc, ror r0
40014138:	001b800d 	andseq	r8, fp, sp
4001413c:	0036001b 	eorseq	r0, r6, fp, lsl r0
40014140:	00000048 	andeq	r0, r0, r8, asr #32
	...
40014154:	00300070 	eorseq	r0, r0, r0, ror r0
40014158:	00300030 	eorseq	r0, r0, r0, lsr r0
4001415c:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014174:	0030007f 	eorseq	r0, r0, pc, ror r0
40014178:	00300030 	eorseq	r0, r0, r0, lsr r0
4001417c:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40014194:	0036807f 	eorseq	r8, r6, pc, ror r0
40014198:	00360036 	eorseq	r0, r6, r6, lsr r0
4001419c:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
400141b4:	8001803f 	andhi	r8, r1, pc, lsr r0
400141b8:	803f8001 	eorshi	r8, pc, r1
400141bc:	00300030 	eorseq	r0, r0, r0, lsr r0
400141c0:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400141d4:	8031807f 	eorshi	r8, r1, pc, ror r0
400141d8:	80318031 	eorshi	r8, r1, r1, lsr r0
400141dc:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
400141f4:	80318073 	eorshi	r8, r1, r3, ror r0
400141f8:	8031803f 	eorshi	r8, r1, pc, lsr r0
400141fc:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014214:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40014218:	806d807f 	rsbhi	r8, sp, pc, ror r0
4001421c:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40014234:	0006000e 	andeq	r0, r6, lr
40014238:	000e0006 	andeq	r0, lr, r6
4001423c:	8019000b 	andshi	r0, r9, fp
40014240:	0000c060 	andeq	ip, r0, r0, rrx
	...
40014254:	001b001b 	andseq	r0, fp, fp, lsl r0
40014258:	0015001b 	andseq	r0, r5, fp, lsl r0
4001425c:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
40014274:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014278:	80318031 	eorshi	r8, r1, r1, lsr r0
4001427c:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40014294:	8001803f 	andhi	r8, r1, pc, lsr r0
40014298:	00060003 	andeq	r0, r6, r3
4001429c:	c030800d 	eorsgt	r8, r0, sp
	...
400142b4:	800d807f 	andhi	r8, sp, pc, ror r0
400142b8:	001b800d 	andseq	r8, fp, sp
400142bc:	806d003f 	rsbhi	r0, sp, pc, lsr r0
400142c0:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
400142d4:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
400142d8:	00060003 	andeq	r0, r6, r3
400142dc:	001b000e 	andseq	r0, fp, lr
400142e0:	00008061 	andeq	r8, r0, r1, rrx
	...
400142f4:	8001803f 	andhi	r8, r1, pc, lsr r0
400142f8:	0003803f 	andeq	r8, r3, pc, lsr r0
400142fc:	000c0006 	andeq	r0, ip, r6
40014300:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40014314:	0030007f 	eorseq	r0, r0, pc, ror r0
40014318:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
4001431c:	00300030 	eorseq	r0, r0, r0, lsr r0
40014320:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014334:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014338:	00330033 	eorseq	r0, r3, r3, lsr r0
4001433c:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40014350:	000c0000 	andeq	r0, ip, r0
40014354:	001e807f 	andseq	r8, lr, pc, ror r0
40014358:	00330033 	eorseq	r0, r3, r3, lsr r0
4001435c:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40014394:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014398:	18001800 	stmdane	r0, {fp, ip}
4001439c:	00001000 	andeq	r1, r0, r0
	...
400143b4:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
400143b8:	18061806 	stmdane	r6, {r1, r2, fp, ip}
400143bc:	00001004 	andeq	r1, r0, r4
	...
400143d4:	00180038 	andseq	r0, r8, r8, lsr r0
400143d8:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
400143f4:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
400143f8:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40014414:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014418:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40014434:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014438:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001443c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40014454:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014458:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40014474:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40014478:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001447c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014494:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40014498:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001449c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400144b0:	80030000 	andhi	r0, r3, r0
400144b4:	c0038001 	andgt	r8, r3, r1
400144b8:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
400144bc:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400144d0:	600c0000 	andvs	r0, ip, r0
400144d4:	600e600c 	andvs	r6, lr, ip
400144d8:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
400144dc:	00008c61 	andeq	r8, r0, r1, ror #24
	...
400144f4:	300ce007 	andcc	lr, ip, r7
400144f8:	300c300c 	andcc	r3, ip, ip
400144fc:	0000e007 	andeq	lr, r0, r7
	...
40014514:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40014518:	6003c000 	andvs	ip, r3, r0
4001451c:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40014534:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40014538:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
4001453c:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40014550:	c0010000 	andgt	r0, r1, r0
40014554:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40014558:	30066003 	andcc	r6, r6, r3
4001455c:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40014574:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014578:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001457c:	00001000 	andeq	r1, r0, r0
	...
40014594:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014598:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
4001459c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400145b4:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
400145b8:	60066006 	andvs	r6, r6, r6
400145bc:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400145d0:	c0030000 	andgt	r0, r3, r0
400145d4:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400145d8:	300c300c 	andcc	r3, ip, ip
400145dc:	0000e007 	andeq	lr, r0, r7
	...
40014614:	8001803f 	andhi	r8, r1, pc, lsr r0
40014618:	80018001 	andhi	r8, r1, r1
4001461c:	00000001 	andeq	r0, r0, r1
	...
40014634:	8019807f 	andshi	r8, r9, pc, ror r0
40014638:	80198019 	andshi	r8, r9, r9, lsl r0
4001463c:	00000011 	andeq	r0, r0, r1, lsl r0
	...
40014654:	00300070 	eorseq	r0, r0, r0, ror r0
40014658:	00300030 	eorseq	r0, r0, r0, lsr r0
4001465c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014674:	0030807f 	eorseq	r8, r0, pc, ror r0
40014678:	00300030 	eorseq	r0, r0, r0, lsr r0
4001467c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014694:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014698:	00330033 	eorseq	r0, r3, r3, lsr r0
4001469c:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
400146b4:	8001803f 	andhi	r8, r1, pc, lsr r0
400146b8:	0030803f 	eorseq	r8, r0, pc, lsr r0
400146bc:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400146d4:	8031807f 	eorshi	r8, r1, pc, ror r0
400146d8:	80318031 	eorshi	r8, r1, r1, lsr r0
400146dc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400146f4:	80318073 	eorshi	r8, r1, r3, ror r0
400146f8:	8031803f 	eorshi	r8, r1, pc, lsr r0
400146fc:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
40014714:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014718:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
4001471c:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014730:	000e0000 	andeq	r0, lr, r0
40014734:	000e0006 	andeq	r0, lr, r6
40014738:	c0308019 	eorsgt	r8, r0, r9, lsl r0
4001473c:	00004040 	andeq	r4, r0, r0, asr #32
	...
40014754:	80198019 	andshi	r8, r9, r9, lsl r0
40014758:	c036801f 	eorsgt	r8, r6, pc, lsl r0
4001475c:	00006066 	andeq	r6, r0, r6, rrx
	...
40014774:	8031001f 	eorshi	r0, r1, pc, lsl r0
40014778:	80318031 	eorshi	r8, r1, r1, lsr r0
4001477c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014794:	0003803f 	andeq	r8, r3, pc, lsr r0
40014798:	80190006 	andshi	r0, r9, r6
4001479c:	0000c060 	andeq	ip, r0, r0, rrx
	...
400147b4:	800dc07f 	andhi	ip, sp, pc, ror r0
400147b8:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400147bc:	0000c064 	andeq	ip, r0, r4, rrx
	...
400147d0:	000e0000 	andeq	r0, lr, r0
400147d4:	0003807f 	andeq	r8, r3, pc, ror r0
400147d8:	80190006 	andshi	r0, r9, r6
400147dc:	0000c060 	andeq	ip, r0, r0, rrx
	...
400147f4:	8001803f 	andhi	r8, r1, pc, lsr r0
400147f8:	8001803f 	andhi	r8, r1, pc, lsr r0
400147fc:	00018001 	andeq	r8, r1, r1
	...
40014814:	0030807f 	eorseq	r8, r0, pc, ror r0
40014818:	0030803f 	eorseq	r8, r0, pc, lsr r0
4001481c:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40014834:	0033807f 	eorseq	r8, r3, pc, ror r0
40014838:	00330033 	eorseq	r0, r3, r3, lsr r0
4001483c:	0000807f 	andeq	r8, r0, pc, ror r0
	...
40014850:	000e0000 	andeq	r0, lr, r0
40014854:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40014858:	80318031 	eorshi	r8, r1, r1, lsr r0
4001485c:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40014890:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014894:	18001800 	stmdane	r0, {fp, ip}
40014898:	18001800 	stmdane	r0, {fp, ip}
4001489c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400148a0:	18001800 	stmdane	r0, {fp, ip}
400148a4:	18001800 	stmdane	r0, {fp, ip}
400148a8:	18001800 	stmdane	r0, {fp, ip}
400148ac:	00001000 	andeq	r1, r0, r0
400148b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400148b4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148b8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400148bc:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400148c0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400148c4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400148c8:	26003600 	strcs	r3, [r0], -r0, lsl #12
400148cc:	00000400 	andeq	r0, r0, r0, lsl #8
400148d0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400148d4:	18001800 	stmdane	r0, {fp, ip}
400148d8:	1f001800 	svcne	0x00001800
400148dc:	18001800 	stmdane	r0, {fp, ip}
400148e0:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400148e4:	18001800 	stmdane	r0, {fp, ip}
400148e8:	18001800 	stmdane	r0, {fp, ip}
400148ec:	00001000 	andeq	r1, r0, r0
400148f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400148f4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148f8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400148fc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014900:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014904:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014908:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001490c:	00000400 	andeq	r0, r0, r0, lsl #8
40014910:	1c000000 	stcne	0, cr0, [r0], {-0}
40014914:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014918:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001491c:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014920:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014924:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014928:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001492c:	00000800 	andeq	r0, r0, r0, lsl #16
40014930:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014934:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014938:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001493c:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014940:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014944:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014948:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001494c:	00000400 	andeq	r0, r0, r0, lsl #8
40014950:	1c000000 	stcne	0, cr0, [r0], {-0}
40014954:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014958:	7c000c00 	stcvc	12, cr0, [r0], {-0}
4001495c:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014960:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014964:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014968:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001496c:	00000800 	andeq	r0, r0, r0, lsl #16
40014970:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014974:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014978:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
4001497c:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
40014980:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014984:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014988:	26003600 	strcs	r3, [r0], -r0, lsl #12
4001498c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400149a0:	80018001 	andhi	r8, r1, r1
400149a4:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
400149b0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400149b4:	18001800 	stmdane	r0, {fp, ip}
400149b8:	18001800 	stmdane	r0, {fp, ip}
400149bc:	1f001800 	svcne	0x00001800
400149c0:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400149c4:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
400149c8:	18001800 	stmdane	r0, {fp, ip}
400149cc:	00001000 	andeq	r1, r0, r0
400149d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400149d4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400149d8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400149dc:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400149e0:	36183618 			; <UNDEFINED> instruction: 0x36183618
400149e4:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
400149e8:	26003600 	strcs	r3, [r0], -r0, lsl #12
400149ec:	00000400 	andeq	r0, r0, r0, lsl #8
400149f0:	1c000000 	stcne	0, cr0, [r0], {-0}
400149f4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400149f8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400149fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a00:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014a04:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014a08:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a0c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014a20:	600ce00c 	andvs	lr, ip, ip
40014a24:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
40014a40:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
40014a44:	80018001 	andhi	r8, r1, r1
40014a48:	80018001 	andhi	r8, r1, r1
40014a4c:	00000001 	andeq	r0, r0, r1
40014a50:	1c000000 	stcne	0, cr0, [r0], {-0}
40014a54:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a58:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a5c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a60:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014a64:	0c067c06 	stceq	12, cr7, [r6], {6}
40014a68:	0c040c06 	stceq	12, cr0, [r4], {6}
40014a6c:	00000800 	andeq	r0, r0, r0, lsl #16
40014a70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014a74:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014a78:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a7c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a80:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40014a84:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014a88:	2608360c 	strcs	r3, [r8], -ip, lsl #12
40014a8c:	00000400 	andeq	r0, r0, r0, lsl #8
40014a90:	1c000000 	stcne	0, cr0, [r0], {-0}
40014a94:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a98:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014aa0:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014aa4:	0c060c06 	stceq	12, cr0, [r6], {6}
40014aa8:	0c040c06 	stceq	12, cr0, [r4], {6}
40014aac:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014ac0:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40014ac4:	60066006 	andvs	r6, r6, r6
40014ac8:	60066006 	andvs	r6, r6, r6
40014acc:	00004004 	andeq	r4, r0, r4
	...
40014ae4:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014af0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014af4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014af8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014afc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b00:	ec000c00 	stc	12, cr0, [r0], {-0}
40014b04:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014b08:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b0c:	00000800 	andeq	r0, r0, r0, lsl #16
40014b10:	1c000000 	stcne	0, cr0, [r0], {-0}
40014b14:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b18:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b1c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b20:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b24:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b28:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b2c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014b50:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014b54:	18001800 	stmdane	r0, {fp, ip}
40014b58:	18001800 	stmdane	r0, {fp, ip}
40014b5c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014b60:	18001800 	stmdane	r0, {fp, ip}
40014b64:	18001800 	stmdane	r0, {fp, ip}
40014b68:	18001800 	stmdane	r0, {fp, ip}
40014b6c:	00001000 	andeq	r1, r0, r0
40014b70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014b74:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014b78:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014b7c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014b80:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014b84:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014b88:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014b8c:	00000400 	andeq	r0, r0, r0, lsl #8
40014b90:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014b94:	18001800 	stmdane	r0, {fp, ip}
40014b98:	1f001800 	svcne	0x00001800
40014b9c:	18001800 	stmdane	r0, {fp, ip}
40014ba0:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014ba4:	18001800 	stmdane	r0, {fp, ip}
40014ba8:	18001800 	stmdane	r0, {fp, ip}
40014bac:	00001000 	andeq	r1, r0, r0
40014bb0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014bb4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014bb8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014bbc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014bc0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014bc4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014bc8:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014bcc:	00000400 	andeq	r0, r0, r0, lsl #8
40014bd0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014bd4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014bd8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014bdc:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014be0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014be4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014be8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014bec:	00000800 	andeq	r0, r0, r0, lsl #16
40014bf0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014bf4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014bf8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014bfc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014c00:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014c04:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014c08:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014c0c:	00000400 	andeq	r0, r0, r0, lsl #8
40014c10:	1c000000 	stcne	0, cr0, [r0], {-0}
40014c14:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c18:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014c1c:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014c20:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c24:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c28:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c2c:	00000800 	andeq	r0, r0, r0, lsl #16
40014c30:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014c34:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014c38:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014c3c:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014c40:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014c44:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014c48:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014c4c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014c60:	80018001 	andhi	r8, r1, r1
40014c64:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014c70:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014c74:	18001800 	stmdane	r0, {fp, ip}
40014c78:	18001800 	stmdane	r0, {fp, ip}
40014c7c:	1f001800 	svcne	0x00001800
40014c80:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014c84:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014c88:	18001800 	stmdane	r0, {fp, ip}
40014c8c:	00001000 	andeq	r1, r0, r0
40014c90:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014c94:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014c98:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014c9c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014ca0:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40014ca4:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40014ca8:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014cac:	00000400 	andeq	r0, r0, r0, lsl #8
40014cb0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014cb4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014cb8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014cbc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014cc0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014cc4:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014cc8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ccc:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014ce0:	60066006 	andvs	r6, r6, r6
40014ce4:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
40014d00:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
40014d04:	80018001 	andhi	r8, r1, r1
40014d08:	80018001 	andhi	r8, r1, r1
40014d0c:	00000001 	andeq	r0, r0, r1
40014d10:	1c000000 	stcne	0, cr0, [r0], {-0}
40014d14:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d18:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d1c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d20:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014d24:	0c067c06 	stceq	12, cr7, [r6], {6}
40014d28:	0c040c06 	stceq	12, cr0, [r4], {6}
40014d2c:	00000800 	andeq	r0, r0, r0, lsl #16
40014d30:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014d34:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014d38:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d3c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014d40:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40014d44:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
40014d48:	26003618 			; <UNDEFINED> instruction: 0x26003618
40014d4c:	00000400 	andeq	r0, r0, r0, lsl #8
40014d50:	1c000000 	stcne	0, cr0, [r0], {-0}
40014d54:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d58:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d5c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014d60:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014d64:	0c060c06 	stceq	12, cr0, [r6], {6}
40014d68:	0c040c06 	stceq	12, cr0, [r4], {6}
40014d6c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014d80:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
40014d84:	60066006 	andvs	r6, r6, r6
40014d88:	60066006 	andvs	r6, r6, r6
40014d8c:	00004004 	andeq	r4, r0, r4
	...
40014da4:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014db0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014db4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014db8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dbc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dc0:	ec000c00 	stc	12, cr0, [r0], {-0}
40014dc4:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014dc8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dcc:	00000800 	andeq	r0, r0, r0, lsl #16
40014dd0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014dd4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dd8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ddc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014de0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014de4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014de8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dec:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014e10:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014e14:	18001800 	stmdane	r0, {fp, ip}
40014e18:	1f001800 	svcne	0x00001800
40014e1c:	18001800 	stmdane	r0, {fp, ip}
40014e20:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014e30:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014e34:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014e38:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014e3c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014e40:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014e50:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014e54:	18001800 	stmdane	r0, {fp, ip}
40014e58:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014e5c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014e60:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014e70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014e74:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014e78:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014e7c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014e80:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014e90:	1c000000 	stcne	0, cr0, [r0], {-0}
40014e94:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014e98:	fc000c00 	stc2	12, cr0, [r0], {-0}
40014e9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ea0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014eb0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014eb4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014eb8:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40014ebc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014ec0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014ed0:	1c000000 	stcne	0, cr0, [r0], {-0}
40014ed4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ed8:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014edc:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014ee0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014ef0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014ef4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014ef8:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014efc:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014f00:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014f1c:	80018001 	andhi	r8, r1, r1
40014f20:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014f30:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014f34:	18001800 	stmdane	r0, {fp, ip}
40014f38:	1f001800 	svcne	0x00001800
40014f3c:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014f40:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014f50:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014f54:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014f58:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014f5c:	36183618 			; <UNDEFINED> instruction: 0x36183618
40014f60:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014f70:	1c000000 	stcne	0, cr0, [r0], {-0}
40014f74:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f78:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014f7c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014f80:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014f9c:	600c600c 	andvs	r6, ip, ip
40014fa0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014fbc:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
40014fc0:	00018001 	andeq	r8, r1, r1
	...
40014fd4:	0c001c00 	stceq	12, cr1, [r0], {-0}
40014fd8:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014fdc:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014fe0:	0c067c06 	stceq	12, cr7, [r6], {6}
40014fe4:	00000804 	andeq	r0, r0, r4, lsl #16
	...
40014ff0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014ff4:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014ff8:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014ffc:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40015000:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40015004:	00002408 	andeq	r2, r0, r8, lsl #8
	...
40015010:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015014:	06000600 	streq	r0, [r0], -r0, lsl #12
40015018:	06000600 	streq	r0, [r0], -r0, lsl #12
4001501c:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40015020:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015040:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015060:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015070:	1c000000 	stcne	0, cr0, [r0], {-0}
40015074:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015078:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001507c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015080:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015090:	1c000000 	stcne	0, cr0, [r0], {-0}
40015094:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015098:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001509c:	0c000c00 	stceq	12, cr0, [r0], {-0}
400150a0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400150d0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400150d4:	18001800 	stmdane	r0, {fp, ip}
400150d8:	1f001800 	svcne	0x00001800
400150dc:	18001800 	stmdane	r0, {fp, ip}
400150e0:	10001800 	andne	r1, r0, r0, lsl #16
	...
400150f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400150f4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400150f8:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400150fc:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015100:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015110:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40015114:	18001800 	stmdane	r0, {fp, ip}
40015118:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001511c:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40015120:	10001800 	andne	r1, r0, r0, lsl #16
	...
40015130:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015134:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015138:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001513c:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40015140:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015150:	1c000000 	stcne	0, cr0, [r0], {-0}
40015154:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015158:	7c000c00 	stcvc	12, cr0, [r0], {-0}
4001515c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015160:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40015170:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015174:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015178:	76003600 	strvc	r3, [r0], -r0, lsl #12
4001517c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40015180:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40015190:	1c000000 	stcne	0, cr0, [r0], {-0}
40015194:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015198:	0c007c00 	stceq	12, cr7, [r0], {-0}
4001519c:	0c007c00 	stceq	12, cr7, [r0], {-0}
400151a0:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400151b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400151b4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400151b8:	36007600 	strcc	r7, [r0], -r0, lsl #12
400151bc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400151c0:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400151dc:	80018001 	andhi	r8, r1, r1
400151e0:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
400151f0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400151f4:	18001800 	stmdane	r0, {fp, ip}
400151f8:	1f001800 	svcne	0x00001800
400151fc:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015200:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40015210:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015214:	36007600 	strcc	r7, [r0], -r0, lsl #12
40015218:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
4001521c:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40015220:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40015230:	1c000000 	stcne	0, cr0, [r0], {-0}
40015234:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015238:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001523c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015240:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
4001525c:	60066006 	andvs	r6, r6, r6
40015260:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015280:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40015290:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40015294:	06000600 	streq	r0, [r0], -r0, lsl #12
40015298:	06000600 	streq	r0, [r0], -r0, lsl #12
4001529c:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
400152a0:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
400152b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400152b4:	36007600 	strcc	r7, [r0], -r0, lsl #12
400152b8:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
400152bc:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
400152c0:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
400152d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400152d4:	06000600 	streq	r0, [r0], -r0, lsl #12
400152d8:	06000600 	streq	r0, [r0], -r0, lsl #12
400152dc:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
400152e0:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40015300:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40015320:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40015330:	1c000000 	stcne	0, cr0, [r0], {-0}
40015334:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015338:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001533c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015340:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40015350:	1c000000 	stcne	0, cr0, [r0], {-0}
40015354:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015358:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001535c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015360:	08000c00 	stmdaeq	r0, {sl, fp}
	...
400153a4:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
400153a8:	18001800 	stmdane	r0, {fp, ip}
400153ac:	00001000 	andeq	r1, r0, r0
	...
400153c4:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400153c8:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400153cc:	00001002 	andeq	r1, r0, r2
	...
400153e4:	3003301f 	andcc	r3, r3, pc, lsl r0
400153e8:	6c033803 	stcvs	8, cr3, [r3], {3}
400153ec:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40015404:	00030007 	andeq	r0, r3, r7
40015408:	00030003 	andeq	r0, r3, r3
4001540c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015424:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40015428:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
4001542c:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40015444:	fc0c301c 	stc2	0, cr3, [ip], {28}
40015448:	cc0c780c 	stcgt	8, cr7, [ip], {12}
4001544c:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40015464:	0006f80f 	andeq	pc, r6, pc, lsl #16
40015468:	00060006 	andeq	r0, r6, r6
4001546c:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40015484:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015488:	000cf80f 	andeq	pc, ip, pc, lsl #16
4001548c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
400154a4:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
400154a8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
400154ac:	0000100f 	andeq	r1, r0, pc
	...
400154c4:	6c037c1f 	stcvs	12, cr7, [r3], {31}
400154c8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400154cc:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400154e4:	6c036c1f 	stcvs	12, cr6, [r3], {31}
400154e8:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
400154ec:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015504:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015508:	3c0c980f 	stccc	8, cr9, [ip], {15}
4001550c:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40015524:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015528:	60187c1f 	andsvs	r7, r8, pc, lsl ip
4001552c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015544:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015548:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001554c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015564:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015568:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
4001556c:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015584:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40015588:	18061806 	stmdane	r6, {r1, r2, fp, ip}
4001558c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
400155a4:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
400155a8:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
400155ac:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
400155c4:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
400155c8:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
400155cc:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400155e4:	c000c000 	andgt	ip, r0, r0
400155e8:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
400155ec:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015604:	30033003 	andcc	r3, r3, r3
40015608:	cc0cf807 	stcgt	8, cr15, [ip], {7}
4001560c:	00008619 	andeq	r8, r0, r9, lsl r6
	...
40015624:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40015628:	18061806 	stmdane	r6, {r1, r2, fp, ip}
4001562c:	0000f003 	andeq	pc, r0, r3
	...
40015644:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40015648:	3003e001 	andcc	lr, r3, r1
4001564c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015664:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40015668:	3003e001 	andcc	lr, r3, r1
4001566c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015684:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
40015688:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
4001568c:	00001000 	andeq	r1, r0, r0
	...
400156a4:	0006f80f 	andeq	pc, r6, pc, lsl #16
400156a8:	0006f807 	andeq	pc, r6, r7, lsl #16
400156ac:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
400156c4:	3003fc0f 	andcc	pc, r3, pc, lsl #24
400156c8:	30033003 	andcc	r3, r3, r3
400156cc:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
400156e4:	fc0fe001 	stc2	0, cr14, [pc], {1}
400156e8:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
400156ec:	0000f003 	andeq	pc, r0, r3
	...
40015724:	0c00fc07 	stceq	12, cr15, [r0], {7}
40015728:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001572c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015744:	8c01fc0f 	stchi	12, cr15, [r1], {15}
40015748:	8c018c01 	stchi	12, cr8, [r1], {1}
4001574c:	00000801 	andeq	r0, r0, r1, lsl #16
	...
40015764:	3003301f 	andcc	r3, r3, pc, lsl r0
40015768:	6c033803 	stcvs	8, cr3, [r3], {3}
4001576c:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40015784:	00030007 	andeq	r0, r3, r7
40015788:	00030003 	andeq	r0, r3, r3
4001578c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400157a4:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
400157a8:	3c061806 	stccc	8, cr1, [r6], {6}
400157ac:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
400157c4:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
400157c8:	66063c06 	strvs	r3, [r6], -r6, lsl #24
400157cc:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
400157e4:	0003fc07 	andeq	pc, r3, r7, lsl #24
400157e8:	00030003 	andeq	r0, r3, r3
400157ec:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015804:	0c00fc07 	stceq	12, cr15, [r0], {7}
40015808:	0006fc07 	andeq	pc, r6, r7, lsl #24
4001580c:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40015824:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40015828:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
4001582c:	00008807 	andeq	r8, r0, r7, lsl #16
	...
40015844:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40015848:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
4001584c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015864:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015868:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
4001586c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015884:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015888:	3c0c980f 	stccc	8, cr9, [ip], {15}
4001588c:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
400158a4:	60037c1f 	andvs	r7, r3, pc, lsl ip
400158a8:	60187c1f 	andsvs	r7, r8, pc, lsl ip
400158ac:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400158c4:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400158c8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400158cc:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400158e4:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400158e8:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400158ec:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015904:	0c03fc07 	stceq	12, cr15, [r3], {7}
40015908:	0c030c03 	stceq	12, cr0, [r3], {3}
4001590c:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40015924:	0c031c07 	stceq	12, cr1, [r3], {7}
40015928:	0c03fc03 	stceq	12, cr15, [r3], {3}
4001592c:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
40015944:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015948:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
4001594c:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40015964:	c000c000 	andgt	ip, r0, r0
40015968:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
4001596c:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015984:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015988:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
4001598c:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
400159a4:	0c03f801 	stceq	8, cr15, [r3], {1}
400159a8:	0c030c03 	stceq	12, cr0, [r3], {3}
400159ac:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
400159c4:	c000fc0f 	andgt	pc, r0, pc, lsl #24
400159c8:	3003e001 	andcc	lr, r3, r1
400159cc:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400159e4:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400159e8:	3003e001 	andcc	lr, r3, r1
400159ec:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
40015a04:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015a08:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015a0c:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40015a24:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015a28:	0003fc03 	andeq	pc, r3, r3, lsl #24
40015a2c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015a44:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015a48:	30033003 	andcc	r3, r3, r3
40015a4c:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
40015a64:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015a68:	0c03f801 	stceq	8, cr15, [r3], {1}
40015a6c:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40015aa4:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40015aa8:	06000600 	streq	r0, [r0], -r0, lsl #12
40015aac:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015ac4:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
40015ac8:	c600c600 	strgt	ip, [r0], -r0, lsl #12
40015acc:	00008400 	andeq	r8, r0, r0, lsl #8
	...
40015ae4:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015ae8:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
40015aec:	00006601 	andeq	r6, r0, r1, lsl #12
	...
40015b04:	00030007 	andeq	r0, r3, r7
40015b08:	00030003 	andeq	r0, r3, r3
40015b0c:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
40015b24:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40015b28:	3c0c180c 	stccc	8, cr1, [ip], {12}
40015b2c:	00006607 	andeq	r6, r0, r7, lsl #12
	...
40015b44:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
40015b48:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
40015b4c:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
40015b64:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015b68:	00030003 	andeq	r0, r3, r3
40015b6c:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40015b84:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015b88:	0003fe03 	andeq	pc, r3, r3, lsl #28
40015b8c:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
40015ba4:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40015ba8:	0606c607 	streq	ip, [r6], -r7, lsl #12
40015bac:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
40015bc4:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
40015bc8:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
40015bcc:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40015be4:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
40015be8:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
40015bec:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40015c04:	cc00cc07 	stcgt	12, cr12, [r0], {7}
40015c08:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
40015c0c:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
40015c24:	b001be0f 	andlt	fp, r1, pc, lsl #28
40015c28:	300cbe0f 	andcc	fp, ip, pc, lsl #28
40015c2c:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
40015c44:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015c48:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015c4c:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015c64:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015c68:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015c6c:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40015c84:	0603fe07 	streq	pc, [r3], -r7, lsl #28
40015c88:	06030603 	streq	r0, [r3], -r3, lsl #12
40015c8c:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
40015ca4:	06030e07 	streq	r0, [r3], -r7, lsl #28
40015ca8:	0603fe03 	streq	pc, [r3], -r3, lsl #28
40015cac:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
40015cc4:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015cc8:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015ccc:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
40015ce4:	60006000 	andvs	r6, r0, r0
40015ce8:	8c01d800 	stchi	8, cr13, [r1], {-0}
40015cec:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015d04:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015d08:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015d0c:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
40015d24:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40015d28:	86018601 	strhi	r8, [r1], -r1, lsl #12
40015d2c:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
40015d44:	6000fe07 	andvs	pc, r0, r7, lsl #28
40015d48:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015d4c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015d64:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
40015d68:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
40015d6c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
40015d84:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015d88:	0600fe03 	streq	pc, [r0], -r3, lsl #28
40015d8c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015da4:	8001fe03 	andhi	pc, r1, r3, lsl #28
40015da8:	8001fe01 	andhi	pc, r1, r1, lsl #28
40015dac:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
40015dc4:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
40015dc8:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015dcc:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
40015de4:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015de8:	0c03f801 	stceq	8, cr15, [r3], {1}
40015dec:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
40015e24:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015e28:	18001800 	stmdane	r0, {fp, ip}
40015e2c:	00001000 	andeq	r1, r0, r0
	...
40015e44:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40015e48:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015e4c:	00001004 	andeq	r1, r0, r4
	...
40015e64:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
40015e68:	db00ce00 	blle	40049670 <__ZI_LIMIT__+0x312a0>
40015e6c:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
40015e84:	00180038 	andseq	r0, r8, r8, lsr r0
40015e88:	00180018 	andseq	r0, r8, r8, lsl r0
40015e8c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40015ea4:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40015ea8:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
40015eac:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
40015ec4:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
40015ec8:	cc187818 	ldcgt	8, cr7, [r8], {24}
40015ecc:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
40015ee4:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
40015ee8:	00180018 	andseq	r0, r8, r8, lsl r0
40015eec:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40015f04:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015f08:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40015f0c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40015f24:	0c037c1f 	stceq	12, cr7, [r3], {31}
40015f28:	0c180c1f 	ldceq	12, cr0, [r8], {31}
40015f2c:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
40015f44:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
40015f48:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
40015f4c:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
40015f64:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40015f68:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40015f6c:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015f84:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
40015f88:	3c18181f 	ldccc	8, cr1, [r8], {31}
40015f8c:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
40015fa4:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015fa8:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40015fac:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015fc4:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015fc8:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015fcc:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015fe4:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
40015fe8:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
40015fec:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
40016004:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016008:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001600c:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40016024:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40016028:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001602c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40016044:	301b301b 	andscc	r3, fp, fp, lsl r0
40016048:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
4001604c:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
40016064:	80018001 	andhi	r8, r1, r1
40016068:	30066003 	andcc	r6, r6, r3
4001606c:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016084:	300c300c 	andcc	r3, ip, ip
40016088:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
4001608c:	00008661 	andeq	r8, r0, r1, ror #12
	...
400160a4:	300ce007 	andcc	lr, ip, r7
400160a8:	300c300c 	andcc	r3, ip, ip
400160ac:	0000e007 	andeq	lr, r0, r7
	...
400160c4:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400160c8:	6006c003 	andvs	ip, r6, r3
400160cc:	00001818 	andeq	r1, r0, r8, lsl r8
	...
400160e4:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
400160e8:	6006c003 	andvs	ip, r6, r3
400160ec:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40016104:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40016108:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
4001610c:	00001000 	andeq	r1, r0, r0
	...
40016124:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
40016128:	000cf80f 	andeq	pc, ip, pc, lsl #16
4001612c:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40016144:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40016148:	60066006 	andvs	r6, r6, r6
4001614c:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40016164:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40016168:	300ce007 	andcc	lr, ip, r7
4001616c:	0000e007 	andeq	lr, r0, r7
40016170:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016174:	00000000 	andeq	r0, r0, r0

40016178 <cho>:
	...
40016180:	03030100 	movweq	r0, #12544	; 0x3100
40016184:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40016188:	01020404 	tsteq	r2, r4, lsl #8
4001618c:	00000003 	andeq	r0, r0, r3

40016190 <cho2>:
40016190:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
40016194:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40016198:	07070605 	streq	r0, [r7, -r5, lsl #12]
4001619c:	07060607 	streq	r0, [r6, -r7, lsl #12]
400161a0:	06060707 	streq	r0, [r6], -r7, lsl #14
400161a4:	00000507 	andeq	r0, r0, r7, lsl #10

400161a8 <jong>:
400161a8:	00020000 	andeq	r0, r2, r0
400161ac:	01020102 	tsteq	r2, r2, lsl #2
400161b0:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
400161b4:	01030301 	tsteq	r3, r1, lsl #6
400161b8:	03030102 	movweq	r0, #12546	; 0x3102
400161bc:	00000101 	andeq	r0, r0, r1, lsl #2

400161c0 <eng8x16>:
	...
400161d0:	423c0000 	eorsmi	r0, ip, #0
400161d4:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
400161d8:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
400161dc:	0000003c 	andeq	r0, r0, ip, lsr r0
400161e0:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
400161e4:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
400161e8:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
400161ec:	0000003c 	andeq	r0, r0, ip, lsr r0
400161f0:	7f360000 	svcvc	0x00360000
400161f4:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
400161f8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
400161fc:	00000008 	andeq	r0, r0, r8
40016200:	1c080000 	stcne	0, cr0, [r8], {-0}
40016204:	7f3e3e1c 	svcvc	0x003e3e1c
40016208:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
4001620c:	00000008 	andeq	r0, r0, r8
40016210:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
40016214:	7f7f1c1c 	svcvc	0x007f1c1c
40016218:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
4001621c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016220:	1c080000 	stcne	0, cr0, [r8], {-0}
40016224:	7f7f3e3e 	svcvc	0x007f3e3e
40016228:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
4001622c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016230:	00000000 	andeq	r0, r0, r0
40016234:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016238:	0000183c 	andeq	r1, r0, ip, lsr r8
4001623c:	00000000 	andeq	r0, r0, r0
40016240:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016244:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40016248:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
4001624c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016250:	00000000 	andeq	r0, r0, r0
40016254:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016258:	003c6666 	eorseq	r6, ip, r6, ror #12
4001625c:	00000000 	andeq	r0, r0, r0
40016260:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40016264:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40016268:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
4001626c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40016270:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016274:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40016278:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001627c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016280:	663c0000 	ldrtvs	r0, [ip], -r0
40016284:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40016288:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
4001628c:	00000018 	andeq	r0, r0, r8, lsl r0
40016290:	1b1e0000 	blne	40796298 <__ZI_LIMIT__+0x77dec8>
40016294:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40016298:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
4001629c:	00000030 	andeq	r0, r0, r0, lsr r0
400162a0:	333f0000 	teqcc	pc, #0
400162a4:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
400162a8:	6ff77333 	svcvs	0x00f77333
400162ac:	00000006 	andeq	r0, r0, r6
400162b0:	db180000 	blle	406162b8 <__ZI_LIMIT__+0x5fdee8>
400162b4:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
400162b8:	db7e3c66 	blle	41fa5458 <__ZI_LIMIT__+0x1f8d088>
400162bc:	00000018 	andeq	r0, r0, r8, lsl r0
400162c0:	60400000 	subvs	r0, r0, r0
400162c4:	7f7c7870 	svcvc	0x007c7870
400162c8:	6070787c 	rsbsvs	r7, r0, ip, ror r8
400162cc:	00000040 	andeq	r0, r0, r0, asr #32
400162d0:	03010000 	movweq	r0, #4096	; 0x1000
400162d4:	7f1f0f07 	svcvc	0x001f0f07
400162d8:	03070f1f 	movweq	r0, #32543	; 0x7f1f
400162dc:	00000001 	andeq	r0, r0, r1
400162e0:	3c180000 	ldccc	0, cr0, [r8], {-0}
400162e4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
400162e8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
400162ec:	00000018 	andeq	r0, r0, r8, lsl r0
400162f0:	66660000 	strbtvs	r0, [r6], -r0
400162f4:	66666666 	strbtvs	r6, [r6], -r6, ror #12
400162f8:	66006666 	strvs	r6, [r0], -r6, ror #12
400162fc:	00000066 	andeq	r0, r0, r6, rrx
40016300:	db7f0000 	blle	41fd6308 <__ZI_LIMIT__+0x1fbdf38>
40016304:	7bdbdbdb 	blvc	3f70d278 <GPM4DAT+0x2e70cf94>
40016308:	1b1b1b1b 	blne	406dcf7c <__ZI_LIMIT__+0x6c4bac>
4001630c:	0000001b 	andeq	r0, r0, fp, lsl r0
40016310:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40016314:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40016318:	03033e63 	movweq	r3, #15971	; 0x3e63
4001631c:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40016328:	7f7f7f7f 	svcvc	0x007f7f7f
4001632c:	0000007f 	andeq	r0, r0, pc, ror r0
40016330:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016334:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016338:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
4001633c:	00007e18 	andeq	r7, r0, r8, lsl lr
40016340:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016344:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40016348:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001634c:	00000018 	andeq	r0, r0, r8, lsl r0
40016350:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016354:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016358:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
4001635c:	00000018 	andeq	r0, r0, r8, lsl r0
40016360:	00000000 	andeq	r0, r0, r0
40016364:	7f0e0c08 	svcvc	0x000e0c08
40016368:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40016374:	7f381808 	svcvc	0x00381808
40016378:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40016388:	60606060 	rsbvs	r6, r0, r0, rrx
4001638c:	0000007f 	andeq	r0, r0, pc, ror r0
40016390:	00000000 	andeq	r0, r0, r0
40016394:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40016398:	00082c6e 	andeq	r2, r8, lr, ror #24
4001639c:	00000000 	andeq	r0, r0, r0
400163a0:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
400163a4:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
400163a8:	7f3e3e3e 	svcvc	0x003e3e3e
400163ac:	0000007f 	andeq	r0, r0, pc, ror r0
400163b0:	7f7f0000 	svcvc	0x007f0000
400163b4:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
400163b8:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
400163bc:	00000008 	andeq	r0, r0, r8
	...
400163d0:	3c180000 	ldccc	0, cr0, [r8], {-0}
400163d4:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
400163d8:	18001818 	stmdane	r0, {r3, r4, fp, ip}
400163dc:	00000018 	andeq	r0, r0, r8, lsl r0
400163e0:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
400163e4:	00000066 	andeq	r0, r0, r6, rrx
	...
400163f0:	36360000 	ldrtcc	r0, [r6], -r0
400163f4:	36367f36 	shasxcc	r7, r6, r6
400163f8:	36367f36 	shasxcc	r7, r6, r6
400163fc:	00000036 	andeq	r0, r0, r6, lsr r0
40016400:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40016404:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016408:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
4001640c:	00001c1c 	andeq	r1, r0, ip, lsl ip
40016410:	63630000 	cmnvs	r3, #0
40016414:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40016418:	63333318 	teqvs	r3, #24, 6	; 0x60000000
4001641c:	00000063 	andeq	r0, r0, r3, rrx
40016420:	6c380000 	ldcvs	0, cr0, [r8], #-0
40016424:	3b386c6c 	blcc	40e315dc <__ZI_LIMIT__+0xe1920c>
40016428:	6f66666f 	svcvs	0x0066666f
4001642c:	0000003b 	andeq	r0, r0, fp, lsr r0
40016430:	18181800 	ldmdane	r8, {fp, ip}
40016434:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40016440:	180c0600 	stmdane	ip, {r9, sl}
40016444:	30303018 	eorscc	r3, r0, r8, lsl r0
40016448:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
4001644c:	0000060c 	andeq	r0, r0, ip, lsl #12
40016450:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016454:	0606060c 	streq	r0, [r6], -ip, lsl #12
40016458:	0c0c0606 	stceq	6, cr0, [ip], {6}
4001645c:	00003018 	andeq	r3, r0, r8, lsl r0
40016460:	00000000 	andeq	r0, r0, r0
40016464:	7f1c3663 	svcvc	0x001c3663
40016468:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40016474:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016478:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40016488:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001648c:	00301818 	eorseq	r1, r0, r8, lsl r8
40016490:	00000000 	andeq	r0, r0, r0
40016494:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
400164a8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400164ac:	00000018 	andeq	r0, r0, r8, lsl r0
400164b0:	03030000 	movweq	r0, #12288	; 0x3000
400164b4:	0c0c0606 	stceq	6, cr0, [ip], {6}
400164b8:	30301818 	eorscc	r1, r0, r8, lsl r8
400164bc:	00000060 	andeq	r0, r0, r0, rrx
400164c0:	633e0000 	teqvs	lr, #0
400164c4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400164c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400164cc:	0000003e 	andeq	r0, r0, lr, lsr r0
400164d0:	1c0c0000 	stcne	0, cr0, [ip], {-0}
400164d4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400164d8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400164dc:	0000001e 	andeq	r0, r0, lr, lsl r0
400164e0:	633e0000 	teqvs	lr, #0
400164e4:	0c060303 	stceq	3, cr0, [r6], {3}
400164e8:	60603018 	rsbvs	r3, r0, r8, lsl r0
400164ec:	0000007f 	andeq	r0, r0, pc, ror r0
400164f0:	633e0000 	teqvs	lr, #0
400164f4:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
400164f8:	63030303 	movwvs	r0, #13059	; 0x3303
400164fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016500:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40016504:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40016508:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
4001650c:	00000006 	andeq	r0, r0, r6
40016510:	607f0000 	rsbsvs	r0, pc, r0
40016514:	037e6060 	cmneq	lr, #96	; 0x60
40016518:	63030303 	movwvs	r0, #13059	; 0x3303
4001651c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016520:	603e0000 	eorsvs	r0, lr, r0
40016524:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40016528:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001652c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016530:	637f0000 	cmnvs	pc, #0
40016534:	0c060303 	stceq	3, cr0, [r6], {3}
40016538:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001653c:	00000018 	andeq	r0, r0, r8, lsl r0
40016540:	633e0000 	teqvs	lr, #0
40016544:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40016548:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001654c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016550:	633e0000 	teqvs	lr, #0
40016554:	3f636363 	svccc	0x00636363
40016558:	63030303 	movwvs	r0, #13059	; 0x3303
4001655c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016560:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016564:	00001818 	andeq	r1, r0, r8, lsl r8
40016568:	18181800 	ldmdane	r8, {fp, ip}
4001656c:	00000000 	andeq	r0, r0, r0
40016570:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016574:	00001818 	andeq	r1, r0, r8, lsl r8
40016578:	18181800 	ldmdane	r8, {fp, ip}
4001657c:	00003018 	andeq	r3, r0, r8, lsl r0
40016580:	06030000 	streq	r0, [r3], -r0
40016584:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40016588:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
4001658c:	00000003 	andeq	r0, r0, r3
40016590:	00000000 	andeq	r0, r0, r0
40016594:	007f0000 	rsbseq	r0, pc, r0
40016598:	00007f00 	andeq	r7, r0, r0, lsl #30
4001659c:	00000000 	andeq	r0, r0, r0
400165a0:	30600000 	rsbcc	r0, r0, r0
400165a4:	03060c18 	movweq	r0, #27672	; 0x6c18
400165a8:	30180c06 	andscc	r0, r8, r6, lsl #24
400165ac:	00000060 	andeq	r0, r0, r0, rrx
400165b0:	633e0000 	teqvs	lr, #0
400165b4:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
400165b8:	18001818 	stmdane	r0, {r3, r4, fp, ip}
400165bc:	00000018 	andeq	r0, r0, r8, lsl r0
400165c0:	633e0000 	teqvs	lr, #0
400165c4:	6f6f6f63 	svcvs	0x006f6f63
400165c8:	60606e6e 	rsbvs	r6, r0, lr, ror #28
400165cc:	0000003e 	andeq	r0, r0, lr, lsr r0
400165d0:	1c080000 	stcne	0, cr0, [r8], {-0}
400165d4:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
400165d8:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
400165dc:	00000063 	andeq	r0, r0, r3, rrx
400165e0:	637e0000 	cmnvs	lr, #0
400165e4:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
400165e8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400165ec:	0000007e 	andeq	r0, r0, lr, ror r0
400165f0:	633e0000 	teqvs	lr, #0
400165f4:	60606063 	rsbvs	r6, r0, r3, rrx
400165f8:	63636060 	cmnvs	r3, #96	; 0x60
400165fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016600:	667c0000 	ldrbtvs	r0, [ip], -r0
40016604:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016608:	66636363 	strbtvs	r6, [r3], -r3, ror #6
4001660c:	0000007c 	andeq	r0, r0, ip, ror r0
40016610:	607f0000 	rsbsvs	r0, pc, r0
40016614:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016618:	60606060 	rsbvs	r6, r0, r0, rrx
4001661c:	0000007f 	andeq	r0, r0, pc, ror r0
40016620:	607f0000 	rsbsvs	r0, pc, r0
40016624:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016628:	60606060 	rsbvs	r6, r0, r0, rrx
4001662c:	00000060 	andeq	r0, r0, r0, rrx
40016630:	633e0000 	teqvs	lr, #0
40016634:	60606063 	rsbvs	r6, r0, r3, rrx
40016638:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
4001663c:	0000003b 	andeq	r0, r0, fp, lsr r0
40016640:	63630000 	cmnvs	r3, #0
40016644:	7f636363 	svcvc	0x00636363
40016648:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001664c:	00000063 	andeq	r0, r0, r3, rrx
40016650:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016654:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016658:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001665c:	00000018 	andeq	r0, r0, r8, lsl r0
40016660:	03030000 	movweq	r0, #12288	; 0x3000
40016664:	03030303 	movweq	r0, #13059	; 0x3303
40016668:	63630303 	cmnvs	r3, #201326592	; 0xc000000
4001666c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016670:	63630000 	cmnvs	r3, #0
40016674:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
40016678:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
4001667c:	00000063 	andeq	r0, r0, r3, rrx
40016680:	60600000 	rsbvs	r0, r0, r0
40016684:	60606060 	rsbvs	r6, r0, r0, rrx
40016688:	60606060 	rsbvs	r6, r0, r0, rrx
4001668c:	0000007f 	andeq	r0, r0, pc, ror r0
40016690:	63630000 	cmnvs	r3, #0
40016694:	6b7f7f77 	blvs	41ff6478 <__ZI_LIMIT__+0x1fde0a8>
40016698:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001669c:	00000063 	andeq	r0, r0, r3, rrx
400166a0:	63630000 	cmnvs	r3, #0
400166a4:	6b7b7373 	blvs	41ef3478 <__ZI_LIMIT__+0x1edb0a8>
400166a8:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
400166ac:	00000063 	andeq	r0, r0, r3, rrx
400166b0:	633e0000 	teqvs	lr, #0
400166b4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400166b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400166bc:	0000003e 	andeq	r0, r0, lr, lsr r0
400166c0:	337e0000 	cmncc	lr, #0
400166c4:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
400166c8:	30303030 	eorscc	r3, r0, r0, lsr r0
400166cc:	00000078 	andeq	r0, r0, r8, ror r0
400166d0:	633e0000 	teqvs	lr, #0
400166d4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400166d8:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
400166dc:	0007063e 	andeq	r0, r7, lr, lsr r6
400166e0:	637e0000 	cmnvs	lr, #0
400166e4:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
400166e8:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
400166ec:	00000063 	andeq	r0, r0, r3, rrx
400166f0:	633e0000 	teqvs	lr, #0
400166f4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
400166f8:	63630303 	cmnvs	r3, #201326592	; 0xc000000
400166fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016700:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
40016704:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016708:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001670c:	00000018 	andeq	r0, r0, r8, lsl r0
40016710:	63630000 	cmnvs	r3, #0
40016714:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016718:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001671c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016720:	63630000 	cmnvs	r3, #0
40016724:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016728:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
4001672c:	00000008 	andeq	r0, r0, r8
40016730:	63630000 	cmnvs	r3, #0
40016734:	6b636363 	blvs	418ef4c8 <__ZI_LIMIT__+0x18d70f8>
40016738:	63777f7f 	cmnvs	r7, #508	; 0x1fc
4001673c:	00000063 	andeq	r0, r0, r3, rrx
40016740:	63630000 	cmnvs	r3, #0
40016744:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40016748:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
4001674c:	00000063 	andeq	r0, r0, r3, rrx
40016750:	c3c30000 	bicgt	r0, r3, #0
40016754:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
40016758:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001675c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016760:	437f0000 	cmnmi	pc, #0
40016764:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
40016768:	7f606030 	svcvc	0x00606030
4001676c:	0000007f 	andeq	r0, r0, pc, ror r0
40016770:	303e0000 	eorscc	r0, lr, r0
40016774:	30303030 	eorscc	r3, r0, r0, lsr r0
40016778:	30303030 	eorscc	r3, r0, r0, lsr r0
4001677c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016780:	60600000 	rsbvs	r0, r0, r0
40016784:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40016788:	06060c0c 	streq	r0, [r6], -ip, lsl #24
4001678c:	00000003 	andeq	r0, r0, r3
40016790:	063e0000 	ldrteq	r0, [lr], -r0
40016794:	06060606 	streq	r0, [r6], -r6, lsl #12
40016798:	06060606 	streq	r0, [r6], -r6, lsl #12
4001679c:	0000003e 	andeq	r0, r0, lr, lsr r0
400167a0:	1c080000 	stcne	0, cr0, [r8], {-0}
400167a4:	00006336 	andeq	r6, r0, r6, lsr r3
	...
400167bc:	0000ff00 	andeq	pc, r0, r0, lsl #30
400167c0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400167c4:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
400167d4:	03633e00 	cmneq	r3, #0, 28
400167d8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400167dc:	0000003f 	andeq	r0, r0, pc, lsr r0
400167e0:	60600000 	rsbvs	r0, r0, r0
400167e4:	63637e60 	cmnvs	r3, #96, 28	; 0x600
400167e8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400167ec:	0000007e 	andeq	r0, r0, lr, ror r0
400167f0:	00000000 	andeq	r0, r0, r0
400167f4:	63633e00 	cmnvs	r3, #0, 28
400167f8:	63636060 	cmnvs	r3, #96	; 0x60
400167fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016800:	03030000 	movweq	r0, #12288	; 0x3000
40016804:	63633f03 	cmnvs	r3, #3, 30
40016808:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001680c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016810:	00000000 	andeq	r0, r0, r0
40016814:	63633e00 	cmnvs	r3, #0, 28
40016818:	6363607f 	cmnvs	r3, #127	; 0x7f
4001681c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016820:	331e0000 	tstcc	lr, #0
40016824:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40016828:	30303030 	eorscc	r3, r0, r0, lsr r0
4001682c:	00000030 	andeq	r0, r0, r0, lsr r0
40016830:	00000000 	andeq	r0, r0, r0
40016834:	63633e00 	cmnvs	r3, #0, 28
40016838:	3f636363 	svccc	0x00636363
4001683c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016840:	60600000 	rsbvs	r0, r0, r0
40016844:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40016848:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001684c:	00000063 	andeq	r0, r0, r3, rrx
40016850:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016854:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016858:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001685c:	00000018 	andeq	r0, r0, r8, lsl r0
40016860:	06060000 	streq	r0, [r6], -r0
40016864:	06060000 	streq	r0, [r6], -r0
40016868:	06060606 	streq	r0, [r6], -r6, lsl #12
4001686c:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
40016870:	60600000 	rsbvs	r0, r0, r0
40016874:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
40016878:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
4001687c:	00000063 	andeq	r0, r0, r3, rrx
40016880:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016884:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016888:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001688c:	00000018 	andeq	r0, r0, r8, lsl r0
40016890:	00000000 	andeq	r0, r0, r0
40016894:	6b7f7600 	blvs	41ff409c <__ZI_LIMIT__+0x1fdbccc>
40016898:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
4001689c:	00000063 	andeq	r0, r0, r3, rrx
400168a0:	00000000 	andeq	r0, r0, r0
400168a4:	63637e00 	cmnvs	r3, #0, 28
400168a8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400168ac:	00000063 	andeq	r0, r0, r3, rrx
400168b0:	00000000 	andeq	r0, r0, r0
400168b4:	63633e00 	cmnvs	r3, #0, 28
400168b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400168bc:	0000003e 	andeq	r0, r0, lr, lsr r0
400168c0:	00000000 	andeq	r0, r0, r0
400168c4:	63637e00 	cmnvs	r3, #0, 28
400168c8:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
400168cc:	60606060 	rsbvs	r6, r0, r0, rrx
400168d0:	00000000 	andeq	r0, r0, r0
400168d4:	63633f00 	cmnvs	r3, #0, 30
400168d8:	3f636363 	svccc	0x00636363
400168dc:	03030303 	movweq	r0, #13059	; 0x3303
400168e0:	00000000 	andeq	r0, r0, r0
400168e4:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
400168e8:	60606060 	rsbvs	r6, r0, r0, rrx
400168ec:	00000060 	andeq	r0, r0, r0, rrx
400168f0:	00000000 	andeq	r0, r0, r0
400168f4:	63633e00 	cmnvs	r3, #0, 28
400168f8:	63630e38 	cmnvs	r3, #56, 28	; 0x380
400168fc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016900:	30300000 	eorscc	r0, r0, r0
40016904:	30307e30 	eorscc	r7, r0, r0, lsr lr
40016908:	33333030 	teqcc	r3, #48	; 0x30
4001690c:	0000001e 	andeq	r0, r0, lr, lsl r0
40016910:	00000000 	andeq	r0, r0, r0
40016914:	63636300 	cmnvs	r3, #0, 6
40016918:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
4001691c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016920:	00000000 	andeq	r0, r0, r0
40016924:	63636300 	cmnvs	r3, #0, 6
40016928:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
4001692c:	00000008 	andeq	r0, r0, r8
40016930:	00000000 	andeq	r0, r0, r0
40016934:	63636300 	cmnvs	r3, #0, 6
40016938:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
4001693c:	00000063 	andeq	r0, r0, r3, rrx
40016940:	00000000 	andeq	r0, r0, r0
40016944:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
40016948:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
4001694c:	00000063 	andeq	r0, r0, r3, rrx
40016950:	00000000 	andeq	r0, r0, r0
40016954:	63636300 	cmnvs	r3, #0, 6
40016958:	3f636363 	svccc	0x00636363
4001695c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016960:	00000000 	andeq	r0, r0, r0
40016964:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
40016968:	6130180c 	teqvs	r0, ip, lsl #16
4001696c:	0000007f 	andeq	r0, r0, pc, ror r0
40016970:	18180e00 	ldmdane	r8, {r9, sl, fp}
40016974:	70181818 	andsvc	r1, r8, r8, lsl r8
40016978:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001697c:	00000e18 	andeq	r0, r0, r8, lsl lr
40016980:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016984:	00181818 	andseq	r1, r8, r8, lsl r8
40016988:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001698c:	00000018 	andeq	r0, r0, r8, lsl r0
40016990:	18187000 	ldmdane	r8, {ip, sp, lr}
40016994:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40016998:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001699c:	00007018 	andeq	r7, r0, r8, lsl r0
400169a0:	00000000 	andeq	r0, r0, r0
400169a4:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
400169b0:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
400169b4:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
400169b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400169bc:	0000007f 	andeq	r0, r0, pc, ror r0
400169c0:	633e0000 	teqvs	lr, #0
400169c4:	60606063 	rsbvs	r6, r0, r3, rrx
400169c8:	63636060 	cmnvs	r3, #96	; 0x60
400169cc:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400169d0:	63630000 	cmnvs	r3, #0
400169d4:	63636300 	cmnvs	r3, #0, 6
400169d8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400169dc:	0000003f 	andeq	r0, r0, pc, lsr r0
400169e0:	180c0600 	stmdane	ip, {r9, sl}
400169e4:	63633e00 	cmnvs	r3, #0, 28
400169e8:	6360607f 	cmnvs	r0, #127	; 0x7f
400169ec:	0000003e 	andeq	r0, r0, lr, lsr r0
400169f0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400169f4:	03633e00 	cmneq	r3, #0, 28
400169f8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
400169fc:	0000003f 	andeq	r0, r0, pc, lsr r0
40016a00:	36360000 	ldrtcc	r0, [r6], -r0
40016a04:	03633e00 	cmneq	r3, #0, 28
40016a08:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016a0c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016a10:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016a14:	03633e00 	cmneq	r3, #0, 28
40016a18:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016a1c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016a20:	1c361c00 	ldcne	12, cr1, [r6], #-0
40016a24:	03633e00 	cmneq	r3, #0, 28
40016a28:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016a2c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016a30:	00000000 	andeq	r0, r0, r0
40016a34:	63633e00 	cmnvs	r3, #0, 28
40016a38:	63606060 	cmnvs	r0, #96	; 0x60
40016a3c:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40016a40:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40016a44:	63633e00 	cmnvs	r3, #0, 28
40016a48:	6360607f 	cmnvs	r0, #127	; 0x7f
40016a4c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016a50:	36360000 	ldrtcc	r0, [r6], -r0
40016a54:	63633e00 	cmnvs	r3, #0, 28
40016a58:	6360607f 	cmnvs	r0, #127	; 0x7f
40016a5c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016a60:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016a64:	63633e00 	cmnvs	r3, #0, 28
40016a68:	6360607f 	cmnvs	r0, #127	; 0x7f
40016a6c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016a70:	66660000 	strbtvs	r0, [r6], -r0
40016a74:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016a78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016a7c:	00000018 	andeq	r0, r0, r8, lsl r0
40016a80:	3c180000 	ldccc	0, cr0, [r8], {-0}
40016a84:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
40016a88:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016a8c:	00000018 	andeq	r0, r0, r8, lsl r0
40016a90:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
40016a94:	1818000c 	ldmdane	r8, {r2, r3}
40016a98:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016a9c:	00000018 	andeq	r0, r0, r8, lsl r0
40016aa0:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
40016aa4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016aa8:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016aac:	00000063 	andeq	r0, r0, r3, rrx
40016ab0:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
40016ab4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ab8:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016abc:	00000063 	andeq	r0, r0, r3, rrx
40016ac0:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
40016ac4:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
40016ac8:	63636060 	cmnvs	r3, #96	; 0x60
40016acc:	0000007f 	andeq	r0, r0, pc, ror r0
40016ad0:	00000000 	andeq	r0, r0, r0
40016ad4:	1b3b6e00 	blne	40ef22dc <__ZI_LIMIT__+0xed9f0c>
40016ad8:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
40016adc:	00000077 	andeq	r0, r0, r7, ror r0
40016ae0:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 40016ae8 <eng8x16+0x928>
40016ae4:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
40016ae8:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
40016aec:	0000006f 	andeq	r0, r0, pc, rrx
40016af0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
40016af4:	63633e00 	cmnvs	r3, #0, 28
40016af8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016afc:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b00:	36360000 	ldrtcc	r0, [r6], -r0
40016b04:	63633e00 	cmnvs	r3, #0, 28
40016b08:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b0c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b10:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016b14:	63633e00 	cmnvs	r3, #0, 28
40016b18:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b1c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b20:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
40016b24:	63636300 	cmnvs	r3, #0, 6
40016b28:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b2c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016b30:	0c183000 	ldceq	0, cr3, [r8], {-0}
40016b34:	63636300 	cmnvs	r3, #0, 6
40016b38:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b3c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016b40:	36360000 	ldrtcc	r0, [r6], -r0
40016b44:	63636300 	cmnvs	r3, #0, 6
40016b48:	3f636363 	svccc	0x00636363
40016b4c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
40016b50:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
40016b54:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b58:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b5c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016b60:	63006363 	movwvs	r6, #867	; 0x363
40016b64:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b68:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b6c:	0000003f 	andeq	r0, r0, pc, lsr r0
40016b70:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40016b74:	6063633e 	rsbvs	r6, r3, lr, lsr r3
40016b78:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
40016b7c:	0000000c 	andeq	r0, r0, ip
40016b80:	361c0000 	ldrcc	r0, [ip], -r0
40016b84:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
40016b88:	73303030 	teqvc	r0, #48	; 0x30
40016b8c:	0000007e 	andeq	r0, r0, lr, ror r0
40016b90:	c3c30000 	bicgt	r0, r3, #0
40016b94:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40016b98:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40016b9c:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ba0:	66fc0000 	ldrbtvs	r0, [ip], r0
40016ba4:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40016ba8:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
40016bac:	000000f3 	strdeq	r0, [r0], -r3
40016bb0:	1b0e0000 	blne	40396bb8 <__ZI_LIMIT__+0x37e7e8>
40016bb4:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
40016bb8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016bbc:	00000070 	andeq	r0, r0, r0, ror r0
40016bc0:	30180c00 	andscc	r0, r8, r0, lsl #24
40016bc4:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
40016bc8:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
40016bcc:	0000003b 	andeq	r0, r0, fp, lsr r0
40016bd0:	30180c00 	andscc	r0, r8, r0, lsl #24
40016bd4:	18183800 	ldmdane	r8, {fp, ip, sp}
40016bd8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016bdc:	0000003c 	andeq	r0, r0, ip, lsr r0
40016be0:	180c0600 	stmdane	ip, {r9, sl}
40016be4:	63633e00 	cmnvs	r3, #0, 28
40016be8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016bec:	0000003e 	andeq	r0, r0, lr, lsr r0
40016bf0:	30180c00 	andscc	r0, r8, r0, lsl #24
40016bf4:	63636300 	cmnvs	r3, #0, 6
40016bf8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016bfc:	0000003f 	andeq	r0, r0, pc, lsr r0
40016c00:	3b6e0000 	blcc	41b96c08 <__ZI_LIMIT__+0x1b7e838>
40016c04:	63637e00 	cmnvs	r3, #0, 28
40016c08:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016c0c:	00000063 	andeq	r0, r0, r3, rrx
40016c10:	63006e3b 	movwvs	r6, #3643	; 0xe3b
40016c14:	6b7b7373 	blvs	41ef39e8 <__ZI_LIMIT__+0x1edb618>
40016c18:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016c1c:	00000063 	andeq	r0, r0, r3, rrx
40016c20:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
40016c24:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40016c30:	6c6c3800 	stclvs	8, cr3, [ip], #-0
40016c34:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
40016c40:	0c0c0000 	stceq	0, cr0, [ip], {-0}
40016c44:	180c0c00 	stmdane	ip, {sl, fp}
40016c48:	63636030 	cmnvs	r3, #48	; 0x30
40016c4c:	0000003e 	andeq	r0, r0, lr, lsr r0
40016c50:	00000000 	andeq	r0, r0, r0
40016c54:	7f000000 	svcvc	0x00000000
40016c58:	60606060 	rsbvs	r6, r0, r0, rrx
40016c5c:	00000060 	andeq	r0, r0, r0, rrx
40016c60:	00000000 	andeq	r0, r0, r0
40016c64:	7f000000 	svcvc	0x00000000
40016c68:	03030303 	movweq	r0, #13059	; 0x3303
40016c6c:	00000003 	andeq	r0, r0, r3
40016c70:	63e06000 	mvnvs	r6, #0
40016c74:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
40016c78:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
40016c7c:	0000001f 	andeq	r0, r0, pc, lsl r0
40016c80:	63e06000 	mvnvs	r6, #0
40016c84:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
40016c88:	3f36de6e 	svccc	0x0036de6e
40016c8c:	00000006 	andeq	r0, r0, r6
40016c90:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40016c94:	18181800 	ldmdane	r8, {fp, ip}
40016c98:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40016c9c:	00000018 	andeq	r0, r0, r8, lsl r0
40016ca0:	1b090000 	blne	40256ca8 <__ZI_LIMIT__+0x23e8d8>
40016ca4:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40016ca8:	1b1b3636 	blne	406e4588 <__ZI_LIMIT__+0x6cc1b8>
40016cac:	00000009 	andeq	r0, r0, r9
40016cb0:	6c480000 	marvs	acc0, r0, r8
40016cb4:	1b36366c 	blne	40da466c <__ZI_LIMIT__+0xd8c29c>
40016cb8:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
40016cbc:	00000048 	andeq	r0, r0, r8, asr #32
40016cc0:	11441144 	cmpne	r4, r4, asr #2
40016cc4:	11441144 	cmpne	r4, r4, asr #2
40016cc8:	11441144 	cmpne	r4, r4, asr #2
40016ccc:	11441144 	cmpne	r4, r4, asr #2
40016cd0:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016cd4:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016cd8:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016cdc:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016ce0:	bbeebbee 	bllt	3fbc5ca0 <GPM4DAT+0x2ebc59bc>
40016ce4:	bbeebbee 	bllt	3fbc5ca4 <GPM4DAT+0x2ebc59c0>
40016ce8:	bbeebbee 	bllt	3fbc5ca8 <GPM4DAT+0x2ebc59c4>
40016cec:	bbeebbee 	bllt	3fbc5cac <GPM4DAT+0x2ebc59c8>
40016cf0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016cf4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016cf8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016cfc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d00:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d04:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
40016d08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d0c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d10:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d14:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016d18:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016d1c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d20:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d24:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40016d28:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d2c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d30:	00000000 	andeq	r0, r0, r0
40016d34:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
40016d38:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d3c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d40:	00000000 	andeq	r0, r0, r0
40016d44:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
40016d48:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016d4c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016d50:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d54:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016d58:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016d5c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d60:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d64:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d68:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d6c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d70:	00000000 	andeq	r0, r0, r0
40016d74:	06fe0000 	ldrbteq	r0, [lr], r0
40016d78:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
40016d7c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d80:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d84:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
40016d88:	000000fe 	strdeq	r0, [r0], -lr
40016d8c:	00000000 	andeq	r0, r0, r0
40016d90:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016d94:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40016da0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016da4:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016da8:	000000f8 	strdeq	r0, [r0], -r8
	...
40016db4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
40016db8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016dbc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016dc0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016dc4:	1f181818 	svcne	0x00181818
	...
40016dd0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016dd4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
40016de4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
40016de8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016dec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016df0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016df4:	1f181818 	svcne	0x00181818
40016df8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016dfc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e00:	00000000 	andeq	r0, r0, r0
40016e04:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016e10:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e14:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016e18:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e1c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e20:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e24:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016e28:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016e2c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016e30:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e34:	37363636 			; <UNDEFINED> instruction: 0x37363636
40016e38:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e3c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e40:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e44:	30373636 	eorscc	r3, r7, r6, lsr r6
40016e48:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
40016e54:	303f0000 	eorscc	r0, pc, r0
40016e58:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016e5c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e60:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e64:	00f73636 	rscseq	r3, r7, r6, lsr r6
40016e68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40016e74:	00ff0000 	rscseq	r0, pc, r0
40016e78:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
40016e7c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e80:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e84:	36373636 			; <UNDEFINED> instruction: 0x36373636
40016e88:	36363637 			; <UNDEFINED> instruction: 0x36363637
40016e8c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016e90:	00000000 	andeq	r0, r0, r0
40016e94:	00ff0000 	rscseq	r0, pc, r0
40016e98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016e9c:	00000000 	andeq	r0, r0, r0
40016ea0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ea4:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016ea8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016eac:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016eb0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016eb4:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016eb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016ebc:	00000000 	andeq	r0, r0, r0
40016ec0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ec4:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
40016ed4:	00ff0000 	rscseq	r0, pc, r0
40016ed8:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40016edc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016ee0:	00000000 	andeq	r0, r0, r0
40016ee4:	ff000000 			; <UNDEFINED> instruction: 0xff000000

40016ee8 <.LANCHOR2>:
40016ee8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016eec:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ef0:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ef4:	3f363636 	svccc	0x00363636
	...
40016f00:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f04:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016f08:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40016f14:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
40016f18:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016f1c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f20:	00000000 	andeq	r0, r0, r0
40016f24:	3f000000 	svccc	0x00000000
40016f28:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f2c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f30:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f34:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016f38:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f3c:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016f40:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f44:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016f48:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40016f4c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f50:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f54:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
40016f64:	1f000000 	svcne	0x00000000
40016f68:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f6c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016f70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016f88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f90:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016f94:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016f98:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016f9c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016fa0:	0f0f0f0f 	svceq	0x000f0f0f
40016fa4:	0f0f0f0f 	svceq	0x000f0f0f
40016fa8:	0f0f0f0f 	svceq	0x000f0f0f
40016fac:	0f0f0f0f 	svceq	0x000f0f0f
40016fb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016fb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016fc4:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
40016fc8:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
40016fcc:	0000003b 	andeq	r0, r0, fp, lsr r0
40016fd0:	663c0000 	ldrtvs	r0, [ip], -r0
40016fd4:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
40016fd8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016fdc:	6060607c 	rsbvs	r6, r0, ip, ror r0
40016fe0:	637f0000 	cmnvs	pc, #0
40016fe4:	60606063 	rsbvs	r6, r0, r3, rrx
40016fe8:	60606060 	rsbvs	r6, r0, r0, rrx
40016fec:	00000060 	andeq	r0, r0, r0, rrx
40016ff0:	00000000 	andeq	r0, r0, r0
40016ff4:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
40016ff8:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016ffc:	00000036 	andeq	r0, r0, r6, lsr r0
40017000:	637f0000 	cmnvs	pc, #0
40017004:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
40017008:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
4001700c:	0000007f 	andeq	r0, r0, pc, ror r0
40017010:	00000000 	andeq	r0, r0, r0
40017014:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
40017018:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001701c:	0000003c 	andeq	r0, r0, ip, lsr r0
40017020:	00000000 	andeq	r0, r0, r0
40017024:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40017028:	76666666 	strbtvc	r6, [r6], -r6, ror #12
4001702c:	6060607f 	rsbvs	r6, r0, pc, ror r0
40017030:	00000000 	andeq	r0, r0, r0
40017034:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40017038:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001703c:	0000000c 	andeq	r0, r0, ip
40017040:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
40017044:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40017048:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
4001704c:	0000007e 	andeq	r0, r0, lr, ror r0
40017050:	663c0000 	ldrtvs	r0, [ip], -r0
40017054:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40017058:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001705c:	0000003c 	andeq	r0, r0, ip, lsr r0
40017060:	633e0000 	teqvs	lr, #0
40017064:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40017068:	36363677 			; <UNDEFINED> instruction: 0x36363677
4001706c:	00000077 	andeq	r0, r0, r7, ror r0
40017070:	1b0e0000 	blne	40397078 <__ZI_LIMIT__+0x37eca8>
40017074:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40017078:	66666666 	strbtvs	r6, [r6], -r6, ror #12
4001707c:	0000003c 	andeq	r0, r0, ip, lsr r0
40017080:	00000000 	andeq	r0, r0, r0
40017084:	6b7f3600 	blvs	41fe488c <__ZI_LIMIT__+0x1fcc4bc>
40017088:	0000367f 	andeq	r3, r0, pc, ror r6
4001708c:	00000000 	andeq	r0, r0, r0
40017090:	06060000 	streq	r0, [r6], -r0
40017094:	6f673e1e 	svcvs	0x00673e1e
40017098:	3e737b7f 	vmovcc.s8	r7, d3[7]
4001709c:	0030303c 	eorseq	r3, r0, ip, lsr r0
400170a0:	1f000000 	svcne	0x00000000
400170a4:	7f606030 	svcvc	0x00606030
400170a8:	1f306060 	svcne	0x00306060
400170ac:	00000000 	andeq	r0, r0, r0
400170b0:	633e0000 	teqvs	lr, #0
400170b4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400170b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400170bc:	00000063 	andeq	r0, r0, r3, rrx
400170c0:	00000000 	andeq	r0, r0, r0
400170c4:	7f00007f 	svcvc	0x0000007f
400170c8:	007f0000 	rsbseq	r0, pc, r0
	...
400170d4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
400170d8:	00181818 	andseq	r1, r8, r8, lsl r8
400170dc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400170e0:	30600000 	rsbcc	r0, r0, r0
400170e4:	0c060c18 	stceq	12, cr0, [r6], {24}
400170e8:	00603018 	rsbeq	r3, r0, r8, lsl r0
400170ec:	0000007e 	andeq	r0, r0, lr, ror r0
400170f0:	0c060000 	stceq	0, cr0, [r6], {-0}
400170f4:	30603018 	rsbcc	r3, r0, r8, lsl r0
400170f8:	00060c18 	andeq	r0, r6, r8, lsl ip
400170fc:	0000007e 	andeq	r0, r0, lr, ror r0
40017100:	1b0e0000 	blne	40397108 <__ZI_LIMIT__+0x37ed38>
40017104:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017108:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001710c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017110:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017114:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40017118:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
4001711c:	00000070 	andeq	r0, r0, r0, ror r0
40017120:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40017124:	ff000018 			; <UNDEFINED> instruction: 0xff000018
40017128:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
40017134:	700edb70 	andvc	sp, lr, r0, ror fp
40017138:	00000edb 	ldrdeq	r0, [r0], -fp
4001713c:	00000000 	andeq	r0, r0, r0
40017140:	361c0000 	ldrcc	r0, [ip], -r0
40017144:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
40017154:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40017158:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
40017164:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40017168:	00000018 	andeq	r0, r0, r8, lsl r0
4001716c:	00000000 	andeq	r0, r0, r0
40017170:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
40017174:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40017178:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
4001717c:	0000000c 	andeq	r0, r0, ip
40017180:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
40017184:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40017190:	0c6c3800 	stcleq	8, cr3, [ip], #-0
40017194:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
400171a4:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
400171a8:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

400171c0 <_ctype_>:
400171c0:	20202000 	eorcs	r2, r0, r0
400171c4:	20202020 	eorcs	r2, r0, r0, lsr #32
400171c8:	28282020 	stmdacs	r8!, {r5, sp}
400171cc:	20282828 	eorcs	r2, r8, r8, lsr #16
400171d0:	20202020 	eorcs	r2, r0, r0, lsr #32
400171d4:	20202020 	eorcs	r2, r0, r0, lsr #32
400171d8:	20202020 	eorcs	r2, r0, r0, lsr #32
400171dc:	20202020 	eorcs	r2, r0, r0, lsr #32
400171e0:	10108820 	andsne	r8, r0, r0, lsr #16
400171e4:	10101010 	andsne	r1, r0, r0, lsl r0
400171e8:	10101010 	andsne	r1, r0, r0, lsl r0
400171ec:	10101010 	andsne	r1, r0, r0, lsl r0
400171f0:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
400171f4:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
400171f8:	10040404 	andne	r0, r4, r4, lsl #8
400171fc:	10101010 	andsne	r1, r0, r0, lsl r0
40017200:	41411010 	cmpmi	r1, r0, lsl r0
40017204:	41414141 	cmpmi	r1, r1, asr #2
40017208:	01010101 	tsteq	r1, r1, lsl #2
4001720c:	01010101 	tsteq	r1, r1, lsl #2
40017210:	01010101 	tsteq	r1, r1, lsl #2
40017214:	01010101 	tsteq	r1, r1, lsl #2
40017218:	01010101 	tsteq	r1, r1, lsl #2
4001721c:	10101010 	andsne	r1, r0, r0, lsl r0
40017220:	42421010 	submi	r1, r2, #16
40017224:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40017228:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001722c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017230:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017234:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017238:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001723c:	10101010 	andsne	r1, r0, r0, lsl r0
40017240:	00000020 	andeq	r0, r0, r0, lsr #32
	...

400172c4 <_global_impure_ptr>:
400172c4:	40017a00 	andmi	r7, r1, r0, lsl #20

400172c8 <blanks.6744>:
400172c8:	20202020 	eorcs	r2, r0, r0, lsr #32
400172cc:	20202020 	eorcs	r2, r0, r0, lsr #32
400172d0:	20202020 	eorcs	r2, r0, r0, lsr #32
400172d4:	20202020 	eorcs	r2, r0, r0, lsr #32

400172d8 <zeroes.6745>:
400172d8:	30303030 	eorscc	r3, r0, r0, lsr r0
400172dc:	30303030 	eorscc	r3, r0, r0, lsr r0
400172e0:	30303030 	eorscc	r3, r0, r0, lsr r0
400172e4:	30303030 	eorscc	r3, r0, r0, lsr r0

400172e8 <p05.5289>:
400172e8:	00000005 	andeq	r0, r0, r5
400172ec:	00000019 	andeq	r0, r0, r9, lsl r0
400172f0:	0000007d 	andeq	r0, r0, sp, ror r0
400172f4:	00000000 	andeq	r0, r0, r0

400172f8 <__mprec_tens>:
400172f8:	00000000 	andeq	r0, r0, r0
400172fc:	3ff00000 	svccc	0x00f00000	; IMB
40017300:	00000000 	andeq	r0, r0, r0
40017304:	40240000 	eormi	r0, r4, r0
40017308:	00000000 	andeq	r0, r0, r0
4001730c:	40590000 	subsmi	r0, r9, r0
40017310:	00000000 	andeq	r0, r0, r0
40017314:	408f4000 	addmi	r4, pc, r0
40017318:	00000000 	andeq	r0, r0, r0
4001731c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40017320:	00000000 	andeq	r0, r0, r0
40017324:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40017328:	00000000 	andeq	r0, r0, r0
4001732c:	412e8480 	smlawbmi	lr, r0, r4, r8
40017330:	00000000 	andeq	r0, r0, r0
40017334:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40017338:	00000000 	andeq	r0, r0, r0
4001733c:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40017340:	00000000 	andeq	r0, r0, r0
40017344:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40017348:	20000000 	andcs	r0, r0, r0
4001734c:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40017350:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40017354:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40017358:	a2000000 	andge	r0, r0, #0
4001735c:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40017360:	e5400000 	strb	r0, [r0, #-0]
40017364:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40017368:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
4001736c:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40017370:	26340000 	ldrtcs	r0, [r4], -r0
40017374:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40017378:	37e08000 	strbcc	r8, [r0, r0]!
4001737c:	4341c379 	movtmi	ip, #4985	; 0x1379
40017380:	85d8a000 	ldrbhi	sl, [r8]
40017384:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40017388:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
4001738c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40017390:	60913d00 	addsvs	r3, r1, r0, lsl #26
40017394:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40017398:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
4001739c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
400173a0:	d6e2ef50 	usatle	lr, #2, r0, asr #30
400173a4:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
400173a8:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
400173ac:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
400173b0:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
400173b4:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
400173b8:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
400173bc:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

400173c0 <__mprec_tinytens>:
400173c0:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
400173c4:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
400173c8:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
400173cc:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
400173d0:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
400173d4:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
400173d8:	cf8c979d 	svcgt	0x008c979d
400173dc:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
400173e0:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
400173e4:	0ac80628 	beq	3f218c8c <GPM4DAT+0x2e2189a8>

400173e8 <__mprec_bigtens>:
400173e8:	37e08000 	strbcc	r8, [r0, r0]!
400173ec:	4341c379 	movtmi	ip, #4985	; 0x1379
400173f0:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
400173f4:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
400173f8:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
400173fc:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40017400:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40017404:	5a827748 	bpl	3e0b512c <GPM4DAT+0x2d0b4e48>
40017408:	7f73bf3c 	svcvc	0x0073bf3c
4001740c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40017410 <blanks.6688>:
40017410:	20202020 	eorcs	r2, r0, r0, lsr #32
40017414:	20202020 	eorcs	r2, r0, r0, lsr #32
40017418:	20202020 	eorcs	r2, r0, r0, lsr #32
4001741c:	20202020 	eorcs	r2, r0, r0, lsr #32

40017420 <zeroes.6689>:
40017420:	30303030 	eorscc	r3, r0, r0, lsr r0
40017424:	30303030 	eorscc	r3, r0, r0, lsr r0
40017428:	30303030 	eorscc	r3, r0, r0, lsr r0
4001742c:	30303030 	eorscc	r3, r0, r0, lsr r0
40017430:	61766e49 	cmnvs	r6, r9, asr #28
40017434:	5f64696c 	svcpl	0x0064696c
40017438:	0a525349 	beq	414ac164 <__ZI_LIMIT__+0x1493d94>
4001743c:	00000000 	andeq	r0, r0, r0
40017440:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40017444:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
40017448:	0a632520 	beq	418e08d0 <__ZI_LIMIT__+0x18c8500>
4001744c:	00000000 	andeq	r0, r0, r0
40017450:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
40017454:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40017458:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
4001745c:	0000000a 	andeq	r0, r0, sl
40017460:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017464:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
40017468:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
4001746c:	0000000a 	andeq	r0, r0, sl
40017470:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40017474:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40017478:	6f697470 	svcvs	0x00697470
4001747c:	5b40206e 	blpl	4101f63c <__ZI_LIMIT__+0x100726c>
40017480:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017484:	6f4d0a5d 	svcvs	0x004d0a5d
40017488:	305b6564 	subscc	r6, fp, r4, ror #10
4001748c:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017490:	0000000a 	andeq	r0, r0, sl
40017494:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40017498:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
4001749c:	6f432064 	svcvs	0x00432064
400174a0:	56206564 	strtpl	r6, [r0], -r4, ror #10
400174a4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
400174a8:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
400174ac:	000a5d58 	andeq	r5, sl, r8, asr sp
400174b0:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
400174b4:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
400174b8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
400174bc:	40206e6f 	eormi	r6, r0, pc, ror #28
400174c0:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
400174c4:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
400174c8:	5b65646f 	blpl	4197068c <__ZI_LIMIT__+0x19582bc>
400174cc:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
400174d0:	00000a5d 	andeq	r0, r0, sp, asr sl
400174d4:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
400174d8:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
400174dc:	4120746c 	teqmi	r0, ip, ror #8
400174e0:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
400174e4:	305b7373 	subscc	r7, fp, r3, ror r3
400174e8:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
400174ec:	0000000a 	andeq	r0, r0, sl
400174f0:	73616552 	cmnvc	r1, #343932928	; 0x14800000
400174f4:	305b6e6f 	subscc	r6, fp, pc, ror #28
400174f8:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
400174fc:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 400174dc <zeroes.6689+0xbc>
40017500:	5b6e6961 	blpl	41bb1a8c <__ZI_LIMIT__+0x1b996bc>
40017504:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017508:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
4001750c:	30286461 	eorcc	r6, r8, r1, ror #8
40017510:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40017514:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40017518:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
4001751c:	410a5d64 	tstmi	sl, r4, ror #26
40017520:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40017524:	646f6365 	strbtvs	r6, [pc], #-869	; 4001752c <zeroes.6689+0x10c>
40017528:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
4001752c:	616c532f 	cmnvs	ip, pc, lsr #6
40017530:	31286576 	teqcc	r8, r6, ror r5
40017534:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40017538:	00000a5d 	andeq	r0, r0, sp, asr sl
4001753c:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40017540:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40017544:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40017548:	40206e6f 	eormi	r6, r0, pc, ror #28
4001754c:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40017550:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40017554:	5b65646f 	blpl	41970718 <__ZI_LIMIT__+0x1958348>
40017558:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4001755c:	00000a5d 	andeq	r0, r0, sp, asr sl
40017560:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40017564:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40017568:	4120746c 	teqmi	r0, ip, ror #8
4001756c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40017570:	305b7373 	subscc	r7, fp, r3, ror r3
40017574:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017578:	0000000a 	andeq	r0, r0, sl
4001757c:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40017580:	305b6e6f 	subscc	r6, fp, pc, ror #28
40017584:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017588:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
4001758c:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40017590:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40017594:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40017598:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
4001759c:	5b293128 	blpl	40a63a44 <__ZI_LIMIT__+0xa4b674>
400175a0:	0a5d6425 	beq	4177063c <__ZI_LIMIT__+0x175826c>
400175a4:	00000000 	andeq	r0, r0, r0
400175a8:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
400175ac:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
400175b0:	6f697470 	svcvs	0x00697470
400175b4:	5b40206e 	blpl	4101f774 <__ZI_LIMIT__+0x10073a4>
400175b8:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
400175bc:	6f4d0a5d 	svcvs	0x004d0a5d
400175c0:	305b6564 	subscc	r6, fp, r4, ror #10
400175c4:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
400175c8:	0000000a 	andeq	r0, r0, sl
400175cc:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
400175d0:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
400175d4:	000a5d75 	andeq	r5, sl, r5, ror sp
400175d8:	495b200a 	ldmdbmi	fp, {r1, r3, sp}^
400175dc:	5d4f464e 	stclpl	6, cr4, [pc, #-312]	; 400174ac <zeroes.6689+0x8c>
400175e0:	494e4920 	stmdbmi	lr, {r5, r8, fp, lr}^
400175e4:	50412054 	subpl	r2, r1, r4, asr r0
400175e8:	000a2050 	andeq	r2, sl, r0, asr r0
400175ec:	5050410a 	subspl	r4, r0, sl, lsl #2
400175f0:	73206425 	teqvc	r0, #620756992	; 0x25000000
400175f4:	000a7465 	andeq	r7, sl, r5, ror #8
400175f8:	5454200a 	ldrbpl	r2, [r4], #-10
400175fc:	64255242 	strtvs	r5, [r5], #-578	; 0xfffffdbe
40017600:	74657320 	strbtvc	r7, [r5], #-800	; 0xfffffce0
40017604:	0a782520 	beq	41e20a8c <__ZI_LIMIT__+0x1e086bc>
40017608:	00000000 	andeq	r0, r0, r0
4001760c:	30505041 	subscc	r5, r0, r1, asr #32
40017610:	41545320 	cmpmi	r4, r0, lsr #6
40017614:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40017618:	00747365 	rsbseq	r7, r4, r5, ror #6
4001761c:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40017620:	202c7823 	eorcs	r7, ip, r3, lsr #16
40017624:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40017628:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
4001762c:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40017630:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40017634:	0a64253d 	beq	41920b30 <__ZI_LIMIT__+0x1908760>
40017638:	00000000 	andeq	r0, r0, r0
4001763c:	20534f0a 	subscs	r4, r3, sl, lsl #30
40017640:	706d6554 	rsbvc	r6, sp, r4, asr r5
40017644:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
40017648:	0000000a 	andeq	r0, r0, sl
4001764c:	6e65200a 	cdpvs	0, 6, cr2, cr5, cr10, {0}
40017650:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
40017654:	0a207469 	beq	40834800 <__ZI_LIMIT__+0x81c430>
40017658:	00000000 	andeq	r0, r0, r0
4001765c:	7061200a 	rsbvc	r2, r1, sl
40017660:	72203070 	eorvc	r3, r0, #112	; 0x70
40017664:	3a206425 	bcc	40830700 <__ZI_LIMIT__+0x818330>
40017668:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
4001766c:	20092c78 	andcs	r2, r9, r8, ror ip
40017670:	31707061 	cmncc	r0, r1, rrx
40017674:	64257220 	strtvs	r7, [r5], #-544	; 0xfffffde0
40017678:	30203a20 	eorcc	r3, r0, r0, lsr #20
4001767c:	20782578 	rsbscs	r2, r8, r8, ror r5
40017680:	0000000a 	andeq	r0, r0, sl
40017684:	2d2d2d0a 	stccs	13, cr2, [sp, #-40]!	; 0xffffffd8
40017688:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4001768c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40017690:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40017694:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
40017698:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4001769c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
400176a0:	0a2d2d2d 	beq	40b62b5c <__ZI_LIMIT__+0xb4a78c>
400176a4:	00000000 	andeq	r0, r0, r0
400176a8:	00082008 	andeq	r2, r8, r8
400176ac:	00000043 	andeq	r0, r0, r3, asr #32
400176b0:	00464e49 	subeq	r4, r6, r9, asr #28
400176b4:	00666e69 	rsbeq	r6, r6, r9, ror #28
400176b8:	004e414e 	subeq	r4, lr, lr, asr #2
400176bc:	006e616e 	rsbeq	r6, lr, lr, ror #2
400176c0:	33323130 	teqcc	r2, #48, 2
400176c4:	37363534 			; <UNDEFINED> instruction: 0x37363534
400176c8:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
400176cc:	46454443 	strbmi	r4, [r5], -r3, asr #8
400176d0:	00000000 	andeq	r0, r0, r0
400176d4:	33323130 	teqcc	r2, #48, 2
400176d8:	37363534 			; <UNDEFINED> instruction: 0x37363534
400176dc:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
400176e0:	66656463 	strbtvs	r6, [r5], -r3, ror #8
400176e4:	00000000 	andeq	r0, r0, r0
400176e8:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
400176ec:	0000296c 	andeq	r2, r0, ip, ror #18
400176f0:	00000030 	andeq	r0, r0, r0, lsr r0
400176f4:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
400176f8:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
400176fc:	00000000 	andeq	r0, r0, r0
40017700:	004e614e 	subeq	r6, lr, lr, asr #2
40017704:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
40017708:	00000058 	andeq	r0, r0, r8, asr r0
4001770c:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

40017710 <.ARM.exidx>:
40017710:	7fff6e70 	svcvc	0x00ff6e70
40017714:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

40017718 <ISR_Vector>:
40017718:	40000194 	mulmi	r0, r4, r1
4001771c:	40000194 	mulmi	r0, r4, r1
40017720:	40000194 	mulmi	r0, r4, r1
40017724:	40000194 	mulmi	r0, r4, r1
40017728:	40000194 	mulmi	r0, r4, r1
4001772c:	40000194 	mulmi	r0, r4, r1
40017730:	40000194 	mulmi	r0, r4, r1
40017734:	40000194 	mulmi	r0, r4, r1
40017738:	40000194 	mulmi	r0, r4, r1
4001773c:	40000194 	mulmi	r0, r4, r1
40017740:	40000194 	mulmi	r0, r4, r1
40017744:	40000194 	mulmi	r0, r4, r1
40017748:	40000194 	mulmi	r0, r4, r1
4001774c:	40000194 	mulmi	r0, r4, r1
40017750:	40000194 	mulmi	r0, r4, r1
40017754:	40000194 	mulmi	r0, r4, r1
40017758:	40000194 	mulmi	r0, r4, r1
4001775c:	40000194 	mulmi	r0, r4, r1
40017760:	40000194 	mulmi	r0, r4, r1
40017764:	40000194 	mulmi	r0, r4, r1
40017768:	40000194 	mulmi	r0, r4, r1
4001776c:	40000194 	mulmi	r0, r4, r1
40017770:	40000194 	mulmi	r0, r4, r1
40017774:	40000194 	mulmi	r0, r4, r1
40017778:	40000194 	mulmi	r0, r4, r1
4001777c:	40000194 	mulmi	r0, r4, r1
40017780:	40000194 	mulmi	r0, r4, r1
40017784:	40000194 	mulmi	r0, r4, r1
40017788:	40000194 	mulmi	r0, r4, r1
4001778c:	40000194 	mulmi	r0, r4, r1
40017790:	40000194 	mulmi	r0, r4, r1
40017794:	40000194 	mulmi	r0, r4, r1
40017798:	40000194 	mulmi	r0, r4, r1
4001779c:	40000194 	mulmi	r0, r4, r1
400177a0:	40000194 	mulmi	r0, r4, r1
400177a4:	40000194 	mulmi	r0, r4, r1
400177a8:	40000194 	mulmi	r0, r4, r1
400177ac:	40000194 	mulmi	r0, r4, r1
400177b0:	40000194 	mulmi	r0, r4, r1
400177b4:	40000194 	mulmi	r0, r4, r1
400177b8:	40000194 	mulmi	r0, r4, r1
400177bc:	40000194 	mulmi	r0, r4, r1
400177c0:	40000194 	mulmi	r0, r4, r1
400177c4:	40000194 	mulmi	r0, r4, r1
400177c8:	40000194 	mulmi	r0, r4, r1
400177cc:	40000194 	mulmi	r0, r4, r1
400177d0:	40000194 	mulmi	r0, r4, r1
400177d4:	40000194 	mulmi	r0, r4, r1
400177d8:	40000194 	mulmi	r0, r4, r1
400177dc:	40000194 	mulmi	r0, r4, r1
400177e0:	40000194 	mulmi	r0, r4, r1
400177e4:	40000314 	andmi	r0, r0, r4, lsl r3
400177e8:	40000364 	andmi	r0, r0, r4, ror #6
400177ec:	40000194 	mulmi	r0, r4, r1
400177f0:	40000194 	mulmi	r0, r4, r1
400177f4:	40000194 	mulmi	r0, r4, r1
400177f8:	40000194 	mulmi	r0, r4, r1
400177fc:	40000194 	mulmi	r0, r4, r1
40017800:	40000194 	mulmi	r0, r4, r1
40017804:	40000194 	mulmi	r0, r4, r1
40017808:	40000194 	mulmi	r0, r4, r1
4001780c:	40000194 	mulmi	r0, r4, r1
40017810:	40000194 	mulmi	r0, r4, r1
40017814:	40000194 	mulmi	r0, r4, r1
40017818:	40000194 	mulmi	r0, r4, r1
4001781c:	40000194 	mulmi	r0, r4, r1
40017820:	40000194 	mulmi	r0, r4, r1
40017824:	40000194 	mulmi	r0, r4, r1
40017828:	40000194 	mulmi	r0, r4, r1
4001782c:	40005ed4 	ldrdmi	r5, [r0], -r4
40017830:	40000194 	mulmi	r0, r4, r1
40017834:	40000194 	mulmi	r0, r4, r1
40017838:	40000194 	mulmi	r0, r4, r1
4001783c:	40000194 	mulmi	r0, r4, r1
40017840:	40000194 	mulmi	r0, r4, r1
40017844:	40000194 	mulmi	r0, r4, r1
40017848:	40000194 	mulmi	r0, r4, r1
4001784c:	40000194 	mulmi	r0, r4, r1
40017850:	40000194 	mulmi	r0, r4, r1
40017854:	40000194 	mulmi	r0, r4, r1
40017858:	40000194 	mulmi	r0, r4, r1
4001785c:	40000194 	mulmi	r0, r4, r1
40017860:	40000194 	mulmi	r0, r4, r1
40017864:	40000194 	mulmi	r0, r4, r1
40017868:	40000194 	mulmi	r0, r4, r1
4001786c:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
40017870:	40000194 	mulmi	r0, r4, r1
40017874:	40000194 	mulmi	r0, r4, r1
40017878:	40000194 	mulmi	r0, r4, r1
4001787c:	40000194 	mulmi	r0, r4, r1
40017880:	40000194 	mulmi	r0, r4, r1
40017884:	40000194 	mulmi	r0, r4, r1
40017888:	40000194 	mulmi	r0, r4, r1
4001788c:	40000194 	mulmi	r0, r4, r1
40017890:	40000194 	mulmi	r0, r4, r1
40017894:	40000194 	mulmi	r0, r4, r1
40017898:	40000194 	mulmi	r0, r4, r1
4001789c:	40000194 	mulmi	r0, r4, r1
400178a0:	40000194 	mulmi	r0, r4, r1
400178a4:	40000194 	mulmi	r0, r4, r1
400178a8:	40000194 	mulmi	r0, r4, r1
400178ac:	40000194 	mulmi	r0, r4, r1
400178b0:	40000194 	mulmi	r0, r4, r1
400178b4:	40000194 	mulmi	r0, r4, r1
400178b8:	40000194 	mulmi	r0, r4, r1
400178bc:	40000194 	mulmi	r0, r4, r1
400178c0:	40000194 	mulmi	r0, r4, r1
400178c4:	400001c0 	andmi	r0, r0, r0, asr #3
400178c8:	40000194 	mulmi	r0, r4, r1
400178cc:	40000194 	mulmi	r0, r4, r1
400178d0:	40000194 	mulmi	r0, r4, r1
400178d4:	40000194 	mulmi	r0, r4, r1
400178d8:	40000194 	mulmi	r0, r4, r1
400178dc:	40000194 	mulmi	r0, r4, r1
400178e0:	40000194 	mulmi	r0, r4, r1
400178e4:	40000194 	mulmi	r0, r4, r1
400178e8:	40000194 	mulmi	r0, r4, r1
400178ec:	40000194 	mulmi	r0, r4, r1
400178f0:	40000194 	mulmi	r0, r4, r1
400178f4:	40000194 	mulmi	r0, r4, r1

400178f8 <ram>:
400178f8:	44100000 	ldrmi	r0, [r0], #-0
400178fc:	44500000 	ldrbmi	r0, [r0], #-0

40017900 <stackBase>:
40017900:	44a00000 	strtmi	r0, [r0], #0
40017904:	44b00000 	ldrtmi	r0, [r0], #0

40017908 <sizeApp>:
40017908:	00400000 	subeq	r0, r0, r0
4001790c:	00400000 	subeq	r0, r0, r0

40017910 <stackLimit>:
40017910:	44900000 	ldrmi	r0, [r0], #0
40017914:	44a00000 	strtmi	r0, [r0], #0

40017918 <ICCICR>:
40017918:	10480000 	subne	r0, r8, r0
4001791c:	10484000 	subne	r4, r8, r0
40017920:	10488000 	subne	r8, r8, r0
40017924:	1048c000 	subne	ip, r8, r0

40017928 <ICCPMR>:
40017928:	10480004 	subne	r0, r8, r4
4001792c:	10484004 	subne	r4, r8, r4
40017930:	10488004 	subne	r8, r8, r4
40017934:	1048c004 	subne	ip, r8, r4

40017938 <ICDISER0>:
40017938:	10490100 	subne	r0, r9, r0, lsl #2
4001793c:	10494100 	subne	r4, r9, r0, lsl #2
40017940:	10498100 	subne	r8, r9, r0, lsl #2
40017944:	1049c100 	subne	ip, r9, r0, lsl #2

40017948 <ICDISERn>:
40017948:	00000000 	andeq	r0, r0, r0
4001794c:	10490104 	subne	r0, r9, r4, lsl #2
40017950:	10490108 	subne	r0, r9, r8, lsl #2
40017954:	1049010c 	subne	r0, r9, ip, lsl #2

40017958 <ICDICER0>:
40017958:	10490180 	subne	r0, r9, r0, lsl #3
4001795c:	10494180 	subne	r4, r9, r0, lsl #3
40017960:	10498180 	subne	r8, r9, r0, lsl #3
40017964:	1049c180 	subne	ip, r9, r0, lsl #3

40017968 <ICDICERn>:
40017968:	00000000 	andeq	r0, r0, r0
4001796c:	10490184 	subne	r0, r9, r4, lsl #3
40017970:	10490188 	subne	r0, r9, r8, lsl #3
40017974:	1049018c 	subne	r0, r9, ip, lsl #3

40017978 <ICDIPR0>:
40017978:	10490400 	subne	r0, r9, r0, lsl #8
4001797c:	10494400 	subne	r4, r9, r0, lsl #8
40017980:	10498400 	subne	r8, r9, r0, lsl #8
40017984:	1049c400 	subne	ip, r9, r0, lsl #8

40017988 <ICDIPTR0>:
40017988:	10490800 	subne	r0, r9, r0, lsl #16
4001798c:	10494800 	subne	r4, r9, r0, lsl #16
40017990:	10498800 	subne	r8, r9, r0, lsl #16
40017994:	1049c800 	subne	ip, r9, r0, lsl #16

40017998 <ICDICPR0>:
40017998:	10490280 	subne	r0, r9, r0, lsl #5
4001799c:	10494280 	subne	r4, r9, r0, lsl #5
400179a0:	10498280 	subne	r8, r9, r0, lsl #5
400179a4:	1049c280 	subne	ip, r9, r0, lsl #5

400179a8 <ICCIAR>:
400179a8:	1048000c 	subne	r0, r8, ip
400179ac:	1048400c 	subne	r4, r8, ip
400179b0:	1048800c 	subne	r8, r8, ip
400179b4:	1048c00c 	subne	ip, r8, ip

400179b8 <ICCEOIR>:
400179b8:	10480010 	subne	r0, r8, r0, lsl r0
400179bc:	10484010 	subne	r4, r8, r0, lsl r0
400179c0:	10488010 	subne	r8, r8, r0, lsl r0
400179c4:	1048c010 	subne	ip, r8, r0, lsl r0

400179c8 <ArrFbSel>:
400179c8:	4b000000 	blmi	400179d0 <ArrFbSel+0x8>
400179cc:	4b400000 	blmi	410179d4 <__ZI_LIMIT__+0xfff604>
400179d0:	4b800000 	blmi	3e0179d8 <GPM4DAT+0x2d0176f4>
400179d4:	4bc00000 	blmi	3f0179dc <GPM4DAT+0x2e0176f8>
400179d8:	4c000000 	stcmi	0, cr0, [r0], {-0}
400179dc:	4c400000 	marmi	acc0, r0, r0
400179e0:	4c800000 	stcmi	0, cr0, [r0], {0}
400179e4:	4cc00000 	stclmi	0, cr0, [r0], {0}
400179e8:	4d000000 	stcmi	0, cr0, [r0, #-0]
400179ec:	4d400000 	stclmi	0, cr0, [r0, #-0]

400179f0 <__ctype_ptr__>:
400179f0:	400171c0 	andmi	r7, r1, r0, asr #3
400179f4:	00000000 	andeq	r0, r0, r0

400179f8 <_impure_ptr>:
400179f8:	40017a00 	andmi	r7, r1, r0, lsl #20
400179fc:	00000000 	andeq	r0, r0, r0

40017a00 <impure_data>:
40017a00:	00000000 	andeq	r0, r0, r0
40017a04:	40017cec 	andmi	r7, r1, ip, ror #25
40017a08:	40017d54 	andmi	r7, r1, r4, asr sp
40017a0c:	40017dbc 			; <UNDEFINED> instruction: 0x40017dbc
	...
40017a34:	400176ac 	andmi	r7, r1, ip, lsr #13
	...
40017aa8:	00000001 	andeq	r0, r0, r1
40017aac:	00000000 	andeq	r0, r0, r0
40017ab0:	abcd330e 	blge	3f3646f0 <GPM4DAT+0x2e36440c>
40017ab4:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
40017ab8:	0005deec 	andeq	sp, r5, ip, ror #29
40017abc:	0000000b 	andeq	r0, r0, fp
	...

40017e28 <lc_ctype_charset>:
40017e28:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017e2c:	00000049 	andeq	r0, r0, r9, asr #32
	...

40017e48 <__mb_cur_max>:
40017e48:	00000001 	andeq	r0, r0, r1

40017e4c <lc_message_charset>:
40017e4c:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017e50:	00000049 	andeq	r0, r0, r9, asr #32
	...

40017e6c <lconv>:
40017e6c:	4001770c 	andmi	r7, r1, ip, lsl #14
40017e70:	40017658 	andmi	r7, r1, r8, asr r6
40017e74:	40017658 	andmi	r7, r1, r8, asr r6
40017e78:	40017658 	andmi	r7, r1, r8, asr r6
40017e7c:	40017658 	andmi	r7, r1, r8, asr r6
40017e80:	40017658 	andmi	r7, r1, r8, asr r6
40017e84:	40017658 	andmi	r7, r1, r8, asr r6
40017e88:	40017658 	andmi	r7, r1, r8, asr r6
40017e8c:	40017658 	andmi	r7, r1, r8, asr r6
40017e90:	40017658 	andmi	r7, r1, r8, asr r6
40017e94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ea0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

40017ea4 <__malloc_av_>:
	...
40017eac:	40017ea4 	andmi	r7, r1, r4, lsr #29
40017eb0:	40017ea4 	andmi	r7, r1, r4, lsr #29
40017eb4:	40017eac 	andmi	r7, r1, ip, lsr #29
40017eb8:	40017eac 	andmi	r7, r1, ip, lsr #29
40017ebc:	40017eb4 			; <UNDEFINED> instruction: 0x40017eb4
40017ec0:	40017eb4 			; <UNDEFINED> instruction: 0x40017eb4
40017ec4:	40017ebc 			; <UNDEFINED> instruction: 0x40017ebc
40017ec8:	40017ebc 			; <UNDEFINED> instruction: 0x40017ebc
40017ecc:	40017ec4 	andmi	r7, r1, r4, asr #29
40017ed0:	40017ec4 	andmi	r7, r1, r4, asr #29
40017ed4:	40017ecc 	andmi	r7, r1, ip, asr #29
40017ed8:	40017ecc 	andmi	r7, r1, ip, asr #29
40017edc:	40017ed4 	ldrdmi	r7, [r1], -r4
40017ee0:	40017ed4 	ldrdmi	r7, [r1], -r4
40017ee4:	40017edc 	ldrdmi	r7, [r1], -ip
40017ee8:	40017edc 	ldrdmi	r7, [r1], -ip
40017eec:	40017ee4 	andmi	r7, r1, r4, ror #29
40017ef0:	40017ee4 	andmi	r7, r1, r4, ror #29
40017ef4:	40017eec 	andmi	r7, r1, ip, ror #29
40017ef8:	40017eec 	andmi	r7, r1, ip, ror #29
40017efc:	40017ef4 	strdmi	r7, [r1], -r4
40017f00:	40017ef4 	strdmi	r7, [r1], -r4
40017f04:	40017efc 	strdmi	r7, [r1], -ip
40017f08:	40017efc 	strdmi	r7, [r1], -ip
40017f0c:	40017f04 	andmi	r7, r1, r4, lsl #30
40017f10:	40017f04 	andmi	r7, r1, r4, lsl #30
40017f14:	40017f0c 	andmi	r7, r1, ip, lsl #30
40017f18:	40017f0c 	andmi	r7, r1, ip, lsl #30
40017f1c:	40017f14 	andmi	r7, r1, r4, lsl pc
40017f20:	40017f14 	andmi	r7, r1, r4, lsl pc
40017f24:	40017f1c 	andmi	r7, r1, ip, lsl pc
40017f28:	40017f1c 	andmi	r7, r1, ip, lsl pc
40017f2c:	40017f24 	andmi	r7, r1, r4, lsr #30
40017f30:	40017f24 	andmi	r7, r1, r4, lsr #30
40017f34:	40017f2c 	andmi	r7, r1, ip, lsr #30
40017f38:	40017f2c 	andmi	r7, r1, ip, lsr #30
40017f3c:	40017f34 	andmi	r7, r1, r4, lsr pc
40017f40:	40017f34 	andmi	r7, r1, r4, lsr pc
40017f44:	40017f3c 	andmi	r7, r1, ip, lsr pc
40017f48:	40017f3c 	andmi	r7, r1, ip, lsr pc
40017f4c:	40017f44 	andmi	r7, r1, r4, asr #30
40017f50:	40017f44 	andmi	r7, r1, r4, asr #30
40017f54:	40017f4c 	andmi	r7, r1, ip, asr #30
40017f58:	40017f4c 	andmi	r7, r1, ip, asr #30
40017f5c:	40017f54 	andmi	r7, r1, r4, asr pc
40017f60:	40017f54 	andmi	r7, r1, r4, asr pc
40017f64:	40017f5c 	andmi	r7, r1, ip, asr pc
40017f68:	40017f5c 	andmi	r7, r1, ip, asr pc
40017f6c:	40017f64 	andmi	r7, r1, r4, ror #30
40017f70:	40017f64 	andmi	r7, r1, r4, ror #30
40017f74:	40017f6c 	andmi	r7, r1, ip, ror #30
40017f78:	40017f6c 	andmi	r7, r1, ip, ror #30
40017f7c:	40017f74 	andmi	r7, r1, r4, ror pc
40017f80:	40017f74 	andmi	r7, r1, r4, ror pc
40017f84:	40017f7c 	andmi	r7, r1, ip, ror pc
40017f88:	40017f7c 	andmi	r7, r1, ip, ror pc
40017f8c:	40017f84 	andmi	r7, r1, r4, lsl #31
40017f90:	40017f84 	andmi	r7, r1, r4, lsl #31
40017f94:	40017f8c 	andmi	r7, r1, ip, lsl #31
40017f98:	40017f8c 	andmi	r7, r1, ip, lsl #31
40017f9c:	40017f94 	mulmi	r1, r4, pc	; <UNPREDICTABLE>
40017fa0:	40017f94 	mulmi	r1, r4, pc	; <UNPREDICTABLE>
40017fa4:	40017f9c 	mulmi	r1, ip, pc	; <UNPREDICTABLE>
40017fa8:	40017f9c 	mulmi	r1, ip, pc	; <UNPREDICTABLE>
40017fac:	40017fa4 	andmi	r7, r1, r4, lsr #31
40017fb0:	40017fa4 	andmi	r7, r1, r4, lsr #31
40017fb4:	40017fac 	andmi	r7, r1, ip, lsr #31
40017fb8:	40017fac 	andmi	r7, r1, ip, lsr #31
40017fbc:	40017fb4 			; <UNDEFINED> instruction: 0x40017fb4
40017fc0:	40017fb4 			; <UNDEFINED> instruction: 0x40017fb4
40017fc4:	40017fbc 			; <UNDEFINED> instruction: 0x40017fbc
40017fc8:	40017fbc 			; <UNDEFINED> instruction: 0x40017fbc
40017fcc:	40017fc4 	andmi	r7, r1, r4, asr #31
40017fd0:	40017fc4 	andmi	r7, r1, r4, asr #31
40017fd4:	40017fcc 	andmi	r7, r1, ip, asr #31
40017fd8:	40017fcc 	andmi	r7, r1, ip, asr #31
40017fdc:	40017fd4 	ldrdmi	r7, [r1], -r4
40017fe0:	40017fd4 	ldrdmi	r7, [r1], -r4
40017fe4:	40017fdc 	ldrdmi	r7, [r1], -ip
40017fe8:	40017fdc 	ldrdmi	r7, [r1], -ip
40017fec:	40017fe4 	andmi	r7, r1, r4, ror #31
40017ff0:	40017fe4 	andmi	r7, r1, r4, ror #31
40017ff4:	40017fec 	andmi	r7, r1, ip, ror #31
40017ff8:	40017fec 	andmi	r7, r1, ip, ror #31
40017ffc:	40017ff4 	strdmi	r7, [r1], -r4
40018000:	40017ff4 	strdmi	r7, [r1], -r4
40018004:	40017ffc 	strdmi	r7, [r1], -ip
40018008:	40017ffc 	strdmi	r7, [r1], -ip
4001800c:	40018004 	andmi	r8, r1, r4
40018010:	40018004 	andmi	r8, r1, r4
40018014:	4001800c 	andmi	r8, r1, ip
40018018:	4001800c 	andmi	r8, r1, ip
4001801c:	40018014 	andmi	r8, r1, r4, lsl r0
40018020:	40018014 	andmi	r8, r1, r4, lsl r0
40018024:	4001801c 	andmi	r8, r1, ip, lsl r0
40018028:	4001801c 	andmi	r8, r1, ip, lsl r0
4001802c:	40018024 	andmi	r8, r1, r4, lsr #32
40018030:	40018024 	andmi	r8, r1, r4, lsr #32
40018034:	4001802c 	andmi	r8, r1, ip, lsr #32
40018038:	4001802c 	andmi	r8, r1, ip, lsr #32
4001803c:	40018034 	andmi	r8, r1, r4, lsr r0
40018040:	40018034 	andmi	r8, r1, r4, lsr r0
40018044:	4001803c 	andmi	r8, r1, ip, lsr r0
40018048:	4001803c 	andmi	r8, r1, ip, lsr r0
4001804c:	40018044 	andmi	r8, r1, r4, asr #32
40018050:	40018044 	andmi	r8, r1, r4, asr #32
40018054:	4001804c 	andmi	r8, r1, ip, asr #32
40018058:	4001804c 	andmi	r8, r1, ip, asr #32
4001805c:	40018054 	andmi	r8, r1, r4, asr r0
40018060:	40018054 	andmi	r8, r1, r4, asr r0
40018064:	4001805c 	andmi	r8, r1, ip, asr r0
40018068:	4001805c 	andmi	r8, r1, ip, asr r0
4001806c:	40018064 	andmi	r8, r1, r4, rrx
40018070:	40018064 	andmi	r8, r1, r4, rrx
40018074:	4001806c 	andmi	r8, r1, ip, rrx
40018078:	4001806c 	andmi	r8, r1, ip, rrx
4001807c:	40018074 	andmi	r8, r1, r4, ror r0
40018080:	40018074 	andmi	r8, r1, r4, ror r0
40018084:	4001807c 	andmi	r8, r1, ip, ror r0
40018088:	4001807c 	andmi	r8, r1, ip, ror r0
4001808c:	40018084 	andmi	r8, r1, r4, lsl #1
40018090:	40018084 	andmi	r8, r1, r4, lsl #1
40018094:	4001808c 	andmi	r8, r1, ip, lsl #1
40018098:	4001808c 	andmi	r8, r1, ip, lsl #1
4001809c:	40018094 	mulmi	r1, r4, r0
400180a0:	40018094 	mulmi	r1, r4, r0
400180a4:	4001809c 	mulmi	r1, ip, r0
400180a8:	4001809c 	mulmi	r1, ip, r0
400180ac:	400180a4 	andmi	r8, r1, r4, lsr #1
400180b0:	400180a4 	andmi	r8, r1, r4, lsr #1
400180b4:	400180ac 	andmi	r8, r1, ip, lsr #1
400180b8:	400180ac 	andmi	r8, r1, ip, lsr #1
400180bc:	400180b4 	strhmi	r8, [r1], -r4
400180c0:	400180b4 	strhmi	r8, [r1], -r4
400180c4:	400180bc 	strhmi	r8, [r1], -ip
400180c8:	400180bc 	strhmi	r8, [r1], -ip
400180cc:	400180c4 	andmi	r8, r1, r4, asr #1
400180d0:	400180c4 	andmi	r8, r1, r4, asr #1
400180d4:	400180cc 	andmi	r8, r1, ip, asr #1
400180d8:	400180cc 	andmi	r8, r1, ip, asr #1
400180dc:	400180d4 	ldrdmi	r8, [r1], -r4
400180e0:	400180d4 	ldrdmi	r8, [r1], -r4
400180e4:	400180dc 	ldrdmi	r8, [r1], -ip
400180e8:	400180dc 	ldrdmi	r8, [r1], -ip
400180ec:	400180e4 	andmi	r8, r1, r4, ror #1
400180f0:	400180e4 	andmi	r8, r1, r4, ror #1
400180f4:	400180ec 	andmi	r8, r1, ip, ror #1
400180f8:	400180ec 	andmi	r8, r1, ip, ror #1
400180fc:	400180f4 	strdmi	r8, [r1], -r4
40018100:	400180f4 	strdmi	r8, [r1], -r4
40018104:	400180fc 	strdmi	r8, [r1], -ip
40018108:	400180fc 	strdmi	r8, [r1], -ip
4001810c:	40018104 	andmi	r8, r1, r4, lsl #2
40018110:	40018104 	andmi	r8, r1, r4, lsl #2
40018114:	4001810c 	andmi	r8, r1, ip, lsl #2
40018118:	4001810c 	andmi	r8, r1, ip, lsl #2
4001811c:	40018114 	andmi	r8, r1, r4, lsl r1
40018120:	40018114 	andmi	r8, r1, r4, lsl r1
40018124:	4001811c 	andmi	r8, r1, ip, lsl r1
40018128:	4001811c 	andmi	r8, r1, ip, lsl r1
4001812c:	40018124 	andmi	r8, r1, r4, lsr #2
40018130:	40018124 	andmi	r8, r1, r4, lsr #2
40018134:	4001812c 	andmi	r8, r1, ip, lsr #2
40018138:	4001812c 	andmi	r8, r1, ip, lsr #2
4001813c:	40018134 	andmi	r8, r1, r4, lsr r1
40018140:	40018134 	andmi	r8, r1, r4, lsr r1
40018144:	4001813c 	andmi	r8, r1, ip, lsr r1
40018148:	4001813c 	andmi	r8, r1, ip, lsr r1
4001814c:	40018144 	andmi	r8, r1, r4, asr #2
40018150:	40018144 	andmi	r8, r1, r4, asr #2
40018154:	4001814c 	andmi	r8, r1, ip, asr #2
40018158:	4001814c 	andmi	r8, r1, ip, asr #2
4001815c:	40018154 	andmi	r8, r1, r4, asr r1
40018160:	40018154 	andmi	r8, r1, r4, asr r1
40018164:	4001815c 	andmi	r8, r1, ip, asr r1
40018168:	4001815c 	andmi	r8, r1, ip, asr r1
4001816c:	40018164 	andmi	r8, r1, r4, ror #2
40018170:	40018164 	andmi	r8, r1, r4, ror #2
40018174:	4001816c 	andmi	r8, r1, ip, ror #2
40018178:	4001816c 	andmi	r8, r1, ip, ror #2
4001817c:	40018174 	andmi	r8, r1, r4, ror r1
40018180:	40018174 	andmi	r8, r1, r4, ror r1
40018184:	4001817c 	andmi	r8, r1, ip, ror r1
40018188:	4001817c 	andmi	r8, r1, ip, ror r1
4001818c:	40018184 	andmi	r8, r1, r4, lsl #3
40018190:	40018184 	andmi	r8, r1, r4, lsl #3
40018194:	4001818c 	andmi	r8, r1, ip, lsl #3
40018198:	4001818c 	andmi	r8, r1, ip, lsl #3
4001819c:	40018194 	mulmi	r1, r4, r1
400181a0:	40018194 	mulmi	r1, r4, r1
400181a4:	4001819c 	mulmi	r1, ip, r1
400181a8:	4001819c 	mulmi	r1, ip, r1
400181ac:	400181a4 	andmi	r8, r1, r4, lsr #3
400181b0:	400181a4 	andmi	r8, r1, r4, lsr #3
400181b4:	400181ac 	andmi	r8, r1, ip, lsr #3
400181b8:	400181ac 	andmi	r8, r1, ip, lsr #3
400181bc:	400181b4 			; <UNDEFINED> instruction: 0x400181b4
400181c0:	400181b4 			; <UNDEFINED> instruction: 0x400181b4
400181c4:	400181bc 			; <UNDEFINED> instruction: 0x400181bc
400181c8:	400181bc 			; <UNDEFINED> instruction: 0x400181bc
400181cc:	400181c4 	andmi	r8, r1, r4, asr #3
400181d0:	400181c4 	andmi	r8, r1, r4, asr #3
400181d4:	400181cc 	andmi	r8, r1, ip, asr #3
400181d8:	400181cc 	andmi	r8, r1, ip, asr #3
400181dc:	400181d4 	ldrdmi	r8, [r1], -r4
400181e0:	400181d4 	ldrdmi	r8, [r1], -r4
400181e4:	400181dc 	ldrdmi	r8, [r1], -ip
400181e8:	400181dc 	ldrdmi	r8, [r1], -ip
400181ec:	400181e4 	andmi	r8, r1, r4, ror #3
400181f0:	400181e4 	andmi	r8, r1, r4, ror #3
400181f4:	400181ec 	andmi	r8, r1, ip, ror #3
400181f8:	400181ec 	andmi	r8, r1, ip, ror #3
400181fc:	400181f4 	strdmi	r8, [r1], -r4
40018200:	400181f4 	strdmi	r8, [r1], -r4
40018204:	400181fc 	strdmi	r8, [r1], -ip
40018208:	400181fc 	strdmi	r8, [r1], -ip
4001820c:	40018204 	andmi	r8, r1, r4, lsl #4
40018210:	40018204 	andmi	r8, r1, r4, lsl #4
40018214:	4001820c 	andmi	r8, r1, ip, lsl #4
40018218:	4001820c 	andmi	r8, r1, ip, lsl #4
4001821c:	40018214 	andmi	r8, r1, r4, lsl r2
40018220:	40018214 	andmi	r8, r1, r4, lsl r2
40018224:	4001821c 	andmi	r8, r1, ip, lsl r2
40018228:	4001821c 	andmi	r8, r1, ip, lsl r2
4001822c:	40018224 	andmi	r8, r1, r4, lsr #4
40018230:	40018224 	andmi	r8, r1, r4, lsr #4
40018234:	4001822c 	andmi	r8, r1, ip, lsr #4
40018238:	4001822c 	andmi	r8, r1, ip, lsr #4
4001823c:	40018234 	andmi	r8, r1, r4, lsr r2
40018240:	40018234 	andmi	r8, r1, r4, lsr r2
40018244:	4001823c 	andmi	r8, r1, ip, lsr r2
40018248:	4001823c 	andmi	r8, r1, ip, lsr r2
4001824c:	40018244 	andmi	r8, r1, r4, asr #4
40018250:	40018244 	andmi	r8, r1, r4, asr #4
40018254:	4001824c 	andmi	r8, r1, ip, asr #4
40018258:	4001824c 	andmi	r8, r1, ip, asr #4
4001825c:	40018254 	andmi	r8, r1, r4, asr r2
40018260:	40018254 	andmi	r8, r1, r4, asr r2
40018264:	4001825c 	andmi	r8, r1, ip, asr r2
40018268:	4001825c 	andmi	r8, r1, ip, asr r2
4001826c:	40018264 	andmi	r8, r1, r4, ror #4
40018270:	40018264 	andmi	r8, r1, r4, ror #4
40018274:	4001826c 	andmi	r8, r1, ip, ror #4
40018278:	4001826c 	andmi	r8, r1, ip, ror #4
4001827c:	40018274 	andmi	r8, r1, r4, ror r2
40018280:	40018274 	andmi	r8, r1, r4, ror r2
40018284:	4001827c 	andmi	r8, r1, ip, ror r2
40018288:	4001827c 	andmi	r8, r1, ip, ror r2
4001828c:	40018284 	andmi	r8, r1, r4, lsl #5
40018290:	40018284 	andmi	r8, r1, r4, lsl #5
40018294:	4001828c 	andmi	r8, r1, ip, lsl #5
40018298:	4001828c 	andmi	r8, r1, ip, lsl #5
4001829c:	40018294 	mulmi	r1, r4, r2
400182a0:	40018294 	mulmi	r1, r4, r2
400182a4:	4001829c 	mulmi	r1, ip, r2
400182a8:	4001829c 	mulmi	r1, ip, r2

400182ac <__malloc_sbrk_base>:
400182ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

400182b0 <__malloc_trim_threshold>:
400182b0:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

400182b8 <__ZI_BASE__>:
400182b8:	00000000 	andeq	r0, r0, r0

400182bc <sd_rd_buffer_flag>:
400182bc:	00000000 	andeq	r0, r0, r0

400182c0 <sd_wr_buffer_flag>:
400182c0:	00000000 	andeq	r0, r0, r0

400182c4 <sd_tr_flag>:
400182c4:	00000000 	andeq	r0, r0, r0

400182c8 <sd_command_complete_flag>:
400182c8:	00000000 	andeq	r0, r0, r0

400182cc <curAppNum>:
400182cc:	00000000 	andeq	r0, r0, r0

400182d0 <pLcdFb>:
400182d0:	00000000 	andeq	r0, r0, r0

400182d4 <ArrWinInfo>:
	...

40018374 <Selected_win>:
40018374:	00000000 	andeq	r0, r0, r0

40018378 <Selected_frame>:
	...

40018380 <Display_frame>:
	...

40018388 <heap>:
40018388:	00000000 	andeq	r0, r0, r0

4001838c <sd_rca>:
4001838c:	00000000 	andeq	r0, r0, r0

40018390 <_PathLocale>:
40018390:	00000000 	andeq	r0, r0, r0

40018394 <__mlocale_changed>:
40018394:	00000000 	andeq	r0, r0, r0

40018398 <__nlocale_changed>:
40018398:	00000000 	andeq	r0, r0, r0

4001839c <__malloc_top_pad>:
4001839c:	00000000 	andeq	r0, r0, r0

400183a0 <__malloc_current_mallinfo>:
	...

400183c8 <__malloc_max_sbrked_mem>:
400183c8:	00000000 	andeq	r0, r0, r0

400183cc <__malloc_max_total_mem>:
400183cc:	00000000 	andeq	r0, r0, r0

400183d0 <__ZI_LIMIT__>:
400183d0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000610 	andeq	r0, r0, r0, lsl r6
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000152 	andeq	r0, r0, r2, asr r1
      10:	0000a501 	andeq	sl, r0, r1, lsl #10
      14:	00012500 	andeq	r2, r1, r0, lsl #10
      18:	00019400 	andeq	r9, r1, r0, lsl #8
      1c:	0003d040 	andeq	sp, r3, r0, asr #32
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	00000072 	andeq	r0, r0, r2, ror r0
      2c:	70080102 	andvc	r0, r8, r2, lsl #2
      30:	02000000 	andeq	r0, r0, #0
      34:	024b0502 	subeq	r0, fp, #8388608	; 0x800000
      38:	02020000 	andeq	r0, r2, #0
      3c:	00002707 	andeq	r2, r0, r7, lsl #14
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00746e69 	rsbseq	r6, r4, r9, ror #28
      48:	18070402 	stmdane	r7, {r1, sl}
      4c:	02000001 	andeq	r0, r0, #1
      50:	021f0508 	andseq	r0, pc, #8, 10	; 0x2000000
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	00010e07 	andeq	r0, r1, r7, lsl #28
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	00000224 	andeq	r0, r0, r4, lsr #4
      64:	0b070402 	bleq	1c1074 <IRQ_STACK_SIZE+0x1b9074>
      68:	02000002 	andeq	r0, r0, #2
      6c:	01130704 	tsteq	r3, r4, lsl #14
      70:	04040000 	streq	r0, [r4], #-0
      74:	00000078 	andeq	r0, r0, r8, ror r0
      78:	08010205 	stmdaeq	r1, {r0, r2, r9}
      7c:	00000079 	andeq	r0, r0, r9, ror r0
      80:	00860404 	addeq	r0, r6, r4, lsl #8
      84:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	0000022d 	andeq	r0, r0, sp, lsr #4
      90:	0194b801 	orrseq	fp, r4, r1, lsl #16
      94:	002c4000 	eoreq	r4, ip, r0
      98:	9c010000 	stcls	0, cr0, [r1], {-0}
      9c:	000000b4 	strheq	r0, [r0], -r4
      a0:	0001b008 	andeq	fp, r1, r8
      a4:	00057840 	andeq	r7, r5, r0, asr #16
      a8:	50010900 	andpl	r0, r1, r0, lsl #18
      ac:	74300305 	ldrtvc	r0, [r0], #-773	; 0xfffffcfb
      b0:	00004001 	andeq	r4, r0, r1
      b4:	00029f07 	andeq	r9, r2, r7, lsl #30
      b8:	c0c30100 	sbcgt	r0, r3, r0, lsl #2
      bc:	f8400001 			; <UNDEFINED> instruction: 0xf8400001
      c0:	01000000 	mrseq	r0, (UNDEF: 0)
      c4:	0001069c 	muleq	r1, ip, r6
      c8:	6d740a00 	vldmdbvs	r4!, {s1-s0}
      cc:	c5010070 	strgt	r0, [r1, #-112]	; 0xffffff90
      d0:	00000106 	andeq	r0, r0, r6, lsl #2
      d4:	0b5c9102 	bleq	17244e4 <STACK_SIZE+0xf244e4>
      d8:	4000029c 	mulmi	r0, ip, r2
      dc:	0000058a 	andeq	r0, r0, sl, lsl #11
      e0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      e4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
      e8:	01096b08 	tsteq	r9, r8, lsl #22
      ec:	00300150 	eorseq	r0, r0, r0, asr r1
      f0:	0002a808 	andeq	sl, r2, r8, lsl #16
      f4:	0005a040 	andeq	sl, r5, r0, asr #32
      f8:	51010900 	tstpl	r1, r0, lsl #18
      fc:	096b0802 	stmdbeq	fp!, {r1, fp}^
     100:	30015001 	andcc	r5, r1, r1
     104:	480c0000 	stmdami	ip, {}	; <UNPREDICTABLE>
     108:	07000000 	streq	r0, [r0, -r0]
     10c:	00000000 	andeq	r0, r0, r0
     110:	02b8da01 	adcseq	sp, r8, #4096	; 0x1000
     114:	005c4000 	subseq	r4, ip, r0
     118:	9c010000 	stcls	0, cr0, [r1], {-0}
     11c:	00000166 	andeq	r0, r0, r6, ror #2
     120:	0002e80b 	andeq	lr, r2, fp, lsl #16
     124:	00058a40 	andeq	r8, r5, r0, asr #20
     128:	00013900 	andeq	r3, r1, r0, lsl #18
     12c:	51010900 	tstpl	r1, r0, lsl #18
     130:	09550802 	ldmdbeq	r5, {r1, fp}^
     134:	30015001 	andcc	r5, r1, r1
     138:	02f40b00 	rscseq	r0, r4, #0, 22
     13c:	05a04000 	streq	r4, [r0, #0]!
     140:	01520000 	cmpeq	r2, r0
     144:	01090000 	mrseq	r0, (UNDEF: 9)
     148:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     14c:	01500109 	cmpeq	r0, r9, lsl #2
     150:	04080030 	streq	r0, [r8], #-48	; 0xffffffd0
     154:	78400003 	stmdavc	r0, {r0, r1}^
     158:	09000005 	stmdbeq	r0, {r0, r2}
     15c:	03055001 	movweq	r5, #20481	; 0x5001
     160:	40017440 	andmi	r7, r1, r0, asr #8
     164:	7a070000 	bvc	1c016c <IRQ_STACK_SIZE+0x1b816c>
     168:	01000002 	tsteq	r0, r2
     16c:	000314e5 	andeq	r1, r3, r5, ror #9
     170:	00005040 	andeq	r5, r0, r0, asr #32
     174:	c19c0100 	orrsgt	r0, ip, r0, lsl #2
     178:	0b000001 	bleq	184 <NOINT+0xc4>
     17c:	4000033c 	andmi	r0, r0, ip, lsr r3
     180:	00000578 	andeq	r0, r0, r8, ror r5
     184:	00000192 	muleq	r0, r2, r1
     188:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     18c:	01745003 	cmneq	r4, r3
     190:	480b0040 	stmdami	fp, {r6}
     194:	8a400003 	bhi	10001a8 <STACK_SIZE+0x8001a8>
     198:	ab000005 	blge	1b4 <NOINT+0xf4>
     19c:	09000001 	stmdbeq	r0, {r0}
     1a0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     1a4:	50010933 	andpl	r0, r1, r3, lsr r9
     1a8:	08003001 	stmdaeq	r0, {r0, ip, sp}
     1ac:	40000354 	andmi	r0, r0, r4, asr r3
     1b0:	000005a0 	andeq	r0, r0, r0, lsr #11
     1b4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     1b8:	01093308 	tsteq	r9, r8, lsl #6
     1bc:	00300150 	eorseq	r0, r0, r0, asr r1
     1c0:	00ce0700 	sbceq	r0, lr, r0, lsl #14
     1c4:	ef010000 	svc	0x00010000
     1c8:	40000364 	andmi	r0, r0, r4, ror #6
     1cc:	00000050 	andeq	r0, r0, r0, asr r0
     1d0:	021c9c01 	andseq	r9, ip, #256	; 0x100
     1d4:	8c0b0000 	stchi	0, cr0, [fp], {-0}
     1d8:	78400003 	stmdavc	r0, {r0, r1}^
     1dc:	ed000005 	stc	0, cr0, [r0, #-20]	; 0xffffffec
     1e0:	09000001 	stmdbeq	r0, {r0}
     1e4:	03055001 	movweq	r5, #20481	; 0x5001
     1e8:	40017460 	andmi	r7, r1, r0, ror #8
     1ec:	03980b00 	orrseq	r0, r8, #0, 22
     1f0:	058a4000 	streq	r4, [sl]
     1f4:	02060000 	andeq	r0, r6, #0
     1f8:	01090000 	mrseq	r0, (UNDEF: 9)
     1fc:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
     200:	01500109 	cmpeq	r0, r9, lsl #2
     204:	a4080030 	strge	r0, [r8], #-48	; 0xffffffd0
     208:	a0400003 	subge	r0, r0, r3
     20c:	09000005 	stmdbeq	r0, {r0, r2}
     210:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
     214:	50010934 	andpl	r0, r1, r4, lsr r9
     218:	00003001 	andeq	r3, r0, r1
     21c:	00006207 	andeq	r6, r0, r7, lsl #4
     220:	b4050100 	strlt	r0, [r5], #-256	; 0xffffff00
     224:	38400003 	stmdacc	r0, {r0, r1}^
     228:	01000000 	mrseq	r0, (UNDEF: 0)
     22c:	0002879c 	muleq	r2, ip, r7
     230:	00a00d00 	adceq	r0, r0, r0, lsl #26
     234:	05010000 	streq	r0, [r1, #-0]
     238:	00000048 	andeq	r0, r0, r8, asr #32
     23c:	00000000 	andeq	r0, r0, r0
     240:	000a8d0d 	andeq	r8, sl, sp, lsl #26
     244:	48050100 	stmdami	r5, {r8}
     248:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     24c:	0b000000 	bleq	254 <NOINT+0x194>
     250:	400003d8 	ldrdmi	r0, [r0], -r8
     254:	00000578 	andeq	r0, r0, r8, ror r5
     258:	00000273 	andeq	r0, r0, r3, ror r2
     25c:	03520109 	cmpeq	r2, #1073741826	; 0x40000002
     260:	095101f3 	ldmdbeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
     264:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
     268:	50010900 	andpl	r0, r1, r0, lsl #18
     26c:	74700305 	ldrbtvc	r0, [r0], #-773	; 0xfffffcfb
     270:	08004001 	stmdaeq	r0, {r0, lr}
     274:	400003e8 	andmi	r0, r0, r8, ror #7
     278:	00000578 	andeq	r0, r0, r8, ror r5
     27c:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     280:	01749403 	cmneq	r4, r3, lsl #8
     284:	07000040 	streq	r0, [r0, -r0, asr #32]
     288:	0000003a 	andeq	r0, r0, sl, lsr r0
     28c:	03ec0c01 	mvneq	r0, #256	; 0x100
     290:	00744000 	rsbseq	r4, r4, r0
     294:	9c010000 	stcls	0, cr0, [r1], {-0}
     298:	0000035e 	andeq	r0, r0, lr, asr r3
     29c:	0000a00d 	andeq	sl, r0, sp
     2a0:	480c0100 	stmdami	ip, {r8}
     2a4:	4a000000 	bmi	2ac <NOINT+0x1ec>
     2a8:	0d000000 	stceq	0, cr0, [r0, #-0]
     2ac:	00000a8d 	andeq	r0, r0, sp, lsl #21
     2b0:	00480c01 	subeq	r0, r8, r1, lsl #24
     2b4:	00760000 	rsbseq	r0, r6, r0
     2b8:	720e0000 	andvc	r0, lr, #0
     2bc:	480e0100 	stmdami	lr, {r8}
     2c0:	a2000000 	andge	r0, r0, #0
     2c4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     2c8:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
     2cc:	00000048 	andeq	r0, r0, r8, asr #32
     2d0:	000000d8 	ldrdeq	r0, [r0], -r8
     2d4:	0100730e 	tsteq	r0, lr, lsl #6
     2d8:	0000480e 	andeq	r4, r0, lr, lsl #16
     2dc:	0000f100 	andeq	pc, r0, r0, lsl #2
     2e0:	00770e00 	rsbseq	r0, r7, r0, lsl #28
     2e4:	00480e01 	subeq	r0, r8, r1, lsl #28
     2e8:	010a0000 	mrseq	r0, (UNDEF: 10)
     2ec:	730e0000 	movwvc	r0, #57344	; 0xe000
     2f0:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
     2f4:	00000048 	andeq	r0, r0, r8, asr #32
     2f8:	00000123 	andeq	r0, r0, r3, lsr #2
     2fc:	0004140b 	andeq	r1, r4, fp, lsl #8
     300:	00057840 	andeq	r7, r5, r0, asr #16
     304:	00032100 	andeq	r2, r3, r0, lsl #2
     308:	52010900 	andpl	r0, r1, #0, 18
     30c:	5101f303 	tstpl	r1, r3, lsl #6
     310:	03510109 	cmpeq	r1, #1073741826	; 0x40000002
     314:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
     318:	03055001 	movweq	r5, #20481	; 0x5001
     31c:	400174b0 			; <UNDEFINED> instruction: 0x400174b0
     320:	04180f00 	ldreq	r0, [r8], #-3840	; 0xfffff100
     324:	05b64000 	ldreq	r4, [r6, #0]!
     328:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
     32c:	78400004 	stmdavc	r0, {r2}^
     330:	41000005 	tstmi	r0, r5
     334:	09000003 	stmdbeq	r0, {r0, r1}
     338:	03055001 	movweq	r5, #20481	; 0x5001
     33c:	400174d4 	ldrdmi	r7, [r1], -r4
     340:	042c0f00 	strteq	r0, [ip], #-3840	; 0xfffff100
     344:	05c14000 	strbeq	r4, [r1]
     348:	58080000 	stmdapl	r8, {}	; <UNPREDICTABLE>
     34c:	78400004 	stmdavc	r0, {r2}^
     350:	09000005 	stmdbeq	r0, {r0, r2}
     354:	03055001 	movweq	r5, #20481	; 0x5001
     358:	400174f0 	strdmi	r7, [r1], -r0
     35c:	83070000 	movwhi	r0, #28672	; 0x7000
     360:	01000002 	tsteq	r0, r2
     364:	00046020 	andeq	r6, r4, r0, lsr #32
     368:	00006040 	andeq	r6, r0, r0, asr #32
     36c:	1b9c0100 	blne	fe700774 <PCB_BASE_APP1+0xb9c00574>
     370:	0d000004 	stceq	0, cr0, [r0, #-16]
     374:	000000a0 	andeq	r0, r0, r0, lsr #1
     378:	00482001 	subeq	r2, r8, r1
     37c:	01520000 	cmpeq	r2, r0
     380:	8d0d0000 	stchi	0, cr0, [sp, #-0]
     384:	0100000a 	tsteq	r0, sl
     388:	00004820 	andeq	r4, r0, r0, lsr #16
     38c:	00017e00 	andeq	r7, r1, r0, lsl #28
     390:	00720e00 	rsbseq	r0, r2, r0, lsl #28
     394:	00482201 	subeq	r2, r8, r1, lsl #4
     398:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
     39c:	730e0000 	movwvc	r0, #57344	; 0xe000
     3a0:	48220100 	stmdami	r2!, {r8}
     3a4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     3a8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     3ac:	01006473 	tsteq	r0, r3, ror r4
     3b0:	00004822 	andeq	r4, r0, r2, lsr #16
     3b4:	0001e100 	andeq	lr, r1, r0, lsl #2
     3b8:	04840b00 	streq	r0, [r4], #2816	; 0xb00
     3bc:	05784000 	ldrbeq	r4, [r8, #-0]!
     3c0:	03de0000 	bicseq	r0, lr, #0
     3c4:	01090000 	mrseq	r0, (UNDEF: 9)
     3c8:	01f30352 	mvnseq	r0, r2, asr r3
     3cc:	51010951 	tstpl	r1, r1, asr r9
     3d0:	5001f303 	andpl	pc, r1, r3, lsl #6
     3d4:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     3d8:	01753c03 	cmneq	r5, r3, lsl #24
     3dc:	880f0040 	stmdahi	pc, {r6}	; <UNPREDICTABLE>
     3e0:	cc400004 	mcrrgt	0, 0, r0, r0, cr4
     3e4:	0b000005 	bleq	400 <ABORT_STACK_SIZE>
     3e8:	40000498 	mulmi	r0, r8, r4
     3ec:	00000578 	andeq	r0, r0, r8, ror r5
     3f0:	000003fe 	strdeq	r0, [r0], -lr
     3f4:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     3f8:	01756003 	cmneq	r5, r3
     3fc:	9c0f0040 	stcls	0, cr0, [pc], {64}	; 0x40
     400:	d7400004 	strble	r0, [r0, -r4]
     404:	08000005 	stmdaeq	r0, {r0, r2}
     408:	400004bc 			; <UNDEFINED> instruction: 0x400004bc
     40c:	00000578 	andeq	r0, r0, r8, ror r5
     410:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     414:	01757c03 	cmneq	r5, r3, lsl #24
     418:	07000040 	streq	r0, [r0, -r0, asr #32]
     41c:	000000d7 	ldrdeq	r0, [r0], -r7
     420:	04c02f01 	strbeq	r2, [r0], #3841	; 0xf01
     424:	00404000 	subeq	r4, r0, r0
     428:	9c010000 	stcls	0, cr0, [r1], {-0}
     42c:	00000486 	andeq	r0, r0, r6, lsl #9
     430:	0000a00d 	andeq	sl, r0, sp
     434:	482f0100 	stmdami	pc!, {r8}	; <UNPREDICTABLE>
     438:	10000000 	andne	r0, r0, r0
     43c:	0d000002 	stceq	0, cr0, [r0, #-8]
     440:	00000a8d 	andeq	r0, r0, sp, lsl #21
     444:	00482f01 	subeq	r2, r8, r1, lsl #30
     448:	023c0000 	eorseq	r0, ip, #0
     44c:	e40b0000 	str	r0, [fp], #-0
     450:	78400004 	stmdavc	r0, {r2}^
     454:	72000005 	andvc	r0, r0, #5
     458:	09000004 	stmdbeq	r0, {r2}
     45c:	f3035201 	vhsub.u8	d5, d3, d1
     460:	01095101 	tsteq	r9, r1, lsl #2
     464:	00740251 	rsbseq	r0, r4, r1, asr r2
     468:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     46c:	0175a803 	cmneq	r5, r3, lsl #16
     470:	00100040 	andseq	r0, r0, r0, asr #32
     474:	78400005 	stmdavc	r0, {r0, r2}^
     478:	09000005 	stmdbeq	r0, {r0, r2}
     47c:	03055001 	movweq	r5, #20481	; 0x5001
     480:	400175cc 	andmi	r7, r1, ip, asr #11
     484:	b1070000 	mrslt	r0, (UNDEF: 7)
     488:	01000000 	mrseq	r0, (UNDEF: 0)
     48c:	000500fa 	strdeq	r0, [r5], -sl
     490:	00006440 	andeq	r6, r0, r0, asr #8
     494:	029c0100 	addseq	r0, ip, #0, 2
     498:	11000005 	tstne	r0, r5
     49c:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a0:	41010101 	tstmi	r1, r1, lsl #2
     4a4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     4a8:	0b000002 	bleq	4b8 <ABORT_STACK_SIZE+0xb8>
     4ac:	4000052c 	andmi	r0, r0, ip, lsr #10
     4b0:	0000058a 	andeq	r0, r0, sl, lsl #11
     4b4:	000004c4 	andeq	r0, r0, r4, asr #9
     4b8:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     4bc:	01094508 	tsteq	r9, r8, lsl #10
     4c0:	00300150 	eorseq	r0, r0, r0, asr r1
     4c4:	0005380b 	andeq	r3, r5, fp, lsl #16
     4c8:	0005a040 	andeq	sl, r5, r0, asr #32
     4cc:	0004dd00 	andeq	sp, r4, r0, lsl #26
     4d0:	51010900 	tstpl	r1, r0, lsl #18
     4d4:	09450802 	stmdbeq	r5, {r1, fp}^
     4d8:	30015001 	andcc	r5, r1, r1
     4dc:	053c0f00 	ldreq	r0, [ip, #-3840]!	; 0xfffff100
     4e0:	05e24000 	strbeq	r4, [r2, #0]!
     4e4:	540f0000 	strpl	r0, [pc], #-0	; 4ec <ABORT_STACK_SIZE+0xec>
     4e8:	ed400005 	stcl	0, cr0, [r0, #-20]	; 0xffffffec
     4ec:	0f000005 	svceq	0x00000005
     4f0:	40000558 	andmi	r0, r0, r8, asr r5
     4f4:	000005e2 	andeq	r0, r0, r2, ror #11
     4f8:	00056412 	andeq	r6, r5, r2, lsl r4
     4fc:	00060240 	andeq	r0, r6, r0, asr #4
     500:	72130000 	andsvc	r0, r3, #0
     504:	12000000 	andne	r0, r0, #0
     508:	14000005 	strne	r0, [r0], #-5
     50c:	00000064 	andeq	r0, r0, r4, rrx
     510:	62150077 	andsvs	r0, r5, #119	; 0x77
     514:	01000002 	tsteq	r0, r2
     518:	0005023c 	andeq	r0, r5, ip, lsr r2
     51c:	18030500 	stmdane	r3, {r8, sl}
     520:	15400177 	strbne	r0, [r0, #-375]	; 0xfffffe89
     524:	00000091 	muleq	r0, r1, r0
     528:	0106bd01 	tsteq	r6, r1, lsl #26
     52c:	03050000 	movweq	r0, #20480	; 0x5000
     530:	400182b8 			; <UNDEFINED> instruction: 0x400182b8
     534:	0002b615 	andeq	fp, r2, r5, lsl r6
     538:	06be0100 	ldrteq	r0, [lr], r0, lsl #2
     53c:	05000001 	streq	r0, [r0, #-1]
     540:	0182c803 	orreq	ip, r2, r3, lsl #16
     544:	00491540 	subeq	r1, r9, r0, asr #10
     548:	bf010000 	svclt	0x00010000
     54c:	00000106 	andeq	r0, r0, r6, lsl #2
     550:	82bc0305 	adcshi	r0, ip, #335544320	; 0x14000000
     554:	bc154001 	ldclt	0, cr4, [r5], {1}
     558:	01000000 	mrseq	r0, (UNDEF: 0)
     55c:	000106c0 	andeq	r0, r1, r0, asr #13
     560:	c0030500 	andgt	r0, r3, r0, lsl #10
     564:	15400182 	strbne	r0, [r0, #-386]	; 0xfffffe7e
     568:	00000214 	andeq	r0, r0, r4, lsl r2
     56c:	0106c101 	tsteq	r6, r1, lsl #2
     570:	03050000 	movweq	r0, #20480	; 0x5000
     574:	400182c4 	andmi	r8, r1, r4, asr #5
     578:	00029216 	andeq	r9, r2, r6, lsl r2
     57c:	8a230200 	bhi	8c0d84 <STACK_SIZE+0xc0d84>
     580:	17000005 	strne	r0, [r0, -r5]
     584:	00000080 	andeq	r0, r0, r0, lsl #1
     588:	f6160018 			; <UNDEFINED> instruction: 0xf6160018
     58c:	02000000 	andeq	r0, r0, #0
     590:	0005a04b 	andeq	sl, r5, fp, asr #32
     594:	00411700 	subeq	r1, r1, r0, lsl #14
     598:	41170000 	tstmi	r7, r0
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	0002a816 	andeq	sl, r2, r6, lsl r8
     5a4:	b64e0200 	strblt	r0, [lr], -r0, lsl #4
     5a8:	17000005 	strne	r0, [r0, -r5]
     5ac:	00000041 	andeq	r0, r0, r1, asr #32
     5b0:	00004117 	andeq	r4, r0, r7, lsl r1
     5b4:	7e190000 	cdpvc	0, 1, cr0, cr9, cr0, {0}
     5b8:	02000000 	andeq	r0, r0, #0
     5bc:	0000482d 	andeq	r4, r0, sp, lsr #16
     5c0:	000a1900 	andeq	r1, sl, r0, lsl #18
     5c4:	2c020000 	stccs	0, cr0, [r2], {-0}
     5c8:	00000048 	andeq	r0, r0, r8, asr #32
     5cc:	0000e319 	andeq	lr, r0, r9, lsl r3
     5d0:	482b0200 	stmdami	fp!, {r9}
     5d4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     5d8:	00000239 	andeq	r0, r0, r9, lsr r2
     5dc:	00482a02 	subeq	r2, r8, r2, lsl #20
     5e0:	6d190000 	ldcvs	0, cr0, [r9, #-0]
     5e4:	03000002 	movweq	r0, #2
     5e8:	00004117 	andeq	r4, r0, r7, lsl r1
     5ec:	02551a00 	subseq	r1, r5, #0, 20
     5f0:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     5f4:	00000041 	andeq	r0, r0, r1, asr #32
     5f8:	00000602 	andeq	r0, r0, r2, lsl #12
     5fc:	00004117 	andeq	r4, r0, r7, lsl r1
     600:	5b1b0000 	blpl	6c0608 <IRQ_STACK_SIZE+0x6b8608>
     604:	03000000 	movweq	r0, #0
     608:	00004116 	andeq	r4, r0, r6, lsl r1
     60c:	00411700 	subeq	r1, r1, r0, lsl #14
     610:	00000000 	andeq	r0, r0, r0
     614:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     618:	01660004 	cmneq	r6, r4
     61c:	01040000 	mrseq	r0, (UNDEF: 4)
     620:	00000152 	andeq	r0, r0, r2, asr r1
     624:	0002de01 	andeq	sp, r2, r1, lsl #28
     628:	00012500 	andeq	r2, r1, r0, lsl #10
     62c:	00056400 	andeq	r6, r5, r0, lsl #8
     630:	00002840 	andeq	r2, r0, r0, asr #16
     634:	0000dc00 	andeq	sp, r0, r0, lsl #24
     638:	06010200 	streq	r0, [r1], -r0, lsl #4
     63c:	00000072 	andeq	r0, r0, r2, ror r0
     640:	70080102 	andvc	r0, r8, r2, lsl #2
     644:	02000000 	andeq	r0, r0, #0
     648:	024b0502 	subeq	r0, fp, #8388608	; 0x800000
     64c:	02020000 	andeq	r0, r2, #0
     650:	00002707 	andeq	r2, r0, r7, lsl #14
     654:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
     658:	00746e69 	rsbseq	r6, r4, r9, ror #28
     65c:	18070402 	stmdane	r7, {r1, sl}
     660:	02000001 	andeq	r0, r0, #1
     664:	021f0508 	andseq	r0, pc, #8, 10	; 0x2000000
     668:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     66c:	00010e07 	andeq	r0, r1, r7, lsl #28
     670:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     674:	00000224 	andeq	r0, r0, r4, lsr #4
     678:	0b070402 	bleq	1c1688 <IRQ_STACK_SIZE+0x1b9688>
     67c:	02000002 	andeq	r0, r0, #2
     680:	01130704 	tsteq	r3, r4, lsl #14
     684:	01020000 	mrseq	r0, (UNDEF: 2)
     688:	00007908 	andeq	r7, r0, r8, lsl #18
     68c:	7f040400 	svcvc	0x00040400
     690:	05000000 	streq	r0, [r0, #-0]
     694:	00000072 	andeq	r0, r0, r2, ror r0
     698:	0002cf06 	andeq	ip, r2, r6, lsl #30
     69c:	41060100 	mrsmi	r0, (UNDEF: 22)
     6a0:	64000000 	strvs	r0, [r0], #-0
     6a4:	28400005 	stmdacs	r0, {r0, r2}^
     6a8:	01000000 	mrseq	r0, (UNDEF: 0)
     6ac:	0000c99c 	muleq	r0, ip, r9
     6b0:	02d70700 	sbcseq	r0, r7, #0, 14
     6b4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
     6b8:	00000041 	andeq	r0, r0, r1, asr #32
     6bc:	00000296 	muleq	r0, r6, r2
     6c0:	00057408 	andeq	r7, r5, r8, lsl #8
     6c4:	0000c940 	andeq	ip, r0, r0, asr #18
     6c8:	05840900 	streq	r0, [r4, #2304]	; 0x900
     6cc:	00d44000 	sbcseq	r4, r4, r0
     6d0:	010a0000 	mrseq	r0, (UNDEF: 10)
     6d4:	d8030550 	stmdale	r3, {r4, r6, r8, sl}
     6d8:	00400175 	subeq	r0, r0, r5, ror r1
     6dc:	02ef0b00 	rsceq	r0, pc, #0, 22
     6e0:	15020000 	strne	r0, [r2, #-0]
     6e4:	00000041 	andeq	r0, r0, r1, asr #32
     6e8:	0002920c 	andeq	r9, r2, ip, lsl #4
     6ec:	0d230300 	stceq	3, cr0, [r3, #-0]
     6f0:	00000079 	andeq	r0, r0, r9, ror r0
     6f4:	af00000e 	svcge	0x0000000e
     6f8:	04000002 	streq	r0, [r0], #-2
     6fc:	00021d00 	andeq	r1, r2, r0, lsl #26
     700:	52010400 	andpl	r0, r1, #0, 8
     704:	01000001 	tsteq	r0, r1
     708:	0000034a 	andeq	r0, r0, sl, asr #6
     70c:	00000125 	andeq	r0, r0, r5, lsr #2
     710:	4000058c 	andmi	r0, r0, ip, lsl #11
     714:	0000010c 	andeq	r0, r0, ip, lsl #2
     718:	00000141 	andeq	r0, r0, r1, asr #2
     71c:	72060102 	andvc	r0, r6, #-2147483648	; 0x80000000
     720:	02000000 	andeq	r0, r0, #0
     724:	00700801 	rsbseq	r0, r0, r1, lsl #16
     728:	02020000 	andeq	r0, r2, #0
     72c:	00024b05 	andeq	r4, r2, r5, lsl #22
     730:	07020200 	streq	r0, [r2, -r0, lsl #4]
     734:	00000027 	andeq	r0, r0, r7, lsr #32
     738:	69050403 	stmdbvs	r5, {r0, r1, sl}
     73c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     740:	01180704 	tsteq	r8, r4, lsl #14
     744:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     748:	00021f05 	andeq	r1, r2, r5, lsl #30
     74c:	07080200 	streq	r0, [r8, -r0, lsl #4]
     750:	0000010e 	andeq	r0, r0, lr, lsl #2
     754:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
     758:	02000002 	andeq	r0, r0, #2
     75c:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
     760:	04020000 	streq	r0, [r2], #-0
     764:	00011307 	andeq	r1, r1, r7, lsl #6
     768:	08010200 	stmdaeq	r1, {r9}
     76c:	00000079 	andeq	r0, r0, r9, ror r0
     770:	007f0404 	rsbseq	r0, pc, r4, lsl #8
     774:	72050000 	andvc	r0, r5, #0
     778:	06000000 	streq	r0, [r0], -r0
     77c:	000002ef 	andeq	r0, r0, pc, ror #5
     780:	00411001 	subeq	r1, r1, r1
     784:	058c0000 	streq	r0, [ip]
     788:	00984000 	addseq	r4, r8, r0
     78c:	9c010000 	stcls	0, cr0, [r1], {-0}
     790:	000000e6 	andeq	r0, r0, r6, ror #1
     794:	0002d707 	andeq	sp, r2, r7, lsl #14
     798:	41120100 	tstmi	r2, r0, lsl #2
     79c:	00000000 	andeq	r0, r0, r0
     7a0:	01006908 	tsteq	r0, r8, lsl #18
     7a4:	00004115 	andeq	r4, r0, r5, lsl r1
     7a8:	0002c000 	andeq	ip, r2, r0
     7ac:	05c40900 	strbeq	r0, [r4, #2304]	; 0x900
     7b0:	02424000 	subeq	r4, r2, #0
     7b4:	e80a0000 	stmda	sl, {}	; <UNPREDICTABLE>
     7b8:	5d400005 	stclpl	0, cr0, [r0, #-20]	; 0xffffffec
     7bc:	d4000002 	strle	r0, [r0], #-2
     7c0:	0b000000 	bleq	7c8 <ABORT_STACK_SIZE+0x3c8>
     7c4:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
     7c8:	0c000076 	stceq	0, cr0, [r0], {118}	; 0x76
     7cc:	40000610 	andmi	r0, r0, r0, lsl r6
     7d0:	0000025d 	andeq	r0, r0, sp, asr r2
     7d4:	007d020b 	rsbseq	r0, sp, fp, lsl #4
     7d8:	007f7602 	rsbseq	r7, pc, r2, lsl #12
     7dc:	005b0600 	subseq	r0, fp, r0, lsl #12
     7e0:	1f010000 	svcne	0x00010000
     7e4:	00000041 	andeq	r0, r0, r1, asr #32
     7e8:	40000624 	andmi	r0, r0, r4, lsr #12
     7ec:	00000054 	andeq	r0, r0, r4, asr r0
     7f0:	01a19c01 			; <UNDEFINED> instruction: 0x01a19c01
     7f4:	370d0000 	strcc	r0, [sp, -r0]
     7f8:	01000003 	tsteq	r0, r3
     7fc:	0000411f 	andeq	r4, r0, pc, lsl r1
     800:	00030300 	andeq	r0, r3, r0, lsl #6
     804:	02d70700 	sbcseq	r0, r7, #0, 14
     808:	21010000 	mrscs	r0, (UNDEF: 1)
     80c:	00000041 	andeq	r0, r0, r1, asr #32
     810:	02f70e00 	rscseq	r0, r7, #0, 28
     814:	25010000 	strcs	r0, [r1, #-0]
     818:	00000041 	andeq	r0, r0, r1, asr #32
     81c:	0000033a 	andeq	r0, r0, sl, lsr r3
     820:	0003150f 	andeq	r1, r3, pc, lsl #10
     824:	41270100 	teqmi	r7, r0, lsl #2
     828:	01000000 	mrseq	r0, (UNDEF: 0)
     82c:	06440a54 			; <UNDEFINED> instruction: 0x06440a54
     830:	02824000 	addeq	r4, r2, #0
     834:	01530000 	cmpeq	r3, r0
     838:	010b0000 	mrseq	r0, (UNDEF: 11)
     83c:	00740251 	rsbseq	r0, r4, r1, asr r2
     840:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
     844:	0175ec03 	cmneq	r5, r3, lsl #24
     848:	4c0a0040 	stcmi	0, cr0, [sl], {64}	; 0x40
     84c:	94400006 	strbls	r0, [r0], #-6
     850:	69000002 	stmdbvs	r0, {r1}
     854:	0b000001 	bleq	860 <ABORT_STACK_SIZE+0x460>
     858:	74045001 	strvc	r5, [r4], #-1
     85c:	00214000 	eoreq	r4, r1, r0
     860:	0006680a 	andeq	r6, r6, sl, lsl #16
     864:	00028240 	andeq	r8, r2, r0, asr #4
     868:	00018d00 	andeq	r8, r1, r0, lsl #26
     86c:	52010b00 	andpl	r0, r1, #0, 22
     870:	0b007402 	bleq	1d880 <IRQ_STACK_SIZE+0x15880>
     874:	f3035101 	vrhadd.u8	d5, d3, d1
     878:	010b5001 	tsteq	fp, r1
     87c:	f8030550 			; <UNDEFINED> instruction: 0xf8030550
     880:	00400175 	subeq	r0, r0, r5, ror r1
     884:	0006700c 	andeq	r7, r6, ip
     888:	0002a540 	andeq	sl, r2, r0, asr #10
     88c:	50010b00 	andpl	r0, r1, r0, lsl #22
     890:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
     894:	00002148 	andeq	r2, r0, r8, asr #2
     898:	00026d10 	andeq	r6, r2, r0, lsl sp
     89c:	412e0100 	teqmi	lr, r0, lsl #2
     8a0:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     8a4:	10400006 	subne	r0, r0, r6
     8a8:	01000000 	mrseq	r0, (UNDEF: 0)
     8ac:	0255069c 	subseq	r0, r5, #156, 12	; 0x9c00000
     8b0:	33010000 	movwcc	r0, #4096	; 0x1000
     8b4:	00000041 	andeq	r0, r0, r1, asr #32
     8b8:	40000688 	andmi	r0, r0, r8, lsl #13
     8bc:	00000010 	andeq	r0, r0, r0, lsl r0
     8c0:	01dd9c01 	bicseq	r9, sp, r1, lsl #24
     8c4:	6e110000 	cdpvs	0, 1, cr0, cr1, cr0, {0}
     8c8:	01006d75 	tsteq	r0, r5, ror sp
     8cc:	00004133 	andeq	r4, r0, r3, lsr r1
     8d0:	00500100 	subseq	r0, r0, r0, lsl #2
     8d4:	00031a12 	andeq	r1, r3, r2, lsl sl
     8d8:	41090100 	mrsmi	r0, (UNDEF: 25)
     8dc:	05000000 	streq	r0, [r0, #-0]
     8e0:	0182cc03 	orreq	ip, r2, r3, lsl #24
     8e4:	00481340 	subeq	r1, r8, r0, asr #6
     8e8:	01fe0000 	mvnseq	r0, r0
     8ec:	64140000 	ldrvs	r0, [r4], #-0
     8f0:	01000000 	mrseq	r0, (UNDEF: 0)
     8f4:	61721500 	cmnvs	r2, r0, lsl #10
     8f8:	0b01006d 	bleq	40ab4 <IRQ_STACK_SIZE+0x38ab4>
     8fc:	000001ee 	andeq	r0, r0, lr, ror #3
     900:	78f80305 	ldmvc	r8!, {r0, r2, r8, r9}^
     904:	fc124001 	ldc2	0, cr4, [r2], {1}
     908:	01000002 	tsteq	r0, r2
     90c:	0001ee0c 	andeq	lr, r1, ip, lsl #28
     910:	08030500 	stmdaeq	r3, {r8, sl}
     914:	12400179 	subne	r0, r0, #1073741854	; 0x4000001e
     918:	00000358 	andeq	r0, r0, r8, asr r3
     91c:	01ee0d01 	mvneq	r0, r1, lsl #26
     920:	03050000 	movweq	r0, #20480	; 0x5000
     924:	40017910 	andmi	r7, r1, r0, lsl r9
     928:	00032412 	andeq	r2, r3, r2, lsl r4
     92c:	ee0e0100 	adfe	f0, f6, f0
     930:	05000001 	streq	r0, [r0, #-1]
     934:	01790003 	cmneq	r9, r3
     938:	032e1640 	teqeq	lr, #64, 12	; 0x4000000
     93c:	31020000 	mrscc	r0, (UNDEF: 2)
     940:	0000025d 	andeq	r0, r0, sp, asr r2
     944:	00004817 	andeq	r4, r0, r7, lsl r8
     948:	00481700 	subeq	r1, r8, r0, lsl #14
     94c:	48170000 	ldmdami	r7, {}	; <UNPREDICTABLE>
     950:	00000000 	andeq	r0, r0, r0
     954:	00030416 	andeq	r0, r3, r6, lsl r4
     958:	82ca0300 	sbchi	r0, sl, #0, 6
     95c:	17000002 	strne	r0, [r0, -r2]
     960:	00000048 	andeq	r0, r0, r8, asr #32
     964:	00004817 	andeq	r4, r0, r7, lsl r8
     968:	00481700 	subeq	r1, r8, r0, lsl #14
     96c:	48170000 	ldmdami	r7, {}	; <UNPREDICTABLE>
     970:	17000000 	strne	r0, [r0, -r0]
     974:	00000041 	andeq	r0, r0, r1, asr #32
     978:	02921600 	addseq	r1, r2, #0, 12
     97c:	23020000 	movwcs	r0, #8192	; 0x2000
     980:	00000294 	muleq	r0, r4, r2
     984:	00007917 	andeq	r7, r0, r7, lsl r9
     988:	16001800 	strne	r1, [r0], -r0, lsl #16
     98c:	00000363 	andeq	r0, r0, r3, ror #6
     990:	02a5ae03 	adceq	sl, r5, #3, 28	; 0x30
     994:	48170000 	ldmdami	r7, {}	; <UNPREDICTABLE>
     998:	00000000 	andeq	r0, r0, r0
     99c:	00033e19 	andeq	r3, r3, r9, lsl lr
     9a0:	17ac0300 	strne	r0, [ip, r0, lsl #6]!
     9a4:	00000048 	andeq	r0, r0, r8, asr #32
     9a8:	1cf50000 	ldclne	0, cr0, [r5]
     9ac:	00040000 	andeq	r0, r4, r0
     9b0:	0000037a 	andeq	r0, r0, sl, ror r3
     9b4:	01520104 	cmpeq	r2, r4, lsl #2
     9b8:	22010000 	andcs	r0, r1, #0
     9bc:	25000005 	strcs	r0, [r0, #-5]
     9c0:	98000001 	stmdals	r0, {r0}
     9c4:	e0400006 	sub	r0, r0, r6
     9c8:	cd000020 	stcgt	0, cr0, [r0, #-128]	; 0xffffff80
     9cc:	02000001 	andeq	r0, r0, #1
     9d0:	000005ca 	andeq	r0, r0, sl, asr #11
     9d4:	3c015001 	stccc	0, cr5, [r1], {1}
     9d8:	03000000 	movweq	r0, #0
     9dc:	01006170 	tsteq	r0, r0, ror r1
     9e0:	00003c50 	andeq	r3, r0, r0, asr ip
     9e4:	04040000 	streq	r0, [r4], #-0
     9e8:	00011807 	andeq	r1, r1, r7, lsl #16
     9ec:	04780200 	ldrbteq	r0, [r8], #-512	; 0xfffffe00
     9f0:	64010000 	strvs	r0, [r1], #-0
     9f4:	00005a01 	andeq	r5, r0, r1, lsl #20
     9f8:	61700300 	cmnvs	r0, r0, lsl #6
     9fc:	3c640100 	stfcce	f0, [r4], #-0
     a00:	00000000 	andeq	r0, r0, r0
     a04:	00040202 	andeq	r0, r4, r2, lsl #4
     a08:	017e0100 	cmneq	lr, r0, lsl #2
     a0c:	00000071 	andeq	r0, r0, r1, ror r0
     a10:	00617003 	rsbeq	r7, r1, r3
     a14:	003c7e01 	eorseq	r7, ip, r1, lsl #28
     a18:	02000000 	andeq	r0, r0, #0
     a1c:	00000621 	andeq	r0, r0, r1, lsr #12
     a20:	c9019101 	stmdbgt	r1, {r0, r8, ip, pc}
     a24:	05000000 	streq	r0, [r0, #-0]
     a28:	00000457 	andeq	r0, r0, r7, asr r4
     a2c:	003c9101 	eorseq	r9, ip, r1, lsl #2
     a30:	9d050000 	stcls	0, cr0, [r5, #-0]
     a34:	01000004 	tsteq	r0, r4
     a38:	00003c91 	muleq	r0, r1, ip
     a3c:	059a0500 	ldreq	r0, [sl, #1280]	; 0x500
     a40:	91010000 	mrsls	r0, (UNDEF: 1)
     a44:	0000003c 	andeq	r0, r0, ip, lsr r0
     a48:	00049805 	andeq	r9, r4, r5, lsl #16
     a4c:	3c910100 	ldfccs	f0, [r1], {0}
     a50:	06000000 	streq	r0, [r0], -r0
     a54:	93010069 	movwls	r0, #4201	; 0x1069
     a58:	000000c9 	andeq	r0, r0, r9, asr #1
     a5c:	54547006 	ldrbpl	r7, [r4], #-6
     a60:	d0940100 	addsle	r0, r4, r0, lsl #2
     a64:	07000000 	streq	r0, [r0, -r0]
     a68:	000003f8 	strdeq	r0, [r0], -r8
     a6c:	003c9501 	eorseq	r9, ip, r1, lsl #10
     a70:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     a74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     a78:	04090074 	streq	r0, [r9], #-116	; 0xffffff8c
     a7c:	0000003c 	andeq	r0, r0, ip, lsr r0
     a80:	0006060a 	andeq	r0, r6, sl, lsl #12
     a84:	01770100 	cmneq	r7, r0, lsl #2
     a88:	00030402 	andeq	r0, r3, r2, lsl #8
     a8c:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
     a90:	0000014c 	andeq	r0, r0, ip, asr #2
     a94:	00045705 	andeq	r5, r4, r5, lsl #14
     a98:	3ca30100 	stfccs	f0, [r3]
     a9c:	05000000 	streq	r0, [r0, #-0]
     aa0:	0000049d 	muleq	r0, sp, r4
     aa4:	003ca301 	eorseq	sl, ip, r1, lsl #6
     aa8:	9a050000 	bls	140ab0 <IRQ_STACK_SIZE+0x138ab0>
     aac:	01000005 	tsteq	r0, r5
     ab0:	00003ca3 	andeq	r3, r0, r3, lsr #25
     ab4:	04980500 	ldreq	r0, [r8], #1280	; 0x500
     ab8:	a3010000 	movwge	r0, #4096	; 0x1000
     abc:	0000003c 	andeq	r0, r0, ip, lsr r0
     ac0:	00033705 	andeq	r3, r3, r5, lsl #14
     ac4:	c9a30100 	stmibgt	r3!, {r8}
     ac8:	06000000 	streq	r0, [r0], -r0
     acc:	a5010069 	strge	r0, [r1, #-105]	; 0xffffff97
     ad0:	000000c9 	andeq	r0, r0, r9, asr #1
     ad4:	54547006 	ldrbpl	r7, [r4], #-6
     ad8:	d0a60100 	adcle	r0, r6, r0, lsl #2
     adc:	07000000 	streq	r0, [r0, -r0]
     ae0:	000003f8 	strdeq	r0, [r0], -r8
     ae4:	003ca701 	eorseq	sl, ip, r1, lsl #14
     ae8:	15070000 	strne	r0, [r7, #-0]
     aec:	01000003 	tsteq	r0, r3
     af0:	0000c9ac 	andeq	ip, r0, ip, lsr #19
     af4:	d50b0000 	strle	r0, [fp, #-0]
     af8:	01000004 	tsteq	r0, r4
     afc:	66010176 			; <UNDEFINED> instruction: 0x66010176
     b00:	0c000001 	stceq	0, cr0, [r0], {1}
     b04:	00000337 	andeq	r0, r0, r7, lsr r3
     b08:	c9017601 	stmdbgt	r1, {r0, r9, sl, ip, sp, lr}
     b0c:	00000000 	andeq	r0, r0, r0
     b10:	00044a0d 	andeq	r4, r4, sp, lsl #20
     b14:	01580100 	cmpeq	r8, r0, lsl #2
     b18:	40000698 	mulmi	r0, r8, r6
     b1c:	00000844 	andeq	r0, r0, r4, asr #16
     b20:	06959c01 	ldreq	r9, [r5], r1, lsl #24
     b24:	710e0000 	mrsvc	r0, (UNDEF: 14)
     b28:	ac000000 	stcge	0, cr0, [r0], {-0}
     b2c:	00400006 	subeq	r0, r0, r6
     b30:	01000000 	mrseq	r0, (UNDEF: 0)
     b34:	01cb015a 	biceq	r0, fp, sl, asr r1
     b38:	9e0f0000 	cdpls	0, 0, cr0, cr15, cr0, {0}
     b3c:	22000000 	andcs	r0, r0, #0
     b40:	0093100c 	addseq	r1, r3, ip
     b44:	11000000 	mrsne	r0, (UNDEF: 0)
     b48:	00000088 	andeq	r0, r0, r8, lsl #1
     b4c:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
     b50:	00007d10 	andeq	r7, r0, r0, lsl sp
     b54:	00120000 	andseq	r0, r2, r0
     b58:	13000000 	movwne	r0, #0
     b5c:	000000a9 	andeq	r0, r0, r9, lsr #1
     b60:	0000038a 	andeq	r0, r0, sl, lsl #7
     b64:	0000b213 	andeq	fp, r0, r3, lsl r2
     b68:	0003d900 	andeq	sp, r3, r0, lsl #18
     b6c:	00bd1400 	adcseq	r1, sp, r0, lsl #8
     b70:	00cd0000 	sbceq	r0, sp, r0
     b74:	00711500 	rsbseq	r1, r1, r0, lsl #10
     b78:	07980000 	ldreq	r0, [r8, r0]
     b7c:	00ec4000 	rsceq	r4, ip, r0
     b80:	5b010000 	blpl	40b88 <IRQ_STACK_SIZE+0x38b88>
     b84:	00021501 	andeq	r1, r2, r1, lsl #10
     b88:	009e1600 	addseq	r1, lr, r0, lsl #12
     b8c:	93160000 	tstls	r6, #0
     b90:	16000000 	strne	r0, [r0], -r0
     b94:	00000088 	andeq	r0, r0, r8, lsl #1
     b98:	00007d16 	andeq	r7, r0, r6, lsl sp
     b9c:	07981700 	ldreq	r1, [r8, r0, lsl #14]
     ba0:	00ec4000 	rsceq	r4, ip, r0
     ba4:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
     ba8:	14000000 	strne	r0, [r0], #-0
     bac:	13000004 	movwne	r0, #4
     bb0:	000000b2 	strheq	r0, [r0], -r2
     bb4:	00000457 	andeq	r0, r0, r7, asr r4
     bb8:	0000bd18 	andeq	fp, r0, r8, lsl sp
     bbc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     bc0:	00000071 	andeq	r0, r0, r1, ror r0
     bc4:	40000884 	andmi	r0, r0, r4, lsl #17
     bc8:	00000018 	andeq	r0, r0, r8, lsl r0
     bcc:	5b015c01 	blpl	57bd8 <IRQ_STACK_SIZE+0x4fbd8>
     bd0:	16000002 	strne	r0, [r0], -r2
     bd4:	0000009e 	muleq	r0, lr, r0
     bd8:	00009316 	andeq	r9, r0, r6, lsl r3
     bdc:	00881600 	addeq	r1, r8, r0, lsl #12
     be0:	7d160000 	ldcvc	0, cr0, [r6, #-0]
     be4:	12000000 	andne	r0, r0, #0
     be8:	00000018 	andeq	r0, r0, r8, lsl r0
     bec:	0000a913 	andeq	sl, r0, r3, lsl r9
     bf0:	0004ab00 	andeq	sl, r4, r0, lsl #22
     bf4:	00b21300 	adcseq	r1, r2, r0, lsl #6
     bf8:	04ee0000 	strbteq	r0, [lr], #0
     bfc:	bd180000 	ldclt	0, cr0, [r8, #-0]
     c00:	00000000 	andeq	r0, r0, r0
     c04:	00710e00 	rsbseq	r0, r1, r0, lsl #28
     c08:	09800000 	stmibeq	r0, {}	; <UNPREDICTABLE>
     c0c:	00384000 	eorseq	r4, r8, r0
     c10:	5d010000 	stcpl	0, cr0, [r1, #-0]
     c14:	0002a101 	andeq	sl, r2, r1, lsl #2
     c18:	009e1600 	addseq	r1, lr, r0, lsl #12
     c1c:	93160000 	tstls	r6, #0
     c20:	16000000 	strne	r0, [r0], -r0
     c24:	00000088 	andeq	r0, r0, r8, lsl #1
     c28:	00007d16 	andeq	r7, r0, r6, lsl sp
     c2c:	00381200 	eorseq	r1, r8, r0, lsl #4
     c30:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
     c34:	1b000000 	blne	c3c <ABORT_STACK_SIZE+0x83c>
     c38:	13000005 	movwne	r0, #5
     c3c:	000000b2 	strheq	r0, [r0], -r2
     c40:	00000546 	andeq	r0, r0, r6, asr #10
     c44:	0000bd18 	andeq	fp, r0, r8, lsl sp
     c48:	15000000 	strne	r0, [r0, #-0]
     c4c:	00000071 	andeq	r0, r0, r1, ror r0
     c50:	400009b0 			; <UNDEFINED> instruction: 0x400009b0
     c54:	00000020 	andeq	r0, r0, r0, lsr #32
     c58:	eb015e01 	bl	58464 <IRQ_STACK_SIZE+0x50464>
     c5c:	16000002 	strne	r0, [r0], -r2
     c60:	0000009e 	muleq	r0, lr, r0
     c64:	00009316 	andeq	r9, r0, r6, lsl r3
     c68:	00881600 	addeq	r1, r8, r0, lsl #12
     c6c:	7d160000 	ldcvc	0, cr0, [r6, #-0]
     c70:	17000000 	strne	r0, [r0, -r0]
     c74:	400009b0 			; <UNDEFINED> instruction: 0x400009b0
     c78:	00000020 	andeq	r0, r0, r0, lsr #32
     c7c:	0000a913 	andeq	sl, r0, r3, lsl r9
     c80:	00055900 	andeq	r5, r5, r0, lsl #18
     c84:	00b21900 	adcseq	r1, r2, r0, lsl #18
     c88:	11040000 	mrsne	r0, (UNDEF: 4)
     c8c:	bd184400 	cfldrslt	mvf4, [r8, #-0]
     c90:	00000000 	andeq	r0, r0, r0
     c94:	00711500 	rsbseq	r1, r1, r0, lsl #10
     c98:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
     c9c:	00e84000 	rsceq	r4, r8, r0
     ca0:	61010000 	mrsvs	r0, (UNDEF: 1)
     ca4:	00033501 	andeq	r3, r3, r1, lsl #10
     ca8:	009e1600 	addseq	r1, lr, r0, lsl #12
     cac:	93160000 	tstls	r6, #0
     cb0:	16000000 	strne	r0, [r0], -r0
     cb4:	00000088 	andeq	r0, r0, r8, lsl #1
     cb8:	00007d16 	andeq	r7, r0, r6, lsl sp
     cbc:	09d01700 	ldmibeq	r0, {r8, r9, sl, ip}^
     cc0:	00e84000 	rsceq	r4, r8, r0
     cc4:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
     cc8:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
     ccc:	13000005 	movwne	r0, #5
     cd0:	000000b2 	strheq	r0, [r0], -r2
     cd4:	000005c8 	andeq	r0, r0, r8, asr #11
     cd8:	0000bd18 	andeq	fp, r0, r8, lsl sp
     cdc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     ce0:	00000071 	andeq	r0, r0, r1, ror r0
     ce4:	40000ab8 			; <UNDEFINED> instruction: 0x40000ab8
     ce8:	00000058 	andeq	r0, r0, r8, asr r0
     cec:	7b016d01 	blvc	5c0f8 <IRQ_STACK_SIZE+0x540f8>
     cf0:	16000003 	strne	r0, [r0], -r3
     cf4:	0000009e 	muleq	r0, lr, r0
     cf8:	00009316 	andeq	r9, r0, r6, lsl r3
     cfc:	00881600 	addeq	r1, r8, r0, lsl #12
     d00:	7d160000 	ldcvc	0, cr0, [r6, #-0]
     d04:	12000000 	andne	r0, r0, #0
     d08:	00000058 	andeq	r0, r0, r8, asr r0
     d0c:	0000a913 	andeq	sl, r0, r3, lsl r9
     d10:	00063900 	andeq	r3, r6, r0, lsl #18
     d14:	00b21300 	adcseq	r1, r2, r0, lsl #6
     d18:	067d0000 	ldrbteq	r0, [sp], -r0
     d1c:	bd180000 	ldclt	0, cr0, [r8, #-0]
     d20:	00000000 	andeq	r0, r0, r0
     d24:	00710e00 	rsbseq	r0, r1, r0, lsl #28
     d28:	0abc0000 	beq	fef00d30 <PCB_BASE_APP1+0xba400b30>
     d2c:	00b04000 	adcseq	r4, r0, r0
     d30:	64010000 	strvs	r0, [r1], #-0
     d34:	0003c101 	andeq	ip, r3, r1, lsl #2
     d38:	009e1600 	addseq	r1, lr, r0, lsl #12
     d3c:	93160000 	tstls	r6, #0
     d40:	16000000 	strne	r0, [r0], -r0
     d44:	00000088 	andeq	r0, r0, r8, lsl #1
     d48:	00007d16 	andeq	r7, r0, r6, lsl sp
     d4c:	00b01200 	adcseq	r1, r0, r0, lsl #4
     d50:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
     d54:	c5000000 	strgt	r0, [r0, #-0]
     d58:	13000006 	movwne	r0, #6
     d5c:	000000b2 	strheq	r0, [r0], -r2
     d60:	000006fd 	strdeq	r0, [r0], -sp
     d64:	0000bd18 	andeq	fp, r0, r8, lsl sp
     d68:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     d6c:	00000071 	andeq	r0, r0, r1, ror r0
     d70:	40000adc 	ldrdmi	r0, [r0], -ip
     d74:	000000f8 	strdeq	r0, [r0], -r8
     d78:	07016501 	streq	r6, [r1, -r1, lsl #10]
     d7c:	16000004 	strne	r0, [r0], -r4
     d80:	0000009e 	muleq	r0, lr, r0
     d84:	00009316 	andeq	r9, r0, r6, lsl r3
     d88:	00881600 	addeq	r1, r8, r0, lsl #12
     d8c:	7d160000 	ldcvc	0, cr0, [r6, #-0]
     d90:	12000000 	andne	r0, r0, #0
     d94:	000000f8 	strdeq	r0, [r0], -r8
     d98:	0000a913 	andeq	sl, r0, r3, lsl r9
     d9c:	00074500 	andeq	r4, r7, r0, lsl #10
     da0:	00b21300 	adcseq	r1, r2, r0, lsl #6
     da4:	07650000 	strbeq	r0, [r5, -r0]!
     da8:	bd180000 	ldclt	0, cr0, [r8, #-0]
     dac:	00000000 	andeq	r0, r0, r0
     db0:	00710e00 	rsbseq	r0, r1, r0, lsl #28
     db4:	0aec0000 	beq	ffb00dbc <PCB_BASE_APP1+0xbb000bbc>
     db8:	01384000 	teqeq	r8, r0
     dbc:	66010000 	strvs	r0, [r1], -r0
     dc0:	00044d01 	andeq	r4, r4, r1, lsl #26
     dc4:	009e1600 	addseq	r1, lr, r0, lsl #12
     dc8:	93160000 	tstls	r6, #0
     dcc:	16000000 	strne	r0, [r0], -r0
     dd0:	00000088 	andeq	r0, r0, r8, lsl #1
     dd4:	00007d16 	andeq	r7, r0, r6, lsl sp
     dd8:	01381200 	teqeq	r8, r0, lsl #4
     ddc:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
     de0:	8d000000 	stchi	0, cr0, [r0, #-0]
     de4:	13000007 	movwne	r0, #7
     de8:	000000b2 	strheq	r0, [r0], -r2
     dec:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     df0:	0000bd18 	andeq	fp, r0, r8, lsl sp
     df4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     df8:	00000071 	andeq	r0, r0, r1, ror r0
     dfc:	40000b0c 	andmi	r0, r0, ip, lsl #22
     e00:	00000180 	andeq	r0, r0, r0, lsl #3
     e04:	93016701 	movwls	r6, #5889	; 0x1701
     e08:	16000004 	strne	r0, [r0], -r4
     e0c:	0000009e 	muleq	r0, lr, r0
     e10:	00009316 	andeq	r9, r0, r6, lsl r3
     e14:	00881600 	addeq	r1, r8, r0, lsl #12
     e18:	7d160000 	ldcvc	0, cr0, [r6, #-0]
     e1c:	12000000 	andne	r0, r0, #0
     e20:	00000180 	andeq	r0, r0, r0, lsl #3
     e24:	0000a913 	andeq	sl, r0, r3, lsl r9
     e28:	0007f100 	andeq	pc, r7, r0, lsl #2
     e2c:	00b21300 	adcseq	r1, r2, r0, lsl #6
     e30:	08290000 	stmdaeq	r9!, {}	; <UNPREDICTABLE>
     e34:	bd180000 	ldclt	0, cr0, [r8, #-0]
     e38:	00000000 	andeq	r0, r0, r0
     e3c:	00710e00 	rsbseq	r0, r1, r0, lsl #28
     e40:	0b300000 	bleq	c00e48 <STACK_SIZE+0x400e48>
     e44:	01c84000 	biceq	r4, r8, r0
     e48:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
     e4c:	0004d901 	andeq	sp, r4, r1, lsl #18
     e50:	009e1600 	addseq	r1, lr, r0, lsl #12
     e54:	93160000 	tstls	r6, #0
     e58:	16000000 	strne	r0, [r0], -r0
     e5c:	00000088 	andeq	r0, r0, r8, lsl #1
     e60:	00007d16 	andeq	r7, r0, r6, lsl sp
     e64:	01c81200 	biceq	r1, r8, r0, lsl #4
     e68:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
     e6c:	61000000 	mrsvs	r0, (UNDEF: 0)
     e70:	13000008 	movwne	r0, #8
     e74:	000000b2 	strheq	r0, [r0], -r2
     e78:	00000899 	muleq	r0, r9, r8
     e7c:	0000bd18 	andeq	fp, r0, r8, lsl sp
     e80:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     e84:	00000071 	andeq	r0, r0, r1, ror r0
     e88:	40000b34 	andmi	r0, r0, r4, lsr fp
     e8c:	00000218 	andeq	r0, r0, r8, lsl r2
     e90:	1f016901 	svcne	0x00016901
     e94:	16000005 	strne	r0, [r0], -r5
     e98:	0000009e 	muleq	r0, lr, r0
     e9c:	00009316 	andeq	r9, r0, r6, lsl r3
     ea0:	00881600 	addeq	r1, r8, r0, lsl #12
     ea4:	7d160000 	ldcvc	0, cr0, [r6, #-0]
     ea8:	12000000 	andne	r0, r0, #0
     eac:	00000218 	andeq	r0, r0, r8, lsl r2
     eb0:	0000a913 	andeq	sl, r0, r3, lsl r9
     eb4:	0008d100 	andeq	sp, r8, r0, lsl #2
     eb8:	00b21300 	adcseq	r1, r2, r0, lsl #6
     ebc:	09150000 	ldmdbeq	r5, {}	; <UNPREDICTABLE>
     ec0:	bd180000 	ldclt	0, cr0, [r8, #-0]
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	00710e00 	rsbseq	r0, r1, r0, lsl #28
     ecc:	0b740000 	bleq	1d00ed4 <STACK_SIZE+0x1500ed4>
     ed0:	02704000 	rsbseq	r4, r0, #0
     ed4:	6a010000 	bvs	40edc <IRQ_STACK_SIZE+0x38edc>
     ed8:	00056201 	andeq	r6, r5, r1, lsl #4
     edc:	009e1600 	addseq	r1, lr, r0, lsl #12
     ee0:	93160000 	tstls	r6, #0
     ee4:	16000000 	strne	r0, [r0], -r0
     ee8:	00000088 	andeq	r0, r0, r8, lsl #1
     eec:	00007d16 	andeq	r7, r0, r6, lsl sp
     ef0:	02701200 	rsbseq	r1, r0, #0, 4
     ef4:	a9140000 	ldmdbge	r4, {}	; <UNPREDICTABLE>
     ef8:	04000000 	streq	r0, [r0], #-0
     efc:	0000b219 	andeq	fp, r0, r9, lsl r2
     f00:	00133000 	andseq	r3, r3, r0
     f04:	00bd1844 	adcseq	r1, sp, r4, asr #16
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	0000710e 	andeq	r7, r0, lr, lsl #2
     f10:	000ba400 	andeq	sl, fp, r0, lsl #8
     f14:	0002d840 	andeq	sp, r2, r0, asr #16
     f18:	016b0100 	cmneq	fp, r0, lsl #2
     f1c:	000005a8 	andeq	r0, r0, r8, lsr #11
     f20:	00009e16 	andeq	r9, r0, r6, lsl lr
     f24:	00931600 	addseq	r1, r3, r0, lsl #12
     f28:	88160000 	ldmdahi	r6, {}	; <UNPREDICTABLE>
     f2c:	16000000 	strne	r0, [r0], -r0
     f30:	0000007d 	andeq	r0, r0, sp, ror r0
     f34:	0002d812 	andeq	sp, r2, r2, lsl r8
     f38:	00a91300 	adceq	r1, r9, r0, lsl #6
     f3c:	095d0000 	ldmdbeq	sp, {}^	; <UNPREDICTABLE>
     f40:	b2130000 	andslt	r0, r3, #0
     f44:	95000000 	strls	r0, [r0, #-0]
     f48:	18000009 	stmdane	r0, {r0, r3}
     f4c:	000000bd 	strheq	r0, [r0], -sp
     f50:	710e0000 	mrsvc	r0, (UNDEF: 14)
     f54:	2c000000 	stccs	0, cr0, [r0], {-0}
     f58:	3840000c 	stmdacc	r0, {r2, r3}^
     f5c:	01000003 	tsteq	r0, r3
     f60:	05ee016c 	strbeq	r0, [lr, #364]!	; 0x16c
     f64:	9e160000 	cdpls	0, 1, cr0, cr6, cr0, {0}
     f68:	16000000 	strne	r0, [r0], -r0
     f6c:	00000093 	muleq	r0, r3, r0
     f70:	00008816 	andeq	r8, r0, r6, lsl r8
     f74:	007d1600 	rsbseq	r1, sp, r0, lsl #12
     f78:	38120000 	ldmdacc	r2, {}	; <UNPREDICTABLE>
     f7c:	13000003 	movwne	r0, #3
     f80:	000000a9 	andeq	r0, r0, r9, lsr #1
     f84:	000009cd 	andeq	r0, r0, sp, asr #19
     f88:	0000b213 	andeq	fp, r0, r3, lsl r2
     f8c:	000a1100 	andeq	r1, sl, r0, lsl #2
     f90:	00bd1800 	adcseq	r1, sp, r0, lsl #16
     f94:	00000000 	andeq	r0, r0, r0
     f98:	00007115 	andeq	r7, r0, r5, lsl r1
     f9c:	000cc400 	andeq	ip, ip, r0, lsl #8
     fa0:	00011440 	andeq	r1, r1, r0, asr #8
     fa4:	016f0100 	cmneq	pc, r0, lsl #2
     fa8:	00000638 	andeq	r0, r0, r8, lsr r6
     fac:	00009e16 	andeq	r9, r0, r6, lsl lr
     fb0:	00931600 	addseq	r1, r3, r0, lsl #12
     fb4:	88160000 	ldmdahi	r6, {}	; <UNPREDICTABLE>
     fb8:	16000000 	strne	r0, [r0], -r0
     fbc:	0000007d 	andeq	r0, r0, sp, ror r0
     fc0:	000cc417 	andeq	ip, ip, r7, lsl r4
     fc4:	00011440 	andeq	r1, r1, r0, asr #8
     fc8:	00a91300 	adceq	r1, r9, r0, lsl #6
     fcc:	0a590000 	beq	1640fd4 <STACK_SIZE+0xe40fd4>
     fd0:	b2130000 	andslt	r0, r3, #0
     fd4:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     fd8:	1800000a 	stmdane	r0, {r1, r3}
     fdc:	000000bd 	strheq	r0, [r0], -sp
     fe0:	71150000 	tstvc	r5, r0
     fe4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     fe8:	e440000d 	strb	r0, [r0], #-13
     fec:	01000000 	mrseq	r0, (UNDEF: 0)
     ff0:	06820170 			; <UNDEFINED> instruction: 0x06820170
     ff4:	9e160000 	cdpls	0, 1, cr0, cr6, cr0, {0}
     ff8:	16000000 	strne	r0, [r0], -r0
     ffc:	00000093 	muleq	r0, r3, r0
    1000:	00008816 	andeq	r8, r0, r6, lsl r8
    1004:	007d1600 	rsbseq	r1, sp, r0, lsl #12
    1008:	d8170000 	ldmdale	r7, {}	; <UNPREDICTABLE>
    100c:	e440000d 	strb	r0, [r0], #-13
    1010:	13000000 	movwne	r0, #0
    1014:	000000a9 	andeq	r0, r0, r9, lsr #1
    1018:	00000b19 	andeq	r0, r0, r9, lsl fp
    101c:	0000b213 	andeq	fp, r0, r3, lsl r2
    1020:	000b5c00 	andeq	r5, fp, r0, lsl #24
    1024:	00bd1800 	adcseq	r1, sp, r0, lsl #16
    1028:	00000000 	andeq	r0, r0, r0
    102c:	000ec81a 	andeq	ip, lr, sl, lsl r8
    1030:	001bf040 	andseq	pc, fp, r0, asr #32
    1034:	0edc1b00 	vfnmseq.f64	d17, d12, d0
    1038:	1c014000 	stcne	0, cr4, [r1], {-0}
    103c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1040:	0000014c 	andeq	r0, r0, ip, asr #2
    1044:	40000edc 	ldrdmi	r0, [r0], -ip
    1048:	00000848 	andeq	r0, r0, r8, asr #16
    104c:	0c6d9c01 	stcleq	12, cr9, [sp], #-4
    1050:	59100000 	ldmdbpl	r0, {}	; <UNPREDICTABLE>
    1054:	01000001 	tsteq	r0, r1
    1058:	0000de0e 	andeq	sp, r0, lr, lsl #28
    105c:	000ee400 	andeq	lr, lr, r0, lsl #8
    1060:	00037040 	andeq	r7, r3, r0, asr #32
    1064:	01780100 	cmneq	r8, r0, lsl #2
    1068:	0000070c 	andeq	r0, r0, ip, lsl #14
    106c:	00011610 	andeq	r1, r1, r0, lsl r6
    1070:	0b0f0100 	bleq	3c1478 <IRQ_STACK_SIZE+0x3b9478>
    1074:	22000001 	andcs	r0, r0, #1
    1078:	0100100c 	tsteq	r0, ip
    107c:	11000000 	mrsne	r0, (UNDEF: 0)
    1080:	000000f5 	strdeq	r0, [r0], -r5
    1084:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
    1088:	0000ea10 	andeq	lr, r0, r0, lsl sl
    108c:	70120000 	andsvc	r0, r2, r0
    1090:	13000003 	movwne	r0, #3
    1094:	00000121 	andeq	r0, r0, r1, lsr #2
    1098:	00000b89 	andeq	r0, r0, r9, lsl #23
    109c:	00012a13 	andeq	r2, r1, r3, lsl sl
    10a0:	000bd800 	andeq	sp, fp, r0, lsl #16
    10a4:	01351400 	teqeq	r5, r0, lsl #8
    10a8:	19cd0000 	stmibne	sp, {}^	; <UNPREDICTABLE>
    10ac:	00000140 	andeq	r0, r0, r0, asr #2
    10b0:	44040000 	strmi	r0, [r4], #-0
    10b4:	de150000 	cdple	0, 1, cr0, cr5, cr0, {0}
    10b8:	d4000000 	strle	r0, [r0], #-0
    10bc:	ec40000f 	mcrr	0, 0, r0, r0, cr15
    10c0:	01000000 	mrseq	r0, (UNDEF: 0)
    10c4:	07600179 			; <UNDEFINED> instruction: 0x07600179
    10c8:	16160000 	ldrne	r0, [r6], -r0
    10cc:	16000001 	strne	r0, [r0], -r1
    10d0:	0000010b 	andeq	r0, r0, fp, lsl #2
    10d4:	00010016 	andeq	r0, r1, r6, lsl r0
    10d8:	00f51600 	rscseq	r1, r5, r0, lsl #12
    10dc:	ea160000 	b	5810e4 <IRQ_STACK_SIZE+0x5790e4>
    10e0:	17000000 	strne	r0, [r0, -r0]
    10e4:	40000fd4 	ldrdmi	r0, [r0], -r4
    10e8:	000000ec 	andeq	r0, r0, ip, ror #1
    10ec:	00012113 	andeq	r2, r1, r3, lsl r1
    10f0:	000c1500 	andeq	r1, ip, r0, lsl #10
    10f4:	012a1300 	teqeq	sl, r0, lsl #6
    10f8:	0c580000 	mraeq	r0, r8, acc0
    10fc:	35180000 	ldrcc	r0, [r8, #-0]
    1100:	18000001 	stmdane	r0, {r0}
    1104:	00000140 	andeq	r0, r0, r0, asr #2
    1108:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    110c:	c0000000 	andgt	r0, r0, r0
    1110:	88400010 	stmdahi	r0, {r4}^
    1114:	01000003 	tsteq	r0, r3
    1118:	07b0017a 			; <UNDEFINED> instruction: 0x07b0017a
    111c:	16160000 	ldrne	r0, [r6], -r0
    1120:	16000001 	strne	r0, [r0], -r1
    1124:	0000010b 	andeq	r0, r0, fp, lsl #2
    1128:	00010016 	andeq	r0, r1, r6, lsl r0
    112c:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1130:	ea160000 	b	581138 <IRQ_STACK_SIZE+0x579138>
    1134:	12000000 	andne	r0, r0, #0
    1138:	00000388 	andeq	r0, r0, r8, lsl #7
    113c:	00012113 	andeq	r2, r1, r3, lsl r1
    1140:	000cac00 	andeq	sl, ip, r0, lsl #24
    1144:	012a1300 	teqeq	sl, r0, lsl #6
    1148:	0cef0000 	stcleq	0, cr0, [pc]	; 1150 <ABORT_STACK_SIZE+0xd50>
    114c:	35180000 	ldrcc	r0, [r8, #-0]
    1150:	18000001 	stmdane	r0, {r0}
    1154:	00000140 	andeq	r0, r0, r0, asr #2
    1158:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    115c:	bc000000 	stclt	0, cr0, [r0], {-0}
    1160:	a8400011 	stmdage	r0, {r0, r4}^
    1164:	01000003 	tsteq	r0, r3
    1168:	0800017b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8}
    116c:	16160000 	ldrne	r0, [r6], -r0
    1170:	16000001 	strne	r0, [r0], -r1
    1174:	0000010b 	andeq	r0, r0, fp, lsl #2
    1178:	00010016 	andeq	r0, r1, r6, lsl r0
    117c:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1180:	ea160000 	b	581188 <IRQ_STACK_SIZE+0x579188>
    1184:	12000000 	andne	r0, r0, #0
    1188:	000003a8 	andeq	r0, r0, r8, lsr #7
    118c:	00012113 	andeq	r2, r1, r3, lsl r1
    1190:	000d1c00 	andeq	r1, sp, r0, lsl #24
    1194:	012a1300 	teqeq	sl, r0, lsl #6
    1198:	0d470000 	stcleq	0, cr0, [r7, #-0]
    119c:	35180000 	ldrcc	r0, [r8, #-0]
    11a0:	18000001 	stmdane	r0, {r0}
    11a4:	00000140 	andeq	r0, r0, r0, asr #2
    11a8:	de150000 	cdple	0, 1, cr0, cr5, cr0, {0}
    11ac:	ec000000 	stc	0, cr0, [r0], {-0}
    11b0:	20400011 	subcs	r0, r0, r1, lsl r0
    11b4:	01000000 	mrseq	r0, (UNDEF: 0)
    11b8:	0854017c 	ldmdaeq	r4, {r2, r3, r4, r5, r6, r8}^
    11bc:	16160000 	ldrne	r0, [r6], -r0
    11c0:	16000001 	strne	r0, [r0], -r1
    11c4:	0000010b 	andeq	r0, r0, fp, lsl #2
    11c8:	00010016 	andeq	r0, r1, r6, lsl r0
    11cc:	00f51600 	rscseq	r1, r5, r0, lsl #12
    11d0:	ea160000 	b	5811d8 <IRQ_STACK_SIZE+0x5791d8>
    11d4:	17000000 	strne	r0, [r0, -r0]
    11d8:	400011ec 	andmi	r1, r0, ip, ror #3
    11dc:	00000020 	andeq	r0, r0, r0, lsr #32
    11e0:	00012113 	andeq	r2, r1, r3, lsl r1
    11e4:	000d5a00 	andeq	r5, sp, r0, lsl #20
    11e8:	012a1900 	teqeq	sl, r0, lsl #18
    11ec:	11040000 	mrsne	r0, (UNDEF: 4)
    11f0:	35184404 	ldrcc	r4, [r8, #-1028]	; 0xfffffbfc
    11f4:	18000001 	stmdane	r0, {r0}
    11f8:	00000140 	andeq	r0, r0, r0, asr #2
    11fc:	de150000 	cdple	0, 1, cr0, cr5, cr0, {0}
    1200:	0c000000 	stceq	0, cr0, [r0], {-0}
    1204:	e8400012 	stmda	r0, {r1, r4}^
    1208:	01000000 	mrseq	r0, (UNDEF: 0)
    120c:	08a8017f 	stmiaeq	r8!, {r0, r1, r2, r3, r4, r5, r6, r8}
    1210:	16160000 	ldrne	r0, [r6], -r0
    1214:	16000001 	strne	r0, [r0], -r1
    1218:	0000010b 	andeq	r0, r0, fp, lsl #2
    121c:	00010016 	andeq	r0, r1, r6, lsl r0
    1220:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1224:	ea160000 	b	58122c <IRQ_STACK_SIZE+0x57922c>
    1228:	17000000 	strne	r0, [r0, -r0]
    122c:	4000120c 	andmi	r1, r0, ip, lsl #4
    1230:	000000e8 	andeq	r0, r0, r8, ror #1
    1234:	00012113 	andeq	r2, r1, r3, lsl r1
    1238:	000d7a00 	andeq	r7, sp, r0, lsl #20
    123c:	012a1300 	teqeq	sl, r0, lsl #6
    1240:	0dc90000 	stcleq	0, cr0, [r9]
    1244:	35180000 	ldrcc	r0, [r8, #-0]
    1248:	18000001 	stmdane	r0, {r0}
    124c:	00000140 	andeq	r0, r0, r0, asr #2
    1250:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    1254:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1258:	c8400012 	stmdagt	r0, {r1, r4}^
    125c:	01000003 	tsteq	r0, r3
    1260:	08f80182 	ldmeq	r8!, {r1, r7, r8}^
    1264:	16160000 	ldrne	r0, [r6], -r0
    1268:	16000001 	strne	r0, [r0], -r1
    126c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1270:	00010016 	andeq	r0, r1, r6, lsl r0
    1274:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1278:	ea160000 	b	581280 <IRQ_STACK_SIZE+0x579280>
    127c:	12000000 	andne	r0, r0, #0
    1280:	000003c8 	andeq	r0, r0, r8, asr #7
    1284:	00012113 	andeq	r2, r1, r3, lsl r1
    1288:	000e3a00 	andeq	r3, lr, r0, lsl #20
    128c:	012a1300 	teqeq	sl, r0, lsl #6
    1290:	0e7e0000 	cdpeq	0, 7, cr0, cr14, cr0, {0}
    1294:	35180000 	ldrcc	r0, [r8, #-0]
    1298:	18000001 	stmdane	r0, {r0}
    129c:	00000140 	andeq	r0, r0, r0, asr #2
    12a0:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    12a4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    12a8:	20400012 	subcs	r0, r0, r2, lsl r0
    12ac:	01000004 	tsteq	r0, r4
    12b0:	0948018b 	stmdbeq	r8, {r0, r1, r3, r7, r8}^
    12b4:	16160000 	ldrne	r0, [r6], -r0
    12b8:	16000001 	strne	r0, [r0], -r1
    12bc:	0000010b 	andeq	r0, r0, fp, lsl #2
    12c0:	00010016 	andeq	r0, r1, r6, lsl r0
    12c4:	00f51600 	rscseq	r1, r5, r0, lsl #12
    12c8:	ea160000 	b	5812d0 <IRQ_STACK_SIZE+0x5792d0>
    12cc:	12000000 	andne	r0, r0, #0
    12d0:	00000420 	andeq	r0, r0, r0, lsr #8
    12d4:	00012113 	andeq	r2, r1, r3, lsl r1
    12d8:	000ec600 	andeq	ip, lr, r0, lsl #12
    12dc:	012a1300 	teqeq	sl, r0, lsl #6
    12e0:	0f0a0000 	svceq	0x000a0000
    12e4:	35180000 	ldrcc	r0, [r8, #-0]
    12e8:	18000001 	stmdane	r0, {r0}
    12ec:	00000140 	andeq	r0, r0, r0, asr #2
    12f0:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    12f4:	fc000000 	stc2	0, cr0, [r0], {-0}
    12f8:	88400012 	stmdahi	r0, {r1, r4}^
    12fc:	01000004 	tsteq	r0, r4
    1300:	09980184 	ldmibeq	r8, {r2, r7, r8}
    1304:	16160000 	ldrne	r0, [r6], -r0
    1308:	16000001 	strne	r0, [r0], -r1
    130c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1310:	00010016 	andeq	r0, r1, r6, lsl r0
    1314:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1318:	ea160000 	b	581320 <IRQ_STACK_SIZE+0x579320>
    131c:	12000000 	andne	r0, r0, #0
    1320:	00000488 	andeq	r0, r0, r8, lsl #9
    1324:	00012113 	andeq	r2, r1, r3, lsl r1
    1328:	000f5200 	andeq	r5, pc, r0, lsl #4
    132c:	012a1300 	teqeq	sl, r0, lsl #6
    1330:	0f7e0000 	svceq	0x007e0000
    1334:	35180000 	ldrcc	r0, [r8, #-0]
    1338:	18000001 	stmdane	r0, {r0}
    133c:	00000140 	andeq	r0, r0, r0, asr #2
    1340:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    1344:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    1348:	d0400013 	suble	r0, r0, r3, lsl r0
    134c:	01000004 	tsteq	r0, r4
    1350:	09e80183 	stmibeq	r8!, {r0, r1, r7, r8}^
    1354:	16160000 	ldrne	r0, [r6], -r0
    1358:	16000001 	strne	r0, [r0], -r1
    135c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1360:	00010016 	andeq	r0, r1, r6, lsl r0
    1364:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1368:	ea160000 	b	581370 <IRQ_STACK_SIZE+0x579370>
    136c:	12000000 	andne	r0, r0, #0
    1370:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1374:	00012113 	andeq	r2, r1, r3, lsl r1
    1378:	000fa600 	andeq	sl, pc, r0, lsl #12
    137c:	012a1300 	teqeq	sl, r0, lsl #6
    1380:	0fea0000 	svceq	0x00ea0000
    1384:	35180000 	ldrcc	r0, [r8, #-0]
    1388:	18000001 	stmdane	r0, {r0}
    138c:	00000140 	andeq	r0, r0, r0, asr #2
    1390:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    1394:	44000000 	strmi	r0, [r0], #-0
    1398:	08400013 	stmdaeq	r0, {r0, r1, r4}^
    139c:	01000005 	tsteq	r0, r5
    13a0:	0a380187 	beq	e019c4 <STACK_SIZE+0x6019c4>
    13a4:	16160000 	ldrne	r0, [r6], -r0
    13a8:	16000001 	strne	r0, [r0], -r1
    13ac:	0000010b 	andeq	r0, r0, fp, lsl #2
    13b0:	00010016 	andeq	r0, r1, r6, lsl r0
    13b4:	00f51600 	rscseq	r1, r5, r0, lsl #12
    13b8:	ea160000 	b	5813c0 <IRQ_STACK_SIZE+0x5793c0>
    13bc:	12000000 	andne	r0, r0, #0
    13c0:	00000508 	andeq	r0, r0, r8, lsl #10
    13c4:	00012113 	andeq	r2, r1, r3, lsl r1
    13c8:	00103200 	andseq	r3, r0, r0, lsl #4
    13cc:	012a1300 	teqeq	sl, r0, lsl #6
    13d0:	106a0000 	rsbne	r0, sl, r0
    13d4:	35180000 	ldrcc	r0, [r8, #-0]
    13d8:	18000001 	stmdane	r0, {r0}
    13dc:	00000140 	andeq	r0, r0, r0, asr #2
    13e0:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    13e4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    13e8:	80400013 	subhi	r0, r0, r3, lsl r0
    13ec:	01000005 	tsteq	r0, r5
    13f0:	0a880185 	beq	fe201a0c <PCB_BASE_APP1+0xb970180c>
    13f4:	16160000 	ldrne	r0, [r6], -r0
    13f8:	16000001 	strne	r0, [r0], -r1
    13fc:	0000010b 	andeq	r0, r0, fp, lsl #2
    1400:	00010016 	andeq	r0, r1, r6, lsl r0
    1404:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1408:	ea160000 	b	581410 <IRQ_STACK_SIZE+0x579410>
    140c:	12000000 	andne	r0, r0, #0
    1410:	00000580 	andeq	r0, r0, r0, lsl #11
    1414:	00012113 	andeq	r2, r1, r3, lsl r1
    1418:	0010a200 	andseq	sl, r0, r0, lsl #4
    141c:	012a1300 	teqeq	sl, r0, lsl #6
    1420:	10e60000 	rscne	r0, r6, r0
    1424:	35180000 	ldrcc	r0, [r8, #-0]
    1428:	18000001 	stmdane	r0, {r0}
    142c:	00000140 	andeq	r0, r0, r0, asr #2
    1430:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    1434:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1438:	e8400013 	stmda	r0, {r0, r1, r4}^
    143c:	01000005 	tsteq	r0, r5
    1440:	0ad80186 	beq	ff601a60 <PCB_BASE_APP1+0xbab01860>
    1444:	16160000 	ldrne	r0, [r6], -r0
    1448:	16000001 	strne	r0, [r0], -r1
    144c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1450:	00010016 	andeq	r0, r1, r6, lsl r0
    1454:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1458:	ea160000 	b	581460 <IRQ_STACK_SIZE+0x579460>
    145c:	12000000 	andne	r0, r0, #0
    1460:	000005e8 	andeq	r0, r0, r8, ror #11
    1464:	00012113 	andeq	r2, r1, r3, lsl r1
    1468:	00112e00 	andseq	r2, r1, r0, lsl #28
    146c:	012a1300 	teqeq	sl, r0, lsl #6
    1470:	11720000 	cmnne	r2, r0
    1474:	35180000 	ldrcc	r0, [r8, #-0]
    1478:	18000001 	stmdane	r0, {r0}
    147c:	00000140 	andeq	r0, r0, r0, asr #2
    1480:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    1484:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1488:	40400013 	submi	r0, r0, r3, lsl r0
    148c:	01000006 	tsteq	r0, r6
    1490:	0b280188 	bleq	a01ab8 <STACK_SIZE+0x201ab8>
    1494:	16160000 	ldrne	r0, [r6], -r0
    1498:	16000001 	strne	r0, [r0], -r1
    149c:	0000010b 	andeq	r0, r0, fp, lsl #2
    14a0:	00010016 	andeq	r0, r1, r6, lsl r0
    14a4:	00f51600 	rscseq	r1, r5, r0, lsl #12
    14a8:	ea160000 	b	5814b0 <IRQ_STACK_SIZE+0x5794b0>
    14ac:	12000000 	andne	r0, r0, #0
    14b0:	00000640 	andeq	r0, r0, r0, asr #12
    14b4:	00012113 	andeq	r2, r1, r3, lsl r1
    14b8:	0011ba00 	andseq	fp, r1, r0, lsl #20
    14bc:	012a1300 	teqeq	sl, r0, lsl #6
    14c0:	11f20000 	mvnsne	r0, r0
    14c4:	35180000 	ldrcc	r0, [r8, #-0]
    14c8:	18000001 	stmdane	r0, {r0}
    14cc:	00000140 	andeq	r0, r0, r0, asr #2
    14d0:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    14d4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    14d8:	b8400014 	stmdalt	r0, {r2, r4}^
    14dc:	01000006 	tsteq	r0, r6
    14e0:	0b780189 	bleq	1e01b0c <STACK_SIZE+0x1601b0c>
    14e4:	16160000 	ldrne	r0, [r6], -r0
    14e8:	16000001 	strne	r0, [r0], -r1
    14ec:	0000010b 	andeq	r0, r0, fp, lsl #2
    14f0:	00010016 	andeq	r0, r1, r6, lsl r0
    14f4:	00f51600 	rscseq	r1, r5, r0, lsl #12
    14f8:	ea160000 	b	581500 <IRQ_STACK_SIZE+0x579500>
    14fc:	12000000 	andne	r0, r0, #0
    1500:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    1504:	00012113 	andeq	r2, r1, r3, lsl r1
    1508:	00122a00 	andseq	r2, r2, r0, lsl #20
    150c:	012a1300 	teqeq	sl, r0, lsl #6
    1510:	12560000 	subsne	r0, r6, #0
    1514:	35180000 	ldrcc	r0, [r8, #-0]
    1518:	18000001 	stmdane	r0, {r0}
    151c:	00000140 	andeq	r0, r0, r0, asr #2
    1520:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    1524:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1528:	20400014 	subcs	r0, r0, r4, lsl r0
    152c:	01000007 	tsteq	r0, r7
    1530:	0bc8018a 	bleq	ff201b60 <PCB_BASE_APP1+0xba701960>
    1534:	16160000 	ldrne	r0, [r6], -r0
    1538:	16000001 	strne	r0, [r0], -r1
    153c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1540:	00010016 	andeq	r0, r1, r6, lsl r0
    1544:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1548:	ea160000 	b	581550 <IRQ_STACK_SIZE+0x579550>
    154c:	12000000 	andne	r0, r0, #0
    1550:	00000720 	andeq	r0, r0, r0, lsr #14
    1554:	00012113 	andeq	r2, r1, r3, lsl r1
    1558:	00128e00 	andseq	r8, r2, r0, lsl #28
    155c:	012a1300 	teqeq	sl, r0, lsl #6
    1560:	12c60000 	sbcne	r0, r6, #0
    1564:	35180000 	ldrcc	r0, [r8, #-0]
    1568:	18000001 	stmdane	r0, {r0}
    156c:	00000140 	andeq	r0, r0, r0, asr #2
    1570:	de150000 	cdple	0, 1, cr0, cr5, cr0, {0}
    1574:	20000000 	andcs	r0, r0, r0
    1578:	14400015 	strbne	r0, [r0], #-21	; 0xffffffeb
    157c:	01000001 	tsteq	r0, r1
    1580:	0c1c018d 	ldfeqs	f0, [ip], {141}	; 0x8d
    1584:	16160000 	ldrne	r0, [r6], -r0
    1588:	16000001 	strne	r0, [r0], -r1
    158c:	0000010b 	andeq	r0, r0, fp, lsl #2
    1590:	00010016 	andeq	r0, r1, r6, lsl r0
    1594:	00f51600 	rscseq	r1, r5, r0, lsl #12
    1598:	ea160000 	b	5815a0 <IRQ_STACK_SIZE+0x5795a0>
    159c:	17000000 	strne	r0, [r0, -r0]
    15a0:	40001520 	andmi	r1, r0, r0, lsr #10
    15a4:	00000114 	andeq	r0, r0, r4, lsl r1
    15a8:	00012113 	andeq	r2, r1, r3, lsl r1
    15ac:	0012fe00 	andseq	pc, r2, r0, lsl #28
    15b0:	012a1300 	teqeq	sl, r0, lsl #6
    15b4:	13410000 	movtne	r0, #4096	; 0x1000
    15b8:	35180000 	ldrcc	r0, [r8, #-0]
    15bc:	18000001 	stmdane	r0, {r0}
    15c0:	00000140 	andeq	r0, r0, r0, asr #2
    15c4:	de1d0000 	cdple	0, 1, cr0, cr13, cr0, {0}
    15c8:	34000000 	strcc	r0, [r0], #-0
    15cc:	e4400016 	strb	r0, [r0], #-22	; 0xffffffea
    15d0:	01000000 	mrseq	r0, (UNDEF: 0)
    15d4:	1616018e 	ldrne	r0, [r6], -lr, lsl #3
    15d8:	16000001 	strne	r0, [r0], -r1
    15dc:	0000010b 	andeq	r0, r0, fp, lsl #2
    15e0:	00010016 	andeq	r0, r1, r6, lsl r0
    15e4:	00f51600 	rscseq	r1, r5, r0, lsl #12
    15e8:	ea160000 	b	5815f0 <IRQ_STACK_SIZE+0x5795f0>
    15ec:	17000000 	strne	r0, [r0, -r0]
    15f0:	40001634 	andmi	r1, r0, r4, lsr r6
    15f4:	000000e4 	andeq	r0, r0, r4, ror #1
    15f8:	00012113 	andeq	r2, r1, r3, lsl r1
    15fc:	0013a200 	andseq	sl, r3, r0, lsl #4
    1600:	012a1300 	teqeq	sl, r0, lsl #6
    1604:	13e50000 	mvnne	r0, #0
    1608:	35180000 	ldrcc	r0, [r8, #-0]
    160c:	18000001 	stmdane	r0, {r0}
    1610:	00000140 	andeq	r0, r0, r0, asr #2
    1614:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1618:	000003a1 	andeq	r0, r0, r1, lsr #7
    161c:	003c0601 	eorseq	r0, ip, r1, lsl #12
    1620:	9c010000 	stcls	0, cr0, [r1], {-0}
    1624:	0300000c 	movweq	r0, #12
    1628:	01006176 	tsteq	r0, r6, ror r1
    162c:	00003c06 	andeq	r3, r0, r6, lsl #24
    1630:	0a8d0500 	beq	fe342a38 <PCB_BASE_APP1+0xb9842838>
    1634:	06010000 	streq	r0, [r1], -r0
    1638:	000000c9 	andeq	r0, r0, r9, asr #1
    163c:	01007206 	tsteq	r0, r6, lsl #4
    1640:	00003c08 	andeq	r3, r0, r8, lsl #24
    1644:	6d1c0000 	ldcvs	0, cr0, [ip, #-0]
    1648:	2400000c 	strcs	r0, [r0], #-12
    164c:	80400017 	subhi	r0, r0, r7, lsl r0
    1650:	01000000 	mrseq	r0, (UNDEF: 0)
    1654:	000cef9c 	muleq	ip, ip, pc	; <UNPREDICTABLE>
    1658:	0c7d1f00 	ldcleq	15, cr1, [sp], #-0
    165c:	14120000 	ldrne	r0, [r2], #-0
    1660:	871f0000 	ldrhi	r0, [pc, -r0]
    1664:	9600000c 	strls	r0, [r0], -ip
    1668:	13000014 	movwne	r0, #20
    166c:	00000c92 	muleq	r0, r2, ip
    1670:	0000150d 	andeq	r1, r0, sp, lsl #10
    1674:	0017541a 	andseq	r5, r7, sl, lsl r4
    1678:	001c1240 	andseq	r1, ip, r0, asr #4
    167c:	17701a00 	ldrbne	r1, [r0, -r0, lsl #20]!
    1680:	1c274000 	stcne	0, cr4, [r7], #-0
    1684:	901a0000 	andsls	r0, sl, r0
    1688:	3c400017 	mcrrcc	0, 1, r0, r0, cr7
    168c:	1a00001c 	bne	1704 <ABORT_STACK_SIZE+0x1304>
    1690:	40001798 	mulmi	r0, r8, r7
    1694:	00001c51 	andeq	r1, r0, r1, asr ip
    1698:	06842000 	streq	r2, [r4], r0
    169c:	16010000 	strne	r0, [r1], -r0
    16a0:	400017a4 	andmi	r1, r0, r4, lsr #15
    16a4:	00000088 	andeq	r0, r0, r8, lsl #1
    16a8:	0d999c01 	ldceq	12, cr9, [r9, #4]
    16ac:	76210000 	strtvc	r0, [r1], -r0
    16b0:	16010061 	strne	r0, [r1], -r1, rrx
    16b4:	0000003c 	andeq	r0, r0, ip, lsr r0
    16b8:	0000157d 	andeq	r1, r0, sp, ror r5
    16bc:	000a8d22 	andeq	r8, sl, r2, lsr #26
    16c0:	c9160100 	ldmdbgt	r6, {r8}
    16c4:	01000000 	mrseq	r0, (UNDEF: 0)
    16c8:	06000016 			; <UNDEFINED> instruction: 0x06000016
    16cc:	18010072 	stmdane	r1, {r1, r4, r5, r6}
    16d0:	0000003c 	andeq	r0, r0, ip, lsr r0
    16d4:	000c6d23 	andeq	r6, ip, r3, lsr #26
    16d8:	0017b400 	andseq	fp, r7, r0, lsl #8
    16dc:	00076840 	andeq	r6, r7, r0, asr #16
    16e0:	83180100 	tsthi	r8, #0, 2
    16e4:	1f00000d 	svcne	0x0000000d
    16e8:	00000c87 	andeq	r0, r0, r7, lsl #25
    16ec:	00001678 	andeq	r1, r0, r8, ror r6
    16f0:	000c7d1f 	andeq	r7, ip, pc, lsl sp
    16f4:	0016ef00 	andseq	lr, r6, r0, lsl #30
    16f8:	07681200 	strbeq	r1, [r8, -r0, lsl #4]!
    16fc:	92130000 	andsls	r0, r3, #0
    1700:	7300000c 	movwvc	r0, #12
    1704:	1a000017 	bne	1768 <ABORT_STACK_SIZE+0x1368>
    1708:	400017d4 	ldrdmi	r1, [r0], -r4
    170c:	00001c12 	andeq	r1, r0, r2, lsl ip
    1710:	0018101a 	andseq	r1, r8, sl, lsl r0
    1714:	001c2740 	andseq	r2, ip, r0, asr #14
    1718:	18181a00 	ldmdane	r8, {r9, fp, ip}
    171c:	1c514000 	mrane	r4, r1, acc0
    1720:	201a0000 	andscs	r0, sl, r0
    1724:	3c400018 	mcrrcc	0, 1, r0, r0, cr8
    1728:	0000001c 	andeq	r0, r0, ip, lsl r0
    172c:	00252400 	eoreq	r2, r5, r0, lsl #8
    1730:	17f00000 	ldrbne	r0, [r0, r0]!
    1734:	001c4000 	andseq	r4, ip, r0
    1738:	1b010000 	blne	41740 <IRQ_STACK_SIZE+0x39740>
    173c:	00003116 	andeq	r3, r0, r6, lsl r1
    1740:	20000000 	andcs	r0, r0, r0
    1744:	000006c8 	andeq	r0, r0, r8, asr #13
    1748:	182c1e01 	stmdane	ip!, {r0, r9, sl, fp, ip}
    174c:	00884000 	addeq	r4, r8, r0
    1750:	9c010000 	stcls	0, cr0, [r1], {-0}
    1754:	00000e43 	andeq	r0, r0, r3, asr #28
    1758:	00617621 	rsbeq	r7, r1, r1, lsr #12
    175c:	003c1e01 	eorseq	r1, ip, r1, lsl #28
    1760:	17e30000 	strbne	r0, [r3, r0]!
    1764:	8d220000 	stchi	0, cr0, [r2, #-0]
    1768:	0100000a 	tsteq	r0, sl
    176c:	0000c91e 	andeq	ip, r0, lr, lsl r9
    1770:	00186700 	andseq	r6, r8, r0, lsl #14
    1774:	00720600 	rsbseq	r0, r2, r0, lsl #12
    1778:	003c2001 	eorseq	r2, ip, r1
    177c:	6d230000 	stcvs	0, cr0, [r3, #-0]
    1780:	3c00000c 	stccc	0, cr0, [r0], {12}
    1784:	80400018 	subhi	r0, r0, r8, lsl r0
    1788:	01000007 	tsteq	r0, r7
    178c:	000e2d20 	andeq	r2, lr, r0, lsr #26
    1790:	0c871f00 	stceq	15, cr1, [r7], {0}
    1794:	18de0000 	ldmne	lr, {}^	; <UNPREDICTABLE>
    1798:	7d1f0000 	ldcvc	0, cr0, [pc, #-0]	; 17a0 <ABORT_STACK_SIZE+0x13a0>
    179c:	5500000c 	strpl	r0, [r0, #-12]
    17a0:	12000019 	andne	r0, r0, #25
    17a4:	00000780 	andeq	r0, r0, r0, lsl #15
    17a8:	000c9213 	andeq	r9, ip, r3, lsl r2
    17ac:	0019d900 	andseq	sp, r9, r0, lsl #18
    17b0:	185c1a00 	ldmdane	ip, {r9, fp, ip}^
    17b4:	1c124000 	ldcne	0, cr4, [r2], {-0}
    17b8:	981a0000 	ldmdals	sl, {}	; <UNPREDICTABLE>
    17bc:	27400018 	smlaldcs	r0, r0, r8, r0	; <UNPREDICTABLE>
    17c0:	1a00001c 	bne	1838 <ABORT_STACK_SIZE+0x1438>
    17c4:	400018a0 	andmi	r1, r0, r0, lsr #17
    17c8:	00001c51 	andeq	r1, r0, r1, asr ip
    17cc:	0018a81a 	andseq	sl, r8, sl, lsl r8
    17d0:	001c3c40 	andseq	r3, ip, r0, asr #24
    17d4:	24000000 	strcs	r0, [r0], #-0
    17d8:	00000043 	andeq	r0, r0, r3, asr #32
    17dc:	40001878 	andmi	r1, r0, r8, ror r8
    17e0:	0000001c 	andeq	r0, r0, ip, lsl r0
    17e4:	4f162301 	svcmi	0x00162301
    17e8:	00000000 	andeq	r0, r0, r0
    17ec:	04bb2000 	ldrteq	r2, [fp], #0
    17f0:	26010000 	strcs	r0, [r1], -r0
    17f4:	400018b4 			; <UNDEFINED> instruction: 0x400018b4
    17f8:	00000088 	andeq	r0, r0, r8, lsl #1
    17fc:	0eed9c01 	cdpeq	12, 14, cr9, cr13, cr1, {0}
    1800:	76210000 	strtvc	r0, [r1], -r0
    1804:	26010061 	strcs	r0, [r1], -r1, rrx
    1808:	0000003c 	andeq	r0, r0, ip, lsr r0
    180c:	00001a49 	andeq	r1, r0, r9, asr #20
    1810:	000a8d22 	andeq	r8, sl, r2, lsr #26
    1814:	c9260100 	stmdbgt	r6!, {r8}
    1818:	cd000000 	stcgt	0, cr0, [r0, #-0]
    181c:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    1820:	28010072 	stmdacs	r1, {r1, r4, r5, r6}
    1824:	0000003c 	andeq	r0, r0, ip, lsr r0
    1828:	000c6d23 	andeq	r6, ip, r3, lsr #26
    182c:	0018c400 	andseq	ip, r8, r0, lsl #8
    1830:	00079840 	andeq	r9, r7, r0, asr #16
    1834:	d7280100 	strle	r0, [r8, -r0, lsl #2]!
    1838:	1f00000e 	svcne	0x0000000e
    183c:	00000c87 	andeq	r0, r0, r7, lsl #25
    1840:	00001b44 	andeq	r1, r0, r4, asr #22
    1844:	000c7d1f 	andeq	r7, ip, pc, lsl sp
    1848:	001bbb00 	andseq	fp, fp, r0, lsl #22
    184c:	07981200 	ldreq	r1, [r8, r0, lsl #4]
    1850:	92130000 	andsls	r0, r3, #0
    1854:	3f00000c 	svccc	0x0000000c
    1858:	1a00001c 	bne	18d0 <ABORT_STACK_SIZE+0x14d0>
    185c:	400018e4 	andmi	r1, r0, r4, ror #17
    1860:	00001c12 	andeq	r1, r0, r2, lsl ip
    1864:	0019201a 	andseq	r2, r9, sl, lsl r0
    1868:	001c2740 	andseq	r2, ip, r0, asr #14
    186c:	19281a00 	stmdbne	r8!, {r9, fp, ip}
    1870:	1c514000 	mrane	r4, r1, acc0
    1874:	301a0000 	andscc	r0, sl, r0
    1878:	3c400019 	mcrrcc	0, 1, r0, r0, cr9
    187c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1880:	005a2400 	subseq	r2, sl, r0, lsl #8
    1884:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1888:	001c4000 	andseq	r4, ip, r0
    188c:	2b010000 	blcs	41894 <IRQ_STACK_SIZE+0x39894>
    1890:	00006616 	andeq	r6, r0, r6, lsl r6
    1894:	0a000000 	beq	189c <ABORT_STACK_SIZE+0x149c>
    1898:	000003c8 	andeq	r0, r0, r8, asr #7
    189c:	1c012e01 	stcne	14, cr2, [r1], {1}
    18a0:	00000eed 	andeq	r0, r0, sp, ror #29
    18a4:	4000193c 	andmi	r1, r0, ip, lsr r9
    18a8:	0000005c 	andeq	r0, r0, ip, asr r0
    18ac:	0f759c01 	svceq	0x00759c01
    18b0:	60250000 	eorvs	r0, r5, r0
    18b4:	66400019 			; <UNDEFINED> instruction: 0x66400019
    18b8:	2a00001c 	bcs	1930 <ABORT_STACK_SIZE+0x1530>
    18bc:	2600000f 	strcs	r0, [r0], -pc
    18c0:	0a035201 	beq	d60cc <IRQ_STACK_SIZE+0xce0cc>
    18c4:	01260120 	teqeq	r6, r0, lsr #2
    18c8:	100a0351 	andne	r0, sl, r1, asr r3
    18cc:	50012601 	andpl	r2, r1, r1, lsl #12
    18d0:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    18d4:	00197825 	andseq	r7, r9, r5, lsr #16
    18d8:	001c6640 	andseq	r6, ip, r0, asr #12
    18dc:	000f4800 	andeq	r4, pc, r0, lsl #16
    18e0:	53012600 	movwpl	r2, #5632	; 0x1600
    18e4:	01263001 	teqeq	r6, r1
    18e8:	26300151 			; <UNDEFINED> instruction: 0x26300151
    18ec:	09025001 	stmdbeq	r2, {r0, ip, lr}
    18f0:	8c2500e9 	stchi	0, cr0, [r5], #-932	; 0xfffffc5c
    18f4:	66400019 			; <UNDEFINED> instruction: 0x66400019
    18f8:	6b00001c 	blvs	1970 <ABORT_STACK_SIZE+0x1570>
    18fc:	2600000f 	strcs	r0, [r0], -pc
    1900:	30015301 	andcc	r5, r1, r1, lsl #6
    1904:	01520126 	cmpeq	r2, r6, lsr #2
    1908:	51012630 	tstpl	r1, r0, lsr r6
    190c:	01263101 	teqeq	r6, r1, lsl #2
    1910:	eb090250 	bl	242258 <IRQ_STACK_SIZE+0x23a258>
    1914:	19981b00 	ldmibne	r8, {r8, r9, fp, ip}
    1918:	1c864000 	stcne	0, cr4, [r6], {0}
    191c:	0a000000 	beq	1924 <ABORT_STACK_SIZE+0x1524>
    1920:	00000516 	andeq	r0, r0, r6, lsl r5
    1924:	1c013e01 	stcne	14, cr3, [r1], {1}
    1928:	00000f75 	andeq	r0, r0, r5, ror pc
    192c:	40001998 	mulmi	r0, r8, r9
    1930:	0000002c 	andeq	r0, r0, ip, lsr #32
    1934:	0fb99c01 	svceq	0x00b99c01
    1938:	a81a0000 	ldmdage	sl, {}	; <UNPREDICTABLE>
    193c:	8d400019 	stclhi	0, cr0, [r0, #-100]	; 0xffffff9c
    1940:	2700001c 	smladcs	r0, ip, r0, r0
    1944:	400019c4 	andmi	r1, r0, r4, asr #19
    1948:	00001c66 	andeq	r1, r0, r6, ror #24
    194c:	01530126 	cmpeq	r3, r6, lsr #2
    1950:	52012630 	andpl	r2, r1, #48, 12	; 0x3000000
    1954:	01263001 	teqeq	r6, r1
    1958:	26300151 			; <UNDEFINED> instruction: 0x26300151
    195c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1960:	280000eb 	stmdacs	r0, {r0, r1, r3, r5, r6, r7}
    1964:	00000485 	andeq	r0, r0, r5, lsl #9
    1968:	19c44901 	stmibne	r4, {r0, r8, fp, lr}^
    196c:	00304000 	eorseq	r4, r0, r0
    1970:	9c010000 	stcls	0, cr0, [r1], {-0}
    1974:	0000251c 	andeq	r2, r0, ip, lsl r5
    1978:	0019f400 	andseq	pc, r9, r0, lsl #8
    197c:	00001c40 	andeq	r1, r0, r0, asr #24
    1980:	e79c0100 	ldr	r0, [ip, r0, lsl #2]
    1984:	1f00000f 	svcne	0x0000000f
    1988:	00000031 	andeq	r0, r0, r1, lsr r0
    198c:	00001caf 	andeq	r1, r0, pc, lsr #25
    1990:	05f32000 	ldrbeq	r2, [r3, #0]!
    1994:	56010000 	strpl	r0, [r1], -r0
    1998:	40001a10 	andmi	r1, r0, r0, lsl sl
    199c:	00000034 	andeq	r0, r0, r4, lsr r0
    19a0:	100c9c01 	andne	r9, ip, r1, lsl #24
    19a4:	77210000 	strvc	r0, [r1, -r0]!
    19a8:	01007961 	tsteq	r0, r1, ror #18
    19ac:	00003c56 	andeq	r3, r0, r6, asr ip
    19b0:	001cd000 	andseq	sp, ip, r0
    19b4:	43280000 	teqmi	r8, #0
    19b8:	01000006 	tsteq	r0, r6
    19bc:	001a445d 	andseq	r4, sl, sp, asr r4
    19c0:	00003040 	andeq	r3, r0, r0, asr #32
    19c4:	1c9c0100 	ldfnes	f0, [ip], {0}
    19c8:	00000043 	andeq	r0, r0, r3, asr #32
    19cc:	40001a74 	andmi	r1, r0, r4, ror sl
    19d0:	0000001c 	andeq	r0, r0, ip, lsl r0
    19d4:	103a9c01 	eorsne	r9, sl, r1, lsl #24
    19d8:	4f1f0000 	svcmi	0x001f0000
    19dc:	f1000000 	cps	#0
    19e0:	0000001c 	andeq	r0, r0, ip, lsl r0
    19e4:	0005a320 	andeq	sl, r5, r0, lsr #6
    19e8:	906a0100 	rsbls	r0, sl, r0, lsl #2
    19ec:	2040001a 	subcs	r0, r0, sl, lsl r0
    19f0:	01000000 	mrseq	r0, (UNDEF: 0)
    19f4:	00106e9c 	mulseq	r0, ip, lr
    19f8:	65732100 	ldrbvs	r2, [r3, #-256]!	; 0xffffff00
    19fc:	6a010074 	bvs	41bd4 <IRQ_STACK_SIZE+0x39bd4>
    1a00:	0000003c 	andeq	r0, r0, ip, lsr r0
    1a04:	00001d12 	andeq	r1, r0, r2, lsl sp
    1a08:	79617721 	stmdbvc	r1!, {r0, r5, r8, r9, sl, ip, sp, lr}^
    1a0c:	3c6a0100 	stfcce	f0, [sl], #-0
    1a10:	33000000 	movwcc	r0, #0
    1a14:	0000001d 	andeq	r0, r0, sp, lsl r0
    1a18:	00054120 	andeq	r4, r5, r0, lsr #2
    1a1c:	b0700100 	rsbslt	r0, r0, r0, lsl #2
    1a20:	3440001a 	strbcc	r0, [r0], #-26	; 0xffffffe6
    1a24:	01000000 	mrseq	r0, (UNDEF: 0)
    1a28:	0010939c 	mulseq	r0, ip, r3
    1a2c:	61772100 	cmnvs	r7, r0, lsl #2
    1a30:	70010079 	andvc	r0, r1, r9, ror r0
    1a34:	0000003c 	andeq	r0, r0, ip, lsr r0
    1a38:	00001d54 	andeq	r1, r0, r4, asr sp
    1a3c:	00d62900 	sbcseq	r2, r6, r0, lsl #18
    1a40:	1ae40000 	bne	ff901a48 <PCB_BASE_APP1+0xbae01848>
    1a44:	00304000 	eorseq	r4, r0, r0
    1a48:	9c010000 	stcls	0, cr0, [r1], {-0}
    1a4c:	00005a1c 	andeq	r5, r0, ip, lsl sl
    1a50:	001b1400 	andseq	r1, fp, r0, lsl #8
    1a54:	00001c40 	andeq	r1, r0, r0, asr #24
    1a58:	bf9c0100 	svclt	0x009c0100
    1a5c:	1f000010 	svcne	0x00000010
    1a60:	00000066 	andeq	r0, r0, r6, rrx
    1a64:	00001d75 	andeq	r1, r0, r5, ror sp
    1a68:	036d2000 	cmneq	sp, #0
    1a6c:	84010000 	strhi	r0, [r1], #-0
    1a70:	40001b30 	andmi	r1, r0, r0, lsr fp
    1a74:	00000020 	andeq	r0, r0, r0, lsr #32
    1a78:	10f39c01 	rscsne	r9, r3, r1, lsl #24
    1a7c:	73210000 	teqvc	r1, #0
    1a80:	01007465 	tsteq	r0, r5, ror #8
    1a84:	00003c84 	andeq	r3, r0, r4, lsl #25
    1a88:	001d9600 	andseq	r9, sp, r0, lsl #12
    1a8c:	61772100 	cmnvs	r7, r0, lsl #2
    1a90:	84010079 	strhi	r0, [r1], #-121	; 0xffffff87
    1a94:	0000003c 	andeq	r0, r0, ip, lsr r0
    1a98:	00001db7 			; <UNDEFINED> instruction: 0x00001db7
    1a9c:	057f2000 	ldrbeq	r2, [pc, #-0]!	; 1aa4 <ABORT_STACK_SIZE+0x16a4>
    1aa0:	8a010000 	bhi	41aa8 <IRQ_STACK_SIZE+0x39aa8>
    1aa4:	40001b50 	andmi	r1, r0, r0, asr fp
    1aa8:	00000034 	andeq	r0, r0, r4, lsr r0
    1aac:	11189c01 	tstne	r8, r1, lsl #24
    1ab0:	77210000 	strvc	r0, [r1, -r0]!
    1ab4:	01007961 	tsteq	r0, r1, ror #18
    1ab8:	00003c8a 	andeq	r3, r0, sl, lsl #25
    1abc:	001dd800 	andseq	sp, sp, r0, lsl #16
    1ac0:	711c0000 	tstvc	ip, r0
    1ac4:	84000000 	strhi	r0, [r0], #-0
    1ac8:	4440001b 	strbmi	r0, [r0], #-27	; 0xffffffe5
    1acc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ad0:	0011659c 	mulseq	r1, ip, r5
    1ad4:	007d1f00 	rsbseq	r1, sp, r0, lsl #30
    1ad8:	1df90000 	ldclne	0, cr0, [r9]
    1adc:	881f0000 	ldmdahi	pc, {}	; <UNPREDICTABLE>
    1ae0:	2d000000 	stccs	0, cr0, [r0, #-0]
    1ae4:	1f00001e 	svcne	0x0000001e
    1ae8:	00000093 	muleq	r0, r3, r0
    1aec:	00001e4e 	andeq	r1, r0, lr, asr #28
    1af0:	00009e2a 	andeq	r9, r0, sl, lsr #28
    1af4:	13530100 	cmpne	r3, #0, 2
    1af8:	000000a9 	andeq	r0, r0, r9, lsr #1
    1afc:	00001e8c 	andeq	r1, r0, ip, lsl #29
    1b00:	0000b22b 	andeq	fp, r0, fp, lsr #4
    1b04:	2b510100 	blcs	1441f0c <STACK_SIZE+0xc41f0c>
    1b08:	000000bd 	strheq	r0, [r0], -sp
    1b0c:	1c005c01 	stcne	12, cr5, [r0], {1}
    1b10:	000000de 	ldrdeq	r0, [r0], -lr
    1b14:	40001bc8 	andmi	r1, r0, r8, asr #23
    1b18:	0000004c 	andeq	r0, r0, ip, asr #32
    1b1c:	11c59c01 	bicne	r9, r5, r1, lsl #24
    1b20:	ea1f0000 	b	7c1b28 <IRQ_STACK_SIZE+0x7b9b28>
    1b24:	c3000000 	movwgt	r0, #0
    1b28:	1f00001e 	svcne	0x0000001e
    1b2c:	000000f5 	strdeq	r0, [r0], -r5
    1b30:	00001ef7 	strdeq	r1, [r0], -r7
    1b34:	0001001f 	andeq	r0, r1, pc, lsl r0
    1b38:	001f1800 	andseq	r1, pc, r0, lsl #16
    1b3c:	010b2a00 	tsteq	fp, r0, lsl #20
    1b40:	53010000 	movwpl	r0, #4096	; 0x1000
    1b44:	0001162a 	andeq	r1, r1, sl, lsr #12
    1b48:	00910200 	addseq	r0, r1, r0, lsl #4
    1b4c:	00012113 	andeq	r2, r1, r3, lsl r1
    1b50:	001f5600 	andseq	r5, pc, r0, lsl #12
    1b54:	012a2b00 	teqeq	sl, r0, lsl #22
    1b58:	52010000 	andpl	r0, r1, #0
    1b5c:	00013513 	andeq	r3, r1, r3, lsl r5
    1b60:	001f8100 	andseq	r8, pc, r0, lsl #2
    1b64:	01401300 	mrseq	r1, SPSR_irq
    1b68:	1fad0000 	svcne	0x00ad0000
    1b6c:	20000000 	andcs	r0, r0, r0
    1b70:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    1b74:	1c14bb01 	ldcne	11, cr11, [r4], {1}
    1b78:	00a84000 	adceq	r4, r8, r0
    1b7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b80:	000012aa 	andeq	r1, r0, sl, lsr #5
    1b84:	0100692c 	tsteq	r0, ip, lsr #18
    1b88:	0000c9bd 			; <UNDEFINED> instruction: 0x0000c9bd
    1b8c:	001fe000 	andseq	lr, pc, r0
    1b90:	006a2c00 	rsbeq	r2, sl, r0, lsl #24
    1b94:	00c9bd01 	sbceq	fp, r9, r1, lsl #26
    1b98:	1ff30000 	svcne	0x00f30000
    1b9c:	752d0000 	strvc	r0, [sp, #-0]!
    1ba0:	5800000f 	stmdapl	r0, {r0, r1, r2, r3}
    1ba4:	1840001c 	stmdane	r0, {r2, r3, r4}^
    1ba8:	01000000 	mrseq	r0, (UNDEF: 0)
    1bac:	001230cb 	andseq	r3, r2, fp, asr #1
    1bb0:	1c5c1a00 	mrrcne	10, 0, r1, ip, cr0
    1bb4:	1c8d4000 	stcne	0, cr4, [sp], {0}
    1bb8:	702e0000 	eorvc	r0, lr, r0
    1bbc:	6640001c 			; <UNDEFINED> instruction: 0x6640001c
    1bc0:	2600001c 			; <UNDEFINED> instruction: 0x2600001c
    1bc4:	30015301 	andcc	r5, r1, r1, lsl #6
    1bc8:	01520126 	cmpeq	r2, r6, lsr #2
    1bcc:	51012630 	tstpl	r1, r0, lsr r6
    1bd0:	01263001 	teqeq	r6, r1
    1bd4:	eb090250 	bl	24251c <IRQ_STACK_SIZE+0x23a51c>
    1bd8:	d62f0000 	strtle	r0, [pc], -r0
    1bdc:	70000000 	andvc	r0, r0, r0
    1be0:	2c40001c 	mcrrcs	0, 1, r0, r0, cr12
    1be4:	01000000 	mrseq	r0, (UNDEF: 0)
    1be8:	1c241acc 	stcne	10, cr1, [r4], #-816	; 0xfffffcd0
    1bec:	1c944000 	ldcne	0, cr4, [r4], {0}
    1bf0:	2c1a0000 	ldccs	0, cr0, [sl], {-0}
    1bf4:	9b40001c 	blls	1001c6c <STACK_SIZE+0x801c6c>
    1bf8:	2500001c 	strcs	r0, [r0, #-28]	; 0xffffffe4
    1bfc:	40001c40 	andmi	r1, r0, r0, asr #24
    1c00:	00001ca2 	andeq	r1, r0, r2, lsr #25
    1c04:	0000126a 	andeq	r1, r0, sl, ror #4
    1c08:	07500126 	ldrbeq	r0, [r0, -r6, lsr #2]
    1c0c:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1c10:	00210075 	eoreq	r0, r1, r5, ror r0
    1c14:	001c581a 	andseq	r5, ip, sl, lsl r8
    1c18:	001cb340 	andseq	fp, ip, r0, asr #6
    1c1c:	1ca01a00 	vstmiane	r0!, {s2-s1}
    1c20:	1cba4000 	ldcne	0, cr4, [sl]
    1c24:	a41a0000 	ldrge	r0, [sl], #-0
    1c28:	c140001c 	cmpgt	r0, ip, lsl r0
    1c2c:	1a00001c 	bne	1ca4 <ABORT_STACK_SIZE+0x18a4>
    1c30:	40001ca8 	andmi	r1, r0, r8, lsr #25
    1c34:	00001cc8 	andeq	r1, r0, r8, asr #25
    1c38:	001cac1a 	andseq	sl, ip, sl, lsl ip
    1c3c:	001ccf40 	andseq	ip, ip, r0, asr #30
    1c40:	1cb01a00 	vldmiane	r0!, {s2-s1}
    1c44:	1cd64000 	ldclne	0, cr4, [r6], {0}
    1c48:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    1c4c:	dd40001c 	stclle	0, cr0, [r0, #-112]	; 0xffffff90
    1c50:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c54:	00052930 	andeq	r2, r5, r0, lsr r9
    1c58:	013a0100 	teqeq	sl, r0, lsl #2
    1c5c:	062f2001 	strteq	r2, [pc], -r1
    1c60:	d6010000 	strle	r0, [r1], -r0
    1c64:	40001cbc 			; <UNDEFINED> instruction: 0x40001cbc
    1c68:	000008dc 	ldrdeq	r0, [r0], -ip
    1c6c:	18d09c01 	ldmne	r0, {r0, sl, fp, ip, pc}^
    1c70:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    1c74:	c9d80100 	ldmibgt	r8, {r8}^
    1c78:	2a000000 	bcs	1c80 <ABORT_STACK_SIZE+0x1880>
    1c7c:	2c000020 	stccs	0, cr0, [r0], {32}
    1c80:	d801006a 	stmdale	r1, {r1, r3, r5, r6}
    1c84:	000000c9 	andeq	r0, r0, r9, asr #1
    1c88:	0000203d 	andeq	r2, r0, sp, lsr r0
    1c8c:	000f752d 	andeq	r7, pc, sp, lsr #10
    1c90:	001d0400 	andseq	r0, sp, r0, lsl #8
    1c94:	00001840 	andeq	r1, r0, r0, asr #16
    1c98:	1ee60100 	cdpne	1, 14, cr0, cr6, cr0, {0}
    1c9c:	1a000013 	bne	1cf0 <ABORT_STACK_SIZE+0x18f0>
    1ca0:	40001d08 	andmi	r1, r0, r8, lsl #26
    1ca4:	00001c8d 	andeq	r1, r0, sp, lsl #25
    1ca8:	001d1c2e 	andseq	r1, sp, lr, lsr #24
    1cac:	001c6640 	andseq	r6, ip, r0, asr #12
    1cb0:	53012600 	movwpl	r2, #5632	; 0x1600
    1cb4:	01263001 	teqeq	r6, r1
    1cb8:	26300152 			; <UNDEFINED> instruction: 0x26300152
    1cbc:	30015101 	andcc	r5, r1, r1, lsl #2
    1cc0:	02500126 	subseq	r0, r0, #-2147483639	; 0x80000009
    1cc4:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1cc8:	0000d62f 	andeq	sp, r0, pc, lsr #12
    1ccc:	001d1c00 	andseq	r1, sp, r0, lsl #24
    1cd0:	00002c40 	andeq	r2, r0, r0, asr #24
    1cd4:	23e70100 	mvncs	r0, #0, 2
    1cd8:	000012aa 	andeq	r1, r0, sl, lsr #5
    1cdc:	40001d58 	andmi	r1, r0, r8, asr sp
    1ce0:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    1ce4:	185cec01 	ldmdane	ip, {r0, sl, fp, sp, lr, pc}^
    1ce8:	710e0000 	mrsvc	r0, (UNDEF: 14)
    1cec:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    1cf0:	c840001d 	stmdagt	r0, {r0, r2, r3, r4}^
    1cf4:	01000007 	tsteq	r0, r7
    1cf8:	138f013c 	orrne	r0, pc, #60, 2
    1cfc:	9e0f0000 	cdpls	0, 0, cr0, cr15, cr0, {0}
    1d00:	22000000 	andcs	r0, r0, #0
    1d04:	0093100c 	addseq	r1, r3, ip
    1d08:	11000000 	mrsne	r0, (UNDEF: 0)
    1d0c:	00000088 	andeq	r0, r0, r8, lsl #1
    1d10:	0cdfffff 	ldcleq	15, cr15, [pc], {255}	; 0xff
    1d14:	00007d10 	andeq	r7, r0, r0, lsl sp
    1d18:	c8120000 	ldmdagt	r2, {}	; <UNPREDICTABLE>
    1d1c:	13000007 	movwne	r0, #7
    1d20:	000000a9 	andeq	r0, r0, r9, lsr #1
    1d24:	00002074 	andeq	r2, r0, r4, ror r0
    1d28:	0000b213 	andeq	fp, r0, r3, lsl r2
    1d2c:	0020c300 	eoreq	ip, r0, r0, lsl #6
    1d30:	00bd1400 	adcseq	r1, sp, r0, lsl #8
    1d34:	00cd0000 	sbceq	r0, sp, r0
    1d38:	00711500 	rsbseq	r1, r1, r0, lsl #10
    1d3c:	1e440000 	cdpne	0, 4, cr0, cr4, cr0, {0}
    1d40:	00ec4000 	rsceq	r4, ip, r0
    1d44:	3d010000 	stccc	0, cr0, [r1, #-0]
    1d48:	0013d901 	andseq	sp, r3, r1, lsl #18
    1d4c:	009e1600 	addseq	r1, lr, r0, lsl #12
    1d50:	93160000 	tstls	r6, #0
    1d54:	16000000 	strne	r0, [r0], -r0
    1d58:	00000088 	andeq	r0, r0, r8, lsl #1
    1d5c:	00007d16 	andeq	r7, r0, r6, lsl sp
    1d60:	1e441700 	cdpne	7, 4, cr1, cr4, cr0, {0}
    1d64:	00ec4000 	rsceq	r4, ip, r0
    1d68:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    1d6c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    1d70:	13000020 	movwne	r0, #32
    1d74:	000000b2 	strheq	r0, [r0], -r2
    1d78:	00002141 	andeq	r2, r0, r1, asr #2
    1d7c:	0000bd18 	andeq	fp, r0, r8, lsl sp
    1d80:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1d84:	00000071 	andeq	r0, r0, r1, ror r0
    1d88:	40001f30 	andmi	r1, r0, r0, lsr pc
    1d8c:	000007e0 	andeq	r0, r0, r0, ror #15
    1d90:	1f013e01 	svcne	0x00013e01
    1d94:	16000014 			; <UNDEFINED> instruction: 0x16000014
    1d98:	0000009e 	muleq	r0, lr, r0
    1d9c:	00009316 	andeq	r9, r0, r6, lsl r3
    1da0:	00881600 	addeq	r1, r8, r0, lsl #12
    1da4:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    1da8:	12000000 	andne	r0, r0, #0
    1dac:	000007e0 	andeq	r0, r0, r0, ror #15
    1db0:	0000a913 	andeq	sl, r0, r3, lsl r9
    1db4:	00219500 	eoreq	r9, r1, r0, lsl #10
    1db8:	00b21300 	adcseq	r1, r2, r0, lsl #6
    1dbc:	21d80000 	bicscs	r0, r8, r0
    1dc0:	bd180000 	ldclt	0, cr0, [r8, #-0]
    1dc4:	00000000 	andeq	r0, r0, r0
    1dc8:	00710e00 	rsbseq	r0, r1, r0, lsl #28
    1dcc:	202c0000 	eorcs	r0, ip, r0
    1dd0:	08004000 	stmdaeq	r0, {lr}
    1dd4:	3f010000 	svccc	0x00010000
    1dd8:	00146501 	andseq	r6, r4, r1, lsl #10
    1ddc:	009e1600 	addseq	r1, lr, r0, lsl #12
    1de0:	93160000 	tstls	r6, #0
    1de4:	16000000 	strne	r0, [r0], -r0
    1de8:	00000088 	andeq	r0, r0, r8, lsl #1
    1dec:	00007d16 	andeq	r7, r0, r6, lsl sp
    1df0:	08001200 	stmdaeq	r0, {r9, ip}
    1df4:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    1df8:	05000000 	streq	r0, [r0, #-0]
    1dfc:	13000022 	movwne	r0, #34	; 0x22
    1e00:	000000b2 	strheq	r0, [r0], -r2
    1e04:	00002230 	andeq	r2, r0, r0, lsr r2
    1e08:	0000bd18 	andeq	fp, r0, r8, lsl sp
    1e0c:	15000000 	strne	r0, [r0, #-0]
    1e10:	00000071 	andeq	r0, r0, r1, ror r0
    1e14:	4000205c 	andmi	r2, r0, ip, asr r0
    1e18:	00000020 	andeq	r0, r0, r0, lsr #32
    1e1c:	af014001 	svcge	0x00014001
    1e20:	16000014 			; <UNDEFINED> instruction: 0x16000014
    1e24:	0000009e 	muleq	r0, lr, r0
    1e28:	00009316 	andeq	r9, r0, r6, lsl r3
    1e2c:	00881600 	addeq	r1, r8, r0, lsl #12
    1e30:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    1e34:	17000000 	strne	r0, [r0, -r0]
    1e38:	4000205c 	andmi	r2, r0, ip, asr r0
    1e3c:	00000020 	andeq	r0, r0, r0, lsr #32
    1e40:	0000a913 	andeq	sl, r0, r3, lsl r9
    1e44:	00224300 	eoreq	r4, r2, r0, lsl #6
    1e48:	00b21900 	adcseq	r1, r2, r0, lsl #18
    1e4c:	11040000 	mrsne	r0, (UNDEF: 4)
    1e50:	bd184400 	cfldrslt	mvf4, [r8, #-0]
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	00711500 	rsbseq	r1, r1, r0, lsl #10
    1e5c:	207c0000 	rsbscs	r0, ip, r0
    1e60:	00e84000 	rsceq	r4, r8, r0
    1e64:	43010000 	movwmi	r0, #4096	; 0x1000
    1e68:	0014f901 	andseq	pc, r4, r1, lsl #18
    1e6c:	009e1600 	addseq	r1, lr, r0, lsl #12
    1e70:	93160000 	tstls	r6, #0
    1e74:	16000000 	strne	r0, [r0], -r0
    1e78:	00000088 	andeq	r0, r0, r8, lsl #1
    1e7c:	00007d16 	andeq	r7, r0, r6, lsl sp
    1e80:	207c1700 	rsbscs	r1, ip, r0, lsl #14
    1e84:	00e84000 	rsceq	r4, r8, r0
    1e88:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    1e8c:	63000000 	movwvs	r0, #0
    1e90:	13000022 	movwne	r0, #34	; 0x22
    1e94:	000000b2 	strheq	r0, [r0], -r2
    1e98:	000022b2 			; <UNDEFINED> instruction: 0x000022b2
    1e9c:	0000bd18 	andeq	fp, r0, r8, lsl sp
    1ea0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1ea4:	00000071 	andeq	r0, r0, r1, ror r0
    1ea8:	40002164 	andmi	r2, r0, r4, ror #2
    1eac:	00000820 	andeq	r0, r0, r0, lsr #16
    1eb0:	3f014f01 	svccc	0x00014f01
    1eb4:	16000015 			; <UNDEFINED> instruction: 0x16000015
    1eb8:	0000009e 	muleq	r0, lr, r0
    1ebc:	00009316 	andeq	r9, r0, r6, lsl r3
    1ec0:	00881600 	addeq	r1, r8, r0, lsl #12
    1ec4:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    1ec8:	12000000 	andne	r0, r0, #0
    1ecc:	00000820 	andeq	r0, r0, r0, lsr #16
    1ed0:	0000a913 	andeq	sl, r0, r3, lsl r9
    1ed4:	00232300 	eoreq	r2, r3, r0, lsl #6
    1ed8:	00b21300 	adcseq	r1, r2, r0, lsl #6
    1edc:	23670000 	cmncs	r7, #0
    1ee0:	bd180000 	ldclt	0, cr0, [r8, #-0]
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00710e00 	rsbseq	r0, r1, r0, lsl #28
    1eec:	21680000 	cmncs	r8, r0
    1ef0:	08784000 	ldmdaeq	r8!, {lr}^
    1ef4:	46010000 	strmi	r0, [r1], -r0
    1ef8:	00158501 	andseq	r8, r5, r1, lsl #10
    1efc:	009e1600 	addseq	r1, lr, r0, lsl #12
    1f00:	93160000 	tstls	r6, #0
    1f04:	16000000 	strne	r0, [r0], -r0
    1f08:	00000088 	andeq	r0, r0, r8, lsl #1
    1f0c:	00007d16 	andeq	r7, r0, r6, lsl sp
    1f10:	08781200 	ldmdaeq	r8!, {r9, ip}^
    1f14:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    1f18:	af000000 	svcge	0x00000000
    1f1c:	13000023 	movwne	r0, #35	; 0x23
    1f20:	000000b2 	strheq	r0, [r0], -r2
    1f24:	000023f3 	strdeq	r2, [r0], -r3
    1f28:	0000bd18 	andeq	fp, r0, r8, lsl sp
    1f2c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1f30:	00000071 	andeq	r0, r0, r1, ror r0
    1f34:	40002188 	andmi	r2, r0, r8, lsl #3
    1f38:	000008c8 	andeq	r0, r0, r8, asr #17
    1f3c:	cb014701 	blgt	53b48 <IRQ_STACK_SIZE+0x4bb48>
    1f40:	16000015 			; <UNDEFINED> instruction: 0x16000015
    1f44:	0000009e 	muleq	r0, lr, r0
    1f48:	00009316 	andeq	r9, r0, r6, lsl r3
    1f4c:	00881600 	addeq	r1, r8, r0, lsl #12
    1f50:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    1f54:	12000000 	andne	r0, r0, #0
    1f58:	000008c8 	andeq	r0, r0, r8, asr #17
    1f5c:	0000a913 	andeq	sl, r0, r3, lsl r9
    1f60:	00243b00 	eoreq	r3, r4, r0, lsl #22
    1f64:	00b21300 	adcseq	r1, r2, r0, lsl #6
    1f68:	24670000 	strbtcs	r0, [r7], #-0
    1f6c:	bd180000 	ldclt	0, cr0, [r8, #-0]
    1f70:	00000000 	andeq	r0, r0, r0
    1f74:	00710e00 	rsbseq	r0, r1, r0, lsl #28
    1f78:	21980000 	orrscs	r0, r8, r0
    1f7c:	09084000 	stmdbeq	r8, {lr}
    1f80:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    1f84:	00161101 	andseq	r1, r6, r1, lsl #2
    1f88:	009e1600 	addseq	r1, lr, r0, lsl #12
    1f8c:	93160000 	tstls	r6, #0
    1f90:	16000000 	strne	r0, [r0], -r0
    1f94:	00000088 	andeq	r0, r0, r8, lsl #1
    1f98:	00007d16 	andeq	r7, r0, r6, lsl sp
    1f9c:	09081200 	stmdbeq	r8, {r9, ip}
    1fa0:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    1fa4:	8f000000 	svchi	0x00000000
    1fa8:	13000024 	movwne	r0, #36	; 0x24
    1fac:	000000b2 	strheq	r0, [r0], -r2
    1fb0:	000024c7 	andeq	r2, r0, r7, asr #9
    1fb4:	0000bd18 	andeq	fp, r0, r8, lsl sp
    1fb8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1fbc:	00000071 	andeq	r0, r0, r1, ror r0
    1fc0:	400021b8 			; <UNDEFINED> instruction: 0x400021b8
    1fc4:	00000948 	andeq	r0, r0, r8, asr #18
    1fc8:	57014901 	strpl	r4, [r1, -r1, lsl #18]
    1fcc:	16000016 			; <UNDEFINED> instruction: 0x16000016
    1fd0:	0000009e 	muleq	r0, lr, r0
    1fd4:	00009316 	andeq	r9, r0, r6, lsl r3
    1fd8:	00881600 	addeq	r1, r8, r0, lsl #12
    1fdc:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    1fe0:	12000000 	andne	r0, r0, #0
    1fe4:	00000948 	andeq	r0, r0, r8, asr #18
    1fe8:	0000a913 	andeq	sl, r0, r3, lsl r9
    1fec:	00250f00 	eoreq	r0, r5, r0, lsl #30
    1ff0:	00b21300 	adcseq	r1, r2, r0, lsl #6
    1ff4:	25470000 	strbcs	r0, [r7, #-0]
    1ff8:	bd180000 	ldclt	0, cr0, [r8, #-0]
    1ffc:	00000000 	andeq	r0, r0, r0
    2000:	00710e00 	rsbseq	r0, r1, r0, lsl #28
    2004:	21cc0000 	biccs	r0, ip, r0
    2008:	09a84000 	stmibeq	r8!, {lr}
    200c:	4a010000 	bmi	42014 <IRQ_STACK_SIZE+0x3a014>
    2010:	00169d01 	andseq	r9, r6, r1, lsl #26
    2014:	009e1600 	addseq	r1, lr, r0, lsl #12
    2018:	93160000 	tstls	r6, #0
    201c:	16000000 	strne	r0, [r0], -r0
    2020:	00000088 	andeq	r0, r0, r8, lsl #1
    2024:	00007d16 	andeq	r7, r0, r6, lsl sp
    2028:	09a81200 	stmibeq	r8!, {r9, ip}
    202c:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    2030:	7f000000 	svcvc	0x00000000
    2034:	13000025 	movwne	r0, #37	; 0x25
    2038:	000000b2 	strheq	r0, [r0], -r2
    203c:	000025b7 			; <UNDEFINED> instruction: 0x000025b7
    2040:	0000bd18 	andeq	fp, r0, r8, lsl sp
    2044:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2048:	00000071 	andeq	r0, r0, r1, ror r0
    204c:	400021d0 	ldrdmi	r2, [r0], -r0
    2050:	00000a00 	andeq	r0, r0, r0, lsl #20
    2054:	e3014b01 	movw	r4, #6913	; 0x1b01
    2058:	16000016 			; <UNDEFINED> instruction: 0x16000016
    205c:	0000009e 	muleq	r0, lr, r0
    2060:	00009316 	andeq	r9, r0, r6, lsl r3
    2064:	00881600 	addeq	r1, r8, r0, lsl #12
    2068:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    206c:	12000000 	andne	r0, r0, #0
    2070:	00000a00 	andeq	r0, r0, r0, lsl #20
    2074:	0000a913 	andeq	sl, r0, r3, lsl r9
    2078:	0025ef00 	eoreq	lr, r5, r0, lsl #30
    207c:	00b21300 	adcseq	r1, r2, r0, lsl #6
    2080:	26330000 	ldrtcs	r0, [r3], -r0
    2084:	bd180000 	ldclt	0, cr0, [r8, #-0]
    2088:	00000000 	andeq	r0, r0, r0
    208c:	00710e00 	rsbseq	r0, r1, r0, lsl #28
    2090:	22000000 	andcs	r0, r0, #0
    2094:	0a604000 	beq	181209c <STACK_SIZE+0x101209c>
    2098:	4c010000 	stcmi	0, cr0, [r1], {-0}
    209c:	00172901 	andseq	r2, r7, r1, lsl #18
    20a0:	009e1600 	addseq	r1, lr, r0, lsl #12
    20a4:	93160000 	tstls	r6, #0
    20a8:	16000000 	strne	r0, [r0], -r0
    20ac:	00000088 	andeq	r0, r0, r8, lsl #1
    20b0:	00007d16 	andeq	r7, r0, r6, lsl sp
    20b4:	0a601200 	beq	18068bc <STACK_SIZE+0x10068bc>
    20b8:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    20bc:	7b000000 	blvc	20c4 <ABORT_STACK_SIZE+0x1cc4>
    20c0:	13000026 	movwne	r0, #38	; 0x26
    20c4:	000000b2 	strheq	r0, [r0], -r2
    20c8:	000026b3 			; <UNDEFINED> instruction: 0x000026b3
    20cc:	0000bd18 	andeq	fp, r0, r8, lsl sp
    20d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    20d4:	00000071 	andeq	r0, r0, r1, ror r0
    20d8:	40002258 	andmi	r2, r0, r8, asr r2
    20dc:	00000ac8 	andeq	r0, r0, r8, asr #21
    20e0:	6f014d01 	svcvs	0x00014d01
    20e4:	16000017 			; <UNDEFINED> instruction: 0x16000017
    20e8:	0000009e 	muleq	r0, lr, r0
    20ec:	00009316 	andeq	r9, r0, r6, lsl r3
    20f0:	00881600 	addeq	r1, r8, r0, lsl #12
    20f4:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    20f8:	12000000 	andne	r0, r0, #0
    20fc:	00000ac8 	andeq	r0, r0, r8, asr #21
    2100:	0000a913 	andeq	sl, r0, r3, lsl r9
    2104:	0026eb00 	eoreq	lr, r6, r0, lsl #22
    2108:	00b21300 	adcseq	r1, r2, r0, lsl #6
    210c:	272f0000 	strcs	r0, [pc, -r0]!
    2110:	bd180000 	ldclt	0, cr0, [r8, #-0]
    2114:	00000000 	andeq	r0, r0, r0
    2118:	00710e00 	rsbseq	r0, r1, r0, lsl #28
    211c:	22dc0000 	sbcscs	r0, ip, #0
    2120:	0b204000 	bleq	812128 <STACK_SIZE+0x12128>
    2124:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    2128:	0017b501 	andseq	fp, r7, r1, lsl #10
    212c:	009e1600 	addseq	r1, lr, r0, lsl #12
    2130:	93160000 	tstls	r6, #0
    2134:	16000000 	strne	r0, [r0], -r0
    2138:	00000088 	andeq	r0, r0, r8, lsl #1
    213c:	00007d16 	andeq	r7, r0, r6, lsl sp
    2140:	0b201200 	bleq	806948 <STACK_SIZE+0x6948>
    2144:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    2148:	77000000 	strvc	r0, [r0, -r0]
    214c:	13000027 	movwne	r0, #39	; 0x27
    2150:	000000b2 	strheq	r0, [r0], -r2
    2154:	000027bb 			; <UNDEFINED> instruction: 0x000027bb
    2158:	0000bd18 	andeq	fp, r0, r8, lsl sp
    215c:	15000000 	strne	r0, [r0, #-0]
    2160:	00000071 	andeq	r0, r0, r1, ror r0
    2164:	40002370 	andmi	r2, r0, r0, ror r3
    2168:	00000114 	andeq	r0, r0, r4, lsl r1
    216c:	ff015101 			; <UNDEFINED> instruction: 0xff015101
    2170:	16000017 			; <UNDEFINED> instruction: 0x16000017
    2174:	0000009e 	muleq	r0, lr, r0
    2178:	00009316 	andeq	r9, r0, r6, lsl r3
    217c:	00881600 	addeq	r1, r8, r0, lsl #12
    2180:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    2184:	17000000 	strne	r0, [r0, -r0]
    2188:	40002370 	andmi	r2, r0, r0, ror r3
    218c:	00000114 	andeq	r0, r0, r4, lsl r1
    2190:	0000a913 	andeq	sl, r0, r3, lsl r9
    2194:	00280300 	eoreq	r0, r8, r0, lsl #6
    2198:	00b21300 	adcseq	r1, r2, r0, lsl #6
    219c:	28520000 	ldmdacs	r2, {}^	; <UNPREDICTABLE>
    21a0:	bd180000 	ldclt	0, cr0, [r8, #-0]
    21a4:	00000000 	andeq	r0, r0, r0
    21a8:	00711500 	rsbseq	r1, r1, r0, lsl #10
    21ac:	24840000 	strcs	r0, [r4], #0
    21b0:	00e44000 	rsceq	r4, r4, r0
    21b4:	52010000 	andpl	r0, r1, #0
    21b8:	00184901 	andseq	r4, r8, r1, lsl #18
    21bc:	009e1600 	addseq	r1, lr, r0, lsl #12
    21c0:	93160000 	tstls	r6, #0
    21c4:	16000000 	strne	r0, [r0], -r0
    21c8:	00000088 	andeq	r0, r0, r8, lsl #1
    21cc:	00007d16 	andeq	r7, r0, r6, lsl sp
    21d0:	24841700 	strcs	r1, [r4], #1792	; 0x700
    21d4:	00e44000 	rsceq	r4, r4, r0
    21d8:	a9130000 	ldmdbge	r3, {}	; <UNPREDICTABLE>
    21dc:	c3000000 	movwgt	r0, #0
    21e0:	13000028 	movwne	r0, #40	; 0x28
    21e4:	000000b2 	strheq	r0, [r0], -r2
    21e8:	00002906 	andeq	r2, r0, r6, lsl #18
    21ec:	0000bd18 	andeq	fp, r0, r8, lsl sp
    21f0:	1a000000 	bne	21f8 <ABORT_STACK_SIZE+0x1df8>
    21f4:	40002574 	andmi	r2, r0, r4, ror r5
    21f8:	00001bf0 	strdeq	r1, [r0], -r0
    21fc:	0025801a 	eoreq	r8, r5, sl, lsl r0
    2200:	001c0140 	andseq	r0, ip, r0, asr #2
    2204:	d41a0000 	ldrle	r0, [sl], #-0
    2208:	9440001c 	strbls	r0, [r0], #-28	; 0xffffffe4
    220c:	1a00001c 	bne	2284 <ABORT_STACK_SIZE+0x1e84>
    2210:	40001cd8 	ldrdmi	r1, [r0], -r8
    2214:	00001c9b 	muleq	r0, fp, ip
    2218:	001cec25 	andseq	lr, ip, r5, lsr #24
    221c:	001ca240 	andseq	sl, ip, r0, asr #4
    2220:	00188700 	andseq	r8, r8, r0, lsl #14
    2224:	50012600 	andpl	r2, r1, r0, lsl #12
    2228:	357f7407 	ldrbcc	r7, [pc, #-1031]!	; 1e29 <ABORT_STACK_SIZE+0x1a29>
    222c:	21007524 	tstcs	r0, r4, lsr #10
    2230:	1d041a00 	vstrne	s2, [r4, #-0]
    2234:	1cb34000 	ldcne	0, cr4, [r3]
    2238:	4c1a0000 	ldcmi	0, cr0, [sl], {-0}
    223c:	ba40001d 	blt	10022b8 <STACK_SIZE+0x8022b8>
    2240:	1a00001c 	bne	22b8 <ABORT_STACK_SIZE+0x1eb8>
    2244:	40001d50 	andmi	r1, r0, r0, asr sp
    2248:	00001cc1 	andeq	r1, r0, r1, asr #25
    224c:	001d541a 	andseq	r5, sp, sl, lsl r4
    2250:	001cc840 	andseq	ip, ip, r0, asr #16
    2254:	25841a00 	strcs	r1, [r4, #2560]	; 0xa00
    2258:	1ccf4000 	stclne	0, cr4, [pc], {0}
    225c:	881a0000 	ldmdahi	sl, {}	; <UNPREDICTABLE>
    2260:	d6400025 	strble	r0, [r0], -r5, lsr #32
    2264:	1a00001c 	bne	22dc <ABORT_STACK_SIZE+0x1edc>
    2268:	4000258c 	andmi	r2, r0, ip, lsl #11
    226c:	00001ce4 	andeq	r1, r0, r4, ror #25
    2270:	0025981b 	eoreq	r9, r5, fp, lsl r8
    2274:	001cdd40 	andseq	sp, ip, r0, asr #26
    2278:	8b200000 	blhi	802280 <STACK_SIZE+0x2280>
    227c:	01000003 	tsteq	r0, r3
    2280:	002598f4 	strdeq	r9, [r5], -r4	; <UNPREDICTABLE>
    2284:	0000e440 	andeq	lr, r0, r0, asr #8
    2288:	669c0100 	ldrvs	r0, [ip], r0, lsl #2
    228c:	2c00001a 	stccs	0, cr0, [r0], {26}
    2290:	f6010069 			; <UNDEFINED> instruction: 0xf6010069
    2294:	000000c9 	andeq	r0, r0, r9, asr #1
    2298:	00002933 	andeq	r2, r0, r3, lsr r9
    229c:	01006a2c 	tsteq	r0, ip, lsr #20
    22a0:	0000c9f6 	strdeq	ip, [r0], -r6
    22a4:	00294600 	eoreq	r4, r9, r0, lsl #12
    22a8:	0f751500 	svceq	0x00751500
    22ac:	25e00000 	strbcs	r0, [r0, #0]!
    22b0:	00184000 	andseq	r4, r8, r0
    22b4:	05010000 	streq	r0, [r1, #-0]
    22b8:	00193c01 	andseq	r3, r9, r1, lsl #24
    22bc:	25e41a00 	strbcs	r1, [r4, #2560]!	; 0xa00
    22c0:	1c8d4000 	stcne	0, cr4, [sp], {0}
    22c4:	f82e0000 			; <UNDEFINED> instruction: 0xf82e0000
    22c8:	66400025 	strbvs	r0, [r0], -r5, lsr #32
    22cc:	2600001c 			; <UNDEFINED> instruction: 0x2600001c
    22d0:	30015301 	andcc	r5, r1, r1, lsl #6
    22d4:	01520126 	cmpeq	r2, r6, lsr #2
    22d8:	51012630 	tstpl	r1, r0, lsr r6
    22dc:	01263001 	teqeq	r6, r1
    22e0:	eb090250 	bl	242c28 <IRQ_STACK_SIZE+0x23ac28>
    22e4:	ed150000 	ldc	0, cr0, [r5, #-0]
    22e8:	2000000e 	andcs	r0, r0, lr
    22ec:	48400026 	stmdami	r0, {r1, r2, r5}^
    22f0:	01000000 	mrseq	r0, (UNDEF: 0)
    22f4:	19bd0114 	ldmibne	sp!, {r2, r4, r8}
    22f8:	38250000 	stmdacc	r5!, {}	; <UNPREDICTABLE>
    22fc:	66400026 	strbvs	r0, [r0], -r6, lsr #32
    2300:	7200001c 	andvc	r0, r0, #28
    2304:	26000019 			; <UNDEFINED> instruction: 0x26000019
    2308:	0a035201 	beq	d6b14 <IRQ_STACK_SIZE+0xceb14>
    230c:	01260120 	teqeq	r6, r0, lsr #2
    2310:	100a0351 	andne	r0, sl, r1, asr r3
    2314:	50012601 	andpl	r2, r1, r1, lsl #12
    2318:	00ea0902 	rsceq	r0, sl, r2, lsl #18
    231c:	00265025 	eoreq	r5, r6, r5, lsr #32
    2320:	001c6640 	andseq	r6, ip, r0, asr #12
    2324:	00199000 	andseq	r9, r9, r0
    2328:	53012600 	movwpl	r2, #5632	; 0x1600
    232c:	01263001 	teqeq	r6, r1
    2330:	26300151 			; <UNDEFINED> instruction: 0x26300151
    2334:	09025001 	stmdbeq	r2, {r0, ip, lr}
    2338:	642500e9 	strtvs	r0, [r5], #-233	; 0xffffff17
    233c:	66400026 	strbvs	r0, [r0], -r6, lsr #32
    2340:	b300001c 	movwlt	r0, #28
    2344:	26000019 			; <UNDEFINED> instruction: 0x26000019
    2348:	30015301 	andcc	r5, r1, r1, lsl #6
    234c:	01520126 	cmpeq	r2, r6, lsr #2
    2350:	51012630 	tstpl	r1, r0, lsr r6
    2354:	01263101 	teqeq	r6, r1, lsl #2
    2358:	eb090250 	bl	242ca0 <IRQ_STACK_SIZE+0x23aca0>
    235c:	26681a00 	strbtcs	r1, [r8], -r0, lsl #20
    2360:	1c864000 	stcne	0, cr4, [r6], {0}
    2364:	1a000000 	bne	236c <ABORT_STACK_SIZE+0x1f6c>
    2368:	400025a8 	andmi	r2, r0, r8, lsr #11
    236c:	00001c94 	muleq	r0, r4, ip
    2370:	0025b01a 	eoreq	fp, r5, sl, lsl r0
    2374:	001c9b40 	andseq	r9, ip, r0, asr #22
    2378:	25b41a00 	ldrcs	r1, [r4, #2560]!	; 0xa00
    237c:	1cba4000 	ldcne	0, cr4, [sl]
    2380:	c8250000 	stmdagt	r5!, {}	; <UNPREDICTABLE>
    2384:	eb400025 	bl	1002420 <STACK_SIZE+0x802420>
    2388:	f100001c 	cps	#28
    238c:	26000019 			; <UNDEFINED> instruction: 0x26000019
    2390:	74075001 	strvc	r5, [r7], #-1
    2394:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    2398:	1a002100 	bne	a7a0 <IRQ_STACK_SIZE+0x27a0>
    239c:	400025e0 	andmi	r2, r0, r0, ror #11
    23a0:	00001cb3 			; <UNDEFINED> instruction: 0x00001cb3
    23a4:	00260c25 	eoreq	r0, r6, r5, lsr #24
    23a8:	001c6640 	andseq	r6, ip, r0, asr #12
    23ac:	001a1d00 	andseq	r1, sl, r0, lsl #26
    23b0:	53012600 	movwpl	r2, #5632	; 0x1600
    23b4:	01263001 	teqeq	r6, r1
    23b8:	26300152 			; <UNDEFINED> instruction: 0x26300152
    23bc:	30015101 	andcc	r5, r1, r1, lsl #2
    23c0:	02500126 	subseq	r0, r0, #-2147483639	; 0x80000009
    23c4:	1a00e809 	bne	3c3f0 <IRQ_STACK_SIZE+0x343f0>
    23c8:	40002610 	andmi	r2, r0, r0, lsl r6
    23cc:	00001cc1 	andeq	r1, r0, r1, asr #25
    23d0:	0026141a 	eoreq	r1, r6, sl, lsl r4
    23d4:	001cc840 	andseq	ip, ip, r0, asr #16
    23d8:	26181a00 	ldrcs	r1, [r8], -r0, lsl #20
    23dc:	01664000 	cmneq	r6, r0
    23e0:	1c1a0000 	ldcne	0, cr0, [sl], {-0}
    23e4:	95400026 	strbls	r0, [r0, #-38]	; 0xffffffda
    23e8:	1a000006 	bne	2408 <ABORT_STACK_SIZE+0x2008>
    23ec:	40002620 	andmi	r2, r0, r0, lsr #12
    23f0:	00001ccf 	andeq	r1, r0, pc, asr #25
    23f4:	00266c1a 	eoreq	r6, r6, sl, lsl ip
    23f8:	001cd640 	andseq	sp, ip, r0, asr #12
    23fc:	26701a00 	ldrbtcs	r1, [r0], -r0, lsl #20
    2400:	1ce44000 	stclne	0, cr4, [r4]
    2404:	7c1b0000 	ldcvc	0, cr0, [fp], {-0}
    2408:	dd400026 	stclle	0, cr0, [r0, #-152]	; 0xffffff68
    240c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2410:	0005dc31 	andeq	sp, r5, r1, lsr ip
    2414:	011a0100 	tsteq	sl, r0, lsl #2
    2418:	4000267c 	andmi	r2, r0, ip, ror r6
    241c:	000000fc 	strdeq	r0, [r0], -ip
    2420:	1bf09c01 	blne	ffc2942c <PCB_BASE_APP1+0xbb12922c>
    2424:	69320000 	ldmdbvs	r2!, {}	; <UNPREDICTABLE>
    2428:	011c0100 	tsteq	ip, r0, lsl #2
    242c:	000000c9 	andeq	r0, r0, r9, asr #1
    2430:	0000297d 	andeq	r2, r0, sp, ror r9
    2434:	01006a32 	tsteq	r0, r2, lsr sl
    2438:	00c9011c 	sbceq	r0, r9, ip, lsl r1
    243c:	29900000 	ldmibcs	r0, {}	; <UNPREDICTABLE>
    2440:	75150000 	ldrvc	r0, [r5, #-0]
    2444:	c000000f 	andgt	r0, r0, pc
    2448:	18400026 	stmdane	r0, {r1, r2, r5}^
    244c:	01000000 	mrseq	r0, (UNDEF: 0)
    2450:	1ad5012a 	bne	ff542900 <PCB_BASE_APP1+0xbaa42700>
    2454:	c41a0000 	ldrgt	r0, [sl], #-0
    2458:	8d400026 	stclhi	0, cr0, [r0, #-152]	; 0xffffff68
    245c:	2e00001c 	mcrcs	0, 0, r0, cr0, cr12, {0}
    2460:	400026d8 	ldrdmi	r2, [r0], -r8
    2464:	00001c66 	andeq	r1, r0, r6, ror #24
    2468:	01530126 	cmpeq	r3, r6, lsr #2
    246c:	52012630 	andpl	r2, r1, #48, 12	; 0x3000000
    2470:	01263001 	teqeq	r6, r1
    2474:	26300151 			; <UNDEFINED> instruction: 0x26300151
    2478:	09025001 	stmdbeq	r2, {r0, ip, lr}
    247c:	330000eb 	movwcc	r0, #235	; 0xeb
    2480:	000000d6 	ldrdeq	r0, [r0], -r6
    2484:	400026d8 	ldrdmi	r2, [r0], -r8
    2488:	0000002c 	andeq	r0, r0, ip, lsr #32
    248c:	15012b01 	strne	r2, [r1, #-2817]	; 0xfffff4ff
    2490:	00000eed 	andeq	r0, r0, sp, ror #29
    2494:	4000271c 	andmi	r2, r0, ip, lsl r7
    2498:	00000048 	andeq	r0, r0, r8, asr #32
    249c:	6a013401 	bvs	4f4a8 <IRQ_STACK_SIZE+0x474a8>
    24a0:	2500001b 	strcs	r0, [r0, #-27]	; 0xffffffe5
    24a4:	40002734 	andmi	r2, r0, r4, lsr r7
    24a8:	00001c66 	andeq	r1, r0, r6, ror #24
    24ac:	00001b1b 	andeq	r1, r0, fp, lsl fp
    24b0:	03520126 	cmpeq	r2, #-2147483639	; 0x80000009
    24b4:	2601200a 	strcs	r2, [r1], -sl
    24b8:	0a035101 	beq	d68c4 <IRQ_STACK_SIZE+0xce8c4>
    24bc:	01260110 	teqeq	r6, r0, lsl r1
    24c0:	ea090250 	b	242e08 <IRQ_STACK_SIZE+0x23ae08>
    24c4:	274c2500 	strbcs	r2, [ip, -r0, lsl #10]
    24c8:	1c664000 	stclne	0, cr4, [r6], #-0
    24cc:	1b3b0000 	blne	ec24d4 <STACK_SIZE+0x6c24d4>
    24d0:	01260000 	teqeq	r6, r0
    24d4:	00740253 	rsbseq	r0, r4, r3, asr r2
    24d8:	02510126 	subseq	r0, r1, #-2147483639	; 0x80000009
    24dc:	01260074 	teqeq	r6, r4, ror r0
    24e0:	e9090250 	stmdb	r9, {r4, r6, r9}
    24e4:	27602500 	strbcs	r2, [r0, -r0, lsl #10]!
    24e8:	1c664000 	stclne	0, cr4, [r6], #-0
    24ec:	1b600000 	blne	18024f4 <STACK_SIZE+0x10024f4>
    24f0:	01260000 	teqeq	r6, r0
    24f4:	00740253 	rsbseq	r0, r4, r3, asr r2
    24f8:	02520126 	subseq	r0, r2, #-2147483639	; 0x80000009
    24fc:	01260074 	teqeq	r6, r4, ror r0
    2500:	26310151 			; <UNDEFINED> instruction: 0x26310151
    2504:	09025001 	stmdbeq	r2, {r0, ip, lr}
    2508:	641a00eb 	ldrvs	r0, [sl], #-235	; 0xffffff15
    250c:	86400027 	strbhi	r0, [r0], -r7, lsr #32
    2510:	0000001c 	andeq	r0, r0, ip, lsl r0
    2514:	00268c1a 	eoreq	r8, r6, sl, lsl ip
    2518:	001c9440 	andseq	r9, ip, r0, asr #8
    251c:	26941a00 	ldrcs	r1, [r4], r0, lsl #20
    2520:	1c9b4000 	ldcne	0, cr4, [fp], {0}
    2524:	a8250000 	stmdage	r5!, {}	; <UNPREDICTABLE>
    2528:	a2400026 	subge	r0, r0, #38	; 0x26
    252c:	9500001c 	strls	r0, [r0, #-28]	; 0xffffffe4
    2530:	2600001b 			; <UNDEFINED> instruction: 0x2600001b
    2534:	74075001 	strvc	r5, [r7], #-1
    2538:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    253c:	1a002100 	bne	a944 <IRQ_STACK_SIZE+0x2944>
    2540:	400026c0 	andmi	r2, r0, r0, asr #13
    2544:	00001cb3 			; <UNDEFINED> instruction: 0x00001cb3
    2548:	0027081a 	eoreq	r0, r7, sl, lsl r8
    254c:	001cba40 	andseq	fp, ip, r0, asr #20
    2550:	270c1a00 	strcs	r1, [ip, -r0, lsl #20]
    2554:	1cc14000 	stclne	0, cr4, [r1], {0}
    2558:	101a0000 	andsne	r0, sl, r0
    255c:	c8400027 	stmdagt	r0, {r0, r1, r2, r5}^
    2560:	1a00001c 	bne	25d8 <ABORT_STACK_SIZE+0x21d8>
    2564:	40002714 	andmi	r2, r0, r4, lsl r7
    2568:	00000166 	andeq	r0, r0, r6, ror #2
    256c:	0027181a 	eoreq	r1, r7, sl, lsl r8
    2570:	00069540 	andeq	r9, r6, r0, asr #10
    2574:	271c1a00 	ldrcs	r1, [ip, -r0, lsl #20]
    2578:	1ccf4000 	stclne	0, cr4, [pc], {0}
    257c:	681a0000 	ldmdavs	sl, {}	; <UNPREDICTABLE>
    2580:	d6400027 	strble	r0, [r0], -r7, lsr #32
    2584:	1a00001c 	bne	25fc <ABORT_STACK_SIZE+0x21fc>
    2588:	4000276c 	andmi	r2, r0, ip, ror #14
    258c:	00001ce4 	andeq	r1, r0, r4, ror #25
    2590:	0027781b 	eoreq	r7, r7, fp, lsl r8
    2594:	001cdd40 	andseq	sp, ip, r0, asr #26
    2598:	3e340000 	cdpcc	0, 3, cr0, cr4, cr0, {0}
    259c:	02000003 	andeq	r0, r0, #3
    25a0:	001c01ac 	andseq	r0, ip, ip, lsr #3
    25a4:	003c3500 	eorseq	r3, ip, r0, lsl #10
    25a8:	34000000 	strcc	r0, [r0], #-0
    25ac:	00000669 	andeq	r0, r0, r9, ror #12
    25b0:	1c12af02 	ldcne	15, cr10, [r2], {2}
    25b4:	3c350000 	ldccc	0, cr0, [r5], #-0
    25b8:	00000000 	andeq	r0, r0, r0
    25bc:	00042a36 	andeq	r2, r4, r6, lsr sl
    25c0:	3cd10200 	lfmcc	f0, 2, [r1], {0}
    25c4:	27000000 	strcs	r0, [r0, -r0]
    25c8:	3500001c 	strcc	r0, [r0, #-28]	; 0xffffffe4
    25cc:	0000003c 	andeq	r0, r0, ip, lsr r0
    25d0:	054f3600 	strbeq	r3, [pc, #-1536]	; 1fd8 <ABORT_STACK_SIZE+0x1bd8>
    25d4:	d0020000 	andle	r0, r2, r0
    25d8:	0000003c 	andeq	r0, r0, ip, lsr r0
    25dc:	00001c3c 	andeq	r1, r0, ip, lsr ip
    25e0:	00003c35 	andeq	r3, r0, r5, lsr ip
    25e4:	1c360000 	ldcne	0, cr0, [r6], #-0
    25e8:	02000004 	andeq	r0, r0, #4
    25ec:	00003cce 	andeq	r3, r0, lr, asr #25
    25f0:	001c5100 	andseq	r5, ip, r0, lsl #2
    25f4:	003c3500 	eorseq	r3, ip, r0, lsl #10
    25f8:	36000000 	strcc	r0, [r0], -r0
    25fc:	00000696 	muleq	r0, r6, r6
    2600:	003ccf02 	eorseq	ip, ip, r2, lsl #30
    2604:	1c660000 	stclne	0, cr0, [r6], #-0
    2608:	3c350000 	ldccc	0, cr0, [r5], #-0
    260c:	00000000 	andeq	r0, r0, r0
    2610:	0003d334 	andeq	sp, r3, r4, lsr r3
    2614:	86410200 	strbhi	r0, [r1], -r0, lsl #4
    2618:	3500001c 	strcc	r0, [r0, #-28]	; 0xffffffe4
    261c:	0000003c 	andeq	r0, r0, ip, lsr r0
    2620:	0000c935 	andeq	ip, r0, r5, lsr r9
    2624:	00c93500 	sbceq	r3, r9, r0, lsl #10
    2628:	c9350000 	ldmdbgt	r5!, {}	; <UNPREDICTABLE>
    262c:	00000000 	andeq	r0, r0, r0
    2630:	0004a437 	andeq	sl, r4, r7, lsr r4
    2634:	37730200 	ldrbcc	r0, [r3, -r0, lsl #4]!
    2638:	00000460 	andeq	r0, r0, r0, ror #8
    263c:	06377402 	ldrteq	r7, [r7], -r2, lsl #8
    2640:	02000005 	andeq	r0, r0, #5
    2644:	06a53792 	ssateq	r3, #6, r2, lsl #15
    2648:	91020000 	mrsls	r0, (UNDEF: 2)
    264c:	0004e634 	andeq	lr, r4, r4, lsr r6
    2650:	b3a20200 			; <UNDEFINED> instruction: 0xb3a20200
    2654:	3500001c 	strcc	r0, [r0, #-28]	; 0xffffffe4
    2658:	0000003c 	andeq	r0, r0, ip, lsr r0
    265c:	06b53700 	ldrteq	r3, [r5], r0, lsl #14
    2660:	99020000 	stmdbls	r2, {}	; <UNPREDICTABLE>
    2664:	00053437 	andeq	r3, r5, r7, lsr r4
    2668:	37ab0200 	strcc	r0, [fp, r0, lsl #4]!
    266c:	0000056b 	andeq	r0, r0, fp, ror #10
    2670:	de37b602 	cfmsuba32le	mvax0, mvax11, mvfx7, mvfx2
    2674:	02000003 	andeq	r0, r0, #3
    2678:	055f3798 	ldrbeq	r3, [pc, #-1944]	; 1ee8 <ABORT_STACK_SIZE+0x1ae8>
    267c:	aa020000 	bge	82684 <IRQ_STACK_SIZE+0x7a684>
    2680:	00067537 	andeq	r7, r6, r7, lsr r5
    2684:	378f0200 	strcc	r0, [pc, r0, lsl #4]
    2688:	000003af 	andeq	r0, r0, pc, lsr #7
    268c:	3b379702 	blcc	de829c <STACK_SIZE+0x5e829c>
    2690:	02000004 	andeq	r0, r0, #4
    2694:	06513890 			; <UNDEFINED> instruction: 0x06513890
    2698:	9d020000 	stcls	0, cr0, [r2, #-0]
    269c:	00003c35 	andeq	r3, r0, r5, lsr ip
    26a0:	8c000000 	stchi	0, cr0, [r0], {-0}
    26a4:	04000003 	streq	r0, [r0], #-3
    26a8:	00069400 	andeq	r9, r6, r0, lsl #8
    26ac:	52010400 	andpl	r0, r1, #0, 8
    26b0:	01000001 	tsteq	r0, r1
    26b4:	000007c1 	andeq	r0, r0, r1, asr #15
    26b8:	00000125 	andeq	r0, r0, r5, lsr #2
    26bc:	40002778 	andmi	r2, r0, r8, ror r7
    26c0:	00000280 	andeq	r0, r0, r0, lsl #5
    26c4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    26c8:	72060102 	andvc	r0, r6, #-2147483648	; 0x80000000
    26cc:	02000000 	andeq	r0, r0, #0
    26d0:	00700801 	rsbseq	r0, r0, r1, lsl #16
    26d4:	02020000 	andeq	r0, r2, #0
    26d8:	00024b05 	andeq	r4, r2, r5, lsl #22
    26dc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    26e0:	00000027 	andeq	r0, r0, r7, lsr #32
    26e4:	69050403 	stmdbvs	r5, {r0, r1, sl}
    26e8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    26ec:	01180704 	tsteq	r8, r4, lsl #14
    26f0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    26f4:	00021f05 	andeq	r1, r2, r5, lsl #30
    26f8:	07080200 	streq	r0, [r8, -r0, lsl #4]
    26fc:	0000010e 	andeq	r0, r0, lr, lsl #2
    2700:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
    2704:	02000002 	andeq	r0, r0, #2
    2708:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
    270c:	04020000 	streq	r0, [r2], #-0
    2710:	00011307 	andeq	r1, r1, r7, lsl #6
    2714:	08010200 	stmdaeq	r1, {r9}
    2718:	00000079 	andeq	r0, r0, r9, ror r0
    271c:	0007e804 	andeq	lr, r7, r4, lsl #16
    2720:	78150100 	ldmdavc	r5, {r8}
    2724:	18400027 	stmdane	r0, {r0, r1, r2, r5}^
    2728:	01000000 	mrseq	r0, (UNDEF: 0)
    272c:	00009d9c 	muleq	r0, ip, sp
    2730:	6e650500 	cdpvs	5, 6, cr0, cr5, cr0, {0}
    2734:	41150100 	tstmi	r5, r0, lsl #2
    2738:	c7000000 	strgt	r0, [r0, -r0]
    273c:	00000029 	andeq	r0, r0, r9, lsr #32
    2740:	00081904 	andeq	r1, r8, r4, lsl #18
    2744:	901a0100 	andsls	r0, sl, r0, lsl #2
    2748:	14400027 	strbne	r0, [r0], #-39	; 0xffffffd9
    274c:	01000000 	mrseq	r0, (UNDEF: 0)
    2750:	0000cd9c 	muleq	r0, ip, sp
    2754:	078d0600 	streq	r0, [sp, r0, lsl #12]
    2758:	1a010000 	bne	42760 <IRQ_STACK_SIZE+0x3a760>
    275c:	00000041 	andeq	r0, r0, r1, asr #32
    2760:	09065001 	stmdbeq	r6, {r0, ip, lr}
    2764:	01000007 	tsteq	r0, r7
    2768:	0000411a 	andeq	r4, r0, sl, lsl r1
    276c:	00510100 	subseq	r0, r1, r0, lsl #2
    2770:	0006e104 	andeq	lr, r6, r4, lsl #2
    2774:	a41f0100 	ldrge	r0, [pc], #-256	; 277c <ABORT_STACK_SIZE+0x237c>
    2778:	18400027 	stmdane	r0, {r0, r1, r2, r5}^
    277c:	01000000 	mrseq	r0, (UNDEF: 0)
    2780:	0000ff9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    2784:	078d0700 	streq	r0, [sp, r0, lsl #14]
    2788:	1f010000 	svcne	0x00010000
    278c:	00000041 	andeq	r0, r0, r1, asr #32
    2790:	000029e8 	andeq	r2, r0, r8, ror #19
    2794:	0006d506 	andeq	sp, r6, r6, lsl #10
    2798:	411f0100 	tstmi	pc, r0, lsl #2
    279c:	01000000 	mrseq	r0, (UNDEF: 0)
    27a0:	93040051 	movwls	r0, #16465	; 0x4051
    27a4:	01000007 	tsteq	r0, r7
    27a8:	0027bc24 	eoreq	fp, r7, r4, lsr #24
    27ac:	00004c40 	andeq	r4, r0, r0, asr #24
    27b0:	319c0100 	orrscc	r0, ip, r0, lsl #2
    27b4:	06000001 	streq	r0, [r0], -r1
    27b8:	0000078d 	andeq	r0, r0, sp, lsl #15
    27bc:	00412401 	subeq	r2, r1, r1, lsl #8
    27c0:	50010000 	andpl	r0, r1, r0
    27c4:	00080607 	andeq	r0, r8, r7, lsl #12
    27c8:	41240100 	teqmi	r4, r0, lsl #2
    27cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    27d0:	0000002a 	andeq	r0, r0, sl, lsr #32
    27d4:	00074504 	andeq	r4, r7, r4, lsl #10
    27d8:	08300100 	ldmdaeq	r0!, {r8}
    27dc:	4c400028 	mcrrmi	0, 2, r0, r0, cr8
    27e0:	01000000 	mrseq	r0, (UNDEF: 0)
    27e4:	0001639c 	muleq	r1, ip, r3
    27e8:	078d0600 	streq	r0, [sp, r0, lsl #12]
    27ec:	30010000 	andcc	r0, r1, r0
    27f0:	00000041 	andeq	r0, r0, r1, asr #32
    27f4:	06075001 	streq	r5, [r7], -r1
    27f8:	01000008 	tsteq	r0, r8
    27fc:	00004130 	andeq	r4, r0, r0, lsr r1
    2800:	002a4300 	eoreq	r4, sl, r0, lsl #6
    2804:	21040000 	mrscs	r0, (UNDEF: 4)
    2808:	01000007 	tsteq	r0, r7
    280c:	0028543c 	eoreq	r5, r8, ip, lsr r4
    2810:	00008440 	andeq	r8, r0, r0, asr #8
    2814:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    2818:	07000001 	streq	r0, [r0, -r1]
    281c:	0000078d 	andeq	r0, r0, sp, lsl #15
    2820:	00413c01 	subeq	r3, r1, r1, lsl #24
    2824:	2a7d0000 	bcs	1f4282c <STACK_SIZE+0x174282c>
    2828:	06070000 	streq	r0, [r7], -r0
    282c:	01000008 	tsteq	r0, r8
    2830:	0000413c 	andeq	r4, r0, ip, lsr r1
    2834:	002ab700 	eoreq	fp, sl, r0, lsl #14
    2838:	06d50700 	ldrbeq	r0, [r5], r0, lsl #14
    283c:	3c010000 	stccc	0, cr0, [r1], {-0}
    2840:	00000041 	andeq	r0, r0, r1, asr #32
    2844:	00002af1 	strdeq	r2, [r0], -r1
    2848:	075b0400 	ldrbeq	r0, [fp, -r0, lsl #8]
    284c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    2850:	400028d8 	ldrdmi	r2, [r0], -r8
    2854:	0000008c 	andeq	r0, r0, ip, lsl #1
    2858:	01e99c01 	mvneq	r9, r1, lsl #24
    285c:	8d070000 	stchi	0, cr0, [r7, #-0]
    2860:	01000007 	tsteq	r0, r7
    2864:	00004148 	andeq	r4, r0, r8, asr #2
    2868:	002b2b00 	eoreq	r2, fp, r0, lsl #22
    286c:	08060700 	stmdaeq	r6, {r8, r9, sl}
    2870:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    2874:	00000041 	andeq	r0, r0, r1, asr #32
    2878:	00002b65 	andeq	r2, r0, r5, ror #22
    287c:	0007ff07 	andeq	pc, r7, r7, lsl #30
    2880:	41480100 	mrsmi	r0, (UNDEF: 88)
    2884:	9f000000 	svcls	0x00000000
    2888:	0000002b 	andeq	r0, r0, fp, lsr #32
    288c:	0000f604 	andeq	pc, r0, r4, lsl #12
    2890:	64540100 	ldrbvs	r0, [r4], #-256	; 0xffffff00
    2894:	48400029 	stmdami	r0, {r0, r3, r5}^
    2898:	01000000 	mrseq	r0, (UNDEF: 0)
    289c:	00021d9c 	muleq	r2, ip, sp
    28a0:	078d0700 	streq	r0, [sp, r0, lsl #14]
    28a4:	54010000 	strpl	r0, [r1], #-0
    28a8:	00000041 	andeq	r0, r0, r1, asr #32
    28ac:	00002bd9 	ldrdeq	r2, [r0], -r9
    28b0:	00080607 	andeq	r0, r8, r7, lsl #12
    28b4:	41540100 	cmpmi	r4, r0, lsl #2
    28b8:	05000000 	streq	r0, [r0, #-0]
    28bc:	0000002c 	andeq	r0, r0, ip, lsr #32
    28c0:	0007a808 	andeq	sl, r7, r8, lsl #16
    28c4:	48600100 	stmdami	r0!, {r8}^
    28c8:	ac000000 	stcge	0, cr0, [r0], {-0}
    28cc:	1c400029 	mcrrne	0, 2, r0, r0, cr9
    28d0:	01000000 	mrseq	r0, (UNDEF: 0)
    28d4:	0002469c 	muleq	r2, ip, r6
    28d8:	078d0700 	streq	r0, [sp, r0, lsl #14]
    28dc:	60010000 	andvs	r0, r1, r0
    28e0:	00000041 	andeq	r0, r0, r1, asr #32
    28e4:	00002c3f 	andeq	r2, r0, pc, lsr ip
    28e8:	02a80400 	adceq	r0, r8, #0, 8
    28ec:	65010000 	strvs	r0, [r1, #-0]
    28f0:	400029c8 	andmi	r2, r0, r8, asr #19
    28f4:	00000018 	andeq	r0, r0, r8, lsl r0
    28f8:	02789c01 	rsbseq	r9, r8, #256	; 0x100
    28fc:	8d070000 	stchi	0, cr0, [r7, #-0]
    2900:	01000007 	tsteq	r0, r7
    2904:	00004165 	andeq	r4, r0, r5, ror #2
    2908:	002c6000 	eoreq	r6, ip, r0
    290c:	06f70600 	ldrbteq	r0, [r7], r0, lsl #12
    2910:	65010000 	strvs	r0, [r1, #-0]
    2914:	00000041 	andeq	r0, r0, r1, asr #32
    2918:	04005101 	streq	r5, [r0], #-257	; 0xfffffeff
    291c:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2920:	29e06a01 	stmibcs	r0!, {r0, r9, fp, sp, lr}^
    2924:	00184000 	andseq	r4, r8, r0
    2928:	9c010000 	stcls	0, cr0, [r1], {-0}
    292c:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2930:	00080c07 	andeq	r0, r8, r7, lsl #24
    2934:	416a0100 	cmnmi	sl, r0, lsl #2
    2938:	81000000 	mrshi	r0, (UNDEF: 0)
    293c:	0600002c 	streq	r0, [r0], -ip, lsr #32
    2940:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2944:	00416a01 	subeq	r6, r1, r1, lsl #20
    2948:	51010000 	mrspl	r0, (UNDEF: 1)
    294c:	00080607 	andeq	r0, r8, r7, lsl #12
    2950:	416a0100 	cmnmi	sl, r0, lsl #2
    2954:	a2000000 	andge	r0, r0, #0
    2958:	0000002c 	andeq	r0, r0, ip, lsr #32
    295c:	0002c909 	andeq	ip, r2, r9, lsl #18
    2960:	0002c900 	andeq	ip, r2, r0, lsl #18
    2964:	00640a00 	rsbeq	r0, r4, r0, lsl #20
    2968:	00030000 	andeq	r0, r3, r0
    296c:	02cf040b 	sbceq	r0, pc, #184549376	; 0xb000000
    2970:	6b0c0000 	blvs	302978 <IRQ_STACK_SIZE+0x2fa978>
    2974:	0d000000 	stceq	0, cr0, [r0, #-0]
    2978:	00000702 	andeq	r0, r0, r2, lsl #14
    297c:	02b90301 	adcseq	r0, r9, #67108864	; 0x4000000
    2980:	03050000 	movweq	r0, #20480	; 0x5000
    2984:	40017918 	andmi	r7, r1, r8, lsl r9
    2988:	00070f0d 	andeq	r0, r7, sp, lsl #30
    298c:	b9050100 	stmdblt	r5, {r8}
    2990:	05000002 	streq	r0, [r0, #-2]
    2994:	01793803 	cmneq	r9, r3, lsl #16
    2998:	07b80d40 	ldreq	r0, [r8, r0, asr #26]!
    299c:	06010000 	streq	r0, [r1], -r0
    29a0:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    29a4:	79480305 	stmdbvc	r8, {r0, r2, r8, r9}^
    29a8:	c70d4001 	strgt	r4, [sp, -r1]
    29ac:	01000007 	tsteq	r0, r7
    29b0:	0002b908 	andeq	fp, r2, r8, lsl #18
    29b4:	58030500 	stmdapl	r3, {r8, sl}
    29b8:	0d400179 	stfeqe	f0, [r0, #-484]	; 0xfffffe1c
    29bc:	00000718 	andeq	r0, r0, r8, lsl r7
    29c0:	02b90901 	adcseq	r0, r9, #16384	; 0x4000
    29c4:	03050000 	movweq	r0, #20480	; 0x5000
    29c8:	40017968 	andmi	r7, r1, r8, ror #18
    29cc:	00077c0d 	andeq	r7, r7, sp, lsl #24
    29d0:	b90b0100 	stmdblt	fp, {r8}
    29d4:	05000002 	streq	r0, [r0, #-2]
    29d8:	01798803 	cmneq	r9, r3, lsl #16
    29dc:	073c0d40 	ldreq	r0, [ip, -r0, asr #26]!
    29e0:	0d010000 	stceq	0, cr0, [r1, #-0]
    29e4:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    29e8:	79980305 	ldmibvc	r8, {r0, r2, r8, r9}
    29ec:	740d4001 	strvc	r4, [sp], #-1
    29f0:	01000007 	tsteq	r0, r7
    29f4:	0002b90f 	andeq	fp, r2, pc, lsl #18
    29f8:	78030500 	stmdavc	r3, {r8, sl}
    29fc:	0d400179 	stfeqe	f0, [r0, #-484]	; 0xfffffe1c
    2a00:	000007e1 	andeq	r0, r0, r1, ror #15
    2a04:	02b91001 	adcseq	r1, r9, #1
    2a08:	03050000 	movweq	r0, #20480	; 0x5000
    2a0c:	40017928 	andmi	r7, r1, r8, lsr #18
    2a10:	0007850d 	andeq	r8, r7, sp, lsl #10
    2a14:	b9120100 	ldmdblt	r2, {r8}
    2a18:	05000002 	streq	r0, [r0, #-2]
    2a1c:	0179b803 	cmneq	r9, r3, lsl #16
    2a20:	06da0d40 	ldrbeq	r0, [sl], r0, asr #26
    2a24:	13010000 	movwne	r0, #4096	; 0x1000
    2a28:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    2a2c:	79a80305 	stmibvc	r8!, {r0, r2, r8, r9}
    2a30:	37004001 	strcc	r4, [r0, -r1]
    2a34:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    2a38:	00075400 	andeq	r5, r7, r0, lsl #8
    2a3c:	52010400 	andpl	r0, r1, #0, 8
    2a40:	01000001 	tsteq	r0, r1
    2a44:	000008f2 	strdeq	r0, [r0], -r2
    2a48:	00000125 	andeq	r0, r0, r5, lsr #2
    2a4c:	400029f8 	strdmi	r2, [r0], -r8
    2a50:	00001c34 	andeq	r1, r0, r4, lsr ip
    2a54:	00000525 	andeq	r0, r0, r5, lsr #10
    2a58:	17040802 	strne	r0, [r4, -r2, lsl #16]
    2a5c:	0300000b 	movweq	r0, #11
    2a60:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2a64:	01020074 	tsteq	r2, r4, ror r0
    2a68:	00007206 	andeq	r7, r0, r6, lsl #4
    2a6c:	08010200 	stmdaeq	r1, {r9}
    2a70:	00000070 	andeq	r0, r0, r0, ror r0
    2a74:	4b050202 	blmi	143284 <IRQ_STACK_SIZE+0x13b284>
    2a78:	02000002 	andeq	r0, r0, #2
    2a7c:	00270702 	eoreq	r0, r7, r2, lsl #14
    2a80:	04020000 	streq	r0, [r2], #-0
    2a84:	00011807 	andeq	r1, r1, r7, lsl #16
    2a88:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    2a8c:	0000021f 	andeq	r0, r0, pc, lsl r2
    2a90:	0e070802 	cdpeq	8, 0, cr0, cr7, cr2, {0}
    2a94:	02000001 	andeq	r0, r0, #1
    2a98:	02240504 	eoreq	r0, r4, #4, 10	; 0x1000000
    2a9c:	04020000 	streq	r0, [r2], #-0
    2aa0:	00020b07 	andeq	r0, r2, r7, lsl #22
    2aa4:	02040400 	andeq	r0, r4, #0, 8
    2aa8:	01130704 	tsteq	r3, r4, lsl #14
    2aac:	04050000 	streq	r0, [r5], #-0
    2ab0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ab4:	00870405 	addeq	r0, r7, r5, lsl #8
    2ab8:	01020000 	mrseq	r0, (UNDEF: 2)
    2abc:	00007908 	andeq	r7, r0, r8, lsl #18
    2ac0:	94040500 	strls	r0, [r4], #-1280	; 0xfffffb00
    2ac4:	06000000 	streq	r0, [r0], -r0
    2ac8:	00000087 	andeq	r0, r0, r7, lsl #1
    2acc:	00095407 	andeq	r5, r9, r7, lsl #8
    2ad0:	a4280200 	strtge	r0, [r8], #-512	; 0xfffffe00
    2ad4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2ad8:	00000a70 	andeq	r0, r0, r0, ror sl
    2adc:	bb000804 	bllt	4af4 <SVC_STACK_SIZE+0xaf4>
    2ae0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2ae4:	000009e3 	andeq	r0, r0, r3, ror #19
    2ae8:	00000072 	andeq	r0, r0, r2, ror r0
    2aec:	72070000 	andvc	r0, r7, #0
    2af0:	0200000a 	andeq	r0, r0, #10
    2af4:	00009962 	andeq	r9, r0, r2, ror #18
    2af8:	03200a00 	teqeq	r0, #0, 20
    2afc:	00012f5a 	andeq	r2, r1, sl, asr pc
    2b00:	0ae70b00 	beq	ff9c5708 <PCB_BASE_APP1+0xbaec5508>
    2b04:	5b030000 	blpl	c2b0c <IRQ_STACK_SIZE+0xbab0c>
    2b08:	0000004f 	andeq	r0, r0, pc, asr #32
    2b0c:	0aec0b00 	beq	ffb05714 <PCB_BASE_APP1+0xbb005514>
    2b10:	5c030000 	stcpl	0, cr0, [r3], {-0}
    2b14:	0000004f 	andeq	r0, r0, pc, asr #32
    2b18:	08630b04 	stmdaeq	r3!, {r2, r8, r9, fp}^
    2b1c:	5d030000 	stcpl	0, cr0, [r3, #-0]
    2b20:	0000004f 	andeq	r0, r0, pc, asr #32
    2b24:	086b0b08 	stmdaeq	fp!, {r3, r8, r9, fp}^
    2b28:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    2b2c:	0000004f 	andeq	r0, r0, pc, asr #32
    2b30:	09bc0b0c 	ldmibeq	ip!, {r2, r3, r8, r9, fp}
    2b34:	5f030000 	svcpl	0x00030000
    2b38:	0000004f 	andeq	r0, r0, pc, asr #32
    2b3c:	09c40b10 	stmibeq	r4, {r4, r8, r9, fp}^
    2b40:	60030000 	andvs	r0, r3, r0
    2b44:	0000004f 	andeq	r0, r0, pc, asr #32
    2b48:	08e20b14 	stmiaeq	r2!, {r2, r4, r8, r9, fp}^
    2b4c:	61030000 	mrsvs	r0, (UNDEF: 3)
    2b50:	0000004f 	andeq	r0, r0, pc, asr #32
    2b54:	0a890b18 	beq	fe2457bc <PCB_BASE_APP1+0xb97455bc>
    2b58:	62030000 	andvs	r0, r3, #0
    2b5c:	0000004f 	andeq	r0, r0, pc, asr #32
    2b60:	6a07001c 	bvs	1c2bd8 <IRQ_STACK_SIZE+0x1babd8>
    2b64:	03000009 	movweq	r0, #9
    2b68:	0000c663 	andeq	ip, r0, r3, ror #12
    2b6c:	09e80c00 	stmibeq	r8!, {sl, fp}^
    2b70:	a2010000 	andge	r0, r1, #0
    2b74:	00016401 	andeq	r6, r1, r1, lsl #8
    2b78:	00780d00 	rsbseq	r0, r8, r0, lsl #26
    2b7c:	002ca201 	eoreq	sl, ip, r1, lsl #4
    2b80:	790d0000 	stmdbvc	sp, {}	; <UNPREDICTABLE>
    2b84:	2ca20100 	stfcss	f0, [r2]
    2b88:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2b8c:	00000a4c 	andeq	r0, r0, ip, asr #20
    2b90:	0048a201 	subeq	sl, r8, r1, lsl #4
    2b94:	0f000000 	svceq	0x00000000
    2b98:	0000085e 	andeq	r0, r0, lr, asr r8
    2b9c:	25010201 	strcs	r0, [r1, #-513]	; 0xfffffdff
    2ba0:	03000000 	movweq	r0, #0
    2ba4:	00000182 	andeq	r0, r0, r2, lsl #3
    2ba8:	0009cc10 	andeq	ip, r9, r0, lsl ip
    2bac:	01020100 	mrseq	r0, (UNDEF: 18)
    2bb0:	00000025 	andeq	r0, r0, r5, lsr #32
    2bb4:	0b1e1100 	bleq	786fbc <IRQ_STACK_SIZE+0x77efbc>
    2bb8:	50010000 	andpl	r0, r1, r0
    2bbc:	026a0101 	rsbeq	r0, sl, #1073741824	; 0x40000000
    2bc0:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2bc4:	01500100 	cmpeq	r0, r0, lsl #2
    2bc8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2bcc:	01007912 	tsteq	r0, r2, lsl r9
    2bd0:	002c0150 	eoreq	r0, ip, r0, asr r1
    2bd4:	4c100000 	ldcmi	0, cr0, [r0], {-0}
    2bd8:	0100000a 	tsteq	r0, sl
    2bdc:	002c0150 	eoreq	r0, ip, r0, asr r1
    2be0:	4a100000 	bmi	402be8 <IRQ_STACK_SIZE+0x3fabe8>
    2be4:	0100000a 	tsteq	r0, sl
    2be8:	002c0150 	eoreq	r0, ip, r0, asr r1
    2bec:	cc100000 	ldcgt	0, cr0, [r0], {-0}
    2bf0:	01000009 	tsteq	r0, r9
    2bf4:	002c0150 	eoreq	r0, ip, r0, asr r1
    2bf8:	7a120000 	bvc	482c00 <IRQ_STACK_SIZE+0x47ac00>
    2bfc:	50010078 	andpl	r0, r1, r8, ror r0
    2c00:	00002c01 	andeq	r2, r0, r1, lsl #24
    2c04:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2c08:	01500100 	cmpeq	r0, r0, lsl #2
    2c0c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c10:	000af213 	andeq	pc, sl, r3, lsl r2	; <UNPREDICTABLE>
    2c14:	01520100 	cmpeq	r2, r0, lsl #2
    2c18:	0000004f 	andeq	r0, r0, pc, asr #32
    2c1c:	0009a713 	andeq	sl, r9, r3, lsl r7
    2c20:	01520100 	cmpeq	r2, r0, lsl #2
    2c24:	0000004f 	andeq	r0, r0, pc, asr #32
    2c28:	00093e13 	andeq	r3, r9, r3, lsl lr
    2c2c:	01520100 	cmpeq	r2, r0, lsl #2
    2c30:	0000004f 	andeq	r0, r0, pc, asr #32
    2c34:	00096313 	andeq	r6, r9, r3, lsl r3
    2c38:	01530100 	cmpeq	r3, r0, lsl #2
    2c3c:	0000004f 	andeq	r0, r0, pc, asr #32
    2c40:	00094313 	andeq	r4, r9, r3, lsl r3
    2c44:	01530100 	cmpeq	r3, r0, lsl #2
    2c48:	0000004f 	andeq	r0, r0, pc, asr #32
    2c4c:	00737814 	rsbseq	r7, r3, r4, lsl r8
    2c50:	3a015401 	bcc	57c5c <IRQ_STACK_SIZE+0x4fc5c>
    2c54:	14000000 	strne	r0, [r0], #-0
    2c58:	01007379 	tsteq	r0, r9, ror r3
    2c5c:	003a0154 	eorseq	r0, sl, r4, asr r1
    2c60:	63140000 	tstvs	r4, #0
    2c64:	54010078 	strpl	r0, [r1], #-120	; 0xffffff88
    2c68:	00003a01 	andeq	r3, r0, r1, lsl #20
    2c6c:	79631400 	stmdbvc	r3!, {sl, ip}^
    2c70:	01540100 	cmpeq	r4, r0, lsl #2
    2c74:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c78:	000a6213 	andeq	r6, sl, r3, lsl r2
    2c7c:	01550100 	cmpeq	r5, r0, lsl #2
    2c80:	0000026a 	andeq	r0, r0, sl, ror #4
    2c84:	00093513 	andeq	r3, r9, r3, lsl r5
    2c88:	01560100 	cmpeq	r6, r0, lsl #2
    2c8c:	0000027a 	andeq	r0, r0, sl, ror r2
    2c90:	000a6713 	andeq	r6, sl, r3, lsl r7
    2c94:	01570100 	cmpeq	r7, r0, lsl #2
    2c98:	0000002c 	andeq	r0, r0, ip, lsr #32
    2c9c:	003a1500 	eorseq	r1, sl, r0, lsl #10
    2ca0:	027a0000 	rsbseq	r0, sl, #0
    2ca4:	6b160000 	blvs	582cac <IRQ_STACK_SIZE+0x57acac>
    2ca8:	1f000000 	svcne	0x00000000
    2cac:	003a1500 	eorseq	r1, sl, r0, lsl #10
    2cb0:	028a0000 	addeq	r0, sl, #0
    2cb4:	6b160000 	blvs	582cbc <IRQ_STACK_SIZE+0x57acbc>
    2cb8:	07000000 	streq	r0, [r0, -r0]
    2cbc:	0aaa1100 	beq	fea870c4 <PCB_BASE_APP1+0xb9f86ec4>
    2cc0:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    2cc4:	034e0101 	movteq	r0, #57601	; 0xe101
    2cc8:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2ccc:	01990100 	orrseq	r0, r9, r0, lsl #2
    2cd0:	0000002c 	andeq	r0, r0, ip, lsr #32
    2cd4:	01007912 	tsteq	r0, r2, lsl r9
    2cd8:	002c0199 	mlaeq	ip, r9, r1, r0
    2cdc:	4c100000 	ldcmi	0, cr0, [r0], {-0}
    2ce0:	0100000a 	tsteq	r0, sl
    2ce4:	002c0199 	mlaeq	ip, r9, r1, r0
    2ce8:	4a100000 	bmi	402cf0 <IRQ_STACK_SIZE+0x3facf0>
    2cec:	0100000a 	tsteq	r0, sl
    2cf0:	002c0199 	mlaeq	ip, r9, r1, r0
    2cf4:	cc100000 	ldcgt	0, cr0, [r0], {-0}
    2cf8:	01000009 	tsteq	r0, r9
    2cfc:	002c0199 	mlaeq	ip, r9, r1, r0
    2d00:	7a120000 	bvc	482d08 <IRQ_STACK_SIZE+0x47ad08>
    2d04:	99010078 	stmdbls	r1, {r3, r4, r5, r6}
    2d08:	00002c01 	andeq	r2, r0, r1, lsl #24
    2d0c:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2d10:	01990100 	orrseq	r0, r9, r0, lsl #2
    2d14:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d18:	00096313 	andeq	r6, r9, r3, lsl r3
    2d1c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2d20:	0000004f 	andeq	r0, r0, pc, asr #32
    2d24:	00094313 	andeq	r4, r9, r3, lsl r3
    2d28:	019b0100 	orrseq	r0, fp, r0, lsl #2
    2d2c:	0000004f 	andeq	r0, r0, pc, asr #32
    2d30:	00737914 	rsbseq	r7, r3, r4, lsl r9
    2d34:	3a019c01 	bcc	69d40 <IRQ_STACK_SIZE+0x61d40>
    2d38:	14000000 	strne	r0, [r0], #-0
    2d3c:	01007378 	tsteq	r0, r8, ror r3
    2d40:	003a019c 	mlaseq	sl, ip, r1, r0
    2d44:	63140000 	tstvs	r4, #0
    2d48:	9c010079 	stcls	0, cr0, [r1], {121}	; 0x79
    2d4c:	00003a01 	andeq	r3, r0, r1, lsl #20
    2d50:	78631400 	stmdavc	r3!, {sl, ip}^
    2d54:	019c0100 	orrseq	r0, ip, r0, lsl #2
    2d58:	0000003a 	andeq	r0, r0, sl, lsr r0
    2d5c:	000a6213 	andeq	r6, sl, r3, lsl r2
    2d60:	019d0100 	orrseq	r0, sp, r0, lsl #2
    2d64:	0000026a 	andeq	r0, r0, sl, ror #4
    2d68:	00093513 	andeq	r3, r9, r3, lsl r5
    2d6c:	019e0100 	orrseq	r0, lr, r0, lsl #2
    2d70:	0000027a 	andeq	r0, r0, sl, ror r2
    2d74:	000a6713 	andeq	r6, sl, r3, lsl r7
    2d78:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2d7c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d80:	08321100 	ldmdaeq	r2!, {r8, ip}
    2d84:	b4010000 	strlt	r0, [r1], #-0
    2d88:	03b60101 			; <UNDEFINED> instruction: 0x03b60101
    2d8c:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2d90:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2d94:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d98:	01007912 	tsteq	r0, r2, lsl r9
    2d9c:	002c01b4 	strhteq	r0, [ip], -r4
    2da0:	4c100000 	ldcmi	0, cr0, [r0], {-0}
    2da4:	0100000a 	tsteq	r0, sl
    2da8:	002c01b4 	strhteq	r0, [ip], -r4
    2dac:	4a100000 	bmi	402db4 <IRQ_STACK_SIZE+0x3fadb4>
    2db0:	0100000a 	tsteq	r0, sl
    2db4:	002c01b4 	strhteq	r0, [ip], -r4
    2db8:	73120000 	tstvc	r2, #0
    2dbc:	01007274 	tsteq	r0, r4, ror r2
    2dc0:	008101b4 			; <UNDEFINED> instruction: 0x008101b4
    2dc4:	7a120000 	bvc	482dcc <IRQ_STACK_SIZE+0x47adcc>
    2dc8:	b4010078 	strlt	r0, [r1], #-120	; 0xffffff88
    2dcc:	00002c01 	andeq	r2, r0, r1, lsl #24
    2dd0:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2dd4:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2dd8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2ddc:	0009cc13 	andeq	ip, r9, r3, lsl ip
    2de0:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    2de4:	0000004f 	andeq	r0, r0, pc, asr #32
    2de8:	09f61100 	ldmibeq	r6!, {r8, ip}^
    2dec:	12010000 	andne	r0, r1, #0
    2df0:	042a0102 	strteq	r0, [sl], #-258	; 0xfffffefe
    2df4:	78120000 	ldmdavc	r2, {}	; <UNPREDICTABLE>
    2df8:	02120100 	andseq	r0, r2, #0, 2
    2dfc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2e00:	01007912 	tsteq	r0, r2, lsl r9
    2e04:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2e08:	4c100000 	ldcmi	0, cr0, [r0], {-0}
    2e0c:	0100000a 	tsteq	r0, sl
    2e10:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2e14:	4a100000 	bmi	402e1c <IRQ_STACK_SIZE+0x3fae1c>
    2e18:	0100000a 	tsteq	r0, sl
    2e1c:	002c0212 	eoreq	r0, ip, r2, lsl r2
    2e20:	7a120000 	bvc	482e28 <IRQ_STACK_SIZE+0x47ae28>
    2e24:	12010078 	andne	r0, r1, #120	; 0x78
    2e28:	00002c02 	andeq	r2, r0, r2, lsl #24
    2e2c:	797a1200 	ldmdbvc	sl!, {r9, ip}^
    2e30:	02120100 	andseq	r0, r2, #0, 2
    2e34:	0000002c 	andeq	r0, r0, ip, lsr #32
    2e38:	746d6612 	strbtvc	r6, [sp], #-1554	; 0xfffff9ee
    2e3c:	02120100 	andseq	r0, r2, #0, 2
    2e40:	00000081 	andeq	r0, r0, r1, lsl #1
    2e44:	70611417 	rsbvc	r1, r1, r7, lsl r4
    2e48:	02140100 	andseq	r0, r4, #0, 2
    2e4c:	000000bb 	strheq	r0, [r0], -fp
    2e50:	0009ae13 	andeq	sl, r9, r3, lsl lr
    2e54:	02150100 	andseq	r0, r5, #0, 2
    2e58:	0000042a 	andeq	r0, r0, sl, lsr #8
    2e5c:	00871500 	addeq	r1, r7, r0, lsl #10
    2e60:	043a0000 	ldrteq	r0, [sl], #-0
    2e64:	6b160000 	blvs	582e6c <IRQ_STACK_SIZE+0x57ae6c>
    2e68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    2e6c:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    2e70:	29f80000 	ldmibcs	r8!, {}^	; <UNPREDICTABLE>
    2e74:	07c44000 	strbeq	r4, [r4, r0]
    2e78:	9c010000 	stcls	0, cr0, [r1], {-0}
    2e7c:	0000072c 	andeq	r0, r0, ip, lsr #14
    2e80:	0003c319 	andeq	ip, r3, r9, lsl r3
    2e84:	002cc300 	eoreq	ip, ip, r0, lsl #6
    2e88:	03cd1900 	biceq	r1, sp, #0, 18
    2e8c:	2ce40000 	stclcs	0, cr0, [r4]
    2e90:	d7190000 	ldrle	r0, [r9, -r0]
    2e94:	05000003 	streq	r0, [r0, #-3]
    2e98:	1900002d 	stmdbne	r0, {r0, r2, r3, r5}
    2e9c:	000003e3 	andeq	r0, r0, r3, ror #7
    2ea0:	00002d26 	andeq	r2, r0, r6, lsr #26
    2ea4:	0003ef19 	andeq	lr, r3, r9, lsl pc
    2ea8:	002d4700 	eoreq	r4, sp, r0, lsl #14
    2eac:	03fa1a00 	mvnseq	r1, #0, 20
    2eb0:	91020000 	mrsls	r0, (UNDEF: 2)
    2eb4:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    2eb8:	91020000 	mrsls	r0, (UNDEF: 2)
    2ebc:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    2ec0:	03000004 	movweq	r0, #4
    2ec4:	1b7da491 	blne	1f6c110 <STACK_SIZE+0x176c110>
    2ec8:	0000041d 	andeq	r0, r0, sp, lsl r4
    2ecc:	7dd09103 	ldfvcp	f1, [r0, #12]
    2ed0:	0004051a 	andeq	r0, r4, sl, lsl r5
    2ed4:	0c030600 	stceq	6, cr0, [r3], {-0}
    2ed8:	9f400176 	svcls	0x00400176
    2edc:	0003fa1c 	andeq	pc, r3, ip, lsl sl	; <UNPREDICTABLE>
    2ee0:	ef1c0300 	svc	0x001c0300
    2ee4:	03000003 	movweq	r0, #3
    2ee8:	0003e31c 	andeq	lr, r3, ip, lsl r3
    2eec:	d71d0000 	ldrle	r0, [sp, -r0]
    2ef0:	ff000003 			; <UNDEFINED> instruction: 0xff000003
    2ef4:	03cd1cff 	biceq	r1, sp, #65280	; 0xff00
    2ef8:	1c000000 	stcne	0, cr0, [r0], {-0}
    2efc:	000003c3 	andeq	r0, r0, r3, asr #7
    2f00:	034e1e00 	movteq	r1, #60928	; 0xee00
    2f04:	2a140000 	bcs	502f0c <IRQ_STACK_SIZE+0x4faf0c>
    2f08:	0b504000 	bleq	1412f10 <STACK_SIZE+0xc12f10>
    2f0c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    2f10:	00070c02 	andeq	r0, r7, r2, lsl #24
    2f14:	035b1900 	cmpeq	fp, #0, 18
    2f18:	2d730000 	ldclcs	0, cr0, [r3, #-0]
    2f1c:	651c0000 	ldrvs	r0, [ip, #-0]
    2f20:	00000003 	andeq	r0, r0, r3
    2f24:	00036f1d 	andeq	r6, r3, sp, lsl pc
    2f28:	1cffff00 	ldclne	15, cr15, [pc]	; 2f30 <ABORT_STACK_SIZE+0x2b30>
    2f2c:	0000037b 	andeq	r0, r0, fp, ror r3
    2f30:	03931c00 	orrseq	r1, r3, #0, 24
    2f34:	1c030000 	stcne	0, cr0, [r3], {-0}
    2f38:	0000039e 	muleq	r0, lr, r3
    2f3c:	03871903 	orreq	r1, r7, #49152	; 0xc000
    2f40:	2dc40000 	stclcs	0, cr0, [r4]
    2f44:	501f0000 	andspl	r0, pc, r0
    2f48:	2000000b 	andcs	r0, r0, fp
    2f4c:	000003a9 	andeq	r0, r0, r9, lsr #7
    2f50:	00002e42 	andeq	r2, r0, r2, asr #28
    2f54:	0001821e 	andeq	r8, r1, lr, lsl r2
    2f58:	002a1400 	eoreq	r1, sl, r0, lsl #8
    2f5c:	000b8840 	andeq	r8, fp, r0, asr #16
    2f60:	01bf0100 			; <UNDEFINED> instruction: 0x01bf0100
    2f64:	0000063f 	andeq	r0, r0, pc, lsr r6
    2f68:	00019919 	andeq	r9, r1, r9, lsl r9
    2f6c:	002e8c00 	eoreq	r8, lr, r0, lsl #24
    2f70:	01a31900 			; <UNDEFINED> instruction: 0x01a31900
    2f74:	2eac0000 	cdpcs	0, 10, cr0, cr12, cr0, {0}
    2f78:	af190000 	svcge	0x00190000
    2f7c:	8c000001 	stchi	0, cr0, [r0], {1}
    2f80:	1900002e 	stmdbne	r0, {r1, r2, r3, r5}
    2f84:	000001c7 	andeq	r0, r0, r7, asr #3
    2f88:	00002ed0 	ldrdeq	r2, [r0], -r0
    2f8c:	0001d219 	andeq	sp, r1, r9, lsl r2
    2f90:	002ed000 	eoreq	sp, lr, r0
    2f94:	01bb1900 			; <UNDEFINED> instruction: 0x01bb1900
    2f98:	2ef00000 	cdpcs	0, 15, cr0, cr0, cr0, {0}
    2f9c:	8f190000 	svchi	0x00190000
    2fa0:	20000001 	andcs	r0, r0, r1
    2fa4:	1f00002f 	svcne	0x0000002f
    2fa8:	00000b88 	andeq	r0, r0, r8, lsl #23
    2fac:	0001dd20 	andeq	sp, r1, r0, lsr #26
    2fb0:	002f4200 	eoreq	r4, pc, r0, lsl #4
    2fb4:	01e92000 	mvneq	r2, r0
    2fb8:	2f7a0000 	svccs	0x007a0000
    2fbc:	f5200000 			; <UNDEFINED> instruction: 0xf5200000
    2fc0:	b2000001 	andlt	r0, r0, #1
    2fc4:	2000002f 	andcs	r0, r0, pc, lsr #32
    2fc8:	00000201 	andeq	r0, r0, r1, lsl #4
    2fcc:	00002fda 	ldrdeq	r2, [r0], -sl
    2fd0:	00020d20 	andeq	r0, r2, r0, lsr #26
    2fd4:	00304800 	eorseq	r4, r0, r0, lsl #16
    2fd8:	02192000 	andseq	r2, r9, #0
    2fdc:	30680000 	rsbcc	r0, r8, r0
    2fe0:	24200000 	strtcs	r0, [r0], #-0
    2fe4:	a6000002 	strge	r0, [r0], -r2
    2fe8:	20000030 	andcs	r0, r0, r0, lsr r0
    2fec:	0000022f 	andeq	r0, r0, pc, lsr #4
    2ff0:	000030ba 	strheq	r3, [r0], -sl
    2ff4:	00023a20 	andeq	r3, r2, r0, lsr #20
    2ff8:	0031a600 	eorseq	sl, r1, r0, lsl #12
    2ffc:	02451b00 	subeq	r1, r5, #0, 22
    3000:	91030000 	mrsls	r0, (UNDEF: 3)
    3004:	511b7db0 			; <UNDEFINED> instruction: 0x511b7db0
    3008:	03000002 	movweq	r0, #2
    300c:	217da891 			; <UNDEFINED> instruction: 0x217da891
    3010:	0000025d 	andeq	r0, r0, sp, asr r2
    3014:	00013a1e 	andeq	r3, r1, lr, lsl sl
    3018:	002c4000 	eoreq	r4, ip, r0
    301c:	000bc040 	andeq	ip, fp, r0, asr #32
    3020:	01890100 	orreq	r0, r9, r0, lsl #2
    3024:	00000611 	andeq	r0, r0, r1, lsl r6
    3028:	00015819 	andeq	r5, r1, r9, lsl r8
    302c:	00320200 	eorseq	r0, r2, r0, lsl #4
    3030:	014f1900 	cmpeq	pc, r0, lsl #18
    3034:	32310000 	eorscc	r0, r1, #0
    3038:	46190000 	ldrmi	r0, [r9], -r0
    303c:	6b000001 	blvs	3048 <ABORT_STACK_SIZE+0x2c48>
    3040:	00000032 	andeq	r0, r0, r2, lsr r0
    3044:	00013a22 	andeq	r3, r1, r2, lsr #20
    3048:	002db000 	eoreq	fp, sp, r0
    304c:	00010840 	andeq	r0, r1, r0, asr #16
    3050:	01920100 	orrseq	r0, r2, r0, lsl #2
    3054:	00015819 	andeq	r5, r1, r9, lsl r8
    3058:	0032f500 	eorseq	pc, r2, r0, lsl #10
    305c:	014f1900 	cmpeq	pc, r0, lsl #18
    3060:	33080000 	movwcc	r0, #32768	; 0x8000
    3064:	46190000 	ldrmi	r0, [r9], -r0
    3068:	42000001 	andmi	r0, r0, #1
    306c:	00000033 	andeq	r0, r0, r3, lsr r0
    3070:	8a230000 	bhi	8c3078 <STACK_SIZE+0xc3078>
    3074:	40000002 	andmi	r0, r0, r2
    3078:	e840002a 	stmda	r0, {r1, r3, r5}^
    307c:	0100000b 	tsteq	r0, fp
    3080:	a11901c4 	tstge	r9, r4, asr #3
    3084:	ac000002 	stcge	0, cr0, [r0], {2}
    3088:	19000033 	stmdbne	r0, {r0, r1, r4, r5}
    308c:	000002ab 	andeq	r0, r0, fp, lsr #5
    3090:	000033c0 	andeq	r3, r0, r0, asr #7
    3094:	0002b719 	andeq	fp, r2, r9, lsl r7
    3098:	0033ac00 	eorseq	sl, r3, r0, lsl #24
    309c:	02cf1900 	sbceq	r1, pc, #0, 18
    30a0:	33d60000 	bicscc	r0, r6, #0
    30a4:	da190000 	ble	6430ac <IRQ_STACK_SIZE+0x63b0ac>
    30a8:	d6000002 	strle	r0, [r0], -r2
    30ac:	19000033 	stmdbne	r0, {r0, r1, r4, r5}
    30b0:	000002c3 	andeq	r0, r0, r3, asr #5
    30b4:	000033ea 	andeq	r3, r0, sl, ror #7
    30b8:	00029719 	andeq	r9, r2, r9, lsl r7
    30bc:	0033fd00 	eorseq	pc, r3, r0, lsl #26
    30c0:	0be81f00 	bleq	ffa0acc8 <PCB_BASE_APP1+0xbaf0aac8>
    30c4:	e5210000 	str	r0, [r1, #-0]!
    30c8:	20000002 	andcs	r0, r0, r2
    30cc:	000002f1 	strdeq	r0, [r0], -r1
    30d0:	00003423 	andeq	r3, r0, r3, lsr #8
    30d4:	0002fd20 	andeq	pc, r2, r0, lsr #26
    30d8:	00343700 	eorseq	r3, r4, r0, lsl #14
    30dc:	03082000 	movweq	r2, #32768	; 0x8000
    30e0:	34690000 	strbtcc	r0, [r9], #-0
    30e4:	13200000 	teqne	r0, #0
    30e8:	b3000003 	movwlt	r0, #3
    30ec:	20000034 	andcs	r0, r0, r4, lsr r0
    30f0:	0000031e 	andeq	r0, r0, lr, lsl r3
    30f4:	000034eb 	andeq	r3, r0, fp, ror #9
    30f8:	0003291b 	andeq	r2, r3, fp, lsl r9
    30fc:	b0910300 	addslt	r0, r1, r0, lsl #6
    3100:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    3104:	91030000 	mrsls	r0, (UNDEF: 3)
    3108:	41217da8 	teqmi	r1, r8, lsr #27
    310c:	23000003 	movwcs	r0, #3
    3110:	0000013a 	andeq	r0, r0, sl, lsr r1
    3114:	40002fa8 	andmi	r2, r0, r8, lsr #31
    3118:	00000c08 	andeq	r0, r0, r8, lsl #24
    311c:	1901ad01 	stmdbne	r1, {r0, r8, sl, fp, sp, pc}
    3120:	00000158 	andeq	r0, r0, r8, asr r1
    3124:	0000356b 	andeq	r3, r0, fp, ror #10
    3128:	00014f19 	andeq	r4, r1, r9, lsl pc
    312c:	00357e00 	eorseq	r7, r5, r0, lsl #28
    3130:	01461900 	cmpeq	r6, r0, lsl #18
    3134:	35c50000 	strbcc	r0, [r5]
    3138:	00000000 	andeq	r0, r0, r0
    313c:	24000000 	strcs	r0, [r0], #-0
    3140:	40002a38 	andmi	r2, r0, r8, lsr sl
    3144:	0000160d 	andeq	r1, r0, sp, lsl #12
    3148:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    314c:	01250c91 			; <UNDEFINED> instruction: 0x01250c91
    3150:	0c030551 	cfstr32eq	mvfx0, [r3], {81}	; 0x51
    3154:	25400176 	strbcs	r0, [r0, #-374]	; 0xfffffe8a
    3158:	74025001 	strvc	r5, [r2], #-1
    315c:	26000000 	strcs	r0, [r0], -r0
    3160:	00000abe 			; <UNDEFINED> instruction: 0x00000abe
    3164:	31bc3a01 			; <UNDEFINED> instruction: 0x31bc3a01
    3168:	00044000 	andeq	r4, r4, r0
    316c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3170:	0000075a 	andeq	r0, r0, sl, asr r7
    3174:	00094f27 	andeq	r4, r9, r7, lsr #30
    3178:	743a0100 	ldrtvc	r0, [sl], #-256	; 0xffffff00
    317c:	01000000 	mrseq	r0, (UNDEF: 0)
    3180:	0ab82850 	beq	fee0d2c8 <PCB_BASE_APP1+0xba30d0c8>
    3184:	3c010000 	stccc	0, cr0, [r1], {-0}
    3188:	00000074 	andeq	r0, r0, r4, ror r0
    318c:	098e2900 	stmibeq	lr, {r8, fp, sp}
    3190:	43010000 	movwmi	r0, #4096	; 0x1000
    3194:	075a2a01 	ldrbeq	r2, [sl, -r1, lsl #20]
    3198:	31c00000 	biccc	r0, r0, r0
    319c:	00684000 	rsbeq	r4, r8, r0
    31a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    31a4:	0009d126 	andeq	sp, r9, r6, lsr #2
    31a8:	284f0100 	stmdacs	pc, {r8}^	; <UNPREDICTABLE>
    31ac:	c8400032 	stmdagt	r0, {r1, r4, r5}^
    31b0:	01000001 	tsteq	r0, r1
    31b4:	0007969c 	muleq	r7, ip, r6
    31b8:	075a2b00 	ldrbeq	r2, [sl, -r0, lsl #22]
    31bc:	32280000 	eorcc	r0, r8, #0
    31c0:	0c384000 	ldceq	0, cr4, [r8], #-0
    31c4:	51010000 	mrspl	r0, (UNDEF: 1)
    31c8:	08782600 	ldmdaeq	r8!, {r9, sl, sp}^
    31cc:	7c010000 	stcvc	0, cr0, [r1], {-0}
    31d0:	400033f0 	strdmi	r3, [r0], -r0
    31d4:	0000017c 	andeq	r0, r0, ip, ror r1
    31d8:	07f39c01 	ldrbeq	r9, [r3, r1, lsl #24]!
    31dc:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    31e0:	7c010064 	stcvc	0, cr0, [r1], {100}	; 0x64
    31e4:	0000002c 	andeq	r0, r0, ip, lsr #32
    31e8:	0000362f 	andeq	r3, r0, pc, lsr #12
    31ec:	006e652d 	rsbeq	r6, lr, sp, lsr #10
    31f0:	002c7c01 	eoreq	r7, ip, r1, lsl #24
    31f4:	51010000 	mrspl	r0, (UNDEF: 1)
    31f8:	000a5a2e 	andeq	r5, sl, lr, lsr #20
    31fc:	2c7e0100 	ldfcse	f0, [lr], #-0
    3200:	7b000000 	blvc	3208 <ABORT_STACK_SIZE+0x2e08>
    3204:	2e000036 	mcrcs	0, 0, r0, cr0, cr6, {1}
    3208:	0000099d 	muleq	r0, sp, r9
    320c:	002c7f01 	eoreq	r7, ip, r1, lsl #30
    3210:	36990000 	ldrcc	r0, [r9], r0
    3214:	762e0000 	strtvc	r0, [lr], -r0
    3218:	01000009 	tsteq	r0, r9
    321c:	00002c80 	andeq	r2, r0, r0, lsl #25
    3220:	0036ad00 	eorseq	sl, r6, r0, lsl #26
    3224:	3a180000 	bcc	60322c <IRQ_STACK_SIZE+0x5fb22c>
    3228:	6c000001 	stcvs	0, cr0, [r0], {1}
    322c:	30400035 	subcc	r0, r0, r5, lsr r0
    3230:	01000000 	mrseq	r0, (UNDEF: 0)
    3234:	00081e9c 	muleq	r8, ip, lr
    3238:	01461a00 	cmpeq	r6, r0, lsl #20
    323c:	50010000 	andpl	r0, r1, r0
    3240:	00014f19 	andeq	r4, r1, r9, lsl pc
    3244:	0036cb00 	eorseq	ip, r6, r0, lsl #22
    3248:	01581a00 	cmpeq	r8, r0, lsl #20
    324c:	52010000 	andpl	r0, r1, #0
    3250:	08c52f00 	stmiaeq	r5, {r8, r9, sl, fp, sp}^
    3254:	a7010000 	strge	r0, [r1, -r0]
    3258:	0000004f 	andeq	r0, r0, pc, asr #32
    325c:	4000359c 	mulmi	r0, ip, r5
    3260:	00000028 	andeq	r0, r0, r8, lsr #32
    3264:	08529c01 	ldmdaeq	r2, {r0, sl, fp, ip, pc}^
    3268:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    326c:	2ca70100 	stfcss	f0, [r7]
    3270:	ec000000 	stc	0, cr0, [r0], {-0}
    3274:	2c000036 	stccs	0, cr0, [r0], {54}	; 0x36
    3278:	a7010079 	smlsdxge	r1, r9, r0, r0
    327c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3280:	0000370d 	andeq	r3, r0, sp, lsl #14
    3284:	0b012f00 	bleq	4ee8c <IRQ_STACK_SIZE+0x46e8c>
    3288:	ac010000 	stcge	0, cr0, [r1], {-0}
    328c:	00000072 	andeq	r0, r0, r2, ror r0
    3290:	400035c4 	andmi	r3, r0, r4, asr #11
    3294:	00000024 	andeq	r0, r0, r4, lsr #32
    3298:	08849c01 	stmeq	r4, {r0, sl, fp, ip, pc}
    329c:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    32a0:	2cac0100 	stfcss	f0, [ip]
    32a4:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    32a8:	2d000037 	stccs	0, cr0, [r0, #-220]	; 0xffffff24
    32ac:	ac010079 	stcge	0, cr0, [r1], {121}	; 0x79
    32b0:	0000002c 	andeq	r0, r0, ip, lsr #32
    32b4:	26005101 	strcs	r5, [r0], -r1, lsl #2
    32b8:	0000084f 	andeq	r0, r0, pc, asr #16
    32bc:	35e8b101 	strbcc	fp, [r8, #257]!	; 0x101
    32c0:	00884000 	addeq	r4, r8, r0
    32c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    32c8:	000008db 	ldrdeq	r0, [r0], -fp
    32cc:	01007830 	tsteq	r0, r0, lsr r8
    32d0:	00002cb3 			; <UNDEFINED> instruction: 0x00002cb3
    32d4:	00374f00 	eorseq	r4, r7, r0, lsl #30
    32d8:	00793000 	rsbseq	r3, r9, r0
    32dc:	002cb301 	eoreq	fp, ip, r1, lsl #6
    32e0:	376e0000 	strbcc	r0, [lr, -r0]!
    32e4:	3a310000 	bcc	c432ec <STACK_SIZE+0x4432ec>
    32e8:	28000001 	stmdacs	r0, {r0}
    32ec:	60400036 	subvs	r0, r0, r6, lsr r0
    32f0:	0100000c 	tsteq	r0, ip
    32f4:	015819b9 	ldrheq	r1, [r8, #-153]	; 0xffffff67
    32f8:	378d0000 	strcc	r0, [sp, r0]
    32fc:	4f320000 	svcmi	0x00320000
    3300:	19000001 	stmdbne	r0, {r0}
    3304:	00000146 	andeq	r0, r0, r6, asr #2
    3308:	000037a1 	andeq	r3, r0, r1, lsr #15
    330c:	85260000 	strhi	r0, [r6, #-0]!
    3310:	01000008 	tsteq	r0, r8
    3314:	003670be 	ldrhteq	r7, [r6], -lr
    3318:	00008840 	andeq	r8, r0, r0, asr #16
    331c:	3d9c0100 	ldfccs	f0, [ip]
    3320:	33000009 	movwcc	r0, #9
    3324:	00000a4c 	andeq	r0, r0, ip, asr #20
    3328:	002cbe01 	eoreq	fp, ip, r1, lsl #28
    332c:	37c10000 	strbcc	r0, [r1, r0]
    3330:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    3334:	2cc00100 	stfcse	f0, [r0], {0}
    3338:	e2000000 	and	r0, r0, #0
    333c:	30000037 	andcc	r0, r0, r7, lsr r0
    3340:	c0010079 	andgt	r0, r1, r9, ror r0
    3344:	0000002c 	andeq	r0, r0, ip, lsr #32
    3348:	00003801 	andeq	r3, r0, r1, lsl #16
    334c:	00013a31 	andeq	r3, r1, r1, lsr sl
    3350:	0036b000 	eorseq	fp, r6, r0
    3354:	000c7840 	andeq	r7, ip, r0, asr #16
    3358:	32c60100 	sbccc	r0, r6, #0, 2
    335c:	00000158 	andeq	r0, r0, r8, asr r1
    3360:	00014f32 	andeq	r4, r1, r2, lsr pc
    3364:	01461900 	cmpeq	r6, r0, lsl #18
    3368:	38200000 	stmdacc	r0!, {}	; <UNPREDICTABLE>
    336c:	00000000 	andeq	r0, r0, r0
    3370:	000a0126 	andeq	r0, sl, r6, lsr #2
    3374:	f8cb0100 			; <UNDEFINED> instruction: 0xf8cb0100
    3378:	14400036 	strbne	r0, [r0], #-54	; 0xffffffca
    337c:	01000000 	mrseq	r0, (UNDEF: 0)
    3380:	0009759c 	muleq	r9, ip, r5
    3384:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    3388:	0975cb01 	ldmdbeq	r5!, {r0, r8, r9, fp, lr, pc}^
    338c:	50010000 	andpl	r0, r1, r0
    3390:	0100792d 	tsteq	r0, sp, lsr #18
    3394:	000975cb 	andeq	r7, r9, fp, asr #11
    3398:	2d510100 	ldfcse	f0, [r1, #-0]
    339c:	01007066 	tsteq	r0, r6, rrx
    33a0:	00097bcb 	andeq	r7, r9, fp, asr #23
    33a4:	00520100 	subseq	r0, r2, r0, lsl #2
    33a8:	002c0405 	eoreq	r0, ip, r5, lsl #8
    33ac:	04050000 	streq	r0, [r5], #-0
    33b0:	00000981 	andeq	r0, r0, r1, lsl #19
    33b4:	00004806 	andeq	r4, r0, r6, lsl #16
    33b8:	09232600 	stmdbeq	r3!, {r9, sl, sp}
    33bc:	d1010000 	mrsle	r0, (UNDEF: 1)
    33c0:	4000370c 	andmi	r3, r0, ip, lsl #14
    33c4:	000000a4 	andeq	r0, r0, r4, lsr #1
    33c8:	0a239c01 	beq	8ea3d4 <STACK_SIZE+0xea3d4>
    33cc:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    33d0:	2cd10100 	ldfcse	f0, [r1], {0}
    33d4:	01000000 	mrseq	r0, (UNDEF: 0)
    33d8:	00792c50 	rsbseq	r2, r9, r0, asr ip
    33dc:	002cd101 	eoreq	sp, ip, r1, lsl #2
    33e0:	38400000 	stmdacc	r0, {}^	; <UNPREDICTABLE>
    33e4:	662c0000 	strtvs	r0, [ip], -r0
    33e8:	d1010070 	tstle	r1, r0, ror r0
    33ec:	0000097b 	andeq	r0, r0, fp, ror r9
    33f0:	0000385f 	andeq	r3, r0, pc, asr r8
    33f4:	00097b2e 	andeq	r7, r9, lr, lsr #22
    33f8:	2cd30100 	ldfcse	f0, [r3], {0}
    33fc:	80000000 	andhi	r0, r0, r0
    3400:	2e000038 	mcrcs	0, 0, r0, cr0, cr8, {1}
    3404:	00000a12 	andeq	r0, r0, r2, lsl sl
    3408:	002cd301 	eoreq	sp, ip, r1, lsl #6
    340c:	38930000 	ldmcc	r3, {}	; <UNPREDICTABLE>
    3410:	78300000 	ldmdavc	r0!, {}	; <UNPREDICTABLE>
    3414:	d4010078 	strle	r0, [r1], #-120	; 0xffffff88
    3418:	0000002c 	andeq	r0, r0, ip, lsr #32
    341c:	000038a6 	andeq	r3, r0, r6, lsr #17
    3420:	00797930 	rsbseq	r7, r9, r0, lsr r9
    3424:	002cd401 	eoreq	sp, ip, r1, lsl #8
    3428:	38c50000 	stmiacc	r5, {}^	; <UNPREDICTABLE>
    342c:	3a310000 	bcc	c43434 <STACK_SIZE+0x443434>
    3430:	58000001 	stmdapl	r0, {r0}
    3434:	90400037 	subls	r0, r0, r7, lsr r0
    3438:	0100000c 	tsteq	r0, ip
    343c:	015819da 	ldrsbeq	r1, [r8, #-154]	; 0xffffff66
    3440:	38e40000 	stmiacc	r4!, {}^	; <UNPREDICTABLE>
    3444:	4f320000 	svcmi	0x00320000
    3448:	19000001 	stmdbne	r0, {r0}
    344c:	00000146 	andeq	r0, r0, r6, asr #2
    3450:	0000390f 	andeq	r3, r0, pc, lsl #18
    3454:	d3260000 	teqle	r6, #0
    3458:	01000008 	tsteq	r0, r8
    345c:	0037b0df 	ldrsbteq	fp, [r7], -pc
    3460:	00008c40 	andeq	r8, r0, r0, asr #24
    3464:	c39c0100 	orrsgt	r0, ip, #0, 2
    3468:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
    346c:	df010078 	svcle	0x00010078
    3470:	0000002c 	andeq	r0, r0, ip, lsr #32
    3474:	792c5001 	stmdbvc	ip!, {r0, ip, lr}
    3478:	2cdf0100 	ldfcse	f0, [pc], {0}
    347c:	34000000 	strcc	r0, [r0], #-0
    3480:	2c000039 	stccs	0, cr0, [r0], {57}	; 0x39
    3484:	01007066 	tsteq	r0, r6, rrx
    3488:	00097bdf 	ldrdeq	r7, [r9], -pc	; <UNPREDICTABLE>
    348c:	00395500 	eorseq	r5, r9, r0, lsl #10
    3490:	097b3300 	ldmdbeq	fp!, {r8, r9, ip, sp}^
    3494:	df010000 	svcle	0x00010000
    3498:	0000002c 	andeq	r0, r0, ip, lsr #32
    349c:	00003976 	andeq	r3, r0, r6, ror r9
    34a0:	000a1227 	andeq	r1, sl, r7, lsr #4
    34a4:	2cdf0100 	ldfcse	f0, [pc], {0}
    34a8:	02000000 	andeq	r0, r0, #0
    34ac:	78300091 	ldmdavc	r0!, {r0, r4, r7}
    34b0:	e1010078 	hlt	0x1008
    34b4:	0000002c 	andeq	r0, r0, ip, lsr #32
    34b8:	00003997 	muleq	r0, r7, r9
    34bc:	00797930 	rsbseq	r7, r9, r0, lsr r9
    34c0:	002ce101 	eoreq	lr, ip, r1, lsl #2
    34c4:	39ab0000 	stmibcc	fp!, {}	; <UNPREDICTABLE>
    34c8:	3a310000 	bcc	c434d0 <STACK_SIZE+0x4434d0>
    34cc:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    34d0:	a8400037 	stmdage	r0, {r0, r1, r2, r4, r5}^
    34d4:	0100000c 	tsteq	r0, ip
    34d8:	015819e7 	cmpeq	r8, r7, ror #19
    34dc:	39f40000 	ldmibcc	r4!, {}^	; <UNPREDICTABLE>
    34e0:	4f190000 	svcmi	0x00190000
    34e4:	13000001 	movwne	r0, #1
    34e8:	1900003a 	stmdbne	r0, {r1, r3, r4, r5}
    34ec:	00000146 	andeq	r0, r0, r6, asr #2
    34f0:	00003a26 	andeq	r3, r0, r6, lsr #20
    34f4:	9f260000 	svcls	0x00260000
    34f8:	01000008 	tsteq	r0, r8
    34fc:	00383cec 	eorseq	r3, r8, ip, ror #25
    3500:	00002840 	andeq	r2, r0, r0, asr #16
    3504:	f39c0100 	vaddw.u16	q0, q6, d0
    3508:	2700000a 	strcs	r0, [r0, -sl]
    350c:	000009b5 			; <UNDEFINED> instruction: 0x000009b5
    3510:	002cec01 	eoreq	lr, ip, r1, lsl #24
    3514:	50010000 	andpl	r0, r1, r0
    3518:	000a3427 	andeq	r3, sl, r7, lsr #8
    351c:	2cec0100 	stfcse	f0, [ip]
    3520:	01000000 	mrseq	r0, (UNDEF: 0)
    3524:	c7260051 			; <UNDEFINED> instruction: 0xc7260051
    3528:	0100000a 	tsteq	r0, sl
    352c:	003864f4 	ldrshteq	r6, [r8], -r4
    3530:	00003440 	andeq	r3, r0, r0, asr #8
    3534:	239c0100 	orrscs	r0, ip, #0, 2
    3538:	2700000b 	strcs	r0, [r0, -fp]
    353c:	000009b5 			; <UNDEFINED> instruction: 0x000009b5
    3540:	002cf401 	eoreq	pc, ip, r1, lsl #8
    3544:	50010000 	andpl	r0, r1, r0
    3548:	000a3427 	andeq	r3, sl, r7, lsr #8
    354c:	2cf40100 	ldfcse	f0, [r4]
    3550:	01000000 	mrseq	r0, (UNDEF: 0)
    3554:	64180051 	ldrvs	r0, [r8], #-81	; 0xffffffaf
    3558:	98000001 	stmdals	r0, {r0}
    355c:	1c400038 	mcrrne	0, 3, r0, r0, cr8
    3560:	01000000 	mrseq	r0, (UNDEF: 0)
    3564:	000b409c 	muleq	fp, ip, r0
    3568:	01751900 	cmneq	r5, r0, lsl #18
    356c:	3a460000 	bcc	1183574 <STACK_SIZE+0x983574>
    3570:	34000000 	strcc	r0, [r0], #-0
    3574:	0000090c 	andeq	r0, r0, ip, lsl #18
    3578:	b4010701 	strlt	r0, [r1], #-1793	; 0xfffff8ff
    357c:	24400038 	strbcs	r0, [r0], #-56	; 0xffffffc8
    3580:	01000000 	mrseq	r0, (UNDEF: 0)
    3584:	000b659c 	muleq	fp, ip, r5
    3588:	08993500 	ldmeq	r9, {r8, sl, ip, sp}
    358c:	07010000 	streq	r0, [r1, -r0]
    3590:	00002c01 	andeq	r2, r0, r1, lsl #24
    3594:	00500100 	subseq	r0, r0, r0, lsl #2
    3598:	000a9234 	andeq	r9, sl, r4, lsr r2
    359c:	011a0100 	tsteq	sl, r0, lsl #2
    35a0:	400038d8 	ldrdmi	r3, [r0], -r8
    35a4:	00000144 	andeq	r0, r0, r4, asr #2
    35a8:	0c709c01 	ldcleq	12, cr9, [r0], #-4
    35ac:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    35b0:	011a0100 	tsteq	sl, r0, lsl #2
    35b4:	0000002c 	andeq	r0, r0, ip, lsr #32
    35b8:	00003a6d 	andeq	r3, r0, sp, ror #20
    35bc:	01007936 	tsteq	r0, r6, lsr r9
    35c0:	002c011a 	eoreq	r0, ip, sl, lsl r1
    35c4:	3a8b0000 	bcc	fe2c35cc <PCB_BASE_APP1+0xb97c33cc>
    35c8:	66360000 	ldrtvs	r0, [r6], -r0
    35cc:	1a010070 	bne	43794 <IRQ_STACK_SIZE+0x3b794>
    35d0:	00007201 	andeq	r7, r0, r1, lsl #4
    35d4:	003aaa00 	eorseq	sl, sl, r0, lsl #20
    35d8:	78783700 	ldmdavc	r8!, {r8, r9, sl, ip, sp}^
    35dc:	011d0100 	tsteq	sp, r0, lsl #2
    35e0:	0000002c 	andeq	r0, r0, ip, lsr #32
    35e4:	00003ad6 	ldrdeq	r3, [r0], -r6
    35e8:	00797937 	rsbseq	r7, r9, r7, lsr r9
    35ec:	2c011d01 	stccs	13, cr1, [r1], {1}
    35f0:	0d000000 	stceq	0, cr0, [r0, #-0]
    35f4:	3700003b 	smladxcc	r0, fp, r0, r0
    35f8:	1d010070 	stcne	0, cr0, [r1, #-448]	; 0xfffffe40
    35fc:	00002c01 	andeq	r2, r0, r1, lsl #24
    3600:	003b3a00 	eorseq	r3, fp, r0, lsl #20
    3604:	00743700 	rsbseq	r3, r4, r0, lsl #14
    3608:	7b011e01 	blvc	4ae14 <IRQ_STACK_SIZE+0x42e14>
    360c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3610:	3700003b 	smladxcc	r0, fp, r0, r0
    3614:	00776172 	rsbseq	r6, r7, r2, ror r1
    3618:	7b012001 	blvc	4b624 <IRQ_STACK_SIZE+0x43624>
    361c:	dd000000 	stcle	0, cr0, [r0, #-0]
    3620:	3800003b 	stmdacc	r0, {r0, r1, r3, r4, r5}
    3624:	21010077 	tstcs	r1, r7, ror r0
    3628:	00004f01 	andeq	r4, r0, r1, lsl #30
    362c:	37570100 	ldrbcc	r0, [r7, -r0, lsl #2]
    3630:	22010068 	andcs	r0, r1, #104	; 0x68
    3634:	00004f01 	andeq	r4, r0, r1, lsl #30
    3638:	003c1e00 	eorseq	r1, ip, r0, lsl #28
    363c:	61703700 	cmnvs	r0, r0, lsl #14
    3640:	23010064 	movwcs	r0, #4196	; 0x1064
    3644:	00004f01 	andeq	r4, r0, r1, lsl #30
    3648:	003c3e00 	eorseq	r3, ip, r0, lsl #28
    364c:	013a1e00 	teqeq	sl, r0, lsl #28
    3650:	39a40000 	stmibcc	r4!, {}	; <UNPREDICTABLE>
    3654:	0cc84000 	stcleq	0, cr4, [r8], {0}
    3658:	37010000 	strcc	r0, [r1, -r0]
    365c:	000c4201 	andeq	r4, ip, r1, lsl #4
    3660:	01581900 	cmpeq	r8, r0, lsl #18
    3664:	3c5d0000 	mracc	r0, sp, acc0
    3668:	4f320000 	svcmi	0x00320000
    366c:	32000001 	andcc	r0, r0, #1
    3670:	00000146 	andeq	r0, r0, r6, asr #2
    3674:	39782400 	ldmdbcc	r8!, {sl, sp}^
    3678:	162c4000 	strtne	r4, [ip], -r0
    367c:	01250000 	teqeq	r5, r0
    3680:	00770253 	rsbseq	r0, r7, r3, asr r2
    3684:	02520125 	subseq	r0, r2, #1073741833	; 0x40000009
    3688:	01250079 	teqeq	r5, r9, ror r0
    368c:	01f30351 	mvnseq	r0, r1, asr r3
    3690:	50012552 	andpl	r2, r1, r2, asr r5
    3694:	761c0305 	ldrvc	r0, [ip], -r5, lsl #6
    3698:	02254001 	eoreq	r4, r5, #1
    369c:	7a02007d 	bvc	83898 <IRQ_STACK_SIZE+0x7b898>
    36a0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    36a4:	00000182 	andeq	r0, r0, r2, lsl #3
    36a8:	40003a1c 	andmi	r3, r0, ip, lsl sl
    36ac:	000003c8 	andeq	r0, r0, r8, asr #7
    36b0:	0d789c01 	ldcleq	12, cr9, [r8, #-4]!
    36b4:	8f190000 	svchi	0x00190000
    36b8:	70000001 	andvc	r0, r0, r1
    36bc:	1900003c 	stmdbne	r0, {r2, r3, r4, r5}
    36c0:	00000199 	muleq	r0, r9, r1
    36c4:	00003c90 	muleq	r0, r0, ip
    36c8:	0001a319 	andeq	sl, r1, r9, lsl r3
    36cc:	003cc700 	eorseq	ip, ip, r0, lsl #14
    36d0:	01af1900 			; <UNDEFINED> instruction: 0x01af1900
    36d4:	3ce70000 	stclcc	0, cr0, [r7]
    36d8:	bb190000 	bllt	6436e0 <IRQ_STACK_SIZE+0x63b6e0>
    36dc:	07000001 	streq	r0, [r0, -r1]
    36e0:	1a00003d 	bne	37dc <ABORT_STACK_SIZE+0x33dc>
    36e4:	000001c7 	andeq	r0, r0, r7, asr #3
    36e8:	1a049102 	bne	127af8 <IRQ_STACK_SIZE+0x11faf8>
    36ec:	000001d2 	ldrdeq	r0, [r0], -r2
    36f0:	20089102 	andcs	r9, r8, r2, lsl #2
    36f4:	000001dd 	ldrdeq	r0, [r0], -sp
    36f8:	00003e0e 	andeq	r3, r0, lr, lsl #28
    36fc:	0001e920 	andeq	lr, r1, r0, lsr #18
    3700:	003fe100 	eorseq	lr, pc, r0, lsl #2
    3704:	01f52000 	mvnseq	r2, r0
    3708:	421d0000 	andsmi	r0, sp, #0
    370c:	01200000 	teqeq	r0, r0
    3710:	74000002 	strvc	r0, [r0], #-2
    3714:	20000043 	andcs	r0, r0, r3, asr #32
    3718:	0000020d 	andeq	r0, r0, sp, lsl #4
    371c:	000046d7 	ldrdeq	r4, [r0], -r7
    3720:	00021920 	andeq	r1, r2, r0, lsr #18
    3724:	0046f700 	subeq	pc, r6, r0, lsl #14
    3728:	02242000 	eoreq	r2, r4, #0
    372c:	47350000 	ldrmi	r0, [r5, -r0]!
    3730:	2f200000 	svccs	0x00200000
    3734:	49000002 	stmdbmi	r0, {r1}
    3738:	20000047 	andcs	r0, r0, r7, asr #32
    373c:	0000023a 	andeq	r0, r0, sl, lsr r2
    3740:	000047af 	andeq	r4, r0, pc, lsr #15
    3744:	0002451b 	andeq	r4, r2, fp, lsl r5
    3748:	40910200 	addsmi	r0, r1, r0, lsl #4
    374c:	0002511b 	andeq	r5, r2, fp, lsl r1
    3750:	b8910300 	ldmlt	r1, {r8, r9}
    3754:	025d207f 	subseq	r2, sp, #127	; 0x7f
    3758:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    375c:	3a1e0000 	bcc	783764 <IRQ_STACK_SIZE+0x77b764>
    3760:	e8000001 	stmda	r0, {r0}
    3764:	0840003b 	stmdaeq	r0, {r0, r1, r3, r4, r5}^
    3768:	0100000d 	tsteq	r0, sp
    376c:	0d530189 	ldfeqe	f0, [r3, #-548]	; 0xfffffddc
    3770:	58320000 	ldmdapl	r2!, {}	; <UNPREDICTABLE>
    3774:	32000001 	andcc	r0, r0, #1
    3778:	0000014f 	andeq	r0, r0, pc, asr #2
    377c:	00014619 	andeq	r4, r1, r9, lsl r6
    3780:	00489d00 	subeq	r9, r8, r0, lsl #26
    3784:	3a230000 	bcc	8c378c <STACK_SIZE+0xc378c>
    3788:	84000001 	strhi	r0, [r0], #-1
    378c:	2840003c 	stmdacs	r0, {r2, r3, r4, r5}^
    3790:	0100000d 	tsteq	r0, sp
    3794:	58320192 	ldmdapl	r2!, {r1, r4, r7, r8}
    3798:	32000001 	andcc	r0, r0, #1
    379c:	0000014f 	andeq	r0, r0, pc, asr #2
    37a0:	00014619 	andeq	r4, r1, r9, lsl r6
    37a4:	0048c000 	subeq	ip, r8, r0
    37a8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    37ac:	0000028a 	andeq	r0, r0, sl, lsl #5
    37b0:	40003de4 	andmi	r3, r0, r4, ror #27
    37b4:	00000174 	andeq	r0, r0, r4, ror r1
    37b8:	0e399c01 	cdpeq	12, 3, cr9, cr9, cr1, {0}
    37bc:	97190000 	ldrls	r0, [r9, -r0]
    37c0:	e3000002 	movw	r0, #2
    37c4:	19000048 	stmdbne	r0, {r3, r6}
    37c8:	000002a1 	andeq	r0, r0, r1, lsr #5
    37cc:	00004903 	andeq	r4, r0, r3, lsl #18
    37d0:	0002ab19 	andeq	sl, r2, r9, lsl fp
    37d4:	00493a00 	subeq	r3, r9, r0, lsl #20
    37d8:	02b71900 	adcseq	r1, r7, #0, 18
    37dc:	495a0000 	ldmdbmi	sl, {}^	; <UNPREDICTABLE>
    37e0:	c31a0000 	tstgt	sl, #0
    37e4:	02000002 	andeq	r0, r0, #2
    37e8:	cf1a0091 	svcgt	0x001a0091
    37ec:	02000002 	andeq	r0, r0, #2
    37f0:	da1a0491 	ble	684a3c <IRQ_STACK_SIZE+0x67ca3c>
    37f4:	02000002 	andeq	r0, r0, #2
    37f8:	e5200891 	str	r0, [r0, #-2193]!	; 0xfffff76f
    37fc:	7a000002 	bvc	380c <ABORT_STACK_SIZE+0x340c>
    3800:	39000049 	stmdbcc	r0, {r0, r3, r6}
    3804:	000002f1 	strdeq	r0, [r0], -r1
    3808:	02fd2000 	rscseq	r2, sp, #0
    380c:	49a20000 	stmibmi	r2!, {}	; <UNPREDICTABLE>
    3810:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3814:	d4000003 	strle	r0, [r0], #-3
    3818:	20000049 	andcs	r0, r0, r9, asr #32
    381c:	00000313 	andeq	r0, r0, r3, lsl r3
    3820:	00004a12 	andeq	r4, r0, r2, lsl sl
    3824:	00031e20 	andeq	r1, r3, r0, lsr #28
    3828:	004a4900 	subeq	r4, sl, r0, lsl #18
    382c:	03291b00 	teqeq	r9, #0, 22
    3830:	91020000 	mrsls	r0, (UNDEF: 2)
    3834:	03351b40 	teqeq	r5, #64, 22	; 0x10000
    3838:	91030000 	mrsls	r0, (UNDEF: 3)
    383c:	41207fb8 			; <UNDEFINED> instruction: 0x41207fb8
    3840:	80000003 	andhi	r0, r0, r3
    3844:	2300004a 	movwcs	r0, #74	; 0x4a
    3848:	0000013a 	andeq	r0, r0, sl, lsr r1
    384c:	40003edc 	ldrdmi	r3, [r0], -ip
    3850:	00000d48 	andeq	r0, r0, r8, asr #26
    3854:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3858:	00000158 	andeq	r0, r0, r8, asr r1
    385c:	00014f32 	andeq	r4, r1, r2, lsr pc
    3860:	01461900 	cmpeq	r6, r0, lsl #18
    3864:	4ad80000 	bmi	ff60386c <PCB_BASE_APP1+0xbab0366c>
    3868:	00000000 	andeq	r0, r0, r0
    386c:	00034e18 	andeq	r4, r3, r8, lsl lr
    3870:	003f5800 	eorseq	r5, pc, r0, lsl #16
    3874:	00021c40 	andeq	r1, r2, r0, asr #24
    3878:	7b9c0100 	blvc	fe703c80 <PCB_BASE_APP1+0xb9c03a80>
    387c:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    3880:	0000035b 	andeq	r0, r0, fp, asr r3
    3884:	00004afb 	strdeq	r4, [r0], -fp
    3888:	00036519 	andeq	r6, r3, r9, lsl r5
    388c:	004b3300 	subeq	r3, fp, r0, lsl #6
    3890:	036f1900 	cmneq	pc, #0, 18
    3894:	4b530000 	blmi	14c389c <STACK_SIZE+0xcc389c>
    3898:	7b190000 	blvc	6438a0 <IRQ_STACK_SIZE+0x63b8a0>
    389c:	73000003 	movwvc	r0, #3
    38a0:	1900004b 	stmdbne	r0, {r0, r1, r3, r6}
    38a4:	00000387 	andeq	r0, r0, r7, lsl #7
    38a8:	00004b93 	muleq	r0, r3, fp
    38ac:	0003931a 	andeq	r9, r3, sl, lsl r3
    38b0:	04910200 	ldreq	r0, [r1], #512	; 0x200
    38b4:	00039e1a 	andeq	r9, r3, sl, lsl lr
    38b8:	08910200 	ldmeq	r1, {r9}
    38bc:	0003a920 	andeq	sl, r3, r0, lsr #18
    38c0:	004c1000 	subeq	r1, ip, r0
    38c4:	028a1e00 	addeq	r1, sl, #0, 28
    38c8:	3f980000 	svccc	0x00980000
    38cc:	0d684000 	stcleq	0, cr4, [r8, #-0]
    38d0:	c4010000 	strgt	r0, [r1], #-0
    38d4:	000f4a01 	andeq	r4, pc, r1, lsl #20
    38d8:	02da3200 	sbcseq	r3, sl, #0, 4
    38dc:	cf320000 	svcgt	0x00320000
    38e0:	19000002 	stmdbne	r0, {r1}
    38e4:	000002c3 	andeq	r0, r0, r3, asr #5
    38e8:	00004c54 	andeq	r4, r0, r4, asr ip
    38ec:	0002b732 	andeq	fp, r2, r2, lsr r7
    38f0:	02ab3200 	adceq	r3, fp, #0, 4
    38f4:	a11a0000 	tstge	sl, r0
    38f8:	03000002 	movweq	r0, #2
    38fc:	197efc91 	ldmdbne	lr!, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^
    3900:	00000297 	muleq	r0, r7, r2
    3904:	00004c67 	andeq	r4, r0, r7, ror #24
    3908:	000d681f 	andeq	r6, sp, pc, lsl r8
    390c:	02e52100 	rsceq	r2, r5, #0, 2
    3910:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3914:	00000002 	andeq	r0, r0, r2
    3918:	0002fd20 	andeq	pc, r2, r0, lsr #26
    391c:	004c7c00 	subeq	r7, ip, r0, lsl #24
    3920:	03082000 	movweq	r2, #32768	; 0x8000
    3924:	4cae0000 	stcmi	0, cr0, [lr]
    3928:	13200000 	teqne	r0, #0
    392c:	ec000003 	stc	0, cr0, [r0], {3}
    3930:	2000004c 	andcs	r0, r0, ip, asr #32
    3934:	0000031e 	andeq	r0, r0, lr, lsl r3
    3938:	00004d23 	andeq	r4, r0, r3, lsr #26
    393c:	0003291b 	andeq	r2, r3, fp, lsl r9
    3940:	b0910300 	addslt	r0, r1, r0, lsl #6
    3944:	03351b7f 	teqeq	r5, #130048	; 0x1fc00
    3948:	91030000 	mrsls	r0, (UNDEF: 3)
    394c:	41207fa8 	teqmi	r0, r8, lsr #31
    3950:	5a000003 	bpl	3964 <ABORT_STACK_SIZE+0x3564>
    3954:	2300004d 	movwcs	r0, #77	; 0x4d
    3958:	0000013a 	andeq	r0, r0, sl, lsr r1
    395c:	400040ec 	andmi	r4, r0, ip, ror #1
    3960:	00000d88 	andeq	r0, r0, r8, lsl #27
    3964:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3968:	00000158 	andeq	r0, r0, r8, asr r1
    396c:	00014f32 	andeq	r4, r1, r2, lsr pc
    3970:	01461900 	cmpeq	r6, r0, lsl #18
    3974:	4db20000 	ldcmi	0, cr0, [r2]
    3978:	00000000 	andeq	r0, r0, r0
    397c:	40102400 	andsmi	r2, r0, r0, lsl #8
    3980:	01824000 	orreq	r4, r2, r0
    3984:	01250000 	teqeq	r5, r0
    3988:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    398c:	0125067f 	teqeq	r5, pc, ror r6
    3990:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    3994:	0125067f 	teqeq	r5, pc, ror r6
    3998:	fc910451 	ldc2	4, cr0, [r1], {81}	; 0x51
    399c:	0225067e 	eoreq	r0, r5, #132120576	; 0x7e00000
    39a0:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    39a4:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    39a8:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    39ac:	27340000 	ldrcs	r0, [r4, -r0]!
    39b0:	0100000a 	tsteq	r0, sl
    39b4:	417401ca 	cmnmi	r4, sl, asr #3
    39b8:	00804000 	addeq	r4, r0, r0
    39bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    39c0:	00001059 	andeq	r1, r0, r9, asr r0
    39c4:	00317836 	eorseq	r7, r1, r6, lsr r8
    39c8:	2c01ca01 	stccs	10, cr12, [r1], {1}
    39cc:	d5000000 	strle	r0, [r0, #-0]
    39d0:	3600004d 	strcc	r0, [r0], -sp, asr #32
    39d4:	01003179 	tsteq	r0, r9, ror r1
    39d8:	002c01ca 	eoreq	r0, ip, sl, asr #3
    39dc:	4df60000 	ldclmi	0, cr0, [r6]
    39e0:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    39e4:	ca010032 	bgt	43ab4 <IRQ_STACK_SIZE+0x3bab4>
    39e8:	00002c01 	andeq	r2, r0, r1, lsl #24
    39ec:	004e2200 	subeq	r2, lr, r0, lsl #4
    39f0:	32793600 	rsbscc	r3, r9, #0, 12
    39f4:	01ca0100 	biceq	r0, sl, r0, lsl #2
    39f8:	0000002c 	andeq	r0, r0, ip, lsr #32
    39fc:	00004e43 	andeq	r4, r0, r3, asr #28
    3a00:	000a4c35 	andeq	r4, sl, r5, lsr ip
    3a04:	01ca0100 	biceq	r0, sl, r0, lsl #2
    3a08:	0000002c 	andeq	r0, r0, ip, lsr #32
    3a0c:	38009102 	stmdacc	r0, {r1, r8, ip, pc}
    3a10:	cc010069 	stcgt	0, cr0, [r1], {105}	; 0x69
    3a14:	00002c01 	andeq	r2, r0, r1, lsl #24
    3a18:	37510100 	ldrbcc	r0, [r1, -r0, lsl #2]
    3a1c:	cc01006a 	stcgt	0, cr0, [r1], {106}	; 0x6a
    3a20:	00002c01 	andeq	r2, r0, r1, lsl #24
    3a24:	004e6400 	subeq	r6, lr, r0, lsl #8
    3a28:	78783800 	ldmdavc	r8!, {fp, ip, sp}^
    3a2c:	cd010031 	stcgt	0, cr0, [r1, #-196]	; 0xffffff3c
    3a30:	00002c01 	andeq	r2, r0, r1, lsl #24
    3a34:	37500100 	ldrbcc	r0, [r0, -r0, lsl #2]
    3a38:	00317979 	eorseq	r7, r1, r9, ror r9
    3a3c:	2c01cd01 	stccs	13, cr12, [r1], {1}
    3a40:	82000000 	andhi	r0, r0, #0
    3a44:	3800004e 	stmdacc	r0, {r1, r2, r3, r6}
    3a48:	00327878 	eorseq	r7, r2, r8, ror r8
    3a4c:	2c01cd01 	stccs	13, cr12, [r1], {1}
    3a50:	01000000 	mrseq	r0, (UNDEF: 0)
    3a54:	79793852 	ldmdbvc	r9!, {r1, r4, r6, fp, ip, sp}^
    3a58:	cd010032 	stcgt	0, cr0, [r1, #-200]	; 0xffffff38
    3a5c:	00002c01 	andeq	r2, r0, r1, lsl #24
    3a60:	23530100 	cmpcs	r3, #0, 2
    3a64:	0000013a 	andeq	r0, r0, sl, lsr r1
    3a68:	400041b8 			; <UNDEFINED> instruction: 0x400041b8
    3a6c:	00000da8 	andeq	r0, r0, r8, lsr #27
    3a70:	3201e901 	andcc	lr, r1, #16384	; 0x4000
    3a74:	00000158 	andeq	r0, r0, r8, asr r1
    3a78:	00014f19 	andeq	r4, r1, r9, lsl pc
    3a7c:	004e9500 	subeq	r9, lr, r0, lsl #10
    3a80:	01461900 	cmpeq	r6, r0, lsl #18
    3a84:	4ea80000 	cdpmi	0, 10, cr0, cr8, cr0, {0}
    3a88:	00000000 	andeq	r0, r0, r0
    3a8c:	000a3c34 	andeq	r3, sl, r4, lsr ip
    3a90:	01ee0100 	mvneq	r0, r0, lsl #2
    3a94:	400041f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    3a98:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    3a9c:	121a9c01 	andsne	r9, sl, #256	; 0x100
    3aa0:	78360000 	ldmdavc	r6!, {}	; <UNPREDICTABLE>
    3aa4:	ee010031 	mcr	0, 0, r0, cr1, cr1, {1}
    3aa8:	00002c01 	andeq	r2, r0, r1, lsl #24
    3aac:	004ec800 	subeq	ip, lr, r0, lsl #16
    3ab0:	31793600 	cmncc	r9, r0, lsl #12
    3ab4:	01ee0100 	mvneq	r0, r0, lsl #2
    3ab8:	0000002c 	andeq	r0, r0, ip, lsr #32
    3abc:	00004f0d 	andeq	r4, r0, sp, lsl #30
    3ac0:	00327836 	eorseq	r7, r2, r6, lsr r8
    3ac4:	2c01ee01 	stccs	14, cr14, [r1], {1}
    3ac8:	52000000 	andpl	r0, r0, #0
    3acc:	3600004f 	strcc	r0, [r0], -pc, asr #32
    3ad0:	01003279 	tsteq	r0, r9, ror r2
    3ad4:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3ad8:	4fa30000 	svcmi	0x00a30000
    3adc:	4c3a0000 	ldcmi	0, cr0, [sl], #-0
    3ae0:	0100000a 	tsteq	r0, sl
    3ae4:	002c01ee 	eoreq	r0, ip, lr, ror #3
    3ae8:	4ff40000 	svcmi	0x00f40000
    3aec:	79370000 	ldmdbvc	r7!, {}	; <UNPREDICTABLE>
    3af0:	01f00100 	mvnseq	r0, r0, lsl #2
    3af4:	00000025 	andeq	r0, r0, r5, lsr #32
    3af8:	00005020 	andeq	r5, r0, r0, lsr #32
    3afc:	01007838 	tsteq	r0, r8, lsr r8
    3b00:	002501f0 	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
    3b04:	90050000 	andls	r0, r5, r0
    3b08:	08930291 	ldmeq	r3, {r0, r4, r7, r9}
    3b0c:	00796437 	rsbseq	r6, r9, r7, lsr r4
    3b10:	2501f101 	strcs	pc, [r1, #-257]	; 0xfffffeff
    3b14:	46000000 	strmi	r0, [r0], -r0
    3b18:	37000050 	smlsdcc	r0, r0, r0, r0
    3b1c:	01007864 	tsteq	r0, r4, ror #16
    3b20:	002501f1 	strdeq	r0, [r5], -r1	; <UNPREDICTABLE>
    3b24:	50f90000 	rscspl	r0, r9, r0
    3b28:	65370000 	ldrvs	r0, [r7, #-0]!
    3b2c:	f2010079 	vqadd.s8	q0, <illegal reg q0.5>, <illegal reg q12.5>
    3b30:	00002501 	andeq	r2, r0, r1, lsl #10
    3b34:	00516b00 	subseq	r6, r1, r0, lsl #22
    3b38:	78653700 	stmdavc	r5!, {r8, r9, sl, ip, sp}^
    3b3c:	01f20100 	mvnseq	r0, r0, lsl #2
    3b40:	00000025 	andeq	r0, r0, r5, lsr #32
    3b44:	00005196 	muleq	r0, r6, r1
    3b48:	0001641e 	andeq	r6, r1, lr, lsl r4
    3b4c:	00421800 	subeq	r1, r2, r0, lsl #16
    3b50:	000dc040 	andeq	ip, sp, r0, asr #32
    3b54:	01f40100 	mvnseq	r0, r0, lsl #2
    3b58:	00001133 	andeq	r1, r0, r3, lsr r1
    3b5c:	00017519 	andeq	r7, r1, r9, lsl r5
    3b60:	00504600 	subseq	r4, r0, r0, lsl #12
    3b64:	641e0000 	ldrvs	r0, [lr], #-0
    3b68:	24000001 	strcs	r0, [r0], #-1
    3b6c:	d8400042 	stmdale	r0, {r1, r6}^
    3b70:	0100000d 	tsteq	r0, sp
    3b74:	115101f4 	ldrshne	r0, [r1, #-20]	; 0xffffffec
    3b78:	75190000 	ldrvc	r0, [r9, #-0]
    3b7c:	f9000001 			; <UNDEFINED> instruction: 0xf9000001
    3b80:	00000050 	andeq	r0, r0, r0, asr r0
    3b84:	0001641e 	andeq	r6, r1, lr, lsl r4
    3b88:	00424800 	subeq	r4, r2, r0, lsl #16
    3b8c:	000e0040 	andeq	r0, lr, r0, asr #32
    3b90:	01f60100 	mvnseq	r0, r0, lsl #2
    3b94:	0000116f 	andeq	r1, r0, pc, ror #2
    3b98:	00017519 	andeq	r7, r1, r9, lsl r5
    3b9c:	0051bc00 	subseq	fp, r1, r0, lsl #24
    3ba0:	3a1e0000 	bcc	783ba8 <IRQ_STACK_SIZE+0x77bba8>
    3ba4:	9c000001 	stcls	0, cr0, [r0], {1}
    3ba8:	18400042 	stmdane	r0, {r1, r6}^
    3bac:	0100000e 	tsteq	r0, lr
    3bb0:	119f0209 	orrsne	r0, pc, r9, lsl #4
    3bb4:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3bb8:	d3000001 	movwle	r0, #1
    3bbc:	19000051 	stmdbne	r0, {r0, r4, r6}
    3bc0:	0000014f 	andeq	r0, r0, pc, asr #2
    3bc4:	000051e6 	andeq	r5, r0, r6, ror #3
    3bc8:	00014619 	andeq	r4, r1, r9, lsl r6
    3bcc:	00520100 	subseq	r0, r2, r0, lsl #2
    3bd0:	3a1e0000 	bcc	783bd8 <IRQ_STACK_SIZE+0x77bbd8>
    3bd4:	d8000001 	stmdale	r0, {r0}
    3bd8:	48400042 	stmdami	r0, {r1, r6}^
    3bdc:	0100000e 	tsteq	r0, lr
    3be0:	11cf020d 	bicne	r0, pc, sp, lsl #4
    3be4:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3be8:	1c000001 	stcne	0, cr0, [r0], {1}
    3bec:	19000052 	stmdbne	r0, {r1, r4, r6}
    3bf0:	0000014f 	andeq	r0, r0, pc, asr #2
    3bf4:	0000522f 	andeq	r5, r0, pc, lsr #4
    3bf8:	00014619 	andeq	r4, r1, r9, lsl r6
    3bfc:	00524a00 	subseq	r4, r2, r0, lsl #20
    3c00:	3a1e0000 	bcc	783c08 <IRQ_STACK_SIZE+0x77bc08>
    3c04:	5c000001 	stcpl	0, cr0, [r0], {1}
    3c08:	70400043 	subvc	r0, r0, r3, asr #32
    3c0c:	0100000e 	tsteq	r0, lr
    3c10:	11ff01fb 	ldrshne	r0, [pc, #27]	; 3c33 <ABORT_STACK_SIZE+0x3833>
    3c14:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    3c18:	65000001 	strvs	r0, [r0, #-1]
    3c1c:	19000052 	stmdbne	r0, {r1, r4, r6}
    3c20:	0000014f 	andeq	r0, r0, pc, asr #2
    3c24:	00005278 	andeq	r5, r0, r8, ror r2
    3c28:	00014619 	andeq	r4, r1, r9, lsl r6
    3c2c:	00529300 	subseq	r9, r2, r0, lsl #6
    3c30:	64220000 	strtvs	r0, [r2], #-0
    3c34:	9c000001 	stcls	0, cr0, [r0], {1}
    3c38:	04400043 	strbeq	r0, [r0], #-67	; 0xffffffbd
    3c3c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c40:	75190205 	ldrvc	r0, [r9, #-517]	; 0xfffffdfb
    3c44:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    3c48:	00000052 	andeq	r0, r0, r2, asr r0
    3c4c:	03b61800 			; <UNDEFINED> instruction: 0x03b61800
    3c50:	43a80000 			; <UNDEFINED> instruction: 0x43a80000
    3c54:	02384000 	eorseq	r4, r8, #0
    3c58:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c5c:	000013ea 	andeq	r1, r0, sl, ror #7
    3c60:	0003c319 	andeq	ip, r3, r9, lsl r3
    3c64:	0052d900 	subseq	sp, r2, r0, lsl #18
    3c68:	03cd1900 	biceq	r1, sp, #0, 18
    3c6c:	53070000 	movwpl	r0, #28672	; 0x7000
    3c70:	d7190000 	ldrle	r0, [r9, -r0]
    3c74:	27000003 	strcs	r0, [r0, -r3]
    3c78:	19000053 	stmdbne	r0, {r0, r1, r4, r6}
    3c7c:	000003e3 	andeq	r0, r0, r3, ror #7
    3c80:	00005347 	andeq	r5, r0, r7, asr #6
    3c84:	0003ef19 	andeq	lr, r3, r9, lsl pc
    3c88:	00536700 	subseq	r6, r3, r0, lsl #14
    3c8c:	03fa1a00 	mvnseq	r1, #0, 20
    3c90:	91020000 	mrsls	r0, (UNDEF: 2)
    3c94:	04051a04 	streq	r1, [r5], #-2564	; 0xfffff5fc
    3c98:	91020000 	mrsls	r0, (UNDEF: 2)
    3c9c:	121b1708 	andsne	r1, fp, #8, 14	; 0x200000
    3ca0:	03000004 	movweq	r0, #4
    3ca4:	1b7da491 	blne	1f6cef0 <STACK_SIZE+0x176cef0>
    3ca8:	0000041d 	andeq	r0, r0, sp, lsl r4
    3cac:	7dd09103 	ldfvcp	f1, [r0, #12]
    3cb0:	00034e1e 	andeq	r4, r3, lr, lsl lr
    3cb4:	0043d400 	subeq	sp, r3, r0, lsl #8
    3cb8:	000ea040 	andeq	sl, lr, r0, asr #32
    3cbc:	02190100 	andseq	r0, r9, #0, 2
    3cc0:	000013cb 	andeq	r1, r0, fp, asr #7
    3cc4:	00039e1a 	andeq	r9, r3, sl, lsl lr
    3cc8:	1a590100 	bne	16440d0 <STACK_SIZE+0xe440d0>
    3ccc:	00000393 	muleq	r0, r3, r3
    3cd0:	87195a01 	ldrhi	r5, [r9, -r1, lsl #20]
    3cd4:	93000003 	movwls	r0, #3
    3cd8:	1a000053 	bne	3e2c <ABORT_STACK_SIZE+0x3a2c>
    3cdc:	0000037b 	andeq	r0, r0, fp, ror r3
    3ce0:	7d949103 	ldfvcd	f1, [r4, #12]
    3ce4:	00036f1a 	andeq	r6, r3, sl, lsl pc
    3ce8:	98910300 	ldmls	r1, {r8, r9}
    3cec:	03651a7d 	cmneq	r5, #512000	; 0x7d000
    3cf0:	91030000 	mrsls	r0, (UNDEF: 3)
    3cf4:	5b197cf8 	blpl	6630dc <IRQ_STACK_SIZE+0x65b0dc>
    3cf8:	e2000003 	and	r0, r0, #3
    3cfc:	1f000053 	svcne	0x00000053
    3d00:	00000ea0 	andeq	r0, r0, r0, lsr #29
    3d04:	0003a920 	andeq	sl, r3, r0, lsr #18
    3d08:	00540f00 	subseq	r0, r4, r0, lsl #30
    3d0c:	028a1e00 	addeq	r1, sl, #0, 28
    3d10:	43d40000 	bicsmi	r0, r4, #0
    3d14:	0ec84000 	cdpeq	0, 12, cr4, cr8, cr0, {0}
    3d18:	c4010000 	strgt	r0, [r1], #-0
    3d1c:	00139201 	andseq	r9, r3, r1, lsl #4
    3d20:	02da3200 	sbcseq	r3, sl, #0, 4
    3d24:	cf320000 	svcgt	0x00320000
    3d28:	19000002 	stmdbne	r0, {r1}
    3d2c:	000002c3 	andeq	r0, r0, r3, asr #5
    3d30:	00005453 	andeq	r5, r0, r3, asr r4
    3d34:	0002b732 	andeq	fp, r2, r2, lsr r7
    3d38:	02ab3200 	adceq	r3, fp, #0, 4
    3d3c:	a11a0000 	tstge	sl, r0
    3d40:	03000002 	movweq	r0, #2
    3d44:	197cf891 	ldmdbne	ip!, {r0, r4, r7, fp, ip, sp, lr, pc}^
    3d48:	00000297 	muleq	r0, r7, r2
    3d4c:	00005466 	andeq	r5, r0, r6, ror #8
    3d50:	000ec81f 	andeq	ip, lr, pc, lsl r8
    3d54:	02e52100 	rsceq	r2, r5, #0, 2
    3d58:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    3d5c:	00000002 	andeq	r0, r0, r2
    3d60:	0002fd20 	andeq	pc, r2, r0, lsr #26
    3d64:	00547b00 	subseq	r7, r4, r0, lsl #22
    3d68:	03082000 	movweq	r2, #32768	; 0x8000
    3d6c:	54ad0000 	strtpl	r0, [sp], #0
    3d70:	13200000 	teqne	r0, #0
    3d74:	eb000003 	bl	3d88 <ABORT_STACK_SIZE+0x3988>
    3d78:	20000054 	andcs	r0, r0, r4, asr r0
    3d7c:	0000031e 	andeq	r0, r0, lr, lsl r3
    3d80:	00005522 	andeq	r5, r0, r2, lsr #10
    3d84:	0003291b 	andeq	r2, r3, fp, lsl r9
    3d88:	b0910300 	addslt	r0, r1, r0, lsl #6
    3d8c:	03351b7d 	teqeq	r5, #128000	; 0x1f400
    3d90:	91030000 	mrsls	r0, (UNDEF: 3)
    3d94:	41207da8 	teqmi	r0, r8, lsr #27
    3d98:	59000003 	stmdbpl	r0, {r0, r1}
    3d9c:	23000055 	movwcs	r0, #85	; 0x55
    3da0:	0000013a 	andeq	r0, r0, sl, lsr r1
    3da4:	40004558 	andmi	r4, r0, r8, asr r5
    3da8:	00000ee8 	andeq	r0, r0, r8, ror #29
    3dac:	3201ad01 	andcc	sl, r1, #1, 26	; 0x40
    3db0:	00000158 	andeq	r0, r0, r8, asr r1
    3db4:	00014f32 	andeq	r4, r1, r2, lsr pc
    3db8:	01461900 	cmpeq	r6, r0, lsl #18
    3dbc:	55b10000 	ldrpl	r0, [r1, #0]!
    3dc0:	00000000 	andeq	r0, r0, r0
    3dc4:	44782400 	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    3dc8:	01824000 	orreq	r4, r2, r0
    3dcc:	01250000 	teqeq	r5, r0
    3dd0:	94910453 	ldrls	r0, [r1], #1107	; 0x453
    3dd4:	0125067d 	teqeq	r5, sp, ror r6
    3dd8:	98910452 	ldmls	r1, {r1, r4, r6, sl}
    3ddc:	0125067d 	teqeq	r5, sp, ror r6
    3de0:	f8910451 			; <UNDEFINED> instruction: 0xf8910451
    3de4:	0225067c 	eoreq	r0, r5, #124, 12	; 0x7c00000
    3de8:	7902087d 	stmdbvc	r2, {r0, r2, r3, r4, r5, r6, fp}
    3dec:	7d022500 	cfstr32vc	mvfx2, [r2, #-0]
    3df0:	007a0204 	rsbseq	r0, sl, r4, lsl #4
    3df4:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    3df8:	00007502 	andeq	r7, r0, r2, lsl #10
    3dfc:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
    3e00:	0d400044 	stcleq	0, cr0, [r0, #-272]	; 0xfffffef0
    3e04:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    3e08:	91025201 	tstls	r2, r1, lsl #4
    3e0c:	5101250c 	tstpl	r1, ip, lsl #10
    3e10:	06089103 	streq	r9, [r8], -r3, lsl #2
    3e14:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    3e18:	007dd091 			; <UNDEFINED> instruction: 0x007dd091
    3e1c:	08fd3400 	ldmeq	sp!, {sl, ip, sp}^
    3e20:	1d010000 	stcne	0, cr0, [r1, #-0]
    3e24:	0045e002 	subeq	lr, r5, r2
    3e28:	00004c40 	andeq	r4, r0, r0, asr #24
    3e2c:	3d9c0100 	ldfccs	f0, [ip]
    3e30:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    3e34:	40004624 	andmi	r4, r0, r4, lsr #12
    3e38:	0000043a 	andeq	r0, r0, sl, lsr r4
    3e3c:	01530125 	cmpeq	r3, r5, lsr #2
    3e40:	52012530 	andpl	r2, r1, #48, 10	; 0xc000000
    3e44:	ffff0a03 			; <UNDEFINED> instruction: 0xffff0a03
    3e48:	01510125 	cmpeq	r1, r5, lsr #2
    3e4c:	50012530 	andpl	r2, r1, r0, lsr r5
    3e50:	02253001 	eoreq	r3, r5, #1
    3e54:	31010c7d 	tstcc	r1, sp, ror ip
    3e58:	087d0225 	ldmdaeq	sp!, {r0, r2, r5, r9}^
    3e5c:	760c0305 	strvc	r0, [ip], -r5, lsl #6
    3e60:	02254001 	eoreq	r4, r5, #1
    3e64:	3301047d 	movwcc	r0, #5245	; 0x147d
    3e68:	007d0225 	rsbseq	r0, sp, r5, lsr #4
    3e6c:	00003301 	andeq	r3, r0, r1, lsl #6
    3e70:	00003a15 	andeq	r3, r0, r5, lsl sl
    3e74:	00144d00 	andseq	r4, r4, r0, lsl #26
    3e78:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    3e7c:	00140000 	andseq	r0, r4, r0
    3e80:	000af13b 	andeq	pc, sl, fp, lsr r1	; <UNPREDICTABLE>
    3e84:	013f0100 	teqeq	pc, r0, lsl #2
    3e88:	0000145f 	andeq	r1, r0, pc, asr r4
    3e8c:	34180305 	ldrcc	r0, [r8], #-773	; 0xfffffcfb
    3e90:	3d064001 	stccc	0, cr4, [r6, #-4]
    3e94:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    3e98:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e9c:	00001474 	andeq	r1, r0, r4, ror r4
    3ea0:	00006b16 	andeq	r6, r0, r6, lsl fp
    3ea4:	3b001d00 	blcc	b2ac <IRQ_STACK_SIZE+0x32ac>
    3ea8:	000009a6 	andeq	r0, r0, r6, lsr #19
    3eac:	86014001 	strhi	r4, [r1], -r1
    3eb0:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3eb4:	01343003 	teqeq	r4, r3
    3eb8:	14640640 	strbtne	r0, [r4], #-1600	; 0xfffff9c0
    3ebc:	3d3b0000 	ldccc	0, cr0, [fp, #-0]
    3ec0:	01000009 	tsteq	r0, r9
    3ec4:	149d0141 	ldrne	r0, [sp], #321	; 0x141
    3ec8:	03050000 	movweq	r0, #20480	; 0x5000
    3ecc:	40013450 	andmi	r3, r1, r0, asr r4
    3ed0:	00146406 	andseq	r6, r4, r6, lsl #8
    3ed4:	003a1500 	eorseq	r1, sl, r0, lsl #10
    3ed8:	14b20000 	ldrtne	r0, [r2], #0
    3edc:	6b160000 	blvs	583ee4 <IRQ_STACK_SIZE+0x57bee4>
    3ee0:	15000000 	strne	r0, [r0, #-0]
    3ee4:	68633800 	stmdavs	r3!, {fp, ip, sp}^
    3ee8:	4201006f 	andmi	r0, r1, #111	; 0x6f
    3eec:	0014c401 	andseq	ip, r4, r1, lsl #8
    3ef0:	78030500 	stmdavc	r3, {r8, sl}
    3ef4:	06400161 	strbeq	r0, [r0], -r1, ror #2
    3ef8:	000014a2 	andeq	r1, r0, r2, lsr #9
    3efc:	0009303b 	andeq	r3, r9, fp, lsr r0
    3f00:	01430100 	mrseq	r0, (UNDEF: 83)
    3f04:	000014db 	ldrdeq	r1, [r0], -fp
    3f08:	61900305 	orrsvs	r0, r0, r5, lsl #6
    3f0c:	a2064001 	andge	r4, r6, #1
    3f10:	3b000014 	blcc	3f68 <ABORT_STACK_SIZE+0x3b68>
    3f14:	00000873 	andeq	r0, r0, r3, ror r8
    3f18:	f2014401 	vshl.s8	d4, d1, d1
    3f1c:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3f20:	0161a803 	cmneq	r1, r3, lsl #16
    3f24:	14a20640 	strtne	r0, [r2], #1600	; 0x640
    3f28:	4f150000 	svcmi	0x00150000
    3f2c:	07000000 	streq	r0, [r0, -r0]
    3f30:	16000015 			; <UNDEFINED> instruction: 0x16000015
    3f34:	0000006b 	andeq	r0, r0, fp, rrx
    3f38:	da3c0009 	ble	f03f64 <STACK_SIZE+0x703f64>
    3f3c:	01000009 	tsteq	r0, r9
    3f40:	0014f723 	andseq	pc, r4, r3, lsr #14
    3f44:	c8030500 	stmdagt	r3, {r8, sl}
    3f48:	15400179 	strbne	r0, [r0, #-377]	; 0xfffffe87
    3f4c:	0000012f 	andeq	r0, r0, pc, lsr #2
    3f50:	00001528 	andeq	r1, r0, r8, lsr #10
    3f54:	00006b16 	andeq	r6, r0, r6, lsl fp
    3f58:	3c000400 	cfstrscc	mvf0, [r0], {-0}
    3f5c:	00000844 	andeq	r0, r0, r4, asr #16
    3f60:	15182401 	ldrne	r2, [r8, #-1025]	; 0xfffffbff
    3f64:	03050000 	movweq	r0, #20480	; 0x5000
    3f68:	400182d4 	ldrdmi	r8, [r1], -r4
    3f6c:	0009813c 	andeq	r8, r9, ip, lsr r1
    3f70:	4f260100 	svcmi	0x00260100
    3f74:	05000000 	streq	r0, [r0, #-0]
    3f78:	01837403 	orreq	r7, r3, r3, lsl #8
    3f7c:	0a7a3c40 	beq	1e93084 <STACK_SIZE+0x1693084>
    3f80:	27010000 	strcs	r0, [r1, -r0]
    3f84:	0000004f 	andeq	r0, r0, pc, asr #32
    3f88:	83780305 	cmnhi	r8, #335544320	; 0x14000000
    3f8c:	4f154001 	svcmi	0x00154001
    3f90:	6b000000 	blvs	3f98 <ABORT_STACK_SIZE+0x3b98>
    3f94:	16000015 			; <UNDEFINED> instruction: 0x16000015
    3f98:	0000006b 	andeq	r0, r0, fp, rrx
    3f9c:	193c0001 	ldmdbne	ip!, {r0}
    3fa0:	0100000a 	tsteq	r0, sl
    3fa4:	00155b28 	andseq	r5, r5, r8, lsr #22
    3fa8:	80030500 	andhi	r0, r3, r0, lsl #10
    3fac:	3c400183 	stfcce	f0, [r0], {131}	; 0x83
    3fb0:	00000948 	andeq	r0, r0, r8, asr #18
    3fb4:	158d4101 	strne	r4, [sp, #257]	; 0x101
    3fb8:	03050000 	movweq	r0, #20480	; 0x5000
    3fbc:	400182d0 	ldrdmi	r8, [r1], -r0
    3fc0:	15930405 	ldrne	r0, [r3, #1029]	; 0x405
    3fc4:	483d0000 	ldmdami	sp!, {}	; <UNPREDICTABLE>
    3fc8:	15000000 	strne	r0, [r0, #-0]
    3fcc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3fd0:	000015a9 	andeq	r1, r0, r9, lsr #11
    3fd4:	00006b3e 	andeq	r6, r0, lr, lsr fp
    3fd8:	000fff00 	andeq	pc, pc, r0, lsl #30
    3fdc:	000a523c 	andeq	r5, sl, ip, lsr r2
    3fe0:	ba010400 	blt	44fe8 <IRQ_STACK_SIZE+0x3cfe8>
    3fe4:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    3fe8:	0161c003 	cmneq	r1, r3
    3fec:	15980640 	ldrne	r0, [r8, #1600]	; 0x640
    3ff0:	3a150000 	bcc	543ff8 <IRQ_STACK_SIZE+0x53bff8>
    3ff4:	d0000000 	andle	r0, r0, r0
    3ff8:	3e000015 	mcrcc	0, 0, r0, cr0, cr5, {0}
    3ffc:	0000006b 	andeq	r0, r0, fp, rrx
    4000:	3c002d00 	stccc	13, cr2, [r0], {-0}
    4004:	00000af8 	strdeq	r0, [r0], -r8
    4008:	15e10105 	strbne	r0, [r1, #261]!	; 0x105
    400c:	03050000 	movweq	r0, #20480	; 0x5000
    4010:	40013470 	andmi	r3, r1, r0, ror r4
    4014:	0015bf06 	andseq	fp, r5, r6, lsl #30
    4018:	003a1500 	eorseq	r1, sl, r0, lsl #10
    401c:	15f70000 	ldrbne	r0, [r7, #0]!
    4020:	6b3e0000 	blvs	f84028 <STACK_SIZE+0x784028>
    4024:	07000000 	streq	r0, [r0, -r0]
    4028:	3b3c0045 	blcc	f04144 <STACK_SIZE+0x704144>
    402c:	06000008 	streq	r0, [r0], -r8
    4030:	00160801 	andseq	r0, r6, r1, lsl #16
    4034:	10030500 	andne	r0, r3, r0, lsl #10
    4038:	064000ef 	strbeq	r0, [r0], -pc, ror #1
    403c:	000015e6 	andeq	r1, r0, r6, ror #11
    4040:	0008bc3f 	andeq	fp, r8, pc, lsr ip
    4044:	2cdc0700 	ldclcs	7, cr0, [ip], {0}
    4048:	2c000000 	stccs	0, cr0, [r0], {-0}
    404c:	40000016 	andmi	r0, r0, r6, lsl r0
    4050:	00000081 	andeq	r0, r0, r1, lsl #1
    4054:	00008e40 	andeq	r8, r0, r0, asr #28
    4058:	00994000 	addseq	r4, r9, r0
    405c:	41000000 	mrsmi	r0, (UNDEF: 0)
    4060:	00000292 	muleq	r0, r2, r2
    4064:	8e402303 	cdphi	3, 4, cr2, cr0, cr3, {0}
    4068:	17000000 	strne	r0, [r0, -r0]
    406c:	02400000 	subeq	r0, r0, #0
    4070:	00040000 	andeq	r0, r4, r0
    4074:	00000ac4 	andeq	r0, r0, r4, asr #21
    4078:	01520104 	cmpeq	r2, r4, lsl #2
    407c:	62010000 	andvs	r0, r1, #0
    4080:	2500000b 	strcs	r0, [r0, #-11]
    4084:	2c000001 	stccs	0, cr0, [r0], {1}
    4088:	34400046 	strbcc	r0, [r0], #-70	; 0xffffffba
    408c:	80000001 	andhi	r0, r0, r1
    4090:	0200000c 	andeq	r0, r0, #12
    4094:	00720601 	rsbseq	r0, r2, r1, lsl #12
    4098:	01020000 	mrseq	r0, (UNDEF: 2)
    409c:	00007008 	andeq	r7, r0, r8
    40a0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    40a4:	0000024b 	andeq	r0, r0, fp, asr #4
    40a8:	27070202 	strcs	r0, [r7, -r2, lsl #4]
    40ac:	03000000 	movweq	r0, #0
    40b0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    40b4:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    40b8:	00011807 	andeq	r1, r1, r7, lsl #16
    40bc:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    40c0:	0000021f 	andeq	r0, r0, pc, lsl r2
    40c4:	0e070802 	cdpeq	8, 0, cr0, cr7, cr2, {0}
    40c8:	02000001 	andeq	r0, r0, #1
    40cc:	02240504 	eoreq	r0, r4, #4, 10	; 0x1000000
    40d0:	04020000 	streq	r0, [r2], #-0
    40d4:	00020b07 	andeq	r0, r2, r7, lsl #22
    40d8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    40dc:	00000113 	andeq	r0, r0, r3, lsl r1
    40e0:	79080102 	stmdbvc	r8, {r1, r8}
    40e4:	04000000 	streq	r0, [r0], #-0
    40e8:	00000b68 	andeq	r0, r0, r8, ror #22
    40ec:	462c0701 	strtmi	r0, [ip], -r1, lsl #14
    40f0:	00144000 	andseq	r4, r4, r0
    40f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    40f8:	000b4105 	andeq	r4, fp, r5, lsl #2
    40fc:	410c0100 	mrsmi	r0, (UNDEF: 28)
    4100:	40000000 	andmi	r0, r0, r0
    4104:	14400046 	strbne	r0, [r0], #-70	; 0xffffffba
    4108:	01000000 	mrseq	r0, (UNDEF: 0)
    410c:	0b76049c 	bleq	1d85384 <STACK_SIZE+0x1585384>
    4110:	11010000 	mrsne	r0, (UNDEF: 1)
    4114:	40004654 	andmi	r4, r0, r4, asr r6
    4118:	00000018 	andeq	r0, r0, r8, lsl r0
    411c:	2c069c01 	stccs	12, cr9, [r6], {1}
    4120:	0100000b 	tsteq	r0, fp
    4124:	00004116 	andeq	r4, r0, r6, lsl r1
    4128:	00466c00 	subeq	r6, r6, r0, lsl #24
    412c:	00001c40 	andeq	r1, r0, r0, asr #24
    4130:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
    4134:	07000000 	streq	r0, [r0, -r0]
    4138:	18010078 	stmdane	r1, {r3, r4, r5, r6}
    413c:	00000041 	andeq	r0, r0, r1, asr #32
    4140:	04005001 	streq	r5, [r0], #-1
    4144:	00000b55 	andeq	r0, r0, r5, asr fp
    4148:	46881e01 	strmi	r1, [r8], r1, lsl #28
    414c:	00304000 	eorseq	r4, r0, r0
    4150:	9c010000 	stcls	0, cr0, [r1], {-0}
    4154:	000b8c08 	andeq	r8, fp, r8, lsl #24
    4158:	b8260100 	stmdalt	r6!, {r8}
    415c:	a8400046 	stmdage	r0, {r1, r2, r6}^
    4160:	01000000 	mrseq	r0, (UNDEF: 0)
    4164:	0001e59c 	muleq	r1, ip, r5
    4168:	6e650900 	cdpvs	9, 6, cr0, cr5, cr0, {0}
    416c:	41260100 	teqmi	r6, r0, lsl #2
    4170:	d4000000 	strle	r0, [r0], #-0
    4174:	0a000055 	beq	42d0 <SVC_STACK_SIZE+0x2d0>
    4178:	400046d4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    417c:	000001e5 	andeq	r0, r0, r5, ror #3
    4180:	00000123 	andeq	r0, r0, r3, lsr #2
    4184:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    4188:	010b3308 	tsteq	fp, r8, lsl #6
    418c:	00740250 	rsbseq	r0, r4, r0, asr r2
    4190:	46e80c00 	strbtmi	r0, [r8], r0, lsl #24
    4194:	01e54000 	mvneq	r4, r0
    4198:	013e0000 	teqeq	lr, r0
    419c:	010b0000 	mrseq	r0, (UNDEF: 11)
    41a0:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    41a4:	0350010b 	cmpeq	r0, #-1073741822	; 0xc0000002
    41a8:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    41ac:	0047100a 	subeq	r1, r7, sl
    41b0:	0001fb40 	andeq	pc, r1, r0, asr #22
    41b4:	00015c00 	andeq	r5, r1, r0, lsl #24
    41b8:	52010b00 	andpl	r0, r1, #0, 22
    41bc:	010b3001 	tsteq	fp, r1
    41c0:	33080251 	movwcc	r0, #33361	; 0x8251
    41c4:	0150010b 	cmpeq	r0, fp, lsl #2
    41c8:	1c0a0030 	stcne	0, cr0, [sl], {48}	; 0x30
    41cc:	16400047 	strbne	r0, [r0], -r7, asr #32
    41d0:	75000002 	strvc	r0, [r0, #-2]
    41d4:	0b000001 	bleq	41e0 <SVC_STACK_SIZE+0x1e0>
    41d8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    41dc:	50010b33 	andpl	r0, r1, r3, lsr fp
    41e0:	0a003001 	beq	101ec <IRQ_STACK_SIZE+0x81ec>
    41e4:	4000472c 	andmi	r4, r0, ip, lsr #14
    41e8:	0000022c 	andeq	r0, r0, ip, lsr #4
    41ec:	00000193 	muleq	r0, r3, r1
    41f0:	0152010b 	cmpeq	r2, fp, lsl #2
    41f4:	51010b31 	tstpl	r1, r1, lsr fp
    41f8:	0b330802 	bleq	cc6208 <STACK_SIZE+0x4c6208>
    41fc:	30015001 	andcc	r5, r1, r1
    4200:	473c0a00 	ldrmi	r0, [ip, -r0, lsl #20]!
    4204:	01fb4000 	mvnseq	r4, r0
    4208:	01b10000 			; <UNDEFINED> instruction: 0x01b10000
    420c:	010b0000 	mrseq	r0, (UNDEF: 11)
    4210:	0b300152 	bleq	c04760 <STACK_SIZE+0x404760>
    4214:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4218:	50010b34 	andpl	r0, r1, r4, lsr fp
    421c:	0a003001 	beq	10228 <IRQ_STACK_SIZE+0x8228>
    4220:	40004748 	andmi	r4, r0, r8, asr #14
    4224:	00000216 	andeq	r0, r0, r6, lsl r2
    4228:	000001ca 	andeq	r0, r0, sl, asr #3
    422c:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    4230:	010b3408 	tsteq	fp, r8, lsl #8
    4234:	00300150 	eorseq	r0, r0, r0, asr r1
    4238:	0047600d 	subeq	r6, r7, sp
    423c:	00022c40 	andeq	r2, r2, r0, asr #24
    4240:	52010b00 	andpl	r0, r1, #0, 22
    4244:	010b3101 	tsteq	fp, r1, lsl #2
    4248:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    424c:	0150010b 	cmpeq	r0, fp, lsl #2
    4250:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    4254:	00000745 	andeq	r0, r0, r5, asr #14
    4258:	01fb4702 	mvnseq	r4, r2, lsl #14
    425c:	410f0000 	mrsmi	r0, CPSR
    4260:	0f000000 	svceq	0x00000000
    4264:	00000041 	andeq	r0, r0, r1, asr #32
    4268:	07210e00 	streq	r0, [r1, -r0, lsl #28]!
    426c:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    4270:	00000216 	andeq	r0, r0, r6, lsl r2
    4274:	0000410f 	andeq	r4, r0, pc, lsl #2
    4278:	00410f00 	subeq	r0, r1, r0, lsl #30
    427c:	410f0000 	mrsmi	r0, CPSR
    4280:	00000000 	andeq	r0, r0, r0
    4284:	0007930e 	andeq	r9, r7, lr, lsl #6
    4288:	2c460200 	sfmcs	f0, 2, [r6], {-0}
    428c:	0f000002 	svceq	0x00000002
    4290:	00000041 	andeq	r0, r0, r1, asr #32
    4294:	0000410f 	andeq	r4, r0, pc, lsl #2
    4298:	5b100000 	blpl	4042a0 <IRQ_STACK_SIZE+0x3fc2a0>
    429c:	02000007 	andeq	r0, r0, #7
    42a0:	00410f4a 	subeq	r0, r1, sl, asr #30
    42a4:	410f0000 	mrsmi	r0, CPSR
    42a8:	0f000000 	svceq	0x00000000
    42ac:	00000041 	andeq	r0, r0, r1, asr #32
    42b0:	00d30000 	sbcseq	r0, r3, r0
    42b4:	00040000 	andeq	r0, r4, r0
    42b8:	00000bd6 	ldrdeq	r0, [r0], -r6
    42bc:	01520104 	cmpeq	r2, r4, lsl #2
    42c0:	b0010000 	andlt	r0, r1, r0
    42c4:	2500000b 	strcs	r0, [r0, #-11]
    42c8:	60000001 	andvs	r0, r0, r1
    42cc:	40400047 	submi	r0, r0, r7, asr #32
    42d0:	fd000000 	stc2	0, cr0, [r0, #-0]
    42d4:	0200000c 	andeq	r0, r0, #12
    42d8:	00720601 	rsbseq	r0, r2, r1, lsl #12
    42dc:	01020000 	mrseq	r0, (UNDEF: 2)
    42e0:	00007008 	andeq	r7, r0, r8
    42e4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    42e8:	0000024b 	andeq	r0, r0, fp, asr #4
    42ec:	27070202 	strcs	r0, [r7, -r2, lsl #4]
    42f0:	03000000 	movweq	r0, #0
    42f4:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    42f8:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    42fc:	00011807 	andeq	r1, r1, r7, lsl #16
    4300:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    4304:	0000021f 	andeq	r0, r0, pc, lsl r2
    4308:	0e070802 	cdpeq	8, 0, cr0, cr7, cr2, {0}
    430c:	02000001 	andeq	r0, r0, #1
    4310:	02240504 	eoreq	r0, r4, #4, 10	; 0x1000000
    4314:	04020000 	streq	r0, [r2], #-0
    4318:	00020b07 	andeq	r0, r2, r7, lsl #22
    431c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4320:	00000113 	andeq	r0, r0, r3, lsl r1
    4324:	79080102 	stmdbvc	r8, {r1, r8}
    4328:	04000000 	streq	r0, [r0], #-0
    432c:	00000b9b 	muleq	r0, fp, fp
    4330:	91010901 	tstls	r1, r1, lsl #18
    4334:	05000000 	streq	r0, [r0, #-0]
    4338:	0064656c 	rsbeq	r6, r4, ip, ror #10
    433c:	00410901 	subeq	r0, r1, r1, lsl #18
    4340:	06000000 	streq	r0, [r0], -r0
    4344:	00000ba7 	andeq	r0, r0, r7, lsr #23
    4348:	47600301 	strbmi	r0, [r0, -r1, lsl #6]!
    434c:	00244000 	eoreq	r4, r4, r0
    4350:	9c010000 	stcls	0, cr0, [r1], {-0}
    4354:	000000bd 	strheq	r0, [r0], -sp
    4358:	00007907 	andeq	r7, r0, r7, lsl #18
    435c:	00477400 	subeq	r7, r7, r0, lsl #8
    4360:	00001040 	andeq	r1, r0, r0, asr #32
    4364:	08060100 	stmdaeq	r6, {r8}
    4368:	00000085 	andeq	r0, r0, r5, lsl #1
    436c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4370:	00000079 	andeq	r0, r0, r9, ror r0
    4374:	40004784 	andmi	r4, r0, r4, lsl #15
    4378:	0000001c 	andeq	r0, r0, ip, lsl r0
    437c:	850a9c01 	strhi	r9, [sl, #-3073]	; 0xfffff3ff
    4380:	2f000000 	svccs	0x00000000
    4384:	00000056 	andeq	r0, r0, r6, asr r0
    4388:	00049a00 	andeq	r9, r4, r0, lsl #20
    438c:	6b000400 	blvs	5394 <SVC_STACK_SIZE+0x1394>
    4390:	0400000c 	streq	r0, [r0], #-12
    4394:	00015201 	andeq	r5, r1, r1, lsl #4
    4398:	0be00100 	bleq	ff8047a0 <PCB_BASE_APP1+0xbad045a0>
    439c:	01250000 	teqeq	r5, r0
    43a0:	47a00000 	strmi	r0, [r0, r0]!
    43a4:	01684000 	cmneq	r8, r0
    43a8:	0d340000 	ldceq	0, cr0, [r4, #-0]
    43ac:	01020000 	mrseq	r0, (UNDEF: 2)
    43b0:	00007206 	andeq	r7, r0, r6, lsl #4
    43b4:	08010200 	stmdaeq	r1, {r9}
    43b8:	00000070 	andeq	r0, r0, r0, ror r0
    43bc:	4b050202 	blmi	144bcc <IRQ_STACK_SIZE+0x13cbcc>
    43c0:	02000002 	andeq	r0, r0, #2
    43c4:	00270702 	eoreq	r0, r7, r2, lsl #14
    43c8:	04030000 	streq	r0, [r3], #-0
    43cc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    43d0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    43d4:	00000118 	andeq	r0, r0, r8, lsl r1
    43d8:	1f050802 	svcne	0x00050802
    43dc:	02000002 	andeq	r0, r0, #2
    43e0:	010e0708 	tsteq	lr, r8, lsl #14
    43e4:	04020000 	streq	r0, [r2], #-0
    43e8:	00022405 	andeq	r2, r2, r5, lsl #8
    43ec:	07040200 	streq	r0, [r4, -r0, lsl #4]
    43f0:	0000020b 	andeq	r0, r0, fp, lsl #4
    43f4:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    43f8:	00011307 	andeq	r1, r1, r7, lsl #6
    43fc:	08010200 	stmdaeq	r1, {r9}
    4400:	00000079 	andeq	r0, r0, r9, ror r0
    4404:	00810405 	addeq	r0, r1, r5, lsl #8
    4408:	74060000 	strvc	r0, [r6], #-0
    440c:	07000000 	streq	r0, [r0, -r0]
    4410:	ef5a0220 	svc	0x005a0220
    4414:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4418:	00000ae7 	andeq	r0, r0, r7, ror #21
    441c:	00485b02 	subeq	r5, r8, r2, lsl #22
    4420:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4424:	00000aec 	andeq	r0, r0, ip, ror #21
    4428:	00485c02 	subeq	r5, r8, r2, lsl #24
    442c:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    4430:	00000863 	andeq	r0, r0, r3, ror #16
    4434:	00485d02 	subeq	r5, r8, r2, lsl #26
    4438:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    443c:	0000086b 	andeq	r0, r0, fp, ror #16
    4440:	00485e02 	subeq	r5, r8, r2, lsl #28
    4444:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    4448:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    444c:	00485f02 	subeq	r5, r8, r2, lsl #30
    4450:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    4454:	000009c4 	andeq	r0, r0, r4, asr #19
    4458:	00486002 	subeq	r6, r8, r2
    445c:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    4460:	000008e2 	andeq	r0, r0, r2, ror #17
    4464:	00486102 	subeq	r6, r8, r2, lsl #2
    4468:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    446c:	00000a89 	andeq	r0, r0, r9, lsl #21
    4470:	00486202 	subeq	r6, r8, r2, lsl #4
    4474:	001c0000 	andseq	r0, ip, r0
    4478:	00096a09 	andeq	r6, r9, r9, lsl #20
    447c:	86630200 	strbthi	r0, [r3], -r0, lsl #4
    4480:	0a000000 	beq	4488 <SVC_STACK_SIZE+0x488>
    4484:	00000be7 	andeq	r0, r0, r7, ror #23
    4488:	47a01101 	strmi	r1, [r0, r1, lsl #2]!
    448c:	004c4000 	subeq	r4, ip, r0
    4490:	9c010000 	stcls	0, cr0, [r1], {-0}
    4494:	00000165 	andeq	r0, r0, r5, ror #2
    4498:	000bf00b 	andeq	pc, fp, fp
    449c:	48110100 	ldmdami	r1, {r8}
    44a0:	50000000 	andpl	r0, r0, r0
    44a4:	0b000056 	bleq	4604 <SVC_STACK_SIZE+0x604>
    44a8:	00000a5d 	andeq	r0, r0, sp, asr sl
    44ac:	00481101 	subeq	r1, r8, r1, lsl #2
    44b0:	56710000 	ldrbtpl	r0, [r1], -r0
    44b4:	a00b0000 	andge	r0, fp, r0
    44b8:	01000000 	mrseq	r0, (UNDEF: 0)
    44bc:	00004811 	andeq	r4, r0, r1, lsl r8
    44c0:	0056ae00 	subseq	sl, r6, r0, lsl #28
    44c4:	00690c00 	rsbeq	r0, r9, r0, lsl #24
    44c8:	00411301 	subeq	r1, r1, r1, lsl #6
    44cc:	56cc0000 	strbpl	r0, [ip], r0
    44d0:	dc0d0000 	stcle	0, cr0, [sp], {-0}
    44d4:	27400047 	strbcs	r0, [r0, -r7, asr #32]
    44d8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    44dc:	75025201 	strvc	r5, [r2, #-513]	; 0xfffffdff
    44e0:	51010e00 	tstpl	r1, r0, lsl #28
    44e4:	010e3101 	tsteq	lr, r1, lsl #2
    44e8:	7f740250 	svcvc	0x00740250
    44ec:	bf0a0000 	svclt	0x000a0000
    44f0:	0100000b 	tsteq	r0, fp
    44f4:	0047ec1c 	subeq	lr, r7, ip, lsl ip
    44f8:	00011c40 	andeq	r1, r1, r0, asr #24
    44fc:	0c9c0100 	ldfeqs	f0, [ip], {0}
    4500:	0f000003 	svceq	0x00000003
    4504:	40004800 	andmi	r4, r0, r0, lsl #16
    4508:	00000342 	andeq	r0, r0, r2, asr #6
    450c:	00480c0f 	subeq	r0, r8, pc, lsl #24
    4510:	00034940 	andeq	r4, r3, r0, asr #18
    4514:	48100f00 	ldmdami	r0, {r8, r9, sl, fp}
    4518:	035a4000 	cmpeq	sl, #0
    451c:	140f0000 	strne	r0, [pc], #-0	; 4524 <SVC_STACK_SIZE+0x524>
    4520:	61400048 	cmpvs	r0, r8, asr #32
    4524:	0f000003 	svceq	0x00000003
    4528:	40004818 	andmi	r4, r0, r8, lsl r8
    452c:	00000368 	andeq	r0, r0, r8, ror #6
    4530:	00482410 	subeq	r2, r8, r0, lsl r4
    4534:	00036f40 	andeq	r6, r3, r0, asr #30
    4538:	0001be00 	andeq	fp, r1, r0, lsl #28
    453c:	50010e00 	andpl	r0, r1, r0, lsl #28
    4540:	763c0305 	ldrtvc	r0, [ip], -r5, lsl #6
    4544:	0f004001 	svceq	0x00004001
    4548:	40004860 	andmi	r4, r0, r0, ror #16
    454c:	00000381 	andeq	r0, r0, r1, lsl #7
    4550:	00486c10 	subeq	r6, r8, r0, lsl ip
    4554:	00038840 	andeq	r8, r3, r0, asr #16
    4558:	0001e000 	andeq	lr, r1, r0
    455c:	51010e00 	tstpl	r1, r0, lsl #28
    4560:	010e3101 	tsteq	lr, r1, lsl #2
    4564:	00740250 	rsbseq	r0, r4, r0, asr r2
    4568:	48741000 	ldmdami	r4!, {ip}^
    456c:	039e4000 	orrseq	r4, lr, #0
    4570:	01f30000 	mvnseq	r0, r0
    4574:	010e0000 	mrseq	r0, (UNDEF: 14)
    4578:	00380150 	eorseq	r0, r8, r0, asr r1
    457c:	00488010 	subeq	r8, r8, r0, lsl r0
    4580:	0003af40 	andeq	sl, r3, r0, asr #30
    4584:	00020d00 	andeq	r0, r2, r0, lsl #26
    4588:	51010e00 	tstpl	r1, r0, lsl #28
    458c:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    4590:	74025001 	strvc	r5, [r2], #-1
    4594:	8c100000 	ldchi	0, cr0, [r0], {-0}
    4598:	c5400048 	strbgt	r0, [r0, #-72]	; 0xffffffb8
    459c:	27000003 	strcs	r0, [r0, -r3]
    45a0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    45a4:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    45a8:	50010e00 	andpl	r0, r1, r0, lsl #28
    45ac:	00007402 	andeq	r7, r0, r2, lsl #8
    45b0:	00489410 	subeq	r9, r8, r0, lsl r4
    45b4:	0003db40 	andeq	sp, r3, r0, asr #22
    45b8:	00023c00 	andeq	r3, r2, r0, lsl #24
    45bc:	50010e00 	andpl	r0, r1, r0, lsl #28
    45c0:	07e00a03 	strbeq	r0, [r0, r3, lsl #20]!
    45c4:	48a01000 	stmiami	r0!, {ip}
    45c8:	03ec4000 	mvneq	r4, #0
    45cc:	02550000 	subseq	r0, r5, #0
    45d0:	010e0000 	mrseq	r0, (UNDEF: 14)
    45d4:	0e310151 	mrceq	1, 1, r0, cr1, cr1, {2}
    45d8:	74025001 	strvc	r5, [r2], #-1
    45dc:	ac100000 	ldcge	0, cr0, [r0], {-0}
    45e0:	02400048 	subeq	r0, r0, #72	; 0x48
    45e4:	6f000004 	svcvs	0x00000004
    45e8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    45ec:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    45f0:	50010eff 	strdpl	r0, [r1], -pc	; <UNPREDICTABLE>
    45f4:	00007402 	andeq	r7, r0, r2, lsl #8
    45f8:	0048b410 	subeq	fp, r8, r0, lsl r4
    45fc:	00041840 	andeq	r1, r4, r0, asr #16
    4600:	00028200 	andeq	r8, r2, r0, lsl #4
    4604:	50010e00 	andpl	r0, r1, r0, lsl #28
    4608:	10003101 	andne	r3, r0, r1, lsl #2
    460c:	400048bc 			; <UNDEFINED> instruction: 0x400048bc
    4610:	00000429 	andeq	r0, r0, r9, lsr #8
    4614:	00000295 	muleq	r0, r5, r2
    4618:	0150010e 	cmpeq	r0, lr, lsl #2
    461c:	c00f0031 	andgt	r0, pc, r1, lsr r0	; <UNPREDICTABLE>
    4620:	3a400048 	bcc	1004748 <STACK_SIZE+0x804748>
    4624:	10000004 	andne	r0, r0, r4
    4628:	400048cc 	andmi	r4, r0, ip, asr #17
    462c:	0000036f 	andeq	r0, r0, pc, ror #6
    4630:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    4634:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
    4638:	01764c03 	cmneq	r6, r3, lsl #24
    463c:	dc100040 	ldcle	0, cr0, [r0], {64}	; 0x40
    4640:	45400048 	strbmi	r0, [r0, #-72]	; 0xffffffb8
    4644:	d4000004 	strle	r0, [r0], #-4
    4648:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    464c:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    4650:	51010e00 	tstpl	r1, r0, lsl #28
    4654:	0e007402 	cdpeq	4, 0, cr7, cr0, cr2, {0}
    4658:	31015001 	tstcc	r1, r1
    465c:	48e81000 	stmiami	r8!, {ip}^
    4660:	04604000 	strbteq	r4, [r0], #-0
    4664:	02ee0000 	rsceq	r0, lr, #0
    4668:	010e0000 	mrseq	r0, (UNDEF: 14)
    466c:	e80a0351 	stmda	sl, {r0, r4, r6, r8, r9}
    4670:	50010e03 	andpl	r0, r1, r3, lsl #28
    4674:	10003101 	andne	r3, r0, r1, lsl #2
    4678:	400048f0 	strdmi	r4, [r0], -r0
    467c:	00000476 	andeq	r0, r0, r6, ror r4
    4680:	00000302 	andeq	r0, r0, r2, lsl #6
    4684:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
    4688:	0f000074 	svceq	0x00000074
    468c:	40004904 	andmi	r4, r0, r4, lsl #18
    4690:	0000048b 	andeq	r0, r0, fp, lsl #9
    4694:	00ef1100 	rsceq	r1, pc, r0, lsl #2
    4698:	031c0000 	tsteq	ip, #0
    469c:	64120000 	ldrvs	r0, [r2], #-0
    46a0:	04000000 	streq	r0, [r0], #-0
    46a4:	08441300 	stmdaeq	r4, {r8, r9, ip}^
    46a8:	04010000 	streq	r0, [r1], #-0
    46ac:	0000030c 	andeq	r0, r0, ip, lsl #6
    46b0:	000bf714 	andeq	pc, fp, r4, lsl r7	; <UNPREDICTABLE>
    46b4:	42540200 	subsmi	r0, r4, #0, 4
    46b8:	15000003 	strne	r0, [r0, #-3]
    46bc:	00000041 	andeq	r0, r0, r1, asr #32
    46c0:	00004115 	andeq	r4, r0, r5, lsl r1
    46c4:	006b1500 	rsbeq	r1, fp, r0, lsl #10
    46c8:	16000000 	strne	r0, [r0], -r0
    46cc:	0000038b 	andeq	r0, r0, fp, lsl #7
    46d0:	c4147f03 	ldrgt	r7, [r4], #-3843	; 0xfffff0fd
    46d4:	0200000b 	andeq	r0, r0, #11
    46d8:	00035a20 	andeq	r5, r3, r0, lsr #20
    46dc:	00411500 	subeq	r1, r1, r0, lsl #10
    46e0:	16000000 	strne	r0, [r0], -r0
    46e4:	00000ba7 	andeq	r0, r0, r7, lsr #23
    46e8:	55161902 	ldrpl	r1, [r6, #-2306]	; 0xfffff6fe
    46ec:	0200000b 	andeq	r0, r0, #11
    46f0:	0b681641 	bleq	1a09ffc <STACK_SIZE+0x1209ffc>
    46f4:	3d020000 	stccc	0, cr0, [r2, #-0]
    46f8:	00029214 	andeq	r9, r2, r4, lsl r2
    46fc:	81230200 	teqhi	r3, r0, lsl #4
    4700:	15000003 	strne	r0, [r0, #-3]
    4704:	0000007b 	andeq	r0, r0, fp, ror r0
    4708:	d1160017 	tstle	r6, r7, lsl r0
    470c:	02000009 	andeq	r0, r0, #9
    4710:	08781478 	ldmdaeq	r8!, {r3, r4, r5, r6, sl, ip}^
    4714:	79020000 	stmdbvc	r2, {}	; <UNPREDICTABLE>
    4718:	0000039e 	muleq	r0, lr, r3
    471c:	00004115 	andeq	r4, r0, r5, lsl r1
    4720:	00411500 	subeq	r1, r1, r0, lsl #10
    4724:	14000000 	strne	r0, [r0], #-0
    4728:	0000090c 	andeq	r0, r0, ip, lsl #18
    472c:	03af8502 			; <UNDEFINED> instruction: 0x03af8502
    4730:	41150000 	tstmi	r5, r0
    4734:	00000000 	andeq	r0, r0, r0
    4738:	000ac714 	andeq	ip, sl, r4, lsl r7
    473c:	c5820200 	strgt	r0, [r2, #512]	; 0x200
    4740:	15000003 	strne	r0, [r0, #-3]
    4744:	00000041 	andeq	r0, r0, r1, asr #32
    4748:	00004115 	andeq	r4, r0, r5, lsl r1
    474c:	9f140000 	svcls	0x00140000
    4750:	02000008 	andeq	r0, r0, #8
    4754:	0003db81 	andeq	sp, r3, r1, lsl #23
    4758:	00411500 	subeq	r1, r1, r0, lsl #10
    475c:	41150000 	tstmi	r5, r0
    4760:	00000000 	andeq	r0, r0, r0
    4764:	00088514 	andeq	r8, r8, r4, lsl r5
    4768:	ec7e0200 	lfm	f0, 2, [lr], #-0
    476c:	15000003 	strne	r0, [r0, #-3]
    4770:	00000041 	andeq	r0, r0, r1, asr #32
    4774:	08191400 	ldmdaeq	r9, {sl, ip}
    4778:	4c020000 	stcmi	0, cr0, [r2], {-0}
    477c:	00000402 	andeq	r0, r0, r2, lsl #8
    4780:	00004115 	andeq	r4, r0, r5, lsl r1
    4784:	00411500 	subeq	r1, r1, r0, lsl #10
    4788:	14000000 	strne	r0, [r0], #-0
    478c:	000006e1 	andeq	r0, r0, r1, ror #13
    4790:	04184902 	ldreq	r4, [r8], #-2306	; 0xfffff6fe
    4794:	41150000 	tstmi	r5, r0
    4798:	15000000 	strne	r0, [r0, #-0]
    479c:	00000041 	andeq	r0, r0, r1, asr #32
    47a0:	07e81400 	strbeq	r1, [r8, r0, lsl #8]!
    47a4:	45020000 	strmi	r0, [r2, #-0]
    47a8:	00000429 	andeq	r0, r0, r9, lsr #8
    47ac:	00004115 	andeq	r4, r0, r5, lsl r1
    47b0:	8c140000 	ldchi	0, cr0, [r4], {-0}
    47b4:	0200000b 	andeq	r0, r0, #11
    47b8:	00043a42 	andeq	r3, r4, r2, asr #20
    47bc:	00411500 	subeq	r1, r1, r0, lsl #10
    47c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    47c4:	000002cf 	andeq	r0, r0, pc, asr #5
    47c8:	00410304 	subeq	r0, r1, r4, lsl #6
    47cc:	06140000 	ldreq	r0, [r4], -r0
    47d0:	0200000c 	andeq	r0, r0, #12
    47d4:	00046027 	andeq	r6, r4, r7, lsr #32
    47d8:	00411500 	subeq	r1, r1, r0, lsl #10
    47dc:	41150000 	tstmi	r5, r0
    47e0:	15000000 	strne	r0, [r0, #-0]
    47e4:	00000041 	andeq	r0, r0, r1, asr #32
    47e8:	0bcf1400 	bleq	ff3c97f0 <PCB_BASE_APP1+0xba8c95f0>
    47ec:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
    47f0:	00000476 	andeq	r0, r0, r6, ror r4
    47f4:	00004115 	andeq	r4, r0, r5, lsl r1
    47f8:	00411500 	subeq	r1, r1, r0, lsl #10
    47fc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    4800:	0000005b 	andeq	r0, r0, fp, asr r0
    4804:	00411605 	subeq	r1, r1, r5, lsl #12
    4808:	048b0000 	streq	r0, [fp], #0
    480c:	41150000 	tstmi	r5, r0
    4810:	00000000 	andeq	r0, r0, r0
    4814:	000bb61a 	andeq	fp, fp, sl, lsl r6
    4818:	15320200 	ldrne	r0, [r2, #-512]!	; 0xfffffe00
    481c:	00000048 	andeq	r0, r0, r8, asr #32
    4820:	00004815 	andeq	r4, r0, r5, lsl r8
    4824:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    4828:	04000001 	streq	r0, [r0], #-1
    482c:	000dc800 	andeq	ip, sp, r0, lsl #16
    4830:	52010400 	andpl	r0, r1, #0, 8
    4834:	01000001 	tsteq	r0, r1
    4838:	00000c3c 	andeq	r0, r0, ip, lsr ip
    483c:	00000125 	andeq	r0, r0, r5, lsr #2
    4840:	40004908 	andmi	r4, r0, r8, lsl #18
    4844:	000000b4 	strheq	r0, [r0], -r4
    4848:	00000dfb 	strdeq	r0, [r0], -fp
    484c:	72060102 	andvc	r0, r6, #-2147483648	; 0x80000000
    4850:	02000000 	andeq	r0, r0, #0
    4854:	00700801 	rsbseq	r0, r0, r1, lsl #16
    4858:	02020000 	andeq	r0, r2, #0
    485c:	00024b05 	andeq	r4, r2, r5, lsl #22
    4860:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4864:	00000027 	andeq	r0, r0, r7, lsr #32
    4868:	69050403 	stmdbvs	r5, {r0, r1, sl}
    486c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4870:	01180704 	tsteq	r8, r4, lsl #14
    4874:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4878:	00021f05 	andeq	r1, r2, r5, lsl #30
    487c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4880:	0000010e 	andeq	r0, r0, lr, lsl #2
    4884:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
    4888:	02000002 	andeq	r0, r0, #2
    488c:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
    4890:	04020000 	streq	r0, [r2], #-0
    4894:	00011307 	andeq	r1, r1, r7, lsl #6
    4898:	78040400 	stmdavc	r4, {sl}
    489c:	02000000 	andeq	r0, r0, #0
    48a0:	00790801 	rsbseq	r0, r9, r1, lsl #16
    48a4:	46050000 	strmi	r0, [r5], -r0
    48a8:	0200000c 	andeq	r0, r0, #12
    48ac:	00007292 	muleq	r0, r2, r2
    48b0:	0c170600 	ldceq	6, cr0, [r7], {-0}
    48b4:	0a010000 	beq	448bc <IRQ_STACK_SIZE+0x3c8bc>
    48b8:	0000007f 	andeq	r0, r0, pc, ror r0
    48bc:	40004908 	andmi	r4, r0, r8, lsl #18
    48c0:	0000004c 	andeq	r0, r0, ip, asr #32
    48c4:	00cf9c01 	sbceq	r9, pc, r1, lsl #24
    48c8:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
    48cc:	0100636e 	tsteq	r0, lr, ror #6
    48d0:	0000410a 	andeq	r4, r0, sl, lsl #2
    48d4:	00570d00 	subseq	r0, r7, r0, lsl #26
    48d8:	0c620800 	stcleq	8, cr0, [r2], #-0
    48dc:	0c010000 	stceq	0, cr0, [r1], {-0}
    48e0:	0000007f 	andeq	r0, r0, pc, ror r0
    48e4:	0000573b 	andeq	r5, r0, fp, lsr r7
    48e8:	000c6b09 	andeq	r6, ip, r9, lsl #22
    48ec:	7f0d0100 	svcvc	0x000d0100
    48f0:	01000000 	mrseq	r0, (UNDEF: 0)
    48f4:	4e0a0051 	mcrmi	0, 0, r0, cr10, cr1, {2}
    48f8:	0100000c 	tsteq	r0, ip
    48fc:	0000481a 	andeq	r4, r0, sl, lsl r8
    4900:	00495400 	subeq	r5, r9, r0, lsl #8
    4904:	00000840 	andeq	r0, r0, r0, asr #16
    4908:	0a9c0100 	beq	fe704d10 <PCB_BASE_APP1+0xb9c04b10>
    490c:	00000c2c 	andeq	r0, r0, ip, lsr #24
    4910:	00481f01 	subeq	r1, r8, r1, lsl #30
    4914:	495c0000 	ldmdbmi	ip, {}^	; <UNPREDICTABLE>
    4918:	000c4000 	andeq	r4, ip, r0
    491c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4920:	000c740a 	andeq	r7, ip, sl, lsl #8
    4924:	48240100 	stmdami	r4!, {r8}
    4928:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    492c:	10400049 	subne	r0, r0, r9, asr #32
    4930:	01000000 	mrseq	r0, (UNDEF: 0)
    4934:	0c1d0a9c 	ldceq	10, cr0, [sp], {156}	; 0x9c
    4938:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    493c:	00000048 	andeq	r0, r0, r8, asr #32
    4940:	40004978 	andmi	r4, r0, r8, ror r9
    4944:	0000000c 	andeq	r0, r0, ip
    4948:	d60b9c01 	strle	r9, [fp], -r1, lsl #24
    494c:	0100000d 	tsteq	r0, sp
    4950:	0049842e 	subeq	r8, r9, lr, lsr #8
    4954:	00003840 	andeq	r3, r0, r0, asr #16
    4958:	509c0100 	addspl	r0, ip, r0, lsl #2
    495c:	0c000001 	stceq	0, cr0, [r0], {1}
    4960:	2e010076 	mcrcs	0, 0, r0, cr1, cr6, {3}
    4964:	00000048 	andeq	r0, r0, r8, asr #32
    4968:	690d5001 	stmdbvs	sp, {r0, ip, lr}
    496c:	50300100 	eorspl	r0, r0, r0, lsl #2
    4970:	02000001 	andeq	r0, r0, #1
    4974:	0e007c91 	mcreq	12, 0, r7, cr0, cr1, {4}
    4978:	00000041 	andeq	r0, r0, r1, asr #32
    497c:	000c5d09 	andeq	r5, ip, r9, lsl #26
    4980:	7f080100 	svcvc	0x00080100
    4984:	05000000 	streq	r0, [r0, #-0]
    4988:	01838803 	orreq	r8, r3, r3, lsl #16
    498c:	0c820f40 	stceq	15, cr0, [r2], {64}	; 0x40
    4990:	07010000 	streq	r0, [r1, -r0]
    4994:	0000002c 	andeq	r0, r0, ip, lsr #32
    4998:	00068f00 	andeq	r8, r6, r0, lsl #30
    499c:	bb000400 	bllt	59a4 <SVC_STACK_SIZE+0x19a4>
    49a0:	0400000e 	streq	r0, [r0], #-14
    49a4:	00015201 	andeq	r5, r1, r1, lsl #4
    49a8:	0d0b0100 	stfeqs	f0, [fp, #-0]
    49ac:	01250000 	teqeq	r5, r0
    49b0:	49bc0000 	ldmibmi	ip!, {}	; <UNPREDICTABLE>
    49b4:	0cc04000 	stcleq	0, cr4, [r0], {0}
    49b8:	0e9c0000 	cdpeq	0, 9, cr0, cr12, cr0, {0}
    49bc:	01020000 	mrseq	r0, (UNDEF: 2)
    49c0:	00007206 	andeq	r7, r0, r6, lsl #4
    49c4:	08010200 	stmdaeq	r1, {r9}
    49c8:	00000070 	andeq	r0, r0, r0, ror r0
    49cc:	4b050202 	blmi	1451dc <IRQ_STACK_SIZE+0x13d1dc>
    49d0:	02000002 	andeq	r0, r0, #2
    49d4:	00270702 	eoreq	r0, r7, r2, lsl #14
    49d8:	04030000 	streq	r0, [r3], #-0
    49dc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    49e0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    49e4:	00000118 	andeq	r0, r0, r8, lsl r1
    49e8:	1f050802 	svcne	0x00050802
    49ec:	02000002 	andeq	r0, r0, #2
    49f0:	010e0708 	tsteq	lr, r8, lsl #14
    49f4:	04020000 	streq	r0, [r2], #-0
    49f8:	00022405 	andeq	r2, r2, r5, lsl #8
    49fc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4a00:	0000020b 	andeq	r0, r0, fp, lsl #4
    4a04:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    4a08:	00011307 	andeq	r1, r1, r7, lsl #6
    4a0c:	08010200 	stmdaeq	r1, {r9}
    4a10:	00000079 	andeq	r0, r0, r9, ror r0
    4a14:	000d1205 	andeq	r1, sp, r5, lsl #4
    4a18:	01410100 	mrseq	r0, (UNDEF: 81)
    4a1c:	000cf706 	andeq	pc, ip, r6, lsl #14
    4a20:	01700100 	cmneq	r0, r0, lsl #2
    4a24:	0000009b 	muleq	r0, fp, r0
    4a28:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    4a2c:	41720100 	cmnmi	r2, r0, lsl #2
    4a30:	00000000 	andeq	r0, r0, r0
    4a34:	000d6305 	andeq	r6, sp, r5, lsl #6
    4a38:	01480100 	mrseq	r0, (UNDEF: 88)
    4a3c:	000c8f06 	andeq	r8, ip, r6, lsl #30
    4a40:	01550100 	cmpeq	r5, r0, lsl #2
    4a44:	000000bb 	strheq	r0, [r0], -fp
    4a48:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    4a4c:	41570100 	cmpmi	r7, r0, lsl #2
    4a50:	00000000 	andeq	r0, r0, r0
    4a54:	000d4805 	andeq	r4, sp, r5, lsl #16
    4a58:	01fe0100 	mvnseq	r0, r0, lsl #2
    4a5c:	000d7508 	andeq	r7, sp, r8, lsl #10
    4a60:	bc260100 	stflts	f0, [r6], #-0
    4a64:	a8400049 	stmdage	r0, {r0, r3, r6}^
    4a68:	01000000 	mrseq	r0, (UNDEF: 0)
    4a6c:	0000e89c 	muleq	r0, ip, r8
    4a70:	007b0900 	rsbseq	r0, fp, r0, lsl #18
    4a74:	49bc0000 	ldmibmi	ip!, {}	; <UNPREDICTABLE>
    4a78:	0f084000 	svceq	0x00084000
    4a7c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    4a80:	0d9e0a00 	vldreq	s0, [lr]
    4a84:	7b010000 	blvc	44a8c <IRQ_STACK_SIZE+0x3ca8c>
    4a88:	00000048 	andeq	r0, r0, r8, asr #32
    4a8c:	00010401 	andeq	r0, r1, r1, lsl #8
    4a90:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4a94:	7d010064 	stcvc	0, cr0, [r1, #-400]	; 0xfffffe70
    4a98:	00000041 	andeq	r0, r0, r1, asr #32
    4a9c:	0ca90600 	stceq	6, cr0, [r9]
    4aa0:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    4aa4:	00011c01 	andeq	r1, r1, r1, lsl #24
    4aa8:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4aac:	8b010064 	blhi	44c44 <IRQ_STACK_SIZE+0x3cc44>
    4ab0:	00000041 	andeq	r0, r0, r1, asr #32
    4ab4:	0cb30a00 	vldmiaeq	r3!, {s0-s-1}
    4ab8:	96010000 	strls	r0, [r1], -r0
    4abc:	00000048 	andeq	r0, r0, r8, asr #32
    4ac0:	00013801 	andeq	r3, r1, r1, lsl #16
    4ac4:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4ac8:	98010064 	stmdals	r1, {r2, r5, r6}
    4acc:	00000041 	andeq	r0, r0, r1, asr #32
    4ad0:	0cbd0600 	ldceq	6, cr0, [sp]
    4ad4:	a6010000 	strge	r0, [r1], -r0
    4ad8:	00015a01 	andeq	r5, r1, r1, lsl #20
    4adc:	6e650b00 	vmulvs.f64	d16, d5, d0
    4ae0:	48a60100 	stmiami	r6!, {r8}
    4ae4:	07000000 	streq	r0, [r0, -r0]
    4ae8:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4aec:	0041a801 	subeq	sl, r1, r1, lsl #16
    4af0:	06000000 	streq	r0, [r0], -r0
    4af4:	00000d31 	andeq	r0, r0, r1, lsr sp
    4af8:	7201be01 	andvc	fp, r1, #1, 28
    4afc:	07000001 	streq	r0, [r0, -r1]
    4b00:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4b04:	0041c001 	subeq	ip, r1, r1
    4b08:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4b0c:	00000d8f 	andeq	r0, r0, pc, lsl #27
    4b10:	4a643001 	bmi	1910b1c <STACK_SIZE+0x1110b1c>
    4b14:	03104000 	tsteq	r0, #0
    4b18:	9c010000 	stcls	0, cr0, [r1], {-0}
    4b1c:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    4b20:	00009b09 	andeq	r9, r0, r9, lsl #22
    4b24:	004a6400 	subeq	r6, sl, r0, lsl #8
    4b28:	000f4040 	andeq	r4, pc, r0, asr #32
    4b2c:	0c320100 	ldfeqs	f0, [r2], #-0
    4b30:	000000a3 	andeq	r0, r0, r3, lsr #1
    4b34:	40004aa0 	andmi	r4, r0, r0, lsr #21
    4b38:	00000f60 	andeq	r0, r0, r0, ror #30
    4b3c:	01b63701 			; <UNDEFINED> instruction: 0x01b63701
    4b40:	600d0000 	andvs	r0, sp, r0
    4b44:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
    4b48:	000000af 	andeq	r0, r0, pc, lsr #1
    4b4c:	0c000000 	stceq	0, cr0, [r0], {-0}
    4b50:	000000e8 	andeq	r0, r0, r8, ror #1
    4b54:	40004b14 	andmi	r4, r0, r4, lsl fp
    4b58:	00000f88 	andeq	r0, r0, r8, lsl #31
    4b5c:	01f03901 	mvnseq	r3, r1, lsl #18
    4b60:	880d0000 	stmdahi	sp, {}	; <UNPREDICTABLE>
    4b64:	0f00000f 	svceq	0x0000000f
    4b68:	000000f8 	strdeq	r0, [r0], -r8
    4b6c:	00008310 	andeq	r8, r0, r0, lsl r3
    4b70:	004b1c00 	subeq	r1, fp, r0, lsl #24
    4b74:	000fa840 	andeq	sl, pc, r0, asr #16
    4b78:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 4b80 <SVC_STACK_SIZE+0xb80>
    4b7c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    4b80:	00008f0f 	andeq	r8, r0, pc, lsl #30
    4b84:	00000000 	andeq	r0, r0, r0
    4b88:	01040c00 	tsteq	r4, r0, lsl #24
    4b8c:	4b980000 	blmi	fe604b94 <PCB_BASE_APP1+0xb9b04994>
    4b90:	0fc84000 	svceq	0x00c84000
    4b94:	3a010000 	bcc	44b9c <IRQ_STACK_SIZE+0x3cb9c>
    4b98:	0000020f 	andeq	r0, r0, pc, lsl #4
    4b9c:	000fc80d 	andeq	ip, pc, sp, lsl #16
    4ba0:	01100f00 	tsteq	r0, r0, lsl #30
    4ba4:	00000000 	andeq	r0, r0, r0
    4ba8:	00011c0c 	andeq	r1, r1, ip, lsl #24
    4bac:	004be800 	subeq	lr, fp, r0, lsl #16
    4bb0:	000fe040 	andeq	lr, pc, r0, asr #32
    4bb4:	2f3b0100 	svccs	0x003b0100
    4bb8:	0d000002 	stceq	0, cr0, [r0, #-8]
    4bbc:	00000fe0 	andeq	r0, r0, r0, ror #31
    4bc0:	00012c0e 	andeq	r2, r1, lr, lsl #24
    4bc4:	00000300 	andeq	r0, r0, r0, lsl #6
    4bc8:	0001380c 	andeq	r3, r1, ip, lsl #16
    4bcc:	004c4000 	subeq	r4, ip, r0
    4bd0:	00100040 	andseq	r0, r0, r0, asr #32
    4bd4:	553c0100 	ldrpl	r0, [ip, #-256]!	; 0xffffff00
    4bd8:	11000002 	tstne	r0, r2
    4bdc:	00000144 	andeq	r0, r0, r4, asr #2
    4be0:	10000d01 	andne	r0, r0, r1, lsl #26
    4be4:	4e0e0000 	cdpmi	0, 0, cr0, cr14, cr0, {0}
    4be8:	07000001 	streq	r0, [r0, -r1]
    4bec:	bb100000 	bllt	404bf4 <IRQ_STACK_SIZE+0x3fcbf4>
    4bf0:	ac000000 	stcge	0, cr0, [r0], {-0}
    4bf4:	2040004c 	subcs	r0, r0, ip, asr #32
    4bf8:	01000010 	tsteq	r0, r0, lsl r0
    4bfc:	015a123e 	cmpeq	sl, lr, lsr r2
    4c00:	4cac0000 	stcmi	0, cr0, [ip]
    4c04:	10384000 	eorsne	r4, r8, r0
    4c08:	00010000 	andeq	r0, r1, r0
    4c0c:	10380d01 	eorsne	r0, r8, r1, lsl #26
    4c10:	660e0000 	strvs	r0, [lr], -r0
    4c14:	06000001 	streq	r0, [r0], -r1
    4c18:	00008310 	andeq	r8, r0, r0, lsl r3
    4c1c:	004cac00 	subeq	sl, ip, r0, lsl #24
    4c20:	00105040 	andseq	r5, r0, r0, asr #32
    4c24:	0dc20100 	stfeqe	f0, [r2]
    4c28:	00001050 	andeq	r1, r0, r0, asr r0
    4c2c:	00008f0e 	andeq	r8, r0, lr, lsl #30
    4c30:	00003700 	andeq	r3, r0, r0, lsl #14
    4c34:	00000000 	andeq	r0, r0, r0
    4c38:	00007b13 	andeq	r7, r0, r3, lsl fp
    4c3c:	004d7400 	subeq	r7, sp, r0, lsl #8
    4c40:	00004040 	andeq	r4, r0, r0, asr #32
    4c44:	139c0100 	orrsne	r0, ip, #0, 2
    4c48:	0000009b 	muleq	r0, fp, r0
    4c4c:	40004db4 			; <UNDEFINED> instruction: 0x40004db4
    4c50:	00000044 	andeq	r0, r0, r4, asr #32
    4c54:	99149c01 	ldmdbls	r4, {r0, sl, fp, ip, pc}
    4c58:	0100000c 	tsteq	r0, ip
    4c5c:	004df850 	subeq	pc, sp, r0, asr r8	; <UNPREDICTABLE>
    4c60:	00001840 	andeq	r1, r0, r0, asr #16
    4c64:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    4c68:	000000a3 	andeq	r0, r0, r3, lsr #1
    4c6c:	40004e10 	andmi	r4, r0, r0, lsl lr
    4c70:	00000060 	andeq	r0, r0, r0, rrx
    4c74:	02e89c01 	rsceq	r9, r8, #256	; 0x100
    4c78:	af0e0000 	svcge	0x000e0000
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	0cc71600 	stcleq	6, cr1, [r7], {0}
    4c84:	61010000 	mrsvs	r0, (UNDEF: 1)
    4c88:	00000048 	andeq	r0, r0, r8, asr #32
    4c8c:	40004e70 	andmi	r4, r0, r0, ror lr
    4c90:	00000068 	andeq	r0, r0, r8, rrx
    4c94:	030e9c01 	movweq	r9, #60417	; 0xec01
    4c98:	63170000 	tstvs	r7, #0
    4c9c:	0100646d 	tsteq	r0, sp, ror #8
    4ca0:	00004163 	andeq	r4, r0, r3, ror #2
    4ca4:	15000800 	strne	r0, [r0, #-2048]	; 0xfffff800
    4ca8:	00000083 	andeq	r0, r0, r3, lsl #1
    4cac:	40004ed8 	ldrdmi	r4, [r0], -r8
    4cb0:	00000060 	andeq	r0, r0, r0, rrx
    4cb4:	03289c01 	teqeq	r8, #256	; 0x100
    4cb8:	8f0e0000 	svchi	0x000e0000
    4cbc:	37000000 	strcc	r0, [r0, -r0]
    4cc0:	00e81500 	rsceq	r1, r8, r0, lsl #10
    4cc4:	4f380000 	svcmi	0x00380000
    4cc8:	00bc4000 	adcseq	r4, ip, r0
    4ccc:	9c010000 	stcls	0, cr0, [r1], {-0}
    4cd0:	0000035e 	andeq	r0, r0, lr, asr r3
    4cd4:	0000f80e 	andeq	pc, r0, lr, lsl #16
    4cd8:	83102900 	tsthi	r0, #0, 18
    4cdc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4ce0:	7840004f 	stmdavc	r0, {r0, r1, r2, r3, r6}^
    4ce4:	01000010 	tsteq	r0, r0, lsl r0
    4ce8:	10780d7f 	rsbsne	r0, r8, pc, ror sp
    4cec:	8f0e0000 	svchi	0x000e0000
    4cf0:	37000000 	strcc	r0, [r0, -r0]
    4cf4:	15000000 	strne	r0, [r0, #-0]
    4cf8:	00000104 	andeq	r0, r0, r4, lsl #2
    4cfc:	40004ff4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    4d00:	00000068 	andeq	r0, r0, r8, rrx
    4d04:	03789c01 	cmneq	r8, #256	; 0x100
    4d08:	100e0000 	andne	r0, lr, r0
    4d0c:	02000001 	andeq	r0, r0, #1
    4d10:	011c1500 	tsteq	ip, r0, lsl #10
    4d14:	505c0000 	subspl	r0, ip, r0
    4d18:	006c4000 	rsbeq	r4, ip, r0
    4d1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d20:	00000392 	muleq	r0, r2, r3
    4d24:	00012c0e 	andeq	r2, r1, lr, lsl #24
    4d28:	15000300 	strne	r0, [r0, #-768]	; 0xfffffd00
    4d2c:	00000138 	andeq	r0, r0, r8, lsr r1
    4d30:	400050c8 	andmi	r5, r0, r8, asr #1
    4d34:	00000088 	andeq	r0, r0, r8, lsl #1
    4d38:	03b59c01 			; <UNDEFINED> instruction: 0x03b59c01
    4d3c:	44180000 	ldrmi	r0, [r8], #-0
    4d40:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    4d44:	0e000057 	mcreq	0, 0, r0, cr0, cr7, {2}
    4d48:	0000014e 	andeq	r0, r0, lr, asr #2
    4d4c:	5a150007 	bpl	544d70 <IRQ_STACK_SIZE+0x53cd70>
    4d50:	50000001 	andpl	r0, r0, r1
    4d54:	c0400051 	subgt	r0, r0, r1, asr r0
    4d58:	01000000 	mrseq	r0, (UNDEF: 0)
    4d5c:	0003eb9c 	muleq	r3, ip, fp
    4d60:	01660e00 	cmneq	r6, r0, lsl #28
    4d64:	10060000 	andne	r0, r6, r0
    4d68:	00000083 	andeq	r0, r0, r3, lsl #1
    4d6c:	40005150 	andmi	r5, r0, r0, asr r1
    4d70:	00001098 	muleq	r0, r8, r0
    4d74:	980dc201 	stmdals	sp, {r0, r9, lr, pc}
    4d78:	0e000010 	mcreq	0, 0, r0, cr0, cr0, {0}
    4d7c:	0000008f 	andeq	r0, r0, pc, lsl #1
    4d80:	00000037 	andeq	r0, r0, r7, lsr r0
    4d84:	000cd108 	andeq	sp, ip, r8, lsl #2
    4d88:	10cd0100 	sbcne	r0, sp, r0, lsl #2
    4d8c:	e0400052 	sub	r0, r0, r2, asr r0
    4d90:	01000000 	mrseq	r0, (UNDEF: 0)
    4d94:	0004949c 	muleq	r4, ip, r4
    4d98:	6e651900 	cdpvs	9, 6, cr1, cr5, cr0, {0}
    4d9c:	41cd0100 	bicmi	r0, sp, r0, lsl #2
    4da0:	6f000000 	svcvs	0x00000000
    4da4:	1a000057 	bne	4f08 <SVC_STACK_SIZE+0xf08>
    4da8:	4000527c 	andmi	r5, r0, ip, ror r2
    4dac:	0000061e 	andeq	r0, r0, lr, lsl r6
    4db0:	00000429 	andeq	r0, r0, r9, lsr #8
    4db4:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    4db8:	011b6b08 	tsteq	fp, r8, lsl #22
    4dbc:	01f30350 	mvnseq	r0, r0, asr r3
    4dc0:	bc1c0050 	ldclt	0, cr0, [ip], {80}	; 0x50
    4dc4:	34400052 	strbcc	r0, [r0], #-82	; 0xffffffae
    4dc8:	42000006 	andmi	r0, r0, #6
    4dcc:	1b000004 	blne	4de4 <SVC_STACK_SIZE+0xde4>
    4dd0:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4dd4:	50011b6b 	andpl	r1, r1, fp, ror #22
    4dd8:	1c003001 	stcne	0, cr3, [r0], {1}
    4ddc:	400052cc 	andmi	r5, r0, ip, asr #5
    4de0:	0000064a 	andeq	r0, r0, sl, asr #12
    4de4:	00000460 	andeq	r0, r0, r0, ror #8
    4de8:	0152011b 	cmpeq	r2, fp, lsl r1
    4dec:	51011b30 	tstpl	r1, r0, lsr fp
    4df0:	1b6b0802 	blne	1ac6e00 <STACK_SIZE+0x12c6e00>
    4df4:	30015001 	andcc	r5, r1, r1
    4df8:	52d81c00 	sbcspl	r1, r8, #0, 24
    4dfc:	06654000 	strbteq	r4, [r5], -r0
    4e00:	04790000 	ldrbteq	r0, [r9], #-0
    4e04:	011b0000 	tsteq	fp, r0
    4e08:	6b080251 	blvs	205754 <IRQ_STACK_SIZE+0x1fd754>
    4e0c:	0150011b 	cmpeq	r0, fp, lsl r1
    4e10:	f01d0030 			; <UNDEFINED> instruction: 0xf01d0030
    4e14:	7b400052 	blvc	1004f64 <STACK_SIZE+0x804f64>
    4e18:	1b000006 	blne	4e38 <SVC_STACK_SIZE+0xe38>
    4e1c:	31015201 	tstcc	r1, r1, lsl #4
    4e20:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    4e24:	011b6b08 	tsteq	fp, r8, lsl #22
    4e28:	00300150 	eorseq	r0, r0, r0, asr r1
    4e2c:	0ce10800 	stcleq	8, cr0, [r1]
    4e30:	e4010000 	str	r0, [r1], #-0
    4e34:	400052f0 	strdmi	r5, [r0], -r0
    4e38:	0000008c 	andeq	r0, r0, ip, lsl #1
    4e3c:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    4e40:	021e0000 	andseq	r0, lr, #0
    4e44:	0100000d 	tsteq	r0, sp
    4e48:	000048e6 	andeq	r4, r0, r6, ror #17
    4e4c:	0057a900 	subseq	sl, r7, r0, lsl #18
    4e50:	bb150000 	bllt	544e58 <IRQ_STACK_SIZE+0x53ce58>
    4e54:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4e58:	cc400053 	mcrrgt	0, 5, r0, r0, cr3
    4e5c:	01000000 	mrseq	r0, (UNDEF: 0)
    4e60:	0005089c 	muleq	r5, ip, r8
    4e64:	015a1f00 	cmpeq	sl, r0, lsl #30
    4e68:	537c0000 	cmnpl	ip, #0
    4e6c:	00bc4000 	adcseq	r4, ip, r0
    4e70:	00010000 	andeq	r0, r1, r0
    4e74:	537c2001 	cmnpl	ip, #1
    4e78:	00bc4000 	adcseq	r4, ip, r0
    4e7c:	660f0000 	strvs	r0, [pc], -r0
    4e80:	10000001 	andne	r0, r0, r1
    4e84:	00000083 	andeq	r0, r0, r3, lsl #1
    4e88:	4000537c 	andmi	r5, r0, ip, ror r3
    4e8c:	000010b8 	strheq	r1, [r0], -r8
    4e90:	b80dc201 	stmdalt	sp, {r0, r9, lr, pc}
    4e94:	0f000010 	svceq	0x00000010
    4e98:	0000008f 	andeq	r0, r0, pc, lsl #1
    4e9c:	00000000 	andeq	r0, r0, r0
    4ea0:	0bf72100 	bleq	ffdcd2a8 <PCB_BASE_APP1+0xbb2cd0a8>
    4ea4:	04010000 	streq	r0, [r1], #-0
    4ea8:	00544801 	subseq	r4, r4, r1, lsl #16
    4eac:	00011040 	andeq	r1, r1, r0, asr #32
    4eb0:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    4eb4:	22000005 	andcs	r0, r0, #5
    4eb8:	00636573 	rsbeq	r6, r3, r3, ror r5
    4ebc:	41010401 	tstmi	r1, r1, lsl #8
    4ec0:	bc000000 	stclt	0, cr0, [r0], {-0}
    4ec4:	22000057 	andcs	r0, r0, #87	; 0x57
    4ec8:	0401006e 	streq	r0, [r1], #-110	; 0xffffff92
    4ecc:	00004101 	andeq	r4, r0, r1, lsl #2
    4ed0:	0057dd00 	subseq	sp, r7, r0, lsl #26
    4ed4:	75622200 	strbvc	r2, [r2, #-512]!	; 0xfffffe00
    4ed8:	04010066 	streq	r0, [r1], #-102	; 0xffffff9a
    4edc:	00006b01 	andeq	r6, r0, r1, lsl #22
    4ee0:	00581500 	subseq	r1, r8, r0, lsl #10
    4ee4:	00692300 	rsbeq	r2, r9, r0, lsl #6
    4ee8:	41010601 	tstmi	r1, r1, lsl #12
    4eec:	24000000 	strcs	r0, [r0], #-0
    4ef0:	00000d86 	andeq	r0, r0, r6, lsl #27
    4ef4:	67010701 	strvs	r0, [r1, -r1, lsl #14]
    4ef8:	41000005 	tstmi	r0, r5
    4efc:	00000058 	andeq	r0, r0, r8, asr r0
    4f00:	00480425 	subeq	r0, r8, r5, lsr #8
    4f04:	21210000 	teqcs	r1, r0
    4f08:	0100000d 	tsteq	r0, sp
    4f0c:	5558012f 	ldrbpl	r0, [r8, #-303]	; 0xfffffed1
    4f10:	01244000 	teqeq	r4, r0
    4f14:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f18:	000005cc 	andeq	r0, r0, ip, asr #11
    4f1c:	63657322 	cmnvs	r5, #-2013265920	; 0x88000000
    4f20:	012f0100 	teqeq	pc, r0, lsl #2
    4f24:	00000041 	andeq	r0, r0, r1, asr #32
    4f28:	0000585f 	andeq	r5, r0, pc, asr r8
    4f2c:	01006e22 	tsteq	r0, r2, lsr #28
    4f30:	0041012f 	subeq	r0, r1, pc, lsr #2
    4f34:	58800000 	stmpl	r0, {}	; <UNPREDICTABLE>
    4f38:	62220000 	eorvs	r0, r2, #0
    4f3c:	01006675 	tsteq	r0, r5, ror r6
    4f40:	006b012f 	rsbeq	r0, fp, pc, lsr #2
    4f44:	58b80000 	ldmpl	r8!, {}	; <UNPREDICTABLE>
    4f48:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    4f4c:	01310100 	teqeq	r1, r0, lsl #2
    4f50:	00000041 	andeq	r0, r0, r1, asr #32
    4f54:	000d7f24 	andeq	r7, sp, r4, lsr #30
    4f58:	01320100 	teqeq	r2, r0, lsl #2
    4f5c:	00000567 	andeq	r0, r0, r7, ror #10
    4f60:	000058e4 	andeq	r5, r0, r4, ror #17
    4f64:	0d412600 	stcleq	6, cr2, [r1, #-0]
    4f68:	07010000 	streq	r0, [r1, -r0]
    4f6c:	000005dd 	ldrdeq	r0, [r0], -sp
    4f70:	838c0305 	orrhi	r0, ip, #335544320	; 0x14000000
    4f74:	3a274001 	bcc	9d4f80 <STACK_SIZE+0x1d4f80>
    4f78:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4f7c:	00000091 	muleq	r0, r1, r0
    4f80:	05ed1a01 	strbeq	r1, [sp, #2561]!	; 0xa01
    4f84:	48270000 	stmdami	r7!, {}	; <UNPREDICTABLE>
    4f88:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4f8c:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    4f90:	05ed1b01 	strbeq	r1, [sp, #2817]!	; 0xb01
    4f94:	49280000 	stmdbmi	r8!, {}	; <UNPREDICTABLE>
    4f98:	01000000 	mrseq	r0, (UNDEF: 0)
    4f9c:	0005ed1c 	andeq	lr, r5, ip, lsl sp
    4fa0:	00bc2800 	adcseq	r2, ip, r0, lsl #16
    4fa4:	1d010000 	stcne	0, cr0, [r1, #-0]
    4fa8:	000005ed 	andeq	r0, r0, sp, ror #11
    4fac:	00021428 	andeq	r1, r2, r8, lsr #8
    4fb0:	ed1e0100 	ldfs	f0, [lr, #-0]
    4fb4:	29000005 	stmdbcs	r0, {r0, r2}
    4fb8:	00000745 	andeq	r0, r0, r5, asr #14
    4fbc:	06344702 	ldrteq	r4, [r4], -r2, lsl #14
    4fc0:	412a0000 	teqmi	sl, r0
    4fc4:	2a000000 	bcs	4fcc <SVC_STACK_SIZE+0xfcc>
    4fc8:	00000041 	andeq	r0, r0, r1, asr #32
    4fcc:	00f62900 	rscseq	r2, r6, r0, lsl #18
    4fd0:	4b020000 	blmi	84fd8 <IRQ_STACK_SIZE+0x7cfd8>
    4fd4:	0000064a 	andeq	r0, r0, sl, asr #12
    4fd8:	0000412a 	andeq	r4, r0, sl, lsr #2
    4fdc:	00412a00 	subeq	r2, r1, r0, lsl #20
    4fe0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    4fe4:	00000721 	andeq	r0, r0, r1, lsr #14
    4fe8:	06654802 	strbteq	r4, [r5], -r2, lsl #16
    4fec:	412a0000 	teqmi	sl, r0
    4ff0:	2a000000 	bcs	4ff8 <SVC_STACK_SIZE+0xff8>
    4ff4:	00000041 	andeq	r0, r0, r1, asr #32
    4ff8:	0000412a 	andeq	r4, r0, sl, lsr #2
    4ffc:	93290000 	teqls	r9, #0
    5000:	02000007 	andeq	r0, r0, #7
    5004:	00067b46 	andeq	r7, r6, r6, asr #22
    5008:	00412a00 	subeq	r2, r1, r0, lsl #20
    500c:	412a0000 	teqmi	sl, r0
    5010:	00000000 	andeq	r0, r0, r0
    5014:	00075b2b 	andeq	r5, r7, fp, lsr #22
    5018:	2a4a0200 	bcs	1285820 <STACK_SIZE+0xa85820>
    501c:	00000041 	andeq	r0, r0, r1, asr #32
    5020:	0000412a 	andeq	r4, r0, sl, lsr #2
    5024:	00412a00 	subeq	r2, r1, r0, lsl #20
    5028:	00000000 	andeq	r0, r0, r0
    502c:	0000010c 	andeq	r0, r0, ip, lsl #2
    5030:	11340004 	teqne	r4, r4
    5034:	01040000 	mrseq	r0, (UNDEF: 4)
    5038:	00000152 	andeq	r0, r0, r2, asr r1
    503c:	000dbd01 	andeq	fp, sp, r1, lsl #26
    5040:	00012500 	andeq	r2, r1, r0, lsl #10
    5044:	00567c00 	subseq	r7, r6, r0, lsl #24
    5048:	00005c40 	andeq	r5, r0, r0, asr #24
    504c:	0011ce00 	andseq	ip, r1, r0, lsl #28
    5050:	06010200 	streq	r0, [r1], -r0, lsl #4
    5054:	00000072 	andeq	r0, r0, r2, ror r0
    5058:	70080102 	andvc	r0, r8, r2, lsl #2
    505c:	02000000 	andeq	r0, r0, #0
    5060:	024b0502 	subeq	r0, fp, #8388608	; 0x800000
    5064:	02020000 	andeq	r0, r2, #0
    5068:	00002707 	andeq	r2, r0, r7, lsl #14
    506c:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    5070:	00746e69 	rsbseq	r6, r4, r9, ror #28
    5074:	18070402 	stmdane	r7, {r1, sl}
    5078:	02000001 	andeq	r0, r0, #1
    507c:	021f0508 	andseq	r0, pc, #8, 10	; 0x2000000
    5080:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    5084:	00010e07 	andeq	r0, r1, r7, lsl #28
    5088:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    508c:	00000224 	andeq	r0, r0, r4, lsr #4
    5090:	0b070402 	bleq	1c60a0 <IRQ_STACK_SIZE+0x1be0a0>
    5094:	02000002 	andeq	r0, r0, #2
    5098:	01130704 	tsteq	r3, r4, lsl #14
    509c:	01020000 	mrseq	r0, (UNDEF: 2)
    50a0:	00007908 	andeq	r7, r0, r8, lsl #18
    50a4:	7f040400 	svcvc	0x00040400
    50a8:	05000000 	streq	r0, [r0, #-0]
    50ac:	00000072 	andeq	r0, r0, r2, ror r0
    50b0:	000daf06 	andeq	sl, sp, r6, lsl #30
    50b4:	7c040100 	stfvcs	f0, [r4], {-0}
    50b8:	5c400056 	mcrrpl	0, 5, r0, r0, cr6
    50bc:	01000000 	mrseq	r0, (UNDEF: 0)
    50c0:	0000fb9c 	muleq	r0, ip, fp
    50c4:	0dc40700 	stcleq	7, cr0, [r4]
    50c8:	05010000 	streq	r0, [r1, #-0]
    50cc:	000000fb 	strdeq	r0, [r0], -fp
    50d0:	44b00000 	ldrtmi	r0, [r0], #0
    50d4:	000daa07 	andeq	sl, sp, r7, lsl #20
    50d8:	fb060100 	blx	1854e2 <IRQ_STACK_SIZE+0x17d4e2>
    50dc:	00000000 	andeq	r0, r0, r0
    50e0:	0844b002 	stmdaeq	r4, {r1, ip, sp, pc}^
    50e4:	08010069 	stmdaeq	r1, {r0, r3, r5, r6}
    50e8:	00000041 	andeq	r0, r0, r1, asr #32
    50ec:	0000591a 	andeq	r5, r0, sl, lsl r9
    50f0:	0056bc09 	subseq	fp, r6, r9, lsl #24
    50f4:	00010140 	andeq	r0, r1, r0, asr #2
    50f8:	0000e700 	andeq	lr, r0, r0, lsl #14
    50fc:	53010a00 	movwpl	r0, #6656	; 0x1a00
    5100:	0a7f7402 	beq	1fe2110 <STACK_SIZE+0x17e2110>
    5104:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    5108:	50010a7f 	andpl	r0, r1, pc, ror sl
    510c:	765c0305 	ldrbvc	r0, [ip], -r5, lsl #6
    5110:	0b004001 	bleq	1511c <IRQ_STACK_SIZE+0xd11c>
    5114:	400056d8 	ldrdmi	r5, [r0], -r8
    5118:	00000101 	andeq	r0, r0, r1, lsl #2
    511c:	0550010a 	ldrbeq	r0, [r0, #-266]	; 0xfffffef6
    5120:	01768403 	cmneq	r6, r3, lsl #8
    5124:	04000040 	streq	r0, [r0], #-64	; 0xffffffc0
    5128:	00004804 	andeq	r4, r0, r4, lsl #16
    512c:	02920c00 	addseq	r0, r2, #0, 24
    5130:	23020000 	movwcs	r0, #8192	; 0x2000
    5134:	0000790d 	andeq	r7, r0, sp, lsl #18
    5138:	00000e00 	andeq	r0, r0, r0, lsl #28
    513c:	00000198 	muleq	r0, r8, r1
    5140:	11ea0004 	mvnne	r0, r4
    5144:	01040000 	mrseq	r0, (UNDEF: 4)
    5148:	00000152 	andeq	r0, r0, r2, asr r1
    514c:	000ddc01 	andeq	sp, sp, r1, lsl #24
    5150:	00012500 	andeq	r2, r1, r0, lsl #10
    5154:	0056d800 	subseq	sp, r6, r0, lsl #16
    5158:	00013c40 	andeq	r3, r1, r0, asr #24
    515c:	00122e00 	andseq	r2, r2, r0, lsl #28
    5160:	06010200 	streq	r0, [r1], -r0, lsl #4
    5164:	00000072 	andeq	r0, r0, r2, ror r0
    5168:	70080102 	andvc	r0, r8, r2, lsl #2
    516c:	02000000 	andeq	r0, r0, #0
    5170:	024b0502 	subeq	r0, fp, #8388608	; 0x800000
    5174:	02020000 	andeq	r0, r2, #0
    5178:	00002707 	andeq	r2, r0, r7, lsl #14
    517c:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    5180:	00746e69 	rsbseq	r6, r4, r9, ror #28
    5184:	18070402 	stmdane	r7, {r1, sl}
    5188:	02000001 	andeq	r0, r0, #1
    518c:	021f0508 	andseq	r0, pc, #8, 10	; 0x2000000
    5190:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    5194:	00010e07 	andeq	r0, r1, r7, lsl #28
    5198:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    519c:	00000224 	andeq	r0, r0, r4, lsr #4
    51a0:	0b070402 	bleq	1c61b0 <IRQ_STACK_SIZE+0x1be1b0>
    51a4:	02000002 	andeq	r0, r0, #2
    51a8:	01130704 	tsteq	r3, r4, lsl #14
    51ac:	01020000 	mrseq	r0, (UNDEF: 2)
    51b0:	00007908 	andeq	r7, r0, r8, lsl #18
    51b4:	0dcf0400 	cfstrdeq	mvd0, [pc]	; 51bc <SVC_STACK_SIZE+0x11bc>
    51b8:	03010000 	movweq	r0, #4096	; 0x1000
    51bc:	400056d8 	ldrdmi	r5, [r0], -r8
    51c0:	00000084 	andeq	r0, r0, r4, lsl #1
    51c4:	009e9c01 	addseq	r9, lr, r1, lsl #24
    51c8:	c9050000 	stmdbgt	r5, {}	; <UNPREDICTABLE>
    51cc:	0100000d 	tsteq	r0, sp
    51d0:	00004103 	andeq	r4, r0, r3, lsl #2
    51d4:	00595c00 	subseq	r5, r9, r0, lsl #24
    51d8:	cf040000 	svcgt	0x00040000
    51dc:	0100000b 	tsteq	r0, fp
    51e0:	00575c12 	subseq	r5, r7, r2, lsl ip
    51e4:	0000b840 	andeq	fp, r0, r0, asr #16
    51e8:	3d9c0100 	ldfccs	f0, [ip]
    51ec:	06000001 	streq	r0, [r0], -r1
    51f0:	01006e65 	tsteq	r0, r5, ror #28
    51f4:	00004112 	andeq	r4, r0, r2, lsl r1
    51f8:	00597d00 	subseq	r7, r9, r0, lsl #26
    51fc:	0dc90500 	cfstr64eq	mvdx0, [r9]
    5200:	12010000 	andne	r0, r1, #0
    5204:	00000041 	andeq	r0, r0, r1, asr #32
    5208:	000059b7 			; <UNDEFINED> instruction: 0x000059b7
    520c:	00578007 	subseq	r8, r7, r7
    5210:	00013d40 	andeq	r3, r1, r0, asr #26
    5214:	0000eb00 	andeq	lr, r0, r0, lsl #22
    5218:	51010800 	tstpl	r1, r0, lsl #16
    521c:	08450802 	stmdaeq	r5, {r1, fp}^
    5220:	f3035001 	vhadd.u8	d5, d3, d1
    5224:	09005001 	stmdbeq	r0, {r0, ip, lr}
    5228:	400057f0 	strdmi	r5, [r0], -r0
    522c:	00000153 	andeq	r0, r0, r3, asr r1
    5230:	00000109 	andeq	r0, r0, r9, lsl #2
    5234:	01520108 	cmpeq	r2, r8, lsl #2
    5238:	51010830 	tstpl	r1, r0, lsr r8
    523c:	08450802 	stmdaeq	r5, {r1, fp}^
    5240:	30015001 	andcc	r5, r1, r1
    5244:	57fc0900 	ldrbpl	r0, [ip, r0, lsl #18]!
    5248:	016e4000 	cmneq	lr, r0
    524c:	01220000 	teqeq	r2, r0
    5250:	01080000 	mrseq	r0, (UNDEF: 8)
    5254:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    5258:	01500108 	cmpeq	r0, r8, lsl #2
    525c:	140a0030 	strne	r0, [sl], #-48	; 0xffffffd0
    5260:	84400058 	strbhi	r0, [r0], #-88	; 0xffffffa8
    5264:	08000001 	stmdaeq	r0, {r0}
    5268:	31015201 	tstcc	r1, r1, lsl #4
    526c:	02510108 	subseq	r0, r1, #8, 2
    5270:	01084508 	tsteq	r8, r8, lsl #10
    5274:	00300150 	eorseq	r0, r0, r0, asr r1
    5278:	07450b00 	strbeq	r0, [r5, -r0, lsl #22]
    527c:	47020000 	strmi	r0, [r2, -r0]
    5280:	00000153 	andeq	r0, r0, r3, asr r1
    5284:	0000410c 	andeq	r4, r0, ip, lsl #2
    5288:	00410c00 	subeq	r0, r1, r0, lsl #24
    528c:	0b000000 	bleq	5294 <SVC_STACK_SIZE+0x1294>
    5290:	00000721 	andeq	r0, r0, r1, lsr #14
    5294:	016e4802 	cmneq	lr, r2, lsl #16
    5298:	410c0000 	mrsmi	r0, (UNDEF: 12)
    529c:	0c000000 	stceq	0, cr0, [r0], {-0}
    52a0:	00000041 	andeq	r0, r0, r1, asr #32
    52a4:	0000410c 	andeq	r4, r0, ip, lsl #2
    52a8:	930b0000 	movwls	r0, #45056	; 0xb000
    52ac:	02000007 	andeq	r0, r0, #7
    52b0:	00018446 	andeq	r8, r1, r6, asr #8
    52b4:	00410c00 	subeq	r0, r1, r0, lsl #24
    52b8:	410c0000 	mrsmi	r0, (UNDEF: 12)
    52bc:	00000000 	andeq	r0, r0, r0
    52c0:	00075b0d 	andeq	r5, r7, sp, lsl #22
    52c4:	0c4a0200 	sfmeq	f0, 2, [sl], {-0}
    52c8:	00000041 	andeq	r0, r0, r1, asr #32
    52cc:	0000410c 	andeq	r4, r0, ip, lsl #2
    52d0:	00410c00 	subeq	r0, r1, r0, lsl #24
    52d4:	00000000 	andeq	r0, r0, r0
    52d8:	000005dd 	ldrdeq	r0, [r0], -sp
    52dc:	12ae0004 	adcne	r0, lr, #4
    52e0:	01040000 	mrseq	r0, (UNDEF: 4)
    52e4:	00000152 	andeq	r0, r0, r2, asr r1
    52e8:	000e1301 	andeq	r1, lr, r1, lsl #6
    52ec:	00012500 	andeq	r2, r1, r0, lsl #10
    52f0:	00581800 	subseq	r1, r8, r0, lsl #16
    52f4:	00062c40 	andeq	r2, r6, r0, asr #24
    52f8:	0012ac00 	andseq	sl, r2, r0, lsl #24
    52fc:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
    5300:	00000b17 	andeq	r0, r0, r7, lsl fp
    5304:	72060102 	andvc	r0, r6, #-2147483648	; 0x80000000
    5308:	02000000 	andeq	r0, r0, #0
    530c:	00700801 	rsbseq	r0, r0, r1, lsl #16
    5310:	02020000 	andeq	r0, r2, #0
    5314:	00024b05 	andeq	r4, r2, r5, lsl #22
    5318:	07020200 	streq	r0, [r2, -r0, lsl #4]
    531c:	00000027 	andeq	r0, r0, r7, lsr #32
    5320:	69050403 	stmdbvs	r5, {r0, r1, sl}
    5324:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    5328:	01180704 	tsteq	r8, r4, lsl #14
    532c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    5330:	00021f05 	andeq	r1, r2, r5, lsl #30
    5334:	07080200 	streq	r0, [r8, -r0, lsl #4]
    5338:	0000010e 	andeq	r0, r0, lr, lsl #2
    533c:	24050402 	strcs	r0, [r5], #-1026	; 0xfffffbfe
    5340:	02000002 	andeq	r0, r0, #2
    5344:	020b0704 	andeq	r0, fp, #4, 14	; 0x100000
    5348:	04040000 	streq	r0, [r4], #-0
    534c:	13070402 	movwne	r0, #29698	; 0x7402
    5350:	05000001 	streq	r0, [r0, #-1]
    5354:	00008104 	andeq	r8, r0, r4, lsl #2
    5358:	08010200 	stmdaeq	r1, {r9}
    535c:	00000079 	andeq	r0, r0, r9, ror r0
    5360:	008e0405 	addeq	r0, lr, r5, lsl #8
    5364:	81060000 	mrshi	r0, (UNDEF: 6)
    5368:	07000000 	streq	r0, [r0, -r0]
    536c:	00000de4 	andeq	r0, r0, r4, ror #27
    5370:	004fd402 	subeq	sp, pc, r2, lsl #8
    5374:	54070000 	strpl	r0, [r7], #-0
    5378:	03000009 	movweq	r0, #9
    537c:	0000a928 	andeq	sl, r0, r8, lsr #18
    5380:	0a700800 	beq	1c07388 <STACK_SIZE+0x1407388>
    5384:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    5388:	0000c000 	andeq	ip, r0, r0
    538c:	09e30900 	stmibeq	r3!, {r8, fp}^
    5390:	00720000 	rsbseq	r0, r2, r0
    5394:	00000000 	andeq	r0, r0, r0
    5398:	000a7207 	andeq	r7, sl, r7, lsl #4
    539c:	9e620300 	cdpls	3, 6, cr0, cr2, cr0, {0}
    53a0:	0a000000 	beq	53a8 <SVC_STACK_SIZE+0x13a8>
    53a4:	00000e2c 	andeq	r0, r0, ip, lsr #28
    53a8:	e3011701 	movw	r1, #5889	; 0x1701
    53ac:	0b000000 	bleq	53b4 <SVC_STACK_SIZE+0x13b4>
    53b0:	000009cc 	andeq	r0, r0, ip, asr #19
    53b4:	00811701 	addeq	r1, r1, r1, lsl #14
    53b8:	0c000000 	stceq	0, cr0, [r0], {-0}
    53bc:	00000e76 	andeq	r0, r0, r6, ror lr
    53c0:	00813201 	addeq	r3, r1, r1, lsl #4
    53c4:	0d010000 	stceq	0, cr0, [r1, #-0]
    53c8:	00000bc4 	andeq	r0, r0, r4, asr #23
    53cc:	58180301 	ldmdapl	r8, {r0, r8, r9}
    53d0:	00d04000 	sbcseq	r4, r0, r0
    53d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    53d8:	00000131 	andeq	r0, r0, r1, lsr r1
    53dc:	000e510e 	andeq	r5, lr, lr, lsl #2
    53e0:	48030100 	stmdami	r3, {r8}
    53e4:	f1000000 	cps	#0
    53e8:	0f000059 	svceq	0x00000059
    53ec:	00000deb 	andeq	r0, r0, fp, ror #27
    53f0:	00250501 	eoreq	r0, r5, r1, lsl #10
    53f4:	5a120000 	bpl	4853fc <IRQ_STACK_SIZE+0x47d3fc>
    53f8:	56100000 	ldrpl	r0, [r0], -r0
    53fc:	0100000e 	tsteq	r0, lr
    5400:	00013106 	andeq	r3, r1, r6, lsl #2
    5404:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5408:	004f1100 	subeq	r1, pc, r0, lsl #2
    540c:	cb120000 	blgt	485414 <IRQ_STACK_SIZE+0x47d414>
    5410:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    5414:	54400058 	strbpl	r0, [r0], #-88	; 0xffffffa8
    5418:	01000000 	mrseq	r0, (UNDEF: 0)
    541c:	0001519c 	muleq	r1, ip, r1
    5420:	00d71300 	sbcseq	r1, r7, r0, lsl #6
    5424:	50010000 	andpl	r0, r1, r0
    5428:	0e010a00 	vmlaeq.f32	s0, s2, s0
    542c:	22010000 	andcs	r0, r1, #0
    5430:	00016801 	andeq	r6, r1, r1, lsl #16
    5434:	74701400 	ldrbtvc	r1, [r0], #-1024	; 0xfffffc00
    5438:	88220100 	stmdahi	r2!, {r8}
    543c:	00000000 	andeq	r0, r0, r0
    5440:	00015112 	andeq	r5, r1, r2, lsl r1
    5444:	00593c00 	subseq	r3, r9, r0, lsl #24
    5448:	00006c40 	andeq	r6, r0, r0, asr #24
    544c:	9e9c0100 	fmllse	f0, f4, f0
    5450:	15000001 	strne	r0, [r0, #-1]
    5454:	0000015d 	andeq	r0, r0, sp, asr r1
    5458:	00005a4c 	andeq	r5, r0, ip, asr #20
    545c:	0000cb16 	andeq	ip, r0, r6, lsl fp
    5460:	00594c00 	subseq	r4, r9, r0, lsl #24
    5464:	0010d840 	andseq	sp, r0, r0, asr #16
    5468:	15240100 	strne	r0, [r4, #-256]!	; 0xffffff00
    546c:	000000d7 	ldrdeq	r0, [r0], -r7
    5470:	00005a84 	andeq	r5, r0, r4, lsl #21
    5474:	920d0000 	andls	r0, sp, #0
    5478:	01000002 	tsteq	r0, r2
    547c:	0059a827 	subseq	sl, r9, r7, lsr #16
    5480:	00009840 	andeq	r9, r0, r0, asr #16
    5484:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    5488:	17000002 	strne	r0, [r0, -r2]
    548c:	00746d66 	rsbseq	r6, r4, r6, ror #26
    5490:	00882701 	addeq	r2, r8, r1, lsl #14
    5494:	91020000 	mrsls	r0, (UNDEF: 2)
    5498:	61191870 	tstvs	r9, r0, ror r8
    549c:	29010070 	stmdbcs	r1, {r4, r5, r6}
    54a0:	000000c0 	andeq	r0, r0, r0, asr #1
    54a4:	7dd49103 	ldfvcp	f1, [r4, #12]
    54a8:	0009ae10 	andeq	sl, r9, r0, lsl lr
    54ac:	342a0100 	strtcc	r0, [sl], #-256	; 0xffffff00
    54b0:	03000002 	movweq	r0, #2
    54b4:	1a7dd891 	bne	1f7b700 <STACK_SIZE+0x177b700>
    54b8:	00000151 	andeq	r0, r0, r1, asr r1
    54bc:	400059d4 	ldrdmi	r5, [r0], -r4
    54c0:	000010f0 	strdeq	r1, [r0], -r0
    54c4:	02152e01 	andseq	r2, r5, #1, 28
    54c8:	5d150000 	ldcpl	0, cr0, [r5, #-0]
    54cc:	b0000001 	andlt	r0, r0, r1
    54d0:	1600005a 			; <UNDEFINED> instruction: 0x1600005a
    54d4:	000000cb 	andeq	r0, r0, fp, asr #1
    54d8:	400059e0 	andmi	r5, r0, r0, ror #19
    54dc:	00001108 	andeq	r1, r0, r8, lsl #2
    54e0:	d7152401 	ldrle	r2, [r5, -r1, lsl #8]
    54e4:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    54e8:	0000005a 	andeq	r0, r0, sl, asr r0
    54ec:	59d41b00 	ldmibpl	r4, {r8, r9, fp, ip}^
    54f0:	05234000 	streq	r4, [r3, #-0]!
    54f4:	011c0000 	tsteq	ip, r0
    54f8:	74910252 	ldrvc	r0, [r1], #594	; 0x252
    54fc:	0351011c 	cmpeq	r1, #28, 2
    5500:	1c067091 	stcne	0, cr7, [r6], {145}	; 0x91
    5504:	91035001 	tstls	r3, r1
    5508:	00007dd8 	ldrdeq	r7, [r0], -r8
    550c:	0000811d 	andeq	r8, r0, sp, lsl r1
    5510:	00024400 	andeq	r4, r2, r0, lsl #8
    5514:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    5518:	00ff0000 	rscseq	r0, pc, r0
    551c:	0000e31f 	andeq	lr, r0, pc, lsl r3
    5520:	005a4000 	subseq	r4, sl, r0
    5524:	00002840 	andeq	r2, r0, r0, asr #16
    5528:	209c0100 	addscs	r0, ip, r0, lsl #2
    552c:	00000e1a 	andeq	r0, r0, sl, lsl lr
    5530:	00813801 	addeq	r3, r1, r1, lsl #16
    5534:	5a680000 	bpl	1a0553c <STACK_SIZE+0x120553c>
    5538:	001c4000 	andseq	r4, ip, r0
    553c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5540:	000c060d 	andeq	r0, ip, sp, lsl #12
    5544:	843e0100 	ldrthi	r0, [lr], #-256	; 0xffffff00
    5548:	cc40005a 	mcrrgt	0, 5, r0, r0, cr10
    554c:	01000000 	mrseq	r0, (UNDEF: 0)
    5550:	0003369c 	muleq	r3, ip, r6
    5554:	78722100 	ldmdavc	r2!, {r8, sp}^
    5558:	483e0100 	ldmdami	lr!, {r8}
    555c:	22000000 	andcs	r0, r0, #0
    5560:	2100005b 	qaddcs	r0, fp, r0
    5564:	01007874 	tsteq	r0, r4, ror r8
    5568:	0000483e 	andeq	r4, r0, lr, lsr r8
    556c:	005b4e00 	subseq	r4, fp, r0, lsl #28
    5570:	72652100 	rsbvc	r2, r5, #0, 2
    5574:	3e010072 	mcrcc	0, 0, r0, cr1, cr2, {3}
    5578:	00000048 	andeq	r0, r0, r8, asr #32
    557c:	00005b93 	muleq	r0, r3, fp
    5580:	005ac822 	subseq	ip, sl, r2, lsr #16
    5584:	00054240 	andeq	r4, r5, r0, asr #4
    5588:	0002c100 	andeq	ip, r2, r0, lsl #2
    558c:	51011c00 	tstpl	r1, r0, lsl #24
    5590:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    5594:	30015001 	andcc	r5, r1, r1
    5598:	5b1c2300 	blpl	70e1a0 <IRQ_STACK_SIZE+0x7061a0>
    559c:	05584000 	ldrbeq	r4, [r8, #-0]
    55a0:	02e40000 	rsceq	r0, r4, #0
    55a4:	011c0000 	tsteq	ip, r0
    55a8:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    55ac:	0b50011c 	bleq	1405a24 <STACK_SIZE+0xc05a24>
    55b0:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    55b4:	f3215001 	vhadd.u32	d5, d1, d1
    55b8:	00215101 	eoreq	r5, r1, r1, lsl #2
    55bc:	005b2c22 	subseq	r2, fp, r2, lsr #24
    55c0:	00056e40 	andeq	r6, r5, r0, asr #28
    55c4:	00030200 	andeq	r0, r3, r0, lsl #4
    55c8:	52011c00 	andpl	r1, r1, #0, 24
    55cc:	011c3001 	tsteq	ip, r1
    55d0:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    55d4:	0150011c 	cmpeq	r0, ip, lsl r1
    55d8:	38220030 	stmdacc	r2!, {r4, r5}
    55dc:	8940005b 	stmdbhi	r0, {r0, r1, r3, r4, r6}^
    55e0:	1b000005 	blne	55fc <SVC_STACK_SIZE+0x15fc>
    55e4:	1c000003 	stcne	0, cr0, [r0], {3}
    55e8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    55ec:	50011c55 	andpl	r1, r1, r5, asr ip
    55f0:	24003001 	strcs	r3, [r0], #-1
    55f4:	40005b50 	andmi	r5, r0, r0, asr fp
    55f8:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    55fc:	0152011c 	cmpeq	r2, ip, lsl r1
    5600:	51011c31 	tstpl	r1, r1, lsr ip
    5604:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    5608:	30015001 	andcc	r5, r1, r1
    560c:	8d0a0000 	stchi	0, cr0, [sl, #-0]
    5610:	0100000e 	tsteq	r0, lr
    5614:	03620152 	cmneq	r2, #-2147483628	; 0x80000014
    5618:	ae0b0000 	cdpge	0, 0, cr0, cr11, cr0, {0}
    561c:	01000009 	tsteq	r0, r9
    5620:	00007b52 	andeq	r7, r0, r2, asr fp
    5624:	0e852500 	cdpeq	5, 8, cr2, cr5, cr0, {0}
    5628:	54010000 	strpl	r0, [r1], #-0
    562c:	0000007b 	andeq	r0, r0, fp, ror r0
    5630:	01006326 	tsteq	r0, r6, lsr #6
    5634:	00008155 	andeq	r8, r0, r5, asr r1
    5638:	36120000 	ldrcc	r0, [r2], -r0
    563c:	50000003 	andpl	r0, r0, r3
    5640:	f840005b 			; <UNDEFINED> instruction: 0xf840005b
    5644:	01000000 	mrseq	r0, (UNDEF: 0)
    5648:	0003e29c 	muleq	r3, ip, r2
    564c:	03421500 	movteq	r1, #9472	; 0x2500
    5650:	5bbf0000 	blpl	fefc5658 <PCB_BASE_APP1+0xba4c5458>
    5654:	4d270000 	stcmi	0, cr0, [r7, #-0]
    5658:	f5000003 			; <UNDEFINED> instruction: 0xf5000003
    565c:	2800005b 	stmdacs	r0, {r0, r1, r3, r4, r6}
    5660:	00000358 	andeq	r0, r0, r8, asr r3
    5664:	0000e329 	andeq	lr, r0, r9, lsr #6
    5668:	005b5800 	subseq	r5, fp, r0, lsl #16
    566c:	00112040 	andseq	r2, r1, r0, asr #32
    5670:	1a560100 	bne	1585a78 <STACK_SIZE+0xd85a78>
    5674:	000000cb 	andeq	r0, r0, fp, asr #1
    5678:	40005b6c 	andmi	r5, r0, ip, ror #22
    567c:	00001140 	andeq	r1, r0, r0, asr #2
    5680:	03b46301 			; <UNDEFINED> instruction: 0x03b46301
    5684:	d72a0000 	strle	r0, [sl, -r0]!
    5688:	00000000 	andeq	r0, r0, r0
    568c:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    5690:	005c0800 	subseq	r0, ip, r0, lsl #16
    5694:	00004040 	andeq	r4, r0, r0, asr #32
    5698:	ce670100 	powgts	f0, f7, f0
    569c:	2c000003 	stccs	0, cr0, [r0], {3}
    56a0:	000000d7 	ldrdeq	r0, [r0], -r7
    56a4:	fc1b000a 	ldc2	0, cr0, [fp], {10}
    56a8:	9e40005b 	mcrls	0, 2, r0, cr0, cr11, {2}
    56ac:	1c000001 	stcne	0, cr0, [r0], {1}
    56b0:	03055001 	movweq	r5, #20481	; 0x5001
    56b4:	400176a8 	andmi	r7, r1, r8, lsr #13
    56b8:	f12d0000 			; <UNDEFINED> instruction: 0xf12d0000
    56bc:	0100000d 	tsteq	r0, sp
    56c0:	0000486a 	andeq	r4, r0, sl, ror #16
    56c4:	005c4800 	subseq	r4, ip, r0, lsl #16
    56c8:	0001fc40 	andeq	pc, r1, r0, asr #24
    56cc:	089c0100 	ldmeq	ip, {r8}
    56d0:	19000005 	stmdbne	r0, {r0, r2}
    56d4:	00727473 	rsbseq	r7, r2, r3, ror r4
    56d8:	05086c01 	streq	r6, [r8, #-3073]	; 0xfffff3ff
    56dc:	91020000 	mrsls	r0, (UNDEF: 2)
    56e0:	09ae0f40 	stmibeq	lr!, {r6, r8, r9, sl, fp}
    56e4:	6d010000 	stcvs	0, cr0, [r1, #-0]
    56e8:	0000007b 	andeq	r0, r0, fp, ror r0
    56ec:	00005c13 	andeq	r5, r0, r3, lsl ip
    56f0:	000e6c0f 	andeq	r6, lr, pc, lsl #24
    56f4:	486e0100 	stmdami	lr!, {r8}^
    56f8:	4b000000 	blmi	5700 <SVC_STACK_SIZE+0x1700>
    56fc:	0f00005c 	svceq	0x0000005c
    5700:	00000e66 	andeq	r0, r0, r6, ror #28
    5704:	00486f01 	subeq	r6, r8, r1, lsl #30
    5708:	5c980000 	ldcpl	0, cr0, [r8], {0}
    570c:	d70f0000 	strle	r0, [pc, -r0]
    5710:	01000002 	tsteq	r0, r2
    5714:	00004870 	andeq	r4, r0, r0, ror r8
    5718:	005cc300 	subseq	ip, ip, r0, lsl #6
    571c:	0e5c0f00 	cdpeq	15, 5, cr0, cr12, cr0, {0}
    5720:	71010000 	mrsvc	r0, (UNDEF: 1)
    5724:	00000048 	andeq	r0, r0, r8, asr #32
    5728:	00005d10 	andeq	r5, r0, r0, lsl sp
    572c:	0100692e 	tsteq	r0, lr, lsr #18
    5730:	00004872 	andeq	r4, r0, r2, ror r8
    5734:	005d4400 	subseq	r4, sp, r0, lsl #8
    5738:	03361a00 	teqeq	r6, #0, 20
    573c:	5c580000 	mrapl	r0, r8, acc0
    5740:	11604000 	cmnne	r0, r0
    5744:	74010000 	strvc	r0, [r1], #-0
    5748:	000004e3 	andeq	r0, r0, r3, ror #9
    574c:	00034215 	andeq	r4, r3, r5, lsl r2
    5750:	005d6300 	subseq	r6, sp, r0, lsl #6
    5754:	11602f00 	cmnne	r0, r0, lsl #30
    5758:	4d280000 	stcmi	0, cr0, [r8, #-0]
    575c:	28000003 	stmdacs	r0, {r0, r1}
    5760:	00000358 	andeq	r0, r0, r8, asr r3
    5764:	0000e329 	andeq	lr, r0, r9, lsr #6
    5768:	005c5c00 	subseq	r5, ip, r0, lsl #24
    576c:	00117840 	andseq	r7, r1, r0, asr #16
    5770:	1a560100 	bne	1585b78 <STACK_SIZE+0xd85b78>
    5774:	000000cb 	andeq	r0, r0, fp, asr #1
    5778:	40005c68 	andmi	r5, r0, r8, ror #24
    577c:	00001198 	muleq	r0, r8, r1
    5780:	04b46301 	ldrteq	r6, [r4], #769	; 0x301
    5784:	d72a0000 	strle	r0, [sl, -r0]!
    5788:	00000000 	andeq	r0, r0, r0
    578c:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    5790:	005d0400 	subseq	r0, sp, r0, lsl #8
    5794:	00003c40 	andeq	r3, r0, r0, asr #24
    5798:	ce670100 	powgts	f0, f7, f0
    579c:	2c000004 	stccs	0, cr0, [r0], {4}
    57a0:	000000d7 	ldrdeq	r0, [r0], -r7
    57a4:	f81b000a 			; <UNDEFINED> instruction: 0xf81b000a
    57a8:	9e40005c 	mcrls	0, 2, r0, cr0, cr12, {2}
    57ac:	1c000001 	stcne	0, cr0, [r0], {1}
    57b0:	03055001 	movweq	r5, #20481	; 0x5001
    57b4:	400176a8 	andmi	r7, r1, r8, lsr #13
    57b8:	22000000 	andcs	r0, r0, #0
    57bc:	40005d6c 	andmi	r5, r0, ip, ror #26
    57c0:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    57c4:	000004f7 	strdeq	r0, [r0], -r7
    57c8:	0250011c 	subseq	r0, r0, #28, 2
    57cc:	1b000076 	blne	59ac <SVC_STACK_SIZE+0x19ac>
    57d0:	40005e10 	andmi	r5, r0, r0, lsl lr
    57d4:	000005cf 	andeq	r0, r0, pc, asr #11
    57d8:	0250011c 	subseq	r0, r0, #28, 2
    57dc:	00000076 	andeq	r0, r0, r6, ror r0
    57e0:	0000811d 	andeq	r8, r0, sp, lsl r1
    57e4:	00051800 	andeq	r1, r5, r0, lsl #16
    57e8:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    57ec:	001d0000 	andseq	r0, sp, r0
    57f0:	000e4330 	andeq	r4, lr, r0, lsr r3
    57f4:	88550900 	ldmdahi	r5, {r8, fp}^
    57f8:	31000000 	mrscc	r0, (UNDEF: 0)
    57fc:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
    5800:	0048dc05 	subeq	sp, r8, r5, lsl #24
    5804:	05420000 	strbeq	r0, [r2, #-0]
    5808:	7b320000 	blvc	c85810 <STACK_SIZE+0x485810>
    580c:	32000000 	andcc	r0, r0, #0
    5810:	00000088 	andeq	r0, r0, r8, lsl #1
    5814:	00009e32 	andeq	r9, r0, r2, lsr lr
    5818:	f6330000 			; <UNDEFINED> instruction: 0xf6330000
    581c:	04000000 	streq	r0, [r0], #-0
    5820:	0005584b 	andeq	r5, r5, fp, asr #16
    5824:	00483200 	subeq	r3, r8, r0, lsl #4
    5828:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    582c:	00000000 	andeq	r0, r0, r0
    5830:	00074533 	andeq	r4, r7, r3, lsr r5
    5834:	6e470400 	cdpvs	4, 4, cr0, cr7, cr0, {0}
    5838:	32000005 	andcc	r0, r0, #5
    583c:	00000048 	andeq	r0, r0, r8, asr #32
    5840:	00004832 	andeq	r4, r0, r2, lsr r8
    5844:	21330000 	teqcs	r3, r0
    5848:	04000007 	streq	r0, [r0], #-7
    584c:	00058948 	andeq	r8, r5, r8, asr #18
    5850:	00483200 	subeq	r3, r8, r0, lsl #4
    5854:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5858:	32000000 	andcc	r0, r0, #0
    585c:	00000048 	andeq	r0, r0, r8, asr #32
    5860:	07933300 	ldreq	r3, [r3, r0, lsl #6]
    5864:	46040000 	strmi	r0, [r4], -r0
    5868:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    586c:	00004832 	andeq	r4, r0, r2, lsr r8
    5870:	00483200 	subeq	r3, r8, r0, lsl #4
    5874:	33000000 	movwcc	r0, #0
    5878:	0000075b 	andeq	r0, r0, fp, asr r7
    587c:	05ba4a04 	ldreq	r4, [sl, #2564]!	; 0xa04
    5880:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5884:	32000000 	andcc	r0, r0, #0
    5888:	00000048 	andeq	r0, r0, r8, asr #32
    588c:	00004832 	andeq	r4, r0, r2, lsr r8
    5890:	3c310000 	ldccc	0, cr0, [r1], #-0
    5894:	0600000e 	streq	r0, [r0], -lr
    5898:	00009321 	andeq	r9, r0, r1, lsr #6
    589c:	0005cf00 	andeq	ip, r5, r0, lsl #30
    58a0:	00883200 	addeq	r3, r8, r0, lsl #4
    58a4:	34000000 	strcc	r0, [r0], #-0
    58a8:	00000e71 	andeq	r0, r0, r1, ror lr
    58ac:	00484c07 	subeq	r4, r8, r7, lsl #24
    58b0:	88320000 	ldmdahi	r2!, {}	; <UNPREDICTABLE>
    58b4:	00000000 	andeq	r0, r0, r0
    58b8:	00006100 	andeq	r6, r0, r0, lsl #2
    58bc:	79000200 	stmdbvc	r0, {r9}
    58c0:	04000015 	streq	r0, [r0], #-21	; 0xffffffeb
    58c4:	00153401 	andseq	r3, r5, r1, lsl #8
    58c8:	005e4800 	subseq	r4, lr, r0, lsl #16
    58cc:	005fc040 	subseq	ip, pc, r0, asr #32
    58d0:	6d736140 	ldfvse	f6, [r3, #-256]!	; 0xffffff00
    58d4:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    58d8:	6f697463 	svcvs	0x00697463
    58dc:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    58e0:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
    58e4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    58e8:	4e45525c 	mcrmi	2, 2, r5, cr5, cr12, {2}
    58ec:	484c4154 	stmdami	ip, {r2, r4, r6, r8, lr}^
    58f0:	535c4255 	cmppl	ip, #1342177285	; 0x50000005
    58f4:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
    58f8:	534f5f65 	movtpl	r5, #65381	; 0xff65
    58fc:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    5900:	5f534f2e 	svcpl	0x00534f2e
    5904:	706d6554 	rsbvc	r6, sp, r4, asr r5
    5908:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    590c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    5910:	20534120 	subscs	r4, r3, r0, lsr #2
    5914:	33322e32 	teqcc	r2, #800	; 0x320
    5918:	0032352e 	eorseq	r3, r2, lr, lsr #10
    591c:	005a8001 	subseq	r8, sl, r1
    5920:	00020000 	andeq	r0, r2, r0
    5924:	0000158d 	andeq	r1, r0, sp, lsl #11
    5928:	15eb0104 	strbne	r0, [fp, #260]!	; 0x104
    592c:	5fc00000 	svcpl	0x00c00000
    5930:	64fc4000 	ldrbtvs	r4, [ip], #0
    5934:	70634000 	rsbvc	r4, r3, r0
    5938:	2e613531 	mcrcs	5, 3, r3, cr1, cr1, {1}
    593c:	3a430073 	bcc	10c5b10 <STACK_SIZE+0x8c5b10>
    5940:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    5944:	525c7372 	subspl	r7, ip, #-939524095	; 0xc8000001
    5948:	41544e45 	cmpmi	r4, r5, asr #28
    594c:	4255484c 	subsmi	r4, r5, #76, 16	; 0x4c0000
    5950:	6d69535c 	stclvs	3, cr5, [r9, #-368]!	; 0xfffffe90
    5954:	5f656c70 	svcpl	0x00656c70
    5958:	305c534f 	subscc	r5, ip, pc, asr #6
    595c:	4f2e3230 	svcmi	0x002e3230
    5960:	65545f53 	ldrbvs	r5, [r4, #-3923]	; 0xfffff0ad
    5964:	616c706d 	cmnvs	ip, sp, rrx
    5968:	47006574 	smlsdxmi	r0, r4, r5, r6
    596c:	4120554e 	teqmi	r0, lr, asr #10
    5970:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    5974:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    5978:	80010032 	andhi	r0, r1, r2, lsr r0
    597c:	00000059 	andeq	r0, r0, r9, asr r0
    5980:	15a10002 	strne	r0, [r1, #2]!
    5984:	01040000 	mrseq	r0, (UNDEF: 4)
    5988:	00001774 	andeq	r1, r0, r4, ror r7
    598c:	40000000 	andmi	r0, r0, r0
    5990:	40000194 	mulmi	r0, r4, r1
    5994:	30747263 	rsbscc	r7, r4, r3, ror #4
    5998:	4300732e 	movwmi	r7, #814	; 0x32e
    599c:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    59a0:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    59a4:	544e4552 	strbpl	r4, [lr], #-1362	; 0xfffffaae
    59a8:	55484c41 	strbpl	r4, [r8, #-3137]	; 0xfffff3bf
    59ac:	69535c42 	ldmdbvs	r3, {r1, r6, sl, fp, ip, lr}^
    59b0:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
    59b4:	5c534f5f 	mrrcpl	15, 5, r4, r3, cr15
    59b8:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
    59bc:	545f534f 	ldrbpl	r5, [pc], #-847	; 59c4 <SVC_STACK_SIZE+0x19c4>
    59c0:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
    59c4:	00657461 	rsbeq	r7, r5, r1, ror #8
    59c8:	20554e47 	subscs	r4, r5, r7, asr #28
    59cc:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    59d0:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    59d4:	01003235 	tsteq	r0, r5, lsr r2
    59d8:	Address 0x000059d8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      30:	15050000 	strne	r0, [r5, #-0]
      34:	00192700 	andseq	r2, r9, r0, lsl #14
      38:	00260600 	eoreq	r0, r6, r0, lsl #12
      3c:	00001349 	andeq	r1, r0, r9, asr #6
      40:	3f012e07 	svccc	0x00012e07
      44:	3a0e0319 	bcc	380cb0 <IRQ_STACK_SIZE+0x378cb0>
      48:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      4c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      50:	97184006 	ldrls	r4, [r8, -r6]
      54:	13011942 	movwne	r1, #6466	; 0x1942
      58:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
      5c:	11010182 	smlabbne	r1, r2, r1, r0
      60:	00133101 	andseq	r3, r3, r1, lsl #2
      64:	828a0900 	addhi	r0, sl, #0, 18
      68:	18020001 	stmdane	r2, {r0}
      6c:	00184291 	mulseq	r8, r1, r2
      70:	00340a00 	eorseq	r0, r4, r0, lsl #20
      74:	0b3a0803 	bleq	e82088 <STACK_SIZE+0x682088>
      78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      7c:	00001802 	andeq	r1, r0, r2, lsl #16
      80:	0182890b 	orreq	r8, r2, fp, lsl #18
      84:	31011101 	tstcc	r1, r1, lsl #2
      88:	00130113 	andseq	r0, r3, r3, lsl r1
      8c:	00350c00 	eorseq	r0, r5, r0, lsl #24
      90:	00001349 	andeq	r1, r0, r9, asr #6
      94:	0300050d 	movweq	r0, #1293	; 0x50d
      98:	3b0b3a0e 	blcc	2ce8d8 <IRQ_STACK_SIZE+0x2c68d8>
      9c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      a0:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
      a4:	08030034 	stmdaeq	r3, {r2, r4, r5}
      a8:	0b3b0b3a 	bleq	ec2d98 <STACK_SIZE+0x6c2d98>
      ac:	17021349 	strne	r1, [r2, -r9, asr #6]
      b0:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
      b4:	11000182 	smlabbne	r0, r2, r1, r0
      b8:	00133101 	andseq	r3, r3, r1, lsl #2
      bc:	82891000 	addhi	r1, r9, #0
      c0:	01110101 	tsteq	r1, r1, lsl #2
      c4:	31194295 			; <UNDEFINED> instruction: 0x31194295
      c8:	11000013 	tstne	r0, r3, lsl r0
      cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
      d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      d4:	17021349 	strne	r1, [r2, -r9, asr #6]
      d8:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
      dc:	11000182 	smlabbne	r0, r2, r1, r0
      e0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
      e4:	00001331 	andeq	r1, r0, r1, lsr r3
      e8:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
      ec:	00130113 	andseq	r0, r3, r3, lsl r1
      f0:	00211400 	eoreq	r1, r1, r0, lsl #8
      f4:	0b2f1349 	bleq	bc4e20 <STACK_SIZE+0x3c4e20>
      f8:	34150000 	ldrcc	r0, [r5], #-0
      fc:	3a0e0300 	bcc	380d04 <IRQ_STACK_SIZE+0x378d04>
     100:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     104:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     108:	16000018 			; <UNDEFINED> instruction: 0x16000018
     10c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     110:	0b3a0e03 	bleq	e83924 <STACK_SIZE+0x683924>
     114:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     118:	1301193c 	movwne	r1, #6460	; 0x193c
     11c:	05170000 	ldreq	r0, [r7, #-0]
     120:	00134900 	andseq	r4, r3, r0, lsl #18
     124:	00181800 	andseq	r1, r8, r0, lsl #16
     128:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     12c:	03193f00 	tsteq	r9, #0, 30
     130:	3b0b3a0e 	blcc	2ce970 <IRQ_STACK_SIZE+0x2c6970>
     134:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     138:	00193c13 	andseq	r3, r9, r3, lsl ip
     13c:	012e1a00 	teqeq	lr, r0, lsl #20
     140:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     144:	0b3b0b3a 	bleq	ec2e34 <STACK_SIZE+0x6c2e34>
     148:	13491927 	movtne	r1, #39207	; 0x9927
     14c:	1301193c 	movwne	r1, #6460	; 0x193c
     150:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     154:	03193f01 	tsteq	r9, #1, 30
     158:	3b0b3a0e 	blcc	2ce998 <IRQ_STACK_SIZE+0x2c6998>
     15c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     160:	00193c13 	andseq	r3, r9, r3, lsl ip
     164:	11010000 	mrsne	r0, (UNDEF: 1)
     168:	130e2501 	movwne	r2, #58625	; 0xe501
     16c:	1b0e030b 	blne	380da0 <IRQ_STACK_SIZE+0x378da0>
     170:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     174:	00171006 	andseq	r1, r7, r6
     178:	00240200 	eoreq	r0, r4, r0, lsl #4
     17c:	0b3e0b0b 	bleq	f82db0 <STACK_SIZE+0x782db0>
     180:	00000e03 	andeq	r0, r0, r3, lsl #28
     184:	0b002403 	bleq	9198 <IRQ_STACK_SIZE+0x1198>
     188:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     18c:	04000008 	streq	r0, [r0], #-8
     190:	0b0b000f 	bleq	2c01d4 <IRQ_STACK_SIZE+0x2b81d4>
     194:	00001349 	andeq	r1, r0, r9, asr #6
     198:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
     19c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     1a0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1a4:	0b3a0e03 	bleq	e839b8 <STACK_SIZE+0x6839b8>
     1a8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     1ac:	01111349 	tsteq	r1, r9, asr #6
     1b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     1b4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     1b8:	07000013 	smladeq	r0, r3, r0, r0
     1bc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1c0:	0b3b0b3a 	bleq	ec2eb0 <STACK_SIZE+0x6c2eb0>
     1c4:	17021349 	strne	r1, [r2, -r9, asr #6]
     1c8:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
     1cc:	11000182 	smlabbne	r0, r2, r1, r0
     1d0:	00133101 	andseq	r3, r3, r1, lsl #2
     1d4:	82890900 	addhi	r0, r9, #0, 18
     1d8:	01110101 	tsteq	r1, r1, lsl #2
     1dc:	00001331 	andeq	r1, r0, r1, lsr r3
     1e0:	01828a0a 	orreq	r8, r2, sl, lsl #20
     1e4:	91180200 	tstls	r8, r0, lsl #4
     1e8:	00001842 	andeq	r1, r0, r2, asr #16
     1ec:	3f002e0b 	svccc	0x00002e0b
     1f0:	3a0e0319 	bcc	380e5c <IRQ_STACK_SIZE+0x378e5c>
     1f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1f8:	3c134919 	ldccc	9, cr4, [r3], {25}
     1fc:	0c000019 	stceq	0, cr0, [r0], {25}
     200:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     204:	0b3a0e03 	bleq	e83a18 <STACK_SIZE+0x683a18>
     208:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     20c:	0000193c 	andeq	r1, r0, ip, lsr r9
     210:	4900050d 	stmdbmi	r0, {r0, r2, r3, r8, sl}
     214:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     218:	00000018 	andeq	r0, r0, r8, lsl r0
     21c:	01110100 	tsteq	r1, r0, lsl #2
     220:	0b130e25 	bleq	4c3abc <IRQ_STACK_SIZE+0x4bbabc>
     224:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     228:	06120111 			; <UNDEFINED> instruction: 0x06120111
     22c:	00001710 	andeq	r1, r0, r0, lsl r7
     230:	0b002402 	bleq	9240 <IRQ_STACK_SIZE+0x1240>
     234:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     238:	0300000e 	movweq	r0, #14
     23c:	0b0b0024 	bleq	2c02d4 <IRQ_STACK_SIZE+0x2b82d4>
     240:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     244:	0f040000 	svceq	0x00040000
     248:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     24c:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     250:	13490026 	movtne	r0, #36902	; 0x9026
     254:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     258:	03193f01 	tsteq	r9, #1, 30
     25c:	3b0b3a0e 	blcc	2cea9c <IRQ_STACK_SIZE+0x2c6a9c>
     260:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     264:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     268:	97184006 	ldrls	r4, [r8, -r6]
     26c:	13011942 	movwne	r1, #6466	; 0x1942
     270:	34070000 	strcc	r0, [r7], #-0
     274:	3a0e0300 	bcc	380e7c <IRQ_STACK_SIZE+0x378e7c>
     278:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     27c:	000b1c13 	andeq	r1, fp, r3, lsl ip
     280:	00340800 	eorseq	r0, r4, r0, lsl #16
     284:	0b3a0803 	bleq	e82298 <STACK_SIZE+0x682298>
     288:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     28c:	00001702 	andeq	r1, r0, r2, lsl #14
     290:	01828909 	orreq	r8, r2, r9, lsl #18
     294:	31011100 	mrscc	r1, (UNDEF: 17)
     298:	0a000013 	beq	2ec <NOINT+0x22c>
     29c:	01018289 	smlabbeq	r1, r9, r2, r8
     2a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     2a4:	00001301 	andeq	r1, r0, r1, lsl #6
     2a8:	01828a0b 	orreq	r8, r2, fp, lsl #20
     2ac:	91180200 	tstls	r8, r0, lsl #4
     2b0:	00001842 	andeq	r1, r0, r2, asr #16
     2b4:	0182890c 	orreq	r8, r2, ip, lsl #18
     2b8:	31011101 	tstcc	r1, r1, lsl #2
     2bc:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     2c0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     2c4:	0b3b0b3a 	bleq	ec2fb4 <STACK_SIZE+0x6c2fb4>
     2c8:	17021349 	strne	r1, [r2, -r9, asr #6]
     2cc:	340e0000 	strcc	r0, [lr], #-0
     2d0:	3a0e0300 	bcc	380ed8 <IRQ_STACK_SIZE+0x378ed8>
     2d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2d8:	00170213 	andseq	r0, r7, r3, lsl r2
     2dc:	00340f00 	eorseq	r0, r4, r0, lsl #30
     2e0:	0b3a0e03 	bleq	e83af4 <STACK_SIZE+0x683af4>
     2e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2e8:	00001802 	andeq	r1, r0, r2, lsl #16
     2ec:	3f002e10 	svccc	0x00002e10
     2f0:	3a0e0319 	bcc	380f5c <IRQ_STACK_SIZE+0x378f5c>
     2f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2f8:	11134919 	tstne	r3, r9, lsl r9
     2fc:	40061201 	andmi	r1, r6, r1, lsl #4
     300:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     304:	05110000 	ldreq	r0, [r1, #-0]
     308:	3a080300 	bcc	200f10 <IRQ_STACK_SIZE+0x1f8f10>
     30c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     310:	00180213 	andseq	r0, r8, r3, lsl r2
     314:	00341200 	eorseq	r1, r4, r0, lsl #4
     318:	0b3a0e03 	bleq	e83b2c <STACK_SIZE+0x683b2c>
     31c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     320:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     324:	01130000 	tsteq	r3, r0
     328:	01134901 	tsteq	r3, r1, lsl #18
     32c:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     330:	13490021 	movtne	r0, #36897	; 0x9021
     334:	00000b2f 	andeq	r0, r0, pc, lsr #22
     338:	03003415 	movweq	r3, #1045	; 0x415
     33c:	3b0b3a08 	blcc	2ceb64 <IRQ_STACK_SIZE+0x2c6b64>
     340:	3f13490b 	svccc	0x0013490b
     344:	00180219 	andseq	r0, r8, r9, lsl r2
     348:	012e1600 	teqeq	lr, r0, lsl #12
     34c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     350:	0b3b0b3a 	bleq	ec3040 <STACK_SIZE+0x6c3040>
     354:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     358:	00001301 	andeq	r1, r0, r1, lsl #6
     35c:	49000517 	stmdbmi	r0, {r0, r1, r2, r4, r8, sl}
     360:	18000013 	stmdane	r0, {r0, r1, r4}
     364:	00000018 	andeq	r0, r0, r8, lsl r0
     368:	3f012e19 	svccc	0x00012e19
     36c:	3a0e0319 	bcc	380fd8 <IRQ_STACK_SIZE+0x378fd8>
     370:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     374:	00193c19 	andseq	r3, r9, r9, lsl ip
     378:	11010000 	mrsne	r0, (UNDEF: 1)
     37c:	130e2501 	movwne	r2, #58625	; 0xe501
     380:	1b0e030b 	blne	380fb4 <IRQ_STACK_SIZE+0x378fb4>
     384:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     388:	00171006 	andseq	r1, r7, r6
     38c:	012e0200 	teqeq	lr, r0, lsl #4
     390:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     394:	0b3b0b3a 	bleq	ec3084 <STACK_SIZE+0x6c3084>
     398:	0b201927 	bleq	80683c <STACK_SIZE+0x683c>
     39c:	00001301 	andeq	r1, r0, r1, lsl #6
     3a0:	03000503 	movweq	r0, #1283	; 0x503
     3a4:	3b0b3a08 	blcc	2cebcc <IRQ_STACK_SIZE+0x2c6bcc>
     3a8:	0013490b 	andseq	r4, r3, fp, lsl #18
     3ac:	00240400 	eoreq	r0, r4, r0, lsl #8
     3b0:	0b3e0b0b 	bleq	f82fe4 <STACK_SIZE+0x782fe4>
     3b4:	00000e03 	andeq	r0, r0, r3, lsl #28
     3b8:	03000505 	movweq	r0, #1285	; 0x505
     3bc:	3b0b3a0e 	blcc	2cebfc <IRQ_STACK_SIZE+0x2c6bfc>
     3c0:	0013490b 	andseq	r4, r3, fp, lsl #18
     3c4:	00340600 	eorseq	r0, r4, r0, lsl #12
     3c8:	0b3a0803 	bleq	e823dc <STACK_SIZE+0x6823dc>
     3cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3d0:	34070000 	strcc	r0, [r7], #-0
     3d4:	3a0e0300 	bcc	380fdc <IRQ_STACK_SIZE+0x378fdc>
     3d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3dc:	08000013 	stmdaeq	r0, {r0, r1, r4}
     3e0:	0b0b0024 	bleq	2c0478 <IRQ_STACK_SIZE+0x2b8478>
     3e4:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     3e8:	0f090000 	svceq	0x00090000
     3ec:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     3f0:	0a000013 	beq	444 <ABORT_STACK_SIZE+0x44>
     3f4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3f8:	0b3a0e03 	bleq	e83c0c <STACK_SIZE+0x683c0c>
     3fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     400:	00000b20 	andeq	r0, r0, r0, lsr #22
     404:	03012e0b 	movweq	r2, #7691	; 0x1e0b
     408:	3b0b3a0e 	blcc	2cec48 <IRQ_STACK_SIZE+0x2c6c48>
     40c:	20192705 	andscs	r2, r9, r5, lsl #14
     410:	0013010b 	andseq	r0, r3, fp, lsl #2
     414:	00050c00 	andeq	r0, r5, r0, lsl #24
     418:	0b3a0e03 	bleq	e83c2c <STACK_SIZE+0x683c2c>
     41c:	1349053b 	movtne	r0, #38203	; 0x953b
     420:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     424:	3a0e0301 	bcc	381030 <IRQ_STACK_SIZE+0x379030>
     428:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     42c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     430:	97184006 	ldrls	r4, [r8, -r6]
     434:	13011942 	movwne	r1, #6466	; 0x1942
     438:	1d0e0000 	stcne	0, cr0, [lr, #-0]
     43c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     440:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     444:	0105590b 	tsteq	r5, fp, lsl #18
     448:	0f000013 	svceq	0x00000013
     44c:	13310005 	teqne	r1, #5
     450:	0000051c 	andeq	r0, r0, ip, lsl r5
     454:	31000510 	tstcc	r0, r0, lsl r5
     458:	000b1c13 	andeq	r1, fp, r3, lsl ip
     45c:	00051100 	andeq	r1, r5, r0, lsl #2
     460:	061c1331 			; <UNDEFINED> instruction: 0x061c1331
     464:	0b120000 	bleq	48046c <IRQ_STACK_SIZE+0x47846c>
     468:	00175501 	andseq	r5, r7, r1, lsl #10
     46c:	00341300 	eorseq	r1, r4, r0, lsl #6
     470:	17021331 	smladxne	r2, r1, r3, r1
     474:	34140000 	ldrcc	r0, [r4], #-0
     478:	1c133100 	ldfnes	f3, [r3], {-0}
     47c:	1500000b 	strne	r0, [r0, #-11]
     480:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     484:	06120111 			; <UNDEFINED> instruction: 0x06120111
     488:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     48c:	00001301 	andeq	r1, r0, r1, lsl #6
     490:	31000516 	tstcc	r0, r6, lsl r5
     494:	17000013 	smladne	r0, r3, r0, r0
     498:	0111010b 	tsteq	r1, fp, lsl #2
     49c:	00000612 	andeq	r0, r0, r2, lsl r6
     4a0:	31003418 	tstcc	r0, r8, lsl r4
     4a4:	19000013 	stmdbne	r0, {r0, r1, r4}
     4a8:	13310034 	teqne	r1, #52	; 0x34
     4ac:	0000061c 	andeq	r0, r0, ip, lsl r6
     4b0:	0182891a 	orreq	r8, r2, sl, lsl r9
     4b4:	31011100 	mrscc	r1, (UNDEF: 17)
     4b8:	1b000013 	blne	50c <ABORT_STACK_SIZE+0x10c>
     4bc:	00018289 	andeq	r8, r1, r9, lsl #5
     4c0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     4c4:	00133119 	andseq	r3, r3, r9, lsl r1
     4c8:	012e1c00 	teqeq	lr, r0, lsl #24
     4cc:	01111331 	tsteq	r1, r1, lsr r3
     4d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4d8:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     4dc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     4e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4e4:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     4e8:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     4ec:	03193f01 	tsteq	r9, #1, 30
     4f0:	3b0b3a0e 	blcc	2ced30 <IRQ_STACK_SIZE+0x2c6d30>
     4f4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     4f8:	010b2013 	tsteq	fp, r3, lsl r0
     4fc:	1f000013 	svcne	0x00000013
     500:	13310005 	teqne	r1, #5
     504:	00001702 	andeq	r1, r0, r2, lsl #14
     508:	3f012e20 	svccc	0x00012e20
     50c:	3a0e0319 	bcc	381178 <IRQ_STACK_SIZE+0x379178>
     510:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     514:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     518:	97184006 	ldrls	r4, [r8, -r6]
     51c:	13011942 	movwne	r1, #6466	; 0x1942
     520:	05210000 	streq	r0, [r1, #-0]!
     524:	3a080300 	bcc	20112c <IRQ_STACK_SIZE+0x1f912c>
     528:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     52c:	00170213 	andseq	r0, r7, r3, lsl r2
     530:	00052200 	andeq	r2, r5, r0, lsl #4
     534:	0b3a0e03 	bleq	e83d48 <STACK_SIZE+0x683d48>
     538:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     53c:	00001702 	andeq	r1, r0, r2, lsl #14
     540:	31011d23 	tstcc	r1, r3, lsr #26
     544:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     548:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     54c:	0013010b 	andseq	r0, r3, fp, lsl #2
     550:	011d2400 	tsteq	sp, r0, lsl #8
     554:	01111331 	tsteq	r1, r1, lsr r3
     558:	0b580612 	bleq	1601da8 <STACK_SIZE+0xe01da8>
     55c:	00000b59 	andeq	r0, r0, r9, asr fp
     560:	01828925 	orreq	r8, r2, r5, lsr #18
     564:	31011101 	tstcc	r1, r1, lsl #2
     568:	00130113 	andseq	r0, r3, r3, lsl r1
     56c:	828a2600 	addhi	r2, sl, #0, 12
     570:	18020001 	stmdane	r2, {r0}
     574:	00184291 	mulseq	r8, r1, r2
     578:	82892700 	addhi	r2, r9, #0, 14
     57c:	01110101 	tsteq	r1, r1, lsl #2
     580:	31194295 			; <UNDEFINED> instruction: 0x31194295
     584:	28000013 	stmdacs	r0, {r0, r1, r4}
     588:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     58c:	0b3a0e03 	bleq	e83da0 <STACK_SIZE+0x683da0>
     590:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     594:	06120111 			; <UNDEFINED> instruction: 0x06120111
     598:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     59c:	29000019 	stmdbcs	r0, {r0, r3, r4}
     5a0:	1331002e 	teqne	r1, #46	; 0x2e
     5a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     5a8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     5ac:	2a000019 	bcs	618 <ABORT_STACK_SIZE+0x218>
     5b0:	13310005 	teqne	r1, #5
     5b4:	00001802 	andeq	r1, r0, r2, lsl #16
     5b8:	3100342b 	tstcc	r0, fp, lsr #8
     5bc:	00180213 	andseq	r0, r8, r3, lsl r2
     5c0:	00342c00 	eorseq	r2, r4, r0, lsl #24
     5c4:	0b3a0803 	bleq	e825d8 <STACK_SIZE+0x6825d8>
     5c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5cc:	00001702 	andeq	r1, r0, r2, lsl #14
     5d0:	31011d2d 	tstcc	r1, sp, lsr #26
     5d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     5d8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     5dc:	0013010b 	andseq	r0, r3, fp, lsl #2
     5e0:	82892e00 	addhi	r2, r9, #0, 28
     5e4:	01110101 	tsteq	r1, r1, lsl #2
     5e8:	00001331 	andeq	r1, r0, r1, lsr r3
     5ec:	31001d2f 	tstcc	r0, pc, lsr #26
     5f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     5f4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     5f8:	3000000b 	andcc	r0, r0, fp
     5fc:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
     600:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     604:	0b201927 	bleq	806aa8 <STACK_SIZE+0x6aa8>
     608:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
     60c:	03193f01 	tsteq	r9, #1, 30
     610:	3b0b3a0e 	blcc	2cee50 <IRQ_STACK_SIZE+0x2c6e50>
     614:	11192705 	tstne	r9, r5, lsl #14
     618:	40061201 	andmi	r1, r6, r1, lsl #4
     61c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     620:	00001301 	andeq	r1, r0, r1, lsl #6
     624:	03003432 	movweq	r3, #1074	; 0x432
     628:	3b0b3a08 	blcc	2cee50 <IRQ_STACK_SIZE+0x2c6e50>
     62c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     630:	33000017 	movwcc	r0, #23
     634:	1331001d 	teqne	r1, #29
     638:	06120111 			; <UNDEFINED> instruction: 0x06120111
     63c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     640:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
     644:	03193f01 	tsteq	r9, #1, 30
     648:	3b0b3a0e 	blcc	2cee88 <IRQ_STACK_SIZE+0x2c6e88>
     64c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     650:	00130119 	andseq	r0, r3, r9, lsl r1
     654:	00053500 	andeq	r3, r5, r0, lsl #10
     658:	00001349 	andeq	r1, r0, r9, asr #6
     65c:	3f012e36 	svccc	0x00012e36
     660:	3a0e0319 	bcc	3812cc <IRQ_STACK_SIZE+0x3792cc>
     664:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     668:	3c134919 	ldccc	9, cr4, [r3], {25}
     66c:	00130119 	andseq	r0, r3, r9, lsl r1
     670:	002e3700 	eoreq	r3, lr, r0, lsl #14
     674:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     678:	0b3b0b3a 	bleq	ec3368 <STACK_SIZE+0x6c3368>
     67c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     680:	2e380000 	cdpcs	0, 3, cr0, cr8, cr0, {0}
     684:	03193f01 	tsteq	r9, #1, 30
     688:	3b0b3a0e 	blcc	2ceec8 <IRQ_STACK_SIZE+0x2c6ec8>
     68c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     690:	00000019 	andeq	r0, r0, r9, lsl r0
     694:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     698:	030b130e 	movweq	r1, #45838	; 0xb30e
     69c:	110e1b0e 	tstne	lr, lr, lsl #22
     6a0:	10061201 	andne	r1, r6, r1, lsl #4
     6a4:	02000017 	andeq	r0, r0, #23
     6a8:	0b0b0024 	bleq	2c0740 <IRQ_STACK_SIZE+0x2b8740>
     6ac:	0e030b3e 	vmoveq.16	d3[0], r0
     6b0:	24030000 	strcs	r0, [r3], #-0
     6b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     6b8:	0008030b 	andeq	r0, r8, fp, lsl #6
     6bc:	012e0400 	teqeq	lr, r0, lsl #8
     6c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     6c4:	0b3b0b3a 	bleq	ec33b4 <STACK_SIZE+0x6c33b4>
     6c8:	01111927 	tsteq	r1, r7, lsr #18
     6cc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6d0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6d4:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     6d8:	08030005 	stmdaeq	r3, {r0, r2}
     6dc:	0b3b0b3a 	bleq	ec33cc <STACK_SIZE+0x6c33cc>
     6e0:	17021349 	strne	r1, [r2, -r9, asr #6]
     6e4:	05060000 	streq	r0, [r6, #-0]
     6e8:	3a0e0300 	bcc	3812f0 <IRQ_STACK_SIZE+0x3792f0>
     6ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6f0:	00180213 	andseq	r0, r8, r3, lsl r2
     6f4:	00050700 	andeq	r0, r5, r0, lsl #14
     6f8:	0b3a0e03 	bleq	e83f0c <STACK_SIZE+0x683f0c>
     6fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     700:	00001702 	andeq	r1, r0, r2, lsl #14
     704:	3f012e08 	svccc	0x00012e08
     708:	3a0e0319 	bcc	381374 <IRQ_STACK_SIZE+0x379374>
     70c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     710:	11134919 	tstne	r3, r9, lsl r9
     714:	40061201 	andmi	r1, r6, r1, lsl #4
     718:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     71c:	00001301 	andeq	r1, r0, r1, lsl #6
     720:	49010109 	stmdbmi	r1, {r0, r3, r8}
     724:	00130113 	andseq	r0, r3, r3, lsl r1
     728:	00210a00 	eoreq	r0, r1, r0, lsl #20
     72c:	0b2f1349 	bleq	bc5458 <STACK_SIZE+0x3c5458>
     730:	0f0b0000 	svceq	0x000b0000
     734:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     738:	0c000013 	stceq	0, cr0, [r0], {19}
     73c:	13490035 	movtne	r0, #36917	; 0x9035
     740:	340d0000 	strcc	r0, [sp], #-0
     744:	3a0e0300 	bcc	38134c <IRQ_STACK_SIZE+0x37934c>
     748:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     74c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     750:	00000018 	andeq	r0, r0, r8, lsl r0
     754:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     758:	030b130e 	movweq	r1, #45838	; 0xb30e
     75c:	110e1b0e 	tstne	lr, lr, lsl #22
     760:	10061201 	andne	r1, r6, r1, lsl #4
     764:	02000017 	andeq	r0, r0, #23
     768:	0b0b0024 	bleq	2c0800 <IRQ_STACK_SIZE+0x2b8800>
     76c:	0e030b3e 	vmoveq.16	d3[0], r0
     770:	24030000 	strcs	r0, [r3], #-0
     774:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     778:	0008030b 	andeq	r0, r8, fp, lsl #6
     77c:	000f0400 	andeq	r0, pc, r0, lsl #8
     780:	00000b0b 	andeq	r0, r0, fp, lsl #22
     784:	0b000f05 	bleq	43a0 <SVC_STACK_SIZE+0x3a0>
     788:	0013490b 	andseq	r4, r3, fp, lsl #18
     78c:	00260600 	eoreq	r0, r6, r0, lsl #12
     790:	00001349 	andeq	r1, r0, r9, asr #6
     794:	03001607 	movweq	r1, #1543	; 0x607
     798:	3b0b3a0e 	blcc	2cefd8 <IRQ_STACK_SIZE+0x2c6fd8>
     79c:	0013490b 	andseq	r4, r3, fp, lsl #18
     7a0:	01130800 	tsteq	r3, r0, lsl #16
     7a4:	0b0b0e03 	bleq	2c3fb8 <IRQ_STACK_SIZE+0x2bbfb8>
     7a8:	0b3b0b3a 	bleq	ec3498 <STACK_SIZE+0x6c3498>
     7ac:	00001301 	andeq	r1, r0, r1, lsl #6
     7b0:	03000d09 	movweq	r0, #3337	; 0xd09
     7b4:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     7b8:	0019340b 	andseq	r3, r9, fp, lsl #8
     7bc:	01130a00 	tsteq	r3, r0, lsl #20
     7c0:	0b3a0b0b 	bleq	e833f4 <STACK_SIZE+0x6833f4>
     7c4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     7c8:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     7cc:	3a0e0300 	bcc	3813d4 <IRQ_STACK_SIZE+0x3793d4>
     7d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7d4:	000b3813 	andeq	r3, fp, r3, lsl r8
     7d8:	012e0c00 	teqeq	lr, r0, lsl #24
     7dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     7e0:	0b3b0b3a 	bleq	ec34d0 <STACK_SIZE+0x6c34d0>
     7e4:	0b201927 	bleq	806c88 <STACK_SIZE+0x6c88>
     7e8:	00001301 	andeq	r1, r0, r1, lsl #6
     7ec:	0300050d 	movweq	r0, #1293	; 0x50d
     7f0:	3b0b3a08 	blcc	2cf018 <IRQ_STACK_SIZE+0x2c7018>
     7f4:	0013490b 	andseq	r4, r3, fp, lsl #18
     7f8:	00050e00 	andeq	r0, r5, r0, lsl #28
     7fc:	0b3a0e03 	bleq	e84010 <STACK_SIZE+0x684010>
     800:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     804:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     808:	03193f01 	tsteq	r9, #1, 30
     80c:	3b0b3a0e 	blcc	2cf04c <IRQ_STACK_SIZE+0x2c704c>
     810:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     814:	010b2013 	tsteq	fp, r3, lsl r0
     818:	10000013 	andne	r0, r0, r3, lsl r0
     81c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     820:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     824:	00001349 	andeq	r1, r0, r9, asr #6
     828:	3f012e11 	svccc	0x00012e11
     82c:	3a0e0319 	bcc	381498 <IRQ_STACK_SIZE+0x379498>
     830:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     834:	010b2019 	tsteq	fp, r9, lsl r0
     838:	12000013 	andne	r0, r0, #19
     83c:	08030005 	stmdaeq	r3, {r0, r2}
     840:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     844:	00001349 	andeq	r1, r0, r9, asr #6
     848:	03003413 	movweq	r3, #1043	; 0x413
     84c:	3b0b3a0e 	blcc	2cf08c <IRQ_STACK_SIZE+0x2c708c>
     850:	00134905 	andseq	r4, r3, r5, lsl #18
     854:	00341400 	eorseq	r1, r4, r0, lsl #8
     858:	0b3a0803 	bleq	e8286c <STACK_SIZE+0x68286c>
     85c:	1349053b 	movtne	r0, #38203	; 0x953b
     860:	01150000 	tsteq	r5, r0
     864:	01134901 	tsteq	r3, r1, lsl #18
     868:	16000013 			; <UNDEFINED> instruction: 0x16000013
     86c:	13490021 	movtne	r0, #36897	; 0x9021
     870:	00000b2f 	andeq	r0, r0, pc, lsr #22
     874:	00001817 	andeq	r1, r0, r7, lsl r8
     878:	012e1800 	teqeq	lr, r0, lsl #16
     87c:	01111331 	tsteq	r1, r1, lsr r3
     880:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     884:	01194297 			; <UNDEFINED> instruction: 0x01194297
     888:	19000013 	stmdbne	r0, {r0, r1, r4}
     88c:	13310005 	teqne	r1, #5
     890:	00001702 	andeq	r1, r0, r2, lsl #14
     894:	3100051a 	tstcc	r0, sl, lsl r5
     898:	00180213 	andseq	r0, r8, r3, lsl r2
     89c:	00341b00 	eorseq	r1, r4, r0, lsl #22
     8a0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     8a4:	051c0000 	ldreq	r0, [ip, #-0]
     8a8:	1c133100 	ldfnes	f3, [r3], {-0}
     8ac:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
     8b0:	13310005 	teqne	r1, #5
     8b4:	0000051c 	andeq	r0, r0, ip, lsl r5
     8b8:	31011d1e 	tstcc	r1, lr, lsl sp
     8bc:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     8c0:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     8c4:	00130105 	andseq	r0, r3, r5, lsl #2
     8c8:	010b1f00 	tsteq	fp, r0, lsl #30
     8cc:	00001755 	andeq	r1, r0, r5, asr r7
     8d0:	31003420 	tstcc	r0, r0, lsr #8
     8d4:	00170213 	andseq	r0, r7, r3, lsl r2
     8d8:	00342100 	eorseq	r2, r4, r0, lsl #2
     8dc:	00001331 	andeq	r1, r0, r1, lsr r3
     8e0:	31011d22 	tstcc	r1, r2, lsr #26
     8e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8e8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     8ec:	23000005 	movwcs	r0, #5
     8f0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     8f4:	17550152 			; <UNDEFINED> instruction: 0x17550152
     8f8:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     8fc:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
     900:	11010182 	smlabbne	r1, r2, r1, r0
     904:	00133101 	andseq	r3, r3, r1, lsl #2
     908:	828a2500 	addhi	r2, sl, #0, 10
     90c:	18020001 	stmdane	r2, {r0}
     910:	00184291 	mulseq	r8, r1, r2
     914:	012e2600 	teqeq	lr, r0, lsl #12
     918:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     91c:	0b3b0b3a 	bleq	ec360c <STACK_SIZE+0x6c360c>
     920:	01111927 	tsteq	r1, r7, lsr #18
     924:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     928:	01194297 			; <UNDEFINED> instruction: 0x01194297
     92c:	27000013 	smladcs	r0, r3, r0, r0
     930:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     934:	0b3b0b3a 	bleq	ec3624 <STACK_SIZE+0x6c3624>
     938:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     93c:	34280000 	strtcc	r0, [r8], #-0
     940:	3a0e0300 	bcc	381548 <IRQ_STACK_SIZE+0x379548>
     944:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     948:	29000013 	stmdbcs	r0, {r0, r1, r4}
     94c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     950:	0b3a0e03 	bleq	e84164 <STACK_SIZE+0x684164>
     954:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     958:	00000b20 	andeq	r0, r0, r0, lsr #22
     95c:	31002e2a 	tstcc	r0, sl, lsr #28
     960:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     964:	97184006 	ldrls	r4, [r8, -r6]
     968:	00001942 	andeq	r1, r0, r2, asr #18
     96c:	31001d2b 	tstcc	r0, fp, lsr #26
     970:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     974:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     978:	2c00000b 	stccs	0, cr0, [r0], {11}
     97c:	08030005 	stmdaeq	r3, {r0, r2}
     980:	0b3b0b3a 	bleq	ec3670 <STACK_SIZE+0x6c3670>
     984:	17021349 	strne	r1, [r2, -r9, asr #6]
     988:	052d0000 	streq	r0, [sp, #-0]!
     98c:	3a080300 	bcc	201594 <IRQ_STACK_SIZE+0x1f9594>
     990:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     994:	00180213 	andseq	r0, r8, r3, lsl r2
     998:	00342e00 	eorseq	r2, r4, r0, lsl #28
     99c:	0b3a0e03 	bleq	e841b0 <STACK_SIZE+0x6841b0>
     9a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9a4:	00001702 	andeq	r1, r0, r2, lsl #14
     9a8:	3f012e2f 	svccc	0x00012e2f
     9ac:	3a0e0319 	bcc	381618 <IRQ_STACK_SIZE+0x379618>
     9b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9b4:	11134919 	tstne	r3, r9, lsl r9
     9b8:	40061201 	andmi	r1, r6, r1, lsl #4
     9bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     9c0:	00001301 	andeq	r1, r0, r1, lsl #6
     9c4:	03003430 	movweq	r3, #1072	; 0x430
     9c8:	3b0b3a08 	blcc	2cf1f0 <IRQ_STACK_SIZE+0x2c71f0>
     9cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     9d0:	31000017 	tstcc	r0, r7, lsl r0
     9d4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     9d8:	17550152 			; <UNDEFINED> instruction: 0x17550152
     9dc:	0b590b58 	bleq	1643744 <STACK_SIZE+0xe43744>
     9e0:	05320000 	ldreq	r0, [r2, #-0]!
     9e4:	00133100 	andseq	r3, r3, r0, lsl #2
     9e8:	00053300 	andeq	r3, r5, r0, lsl #6
     9ec:	0b3a0e03 	bleq	e84200 <STACK_SIZE+0x684200>
     9f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9f4:	00001702 	andeq	r1, r0, r2, lsl #14
     9f8:	3f012e34 	svccc	0x00012e34
     9fc:	3a0e0319 	bcc	381668 <IRQ_STACK_SIZE+0x379668>
     a00:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a04:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     a08:	97184006 	ldrls	r4, [r8, -r6]
     a0c:	13011942 	movwne	r1, #6466	; 0x1942
     a10:	05350000 	ldreq	r0, [r5, #-0]!
     a14:	3a0e0300 	bcc	38161c <IRQ_STACK_SIZE+0x37961c>
     a18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a1c:	00180213 	andseq	r0, r8, r3, lsl r2
     a20:	00053600 	andeq	r3, r5, r0, lsl #12
     a24:	0b3a0803 	bleq	e82a38 <STACK_SIZE+0x682a38>
     a28:	1349053b 	movtne	r0, #38203	; 0x953b
     a2c:	00001702 	andeq	r1, r0, r2, lsl #14
     a30:	03003437 	movweq	r3, #1079	; 0x437
     a34:	3b0b3a08 	blcc	2cf25c <IRQ_STACK_SIZE+0x2c725c>
     a38:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a3c:	38000017 	stmdacc	r0, {r0, r1, r2, r4}
     a40:	08030034 	stmdaeq	r3, {r2, r4, r5}
     a44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     a48:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     a4c:	34390000 	ldrtcc	r0, [r9], #-0
     a50:	1c133100 	ldfnes	f3, [r3], {-0}
     a54:	3a00000b 	bcc	a88 <ABORT_STACK_SIZE+0x688>
     a58:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     a60:	17021349 	strne	r1, [r2, -r9, asr #6]
     a64:	343b0000 	ldrtcc	r0, [fp], #-0
     a68:	3a0e0300 	bcc	381670 <IRQ_STACK_SIZE+0x379670>
     a6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a70:	00180213 	andseq	r0, r8, r3, lsl r2
     a74:	00343c00 	eorseq	r3, r4, r0, lsl #24
     a78:	0b3a0e03 	bleq	e8428c <STACK_SIZE+0x68428c>
     a7c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a80:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     a84:	353d0000 	ldrcc	r0, [sp, #-0]!
     a88:	00134900 	andseq	r4, r3, r0, lsl #18
     a8c:	00213e00 	eoreq	r3, r1, r0, lsl #28
     a90:	052f1349 	streq	r1, [pc, #-841]!	; 74f <ABORT_STACK_SIZE+0x34f>
     a94:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     a98:	03193f01 	tsteq	r9, #1, 30
     a9c:	3b0b3a0e 	blcc	2cf2dc <IRQ_STACK_SIZE+0x2c72dc>
     aa0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     aa4:	01193c13 	tsteq	r9, r3, lsl ip
     aa8:	40000013 	andmi	r0, r0, r3, lsl r0
     aac:	13490005 	movtne	r0, #36869	; 0x9005
     ab0:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     ab4:	03193f01 	tsteq	r9, #1, 30
     ab8:	3b0b3a0e 	blcc	2cf2f8 <IRQ_STACK_SIZE+0x2c72f8>
     abc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     ac0:	00000019 	andeq	r0, r0, r9, lsl r0
     ac4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     ac8:	030b130e 	movweq	r1, #45838	; 0xb30e
     acc:	110e1b0e 	tstne	lr, lr, lsl #22
     ad0:	10061201 	andne	r1, r6, r1, lsl #4
     ad4:	02000017 	andeq	r0, r0, #23
     ad8:	0b0b0024 	bleq	2c0b70 <IRQ_STACK_SIZE+0x2b8b70>
     adc:	0e030b3e 	vmoveq.16	d3[0], r0
     ae0:	24030000 	strcs	r0, [r3], #-0
     ae4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ae8:	0008030b 	andeq	r0, r8, fp, lsl #6
     aec:	002e0400 	eoreq	r0, lr, r0, lsl #8
     af0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     af4:	0b3b0b3a 	bleq	ec37e4 <STACK_SIZE+0x6c37e4>
     af8:	01111927 	tsteq	r1, r7, lsr #18
     afc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b00:	00194297 	mulseq	r9, r7, r2
     b04:	002e0500 	eoreq	r0, lr, r0, lsl #10
     b08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b0c:	0b3b0b3a 	bleq	ec37fc <STACK_SIZE+0x6c37fc>
     b10:	13491927 	movtne	r1, #39207	; 0x9927
     b14:	06120111 			; <UNDEFINED> instruction: 0x06120111
     b18:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     b1c:	06000019 			; <UNDEFINED> instruction: 0x06000019
     b20:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b24:	0b3a0e03 	bleq	e84338 <STACK_SIZE+0x684338>
     b28:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b2c:	01111349 	tsteq	r1, r9, asr #6
     b30:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b34:	01194297 			; <UNDEFINED> instruction: 0x01194297
     b38:	07000013 	smladeq	r0, r3, r0, r0
     b3c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     b40:	0b3b0b3a 	bleq	ec3830 <STACK_SIZE+0x6c3830>
     b44:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     b48:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
     b4c:	03193f01 	tsteq	r9, #1, 30
     b50:	3b0b3a0e 	blcc	2cf390 <IRQ_STACK_SIZE+0x2c7390>
     b54:	1119270b 	tstne	r9, fp, lsl #14
     b58:	40061201 	andmi	r1, r6, r1, lsl #4
     b5c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b60:	00001301 	andeq	r1, r0, r1, lsl #6
     b64:	03000509 	movweq	r0, #1289	; 0x509
     b68:	3b0b3a08 	blcc	2cf390 <IRQ_STACK_SIZE+0x2c7390>
     b6c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b70:	0a000017 	beq	bd4 <ABORT_STACK_SIZE+0x7d4>
     b74:	01018289 	smlabbeq	r1, r9, r2, r8
     b78:	13310111 	teqne	r1, #1073741828	; 0x40000004
     b7c:	00001301 	andeq	r1, r0, r1, lsl #6
     b80:	01828a0b 	orreq	r8, r2, fp, lsl #20
     b84:	91180200 	tstls	r8, r0, lsl #4
     b88:	00001842 	andeq	r1, r0, r2, asr #16
     b8c:	0182890c 	orreq	r8, r2, ip, lsl #18
     b90:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     b94:	13311942 	teqne	r1, #1081344	; 0x108000
     b98:	00001301 	andeq	r1, r0, r1, lsl #6
     b9c:	0182890d 	orreq	r8, r2, sp, lsl #18
     ba0:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     ba4:	13311942 	teqne	r1, #1081344	; 0x108000
     ba8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     bac:	03193f01 	tsteq	r9, #1, 30
     bb0:	3b0b3a0e 	blcc	2cf3f0 <IRQ_STACK_SIZE+0x2c73f0>
     bb4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     bb8:	00130119 	andseq	r0, r3, r9, lsl r1
     bbc:	00050f00 	andeq	r0, r5, r0, lsl #30
     bc0:	00001349 	andeq	r1, r0, r9, asr #6
     bc4:	3f012e10 	svccc	0x00012e10
     bc8:	3a0e0319 	bcc	381834 <IRQ_STACK_SIZE+0x379834>
     bcc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     bd0:	00193c19 	andseq	r3, r9, r9, lsl ip
     bd4:	11010000 	mrsne	r0, (UNDEF: 1)
     bd8:	130e2501 	movwne	r2, #58625	; 0xe501
     bdc:	1b0e030b 	blne	381810 <IRQ_STACK_SIZE+0x379810>
     be0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     be4:	00171006 	andseq	r1, r7, r6
     be8:	00240200 	eoreq	r0, r4, r0, lsl #4
     bec:	0b3e0b0b 	bleq	f83820 <STACK_SIZE+0x783820>
     bf0:	00000e03 	andeq	r0, r0, r3, lsl #28
     bf4:	0b002403 	bleq	9c08 <IRQ_STACK_SIZE+0x1c08>
     bf8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     bfc:	04000008 	streq	r0, [r0], #-8
     c00:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c04:	0b3a0e03 	bleq	e84418 <STACK_SIZE+0x684418>
     c08:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c0c:	13010b20 	movwne	r0, #6944	; 0x1b20
     c10:	05050000 	streq	r0, [r5, #-0]
     c14:	3a080300 	bcc	20181c <IRQ_STACK_SIZE+0x1f981c>
     c18:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c1c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c20:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c24:	0b3a0e03 	bleq	e84438 <STACK_SIZE+0x684438>
     c28:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c2c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c30:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c34:	00130119 	andseq	r0, r3, r9, lsl r1
     c38:	011d0700 	tsteq	sp, r0, lsl #14
     c3c:	01111331 	tsteq	r1, r1, lsr r3
     c40:	0b580612 	bleq	1602490 <STACK_SIZE+0xe02490>
     c44:	00000b59 	andeq	r0, r0, r9, asr fp
     c48:	31000508 	tstcc	r0, r8, lsl #10
     c4c:	000b1c13 	andeq	r1, fp, r3, lsl ip
     c50:	012e0900 	teqeq	lr, r0, lsl #18
     c54:	01111331 	tsteq	r1, r1, lsr r3
     c58:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c5c:	00194297 	mulseq	r9, r7, r2
     c60:	00050a00 	andeq	r0, r5, r0, lsl #20
     c64:	17021331 	smladxne	r2, r1, r3, r1
     c68:	01000000 	mrseq	r0, (UNDEF: 0)
     c6c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     c70:	0e030b13 	vmoveq.32	d3[0], r0
     c74:	01110e1b 	tsteq	r1, fp, lsl lr
     c78:	17100612 			; <UNDEFINED> instruction: 0x17100612
     c7c:	24020000 	strcs	r0, [r2], #-0
     c80:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c84:	000e030b 	andeq	r0, lr, fp, lsl #6
     c88:	00240300 	eoreq	r0, r4, r0, lsl #6
     c8c:	0b3e0b0b 	bleq	f838c0 <STACK_SIZE+0x7838c0>
     c90:	00000803 	andeq	r0, r0, r3, lsl #16
     c94:	0b000f04 	bleq	48ac <SVC_STACK_SIZE+0x8ac>
     c98:	0500000b 	streq	r0, [r0, #-11]
     c9c:	0b0b000f 	bleq	2c0ce0 <IRQ_STACK_SIZE+0x2b8ce0>
     ca0:	00001349 	andeq	r1, r0, r9, asr #6
     ca4:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     ca8:	07000013 	smladeq	r0, r3, r0, r0
     cac:	0b0b0113 	bleq	2c1100 <IRQ_STACK_SIZE+0x2b9100>
     cb0:	0b3b0b3a 	bleq	ec39a0 <STACK_SIZE+0x6c39a0>
     cb4:	00001301 	andeq	r1, r0, r1, lsl #6
     cb8:	03000d08 	movweq	r0, #3336	; 0xd08
     cbc:	3b0b3a0e 	blcc	2cf4fc <IRQ_STACK_SIZE+0x2c74fc>
     cc0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     cc4:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     cc8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     ccc:	0b3b0b3a 	bleq	ec39bc <STACK_SIZE+0x6c39bc>
     cd0:	00001349 	andeq	r1, r0, r9, asr #6
     cd4:	3f012e0a 	svccc	0x00012e0a
     cd8:	3a0e0319 	bcc	381944 <IRQ_STACK_SIZE+0x379944>
     cdc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ce0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ce4:	97184006 	ldrls	r4, [r8, -r6]
     ce8:	13011942 	movwne	r1, #6466	; 0x1942
     cec:	050b0000 	streq	r0, [fp, #-0]
     cf0:	3a0e0300 	bcc	3818f8 <IRQ_STACK_SIZE+0x3798f8>
     cf4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cf8:	00170213 	andseq	r0, r7, r3, lsl r2
     cfc:	00340c00 	eorseq	r0, r4, r0, lsl #24
     d00:	0b3a0803 	bleq	e82d14 <STACK_SIZE+0x682d14>
     d04:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d08:	00001702 	andeq	r1, r0, r2, lsl #14
     d0c:	0182890d 	orreq	r8, r2, sp, lsl #18
     d10:	31011101 	tstcc	r1, r1, lsl #2
     d14:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     d18:	0001828a 	andeq	r8, r1, sl, lsl #5
     d1c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     d20:	0f000018 	svceq	0x00000018
     d24:	00018289 	andeq	r8, r1, r9, lsl #5
     d28:	13310111 	teqne	r1, #1073741828	; 0x40000004
     d2c:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     d30:	11010182 	smlabbne	r1, r2, r1, r0
     d34:	01133101 	tsteq	r3, r1, lsl #2
     d38:	11000013 	tstne	r0, r3, lsl r0
     d3c:	13490101 	movtne	r0, #37121	; 0x9101
     d40:	00001301 	andeq	r1, r0, r1, lsl #6
     d44:	49002112 	stmdbmi	r0, {r1, r4, r8, sp}
     d48:	000b2f13 	andeq	r2, fp, r3, lsl pc
     d4c:	00341300 	eorseq	r1, r4, r0, lsl #6
     d50:	0b3a0e03 	bleq	e84564 <STACK_SIZE+0x684564>
     d54:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d58:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     d5c:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     d60:	03193f01 	tsteq	r9, #1, 30
     d64:	3b0b3a0e 	blcc	2cf5a4 <IRQ_STACK_SIZE+0x2c75a4>
     d68:	3c19270b 	ldccc	7, cr2, [r9], {11}
     d6c:	00130119 	andseq	r0, r3, r9, lsl r1
     d70:	00051500 	andeq	r1, r5, r0, lsl #10
     d74:	00001349 	andeq	r1, r0, r9, asr #6
     d78:	3f002e16 	svccc	0x00002e16
     d7c:	3a0e0319 	bcc	3819e8 <IRQ_STACK_SIZE+0x3799e8>
     d80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d84:	00193c19 	andseq	r3, r9, r9, lsl ip
     d88:	00181700 	andseq	r1, r8, r0, lsl #14
     d8c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     d90:	03193f00 	tsteq	r9, #0, 30
     d94:	3b0b3a0e 	blcc	2cf5d4 <IRQ_STACK_SIZE+0x2c75d4>
     d98:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     d9c:	00193c13 	andseq	r3, r9, r3, lsl ip
     da0:	012e1900 	teqeq	lr, r0, lsl #18
     da4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     da8:	0b3b0b3a 	bleq	ec3a98 <STACK_SIZE+0x6c3a98>
     dac:	13491927 	movtne	r1, #39207	; 0x9927
     db0:	1301193c 	movwne	r1, #6460	; 0x193c
     db4:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     db8:	03193f01 	tsteq	r9, #1, 30
     dbc:	3b0b3a0e 	blcc	2cf5fc <IRQ_STACK_SIZE+0x2c75fc>
     dc0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     dc4:	00000019 	andeq	r0, r0, r9, lsl r0
     dc8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     dcc:	030b130e 	movweq	r1, #45838	; 0xb30e
     dd0:	110e1b0e 	tstne	lr, lr, lsl #22
     dd4:	10061201 	andne	r1, r6, r1, lsl #4
     dd8:	02000017 	andeq	r0, r0, #23
     ddc:	0b0b0024 	bleq	2c0e74 <IRQ_STACK_SIZE+0x2b8e74>
     de0:	0e030b3e 	vmoveq.16	d3[0], r0
     de4:	24030000 	strcs	r0, [r3], #-0
     de8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     dec:	0008030b 	andeq	r0, r8, fp, lsl #6
     df0:	000f0400 	andeq	r0, pc, r0, lsl #8
     df4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     df8:	16050000 	strne	r0, [r5], -r0
     dfc:	3a0e0300 	bcc	381a04 <IRQ_STACK_SIZE+0x379a04>
     e00:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e04:	06000013 			; <UNDEFINED> instruction: 0x06000013
     e08:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e0c:	0b3a0e03 	bleq	e84620 <STACK_SIZE+0x684620>
     e10:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e14:	01111349 	tsteq	r1, r9, asr #6
     e18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e1c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e20:	07000013 	smladeq	r0, r3, r0, r0
     e24:	08030005 	stmdaeq	r3, {r0, r2}
     e28:	0b3b0b3a 	bleq	ec3b18 <STACK_SIZE+0x6c3b18>
     e2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     e30:	34080000 	strcc	r0, [r8], #-0
     e34:	3a0e0300 	bcc	381a3c <IRQ_STACK_SIZE+0x379a3c>
     e38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e3c:	00170213 	andseq	r0, r7, r3, lsl r2
     e40:	00340900 	eorseq	r0, r4, r0, lsl #18
     e44:	0b3a0e03 	bleq	e84658 <STACK_SIZE+0x684658>
     e48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e4c:	00001802 	andeq	r1, r0, r2, lsl #16
     e50:	3f002e0a 	svccc	0x00002e0a
     e54:	3a0e0319 	bcc	381ac0 <IRQ_STACK_SIZE+0x379ac0>
     e58:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e5c:	11134919 	tstne	r3, r9, lsl r9
     e60:	40061201 	andmi	r1, r6, r1, lsl #4
     e64:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     e68:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     e6c:	03193f01 	tsteq	r9, #1, 30
     e70:	3b0b3a0e 	blcc	2cf6b0 <IRQ_STACK_SIZE+0x2c76b0>
     e74:	1119270b 	tstne	r9, fp, lsl #14
     e78:	40061201 	andmi	r1, r6, r1, lsl #4
     e7c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     e80:	00001301 	andeq	r1, r0, r1, lsl #6
     e84:	0300050c 	movweq	r0, #1292	; 0x50c
     e88:	3b0b3a08 	blcc	2cf6b0 <IRQ_STACK_SIZE+0x2c76b0>
     e8c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e90:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
     e94:	08030034 	stmdaeq	r3, {r2, r4, r5}
     e98:	0b3b0b3a 	bleq	ec3b88 <STACK_SIZE+0x6c3b88>
     e9c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     ea0:	350e0000 	strcc	r0, [lr, #-0]
     ea4:	00134900 	andseq	r4, r3, r0, lsl #18
     ea8:	00340f00 	eorseq	r0, r4, r0, lsl #30
     eac:	0b3a0e03 	bleq	e846c0 <STACK_SIZE+0x6846c0>
     eb0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     eb4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     eb8:	01000000 	mrseq	r0, (UNDEF: 0)
     ebc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     ec0:	0e030b13 	vmoveq.32	d3[0], r0
     ec4:	01110e1b 	tsteq	r1, fp, lsl lr
     ec8:	17100612 			; <UNDEFINED> instruction: 0x17100612
     ecc:	24020000 	strcs	r0, [r2], #-0
     ed0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ed4:	000e030b 	andeq	r0, lr, fp, lsl #6
     ed8:	00240300 	eoreq	r0, r4, r0, lsl #6
     edc:	0b3e0b0b 	bleq	f83b10 <STACK_SIZE+0x783b10>
     ee0:	00000803 	andeq	r0, r0, r3, lsl #16
     ee4:	0b000f04 	bleq	4afc <SVC_STACK_SIZE+0xafc>
     ee8:	0500000b 	streq	r0, [r0, #-11]
     eec:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     ef0:	0b3a0e03 	bleq	e84704 <STACK_SIZE+0x684704>
     ef4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ef8:	00000b20 	andeq	r0, r0, r0, lsr #22
     efc:	3f012e06 	svccc	0x00012e06
     f00:	3a0e0319 	bcc	381b6c <IRQ_STACK_SIZE+0x379b6c>
     f04:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f08:	010b2019 	tsteq	fp, r9, lsl r0
     f0c:	07000013 	smladeq	r0, r3, r0, r0
     f10:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f14:	0b3b0b3a 	bleq	ec3c04 <STACK_SIZE+0x6c3c04>
     f18:	00001349 	andeq	r1, r0, r9, asr #6
     f1c:	3f012e08 	svccc	0x00012e08
     f20:	3a0e0319 	bcc	381b8c <IRQ_STACK_SIZE+0x379b8c>
     f24:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f28:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     f2c:	97184006 	ldrls	r4, [r8, -r6]
     f30:	13011942 	movwne	r1, #6466	; 0x1942
     f34:	1d090000 	stcne	0, cr0, [r9, #-0]
     f38:	52133100 	andspl	r3, r3, #0, 2
     f3c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     f40:	000b590b 	andeq	r5, fp, fp, lsl #18
     f44:	012e0a00 	teqeq	lr, r0, lsl #20
     f48:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f4c:	0b3b0b3a 	bleq	ec3c3c <STACK_SIZE+0x6c3c3c>
     f50:	13491927 	movtne	r1, #39207	; 0x9927
     f54:	13010b20 	movwne	r0, #6944	; 0x1b20
     f58:	050b0000 	streq	r0, [fp, #-0]
     f5c:	3a080300 	bcc	201b64 <IRQ_STACK_SIZE+0x1f9b64>
     f60:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f64:	0c000013 	stceq	0, cr0, [r0], {19}
     f68:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     f6c:	17550152 			; <UNDEFINED> instruction: 0x17550152
     f70:	0b590b58 	bleq	1643cd8 <STACK_SIZE+0xe43cd8>
     f74:	00001301 	andeq	r1, r0, r1, lsl #6
     f78:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
     f7c:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
     f80:	13310034 	teqne	r1, #52	; 0x34
     f84:	00000b1c 	andeq	r0, r0, ip, lsl fp
     f88:	3100340f 	tstcc	r0, pc, lsl #8
     f8c:	10000013 	andne	r0, r0, r3, lsl r0
     f90:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     f94:	17550152 			; <UNDEFINED> instruction: 0x17550152
     f98:	0b590b58 	bleq	1643d00 <STACK_SIZE+0xe43d00>
     f9c:	05110000 	ldreq	r0, [r1, #-0]
     fa0:	1c133100 	ldfnes	f3, [r3], {-0}
     fa4:	1200000b 	andne	r0, r0, #11
     fa8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     fac:	17550152 			; <UNDEFINED> instruction: 0x17550152
     fb0:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     fb4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     fb8:	11133100 	tstne	r3, r0, lsl #2
     fbc:	40061201 	andmi	r1, r6, r1, lsl #4
     fc0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     fc4:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     fc8:	03193f00 	tsteq	r9, #0, 30
     fcc:	3b0b3a0e 	blcc	2cf80c <IRQ_STACK_SIZE+0x2c780c>
     fd0:	1119270b 	tstne	r9, fp, lsl #14
     fd4:	40061201 	andmi	r1, r6, r1, lsl #4
     fd8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     fdc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     fe0:	11133101 	tstne	r3, r1, lsl #2
     fe4:	40061201 	andmi	r1, r6, r1, lsl #4
     fe8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     fec:	00001301 	andeq	r1, r0, r1, lsl #6
     ff0:	3f012e16 	svccc	0x00012e16
     ff4:	3a0e0319 	bcc	381c60 <IRQ_STACK_SIZE+0x379c60>
     ff8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ffc:	11134919 	tstne	r3, r9, lsl r9
    1000:	40061201 	andmi	r1, r6, r1, lsl #4
    1004:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1008:	00001301 	andeq	r1, r0, r1, lsl #6
    100c:	03003417 	movweq	r3, #1047	; 0x417
    1010:	3b0b3a08 	blcc	2cf838 <IRQ_STACK_SIZE+0x2c7838>
    1014:	1c13490b 	ldcne	9, cr4, [r3], {11}
    1018:	1800000b 	stmdane	r0, {r0, r1, r3}
    101c:	13310005 	teqne	r1, #5
    1020:	00001702 	andeq	r1, r0, r2, lsl #14
    1024:	03000519 	movweq	r0, #1305	; 0x519
    1028:	3b0b3a08 	blcc	2cf850 <IRQ_STACK_SIZE+0x2c7850>
    102c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1030:	1a000017 	bne	1094 <ABORT_STACK_SIZE+0xc94>
    1034:	01018289 	smlabbeq	r1, r9, r2, r8
    1038:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    103c:	01133119 	tsteq	r3, r9, lsl r1
    1040:	1b000013 	blne	1094 <ABORT_STACK_SIZE+0xc94>
    1044:	0001828a 	andeq	r8, r1, sl, lsl #5
    1048:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    104c:	1c000018 	stcne	0, cr0, [r0], {24}
    1050:	01018289 	smlabbeq	r1, r9, r2, r8
    1054:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1058:	00001301 	andeq	r1, r0, r1, lsl #6
    105c:	0182891d 	orreq	r8, r2, sp, lsl r9
    1060:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1064:	13311942 	teqne	r1, #1081344	; 0x108000
    1068:	341e0000 	ldrcc	r0, [lr], #-0
    106c:	3a0e0300 	bcc	381c74 <IRQ_STACK_SIZE+0x379c74>
    1070:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1074:	00170213 	andseq	r0, r7, r3, lsl r2
    1078:	011d1f00 	tsteq	sp, r0, lsl #30
    107c:	01111331 	tsteq	r1, r1, lsr r3
    1080:	0b580612 	bleq	16028d0 <STACK_SIZE+0xe028d0>
    1084:	00000559 	andeq	r0, r0, r9, asr r5
    1088:	11010b20 	tstne	r1, r0, lsr #22
    108c:	00061201 	andeq	r1, r6, r1, lsl #4
    1090:	012e2100 	teqeq	lr, r0, lsl #2
    1094:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1098:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    109c:	01111927 	tsteq	r1, r7, lsr #18
    10a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    10a8:	22000013 	andcs	r0, r0, #19
    10ac:	08030005 	stmdaeq	r3, {r0, r2}
    10b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    10b4:	17021349 	strne	r1, [r2, -r9, asr #6]
    10b8:	34230000 	strtcc	r0, [r3], #-0
    10bc:	3a080300 	bcc	201cc4 <IRQ_STACK_SIZE+0x1f9cc4>
    10c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10c4:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    10c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    10cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    10d0:	17021349 	strne	r1, [r2, -r9, asr #6]
    10d4:	0f250000 	svceq	0x00250000
    10d8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    10dc:	26000013 			; <UNDEFINED> instruction: 0x26000013
    10e0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    10e4:	0b3b0b3a 	bleq	ec3dd4 <STACK_SIZE+0x6c3dd4>
    10e8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    10ec:	00001802 	andeq	r1, r0, r2, lsl #16
    10f0:	49003527 	stmdbmi	r0, {r0, r1, r2, r5, r8, sl, ip, sp}
    10f4:	28000013 	stmdacs	r0, {r0, r1, r4}
    10f8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    10fc:	0b3b0b3a 	bleq	ec3dec <STACK_SIZE+0x6c3dec>
    1100:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1104:	0000193c 	andeq	r1, r0, ip, lsr r9
    1108:	3f012e29 	svccc	0x00012e29
    110c:	3a0e0319 	bcc	381d78 <IRQ_STACK_SIZE+0x379d78>
    1110:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1114:	01193c19 	tsteq	r9, r9, lsl ip
    1118:	2a000013 	bcs	116c <ABORT_STACK_SIZE+0xd6c>
    111c:	13490005 	movtne	r0, #36869	; 0x9005
    1120:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
    1124:	03193f01 	tsteq	r9, #1, 30
    1128:	3b0b3a0e 	blcc	2cf968 <IRQ_STACK_SIZE+0x2c7968>
    112c:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1130:	00000019 	andeq	r0, r0, r9, lsl r0
    1134:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1138:	030b130e 	movweq	r1, #45838	; 0xb30e
    113c:	110e1b0e 	tstne	lr, lr, lsl #22
    1140:	10061201 	andne	r1, r6, r1, lsl #4
    1144:	02000017 	andeq	r0, r0, #23
    1148:	0b0b0024 	bleq	2c11e0 <IRQ_STACK_SIZE+0x2b91e0>
    114c:	0e030b3e 	vmoveq.16	d3[0], r0
    1150:	24030000 	strcs	r0, [r3], #-0
    1154:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1158:	0008030b 	andeq	r0, r8, fp, lsl #6
    115c:	000f0400 	andeq	r0, pc, r0, lsl #8
    1160:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1164:	26050000 	strcs	r0, [r5], -r0
    1168:	00134900 	andseq	r4, r3, r0, lsl #18
    116c:	012e0600 	teqeq	lr, r0, lsl #12
    1170:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1174:	0b3b0b3a 	bleq	ec3e64 <STACK_SIZE+0x6c3e64>
    1178:	01111927 	tsteq	r1, r7, lsr #18
    117c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1180:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1184:	07000013 	smladeq	r0, r3, r0, r0
    1188:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    118c:	0b3b0b3a 	bleq	ec3e7c <STACK_SIZE+0x6c3e7c>
    1190:	061c1349 	ldreq	r1, [ip], -r9, asr #6
    1194:	34080000 	strcc	r0, [r8], #-0
    1198:	3a080300 	bcc	201da0 <IRQ_STACK_SIZE+0x1f9da0>
    119c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11a0:	00170213 	andseq	r0, r7, r3, lsl r2
    11a4:	82890900 	addhi	r0, r9, #0, 18
    11a8:	01110101 	tsteq	r1, r1, lsl #2
    11ac:	13011331 	movwne	r1, #4913	; 0x1331
    11b0:	8a0a0000 	bhi	2811b8 <IRQ_STACK_SIZE+0x2791b8>
    11b4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    11b8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    11bc:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
    11c0:	11010182 	smlabbne	r1, r2, r1, r0
    11c4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    11c8:	00001331 	andeq	r1, r0, r1, lsr r3
    11cc:	3f012e0c 	svccc	0x00012e0c
    11d0:	3a0e0319 	bcc	381e3c <IRQ_STACK_SIZE+0x379e3c>
    11d4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11d8:	00193c19 	andseq	r3, r9, r9, lsl ip
    11dc:	00050d00 	andeq	r0, r5, r0, lsl #26
    11e0:	00001349 	andeq	r1, r0, r9, asr #6
    11e4:	0000180e 	andeq	r1, r0, lr, lsl #16
    11e8:	11010000 	mrsne	r0, (UNDEF: 1)
    11ec:	130e2501 	movwne	r2, #58625	; 0xe501
    11f0:	1b0e030b 	blne	381e24 <IRQ_STACK_SIZE+0x379e24>
    11f4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    11f8:	00171006 	andseq	r1, r7, r6
    11fc:	00240200 	eoreq	r0, r4, r0, lsl #4
    1200:	0b3e0b0b 	bleq	f83e34 <STACK_SIZE+0x783e34>
    1204:	00000e03 	andeq	r0, r0, r3, lsl #28
    1208:	0b002403 	bleq	a21c <IRQ_STACK_SIZE+0x221c>
    120c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1210:	04000008 	streq	r0, [r0], #-8
    1214:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1218:	0b3a0e03 	bleq	e84a2c <STACK_SIZE+0x684a2c>
    121c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1220:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1224:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1228:	00130119 	andseq	r0, r3, r9, lsl r1
    122c:	00050500 	andeq	r0, r5, r0, lsl #10
    1230:	0b3a0e03 	bleq	e84a44 <STACK_SIZE+0x684a44>
    1234:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1238:	00001702 	andeq	r1, r0, r2, lsl #14
    123c:	03000506 	movweq	r0, #1286	; 0x506
    1240:	3b0b3a08 	blcc	2cfa68 <IRQ_STACK_SIZE+0x2c7a68>
    1244:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1248:	07000017 	smladeq	r0, r7, r0, r0
    124c:	01018289 	smlabbeq	r1, r9, r2, r8
    1250:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1254:	01133119 	tsteq	r3, r9, lsl r1
    1258:	08000013 	stmdaeq	r0, {r0, r1, r4}
    125c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1260:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1264:	09000018 	stmdbeq	r0, {r3, r4}
    1268:	01018289 	smlabbeq	r1, r9, r2, r8
    126c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1270:	00001301 	andeq	r1, r0, r1, lsl #6
    1274:	0182890a 	orreq	r8, r2, sl, lsl #18
    1278:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    127c:	13311942 	teqne	r1, #1081344	; 0x108000
    1280:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    1284:	03193f01 	tsteq	r9, #1, 30
    1288:	3b0b3a0e 	blcc	2cfac8 <IRQ_STACK_SIZE+0x2c7ac8>
    128c:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1290:	00130119 	andseq	r0, r3, r9, lsl r1
    1294:	00050c00 	andeq	r0, r5, r0, lsl #24
    1298:	00001349 	andeq	r1, r0, r9, asr #6
    129c:	3f012e0d 	svccc	0x00012e0d
    12a0:	3a0e0319 	bcc	381f0c <IRQ_STACK_SIZE+0x379f0c>
    12a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    12a8:	00193c19 	andseq	r3, r9, r9, lsl ip
    12ac:	11010000 	mrsne	r0, (UNDEF: 1)
    12b0:	130e2501 	movwne	r2, #58625	; 0xe501
    12b4:	1b0e030b 	blne	381ee8 <IRQ_STACK_SIZE+0x379ee8>
    12b8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    12bc:	00171006 	andseq	r1, r7, r6
    12c0:	00240200 	eoreq	r0, r4, r0, lsl #4
    12c4:	0b3e0b0b 	bleq	f83ef8 <STACK_SIZE+0x783ef8>
    12c8:	00000e03 	andeq	r0, r0, r3, lsl #28
    12cc:	0b002403 	bleq	a2e0 <IRQ_STACK_SIZE+0x22e0>
    12d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    12d4:	04000008 	streq	r0, [r0], #-8
    12d8:	0b0b000f 	bleq	2c131c <IRQ_STACK_SIZE+0x2b931c>
    12dc:	0f050000 	svceq	0x00050000
    12e0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    12e4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    12e8:	13490026 	movtne	r0, #36902	; 0x9026
    12ec:	16070000 	strne	r0, [r7], -r0
    12f0:	3a0e0300 	bcc	381ef8 <IRQ_STACK_SIZE+0x379ef8>
    12f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12f8:	08000013 	stmdaeq	r0, {r0, r1, r4}
    12fc:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1300:	0b3a0b0b 	bleq	e83f34 <STACK_SIZE+0x683f34>
    1304:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1308:	0d090000 	stceq	0, cr0, [r9, #-0]
    130c:	490e0300 	stmdbmi	lr, {r8, r9}
    1310:	340b3813 	strcc	r3, [fp], #-2067	; 0xfffff7ed
    1314:	0a000019 	beq	1380 <ABORT_STACK_SIZE+0xf80>
    1318:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    131c:	0b3a0e03 	bleq	e84b30 <STACK_SIZE+0x684b30>
    1320:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1324:	13010b20 	movwne	r0, #6944	; 0x1b20
    1328:	050b0000 	streq	r0, [fp, #-0]
    132c:	3a0e0300 	bcc	381f34 <IRQ_STACK_SIZE+0x379f34>
    1330:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1334:	0c000013 	stceq	0, cr0, [r0], {19}
    1338:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    133c:	0b3a0e03 	bleq	e84b50 <STACK_SIZE+0x684b50>
    1340:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1344:	0b201349 	bleq	806070 <STACK_SIZE+0x6070>
    1348:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    134c:	03193f01 	tsteq	r9, #1, 30
    1350:	3b0b3a0e 	blcc	2cfb90 <IRQ_STACK_SIZE+0x2c7b90>
    1354:	1119270b 	tstne	r9, fp, lsl #14
    1358:	40061201 	andmi	r1, r6, r1, lsl #4
    135c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1360:	00001301 	andeq	r1, r0, r1, lsl #6
    1364:	0300050e 	movweq	r0, #1294	; 0x50e
    1368:	3b0b3a0e 	blcc	2cfba8 <IRQ_STACK_SIZE+0x2c7ba8>
    136c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1370:	0f000017 	svceq	0x00000017
    1374:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1378:	0b3b0b3a 	bleq	ec4068 <STACK_SIZE+0x6c4068>
    137c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1380:	34100000 	ldrcc	r0, [r0], #-0
    1384:	3a0e0300 	bcc	381f8c <IRQ_STACK_SIZE+0x379f8c>
    1388:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    138c:	00180213 	andseq	r0, r8, r3, lsl r2
    1390:	00351100 	eorseq	r1, r5, r0, lsl #2
    1394:	00001349 	andeq	r1, r0, r9, asr #6
    1398:	31012e12 	tstcc	r1, r2, lsl lr
    139c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    13a0:	97184006 	ldrls	r4, [r8, -r6]
    13a4:	13011942 	movwne	r1, #6466	; 0x1942
    13a8:	05130000 	ldreq	r0, [r3, #-0]
    13ac:	02133100 	andseq	r3, r3, #0, 2
    13b0:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    13b4:	08030005 	stmdaeq	r3, {r0, r2}
    13b8:	0b3b0b3a 	bleq	ec40a8 <STACK_SIZE+0x6c40a8>
    13bc:	00001349 	andeq	r1, r0, r9, asr #6
    13c0:	31000515 	tstcc	r0, r5, lsl r5
    13c4:	00170213 	andseq	r0, r7, r3, lsl r2
    13c8:	011d1600 	tsteq	sp, r0, lsl #12
    13cc:	01521331 	cmpeq	r2, r1, lsr r3
    13d0:	0b581755 	bleq	160712c <STACK_SIZE+0xe0712c>
    13d4:	00000b59 	andeq	r0, r0, r9, asr fp
    13d8:	03000517 	movweq	r0, #1303	; 0x517
    13dc:	3b0b3a08 	blcc	2cfc04 <IRQ_STACK_SIZE+0x2c7c04>
    13e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    13e4:	18000018 	stmdane	r0, {r3, r4}
    13e8:	00000018 	andeq	r0, r0, r8, lsl r0
    13ec:	03003419 	movweq	r3, #1049	; 0x419
    13f0:	3b0b3a08 	blcc	2cfc18 <IRQ_STACK_SIZE+0x2c7c18>
    13f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    13f8:	1a000018 	bne	1460 <ABORT_STACK_SIZE+0x1060>
    13fc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1400:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1404:	0b590b58 	bleq	164416c <STACK_SIZE+0xe4416c>
    1408:	00001301 	andeq	r1, r0, r1, lsl #6
    140c:	0182891b 	orreq	r8, r2, fp, lsl r9
    1410:	31011101 	tstcc	r1, r1, lsl #2
    1414:	1c000013 	stcne	0, cr0, [r0], {19}
    1418:	0001828a 	andeq	r8, r1, sl, lsl #5
    141c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1420:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    1424:	13490101 	movtne	r0, #37121	; 0x9101
    1428:	00001301 	andeq	r1, r0, r1, lsl #6
    142c:	4900211e 	stmdbmi	r0, {r1, r2, r3, r4, r8, sp}
    1430:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1434:	002e1f00 	eoreq	r1, lr, r0, lsl #30
    1438:	01111331 	tsteq	r1, r1, lsr r3
    143c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1440:	00194297 	mulseq	r9, r7, r2
    1444:	002e2000 	eoreq	r2, lr, r0
    1448:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    144c:	0b3b0b3a 	bleq	ec413c <STACK_SIZE+0x6c413c>
    1450:	13491927 	movtne	r1, #39207	; 0x9927
    1454:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1458:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    145c:	21000019 	tstcs	r0, r9, lsl r0
    1460:	08030005 	stmdaeq	r3, {r0, r2}
    1464:	0b3b0b3a 	bleq	ec4154 <STACK_SIZE+0x6c4154>
    1468:	17021349 	strne	r1, [r2, -r9, asr #6]
    146c:	89220000 	stmdbhi	r2!, {}	; <UNPREDICTABLE>
    1470:	11010182 	smlabbne	r1, r2, r1, r0
    1474:	01133101 	tsteq	r3, r1, lsl #2
    1478:	23000013 	movwcs	r0, #19
    147c:	01018289 	smlabbeq	r1, r9, r2, r8
    1480:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1484:	01133119 	tsteq	r3, r9, lsl r1
    1488:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    148c:	01018289 	smlabbeq	r1, r9, r2, r8
    1490:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1494:	00133119 	andseq	r3, r3, r9, lsl r1
    1498:	00342500 	eorseq	r2, r4, r0, lsl #10
    149c:	0b3a0e03 	bleq	e84cb0 <STACK_SIZE+0x684cb0>
    14a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14a4:	34260000 	strtcc	r0, [r6], #-0
    14a8:	3a080300 	bcc	2020b0 <IRQ_STACK_SIZE+0x1fa0b0>
    14ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14b0:	27000013 	smladcs	r0, r3, r0, r0
    14b4:	13310034 	teqne	r1, #52	; 0x34
    14b8:	00001702 	andeq	r1, r0, r2, lsl #14
    14bc:	31003428 	tstcc	r0, r8, lsr #8
    14c0:	29000013 	stmdbcs	r0, {r0, r1, r4}
    14c4:	1331001d 	teqne	r1, #29
    14c8:	17550152 			; <UNDEFINED> instruction: 0x17550152
    14cc:	0b590b58 	bleq	1644234 <STACK_SIZE+0xe44234>
    14d0:	052a0000 	streq	r0, [sl, #-0]!
    14d4:	00133100 	andseq	r3, r3, r0, lsl #2
    14d8:	011d2b00 	tsteq	sp, r0, lsl #22
    14dc:	01111331 	tsteq	r1, r1, lsr r3
    14e0:	0b580612 	bleq	1602d30 <STACK_SIZE+0xe02d30>
    14e4:	13010b59 	movwne	r0, #7001	; 0x1b59
    14e8:	052c0000 	streq	r0, [ip, #-0]!
    14ec:	1c133100 	ldfnes	f3, [r3], {-0}
    14f0:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
    14f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    14f8:	0b3a0e03 	bleq	e84d0c <STACK_SIZE+0x684d0c>
    14fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1500:	01111349 	tsteq	r1, r9, asr #6
    1504:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1508:	01194297 			; <UNDEFINED> instruction: 0x01194297
    150c:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
    1510:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1514:	0b3b0b3a 	bleq	ec4204 <STACK_SIZE+0x6c4204>
    1518:	17021349 	strne	r1, [r2, -r9, asr #6]
    151c:	0b2f0000 	bleq	bc1524 <STACK_SIZE+0x3c1524>
    1520:	00175501 	andseq	r5, r7, r1, lsl #10
    1524:	00343000 	eorseq	r3, r4, r0
    1528:	0b3a0e03 	bleq	e84d3c <STACK_SIZE+0x684d3c>
    152c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1530:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1534:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
    1538:	03193f01 	tsteq	r9, #1, 30
    153c:	3b0b3a0e 	blcc	2cfd7c <IRQ_STACK_SIZE+0x2c7d7c>
    1540:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1544:	01193c13 	tsteq	r9, r3, lsl ip
    1548:	32000013 	andcc	r0, r0, #19
    154c:	13490005 	movtne	r0, #36869	; 0x9005
    1550:	2e330000 	cdpcs	0, 3, cr0, cr3, cr0, {0}
    1554:	03193f01 	tsteq	r9, #1, 30
    1558:	3b0b3a0e 	blcc	2cfd98 <IRQ_STACK_SIZE+0x2c7d98>
    155c:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1560:	00130119 	andseq	r0, r3, r9, lsl r1
    1564:	012e3400 	teqeq	lr, r0, lsl #8
    1568:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    156c:	0b3b0b3a 	bleq	ec425c <STACK_SIZE+0x6c425c>
    1570:	13491927 	movtne	r1, #39207	; 0x9927
    1574:	0000193c 	andeq	r1, r0, ip, lsr r9
    1578:	00110100 	andseq	r0, r1, r0, lsl #2
    157c:	01110610 	tsteq	r1, r0, lsl r6
    1580:	08030112 	stmdaeq	r3, {r1, r4, r8}
    1584:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    1588:	00000513 	andeq	r0, r0, r3, lsl r5
    158c:	00110100 	andseq	r0, r1, r0, lsl #2
    1590:	01110610 	tsteq	r1, r0, lsl r6
    1594:	08030112 	stmdaeq	r3, {r1, r4, r8}
    1598:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    159c:	00000513 	andeq	r0, r0, r3, lsl r5
    15a0:	00110100 	andseq	r0, r1, r0, lsl #2
    15a4:	01110610 	tsteq	r1, r0, lsl r6
    15a8:	08030112 	stmdaeq	r3, {r1, r4, r8}
    15ac:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    15b0:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000220 	andeq	r0, r0, r0, lsr #4
       4:	00000234 	andeq	r0, r0, r4, lsr r2
       8:	34500001 	ldrbcc	r0, [r0], #-1
       c:	58000002 	stmdapl	r0, {r1}
      10:	01000002 	tsteq	r0, r2
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	02200000 	eoreq	r0, r0, #0
      20:	02380000 	eorseq	r0, r8, #0
      24:	00010000 	andeq	r0, r1, r0
      28:	00023851 	andeq	r3, r2, r1, asr r8
      2c:	00024300 	andeq	r4, r2, r0, lsl #6
      30:	52000100 	andpl	r0, r0, #0, 2
      34:	00000243 	andeq	r0, r0, r3, asr #4
      38:	00000258 	andeq	r0, r0, r8, asr r2
      3c:	01f30004 	mvnseq	r0, r4
      40:	00009f51 	andeq	r9, r0, r1, asr pc
      44:	00000000 	andeq	r0, r0, r0
      48:	02580000 	subseq	r0, r8, #0
      4c:	02680000 	rsbeq	r0, r8, #0
      50:	00010000 	andeq	r0, r1, r0
      54:	00026850 	andeq	r6, r2, r0, asr r8
      58:	00027f00 	andeq	r7, r2, r0, lsl #30
      5c:	53000100 	movwpl	r0, #256	; 0x100
      60:	0000027f 	andeq	r0, r0, pc, ror r2
      64:	000002cc 	andeq	r0, r0, ip, asr #5
      68:	01f30004 	mvnseq	r0, r4
      6c:	00009f50 	andeq	r9, r0, r0, asr pc
      70:	00000000 	andeq	r0, r0, r0
      74:	02580000 	subseq	r0, r8, #0
      78:	02780000 	rsbseq	r0, r8, #0
      7c:	00010000 	andeq	r0, r1, r0
      80:	00027851 	andeq	r7, r2, r1, asr r8
      84:	00027f00 	andeq	r7, r2, r0, lsl #30
      88:	52000100 	andpl	r0, r0, #0, 2
      8c:	0000027f 	andeq	r0, r0, pc, ror r2
      90:	000002cc 	andeq	r0, r0, ip, asr #5
      94:	01f30004 	mvnseq	r0, r4
      98:	00009f51 	andeq	r9, r0, r1, asr pc
      9c:	00000000 	andeq	r0, r0, r0
      a0:	02ac0000 	adceq	r0, ip, #0
      a4:	02b40000 	adcseq	r0, r4, #0
      a8:	000c0000 	andeq	r0, ip, r0
      ac:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
      b0:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
      b4:	9f220071 	svcls	0x00220071
      b8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
      bc:	000002c0 	andeq	r0, r0, r0, asr #5
      c0:	0073000e 	rsbseq	r0, r3, lr
      c4:	00731a3f 	rsbseq	r1, r3, pc, lsr sl
      c8:	1a31253a 	bne	c495b8 <STACK_SIZE+0x4495b8>
      cc:	9f222434 	svcls	0x00222434
	...
      d8:	000002ac 	andeq	r0, r0, ip, lsr #5
      dc:	000002c0 	andeq	r0, r0, r0, asr #5
      e0:	00730007 	rsbseq	r0, r3, r7
      e4:	1a3f2534 	bne	fc95bc <STACK_SIZE+0x7c95bc>
      e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      ec:	00000000 	andeq	r0, r0, r0
      f0:	0002ac00 	andeq	sl, r2, r0, lsl #24
      f4:	0002c000 	andeq	ip, r2, r0
      f8:	73000700 	movwvc	r0, #1792	; 0x700
      fc:	31253a00 	teqcc	r5, r0, lsl #20
     100:	00009f1a 	andeq	r9, r0, sl, lsl pc
     104:	00000000 	andeq	r0, r0, r0
     108:	02ac0000 	adceq	r0, ip, #0
     10c:	02c00000 	sbceq	r0, r0, #0
     110:	00070000 	andeq	r0, r7, r0
     114:	253b0073 	ldrcs	r0, [fp, #-115]!	; 0xffffff8d
     118:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     11c:	00000000 	andeq	r0, r0, r0
     120:	9c000000 	stcls	0, cr0, [r0], {-0}
     124:	a0000002 	andge	r0, r0, r2
     128:	01000002 	tsteq	r0, r2
     12c:	02a05000 	adceq	r5, r0, #0
     130:	02ac0000 	adceq	r0, ip, #0
     134:	00010000 	andeq	r0, r1, r0
     138:	0002ac53 	andeq	sl, r2, r3, asr ip
     13c:	0002c000 	andeq	ip, r2, r0
     140:	73000700 	movwvc	r0, #1792	; 0x700
     144:	31253c00 	teqcc	r5, r0, lsl #24
     148:	00009f1a 	andeq	r9, r0, sl, lsl pc
     14c:	00000000 	andeq	r0, r0, r0
     150:	02cc0000 	sbceq	r0, ip, #0
     154:	02d80000 	sbcseq	r0, r8, #0
     158:	00010000 	andeq	r0, r1, r0
     15c:	0002d850 	andeq	sp, r2, r0, asr r8
     160:	0002ef00 	andeq	lr, r2, r0, lsl #30
     164:	53000100 	movwpl	r0, #256	; 0x100
     168:	000002ef 	andeq	r0, r0, pc, ror #5
     16c:	0000032c 	andeq	r0, r0, ip, lsr #6
     170:	01f30004 	mvnseq	r0, r4
     174:	00009f50 	andeq	r9, r0, r0, asr pc
     178:	00000000 	andeq	r0, r0, r0
     17c:	02cc0000 	sbceq	r0, ip, #0
     180:	02e40000 	rsceq	r0, r4, #0
     184:	00010000 	andeq	r0, r1, r0
     188:	0002e451 	andeq	lr, r2, r1, asr r4
     18c:	0002ef00 	andeq	lr, r2, r0, lsl #30
     190:	52000100 	andpl	r0, r0, #0, 2
     194:	000002ef 	andeq	r0, r0, pc, ror #5
     198:	0000032c 	andeq	r0, r0, ip, lsr #6
     19c:	01f30004 	mvnseq	r0, r4
     1a0:	00009f51 	andeq	r9, r0, r1, asr pc
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	03140000 	tsteq	r4, #0
     1ac:	03200000 	teqeq	r0, #0
     1b0:	000c0000 	andeq	r0, ip, r0
     1b4:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     1b8:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     1bc:	9f220073 	svcls	0x00220073
	...
     1c8:	00000314 	andeq	r0, r0, r4, lsl r3
     1cc:	00000320 	andeq	r0, r0, r0, lsr #6
     1d0:	00720007 	rsbseq	r0, r2, r7
     1d4:	1a31253a 	bne	c496c4 <STACK_SIZE+0x4496c4>
     1d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1dc:	00000000 	andeq	r0, r0, r0
     1e0:	00030c00 	andeq	r0, r3, r0, lsl #24
     1e4:	00031000 	andeq	r1, r3, r0
     1e8:	50000100 	andpl	r0, r0, r0, lsl #2
     1ec:	00000310 	andeq	r0, r0, r0, lsl r3
     1f0:	00000314 	andeq	r0, r0, r4, lsl r3
     1f4:	14520001 	ldrbne	r0, [r2], #-1
     1f8:	20000003 	andcs	r0, r0, r3
     1fc:	07000003 	streq	r0, [r0, -r3]
     200:	3c007200 	sfmcc	f7, 4, [r0], {-0}
     204:	9f1a3125 	svcls	0x001a3125
	...
     210:	0000032c 	andeq	r0, r0, ip, lsr #6
     214:	00000340 	andeq	r0, r0, r0, asr #6
     218:	40500001 	subsmi	r0, r0, r1
     21c:	68000003 	stmdavs	r0, {r0, r1}
     220:	01000003 	tsteq	r0, r3
     224:	03685400 	cmneq	r8, #0, 8
     228:	036c0000 	cmneq	ip, #0
     22c:	00040000 	andeq	r0, r4, r0
     230:	9f5001f3 	svcls	0x005001f3
	...
     23c:	0000032c 	andeq	r0, r0, ip, lsr #6
     240:	00000344 	andeq	r0, r0, r4, asr #6
     244:	44510001 	ldrbmi	r0, [r1], #-1
     248:	4f000003 	svcmi	0x00000003
     24c:	01000003 	tsteq	r0, r3
     250:	034f5200 	movteq	r5, #61952	; 0xf200
     254:	036c0000 	cmneq	ip, #0
     258:	00040000 	andeq	r0, r4, r0
     25c:	9f5101f3 	svcls	0x005101f3
	...
     268:	000003a8 	andeq	r0, r0, r8, lsr #7
     26c:	000003ac 	andeq	r0, r0, ip, lsr #7
     270:	01700009 	cmneq	r0, r9
     274:	1b141432 	blne	505344 <IRQ_STACK_SIZE+0x4fd344>
     278:	ac9f1c1e 	ldcge	12, cr1, [pc], {30}
     27c:	b4000003 	strlt	r0, [r0], #-3
     280:	09000003 	stmdbeq	r0, {r0, r1}
     284:	32007000 	andcc	r7, r0, #0
     288:	1e1b1414 	cfmvrdlne	r1, mvd11
     28c:	00009f1c 	andeq	r9, r0, ip, lsl pc
	...
     298:	00140000 	andseq	r0, r4, r0
     29c:	00020000 	andeq	r0, r2, r0
     2a0:	00149f30 	andseq	r9, r4, r0, lsr pc
     2a4:	00180000 	andseq	r0, r8, r0
     2a8:	00010000 	andeq	r0, r1, r0
     2ac:	00001850 	andeq	r1, r0, r0, asr r8
     2b0:	00002800 	andeq	r2, r0, r0, lsl #16
     2b4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     2c4:	00000028 	andeq	r0, r0, r8, lsr #32
     2c8:	9f300002 	svcls	0x00300002
     2cc:	00000028 	andeq	r0, r0, r8, lsr #32
     2d0:	00000074 	andeq	r0, r0, r4, ror r0
     2d4:	74560001 	ldrbvc	r0, [r6], #-1
     2d8:	83000000 	movwhi	r0, #0
     2dc:	02000000 	andeq	r0, r0, #0
     2e0:	83007d00 	movwhi	r7, #3328	; 0xd00
     2e4:	84000000 	strhi	r0, [r0], #-0
     2e8:	03000000 	movweq	r0, #0
     2ec:	9f7f7600 	svcls	0x007f7600
     2f0:	00000084 	andeq	r0, r0, r4, lsl #1
     2f4:	00000098 	muleq	r0, r8, r0
     2f8:	00560001 	subseq	r0, r6, r1
     2fc:	00000000 	andeq	r0, r0, r0
     300:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     304:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     308:	01000000 	mrseq	r0, (UNDEF: 0)
     30c:	00a85000 	adceq	r5, r8, r0
     310:	00d00000 	sbcseq	r0, r0, r0
     314:	00010000 	andeq	r0, r1, r0
     318:	0000d054 	andeq	sp, r0, r4, asr r0
     31c:	0000db00 	andeq	sp, r0, r0, lsl #22
     320:	51000100 	mrspl	r0, (UNDEF: 16)
     324:	000000db 	ldrdeq	r0, [r0], -fp
     328:	000000ec 	andeq	r0, r0, ip, ror #1
     32c:	01f30004 	mvnseq	r0, r4
     330:	00009f50 	andeq	r9, r0, r0, asr pc
     334:	00000000 	andeq	r0, r0, r0
     338:	00b80000 	adcseq	r0, r8, r0
     33c:	00bc0000 	adcseq	r0, ip, r0
     340:	00050000 	andeq	r0, r5, r0
     344:	21400074 	hvccs	4
     348:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     34c:	0000bf00 	andeq	fp, r0, r0, lsl #30
     350:	50000100 	andpl	r0, r0, r0, lsl #2
     354:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     358:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     35c:	00740005 	rsbseq	r0, r4, r5
     360:	d09f2140 	addsle	r2, pc, r0, asr #2
     364:	db000000 	blle	36c <NOINT+0x2ac>
     368:	05000000 	streq	r0, [r0, #-0]
     36c:	40007100 	andmi	r7, r0, r0, lsl #2
     370:	00db9f21 	sbcseq	r9, fp, r1, lsr #30
     374:	00ec0000 	rsceq	r0, ip, r0
     378:	00060000 	andeq	r0, r6, r0
     37c:	405001f3 	ldrshmi	r0, [r0], #-19	; 0xffffffed
     380:	00009f21 	andeq	r9, r0, r1, lsr #30
	...
     38c:	001c0000 	andseq	r0, ip, r0
     390:	00020000 	andeq	r0, r2, r0
     394:	001c9f30 	andseq	r9, ip, r0, lsr pc
     398:	005c0000 	subseq	r0, ip, r0
     39c:	00010000 	andeq	r0, r1, r0
     3a0:	00005c53 	andeq	r5, r0, r3, asr ip
     3a4:	0000cc00 	andeq	ip, r0, r0, lsl #24
     3a8:	73000300 	movwvc	r0, #768	; 0x300
     3ac:	00cc9f78 	sbceq	r9, ip, r8, ror pc
     3b0:	00e00000 	rsceq	r0, r0, r0
     3b4:	00010000 	andeq	r0, r1, r0
     3b8:	0000e053 	andeq	lr, r0, r3, asr r0
     3bc:	0000ec00 	andeq	lr, r0, r0, lsl #24
     3c0:	73000300 	movwvc	r0, #768	; 0x300
     3c4:	00ec9f7f 	rsceq	r9, ip, pc, ror pc
     3c8:	00fc0000 	rscseq	r0, ip, r0
     3cc:	00010000 	andeq	r0, r1, r0
     3d0:	00000053 	andeq	r0, r0, r3, asr r0
	...
     3dc:	00001c00 	andeq	r1, r0, r0, lsl #24
     3e0:	41000400 	tstmi	r0, r0, lsl #8
     3e4:	1c9f244a 	cfldrsne	mvf2, [pc], {74}	; 0x4a
     3e8:	bc000000 	stclt	0, cr0, [r0], {-0}
     3ec:	03000000 	movweq	r0, #0
     3f0:	9f647200 	svcls	0x00647200
     3f4:	000000bc 	strheq	r0, [r0], -ip
     3f8:	000000cc 	andeq	r0, r0, ip, asr #1
     3fc:	64710003 	ldrbtvs	r0, [r1], #-3
     400:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     404:	00010000 	andeq	r0, r1, r0
     408:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     414:	00000100 	andeq	r0, r0, r0, lsl #2
     418:	00000108 	andeq	r0, r0, r8, lsl #2
     41c:	08530001 	ldmdaeq	r3, {r0}^
     420:	90000001 	andls	r0, r0, r1
     424:	03000001 	movweq	r0, #1
     428:	9f787300 	svcls	0x00787300
     42c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     430:	000001c8 	andeq	r0, r0, r8, asr #3
     434:	c8530001 	ldmdagt	r3, {r0}^
     438:	dc000001 	stcle	0, cr0, [r0], {1}
     43c:	03000001 	movweq	r0, #1
     440:	9f7f7300 	svcls	0x007f7300
     444:	000001dc 	ldrdeq	r0, [r0], -ip
     448:	000001e8 	andeq	r0, r0, r8, ror #3
     44c:	00530001 	subseq	r0, r3, r1
	...
     458:	90000001 	andls	r0, r0, r1
     45c:	03000001 	movweq	r0, #1
     460:	9f647200 	svcls	0x00647200
     464:	00000190 	muleq	r0, r0, r1
     468:	00000198 	muleq	r0, r8, r1
     46c:	68720003 	ldmdavs	r2!, {r0, r1}^
     470:	0001989f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
     474:	0001a000 	andeq	sl, r1, r0
     478:	72000300 	andvc	r0, r0, #0, 6
     47c:	01a09f6c 	roreq	r9, ip, #30
     480:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     484:	00030000 	andeq	r0, r3, r0
     488:	a49f7072 	ldrge	r7, [pc], #114	; 490 <ABORT_STACK_SIZE+0x90>
     48c:	a8000001 	stmdage	r0, {r0}
     490:	03000001 	movweq	r0, #1
     494:	9f707100 	svcls	0x00707100
     498:	000001c0 	andeq	r0, r0, r0, asr #3
     49c:	000001ec 	andeq	r0, r0, ip, ror #3
     4a0:	00510001 	subseq	r0, r1, r1
     4a4:	00000000 	andeq	r0, r0, r0
     4a8:	ec000000 	stc	0, cr0, [r0], {-0}
     4ac:	28000001 	stmdacs	r0, {r0}
     4b0:	01000002 	tsteq	r0, r2
     4b4:	02285300 	eoreq	r5, r8, #0, 6
     4b8:	02b40000 	adcseq	r0, r4, #0
     4bc:	00030000 	andeq	r0, r3, r0
     4c0:	b89f7873 	ldmlt	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
     4c4:	cc000002 	stcgt	0, cr0, [r0], {2}
     4c8:	01000002 	tsteq	r0, r2
     4cc:	02cc5300 	sbceq	r5, ip, #0, 6
     4d0:	02e00000 	rsceq	r0, r0, #0
     4d4:	00030000 	andeq	r0, r3, r0
     4d8:	e09f7f73 	adds	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4dc:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
     4e0:	01000002 	tsteq	r0, r2
     4e4:	00005300 	andeq	r5, r0, r0, lsl #6
     4e8:	00000000 	andeq	r0, r0, r0
     4ec:	01ec0000 	mvneq	r0, r0
     4f0:	02a80000 	adceq	r0, r8, #0
     4f4:	00030000 	andeq	r0, r3, r0
     4f8:	a89f6472 	ldmge	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     4fc:	b4000002 	strlt	r0, [r0], #-2
     500:	03000002 	movweq	r0, #2
     504:	9f647100 	svcls	0x00647100
     508:	000002c4 	andeq	r0, r0, r4, asr #5
     50c:	000002f8 	strdeq	r0, [r0], -r8
     510:	00510001 	subseq	r0, r1, r1
     514:	00000000 	andeq	r0, r0, r0
     518:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     51c:	00000002 	andeq	r0, r0, r2
     520:	01000003 	tsteq	r0, r3
     524:	03005100 	movweq	r5, #256	; 0x100
     528:	03100000 	tsteq	r0, #0
     52c:	00030000 	andeq	r0, r3, r0
     530:	109f7f71 	addsne	r7, pc, r1, ror pc	; <UNPREDICTABLE>
     534:	20000003 	andcs	r0, r0, r3
     538:	01000003 	tsteq	r0, r3
     53c:	00005100 	andeq	r5, r0, r0, lsl #2
     540:	00000000 	andeq	r0, r0, r0
     544:	02f80000 	rscseq	r0, r8, #0
     548:	032c0000 	teqeq	ip, #0
     54c:	00010000 	andeq	r0, r1, r0
     550:	00000052 	andeq	r0, r0, r2, asr r0
     554:	00000000 	andeq	r0, r0, r0
     558:	00031800 	andeq	r1, r3, r0, lsl #16
     55c:	00033000 	andeq	r3, r3, r0
     560:	30000200 	andcc	r0, r0, r0, lsl #4
     564:	0003309f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     568:	00084400 	andeq	r4, r8, r0, lsl #8
     56c:	31000200 	mrscc	r0, R8_usr
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00033000 	andeq	r3, r3, r0
     57c:	00033800 	andeq	r3, r3, r0, lsl #16
     580:	30000200 	andcc	r0, r0, r0, lsl #4
     584:	0003389f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     588:	00034000 	andeq	r4, r3, r0
     58c:	53000100 	movwpl	r0, #256	; 0x100
     590:	00000340 	andeq	r0, r0, r0, asr #6
     594:	000003cc 	andeq	r0, r0, ip, asr #7
     598:	78730003 	ldmdavc	r3!, {r0, r1}^
     59c:	0003f09f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     5a0:	00040400 	andeq	r0, r4, r0, lsl #8
     5a4:	53000100 	movwpl	r0, #256	; 0x100
     5a8:	00000404 	andeq	r0, r0, r4, lsl #8
     5ac:	00000418 	andeq	r0, r0, r8, lsl r4
     5b0:	7f730003 	svcvc	0x00730003
     5b4:	0004189f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     5b8:	00042400 	andeq	r2, r4, r0, lsl #8
     5bc:	53000100 	movwpl	r0, #256	; 0x100
	...
     5c8:	00000330 	andeq	r0, r0, r0, lsr r3
     5cc:	00000338 	andeq	r0, r0, r8, lsr r3
     5d0:	040c0006 	streq	r0, [ip], #-6
     5d4:	9f440011 	svcls	0x00440011
     5d8:	00000338 	andeq	r0, r0, r8, lsr r3
     5dc:	000003cc 	andeq	r0, r0, ip, asr #7
     5e0:	64720003 	ldrbtvs	r0, [r2], #-3
     5e4:	0003cc9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
     5e8:	0003d400 	andeq	sp, r3, r0, lsl #8
     5ec:	72000300 	andvc	r0, r0, #0, 6
     5f0:	03d49f68 	bicseq	r9, r4, #104, 30	; 0x1a0
     5f4:	03d80000 	bicseq	r0, r8, #0
     5f8:	00030000 	andeq	r0, r3, r0
     5fc:	d89f6c72 	ldmle	pc, {r1, r4, r5, r6, sl, fp, sp, lr}	; <UNPREDICTABLE>
     600:	e0000003 	and	r0, r0, r3
     604:	03000003 	movweq	r0, #3
     608:	9f707200 	svcls	0x00707200
     60c:	000003e0 	andeq	r0, r0, r0, ror #7
     610:	000003e4 	andeq	r0, r0, r4, ror #7
     614:	74720003 	ldrbtvc	r0, [r2], #-3
     618:	0003e49f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
     61c:	0003e800 	andeq	lr, r3, r0, lsl #16
     620:	71000300 	mrsvc	r0, LR_irq
     624:	03fc9f74 	mvnseq	r9, #116, 30	; 0x1d0
     628:	04600000 	strbteq	r0, [r0], #-0
     62c:	00010000 	andeq	r0, r1, r0
     630:	00000051 	andeq	r0, r0, r1, asr r0
     634:	00000000 	andeq	r0, r0, r0
     638:	00061800 	andeq	r1, r6, r0, lsl #16
     63c:	00061c00 	andeq	r1, r6, r0, lsl #24
     640:	30000200 	andcc	r0, r0, r0, lsl #4
     644:	00061c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     648:	00062000 	andeq	r2, r6, r0
     64c:	31000200 	mrscc	r0, R8_usr
     650:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     654:	00062400 	andeq	r2, r6, r0, lsl #8
     658:	32000200 	andcc	r0, r0, #0, 4
     65c:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     660:	00062800 	andeq	r2, r6, r0, lsl #16
     664:	33000200 	movwcc	r0, #512	; 0x200
     668:	0006289f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     66c:	00084400 	andeq	r4, r8, r0, lsl #8
     670:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     678:	00000000 	andeq	r0, r0, r0
     67c:	00061800 	andeq	r1, r6, r0, lsl #16
     680:	00061c00 	andeq	r1, r6, r0, lsl #24
     684:	0c000600 	stceq	6, cr0, [r0], {-0}
     688:	44001354 	strmi	r1, [r0], #-852	; 0xfffffcac
     68c:	00061c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     690:	00062000 	andeq	r2, r6, r0
     694:	0c000600 	stceq	6, cr0, [r0], {-0}
     698:	44001358 	strmi	r1, [r0], #-856	; 0xfffffca8
     69c:	0006209f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     6a0:	00062400 	andeq	r2, r6, r0, lsl #8
     6a4:	0c000600 	stceq	6, cr0, [r0], {-0}
     6a8:	4400135c 	strmi	r1, [r0], #-860	; 0xfffffca4
     6ac:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     6b0:	00084400 	andeq	r4, r8, r0, lsl #8
     6b4:	0c000600 	stceq	6, cr0, [r0], {-0}
     6b8:	44001360 	strmi	r1, [r0], #-864	; 0xfffffca0
     6bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     6c0:	00000000 	andeq	r0, r0, r0
     6c4:	00042000 	andeq	r2, r4, r0
     6c8:	00046c00 	andeq	r6, r4, r0, lsl #24
     6cc:	30000200 	andcc	r0, r0, r0, lsl #4
     6d0:	00046c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     6d4:	0004a400 	andeq	sl, r4, r0, lsl #8
     6d8:	31000200 	mrscc	r0, R8_usr
     6dc:	0004a49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     6e0:	0004e800 	andeq	lr, r4, r0, lsl #16
     6e4:	32000200 	andcc	r0, r0, #0, 4
     6e8:	0004e89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     6ec:	00084400 	andeq	r4, r8, r0, lsl #8
     6f0:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     6f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     6f8:	00000000 	andeq	r0, r0, r0
     6fc:	00042000 	andeq	r2, r4, r0
     700:	00046c00 	andeq	r6, r4, r0, lsl #24
     704:	0c000600 	stceq	6, cr0, [r0], {-0}
     708:	440012c4 	strmi	r1, [r0], #-708	; 0xfffffd3c
     70c:	00046c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     710:	0004a400 	andeq	sl, r4, r0, lsl #8
     714:	0c000600 	stceq	6, cr0, [r0], {-0}
     718:	440012c8 	strmi	r1, [r0], #-712	; 0xfffffd38
     71c:	0004a49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     720:	0004e800 	andeq	lr, r4, r0, lsl #16
     724:	0c000600 	stceq	6, cr0, [r0], {-0}
     728:	440012cc 	strmi	r1, [r0], #-716	; 0xfffffd34
     72c:	0004e89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
     730:	00084400 	andeq	r4, r8, r0, lsl #8
     734:	0c000600 	stceq	6, cr0, [r0], {-0}
     738:	440012d0 	strmi	r1, [r0], #-720	; 0xfffffd30
     73c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     740:	00000000 	andeq	r0, r0, r0
     744:	0004e800 	andeq	lr, r4, r0, lsl #16
     748:	0004ec00 	andeq	lr, r4, r0, lsl #24
     74c:	30000200 	andcc	r0, r0, r0, lsl #4
     750:	0004ec9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     754:	00084400 	andeq	r4, r8, r0, lsl #8
     758:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     75c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     760:	00000000 	andeq	r0, r0, r0
     764:	0004e800 	andeq	lr, r4, r0, lsl #16
     768:	0004ec00 	andeq	lr, r4, r0, lsl #24
     76c:	0c000600 	stceq	6, cr0, [r0], {-0}
     770:	440012d4 	strmi	r1, [r0], #-724	; 0xfffffd2c
     774:	0004ec9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     778:	00084400 	andeq	r4, r8, r0, lsl #8
     77c:	0c000600 	stceq	6, cr0, [r0], {-0}
     780:	440012e0 	strmi	r1, [r0], #-736	; 0xfffffd20
     784:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     788:	00000000 	andeq	r0, r0, r0
     78c:	0004ec00 	andeq	lr, r4, r0, lsl #24
     790:	0004f400 	andeq	pc, r4, r0, lsl #8
     794:	30000200 	andcc	r0, r0, r0, lsl #4
     798:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     79c:	0004fc00 	andeq	pc, r4, r0, lsl #24
     7a0:	32000200 	andcc	r0, r0, #0, 4
     7a4:	0004fc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     7a8:	00084400 	andeq	r4, r8, r0, lsl #8
     7ac:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     7b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7b4:	00000000 	andeq	r0, r0, r0
     7b8:	0004ec00 	andeq	lr, r4, r0, lsl #24
     7bc:	0004f400 	andeq	pc, r4, r0, lsl #8
     7c0:	0c000600 	stceq	6, cr0, [r0], {-0}
     7c4:	440012e4 	strmi	r1, [r0], #-740	; 0xfffffd1c
     7c8:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     7cc:	0004fc00 	andeq	pc, r4, r0, lsl #24
     7d0:	0c000600 	stceq	6, cr0, [r0], {-0}
     7d4:	440012ec 	strmi	r1, [r0], #-748	; 0xfffffd14
     7d8:	0004fc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
     7dc:	00084400 	andeq	r4, r8, r0, lsl #8
     7e0:	0c000600 	stceq	6, cr0, [r0], {-0}
     7e4:	440012f0 	strmi	r1, [r0], #-752	; 0xfffffd10
     7e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	0004fc00 	andeq	pc, r4, r0, lsl #24
     7f4:	00054400 	andeq	r4, r5, r0, lsl #8
     7f8:	31000200 	mrscc	r0, R8_usr
     7fc:	0005449f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     800:	00054c00 	andeq	r4, r5, r0, lsl #24
     804:	32000200 	andcc	r0, r0, #0, 4
     808:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     80c:	00055400 	andeq	r5, r5, r0, lsl #8
     810:	33000200 	movwcc	r0, #512	; 0x200
     814:	0005549f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     818:	00084400 	andeq	r4, r8, r0, lsl #8
     81c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     820:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     824:	00000000 	andeq	r0, r0, r0
     828:	0004fc00 	andeq	pc, r4, r0, lsl #24
     82c:	00054400 	andeq	r4, r5, r0, lsl #8
     830:	0c000600 	stceq	6, cr0, [r0], {-0}
     834:	440012f8 	strmi	r1, [r0], #-760	; 0xfffffd08
     838:	0005449f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     83c:	00054c00 	andeq	r4, r5, r0, lsl #24
     840:	0c000600 	stceq	6, cr0, [r0], {-0}
     844:	440012fc 	strmi	r1, [r0], #-764	; 0xfffffd04
     848:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     84c:	00084400 	andeq	r4, r8, r0, lsl #8
     850:	0c000600 	stceq	6, cr0, [r0], {-0}
     854:	44001300 	strmi	r1, [r0], #-768	; 0xfffffd00
     858:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     85c:	00000000 	andeq	r0, r0, r0
     860:	00055400 	andeq	r5, r5, r0, lsl #8
     864:	00055c00 	andeq	r5, r5, r0, lsl #24
     868:	30000200 	andcc	r0, r0, r0, lsl #4
     86c:	00055c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     870:	00056400 	andeq	r6, r5, r0, lsl #8
     874:	31000200 	mrscc	r0, R8_usr
     878:	0005649f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     87c:	00057400 	andeq	r7, r5, r0, lsl #8
     880:	33000200 	movwcc	r0, #512	; 0x200
     884:	0005749f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     888:	00084400 	andeq	r4, r8, r0, lsl #8
     88c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     890:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     894:	00000000 	andeq	r0, r0, r0
     898:	00055400 	andeq	r5, r5, r0, lsl #8
     89c:	00055c00 	andeq	r5, r5, r0, lsl #24
     8a0:	0c000600 	stceq	6, cr0, [r0], {-0}
     8a4:	44001304 	strmi	r1, [r0], #-772	; 0xfffffcfc
     8a8:	00055c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     8ac:	00056400 	andeq	r6, r5, r0, lsl #8
     8b0:	0c000600 	stceq	6, cr0, [r0], {-0}
     8b4:	44001308 	strmi	r1, [r0], #-776	; 0xfffffcf8
     8b8:	0005649f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     8bc:	00084400 	andeq	r4, r8, r0, lsl #8
     8c0:	0c000600 	stceq	6, cr0, [r0], {-0}
     8c4:	44001310 	strmi	r1, [r0], #-784	; 0xfffffcf0
     8c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8cc:	00000000 	andeq	r0, r0, r0
     8d0:	00057400 	andeq	r7, r5, r0, lsl #8
     8d4:	00057c00 	andeq	r7, r5, r0, lsl #24
     8d8:	30000200 	andcc	r0, r0, r0, lsl #4
     8dc:	00057c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     8e0:	00058400 	andeq	r8, r5, r0, lsl #8
     8e4:	31000200 	mrscc	r0, R8_usr
     8e8:	0005849f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     8ec:	00058c00 	andeq	r8, r5, r0, lsl #24
     8f0:	32000200 	andcc	r0, r0, #0, 4
     8f4:	00058c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     8f8:	0005c400 	andeq	ip, r5, r0, lsl #8
     8fc:	33000200 	movwcc	r0, #512	; 0x200
     900:	0005c49f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     904:	00084400 	andeq	r4, r8, r0, lsl #8
     908:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     90c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     910:	00000000 	andeq	r0, r0, r0
     914:	00057400 	andeq	r7, r5, r0, lsl #8
     918:	00057c00 	andeq	r7, r5, r0, lsl #24
     91c:	0c000600 	stceq	6, cr0, [r0], {-0}
     920:	44001314 	strmi	r1, [r0], #-788	; 0xfffffcec
     924:	00057c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     928:	00058400 	andeq	r8, r5, r0, lsl #8
     92c:	0c000600 	stceq	6, cr0, [r0], {-0}
     930:	44001318 	strmi	r1, [r0], #-792	; 0xfffffce8
     934:	0005849f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     938:	00058c00 	andeq	r8, r5, r0, lsl #24
     93c:	0c000600 	stceq	6, cr0, [r0], {-0}
     940:	4400131c 	strmi	r1, [r0], #-796	; 0xfffffce4
     944:	00058c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     948:	00084400 	andeq	r4, r8, r0, lsl #8
     94c:	0c000600 	stceq	6, cr0, [r0], {-0}
     950:	44001320 	strmi	r1, [r0], #-800	; 0xfffffce0
     954:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     958:	00000000 	andeq	r0, r0, r0
     95c:	0005c400 	andeq	ip, r5, r0, lsl #8
     960:	0005fc00 	andeq	pc, r5, r0, lsl #24
     964:	31000200 	mrscc	r0, R8_usr
     968:	0005fc9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     96c:	00060400 	andeq	r0, r6, r0, lsl #8
     970:	32000200 	andcc	r0, r0, #0, 4
     974:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     978:	00060800 	andeq	r0, r6, r0, lsl #16
     97c:	33000200 	movwcc	r0, #512	; 0x200
     980:	0006089f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     984:	00084400 	andeq	r4, r8, r0, lsl #8
     988:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     98c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     990:	00000000 	andeq	r0, r0, r0
     994:	0005c400 	andeq	ip, r5, r0, lsl #8
     998:	0005fc00 	andeq	pc, r5, r0, lsl #24
     99c:	0c000600 	stceq	6, cr0, [r0], {-0}
     9a0:	44001338 	strmi	r1, [r0], #-824	; 0xfffffcc8
     9a4:	0005fc9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     9a8:	00060400 	andeq	r0, r6, r0, lsl #8
     9ac:	0c000600 	stceq	6, cr0, [r0], {-0}
     9b0:	4400133c 	strmi	r1, [r0], #-828	; 0xfffffcc4
     9b4:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     9b8:	00084400 	andeq	r4, r8, r0, lsl #8
     9bc:	0c000600 	stceq	6, cr0, [r0], {-0}
     9c0:	44001340 	strmi	r1, [r0], #-832	; 0xfffffcc0
     9c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9c8:	00000000 	andeq	r0, r0, r0
     9cc:	00060800 	andeq	r0, r6, r0, lsl #16
     9d0:	00060c00 	andeq	r0, r6, r0, lsl #24
     9d4:	30000200 	andcc	r0, r0, r0, lsl #4
     9d8:	00060c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     9dc:	00061000 	andeq	r1, r6, r0
     9e0:	31000200 	mrscc	r0, R8_usr
     9e4:	0006109f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     9e8:	00061400 	andeq	r1, r6, r0, lsl #8
     9ec:	32000200 	andcc	r0, r0, #0, 4
     9f0:	0006149f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     9f4:	00061800 	andeq	r1, r6, r0, lsl #16
     9f8:	33000200 	movwcc	r0, #512	; 0x200
     9fc:	0006189f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     a00:	00084400 	andeq	r4, r8, r0, lsl #8
     a04:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     a08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	00060800 	andeq	r0, r6, r0, lsl #16
     a14:	00060c00 	andeq	r0, r6, r0, lsl #24
     a18:	0c000600 	stceq	6, cr0, [r0], {-0}
     a1c:	44001344 	strmi	r1, [r0], #-836	; 0xfffffcbc
     a20:	00060c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     a24:	00061000 	andeq	r1, r6, r0
     a28:	0c000600 	stceq	6, cr0, [r0], {-0}
     a2c:	44001348 	strmi	r1, [r0], #-840	; 0xfffffcb8
     a30:	0006109f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     a34:	00061400 	andeq	r1, r6, r0, lsl #8
     a38:	0c000600 	stceq	6, cr0, [r0], {-0}
     a3c:	4400134c 	strmi	r1, [r0], #-844	; 0xfffffcb4
     a40:	0006149f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     a44:	00084400 	andeq	r4, r8, r0, lsl #8
     a48:	0c000600 	stceq	6, cr0, [r0], {-0}
     a4c:	44001350 	strmi	r1, [r0], #-848	; 0xfffffcb0
     a50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a54:	00000000 	andeq	r0, r0, r0
     a58:	00062800 	andeq	r2, r6, r0, lsl #16
     a5c:	00062c00 	andeq	r2, r6, r0, lsl #24
     a60:	30000200 	andcc	r0, r0, r0, lsl #4
     a64:	00062c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     a68:	00063400 	andeq	r3, r6, r0, lsl #8
     a6c:	56000100 	strpl	r0, [r0], -r0, lsl #2
     a70:	00000634 	andeq	r0, r0, r4, lsr r6
     a74:	000006c0 	andeq	r0, r0, r0, asr #13
     a78:	78760003 	ldmdavc	r6!, {r0, r1}^
     a7c:	0006e49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
     a80:	0006f800 	andeq	pc, r6, r0, lsl #16
     a84:	56000100 	strpl	r0, [r0], -r0, lsl #2
     a88:	000006f8 	strdeq	r0, [r0], -r8
     a8c:	0000070c 	andeq	r0, r0, ip, lsl #14
     a90:	7f760003 	svcvc	0x00760003
     a94:	00070c9f 	muleq	r7, pc, ip	; <UNPREDICTABLE>
     a98:	00072400 	andeq	r2, r7, r0, lsl #8
     a9c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     aa8:	00000628 	andeq	r0, r0, r8, lsr #12
     aac:	0000062c 	andeq	r0, r0, ip, lsr #12
     ab0:	600c0006 	andvs	r0, ip, r6
     ab4:	9f440013 	svcls	0x00440013
     ab8:	0000062c 	andeq	r0, r0, ip, lsr #12
     abc:	000006c0 	andeq	r0, r0, r0, asr #13
     ac0:	64730003 	ldrbtvs	r0, [r3], #-3
     ac4:	0006c09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
     ac8:	0006c800 	andeq	ip, r6, r0, lsl #16
     acc:	73000300 	movwvc	r0, #768	; 0x300
     ad0:	06c89f68 	strbeq	r9, [r8], r8, ror #30
     ad4:	06cc0000 	strbeq	r0, [ip], r0
     ad8:	00030000 	andeq	r0, r3, r0
     adc:	cc9f6c73 	ldcgt	12, cr6, [pc], {115}	; 0x73
     ae0:	d4000006 	strle	r0, [r0], #-6
     ae4:	03000006 	movweq	r0, #6
     ae8:	9f707300 	svcls	0x00707300
     aec:	000006d4 	ldrdeq	r0, [r0], -r4
     af0:	000006d8 	ldrdeq	r0, [r0], -r8
     af4:	74730003 	ldrbtvc	r0, [r3], #-3
     af8:	0006d89f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     afc:	0006dc00 	andeq	sp, r6, r0, lsl #24
     b00:	72000300 	andvc	r0, r0, #0, 6
     b04:	06f09f74 			; <UNDEFINED> instruction: 0x06f09f74
     b08:	07180000 	ldreq	r0, [r8, -r0]
     b0c:	00010000 	andeq	r0, r1, r0
     b10:	00000052 	andeq	r0, r0, r2, asr r0
     b14:	00000000 	andeq	r0, r0, r0
     b18:	00072400 	andeq	r2, r7, r0, lsl #8
     b1c:	00076400 	andeq	r6, r7, r0, lsl #8
     b20:	53000100 	movwpl	r0, #256	; 0x100
     b24:	00000764 	andeq	r0, r0, r4, ror #14
     b28:	000007f4 	strdeq	r0, [r0], -r4
     b2c:	78730003 	ldmdavc	r3!, {r0, r1}^
     b30:	0007f49f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
     b34:	00080c00 	andeq	r0, r8, r0, lsl #24
     b38:	53000100 	movwpl	r0, #256	; 0x100
     b3c:	0000080c 	andeq	r0, r0, ip, lsl #16
     b40:	00000820 	andeq	r0, r0, r0, lsr #16
     b44:	7f730003 	svcvc	0x00730003
     b48:	0008209f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     b4c:	00082f00 	andeq	r2, r8, r0, lsl #30
     b50:	53000100 	movwpl	r0, #256	; 0x100
	...
     b5c:	00000724 	andeq	r0, r0, r4, lsr #14
     b60:	000007e4 	andeq	r0, r0, r4, ror #15
     b64:	64720003 	ldrbtvs	r0, [r2], #-3
     b68:	0007e49f 	muleq	r7, pc, r4	; <UNPREDICTABLE>
     b6c:	0007f400 	andeq	pc, r7, r0, lsl #8
     b70:	71000300 	mrsvc	r0, LR_irq
     b74:	08049f64 	stmdaeq	r4, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
     b78:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
     b7c:	00010000 	andeq	r0, r1, r0
     b80:	00000051 	andeq	r0, r0, r1, asr r0
     b84:	00000000 	andeq	r0, r0, r0
     b88:	00084400 	andeq	r4, r8, r0, lsl #8
     b8c:	00085800 	andeq	r5, r8, r0, lsl #16
     b90:	30000200 	andcc	r0, r0, r0, lsl #4
     b94:	0008589f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     b98:	00089800 	andeq	r9, r8, r0, lsl #16
     b9c:	53000100 	movwpl	r0, #256	; 0x100
     ba0:	00000898 	muleq	r0, r8, r8
     ba4:	00000908 	andeq	r0, r0, r8, lsl #18
     ba8:	78730003 	ldmdavc	r3!, {r0, r1}^
     bac:	0009089f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     bb0:	00091c00 	andeq	r1, r9, r0, lsl #24
     bb4:	53000100 	movwpl	r0, #256	; 0x100
     bb8:	0000091c 	andeq	r0, r0, ip, lsl r9
     bbc:	00000928 	andeq	r0, r0, r8, lsr #18
     bc0:	7f730003 	svcvc	0x00730003
     bc4:	0009289f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     bc8:	00093800 	andeq	r3, r9, r0, lsl #16
     bcc:	53000100 	movwpl	r0, #256	; 0x100
	...
     bd8:	00000844 	andeq	r0, r0, r4, asr #16
     bdc:	00000858 	andeq	r0, r0, r8, asr r8
     be0:	000c0006 	andeq	r0, ip, r6
     be4:	9f440400 	svcls	0x00440400
     be8:	00000858 	andeq	r0, r0, r8, asr r8
     bec:	000008f8 	strdeq	r0, [r0], -r8
     bf0:	64720003 	ldrbtvs	r0, [r2], #-3
     bf4:	0008f89f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     bf8:	00090800 	andeq	r0, r9, r0, lsl #16
     bfc:	71000300 	mrsvc	r0, LR_irq
     c00:	09149f64 	ldmdbeq	r4, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
     c04:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     c08:	00010000 	andeq	r0, r1, r0
     c0c:	00000051 	andeq	r0, r0, r1, asr r0
     c10:	00000000 	andeq	r0, r0, r0
     c14:	00093c00 	andeq	r3, r9, r0, lsl #24
     c18:	00094400 	andeq	r4, r9, r0, lsl #8
     c1c:	53000100 	movwpl	r0, #256	; 0x100
     c20:	00000944 	andeq	r0, r0, r4, asr #18
     c24:	000009cc 	andeq	r0, r0, ip, asr #19
     c28:	78730003 	ldmdavc	r3!, {r0, r1}^
     c2c:	0009f09f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     c30:	000a0400 	andeq	r0, sl, r0, lsl #8
     c34:	53000100 	movwpl	r0, #256	; 0x100
     c38:	00000a04 	andeq	r0, r0, r4, lsl #20
     c3c:	00000a14 	andeq	r0, r0, r4, lsl sl
     c40:	7f730003 	svcvc	0x00730003
     c44:	000a149f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
     c48:	000a2400 	andeq	r2, sl, r0, lsl #8
     c4c:	53000100 	movwpl	r0, #256	; 0x100
	...
     c58:	0000093c 	andeq	r0, r0, ip, lsr r9
     c5c:	000009cc 	andeq	r0, r0, ip, asr #19
     c60:	64720003 	ldrbtvs	r0, [r2], #-3
     c64:	0009cc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     c68:	0009d400 	andeq	sp, r9, r0, lsl #8
     c6c:	72000300 	andvc	r0, r0, #0, 6
     c70:	09d49f68 	ldmibeq	r4, {r3, r5, r6, r8, r9, sl, fp, ip, pc}^
     c74:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
     c78:	00030000 	andeq	r0, r3, r0
     c7c:	dc9f6c72 	ldcle	12, cr6, [pc], {114}	; 0x72
     c80:	e0000009 	and	r0, r0, r9
     c84:	03000009 	movweq	r0, #9
     c88:	9f707200 	svcls	0x00707200
     c8c:	000009e0 	andeq	r0, r0, r0, ror #19
     c90:	000009e4 	andeq	r0, r0, r4, ror #19
     c94:	70710003 	rsbsvc	r0, r1, r3
     c98:	0009fc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     c9c:	000a2800 	andeq	r2, sl, r0, lsl #16
     ca0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     cac:	00000a28 	andeq	r0, r0, r8, lsr #20
     cb0:	00000a64 	andeq	r0, r0, r4, ror #20
     cb4:	64530001 	ldrbvs	r0, [r3], #-1
     cb8:	f000000a 			; <UNDEFINED> instruction: 0xf000000a
     cbc:	0300000a 	movweq	r0, #10
     cc0:	9f787300 	svcls	0x00787300
     cc4:	00000af4 	strdeq	r0, [r0], -r4
     cc8:	00000b08 	andeq	r0, r0, r8, lsl #22
     ccc:	08530001 	ldmdaeq	r3, {r0}^
     cd0:	1800000b 	stmdane	r0, {r0, r1, r3}
     cd4:	0300000b 	movweq	r0, #11
     cd8:	9f7f7300 	svcls	0x007f7300
     cdc:	00000b18 	andeq	r0, r0, r8, lsl fp
     ce0:	00000b34 	andeq	r0, r0, r4, lsr fp
     ce4:	00530001 	subseq	r0, r3, r1
     ce8:	00000000 	andeq	r0, r0, r0
     cec:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     cf0:	e400000a 	str	r0, [r0], #-10
     cf4:	0300000a 	movweq	r0, #10
     cf8:	9f647200 	svcls	0x00647200
     cfc:	00000ae4 	andeq	r0, r0, r4, ror #21
     d00:	00000af0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d04:	64710003 	ldrbtvs	r0, [r1], #-3
     d08:	000b009f 	muleq	fp, pc, r0	; <UNPREDICTABLE>
     d0c:	000b3400 	andeq	r3, fp, r0, lsl #8
     d10:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     d1c:	00000b34 	andeq	r0, r0, r4, lsr fp
     d20:	00000b3c 	andeq	r0, r0, ip, lsr fp
     d24:	3c510001 	mrrccc	0, 0, r0, r1, cr1
     d28:	4c00000b 	stcmi	0, cr0, [r0], {11}
     d2c:	0300000b 	movweq	r0, #11
     d30:	9f7f7100 	svcls	0x007f7100
     d34:	00000b4c 	andeq	r0, r0, ip, asr #22
     d38:	00000b5c 	andeq	r0, r0, ip, asr fp
     d3c:	00510001 	subseq	r0, r1, r1
     d40:	00000000 	andeq	r0, r0, r0
     d44:	34000000 	strcc	r0, [r0], #-0
     d48:	6800000b 	stmdavs	r0, {r0, r1, r3}
     d4c:	0100000b 	tsteq	r0, fp
     d50:	00005200 	andeq	r5, r0, r0, lsl #4
     d54:	00000000 	andeq	r0, r0, r0
     d58:	0b540000 	bleq	1500d60 <STACK_SIZE+0xd00d60>
     d5c:	0b6c0000 	bleq	1b00d64 <STACK_SIZE+0x1300d64>
     d60:	00020000 	andeq	r0, r2, r0
     d64:	0b6c9f30 	bleq	1b28a2c <STACK_SIZE+0x1328a2c>
     d68:	108c0000 	addne	r0, ip, r0
     d6c:	00020000 	andeq	r0, r2, r0
     d70:	00009f31 	andeq	r9, r0, r1, lsr pc
     d74:	00000000 	andeq	r0, r0, r0
     d78:	0b6c0000 	bleq	1b00d80 <STACK_SIZE+0x1300d80>
     d7c:	0b740000 	bleq	1d00d84 <STACK_SIZE+0x1500d84>
     d80:	00020000 	andeq	r0, r2, r0
     d84:	0b749f30 	bleq	1d28a4c <STACK_SIZE+0x1528a4c>
     d88:	0b7c0000 	bleq	1f00d90 <STACK_SIZE+0x1700d90>
     d8c:	00010000 	andeq	r0, r1, r0
     d90:	000b7c53 	andeq	r7, fp, r3, asr ip
     d94:	000c0800 	andeq	r0, ip, r0, lsl #16
     d98:	73000300 	movwvc	r0, #768	; 0x300
     d9c:	0c2c9f78 	stceq	15, cr9, [ip], #-480	; 0xfffffe20
     da0:	0c400000 	mareq	acc0, r0, r0
     da4:	00010000 	andeq	r0, r1, r0
     da8:	000c4053 	andeq	r4, ip, r3, asr r0
     dac:	000c5400 	andeq	r5, ip, r0, lsl #8
     db0:	73000300 	movwvc	r0, #768	; 0x300
     db4:	0c549f7f 	mrrceq	15, 7, r9, r4, cr15
     db8:	0c9c0000 	ldceq	0, cr0, [ip], {0}
     dbc:	00010000 	andeq	r0, r1, r0
     dc0:	00000053 	andeq	r0, r0, r3, asr r0
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	000b6c00 	andeq	r6, fp, r0, lsl #24
     dcc:	000b7400 	andeq	r7, fp, r0, lsl #8
     dd0:	0c000600 	stceq	6, cr0, [r0], {-0}
     dd4:	44041104 	strmi	r1, [r4], #-260	; 0xfffffefc
     dd8:	000b749f 	muleq	fp, pc, r4	; <UNPREDICTABLE>
     ddc:	000c0800 	andeq	r0, ip, r0, lsl #16
     de0:	72000300 	andvc	r0, r0, #0, 6
     de4:	0c089f64 	stceq	15, cr9, [r8], {100}	; 0x64
     de8:	0c100000 	ldceq	0, cr0, [r0], {-0}
     dec:	00030000 	andeq	r0, r3, r0
     df0:	109f6872 	addsne	r6, pc, r2, ror r8	; <UNPREDICTABLE>
     df4:	1400000c 	strne	r0, [r0], #-12
     df8:	0300000c 	movweq	r0, #12
     dfc:	9f6c7200 	svcls	0x006c7200
     e00:	00000c14 	andeq	r0, r0, r4, lsl ip
     e04:	00000c1c 	andeq	r0, r0, ip, lsl ip
     e08:	70720003 	rsbsvc	r0, r2, r3
     e0c:	000c1c9f 	muleq	ip, pc, ip	; <UNPREDICTABLE>
     e10:	000c2000 	andeq	r2, ip, r0
     e14:	72000300 	andvc	r0, r0, #0, 6
     e18:	0c209f74 	stceq	15, cr9, [r0], #-464	; 0xfffffe30
     e1c:	0c240000 	stceq	0, cr0, [r4], #-0
     e20:	00030000 	andeq	r0, r3, r0
     e24:	389f7471 	ldmcc	pc, {r0, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
     e28:	7000000c 	andvc	r0, r0, ip
     e2c:	0100000c 	tsteq	r0, ip
     e30:	00005100 	andeq	r5, r0, r0, lsl #2
     e34:	00000000 	andeq	r0, r0, r0
     e38:	0c5c0000 	mraeq	r0, ip, acc0
     e3c:	0cb40000 	ldceq	0, cr0, [r4]
     e40:	00020000 	andeq	r0, r2, r0
     e44:	0cb49f30 	ldceq	15, cr9, [r4], #192	; 0xc0
     e48:	0cec0000 	stcleq	0, cr0, [ip]
     e4c:	00020000 	andeq	r0, r2, r0
     e50:	0cec9f31 	stcleq	15, cr9, [ip], #196	; 0xc4
     e54:	0cf00000 	ldcleq	0, cr0, [r0]
     e58:	00020000 	andeq	r0, r2, r0
     e5c:	0cf09f32 	ldcleq	15, cr9, [r0], #200	; 0xc8
     e60:	0cf80000 	ldcleq	0, cr0, [r8]
     e64:	00020000 	andeq	r0, r2, r0
     e68:	0cf89f33 	ldcleq	15, cr9, [r8], #204	; 0xcc
     e6c:	108c0000 	addne	r0, ip, r0
     e70:	00020000 	andeq	r0, r2, r0
     e74:	00009f34 	andeq	r9, r0, r4, lsr pc
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	0c5c0000 	mraeq	r0, ip, acc0
     e80:	0cb40000 	ldceq	0, cr0, [r4]
     e84:	00060000 	andeq	r0, r6, r0
     e88:	0412c40c 	ldreq	ip, [r2], #-1036	; 0xfffffbf4
     e8c:	0cb49f44 	ldceq	15, cr9, [r4], #272	; 0x110
     e90:	0cec0000 	stcleq	0, cr0, [ip]
     e94:	00060000 	andeq	r0, r6, r0
     e98:	0412c80c 	ldreq	ip, [r2], #-2060	; 0xfffff7f4
     e9c:	0cec9f44 	stcleq	15, cr9, [ip], #272	; 0x110
     ea0:	0cf00000 	ldcleq	0, cr0, [r0]
     ea4:	00060000 	andeq	r0, r6, r0
     ea8:	0412cc0c 	ldreq	ip, [r2], #-3084	; 0xfffff3f4
     eac:	0cf09f44 	ldcleq	15, cr9, [r0], #272	; 0x110
     eb0:	108c0000 	addne	r0, ip, r0
     eb4:	00060000 	andeq	r0, r6, r0
     eb8:	0412d00c 	ldreq	sp, [r2], #-12
     ebc:	00009f44 	andeq	r9, r0, r4, asr #30
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	0e740000 	cdpeq	0, 7, cr0, cr4, cr0, {0}
     ec8:	0e780000 	cdpeq	0, 7, cr0, cr8, cr0, {0}
     ecc:	00020000 	andeq	r0, r2, r0
     ed0:	0e789f30 	mrceq	15, 3, r9, cr8, cr0, {1}
     ed4:	0e7c0000 	cdpeq	0, 7, cr0, cr12, cr0, {0}
     ed8:	00020000 	andeq	r0, r2, r0
     edc:	0e7c9f31 	mrceq	15, 3, r9, cr12, cr1, {1}
     ee0:	0e800000 	cdpeq	0, 8, cr0, cr0, cr0, {0}
     ee4:	00020000 	andeq	r0, r2, r0
     ee8:	0e809f32 	mcreq	15, 4, r9, cr0, cr2, {1}
     eec:	0e840000 	cdpeq	0, 8, cr0, cr4, cr0, {0}
     ef0:	00020000 	andeq	r0, r2, r0
     ef4:	0e849f33 	mcreq	15, 4, r9, cr4, cr3, {1}
     ef8:	108c0000 	addne	r0, ip, r0
     efc:	00020000 	andeq	r0, r2, r0
     f00:	00009f34 	andeq	r9, r0, r4, lsr pc
     f04:	00000000 	andeq	r0, r0, r0
     f08:	0e740000 	cdpeq	0, 7, cr0, cr4, cr0, {0}
     f0c:	0e780000 	cdpeq	0, 7, cr0, cr8, cr0, {0}
     f10:	00060000 	andeq	r0, r6, r0
     f14:	0413540c 	ldreq	r5, [r3], #-1036	; 0xfffffbf4
     f18:	0e789f44 	cdpeq	15, 7, cr9, cr8, cr4, {2}
     f1c:	0e7c0000 	cdpeq	0, 7, cr0, cr12, cr0, {0}
     f20:	00060000 	andeq	r0, r6, r0
     f24:	0413580c 	ldreq	r5, [r3], #-2060	; 0xfffff7f4
     f28:	0e7c9f44 	cdpeq	15, 7, cr9, cr12, cr4, {2}
     f2c:	0e800000 	cdpeq	0, 8, cr0, cr0, cr0, {0}
     f30:	00060000 	andeq	r0, r6, r0
     f34:	04135c0c 	ldreq	r5, [r3], #-3084	; 0xfffff3f4
     f38:	0e809f44 	cdpeq	15, 8, cr9, cr0, cr4, {2}
     f3c:	108c0000 	addne	r0, ip, r0
     f40:	00060000 	andeq	r0, r6, r0
     f44:	0413600c 	ldreq	r6, [r3], #-12
     f48:	00009f44 	andeq	r9, r0, r4, asr #30
     f4c:	00000000 	andeq	r0, r0, r0
     f50:	0d180000 	ldceq	0, cr0, [r8, #-0]
     f54:	0d200000 	stceq	0, cr0, [r0, #-0]
     f58:	00020000 	andeq	r0, r2, r0
     f5c:	0d209f30 	stceq	15, cr9, [r0, #-192]!	; 0xffffff40
     f60:	0d300000 	ldceq	0, cr0, [r0, #-0]
     f64:	00020000 	andeq	r0, r2, r0
     f68:	0d309f33 	ldceq	15, cr9, [r0, #-204]!	; 0xffffff34
     f6c:	108c0000 	addne	r0, ip, r0
     f70:	00020000 	andeq	r0, r2, r0
     f74:	00009f34 	andeq	r9, r0, r4, lsr pc
     f78:	00000000 	andeq	r0, r0, r0
     f7c:	0d180000 	ldceq	0, cr0, [r8, #-0]
     f80:	0d200000 	stceq	0, cr0, [r0, #-0]
     f84:	00060000 	andeq	r0, r6, r0
     f88:	0412e40c 	ldreq	lr, [r2], #-1036	; 0xfffffbf4
     f8c:	0d209f44 	stceq	15, cr9, [r0, #-272]!	; 0xfffffef0
     f90:	108c0000 	addne	r0, ip, r0
     f94:	00060000 	andeq	r0, r6, r0
     f98:	0412f00c 	ldreq	pc, [r2], #-12
     f9c:	00009f44 	andeq	r9, r0, r4, asr #30
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	0cf80000 	ldcleq	0, cr0, [r8]
     fa8:	0d000000 	stceq	0, cr0, [r0, #-0]
     fac:	00020000 	andeq	r0, r2, r0
     fb0:	0d009f30 	stceq	15, cr9, [r0, #-192]	; 0xffffff40
     fb4:	0d080000 	stceq	0, cr0, [r8, #-0]
     fb8:	00020000 	andeq	r0, r2, r0
     fbc:	0d089f31 	stceq	15, cr9, [r8, #-196]	; 0xffffff3c
     fc0:	0d100000 	ldceq	0, cr0, [r0, #-0]
     fc4:	00020000 	andeq	r0, r2, r0
     fc8:	0d109f32 	ldceq	15, cr9, [r0, #-200]	; 0xffffff38
     fcc:	0d180000 	ldceq	0, cr0, [r8, #-0]
     fd0:	00020000 	andeq	r0, r2, r0
     fd4:	0d189f33 	ldceq	15, cr9, [r8, #-204]	; 0xffffff34
     fd8:	108c0000 	addne	r0, ip, r0
     fdc:	00020000 	andeq	r0, r2, r0
     fe0:	00009f34 	andeq	r9, r0, r4, lsr pc
     fe4:	00000000 	andeq	r0, r0, r0
     fe8:	0cf80000 	ldcleq	0, cr0, [r8]
     fec:	0d000000 	stceq	0, cr0, [r0, #-0]
     ff0:	00060000 	andeq	r0, r6, r0
     ff4:	0412d40c 	ldreq	sp, [r2], #-1036	; 0xfffffbf4
     ff8:	0d009f44 	stceq	15, cr9, [r0, #-272]	; 0xfffffef0
     ffc:	0d080000 	stceq	0, cr0, [r8, #-0]
    1000:	00060000 	andeq	r0, r6, r0
    1004:	0412d80c 	ldreq	sp, [r2], #-2060	; 0xfffff7f4
    1008:	0d089f44 	stceq	15, cr9, [r8, #-272]	; 0xfffffef0
    100c:	0d100000 	ldceq	0, cr0, [r0, #-0]
    1010:	00060000 	andeq	r0, r6, r0
    1014:	0412dc0c 	ldreq	sp, [r2], #-3084	; 0xfffff3f4
    1018:	0d109f44 	ldceq	15, cr9, [r0, #-272]	; 0xfffffef0
    101c:	108c0000 	addne	r0, ip, r0
    1020:	00060000 	andeq	r0, r6, r0
    1024:	0412e00c 	ldreq	lr, [r2], #-12
    1028:	00009f44 	andeq	r9, r0, r4, asr #30
    102c:	00000000 	andeq	r0, r0, r0
    1030:	0db80000 	ldceq	0, cr0, [r8]
    1034:	0dc00000 	stcleq	0, cr0, [r0]
    1038:	00020000 	andeq	r0, r2, r0
    103c:	0dc09f30 	stcleq	15, cr9, [r0, #192]	; 0xc0
    1040:	0de80000 	stcleq	0, cr0, [r8]
    1044:	00020000 	andeq	r0, r2, r0
    1048:	0de89f31 	stcleq	15, cr9, [r8, #196]!	; 0xc4
    104c:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    1050:	00020000 	andeq	r0, r2, r0
    1054:	0e089f33 	mcreq	15, 0, r9, cr8, cr3, {1}
    1058:	108c0000 	addne	r0, ip, r0
    105c:	00020000 	andeq	r0, r2, r0
    1060:	00009f34 	andeq	r9, r0, r4, lsr pc
    1064:	00000000 	andeq	r0, r0, r0
    1068:	0db80000 	ldceq	0, cr0, [r8]
    106c:	0dc00000 	stcleq	0, cr0, [r0]
    1070:	00060000 	andeq	r0, r6, r0
    1074:	0413140c 	ldreq	r1, [r3], #-1036	; 0xfffffbf4
    1078:	0dc09f44 	stcleq	15, cr9, [r0, #272]	; 0x110
    107c:	0de80000 	stcleq	0, cr0, [r8]
    1080:	00060000 	andeq	r0, r6, r0
    1084:	0413180c 	ldreq	r1, [r3], #-2060	; 0xfffff7f4
    1088:	0de89f44 	stcleq	15, cr9, [r8, #272]!	; 0x110
    108c:	108c0000 	addne	r0, ip, r0
    1090:	00060000 	andeq	r0, r6, r0
    1094:	0413200c 	ldreq	r2, [r3], #-12
    1098:	00009f44 	andeq	r9, r0, r4, asr #30
    109c:	00000000 	andeq	r0, r0, r0
    10a0:	0d300000 	ldceq	0, cr0, [r0, #-0]
    10a4:	0d3c0000 	ldceq	0, cr0, [ip, #-0]
    10a8:	00020000 	andeq	r0, r2, r0
    10ac:	0d3c9f30 	ldceq	15, cr9, [ip, #-192]!	; 0xffffff40
    10b0:	0d500000 	ldcleq	0, cr0, [r0, #-0]
    10b4:	00020000 	andeq	r0, r2, r0
    10b8:	0d509f31 	ldcleq	15, cr9, [r0, #-196]	; 0xffffff3c
    10bc:	0d5c0000 	ldcleq	0, cr0, [ip, #-0]
    10c0:	00020000 	andeq	r0, r2, r0
    10c4:	0d5c9f32 	ldcleq	15, cr9, [ip, #-200]	; 0xffffff38
    10c8:	0d700000 	ldcleq	0, cr0, [r0, #-0]
    10cc:	00020000 	andeq	r0, r2, r0
    10d0:	0d709f33 	ldcleq	15, cr9, [r0, #-204]!	; 0xffffff34
    10d4:	108c0000 	addne	r0, ip, r0
    10d8:	00020000 	andeq	r0, r2, r0
    10dc:	00009f34 	andeq	r9, r0, r4, lsr pc
    10e0:	00000000 	andeq	r0, r0, r0
    10e4:	0d300000 	ldceq	0, cr0, [r0, #-0]
    10e8:	0d3c0000 	ldceq	0, cr0, [ip, #-0]
    10ec:	00060000 	andeq	r0, r6, r0
    10f0:	0412f40c 	ldreq	pc, [r2], #-1036	; 0xfffffbf4
    10f4:	0d3c9f44 	ldceq	15, cr9, [ip, #-272]!	; 0xfffffef0
    10f8:	0d500000 	ldcleq	0, cr0, [r0, #-0]
    10fc:	00060000 	andeq	r0, r6, r0
    1100:	0412f80c 	ldreq	pc, [r2], #-2060	; 0xfffff7f4
    1104:	0d509f44 	ldcleq	15, cr9, [r0, #-272]	; 0xfffffef0
    1108:	0d5c0000 	ldcleq	0, cr0, [ip, #-0]
    110c:	00060000 	andeq	r0, r6, r0
    1110:	0412fc0c 	ldreq	pc, [r2], #-3084	; 0xfffff3f4
    1114:	0d5c9f44 	ldcleq	15, cr9, [ip, #-272]	; 0xfffffef0
    1118:	108c0000 	addne	r0, ip, r0
    111c:	00060000 	andeq	r0, r6, r0
    1120:	0413000c 	ldreq	r0, [r3], #-12
    1124:	00009f44 	andeq	r9, r0, r4, asr #30
    1128:	00000000 	andeq	r0, r0, r0
    112c:	0d700000 	ldcleq	0, cr0, [r0, #-0]
    1130:	0d7c0000 	ldcleq	0, cr0, [ip, #-0]
    1134:	00020000 	andeq	r0, r2, r0
    1138:	0d7c9f30 	ldcleq	15, cr9, [ip, #-192]!	; 0xffffff40
    113c:	0d900000 	ldceq	0, cr0, [r0]
    1140:	00020000 	andeq	r0, r2, r0
    1144:	0d909f31 	ldceq	15, cr9, [r0, #196]	; 0xc4
    1148:	0da40000 	stceq	0, cr0, [r4]
    114c:	00020000 	andeq	r0, r2, r0
    1150:	0da49f32 	stceq	15, cr9, [r4, #200]!	; 0xc8
    1154:	0db80000 	ldceq	0, cr0, [r8]
    1158:	00020000 	andeq	r0, r2, r0
    115c:	0db89f33 	ldceq	15, cr9, [r8, #204]!	; 0xcc
    1160:	108c0000 	addne	r0, ip, r0
    1164:	00020000 	andeq	r0, r2, r0
    1168:	00009f34 	andeq	r9, r0, r4, lsr pc
    116c:	00000000 	andeq	r0, r0, r0
    1170:	0d700000 	ldcleq	0, cr0, [r0, #-0]
    1174:	0d7c0000 	ldcleq	0, cr0, [ip, #-0]
    1178:	00060000 	andeq	r0, r6, r0
    117c:	0413040c 	ldreq	r0, [r3], #-1036	; 0xfffffbf4
    1180:	0d7c9f44 	ldcleq	15, cr9, [ip, #-272]!	; 0xfffffef0
    1184:	0d900000 	ldceq	0, cr0, [r0]
    1188:	00060000 	andeq	r0, r6, r0
    118c:	0413080c 	ldreq	r0, [r3], #-2060	; 0xfffff7f4
    1190:	0d909f44 	ldceq	15, cr9, [r0, #272]	; 0x110
    1194:	0da40000 	stceq	0, cr0, [r4]
    1198:	00060000 	andeq	r0, r6, r0
    119c:	04130c0c 	ldreq	r0, [r3], #-3084	; 0xfffff3f4
    11a0:	0da49f44 	stceq	15, cr9, [r4, #272]!	; 0x110
    11a4:	108c0000 	addne	r0, ip, r0
    11a8:	00060000 	andeq	r0, r6, r0
    11ac:	0413100c 	ldreq	r1, [r3], #-12
    11b0:	00009f44 	andeq	r9, r0, r4, asr #30
    11b4:	00000000 	andeq	r0, r0, r0
    11b8:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    11bc:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    11c0:	00020000 	andeq	r0, r2, r0
    11c4:	0e109f30 	mrceq	15, 0, r9, cr0, cr0, {1}
    11c8:	0e300000 	cdpeq	0, 3, cr0, cr0, cr0, {0}
    11cc:	00020000 	andeq	r0, r2, r0
    11d0:	0e309f31 	mrceq	15, 1, r9, cr0, cr1, {1}
    11d4:	0e4c0000 	cdpeq	0, 4, cr0, cr12, cr0, {0}
    11d8:	00020000 	andeq	r0, r2, r0
    11dc:	0e4c9f33 	mcreq	15, 2, r9, cr12, cr3, {1}
    11e0:	108c0000 	addne	r0, ip, r0
    11e4:	00020000 	andeq	r0, r2, r0
    11e8:	00009f34 	andeq	r9, r0, r4, lsr pc
    11ec:	00000000 	andeq	r0, r0, r0
    11f0:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    11f4:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    11f8:	00060000 	andeq	r0, r6, r0
    11fc:	0413240c 	ldreq	r2, [r3], #-1036	; 0xfffffbf4
    1200:	0e109f44 	cdpeq	15, 1, cr9, cr0, cr4, {2}
    1204:	0e300000 	cdpeq	0, 3, cr0, cr0, cr0, {0}
    1208:	00060000 	andeq	r0, r6, r0
    120c:	0413280c 	ldreq	r2, [r3], #-2060	; 0xfffff7f4
    1210:	0e309f44 	cdpeq	15, 3, cr9, cr0, cr4, {2}
    1214:	108c0000 	addne	r0, ip, r0
    1218:	00060000 	andeq	r0, r6, r0
    121c:	0413300c 	ldreq	r3, [r3], #-12
    1220:	00009f44 	andeq	r9, r0, r4, asr #30
    1224:	00000000 	andeq	r0, r0, r0
    1228:	0e4c0000 	cdpeq	0, 4, cr0, cr12, cr0, {0}
    122c:	0e540000 	cdpeq	0, 5, cr0, cr4, cr0, {0}
    1230:	00020000 	andeq	r0, r2, r0
    1234:	0e549f31 	mrceq	15, 2, r9, cr4, cr1, {1}
    1238:	0e680000 	cdpeq	0, 6, cr0, cr8, cr0, {0}
    123c:	00020000 	andeq	r0, r2, r0
    1240:	0e689f32 	mcreq	15, 3, r9, cr8, cr2, {1}
    1244:	108c0000 	addne	r0, ip, r0
    1248:	00020000 	andeq	r0, r2, r0
    124c:	00009f34 	andeq	r9, r0, r4, lsr pc
    1250:	00000000 	andeq	r0, r0, r0
    1254:	0e4c0000 	cdpeq	0, 4, cr0, cr12, cr0, {0}
    1258:	0e540000 	cdpeq	0, 5, cr0, cr4, cr0, {0}
    125c:	00060000 	andeq	r0, r6, r0
    1260:	0413380c 	ldreq	r3, [r3], #-2060	; 0xfffff7f4
    1264:	0e549f44 	cdpeq	15, 5, cr9, cr4, cr4, {2}
    1268:	0e680000 	cdpeq	0, 6, cr0, cr8, cr0, {0}
    126c:	00060000 	andeq	r0, r6, r0
    1270:	04133c0c 	ldreq	r3, [r3], #-3084	; 0xfffff3f4
    1274:	0e689f44 	cdpeq	15, 6, cr9, cr8, cr4, {2}
    1278:	108c0000 	addne	r0, ip, r0
    127c:	00060000 	andeq	r0, r6, r0
    1280:	0413400c 	ldreq	r4, [r3], #-12
    1284:	00009f44 	andeq	r9, r0, r4, asr #30
    1288:	00000000 	andeq	r0, r0, r0
    128c:	0e680000 	cdpeq	0, 6, cr0, cr8, cr0, {0}
    1290:	0e6c0000 	cdpeq	0, 6, cr0, cr12, cr0, {0}
    1294:	00020000 	andeq	r0, r2, r0
    1298:	0e6c9f31 	mcreq	15, 3, r9, cr12, cr1, {1}
    129c:	0e700000 	cdpeq	0, 7, cr0, cr0, cr0, {0}
    12a0:	00020000 	andeq	r0, r2, r0
    12a4:	0e709f32 	mrceq	15, 3, r9, cr0, cr2, {1}
    12a8:	0e740000 	cdpeq	0, 7, cr0, cr4, cr0, {0}
    12ac:	00020000 	andeq	r0, r2, r0
    12b0:	0e749f33 	mrceq	15, 3, r9, cr4, cr3, {1}
    12b4:	108c0000 	addne	r0, ip, r0
    12b8:	00020000 	andeq	r0, r2, r0
    12bc:	00009f34 	andeq	r9, r0, r4, lsr pc
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	0e680000 	cdpeq	0, 6, cr0, cr8, cr0, {0}
    12c8:	0e6c0000 	cdpeq	0, 6, cr0, cr12, cr0, {0}
    12cc:	00060000 	andeq	r0, r6, r0
    12d0:	0413480c 	ldreq	r4, [r3], #-2060	; 0xfffff7f4
    12d4:	0e6c9f44 	cdpeq	15, 6, cr9, cr12, cr4, {2}
    12d8:	0e700000 	cdpeq	0, 7, cr0, cr0, cr0, {0}
    12dc:	00060000 	andeq	r0, r6, r0
    12e0:	04134c0c 	ldreq	r4, [r3], #-3084	; 0xfffff3f4
    12e4:	0e709f44 	cdpeq	15, 7, cr9, cr0, cr4, {2}
    12e8:	108c0000 	addne	r0, ip, r0
    12ec:	00060000 	andeq	r0, r6, r0
    12f0:	0413500c 	ldreq	r5, [r3], #-12
    12f4:	00009f44 	andeq	r9, r0, r4, asr #30
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	0e880000 	cdpeq	0, 8, cr0, cr8, cr0, {0}
    1300:	0e900000 	cdpeq	0, 9, cr0, cr0, cr0, {0}
    1304:	00010000 	andeq	r0, r1, r0
    1308:	000e9053 	andeq	r9, lr, r3, asr r0
    130c:	000f1c00 	andeq	r1, pc, r0, lsl #24
    1310:	73000300 	movwvc	r0, #768	; 0x300
    1314:	0f409f78 	svceq	0x00409f78
    1318:	0f540000 	svceq	0x00540000
    131c:	00010000 	andeq	r0, r1, r0
    1320:	000f5453 	andeq	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    1324:	000f6c00 	andeq	r6, pc, r0, lsl #24
    1328:	73000300 	movwvc	r0, #768	; 0x300
    132c:	0f6c9f7f 	svceq	0x006c9f7f
    1330:	0f780000 	svceq	0x00780000
    1334:	00010000 	andeq	r0, r1, r0
    1338:	00000053 	andeq	r0, r0, r3, asr r0
    133c:	00000000 	andeq	r0, r0, r0
    1340:	000e8800 	andeq	r8, lr, r0, lsl #16
    1344:	000f1c00 	andeq	r1, pc, r0, lsl #24
    1348:	72000300 	andvc	r0, r0, #0, 6
    134c:	0f1c9f64 	svceq	0x001c9f64
    1350:	0f240000 	svceq	0x00240000
    1354:	00030000 	andeq	r0, r3, r0
    1358:	249f6872 	ldrcs	r6, [pc], #2162	; 1360 <ABORT_STACK_SIZE+0xf60>
    135c:	2800000f 	stmdacs	r0, {r0, r1, r2, r3}
    1360:	0300000f 	movweq	r0, #15
    1364:	9f6c7200 	svcls	0x006c7200
    1368:	00000f28 	andeq	r0, r0, r8, lsr #30
    136c:	00000f30 	andeq	r0, r0, r0, lsr pc
    1370:	70720003 	rsbsvc	r0, r2, r3
    1374:	000f309f 	muleq	pc, pc, r0	; <UNPREDICTABLE>
    1378:	000f3400 	andeq	r3, pc, r0, lsl #8
    137c:	72000300 	andvc	r0, r0, #0, 6
    1380:	0f349f74 	svceq	0x00349f74
    1384:	0f380000 	svceq	0x00380000
    1388:	00030000 	andeq	r0, r3, r0
    138c:	4c9f7471 	cfldrsmi	mvf7, [pc], {113}	; 0x71
    1390:	8000000f 	andhi	r0, r0, pc
    1394:	0100000f 	tsteq	r0, pc
    1398:	00005100 	andeq	r5, r0, r0, lsl #2
    139c:	00000000 	andeq	r0, r0, r0
    13a0:	0f800000 	svceq	0x00800000
    13a4:	0fc00000 	svceq	0x00c00000
    13a8:	00010000 	andeq	r0, r1, r0
    13ac:	000fc053 	andeq	ip, pc, r3, asr r0	; <UNPREDICTABLE>
    13b0:	00105000 	andseq	r5, r0, r0
    13b4:	73000300 	movwvc	r0, #768	; 0x300
    13b8:	10509f78 	subsne	r9, r0, r8, ror pc
    13bc:	10680000 	rsbne	r0, r8, r0
    13c0:	00010000 	andeq	r0, r1, r0
    13c4:	00106853 	andseq	r6, r0, r3, asr r8
    13c8:	00107c00 	andseq	r7, r0, r0, lsl #24
    13cc:	73000300 	movwvc	r0, #768	; 0x300
    13d0:	107c9f7f 	rsbsne	r9, ip, pc, ror pc
    13d4:	108c0000 	addne	r0, ip, r0
    13d8:	00010000 	andeq	r0, r1, r0
    13dc:	00000053 	andeq	r0, r0, r3, asr r0
    13e0:	00000000 	andeq	r0, r0, r0
    13e4:	000f8000 	andeq	r8, pc, r0
    13e8:	00104000 	andseq	r4, r0, r0
    13ec:	72000300 	andvc	r0, r0, #0, 6
    13f0:	10409f64 	subne	r9, r0, r4, ror #30
    13f4:	10500000 	subsne	r0, r0, r0
    13f8:	00030000 	andeq	r0, r3, r0
    13fc:	609f6471 	addsvs	r6, pc, r1, ror r4	; <UNPREDICTABLE>
    1400:	8c000010 	stchi	0, cr0, [r0], {16}
    1404:	01000010 	tsteq	r0, r0, lsl r0
    1408:	00005100 	andeq	r5, r0, r0, lsl #2
    140c:	00000000 	andeq	r0, r0, r0
    1410:	108c0000 	addne	r0, ip, r0
    1414:	10bb0000 	adcsne	r0, fp, r0
    1418:	00010000 	andeq	r0, r1, r0
    141c:	0010bb50 	andseq	fp, r0, r0, asr fp
    1420:	0010d400 	andseq	sp, r0, r0, lsl #8
    1424:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1428:	000010d4 	ldrdeq	r1, [r0], -r4
    142c:	000010d7 	ldrdeq	r1, [r0], -r7
    1430:	d7500001 	ldrble	r0, [r0, -r1]
    1434:	ec000010 	stc	0, cr0, [r0], {16}
    1438:	01000010 	tsteq	r0, r0, lsl r0
    143c:	10ec5400 	rscne	r5, ip, r0, lsl #8
    1440:	10f40000 	rscsne	r0, r4, r0
    1444:	00040000 	andeq	r0, r4, r0
    1448:	9f5001f3 	svcls	0x005001f3
    144c:	000010f4 	strdeq	r1, [r0], -r4
    1450:	000010f7 	strdeq	r1, [r0], -r7
    1454:	f7500001 			; <UNDEFINED> instruction: 0xf7500001
    1458:	fc000010 	stc2	0, cr0, [r0], {16}
    145c:	01000010 	tsteq	r0, r0, lsl r0
    1460:	10fc5400 	rscsne	r5, ip, r0, lsl #8
    1464:	10ff0000 	rscsne	r0, pc, r0
    1468:	00010000 	andeq	r0, r1, r0
    146c:	0010ff50 	andseq	pc, r0, r0, asr pc	; <UNPREDICTABLE>
    1470:	00110400 	andseq	r0, r1, r0, lsl #8
    1474:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1478:	00001104 	andeq	r1, r0, r4, lsl #2
    147c:	00001108 	andeq	r1, r0, r8, lsl #2
    1480:	08500001 	ldmdaeq	r0, {r0}^
    1484:	0c000011 	stceq	0, cr0, [r0], {17}
    1488:	01000011 	tsteq	r0, r1, lsl r0
    148c:	00005400 	andeq	r5, r0, r0, lsl #8
    1490:	00000000 	andeq	r0, r0, r0
    1494:	108c0000 	addne	r0, ip, r0
    1498:	10bb0000 	adcsne	r0, fp, r0
    149c:	00010000 	andeq	r0, r1, r0
    14a0:	0010bb51 	andseq	fp, r0, r1, asr fp
    14a4:	0010d400 	andseq	sp, r0, r0, lsl #8
    14a8:	f3000400 	vshl.u8	d0, d0, d0
    14ac:	d49f5101 	ldrle	r5, [pc], #257	; 14b4 <ABORT_STACK_SIZE+0x10b4>
    14b0:	d7000010 	smladle	r0, r0, r0, r0
    14b4:	01000010 	tsteq	r0, r0, lsl r0
    14b8:	10d75100 	sbcsne	r5, r7, r0, lsl #2
    14bc:	10f40000 	rscsne	r0, r4, r0
    14c0:	00040000 	andeq	r0, r4, r0
    14c4:	9f5101f3 	svcls	0x005101f3
    14c8:	000010f4 	strdeq	r1, [r0], -r4
    14cc:	000010f7 	strdeq	r1, [r0], -r7
    14d0:	f7510001 			; <UNDEFINED> instruction: 0xf7510001
    14d4:	fc000010 	stc2	0, cr0, [r0], {16}
    14d8:	04000010 	streq	r0, [r0], #-16
    14dc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    14e0:	0010fc9f 	mulseq	r0, pc, ip	; <UNPREDICTABLE>
    14e4:	0010ff00 	andseq	pc, r0, r0, lsl #30
    14e8:	51000100 	mrspl	r0, (UNDEF: 16)
    14ec:	000010ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    14f0:	00001104 	andeq	r1, r0, r4, lsl #2
    14f4:	01f30004 	mvnseq	r0, r4
    14f8:	11049f51 	tstne	r4, r1, asr pc
    14fc:	110c0000 	mrsne	r0, (UNDEF: 12)
    1500:	00010000 	andeq	r0, r1, r0
    1504:	00000051 	andeq	r0, r0, r1, asr r0
    1508:	00000000 	andeq	r0, r0, r0
    150c:	00108c00 	andseq	r8, r0, r0, lsl #24
    1510:	0010bc00 	andseq	fp, r0, r0, lsl #24
    1514:	30000200 	andcc	r0, r0, r0, lsl #4
    1518:	0010bc9f 	mulseq	r0, pc, ip	; <UNPREDICTABLE>
    151c:	0010c400 	andseq	ip, r0, r0, lsl #8
    1520:	50000100 	andpl	r0, r0, r0, lsl #2
    1524:	000010d4 	ldrdeq	r1, [r0], -r4
    1528:	000010d8 	ldrdeq	r1, [r0], -r8
    152c:	9f300002 	svcls	0x00300002
    1530:	000010d8 	ldrdeq	r1, [r0], -r8
    1534:	000010e0 	andeq	r1, r0, r0, ror #1
    1538:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
    153c:	f8000010 			; <UNDEFINED> instruction: 0xf8000010
    1540:	02000010 	andeq	r0, r0, #16
    1544:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    1548:	fc000010 	stc2	0, cr0, [r0], {16}
    154c:	01000010 	tsteq	r0, r0, lsl r0
    1550:	10fc5000 	rscsne	r5, ip, r0
    1554:	11000000 	mrsne	r0, (UNDEF: 0)
    1558:	00020000 	andeq	r0, r2, r0
    155c:	11009f30 	tstne	r0, r0, lsr pc
    1560:	11040000 	mrsne	r0, (UNDEF: 4)
    1564:	00010000 	andeq	r0, r1, r0
    1568:	00110450 	andseq	r0, r1, r0, asr r4
    156c:	00110c00 	andseq	r0, r1, r0, lsl #24
    1570:	30000200 	andcc	r0, r0, r0, lsl #4
    1574:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1578:	00000000 	andeq	r0, r0, r0
    157c:	00110c00 	andseq	r0, r1, r0, lsl #24
    1580:	00113b00 	andseq	r3, r1, r0, lsl #22
    1584:	50000100 	andpl	r0, r0, r0, lsl #2
    1588:	0000113b 	andeq	r1, r0, fp, lsr r1
    158c:	00001150 	andeq	r1, r0, r0, asr r1
    1590:	50540001 	subspl	r0, r4, r1
    1594:	74000011 	strvc	r0, [r0], #-17	; 0xffffffef
    1598:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    159c:	5001f300 	andpl	pc, r1, r0, lsl #6
    15a0:	0011749f 	mulseq	r1, pc, r4	; <UNPREDICTABLE>
    15a4:	00117700 	andseq	r7, r1, r0, lsl #14
    15a8:	50000100 	andpl	r0, r0, r0, lsl #2
    15ac:	00001177 	andeq	r1, r0, r7, ror r1
    15b0:	0000117c 	andeq	r1, r0, ip, ror r1
    15b4:	7c540001 	mrrcvc	0, 0, r0, r4, cr1
    15b8:	7f000011 	svcvc	0x00000011
    15bc:	01000011 	tsteq	r0, r1, lsl r0
    15c0:	117f5000 	cmnne	pc, r0
    15c4:	11840000 	orrne	r0, r4, r0
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00118454 	andseq	r8, r1, r4, asr r4
    15d0:	00118700 	andseq	r8, r1, r0, lsl #14
    15d4:	50000100 	andpl	r0, r0, r0, lsl #2
    15d8:	00001187 	andeq	r1, r0, r7, lsl #3
    15dc:	0000118c 	andeq	r1, r0, ip, lsl #3
    15e0:	8c540001 	mrrchi	0, 0, r0, r4, cr1
    15e4:	90000011 	andls	r0, r0, r1, lsl r0
    15e8:	01000011 	tsteq	r0, r1, lsl r0
    15ec:	11905000 	orrsne	r5, r0, r0
    15f0:	11940000 	orrsne	r0, r4, r0
    15f4:	00010000 	andeq	r0, r1, r0
    15f8:	00000054 	andeq	r0, r0, r4, asr r0
    15fc:	00000000 	andeq	r0, r0, r0
    1600:	00110c00 	andseq	r0, r1, r0, lsl #24
    1604:	00113b00 	andseq	r3, r1, r0, lsl #22
    1608:	51000100 	mrspl	r0, (UNDEF: 16)
    160c:	0000113b 	andeq	r1, r0, fp, lsr r1
    1610:	00001174 	andeq	r1, r0, r4, ror r1
    1614:	01f30004 	mvnseq	r0, r4
    1618:	11749f51 	cmnne	r4, r1, asr pc
    161c:	11770000 	cmnne	r7, r0
    1620:	00010000 	andeq	r0, r1, r0
    1624:	00117751 	andseq	r7, r1, r1, asr r7
    1628:	00117c00 	andseq	r7, r1, r0, lsl #24
    162c:	f3000400 	vshl.u8	d0, d0, d0
    1630:	7c9f5101 	ldfvcs	f5, [pc], {1}
    1634:	7f000011 	svcvc	0x00000011
    1638:	01000011 	tsteq	r0, r1, lsl r0
    163c:	117f5100 	cmnne	pc, r0, lsl #2
    1640:	11840000 	orrne	r0, r4, r0
    1644:	00040000 	andeq	r0, r4, r0
    1648:	9f5101f3 	svcls	0x005101f3
    164c:	00001184 	andeq	r1, r0, r4, lsl #3
    1650:	00001187 	andeq	r1, r0, r7, lsl #3
    1654:	87510001 	ldrbhi	r0, [r1, -r1]
    1658:	8c000011 	stchi	0, cr0, [r0], {17}
    165c:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    1660:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1664:	00118c9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
    1668:	00119400 	andseq	r9, r1, r0, lsl #8
    166c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1678:	0000111c 	andeq	r1, r0, ip, lsl r1
    167c:	0000113b 	andeq	r1, r0, fp, lsr r1
    1680:	3b510001 	blcc	144168c <STACK_SIZE+0xc4168c>
    1684:	74000011 	strvc	r0, [r0], #-17	; 0xffffffef
    1688:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    168c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1690:	0011749f 	mulseq	r1, pc, r4	; <UNPREDICTABLE>
    1694:	00117700 	andseq	r7, r1, r0, lsl #14
    1698:	51000100 	mrspl	r0, (UNDEF: 16)
    169c:	00001177 	andeq	r1, r0, r7, ror r1
    16a0:	0000117c 	andeq	r1, r0, ip, ror r1
    16a4:	01f30004 	mvnseq	r0, r4
    16a8:	117c9f51 	cmnne	ip, r1, asr pc
    16ac:	117f0000 	cmnne	pc, r0
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	00117f51 	andseq	r7, r1, r1, asr pc
    16b8:	00118400 	andseq	r8, r1, r0, lsl #8
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	849f5101 	ldrhi	r5, [pc], #257	; 16c8 <ABORT_STACK_SIZE+0x12c8>
    16c4:	87000011 	smladhi	r0, r1, r0, r0
    16c8:	01000011 	tsteq	r0, r1, lsl r0
    16cc:	11875100 	orrne	r5, r7, r0, lsl #2
    16d0:	118c0000 	orrne	r0, ip, r0
    16d4:	00040000 	andeq	r0, r4, r0
    16d8:	9f5101f3 	svcls	0x005101f3
    16dc:	0000118c 	andeq	r1, r0, ip, lsl #3
    16e0:	00001194 	muleq	r0, r4, r1
    16e4:	00510001 	subseq	r0, r1, r1
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	1c000000 	stcne	0, cr0, [r0], {-0}
    16f0:	3b000011 	blcc	173c <ABORT_STACK_SIZE+0x133c>
    16f4:	01000011 	tsteq	r0, r1, lsl r0
    16f8:	113b5000 	teqne	fp, r0
    16fc:	11500000 	cmpne	r0, r0
    1700:	00010000 	andeq	r0, r1, r0
    1704:	00115054 	andseq	r5, r1, r4, asr r0
    1708:	00117400 	andseq	r7, r1, r0, lsl #8
    170c:	f3000400 	vshl.u8	d0, d0, d0
    1710:	749f5001 	ldrvc	r5, [pc], #1	; 1718 <ABORT_STACK_SIZE+0x1318>
    1714:	77000011 	smladvc	r0, r1, r0, r0
    1718:	01000011 	tsteq	r0, r1, lsl r0
    171c:	11775000 	cmnne	r7, r0
    1720:	117c0000 	cmnne	ip, r0
    1724:	00010000 	andeq	r0, r1, r0
    1728:	00117c54 	andseq	r7, r1, r4, asr ip
    172c:	00117f00 	andseq	r7, r1, r0, lsl #30
    1730:	50000100 	andpl	r0, r0, r0, lsl #2
    1734:	0000117f 	andeq	r1, r0, pc, ror r1
    1738:	00001184 	andeq	r1, r0, r4, lsl #3
    173c:	84540001 	ldrbhi	r0, [r4], #-1
    1740:	87000011 	smladhi	r0, r1, r0, r0
    1744:	01000011 	tsteq	r0, r1, lsl r0
    1748:	11875000 	orrne	r5, r7, r0
    174c:	118c0000 	orrne	r0, ip, r0
    1750:	00010000 	andeq	r0, r1, r0
    1754:	00118c54 	andseq	r8, r1, r4, asr ip
    1758:	00119000 	andseq	r9, r1, r0
    175c:	50000100 	andpl	r0, r0, r0, lsl #2
    1760:	00001190 	muleq	r0, r0, r1
    1764:	00001194 	muleq	r0, r4, r1
    1768:	00540001 	subseq	r0, r4, r1
    176c:	00000000 	andeq	r0, r0, r0
    1770:	1c000000 	stcne	0, cr0, [r0], {-0}
    1774:	3c000011 	stccc	0, cr0, [r0], {17}
    1778:	02000011 	andeq	r0, r0, #17
    177c:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    1780:	44000011 	strmi	r0, [r0], #-17	; 0xffffffef
    1784:	01000011 	tsteq	r0, r1, lsl r0
    1788:	11745000 	cmnne	r4, r0
    178c:	11780000 	cmnne	r8, r0
    1790:	00020000 	andeq	r0, r2, r0
    1794:	11789f30 	cmnne	r8, r0, lsr pc
    1798:	117c0000 	cmnne	ip, r0
    179c:	00010000 	andeq	r0, r1, r0
    17a0:	00117c50 	andseq	r7, r1, r0, asr ip
    17a4:	00118000 	andseq	r8, r1, r0
    17a8:	30000200 	andcc	r0, r0, r0, lsl #4
    17ac:	0011809f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    17b0:	00118400 	andseq	r8, r1, r0, lsl #8
    17b4:	50000100 	andpl	r0, r0, r0, lsl #2
    17b8:	00001184 	andeq	r1, r0, r4, lsl #3
    17bc:	00001188 	andeq	r1, r0, r8, lsl #3
    17c0:	9f300002 	svcls	0x00300002
    17c4:	00001188 	andeq	r1, r0, r8, lsl #3
    17c8:	0000118c 	andeq	r1, r0, ip, lsl #3
    17cc:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    17d0:	94000011 	strls	r0, [r0], #-17	; 0xffffffef
    17d4:	02000011 	andeq	r0, r0, #17
    17d8:	009f3000 	addseq	r3, pc, r0
    17dc:	00000000 	andeq	r0, r0, r0
    17e0:	94000000 	strls	r0, [r0], #-0
    17e4:	c3000011 	movwgt	r0, #17
    17e8:	01000011 	tsteq	r0, r1, lsl r0
    17ec:	11c35000 	bicne	r5, r3, r0
    17f0:	11d80000 	bicsne	r0, r8, r0
    17f4:	00010000 	andeq	r0, r1, r0
    17f8:	0011d854 	andseq	sp, r1, r4, asr r8
    17fc:	0011fc00 	andseq	pc, r1, r0, lsl #24
    1800:	f3000400 	vshl.u8	d0, d0, d0
    1804:	fc9f5001 	ldc2	0, cr5, [pc], {1}
    1808:	ff000011 			; <UNDEFINED> instruction: 0xff000011
    180c:	01000011 	tsteq	r0, r1, lsl r0
    1810:	11ff5000 	mvnsne	r5, r0
    1814:	12040000 	andne	r0, r4, #0
    1818:	00010000 	andeq	r0, r1, r0
    181c:	00120454 	andseq	r0, r2, r4, asr r4
    1820:	00120700 	andseq	r0, r2, r0, lsl #14
    1824:	50000100 	andpl	r0, r0, r0, lsl #2
    1828:	00001207 	andeq	r1, r0, r7, lsl #4
    182c:	0000120c 	andeq	r1, r0, ip, lsl #4
    1830:	0c540001 	mrrceq	0, 0, r0, r4, cr1
    1834:	0f000012 	svceq	0x00000012
    1838:	01000012 	tsteq	r0, r2, lsl r0
    183c:	120f5000 	andne	r5, pc, #0
    1840:	12140000 	andsne	r0, r4, #0
    1844:	00010000 	andeq	r0, r1, r0
    1848:	00121454 	andseq	r1, r2, r4, asr r4
    184c:	00121800 	andseq	r1, r2, r0, lsl #16
    1850:	50000100 	andpl	r0, r0, r0, lsl #2
    1854:	00001218 	andeq	r1, r0, r8, lsl r2
    1858:	0000121c 	andeq	r1, r0, ip, lsl r2
    185c:	00540001 	subseq	r0, r4, r1
    1860:	00000000 	andeq	r0, r0, r0
    1864:	94000000 	strls	r0, [r0], #-0
    1868:	c3000011 	movwgt	r0, #17
    186c:	01000011 	tsteq	r0, r1, lsl r0
    1870:	11c35100 	bicne	r5, r3, r0, lsl #2
    1874:	11fc0000 	mvnsne	r0, r0
    1878:	00040000 	andeq	r0, r4, r0
    187c:	9f5101f3 	svcls	0x005101f3
    1880:	000011fc 	strdeq	r1, [r0], -ip
    1884:	000011ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1888:	ff510001 			; <UNDEFINED> instruction: 0xff510001
    188c:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    1890:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    1894:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1898:	0012049f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    189c:	00120700 	andseq	r0, r2, r0, lsl #14
    18a0:	51000100 	mrspl	r0, (UNDEF: 16)
    18a4:	00001207 	andeq	r1, r0, r7, lsl #4
    18a8:	0000120c 	andeq	r1, r0, ip, lsl #4
    18ac:	01f30004 	mvnseq	r0, r4
    18b0:	120c9f51 	andne	r9, ip, #324	; 0x144
    18b4:	120f0000 	andne	r0, pc, #0
    18b8:	00010000 	andeq	r0, r1, r0
    18bc:	00120f51 	andseq	r0, r2, r1, asr pc
    18c0:	00121400 	andseq	r1, r2, r0, lsl #8
    18c4:	f3000400 	vshl.u8	d0, d0, d0
    18c8:	149f5101 	ldrne	r5, [pc], #257	; 18d0 <ABORT_STACK_SIZE+0x14d0>
    18cc:	1c000012 	stcne	0, cr0, [r0], {18}
    18d0:	01000012 	tsteq	r0, r2, lsl r0
    18d4:	00005100 	andeq	r5, r0, r0, lsl #2
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	11a40000 			; <UNDEFINED> instruction: 0x11a40000
    18e0:	11c30000 	bicne	r0, r3, r0
    18e4:	00010000 	andeq	r0, r1, r0
    18e8:	0011c351 	andseq	ip, r1, r1, asr r3
    18ec:	0011fc00 	andseq	pc, r1, r0, lsl #24
    18f0:	f3000400 	vshl.u8	d0, d0, d0
    18f4:	fc9f5101 	ldc2	1, cr5, [pc], {1}
    18f8:	ff000011 			; <UNDEFINED> instruction: 0xff000011
    18fc:	01000011 	tsteq	r0, r1, lsl r0
    1900:	11ff5100 	mvnsne	r5, r0, lsl #2
    1904:	12040000 	andne	r0, r4, #0
    1908:	00040000 	andeq	r0, r4, r0
    190c:	9f5101f3 	svcls	0x005101f3
    1910:	00001204 	andeq	r1, r0, r4, lsl #4
    1914:	00001207 	andeq	r1, r0, r7, lsl #4
    1918:	07510001 	ldrbeq	r0, [r1, -r1]
    191c:	0c000012 	stceq	0, cr0, [r0], {18}
    1920:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    1924:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1928:	00120c9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    192c:	00120f00 	andseq	r0, r2, r0, lsl #30
    1930:	51000100 	mrspl	r0, (UNDEF: 16)
    1934:	0000120f 	andeq	r1, r0, pc, lsl #4
    1938:	00001214 	andeq	r1, r0, r4, lsl r2
    193c:	01f30004 	mvnseq	r0, r4
    1940:	12149f51 	andsne	r9, r4, #324	; 0x144
    1944:	121c0000 	andsne	r0, ip, #0
    1948:	00010000 	andeq	r0, r1, r0
    194c:	00000051 	andeq	r0, r0, r1, asr r0
    1950:	00000000 	andeq	r0, r0, r0
    1954:	0011a400 	andseq	sl, r1, r0, lsl #8
    1958:	0011c300 	andseq	ip, r1, r0, lsl #6
    195c:	50000100 	andpl	r0, r0, r0, lsl #2
    1960:	000011c3 	andeq	r1, r0, r3, asr #3
    1964:	000011d8 	ldrdeq	r1, [r0], -r8
    1968:	d8540001 	ldmdale	r4, {r0}^
    196c:	fc000011 	stc2	0, cr0, [r0], {17}
    1970:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    1974:	5001f300 	andpl	pc, r1, r0, lsl #6
    1978:	0011fc9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
    197c:	0011ff00 	andseq	pc, r1, r0, lsl #30
    1980:	50000100 	andpl	r0, r0, r0, lsl #2
    1984:	000011ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1988:	00001204 	andeq	r1, r0, r4, lsl #4
    198c:	04540001 	ldrbeq	r0, [r4], #-1
    1990:	07000012 	smladeq	r0, r2, r0, r0
    1994:	01000012 	tsteq	r0, r2, lsl r0
    1998:	12075000 	andne	r5, r7, #0
    199c:	120c0000 	andne	r0, ip, #0
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00120c54 	andseq	r0, r2, r4, asr ip
    19a8:	00120f00 	andseq	r0, r2, r0, lsl #30
    19ac:	50000100 	andpl	r0, r0, r0, lsl #2
    19b0:	0000120f 	andeq	r1, r0, pc, lsl #4
    19b4:	00001214 	andeq	r1, r0, r4, lsl r2
    19b8:	14540001 	ldrbne	r0, [r4], #-1
    19bc:	18000012 	stmdane	r0, {r1, r4}
    19c0:	01000012 	tsteq	r0, r2, lsl r0
    19c4:	12185000 	andsne	r5, r8, #0
    19c8:	121c0000 	andsne	r0, ip, #0
    19cc:	00010000 	andeq	r0, r1, r0
    19d0:	00000054 	andeq	r0, r0, r4, asr r0
    19d4:	00000000 	andeq	r0, r0, r0
    19d8:	0011a400 	andseq	sl, r1, r0, lsl #8
    19dc:	0011c400 	andseq	ip, r1, r0, lsl #8
    19e0:	30000200 	andcc	r0, r0, r0, lsl #4
    19e4:	0011c49f 	mulseq	r1, pc, r4	; <UNPREDICTABLE>
    19e8:	0011cc00 	andseq	ip, r1, r0, lsl #24
    19ec:	50000100 	andpl	r0, r0, r0, lsl #2
    19f0:	000011fc 	strdeq	r1, [r0], -ip
    19f4:	00001200 	andeq	r1, r0, r0, lsl #4
    19f8:	9f300002 	svcls	0x00300002
    19fc:	00001200 	andeq	r1, r0, r0, lsl #4
    1a00:	00001204 	andeq	r1, r0, r4, lsl #4
    1a04:	04500001 	ldrbeq	r0, [r0], #-1
    1a08:	08000012 	stmdaeq	r0, {r1, r4}
    1a0c:	02000012 	andeq	r0, r0, #18
    1a10:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
    1a14:	0c000012 	stceq	0, cr0, [r0], {18}
    1a18:	01000012 	tsteq	r0, r2, lsl r0
    1a1c:	120c5000 	andne	r5, ip, #0
    1a20:	12100000 	andsne	r0, r0, #0
    1a24:	00020000 	andeq	r0, r2, r0
    1a28:	12109f30 	andsne	r9, r0, #48, 30	; 0xc0
    1a2c:	12140000 	andsne	r0, r4, #0
    1a30:	00010000 	andeq	r0, r1, r0
    1a34:	00121450 	andseq	r1, r2, r0, asr r4
    1a38:	00121c00 	andseq	r1, r2, r0, lsl #24
    1a3c:	30000200 	andcc	r0, r0, r0, lsl #4
    1a40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a44:	00000000 	andeq	r0, r0, r0
    1a48:	00121c00 	andseq	r1, r2, r0, lsl #24
    1a4c:	00124b00 	andseq	r4, r2, r0, lsl #22
    1a50:	50000100 	andpl	r0, r0, r0, lsl #2
    1a54:	0000124b 	andeq	r1, r0, fp, asr #4
    1a58:	00001260 	andeq	r1, r0, r0, ror #4
    1a5c:	60540001 	subsvs	r0, r4, r1
    1a60:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    1a64:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    1a68:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a6c:	0012849f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    1a70:	00128700 	andseq	r8, r2, r0, lsl #14
    1a74:	50000100 	andpl	r0, r0, r0, lsl #2
    1a78:	00001287 	andeq	r1, r0, r7, lsl #5
    1a7c:	0000128c 	andeq	r1, r0, ip, lsl #5
    1a80:	8c540001 	mrrchi	0, 0, r0, r4, cr1
    1a84:	8f000012 	svchi	0x00000012
    1a88:	01000012 	tsteq	r0, r2, lsl r0
    1a8c:	128f5000 	addne	r5, pc, #0
    1a90:	12940000 	addsne	r0, r4, #0
    1a94:	00010000 	andeq	r0, r1, r0
    1a98:	00129454 	andseq	r9, r2, r4, asr r4
    1a9c:	00129700 	andseq	r9, r2, r0, lsl #14
    1aa0:	50000100 	andpl	r0, r0, r0, lsl #2
    1aa4:	00001297 	muleq	r0, r7, r2
    1aa8:	0000129c 	muleq	r0, ip, r2
    1aac:	9c540001 	mrrcls	0, 0, r0, r4, cr1
    1ab0:	a0000012 	andge	r0, r0, r2, lsl r0
    1ab4:	01000012 	tsteq	r0, r2, lsl r0
    1ab8:	12a05000 	adcne	r5, r0, #0
    1abc:	12a40000 	adcne	r0, r4, #0
    1ac0:	00010000 	andeq	r0, r1, r0
    1ac4:	00000054 	andeq	r0, r0, r4, asr r0
    1ac8:	00000000 	andeq	r0, r0, r0
    1acc:	00121c00 	andseq	r1, r2, r0, lsl #24
    1ad0:	00124b00 	andseq	r4, r2, r0, lsl #22
    1ad4:	51000100 	mrspl	r0, (UNDEF: 16)
    1ad8:	0000124b 	andeq	r1, r0, fp, asr #4
    1adc:	00001284 	andeq	r1, r0, r4, lsl #5
    1ae0:	01f30004 	mvnseq	r0, r4
    1ae4:	12849f51 	addne	r9, r4, #324	; 0x144
    1ae8:	12870000 	addne	r0, r7, #0
    1aec:	00010000 	andeq	r0, r1, r0
    1af0:	00128751 	andseq	r8, r2, r1, asr r7
    1af4:	00128c00 	andseq	r8, r2, r0, lsl #24
    1af8:	f3000400 	vshl.u8	d0, d0, d0
    1afc:	8c9f5101 	ldfhis	f5, [pc], {1}
    1b00:	8f000012 	svchi	0x00000012
    1b04:	01000012 	tsteq	r0, r2, lsl r0
    1b08:	128f5100 	addne	r5, pc, #0, 2
    1b0c:	12940000 	addsne	r0, r4, #0
    1b10:	00040000 	andeq	r0, r4, r0
    1b14:	9f5101f3 	svcls	0x005101f3
    1b18:	00001294 	muleq	r0, r4, r2
    1b1c:	00001297 	muleq	r0, r7, r2
    1b20:	97510001 	ldrbls	r0, [r1, -r1]
    1b24:	9c000012 	stcls	0, cr0, [r0], {18}
    1b28:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    1b2c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1b30:	00129c9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    1b34:	0012a400 	andseq	sl, r2, r0, lsl #8
    1b38:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b44:	0000122c 	andeq	r1, r0, ip, lsr #4
    1b48:	0000124b 	andeq	r1, r0, fp, asr #4
    1b4c:	4b510001 	blmi	1441b58 <STACK_SIZE+0xc41b58>
    1b50:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    1b54:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    1b58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1b5c:	0012849f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    1b60:	00128700 	andseq	r8, r2, r0, lsl #14
    1b64:	51000100 	mrspl	r0, (UNDEF: 16)
    1b68:	00001287 	andeq	r1, r0, r7, lsl #5
    1b6c:	0000128c 	andeq	r1, r0, ip, lsl #5
    1b70:	01f30004 	mvnseq	r0, r4
    1b74:	128c9f51 	addne	r9, ip, #324	; 0x144
    1b78:	128f0000 	addne	r0, pc, #0
    1b7c:	00010000 	andeq	r0, r1, r0
    1b80:	00128f51 	andseq	r8, r2, r1, asr pc
    1b84:	00129400 	andseq	r9, r2, r0, lsl #8
    1b88:	f3000400 	vshl.u8	d0, d0, d0
    1b8c:	949f5101 	ldrls	r5, [pc], #257	; 1b94 <ABORT_STACK_SIZE+0x1794>
    1b90:	97000012 	smladls	r0, r2, r0, r0
    1b94:	01000012 	tsteq	r0, r2, lsl r0
    1b98:	12975100 	addsne	r5, r7, #0, 2
    1b9c:	129c0000 	addsne	r0, ip, #0
    1ba0:	00040000 	andeq	r0, r4, r0
    1ba4:	9f5101f3 	svcls	0x005101f3
    1ba8:	0000129c 	muleq	r0, ip, r2
    1bac:	000012a4 	andeq	r1, r0, r4, lsr #5
    1bb0:	00510001 	subseq	r0, r1, r1
    1bb4:	00000000 	andeq	r0, r0, r0
    1bb8:	2c000000 	stccs	0, cr0, [r0], {-0}
    1bbc:	4b000012 	blmi	1c0c <ABORT_STACK_SIZE+0x180c>
    1bc0:	01000012 	tsteq	r0, r2, lsl r0
    1bc4:	124b5000 	subne	r5, fp, #0
    1bc8:	12600000 	rsbne	r0, r0, #0
    1bcc:	00010000 	andeq	r0, r1, r0
    1bd0:	00126054 	andseq	r6, r2, r4, asr r0
    1bd4:	00128400 	andseq	r8, r2, r0, lsl #8
    1bd8:	f3000400 	vshl.u8	d0, d0, d0
    1bdc:	849f5001 	ldrhi	r5, [pc], #1	; 1be4 <ABORT_STACK_SIZE+0x17e4>
    1be0:	87000012 	smladhi	r0, r2, r0, r0
    1be4:	01000012 	tsteq	r0, r2, lsl r0
    1be8:	12875000 	addne	r5, r7, #0
    1bec:	128c0000 	addne	r0, ip, #0
    1bf0:	00010000 	andeq	r0, r1, r0
    1bf4:	00128c54 	andseq	r8, r2, r4, asr ip
    1bf8:	00128f00 	andseq	r8, r2, r0, lsl #30
    1bfc:	50000100 	andpl	r0, r0, r0, lsl #2
    1c00:	0000128f 	andeq	r1, r0, pc, lsl #5
    1c04:	00001294 	muleq	r0, r4, r2
    1c08:	94540001 	ldrbls	r0, [r4], #-1
    1c0c:	97000012 	smladls	r0, r2, r0, r0
    1c10:	01000012 	tsteq	r0, r2, lsl r0
    1c14:	12975000 	addsne	r5, r7, #0
    1c18:	129c0000 	addsne	r0, ip, #0
    1c1c:	00010000 	andeq	r0, r1, r0
    1c20:	00129c54 	andseq	r9, r2, r4, asr ip
    1c24:	0012a000 	andseq	sl, r2, r0
    1c28:	50000100 	andpl	r0, r0, r0, lsl #2
    1c2c:	000012a0 	andeq	r1, r0, r0, lsr #5
    1c30:	000012a4 	andeq	r1, r0, r4, lsr #5
    1c34:	00540001 	subseq	r0, r4, r1
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	2c000000 	stccs	0, cr0, [r0], {-0}
    1c40:	4c000012 	stcmi	0, cr0, [r0], {18}
    1c44:	02000012 	andeq	r0, r0, #18
    1c48:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    1c4c:	54000012 	strpl	r0, [r0], #-18	; 0xffffffee
    1c50:	01000012 	tsteq	r0, r2, lsl r0
    1c54:	12845000 	addne	r5, r4, #0
    1c58:	12880000 	addne	r0, r8, #0
    1c5c:	00020000 	andeq	r0, r2, r0
    1c60:	12889f30 	addne	r9, r8, #48, 30	; 0xc0
    1c64:	128c0000 	addne	r0, ip, #0
    1c68:	00010000 	andeq	r0, r1, r0
    1c6c:	00128c50 	andseq	r8, r2, r0, asr ip
    1c70:	00129000 	andseq	r9, r2, r0
    1c74:	30000200 	andcc	r0, r0, r0, lsl #4
    1c78:	0012909f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    1c7c:	00129400 	andseq	r9, r2, r0, lsl #8
    1c80:	50000100 	andpl	r0, r0, r0, lsl #2
    1c84:	00001294 	muleq	r0, r4, r2
    1c88:	00001298 	muleq	r0, r8, r2
    1c8c:	9f300002 	svcls	0x00300002
    1c90:	00001298 	muleq	r0, r8, r2
    1c94:	0000129c 	muleq	r0, ip, r2
    1c98:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1c9c:	a4000012 	strge	r0, [r0], #-18	; 0xffffffee
    1ca0:	02000012 	andeq	r0, r0, #18
    1ca4:	009f3000 	addseq	r3, pc, r0
    1ca8:	00000000 	andeq	r0, r0, r0
    1cac:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1cb0:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1cb4:	01000013 	tsteq	r0, r3, lsl r0
    1cb8:	13645000 	cmnne	r4, #0
    1cbc:	13780000 	cmnne	r8, #0
    1cc0:	00040000 	andeq	r0, r4, r0
    1cc4:	9f5001f3 	svcls	0x005001f3
	...
    1cd0:	00001378 	andeq	r1, r0, r8, ror r3
    1cd4:	00001388 	andeq	r1, r0, r8, lsl #7
    1cd8:	88500001 	ldmdahi	r0, {r0}^
    1cdc:	ac000013 	stcge	0, cr0, [r0], {19}
    1ce0:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    1ce4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cec:	00000000 	andeq	r0, r0, r0
    1cf0:	0013dc00 	andseq	sp, r3, r0, lsl #24
    1cf4:	0013e400 	andseq	lr, r3, r0, lsl #8
    1cf8:	50000100 	andpl	r0, r0, r0, lsl #2
    1cfc:	000013e4 	andeq	r1, r0, r4, ror #7
    1d00:	000013f8 	strdeq	r1, [r0], -r8
    1d04:	01f30004 	mvnseq	r0, r4
    1d08:	00009f50 	andeq	r9, r0, r0, asr pc
    1d0c:	00000000 	andeq	r0, r0, r0
    1d10:	13f80000 	mvnsne	r0, #0
    1d14:	13fc0000 	mvnsne	r0, #0
    1d18:	00010000 	andeq	r0, r1, r0
    1d1c:	0013fc50 	andseq	pc, r3, r0, asr ip	; <UNPREDICTABLE>
    1d20:	00141800 	andseq	r1, r4, r0, lsl #16
    1d24:	f3000400 	vshl.u8	d0, d0, d0
    1d28:	009f5001 	addseq	r5, pc, r1
    1d2c:	00000000 	andeq	r0, r0, r0
    1d30:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    1d34:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1d38:	01000014 	tsteq	r0, r4, lsl r0
    1d3c:	14085100 	strne	r5, [r8], #-256	; 0xffffff00
    1d40:	14180000 	ldrne	r0, [r8], #-0
    1d44:	00040000 	andeq	r0, r4, r0
    1d48:	9f5101f3 	svcls	0x005101f3
	...
    1d54:	00001418 	andeq	r1, r0, r8, lsl r4
    1d58:	00001428 	andeq	r1, r0, r8, lsr #8
    1d5c:	28500001 	ldmdacs	r0, {r0}^
    1d60:	4c000014 	stcmi	0, cr0, [r0], {20}
    1d64:	04000014 	streq	r0, [r0], #-20	; 0xffffffec
    1d68:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	00147c00 	andseq	r7, r4, r0, lsl #24
    1d78:	00148400 	andseq	r8, r4, r0, lsl #8
    1d7c:	50000100 	andpl	r0, r0, r0, lsl #2
    1d80:	00001484 	andeq	r1, r0, r4, lsl #9
    1d84:	00001498 	muleq	r0, r8, r4
    1d88:	01f30004 	mvnseq	r0, r4
    1d8c:	00009f50 	andeq	r9, r0, r0, asr pc
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	14980000 	ldrne	r0, [r8], #0
    1d98:	149c0000 	ldrne	r0, [ip], #0
    1d9c:	00010000 	andeq	r0, r1, r0
    1da0:	00149c50 	andseq	r9, r4, r0, asr ip
    1da4:	0014b800 	andseq	fp, r4, r0, lsl #16
    1da8:	f3000400 	vshl.u8	d0, d0, d0
    1dac:	009f5001 	addseq	r5, pc, r1
    1db0:	00000000 	andeq	r0, r0, r0
    1db4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1db8:	a8000014 	stmdage	r0, {r2, r4}
    1dbc:	01000014 	tsteq	r0, r4, lsl r0
    1dc0:	14a85100 	strtne	r5, [r8], #256	; 0x100
    1dc4:	14b80000 	ldrtne	r0, [r8], #0
    1dc8:	00040000 	andeq	r0, r4, r0
    1dcc:	9f5101f3 	svcls	0x005101f3
	...
    1dd8:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
    1ddc:	000014c8 	andeq	r1, r0, r8, asr #9
    1de0:	c8500001 	ldmdagt	r0, {r0}^
    1de4:	ec000014 	stc	0, cr0, [r0], {20}
    1de8:	04000014 	streq	r0, [r0], #-20	; 0xffffffec
    1dec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1df0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1df4:	00000000 	andeq	r0, r0, r0
    1df8:	0014ec00 	andseq	lr, r4, r0, lsl #24
    1dfc:	0014f000 	andseq	pc, r4, r0
    1e00:	50000100 	andpl	r0, r0, r0, lsl #2
    1e04:	000014f0 	strdeq	r1, [r0], -r0
    1e08:	00001508 	andeq	r1, r0, r8, lsl #10
    1e0c:	01f30004 	mvnseq	r0, r4
    1e10:	15089f50 	strne	r9, [r8, #-3920]	; 0xfffff0b0
    1e14:	15300000 	ldrne	r0, [r0, #-0]!
    1e18:	00090000 	andeq	r0, r9, r0
    1e1c:	115001f3 	ldrshne	r0, [r0, #-19]	; 0xffffffed
    1e20:	1a408080 	bne	1022028 <STACK_SIZE+0x822028>
    1e24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e28:	00000000 	andeq	r0, r0, r0
    1e2c:	0014ec00 	andseq	lr, r4, r0, lsl #24
    1e30:	0014f800 	andseq	pc, r4, r0, lsl #16
    1e34:	51000100 	mrspl	r0, (UNDEF: 16)
    1e38:	000014f8 	strdeq	r1, [r0], -r8
    1e3c:	00001530 	andeq	r1, r0, r0, lsr r5
    1e40:	01f30004 	mvnseq	r0, r4
    1e44:	00009f51 	andeq	r9, r0, r1, asr pc
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	14ec0000 	strbtne	r0, [ip], #0
    1e50:	14f40000 	ldrbtne	r0, [r4], #0
    1e54:	00010000 	andeq	r0, r1, r0
    1e58:	0014f452 	andseq	pc, r4, r2, asr r4	; <UNPREDICTABLE>
    1e5c:	00150800 	andseq	r0, r5, r0, lsl #16
    1e60:	f3000400 	vshl.u8	d0, d0, d0
    1e64:	089f5201 	ldmeq	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
    1e68:	2c000015 	stccs	0, cr0, [r0], {21}
    1e6c:	01000015 	tsteq	r0, r5, lsl r0
    1e70:	152c5400 	strne	r5, [ip, #-1024]!	; 0xfffffc00
    1e74:	15300000 	ldrne	r0, [r0, #-0]!
    1e78:	00080000 	andeq	r0, r8, r0
    1e7c:	445201f3 	ldrbmi	r0, [r2], #-499	; 0xfffffe0d
    1e80:	9f244425 	svcls	0x00244425
	...
    1e8c:	0000150c 	andeq	r1, r0, ip, lsl #10
    1e90:	00001510 	andeq	r1, r0, r0, lsl r5
    1e94:	9f300002 	svcls	0x00300002
    1e98:	00001510 	andeq	r1, r0, r0, lsl r5
    1e9c:	00001518 	andeq	r1, r0, r8, lsl r5
    1ea0:	18520001 	ldmdane	r2, {r0}^
    1ea4:	24000015 	strcs	r0, [r0], #-21	; 0xffffffeb
    1ea8:	03000015 	movweq	r0, #21
    1eac:	9f7f7200 	svcls	0x007f7200
    1eb0:	00001524 	andeq	r1, r0, r4, lsr #10
    1eb4:	00001530 	andeq	r1, r0, r0, lsr r5
    1eb8:	00520001 	subseq	r0, r2, r1
    1ebc:	00000000 	andeq	r0, r0, r0
    1ec0:	30000000 	andcc	r0, r0, r0
    1ec4:	40000015 	andmi	r0, r0, r5, lsl r0
    1ec8:	01000015 	tsteq	r0, r5, lsl r0
    1ecc:	15405000 	strbne	r5, [r0, #-0]
    1ed0:	15440000 	strbne	r0, [r4, #-0]
    1ed4:	00040000 	andeq	r0, r4, r0
    1ed8:	9f5001f3 	svcls	0x005001f3
    1edc:	00001544 	andeq	r1, r0, r4, asr #10
    1ee0:	0000157c 	andeq	r1, r0, ip, ror r5
    1ee4:	01f30009 	mvnseq	r0, r9
    1ee8:	80801150 	addhi	r1, r0, r0, asr r1
    1eec:	009f1a40 	addseq	r1, pc, r0, asr #20
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	30000000 	andcc	r0, r0, r0
    1ef8:	4c000015 	stcmi	0, cr0, [r0], {21}
    1efc:	01000015 	tsteq	r0, r5, lsl r0
    1f00:	154c5100 	strbne	r5, [ip, #-256]	; 0xffffff00
    1f04:	157c0000 	ldrbne	r0, [ip, #-0]!
    1f08:	00040000 	andeq	r0, r4, r0
    1f0c:	9f5101f3 	svcls	0x005101f3
	...
    1f18:	00001530 	andeq	r1, r0, r0, lsr r5
    1f1c:	00001538 	andeq	r1, r0, r8, lsr r5
    1f20:	38520001 	ldmdacc	r2, {r0}^
    1f24:	44000015 	strmi	r0, [r0], #-21	; 0xffffffeb
    1f28:	04000015 	streq	r0, [r0], #-21	; 0xffffffeb
    1f2c:	5201f300 	andpl	pc, r1, #0, 6
    1f30:	0015449f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    1f34:	00157800 	andseq	r7, r5, r0, lsl #16
    1f38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    1f3c:	00001578 	andeq	r1, r0, r8, ror r5
    1f40:	0000157c 	andeq	r1, r0, ip, ror r5
    1f44:	01f30008 	mvnseq	r0, r8
    1f48:	44254452 	strtmi	r4, [r5], #-1106	; 0xfffffbae
    1f4c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	155c0000 	ldrbne	r0, [ip, #-0]
    1f58:	15640000 	strbne	r0, [r4, #-0]!
    1f5c:	00010000 	andeq	r0, r1, r0
    1f60:	0015645c 	andseq	r6, r5, ip, asr r4
    1f64:	00157000 	andseq	r7, r5, r0
    1f68:	7c000300 	stcvc	3, cr0, [r0], {-0}
    1f6c:	15709f7f 	ldrbne	r9, [r0, #-3967]!	; 0xfffff081
    1f70:	157c0000 	ldrbne	r0, [ip, #-0]!
    1f74:	00010000 	andeq	r0, r1, r0
    1f78:	0000005c 	andeq	r0, r0, ip, asr r0
    1f7c:	00000000 	andeq	r0, r0, r0
    1f80:	00155c00 	andseq	r5, r5, r0, lsl #24
    1f84:	00157800 	andseq	r7, r5, r0, lsl #16
    1f88:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1f8c:	00001578 	andeq	r1, r0, r8, ror r5
    1f90:	0000157c 	andeq	r1, r0, ip, ror r5
    1f94:	01f3000f 	mvnseq	r0, pc
    1f98:	70254451 	eorvc	r4, r5, r1, asr r4
    1f9c:	f8091c00 			; <UNDEFINED> instruction: 0xf8091c00
    1fa0:	25f80924 	ldrbcs	r0, [r8, #2340]!	; 0x924
    1fa4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fa8:	00000000 	andeq	r0, r0, r0
    1fac:	00154400 	andseq	r4, r5, r0, lsl #8
    1fb0:	00157800 	andseq	r7, r5, r0, lsl #16
    1fb4:	76000b00 	strvc	r0, [r0], -r0, lsl #22
    1fb8:	41243100 	teqmi	r4, r0, lsl #2
    1fbc:	244a4124 	strbcs	r4, [sl], #-292	; 0xfffffedc
    1fc0:	15789f22 	ldrbne	r9, [r8, #-3874]!	; 0xfffff0de
    1fc4:	157c0000 	ldrbne	r0, [ip, #-0]!
    1fc8:	000c0000 	andeq	r0, ip, r0
    1fcc:	3106007d 	tstcc	r6, sp, ror r0
    1fd0:	41244124 	teqmi	r4, r4, lsr #2
    1fd4:	9f22244a 	svcls	0x0022244a
	...
    1fe0:	00001594 	muleq	r0, r4, r5
    1fe4:	00001620 	andeq	r1, r0, r0, lsr #12
    1fe8:	00560001 	subseq	r0, r6, r1
    1fec:	00000000 	andeq	r0, r0, r0
    1ff0:	94000000 	strls	r0, [r0], #-0
    1ff4:	9c000015 	stcls	0, cr0, [r0], {21}
    1ff8:	02000015 	andeq	r0, r0, #21
    1ffc:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    2000:	a4000015 	strge	r0, [r0], #-21	; 0xffffffeb
    2004:	01000015 	tsteq	r0, r5, lsl r0
    2008:	15a45400 	strne	r5, [r4, #1024]!	; 0x400
    200c:	15a80000 	strne	r0, [r8, #0]!
    2010:	00030000 	andeq	r0, r3, r0
    2014:	a89f7f74 	ldmge	pc, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    2018:	20000015 	andcs	r0, r0, r5, lsl r0
    201c:	01000016 	tsteq	r0, r6, lsl r0
    2020:	00005400 	andeq	r5, r0, r0, lsl #8
    2024:	00000000 	andeq	r0, r0, r0
    2028:	16400000 	strbne	r0, [r0], -r0
    202c:	16c80000 	strbne	r0, [r8], r0
    2030:	00010000 	andeq	r0, r1, r0
    2034:	00000056 	andeq	r0, r0, r6, asr r0
    2038:	00000000 	andeq	r0, r0, r0
    203c:	00164000 	andseq	r4, r6, r0
    2040:	00164800 	andseq	r4, r6, r0, lsl #16
    2044:	30000200 	andcc	r0, r0, r0, lsl #4
    2048:	0016489f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    204c:	00165000 	andseq	r5, r6, r0
    2050:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    2054:	00001650 	andeq	r1, r0, r0, asr r6
    2058:	00001654 	andeq	r1, r0, r4, asr r6
    205c:	7f740003 	svcvc	0x00740003
    2060:	0016549f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    2064:	00169800 	andseq	r9, r6, r0, lsl #16
    2068:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    2074:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
    2078:	000016c8 	andeq	r1, r0, r8, asr #13
    207c:	9f300002 	svcls	0x00300002
    2080:	000016c8 	andeq	r1, r0, r8, asr #13
    2084:	00001708 	andeq	r1, r0, r8, lsl #14
    2088:	08530001 	ldmdaeq	r3, {r0}^
    208c:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    2090:	03000017 	movweq	r0, #23
    2094:	9f787300 	svcls	0x00787300
    2098:	00001778 	andeq	r1, r0, r8, ror r7
    209c:	0000178c 	andeq	r1, r0, ip, lsl #15
    20a0:	8c530001 	mrrchi	0, 0, r0, r3, cr1
    20a4:	9c000017 	stcls	0, cr0, [r0], {23}
    20a8:	03000017 	movweq	r0, #23
    20ac:	9f7f7300 	svcls	0x007f7300
    20b0:	0000179c 	muleq	r0, ip, r7
    20b4:	000017a8 	andeq	r1, r0, r8, lsr #15
    20b8:	00530001 	subseq	r0, r3, r1
    20bc:	00000000 	andeq	r0, r0, r0
    20c0:	bc000000 	stclt	0, cr0, [r0], {-0}
    20c4:	c8000016 	stmdagt	r0, {r1, r2, r4}
    20c8:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    20cc:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
    20d0:	0016c89f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    20d4:	00176800 	andseq	r6, r7, r0, lsl #16
    20d8:	72000300 	andvc	r0, r0, #0, 6
    20dc:	17689f64 	strbne	r9, [r8, -r4, ror #30]!
    20e0:	17780000 	ldrbne	r0, [r8, -r0]!
    20e4:	00030000 	andeq	r0, r3, r0
    20e8:	849f6471 	ldrhi	r6, [pc], #1137	; 20f0 <ABORT_STACK_SIZE+0x1cf0>
    20ec:	ac000017 	stcge	0, cr0, [r0], {23}
    20f0:	01000017 	tsteq	r0, r7, lsl r0
    20f4:	00005100 	andeq	r5, r0, r0, lsl #2
    20f8:	00000000 	andeq	r0, r0, r0
    20fc:	17ac0000 	strne	r0, [ip, r0]!
    2100:	17b40000 	ldrne	r0, [r4, r0]!
    2104:	00010000 	andeq	r0, r1, r0
    2108:	0017b453 	andseq	fp, r7, r3, asr r4
    210c:	00183c00 	andseq	r3, r8, r0, lsl #24
    2110:	73000300 	movwvc	r0, #768	; 0x300
    2114:	18609f78 	stmdane	r0!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}^
    2118:	18740000 	ldmdane	r4!, {}^	; <UNPREDICTABLE>
    211c:	00010000 	andeq	r0, r1, r0
    2120:	00187453 	andseq	r7, r8, r3, asr r4
    2124:	00188800 	andseq	r8, r8, r0, lsl #16
    2128:	73000300 	movwvc	r0, #768	; 0x300
    212c:	18889f7f 	stmne	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
    2130:	18940000 	ldmne	r4, {}	; <UNPREDICTABLE>
    2134:	00010000 	andeq	r0, r1, r0
    2138:	00000053 	andeq	r0, r0, r3, asr r0
    213c:	00000000 	andeq	r0, r0, r0
    2140:	0017ac00 	andseq	sl, r7, r0, lsl #24
    2144:	00183c00 	andseq	r3, r8, r0, lsl #24
    2148:	72000300 	andvc	r0, r0, #0, 6
    214c:	183c9f64 	ldmdane	ip!, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
    2150:	18440000 	stmdane	r4, {}^	; <UNPREDICTABLE>
    2154:	00030000 	andeq	r0, r3, r0
    2158:	449f6872 	ldrmi	r6, [pc], #2162	; 2160 <ABORT_STACK_SIZE+0x1d60>
    215c:	4c000018 	stcmi	0, cr0, [r0], {24}
    2160:	03000018 	movweq	r0, #24
    2164:	9f6c7200 	svcls	0x006c7200
    2168:	0000184c 	andeq	r1, r0, ip, asr #16
    216c:	00001850 	andeq	r1, r0, r0, asr r8
    2170:	70720003 	rsbsvc	r0, r2, r3
    2174:	0018509f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    2178:	00185400 	andseq	r5, r8, r0, lsl #8
    217c:	71000300 	mrsvc	r0, LR_irq
    2180:	186c9f70 	stmdane	ip!, {r4, r5, r6, r8, r9, sl, fp, ip, pc}^
    2184:	18980000 	ldmne	r8, {}	; <UNPREDICTABLE>
    2188:	00010000 	andeq	r0, r1, r0
    218c:	00000051 	andeq	r0, r0, r1, asr r0
    2190:	00000000 	andeq	r0, r0, r0
    2194:	00189800 	andseq	r9, r8, r0, lsl #16
    2198:	0018d400 	andseq	sp, r8, r0, lsl #8
    219c:	53000100 	movwpl	r0, #256	; 0x100
    21a0:	000018d4 	ldrdeq	r1, [r0], -r4
    21a4:	00001960 	andeq	r1, r0, r0, ror #18
    21a8:	78730003 	ldmdavc	r3!, {r0, r1}^
    21ac:	0019649f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    21b0:	00197800 	andseq	r7, r9, r0, lsl #16
    21b4:	53000100 	movwpl	r0, #256	; 0x100
    21b8:	00001978 	andeq	r1, r0, r8, ror r9
    21bc:	0000198c 	andeq	r1, r0, ip, lsl #19
    21c0:	7f730003 	svcvc	0x00730003
    21c4:	00198c9f 	mulseq	r9, pc, ip	; <UNPREDICTABLE>
    21c8:	0019a400 	andseq	sl, r9, r0, lsl #8
    21cc:	53000100 	movwpl	r0, #256	; 0x100
	...
    21d8:	00001898 	muleq	r0, r8, r8
    21dc:	00001954 	andeq	r1, r0, r4, asr r9
    21e0:	64720003 	ldrbtvs	r0, [r2], #-3
    21e4:	0019549f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    21e8:	00196000 	andseq	r6, r9, r0
    21ec:	71000300 	mrsvc	r0, LR_irq
    21f0:	19709f64 	ldmdbne	r0!, {r2, r5, r6, r8, r9, sl, fp, ip, pc}^
    21f4:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    21f8:	00010000 	andeq	r0, r1, r0
    21fc:	00000051 	andeq	r0, r0, r1, asr r0
    2200:	00000000 	andeq	r0, r0, r0
    2204:	0019a400 	andseq	sl, r9, r0, lsl #8
    2208:	0019ac00 	andseq	sl, r9, r0, lsl #24
    220c:	51000100 	mrspl	r0, (UNDEF: 16)
    2210:	000019ac 	andeq	r1, r0, ip, lsr #19
    2214:	000019bc 			; <UNDEFINED> instruction: 0x000019bc
    2218:	7f710003 	svcvc	0x00710003
    221c:	0019bc9f 	mulseq	r9, pc, ip	; <UNPREDICTABLE>
    2220:	0019cc00 	andseq	ip, r9, r0, lsl #24
    2224:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2230:	000019a4 	andeq	r1, r0, r4, lsr #19
    2234:	000019d8 	ldrdeq	r1, [r0], -r8
    2238:	00520001 	subseq	r0, r2, r1
    223c:	00000000 	andeq	r0, r0, r0
    2240:	c4000000 	strgt	r0, [r0], #-0
    2244:	dc000019 	stcle	0, cr0, [r0], {25}
    2248:	02000019 	andeq	r0, r0, #25
    224c:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    2250:	00000019 	andeq	r0, r0, r9, lsl r0
    2254:	0200001f 	andeq	r0, r0, #31
    2258:	009f3100 	addseq	r3, pc, r0, lsl #2
    225c:	00000000 	andeq	r0, r0, r0
    2260:	dc000000 	stcle	0, cr0, [r0], {-0}
    2264:	e4000019 	str	r0, [r0], #-25	; 0xffffffe7
    2268:	02000019 	andeq	r0, r0, #25
    226c:	e49f3000 	ldr	r3, [pc], #0	; 2274 <ABORT_STACK_SIZE+0x1e74>
    2270:	ec000019 	stc	0, cr0, [r0], {25}
    2274:	01000019 	tsteq	r0, r9, lsl r0
    2278:	19ec5300 	stmibne	ip!, {r8, r9, ip, lr}^
    227c:	1a780000 	bne	1e02284 <STACK_SIZE+0x1602284>
    2280:	00030000 	andeq	r0, r3, r0
    2284:	9c9f7873 	ldcls	8, cr7, [pc], {115}	; 0x73
    2288:	b000001a 	andlt	r0, r0, sl, lsl r0
    228c:	0100001a 	tsteq	r0, sl, lsl r0
    2290:	1ab05300 	bne	fec16e98 <PCB_BASE_APP1+0xba116c98>
    2294:	1ac40000 	bne	ff10229c <PCB_BASE_APP1+0xba60209c>
    2298:	00030000 	andeq	r0, r3, r0
    229c:	c49f7f73 	ldrgt	r7, [pc], #3955	; 22a4 <ABORT_STACK_SIZE+0x1ea4>
    22a0:	d000001a 	andle	r0, r0, sl, lsl r0
    22a4:	0100001a 	tsteq	r0, sl, lsl r0
    22a8:	00005300 	andeq	r5, r0, r0, lsl #6
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	19dc0000 	ldmibne	ip, {}^	; <UNPREDICTABLE>
    22b4:	19e40000 	stmibne	r4!, {}^	; <UNPREDICTABLE>
    22b8:	00060000 	andeq	r0, r6, r0
    22bc:	0011040c 	andseq	r0, r1, ip, lsl #8
    22c0:	19e49f44 	stmibne	r4!, {r2, r6, r8, r9, sl, fp, ip, pc}^
    22c4:	1a780000 	bne	1e022cc <STACK_SIZE+0x16022cc>
    22c8:	00030000 	andeq	r0, r3, r0
    22cc:	789f6472 	ldmvc	pc, {r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    22d0:	8000001a 	andhi	r0, r0, sl, lsl r0
    22d4:	0300001a 	movweq	r0, #26
    22d8:	9f687200 	svcls	0x00687200
    22dc:	00001a80 	andeq	r1, r0, r0, lsl #21
    22e0:	00001a84 	andeq	r1, r0, r4, lsl #21
    22e4:	6c720003 	ldclvs	0, cr0, [r2], #-12
    22e8:	001a849f 	mulseq	sl, pc, r4	; <UNPREDICTABLE>
    22ec:	001a8c00 	andseq	r8, sl, r0, lsl #24
    22f0:	72000300 	andvc	r0, r0, #0, 6
    22f4:	1a8c9f70 	bne	fe32a0bc <PCB_BASE_APP1+0xb9829ebc>
    22f8:	1a900000 	bne	fe402300 <PCB_BASE_APP1+0xb9902100>
    22fc:	00030000 	andeq	r0, r3, r0
    2300:	909f7472 	addsls	r7, pc, r2, ror r4	; <UNPREDICTABLE>
    2304:	9400001a 	strls	r0, [r0], #-26	; 0xffffffe6
    2308:	0300001a 	movweq	r0, #26
    230c:	9f747100 	svcls	0x00747100
    2310:	00001aa8 	andeq	r1, r0, r8, lsr #21
    2314:	00001b0c 	andeq	r1, r0, ip, lsl #22
    2318:	00510001 	subseq	r0, r1, r1
    231c:	00000000 	andeq	r0, r0, r0
    2320:	c4000000 	strgt	r0, [r0], #-0
    2324:	c800001c 	stmdagt	r0, {r2, r3, r4}
    2328:	0200001c 	andeq	r0, r0, #28
    232c:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    2330:	cc00001c 	stcgt	0, cr0, [r0], {28}
    2334:	0200001c 	andeq	r0, r0, #28
    2338:	cc9f3100 	ldfgts	f3, [pc], {0}
    233c:	d000001c 	andle	r0, r0, ip, lsl r0
    2340:	0200001c 	andeq	r0, r0, #28
    2344:	d09f3200 	addsle	r3, pc, r0, lsl #4
    2348:	d400001c 	strle	r0, [r0], #-28	; 0xffffffe4
    234c:	0200001c 	andeq	r0, r0, #28
    2350:	d49f3300 	ldrle	r3, [pc], #768	; 2358 <ABORT_STACK_SIZE+0x1f58>
    2354:	0000001c 	andeq	r0, r0, ip, lsl r0
    2358:	0200001f 	andeq	r0, r0, #31
    235c:	009f3400 	addseq	r3, pc, r0, lsl #8
    2360:	00000000 	andeq	r0, r0, r0
    2364:	c4000000 	strgt	r0, [r0], #-0
    2368:	c800001c 	stmdagt	r0, {r2, r3, r4}
    236c:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    2370:	13540c00 	cmpne	r4, #0, 24
    2374:	c89f4400 	ldmgt	pc, {sl, lr}	; <UNPREDICTABLE>
    2378:	cc00001c 	stcgt	0, cr0, [r0], {28}
    237c:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    2380:	13580c00 	cmpne	r8, #0, 24
    2384:	cc9f4400 	cfldrsgt	mvf4, [pc], {0}
    2388:	d000001c 	andle	r0, r0, ip, lsl r0
    238c:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    2390:	135c0c00 	cmpne	ip, #0, 24
    2394:	d09f4400 	addsle	r4, pc, r0, lsl #8
    2398:	0000001c 	andeq	r0, r0, ip, lsl r0
    239c:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    23a0:	13600c00 	cmnne	r0, #0, 24
    23a4:	009f4400 	addseq	r4, pc, r0, lsl #8
    23a8:	00000000 	andeq	r0, r0, r0
    23ac:	cc000000 	stcgt	0, cr0, [r0], {-0}
    23b0:	1800001a 	stmdane	r0, {r1, r3, r4}
    23b4:	0200001b 	andeq	r0, r0, #27
    23b8:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
    23bc:	7800001b 	stmdavc	r0, {r0, r1, r3, r4}
    23c0:	0200001b 	andeq	r0, r0, #27
    23c4:	789f3100 	ldmvc	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    23c8:	8000001b 	andhi	r0, r0, fp, lsl r0
    23cc:	0200001b 	andeq	r0, r0, #27
    23d0:	809f3200 	addshi	r3, pc, r0, lsl #4
    23d4:	8800001b 	stmdahi	r0, {r0, r1, r3, r4}
    23d8:	0200001b 	andeq	r0, r0, #27
    23dc:	889f3300 	ldmhi	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
    23e0:	0000001b 	andeq	r0, r0, fp, lsl r0
    23e4:	0200001f 	andeq	r0, r0, #31
    23e8:	009f3400 	addseq	r3, pc, r0, lsl #8
    23ec:	00000000 	andeq	r0, r0, r0
    23f0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    23f4:	1800001a 	stmdane	r0, {r1, r3, r4}
    23f8:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    23fc:	12c40c00 	sbcne	r0, r4, #0, 24
    2400:	189f4400 	ldmne	pc, {sl, lr}	; <UNPREDICTABLE>
    2404:	7800001b 	stmdavc	r0, {r0, r1, r3, r4}
    2408:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    240c:	12c80c00 	sbcne	r0, r8, #0, 24
    2410:	789f4400 	ldmvc	pc, {sl, lr}	; <UNPREDICTABLE>
    2414:	8000001b 	andhi	r0, r0, fp, lsl r0
    2418:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    241c:	12cc0c00 	sbcne	r0, ip, #0, 24
    2420:	809f4400 	addshi	r4, pc, r0, lsl #8
    2424:	0000001b 	andeq	r0, r0, fp, lsl r0
    2428:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    242c:	12d00c00 	sbcsne	r0, r0, #0, 24
    2430:	009f4400 	addseq	r4, pc, r0, lsl #8
    2434:	00000000 	andeq	r0, r0, r0
    2438:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    243c:	9000001b 	andls	r0, r0, fp, lsl r0
    2440:	0200001b 	andeq	r0, r0, #27
    2444:	909f3000 	addsls	r3, pc, r0
    2448:	9800001b 	stmdals	r0, {r0, r1, r3, r4}
    244c:	0200001b 	andeq	r0, r0, #27
    2450:	989f3300 	ldmls	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
    2454:	0000001b 	andeq	r0, r0, fp, lsl r0
    2458:	0200001f 	andeq	r0, r0, #31
    245c:	009f3400 	addseq	r3, pc, r0, lsl #8
    2460:	00000000 	andeq	r0, r0, r0
    2464:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2468:	9000001b 	andls	r0, r0, fp, lsl r0
    246c:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    2470:	12d40c00 	sbcsne	r0, r4, #0, 24
    2474:	909f4400 	addsls	r4, pc, r0, lsl #8
    2478:	0000001b 	andeq	r0, r0, fp, lsl r0
    247c:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    2480:	12e00c00 	rscne	r0, r0, #0, 24
    2484:	009f4400 	addseq	r4, pc, r0, lsl #8
    2488:	00000000 	andeq	r0, r0, r0
    248c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    2490:	a000001b 	andge	r0, r0, fp, lsl r0
    2494:	0200001b 	andeq	r0, r0, #27
    2498:	a09f3000 	addsge	r3, pc, r0
    249c:	a800001b 	stmdage	r0, {r0, r1, r3, r4}
    24a0:	0200001b 	andeq	r0, r0, #27
    24a4:	a89f3100 	ldmge	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    24a8:	b000001b 	andlt	r0, r0, fp, lsl r0
    24ac:	0200001b 	andeq	r0, r0, #27
    24b0:	b09f3200 	addslt	r3, pc, r0, lsl #4
    24b4:	0000001b 	andeq	r0, r0, fp, lsl r0
    24b8:	0200001f 	andeq	r0, r0, #31
    24bc:	009f3400 	addseq	r3, pc, r0, lsl #8
    24c0:	00000000 	andeq	r0, r0, r0
    24c4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    24c8:	a000001b 	andge	r0, r0, fp, lsl r0
    24cc:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    24d0:	12e40c00 	rscne	r0, r4, #0, 24
    24d4:	a09f4400 	addsge	r4, pc, r0, lsl #8
    24d8:	a800001b 	stmdage	r0, {r0, r1, r3, r4}
    24dc:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    24e0:	12e80c00 	rscne	r0, r8, #0, 24
    24e4:	a89f4400 	ldmge	pc, {sl, lr}	; <UNPREDICTABLE>
    24e8:	b000001b 	andlt	r0, r0, fp, lsl r0
    24ec:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    24f0:	12ec0c00 	rscne	r0, ip, #0, 24
    24f4:	b09f4400 	addslt	r4, pc, r0, lsl #8
    24f8:	0000001b 	andeq	r0, r0, fp, lsl r0
    24fc:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    2500:	12f00c00 	rscsne	r0, r0, #0, 24
    2504:	009f4400 	addseq	r4, pc, r0, lsl #8
    2508:	00000000 	andeq	r0, r0, r0
    250c:	b0000000 	andlt	r0, r0, r0
    2510:	f000001b 			; <UNDEFINED> instruction: 0xf000001b
    2514:	0200001b 	andeq	r0, r0, #27
    2518:	f09f3100 			; <UNDEFINED> instruction: 0xf09f3100
    251c:	f800001b 			; <UNDEFINED> instruction: 0xf800001b
    2520:	0200001b 	andeq	r0, r0, #27
    2524:	f89f3200 			; <UNDEFINED> instruction: 0xf89f3200
    2528:	0000001b 	andeq	r0, r0, fp, lsl r0
    252c:	0200001c 	andeq	r0, r0, #28
    2530:	009f3300 	addseq	r3, pc, r0, lsl #6
    2534:	0000001c 	andeq	r0, r0, ip, lsl r0
    2538:	0200001f 	andeq	r0, r0, #31
    253c:	009f3400 	addseq	r3, pc, r0, lsl #8
    2540:	00000000 	andeq	r0, r0, r0
    2544:	b0000000 	andlt	r0, r0, r0
    2548:	f000001b 			; <UNDEFINED> instruction: 0xf000001b
    254c:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    2550:	12f80c00 	rscsne	r0, r8, #0, 24
    2554:	f09f4400 			; <UNDEFINED> instruction: 0xf09f4400
    2558:	f800001b 			; <UNDEFINED> instruction: 0xf800001b
    255c:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    2560:	12fc0c00 	rscsne	r0, ip, #0, 24
    2564:	f89f4400 			; <UNDEFINED> instruction: 0xf89f4400
    2568:	0000001b 	andeq	r0, r0, fp, lsl r0
    256c:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    2570:	13000c00 	movwne	r0, #3072	; 0xc00
    2574:	009f4400 	addseq	r4, pc, r0, lsl #8
	...
    2580:	0800001c 	stmdaeq	r0, {r2, r3, r4}
    2584:	0200001c 	andeq	r0, r0, #28
    2588:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
    258c:	1000001c 	andne	r0, r0, ip, lsl r0
    2590:	0200001c 	andeq	r0, r0, #28
    2594:	109f3200 	addsne	r3, pc, r0, lsl #4
    2598:	2000001c 	andcs	r0, r0, ip, lsl r0
    259c:	0200001c 	andeq	r0, r0, #28
    25a0:	209f3300 	addscs	r3, pc, r0, lsl #6
    25a4:	0000001c 	andeq	r0, r0, ip, lsl r0
    25a8:	0200001f 	andeq	r0, r0, #31
    25ac:	009f3400 	addseq	r3, pc, r0, lsl #8
	...
    25b8:	0800001c 	stmdaeq	r0, {r2, r3, r4}
    25bc:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    25c0:	13040c00 	movwne	r0, #19456	; 0x4c00
    25c4:	089f4400 	ldmeq	pc, {sl, lr}	; <UNPREDICTABLE>
    25c8:	1000001c 	andne	r0, r0, ip, lsl r0
    25cc:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    25d0:	130c0c00 	movwne	r0, #52224	; 0xcc00
    25d4:	109f4400 	addsne	r4, pc, r0, lsl #8
    25d8:	0000001c 	andeq	r0, r0, ip, lsl r0
    25dc:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    25e0:	13100c00 	tstne	r0, #0, 24
    25e4:	009f4400 	addseq	r4, pc, r0, lsl #8
    25e8:	00000000 	andeq	r0, r0, r0
    25ec:	20000000 	andcs	r0, r0, r0
    25f0:	2800001c 	stmdacs	r0, {r2, r3, r4}
    25f4:	0200001c 	andeq	r0, r0, #28
    25f8:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    25fc:	3000001c 	andcc	r0, r0, ip, lsl r0
    2600:	0200001c 	andeq	r0, r0, #28
    2604:	309f3100 	addscc	r3, pc, r0, lsl #2
    2608:	3800001c 	stmdacc	r0, {r2, r3, r4}
    260c:	0200001c 	andeq	r0, r0, #28
    2610:	389f3200 	ldmcc	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    2614:	5800001c 	stmdapl	r0, {r2, r3, r4}
    2618:	0200001c 	andeq	r0, r0, #28
    261c:	589f3300 	ldmpl	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
    2620:	0000001c 	andeq	r0, r0, ip, lsl r0
    2624:	0200001f 	andeq	r0, r0, #31
    2628:	009f3400 	addseq	r3, pc, r0, lsl #8
    262c:	00000000 	andeq	r0, r0, r0
    2630:	20000000 	andcs	r0, r0, r0
    2634:	2800001c 	stmdacs	r0, {r2, r3, r4}
    2638:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    263c:	13140c00 	tstne	r4, #0, 24
    2640:	289f4400 	ldmcs	pc, {sl, lr}	; <UNPREDICTABLE>
    2644:	3000001c 	andcc	r0, r0, ip, lsl r0
    2648:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    264c:	13180c00 	tstne	r8, #0, 24
    2650:	309f4400 	addscc	r4, pc, r0, lsl #8
    2654:	3800001c 	stmdacc	r0, {r2, r3, r4}
    2658:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    265c:	131c0c00 	tstne	ip, #0, 24
    2660:	389f4400 	ldmcc	pc, {sl, lr}	; <UNPREDICTABLE>
    2664:	0000001c 	andeq	r0, r0, ip, lsl r0
    2668:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    266c:	13200c00 	teqne	r0, #0, 24
    2670:	009f4400 	addseq	r4, pc, r0, lsl #8
    2674:	00000000 	andeq	r0, r0, r0
    2678:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    267c:	6000001c 	andvs	r0, r0, ip, lsl r0
    2680:	0200001c 	andeq	r0, r0, #28
    2684:	609f3100 	addsvs	r3, pc, r0, lsl #2
    2688:	6800001c 	stmdavs	r0, {r2, r3, r4}
    268c:	0200001c 	andeq	r0, r0, #28
    2690:	689f3200 	ldmvs	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    2694:	7000001c 	andvc	r0, r0, ip, lsl r0
    2698:	0200001c 	andeq	r0, r0, #28
    269c:	709f3300 	addsvc	r3, pc, r0, lsl #6
    26a0:	0000001c 	andeq	r0, r0, ip, lsl r0
    26a4:	0200001f 	andeq	r0, r0, #31
    26a8:	009f3400 	addseq	r3, pc, r0, lsl #8
    26ac:	00000000 	andeq	r0, r0, r0
    26b0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    26b4:	6000001c 	andvs	r0, r0, ip, lsl r0
    26b8:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    26bc:	13280c00 	teqne	r8, #0, 24
    26c0:	609f4400 	addsvs	r4, pc, r0, lsl #8
    26c4:	6800001c 	stmdavs	r0, {r2, r3, r4}
    26c8:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    26cc:	132c0c00 	teqne	ip, #0, 24
    26d0:	689f4400 	ldmvs	pc, {sl, lr}	; <UNPREDICTABLE>
    26d4:	0000001c 	andeq	r0, r0, ip, lsl r0
    26d8:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    26dc:	13300c00 	teqne	r0, #0, 24
    26e0:	009f4400 	addseq	r4, pc, r0, lsl #8
    26e4:	00000000 	andeq	r0, r0, r0
    26e8:	70000000 	andvc	r0, r0, r0
    26ec:	7800001c 	stmdavc	r0, {r2, r3, r4}
    26f0:	0200001c 	andeq	r0, r0, #28
    26f4:	789f3000 	ldmvc	pc, {ip, sp}	; <UNPREDICTABLE>
    26f8:	8000001c 	andhi	r0, r0, ip, lsl r0
    26fc:	0200001c 	andeq	r0, r0, #28
    2700:	809f3100 	addshi	r3, pc, r0, lsl #2
    2704:	ac00001c 	stcge	0, cr0, [r0], {28}
    2708:	0200001c 	andeq	r0, r0, #28
    270c:	ac9f3200 	lfmge	f3, 4, [pc], {0}
    2710:	b000001c 	andlt	r0, r0, ip, lsl r0
    2714:	0200001c 	andeq	r0, r0, #28
    2718:	b09f3300 	addslt	r3, pc, r0, lsl #6
    271c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2720:	0200001f 	andeq	r0, r0, #31
    2724:	009f3400 	addseq	r3, pc, r0, lsl #8
    2728:	00000000 	andeq	r0, r0, r0
    272c:	70000000 	andvc	r0, r0, r0
    2730:	7800001c 	stmdavc	r0, {r2, r3, r4}
    2734:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    2738:	13340c00 	teqne	r4, #0, 24
    273c:	789f4400 	ldmvc	pc, {sl, lr}	; <UNPREDICTABLE>
    2740:	8000001c 	andhi	r0, r0, ip, lsl r0
    2744:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    2748:	13380c00 	teqne	r8, #0, 24
    274c:	809f4400 	addshi	r4, pc, r0, lsl #8
    2750:	ac00001c 	stcge	0, cr0, [r0], {28}
    2754:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    2758:	133c0c00 	teqne	ip, #0, 24
    275c:	ac9f4400 	cfldrsge	mvf4, [pc], {0}
    2760:	0000001c 	andeq	r0, r0, ip, lsl r0
    2764:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    2768:	13400c00 	movtne	r0, #3072	; 0xc00
    276c:	009f4400 	addseq	r4, pc, r0, lsl #8
    2770:	00000000 	andeq	r0, r0, r0
    2774:	b0000000 	andlt	r0, r0, r0
    2778:	b800001c 	stmdalt	r0, {r2, r3, r4}
    277c:	0200001c 	andeq	r0, r0, #28
    2780:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    2784:	bc00001c 	stclt	0, cr0, [r0], {28}
    2788:	0200001c 	andeq	r0, r0, #28
    278c:	bc9f3100 	ldflts	f3, [pc], {0}
    2790:	c000001c 	andgt	r0, r0, ip, lsl r0
    2794:	0200001c 	andeq	r0, r0, #28
    2798:	c09f3200 	addsgt	r3, pc, r0, lsl #4
    279c:	c400001c 	strgt	r0, [r0], #-28	; 0xffffffe4
    27a0:	0200001c 	andeq	r0, r0, #28
    27a4:	c49f3300 	ldrgt	r3, [pc], #768	; 27ac <ABORT_STACK_SIZE+0x23ac>
    27a8:	0000001c 	andeq	r0, r0, ip, lsl r0
    27ac:	0200001f 	andeq	r0, r0, #31
    27b0:	009f3400 	addseq	r3, pc, r0, lsl #8
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	b0000000 	andlt	r0, r0, r0
    27bc:	b800001c 	stmdalt	r0, {r2, r3, r4}
    27c0:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    27c4:	13440c00 	movtne	r0, #19456	; 0x4c00
    27c8:	b89f4400 	ldmlt	pc, {sl, lr}	; <UNPREDICTABLE>
    27cc:	bc00001c 	stclt	0, cr0, [r0], {28}
    27d0:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    27d4:	13480c00 	movtne	r0, #35840	; 0x8c00
    27d8:	bc9f4400 	cfldrslt	mvf4, [pc], {0}
    27dc:	c000001c 	andgt	r0, r0, ip, lsl r0
    27e0:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    27e4:	134c0c00 	movtne	r0, #52224	; 0xcc00
    27e8:	c09f4400 	addsgt	r4, pc, r0, lsl #8
    27ec:	0000001c 	andeq	r0, r0, ip, lsl r0
    27f0:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    27f4:	13500c00 	cmpne	r0, #0, 24
    27f8:	009f4400 	addseq	r4, pc, r0, lsl #8
    27fc:	00000000 	andeq	r0, r0, r0
    2800:	d4000000 	strle	r0, [r0], #-0
    2804:	d800001c 	stmdale	r0, {r2, r3, r4}
    2808:	0200001c 	andeq	r0, r0, #28
    280c:	d89f3000 	ldmle	pc, {ip, sp}	; <UNPREDICTABLE>
    2810:	e000001c 	and	r0, r0, ip, lsl r0
    2814:	0100001c 	tsteq	r0, ip, lsl r0
    2818:	1ce05600 	stclne	6, cr5, [r0]
    281c:	1d6c0000 	stclne	0, cr0, [ip, #-0]
    2820:	00030000 	andeq	r0, r3, r0
    2824:	909f7876 	addsls	r7, pc, r6, ror r8	; <UNPREDICTABLE>
    2828:	a400001d 	strge	r0, [r0], #-29	; 0xffffffe3
    282c:	0100001d 	tsteq	r0, sp, lsl r0
    2830:	1da45600 	stcne	6, cr5, [r4]
    2834:	1db80000 	ldcne	0, cr0, [r8]
    2838:	00030000 	andeq	r0, r3, r0
    283c:	b89f7f76 	ldmlt	pc, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    2840:	d000001d 	andle	r0, r0, sp, lsl r0
    2844:	0100001d 	tsteq	r0, sp, lsl r0
    2848:	00005600 	andeq	r5, r0, r0, lsl #12
    284c:	00000000 	andeq	r0, r0, r0
    2850:	1cd40000 	ldclne	0, cr0, [r4], {0}
    2854:	1cd80000 	ldclne	0, cr0, [r8], {0}
    2858:	00060000 	andeq	r0, r6, r0
    285c:	0013600c 	andseq	r6, r3, ip
    2860:	1cd89f44 	ldclne	15, cr9, [r8], {68}	; 0x44
    2864:	1d6c0000 	stclne	0, cr0, [ip, #-0]
    2868:	00030000 	andeq	r0, r3, r0
    286c:	6c9f6473 	cfldrsvs	mvf6, [pc], {115}	; 0x73
    2870:	7400001d 	strvc	r0, [r0], #-29	; 0xffffffe3
    2874:	0300001d 	movweq	r0, #29
    2878:	9f687300 	svcls	0x00687300
    287c:	00001d74 	andeq	r1, r0, r4, ror sp
    2880:	00001d78 	andeq	r1, r0, r8, ror sp
    2884:	6c730003 	ldclvs	0, cr0, [r3], #-12
    2888:	001d789f 	mulseq	sp, pc, r8	; <UNPREDICTABLE>
    288c:	001d8000 	andseq	r8, sp, r0
    2890:	73000300 	movwvc	r0, #768	; 0x300
    2894:	1d809f70 	stcne	15, cr9, [r0, #448]	; 0x1c0
    2898:	1d840000 	stcne	0, cr0, [r4]
    289c:	00030000 	andeq	r0, r3, r0
    28a0:	849f7473 	ldrhi	r7, [pc], #1139	; 28a8 <ABORT_STACK_SIZE+0x24a8>
    28a4:	8800001d 	stmdahi	r0, {r0, r2, r3, r4}
    28a8:	0300001d 	movweq	r0, #29
    28ac:	9f747200 	svcls	0x00747200
    28b0:	00001d9c 	muleq	r0, ip, sp
    28b4:	00001dc4 	andeq	r1, r0, r4, asr #27
    28b8:	00520001 	subseq	r0, r2, r1
    28bc:	00000000 	andeq	r0, r0, r0
    28c0:	d0000000 	andle	r0, r0, r0
    28c4:	1000001d 	andne	r0, r0, sp, lsl r0
    28c8:	0100001e 	tsteq	r0, lr, lsl r0
    28cc:	1e105300 	cdpne	3, 1, cr5, cr0, cr0, {0}
    28d0:	1ea00000 	cdpne	0, 10, cr0, cr0, cr0, {0}
    28d4:	00030000 	andeq	r0, r3, r0
    28d8:	a09f7873 	addsge	r7, pc, r3, ror r8	; <UNPREDICTABLE>
    28dc:	b800001e 	stmdalt	r0, {r1, r2, r3, r4}
    28e0:	0100001e 	tsteq	r0, lr, lsl r0
    28e4:	1eb85300 	cdpne	3, 11, cr5, cr8, cr0, {0}
    28e8:	1ecc0000 	cdpne	0, 12, cr0, cr12, cr0, {0}
    28ec:	00030000 	andeq	r0, r3, r0
    28f0:	cc9f7f73 	ldcgt	15, cr7, [pc], {115}	; 0x73
    28f4:	db00001e 	blle	2974 <ABORT_STACK_SIZE+0x2574>
    28f8:	0100001e 	tsteq	r0, lr, lsl r0
    28fc:	00005300 	andeq	r5, r0, r0, lsl #6
    2900:	00000000 	andeq	r0, r0, r0
    2904:	1dd00000 	ldclne	0, cr0, [r0]
    2908:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
    290c:	00030000 	andeq	r0, r3, r0
    2910:	909f6472 	addsls	r6, pc, r2, ror r4	; <UNPREDICTABLE>
    2914:	a000001e 	andge	r0, r0, lr, lsl r0
    2918:	0300001e 	movweq	r0, #30
    291c:	9f647100 	svcls	0x00647100
    2920:	00001eb0 			; <UNDEFINED> instruction: 0x00001eb0
    2924:	00001edb 	ldrdeq	r1, [r0], -fp
    2928:	00510001 	subseq	r0, r1, r1
    292c:	00000000 	andeq	r0, r0, r0
    2930:	1c000000 	stcne	0, cr0, [r0], {-0}
    2934:	e000001f 	and	r0, r0, pc, lsl r0
    2938:	0100001f 	tsteq	r0, pc, lsl r0
    293c:	00005600 	andeq	r5, r0, r0, lsl #12
    2940:	00000000 	andeq	r0, r0, r0
    2944:	1f1c0000 	svcne	0x001c0000
    2948:	1f240000 	svcne	0x00240000
    294c:	00020000 	andeq	r0, r2, r0
    2950:	1f249f30 	svcne	0x00249f30
    2954:	1f2c0000 	svcne	0x002c0000
    2958:	00010000 	andeq	r0, r1, r0
    295c:	001f2c54 	andseq	r2, pc, r4, asr ip	; <UNPREDICTABLE>
    2960:	001f3000 	andseq	r3, pc, r0
    2964:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    2968:	1f309f7f 	svcne	0x00309f7f
    296c:	1fe00000 	svcne	0x00e00000
    2970:	00010000 	andeq	r0, r1, r0
    2974:	00000054 	andeq	r0, r0, r4, asr r0
    2978:	00000000 	andeq	r0, r0, r0
    297c:	001ffc00 	andseq	pc, pc, r0, lsl #24
    2980:	0020dc00 	eoreq	sp, r0, r0, lsl #24
    2984:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2990:	00001ffc 	strdeq	r1, [r0], -ip
    2994:	00002004 	andeq	r2, r0, r4
    2998:	9f300002 	svcls	0x00300002
    299c:	00002004 	andeq	r2, r0, r4
    29a0:	0000200c 	andeq	r2, r0, ip
    29a4:	0c540001 	mrrceq	0, 0, r0, r4, cr1
    29a8:	10000020 	andne	r0, r0, r0, lsr #32
    29ac:	03000020 	movweq	r0, #32
    29b0:	9f7f7400 	svcls	0x007f7400
    29b4:	00002010 	andeq	r2, r0, r0, lsl r0
    29b8:	00002054 	andeq	r2, r0, r4, asr r0
    29bc:	00540001 	subseq	r0, r4, r1
	...
    29c8:	10000000 	andne	r0, r0, r0
    29cc:	01000000 	mrseq	r0, (UNDEF: 0)
    29d0:	00105000 	andseq	r5, r0, r0
    29d4:	00180000 	andseq	r0, r8, r0
    29d8:	00040000 	andeq	r0, r4, r0
    29dc:	9f5001f3 	svcls	0x005001f3
	...
    29e8:	0000002c 	andeq	r0, r0, ip, lsr #32
    29ec:	00000038 	andeq	r0, r0, r8, lsr r0
    29f0:	38500001 	ldmdacc	r0, {r0}^
    29f4:	44000000 	strmi	r0, [r0], #-0
    29f8:	04000000 	streq	r0, [r0], #-0
    29fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    2a00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a04:	00000000 	andeq	r0, r0, r0
    2a08:	00004400 	andeq	r4, r0, r0, lsl #8
    2a0c:	00005c00 	andeq	r5, r0, r0, lsl #24
    2a10:	51000100 	mrspl	r0, (UNDEF: 16)
    2a14:	0000005c 	andeq	r0, r0, ip, asr r0
    2a18:	00000074 	andeq	r0, r0, r4, ror r0
    2a1c:	01f30004 	mvnseq	r0, r4
    2a20:	00749f51 	rsbseq	r9, r4, r1, asr pc
    2a24:	00840000 	addeq	r0, r4, r0
    2a28:	00010000 	andeq	r0, r1, r0
    2a2c:	00008451 	andeq	r8, r0, r1, asr r4
    2a30:	00009000 	andeq	r9, r0, r0
    2a34:	f3000400 	vshl.u8	d0, d0, d0
    2a38:	009f5101 	addseq	r5, pc, r1, lsl #2
    2a3c:	00000000 	andeq	r0, r0, r0
    2a40:	90000000 	andls	r0, r0, r0
    2a44:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    2a48:	01000000 	mrseq	r0, (UNDEF: 0)
    2a4c:	00a85100 	adceq	r5, r8, r0, lsl #2
    2a50:	00c00000 	sbceq	r0, r0, r0
    2a54:	00040000 	andeq	r0, r4, r0
    2a58:	9f5101f3 	svcls	0x005101f3
    2a5c:	000000c0 	andeq	r0, r0, r0, asr #1
    2a60:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a64:	d0510001 	subsle	r0, r1, r1
    2a68:	dc000000 	stcle	0, cr0, [r0], {-0}
    2a6c:	04000000 	streq	r0, [r0], #-0
    2a70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a78:	00000000 	andeq	r0, r0, r0
    2a7c:	0000dc00 	andeq	sp, r0, r0, lsl #24
    2a80:	0000f400 	andeq	pc, r0, r0, lsl #8
    2a84:	50000100 	andpl	r0, r0, r0, lsl #2
    2a88:	000000f4 	strdeq	r0, [r0], -r4
    2a8c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2a90:	01f30004 	mvnseq	r0, r4
    2a94:	011c9f50 	tsteq	ip, r0, asr pc
    2a98:	01440000 	mrseq	r0, (UNDEF: 68)
    2a9c:	00010000 	andeq	r0, r1, r0
    2aa0:	00014450 	andeq	r4, r1, r0, asr r4
    2aa4:	00016000 	andeq	r6, r1, r0
    2aa8:	f3000400 	vshl.u8	d0, d0, d0
    2aac:	009f5001 	addseq	r5, pc, r1
    2ab0:	00000000 	andeq	r0, r0, r0
    2ab4:	dc000000 	stcle	0, cr0, [r0], {-0}
    2ab8:	fc000000 	stc2	0, cr0, [r0], {-0}
    2abc:	01000000 	mrseq	r0, (UNDEF: 0)
    2ac0:	00fc5100 	rscseq	r5, ip, r0, lsl #2
    2ac4:	011c0000 	tsteq	ip, r0
    2ac8:	00040000 	andeq	r0, r4, r0
    2acc:	9f5101f3 	svcls	0x005101f3
    2ad0:	0000011c 	andeq	r0, r0, ip, lsl r1
    2ad4:	0000013c 	andeq	r0, r0, ip, lsr r1
    2ad8:	3c510001 	mrrccc	0, 0, r0, r1, cr1
    2adc:	60000001 	andvs	r0, r0, r1
    2ae0:	04000001 	streq	r0, [r0], #-1
    2ae4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2ae8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2aec:	00000000 	andeq	r0, r0, r0
    2af0:	0000dc00 	andeq	sp, r0, r0, lsl #24
    2af4:	00011000 	andeq	r1, r1, r0
    2af8:	52000100 	andpl	r0, r0, #0, 2
    2afc:	00000110 	andeq	r0, r0, r0, lsl r1
    2b00:	0000011c 	andeq	r0, r0, ip, lsl r1
    2b04:	01f30004 	mvnseq	r0, r4
    2b08:	011c9f52 	tsteq	ip, r2, asr pc
    2b0c:	01540000 	cmpeq	r4, r0
    2b10:	00010000 	andeq	r0, r1, r0
    2b14:	00015452 	andeq	r5, r1, r2, asr r4
    2b18:	00016000 	andeq	r6, r1, r0
    2b1c:	f3000400 	vshl.u8	d0, d0, d0
    2b20:	009f5201 	addseq	r5, pc, r1, lsl #4
    2b24:	00000000 	andeq	r0, r0, r0
    2b28:	60000000 	andvs	r0, r0, r0
    2b2c:	78000001 	stmdavc	r0, {r0}
    2b30:	01000001 	tsteq	r0, r1
    2b34:	01785000 	cmneq	r8, r0
    2b38:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    2b3c:	00040000 	andeq	r0, r4, r0
    2b40:	9f5001f3 	svcls	0x005001f3
    2b44:	000001a4 	andeq	r0, r0, r4, lsr #3
    2b48:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2b4c:	d0500001 	subsle	r0, r0, r1
    2b50:	ec000001 	stc	0, cr0, [r0], {1}
    2b54:	04000001 	streq	r0, [r0], #-1
    2b58:	5001f300 	andpl	pc, r1, r0, lsl #6
    2b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b60:	00000000 	andeq	r0, r0, r0
    2b64:	00016000 	andeq	r6, r1, r0
    2b68:	00018000 	andeq	r8, r1, r0
    2b6c:	51000100 	mrspl	r0, (UNDEF: 16)
    2b70:	00000180 	andeq	r0, r0, r0, lsl #3
    2b74:	000001a4 	andeq	r0, r0, r4, lsr #3
    2b78:	01f30004 	mvnseq	r0, r4
    2b7c:	01a49f51 			; <UNDEFINED> instruction: 0x01a49f51
    2b80:	01c40000 	biceq	r0, r4, r0
    2b84:	00010000 	andeq	r0, r1, r0
    2b88:	0001c451 	andeq	ip, r1, r1, asr r4
    2b8c:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2b90:	f3000400 	vshl.u8	d0, d0, d0
    2b94:	009f5101 	addseq	r5, pc, r1, lsl #2
    2b98:	00000000 	andeq	r0, r0, r0
    2b9c:	60000000 	andvs	r0, r0, r0
    2ba0:	8c000001 	stchi	0, cr0, [r0], {1}
    2ba4:	01000001 	tsteq	r0, r1
    2ba8:	018c5200 	orreq	r5, ip, r0, lsl #4
    2bac:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    2bb0:	00040000 	andeq	r0, r4, r0
    2bb4:	9f5201f3 	svcls	0x005201f3
    2bb8:	000001a4 	andeq	r0, r0, r4, lsr #3
    2bbc:	000001c8 	andeq	r0, r0, r8, asr #3
    2bc0:	c8520001 	ldmdagt	r2, {r0}^
    2bc4:	ec000001 	stc	0, cr0, [r0], {1}
    2bc8:	04000001 	streq	r0, [r0], #-1
    2bcc:	5201f300 	andpl	pc, r1, #0, 6
    2bd0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2bd4:	00000000 	andeq	r0, r0, r0
    2bd8:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2bdc:	00020400 	andeq	r0, r2, r0, lsl #8
    2be0:	50000100 	andpl	r0, r0, r0, lsl #2
    2be4:	00000204 	andeq	r0, r0, r4, lsl #4
    2be8:	00000218 	andeq	r0, r0, r8, lsl r2
    2bec:	01f30004 	mvnseq	r0, r4
    2bf0:	02189f50 	andseq	r9, r8, #80, 30	; 0x140
    2bf4:	02340000 	eorseq	r0, r4, #0
    2bf8:	00010000 	andeq	r0, r1, r0
    2bfc:	00000050 	andeq	r0, r0, r0, asr r0
    2c00:	00000000 	andeq	r0, r0, r0
    2c04:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2c08:	00020c00 	andeq	r0, r2, r0, lsl #24
    2c0c:	51000100 	mrspl	r0, (UNDEF: 16)
    2c10:	0000020c 	andeq	r0, r0, ip, lsl #4
    2c14:	00000218 	andeq	r0, r0, r8, lsl r2
    2c18:	01f30004 	mvnseq	r0, r4
    2c1c:	02189f51 	andseq	r9, r8, #324	; 0x144
    2c20:	02280000 	eoreq	r0, r8, #0
    2c24:	00010000 	andeq	r0, r1, r0
    2c28:	00022851 	andeq	r2, r2, r1, asr r8
    2c2c:	00023400 	andeq	r3, r2, r0, lsl #8
    2c30:	f3000400 	vshl.u8	d0, d0, d0
    2c34:	009f5101 	addseq	r5, pc, r1, lsl #2
    2c38:	00000000 	andeq	r0, r0, r0
    2c3c:	34000000 	strcc	r0, [r0], #-0
    2c40:	40000002 	andmi	r0, r0, r2
    2c44:	01000002 	tsteq	r0, r2
    2c48:	02405000 	subeq	r5, r0, #0
    2c4c:	02500000 	subseq	r0, r0, #0
    2c50:	00040000 	andeq	r0, r4, r0
    2c54:	9f5001f3 	svcls	0x005001f3
	...
    2c60:	00000250 	andeq	r0, r0, r0, asr r2
    2c64:	0000025c 	andeq	r0, r0, ip, asr r2
    2c68:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2c6c:	68000002 	stmdavs	r0, {r1}
    2c70:	04000002 	streq	r0, [r0], #-2
    2c74:	5001f300 	andpl	pc, r1, r0, lsl #6
    2c78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c7c:	00000000 	andeq	r0, r0, r0
    2c80:	00026800 	andeq	r6, r2, r0, lsl #16
    2c84:	00027800 	andeq	r7, r2, r0, lsl #16
    2c88:	50000100 	andpl	r0, r0, r0, lsl #2
    2c8c:	00000278 	andeq	r0, r0, r8, ror r2
    2c90:	00000280 	andeq	r0, r0, r0, lsl #5
    2c94:	01f30004 	mvnseq	r0, r4
    2c98:	00009f50 	andeq	r9, r0, r0, asr pc
    2c9c:	00000000 	andeq	r0, r0, r0
    2ca0:	02680000 	rsbeq	r0, r8, #0
    2ca4:	026c0000 	rsbeq	r0, ip, #0
    2ca8:	00010000 	andeq	r0, r1, r0
    2cac:	00026c52 	andeq	r6, r2, r2, asr ip
    2cb0:	00028000 	andeq	r8, r2, r0
    2cb4:	f3000400 	vshl.u8	d0, d0, d0
    2cb8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2cc4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2cc8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ccc:	00285000 	eoreq	r5, r8, r0
    2cd0:	07c40000 	strbeq	r0, [r4, r0]
    2cd4:	00040000 	andeq	r0, r4, r0
    2cd8:	9f5001f3 	svcls	0x005001f3
	...
    2ce8:	00000008 	andeq	r0, r0, r8
    2cec:	08510001 	ldmdaeq	r1, {r0}^
    2cf0:	c4000000 	strgt	r0, [r0], #-0
    2cf4:	04000007 	streq	r0, [r0], #-7
    2cf8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2cfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d08:	00003000 	andeq	r3, r0, r0
    2d0c:	52000100 	andpl	r0, r0, #0, 2
    2d10:	00000030 	andeq	r0, r0, r0, lsr r0
    2d14:	000007c4 	andeq	r0, r0, r4, asr #15
    2d18:	01f30004 	mvnseq	r0, r4
    2d1c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2d28:	00140000 	andseq	r0, r4, r0
    2d2c:	00010000 	andeq	r0, r1, r0
    2d30:	00001453 	andeq	r1, r0, r3, asr r4
    2d34:	0007c400 	andeq	ip, r7, r0, lsl #8
    2d38:	f3000400 	vshl.u8	d0, d0, d0
    2d3c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d48:	04000000 	streq	r0, [r0], #-0
    2d4c:	02000000 	andeq	r0, r0, #0
    2d50:	04009100 	streq	r9, [r0], #-256	; 0xffffff00
    2d54:	3f000000 	svccc	0x00000000
    2d58:	02000000 	andeq	r0, r0, #0
    2d5c:	3f007c00 	svccc	0x00007c00
    2d60:	c4000000 	strgt	r0, [r0], #-0
    2d64:	02000007 	andeq	r0, r0, #7
    2d68:	00009100 	andeq	r9, r0, r0, lsl #2
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	40000000 	andmi	r0, r0, r0
    2d74:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2d78:	02000000 	andeq	r0, r0, #0
    2d7c:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    2d80:	fc000000 	stc2	0, cr0, [r0], {-0}
    2d84:	03000004 	movweq	r0, #4
    2d88:	7d8c9100 	stfvcd	f1, [ip]
    2d8c:	000004fc 	strdeq	r0, [r0], -ip
    2d90:	00000504 	andeq	r0, r0, r4, lsl #10
    2d94:	045c0001 	ldrbeq	r0, [ip], #-1
    2d98:	fc000005 	stc2	0, cr0, [r0], {5}
    2d9c:	03000006 	movweq	r0, #6
    2da0:	7d8c9100 	stfvcd	f1, [ip]
    2da4:	000006fc 	strdeq	r0, [r0], -ip
    2da8:	00000700 	andeq	r0, r0, r0, lsl #14
    2dac:	00540001 	subseq	r0, r4, r1
    2db0:	c4000007 	strgt	r0, [r0], #-7
    2db4:	03000007 	movweq	r0, #7
    2db8:	7d8c9100 	stfvcd	f1, [ip]
	...
    2dc4:	00000040 	andeq	r0, r0, r0, asr #32
    2dc8:	0000005c 	andeq	r0, r0, ip, asr r0
    2dcc:	5c540001 	mrrcpl	0, 0, r0, r4, cr1
    2dd0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2dd4:	03000000 	movweq	r0, #0
    2dd8:	7d9c9100 	ldfvcd	f1, [ip]
    2ddc:	00000088 	andeq	r0, r0, r8, lsl #1
    2de0:	000000a0 	andeq	r0, r0, r0, lsr #1
    2de4:	a0510001 	subsge	r0, r1, r1
    2de8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2dec:	01000000 	mrseq	r0, (UNDEF: 0)
    2df0:	00b85800 	adcseq	r5, r8, r0, lsl #16
    2df4:	00c40000 	sbceq	r0, r4, r0
    2df8:	00010000 	andeq	r0, r1, r0
    2dfc:	0000c451 	andeq	ip, r0, r1, asr r4
    2e00:	0004fc00 	andeq	pc, r4, r0, lsl #24
    2e04:	91000300 	mrsls	r0, LR_irq
    2e08:	04fc7ce0 	ldrbteq	r7, [ip], #3296	; 0xce0
    2e0c:	050c0000 	streq	r0, [ip, #-0]
    2e10:	00010000 	andeq	r0, r1, r0
    2e14:	00050c51 	andeq	r0, r5, r1, asr ip
    2e18:	00053400 	andeq	r3, r5, r0, lsl #8
    2e1c:	58000100 	stmdapl	r0, {r8}
    2e20:	00000534 	andeq	r0, r0, r4, lsr r5
    2e24:	00000700 	andeq	r0, r0, r0, lsl #14
    2e28:	94910003 	ldrls	r0, [r1], #3
    2e2c:	0007007d 	andeq	r0, r7, sp, ror r0
    2e30:	0007c400 	andeq	ip, r7, r0, lsl #8
    2e34:	91000300 	mrsls	r0, LR_irq
    2e38:	00007ce0 	andeq	r7, r0, r0, ror #25
    2e3c:	00000000 	andeq	r0, r0, r0
    2e40:	00a00000 	adceq	r0, r0, r0
    2e44:	00a40000 	adceq	r0, r4, r0
    2e48:	00010000 	andeq	r0, r1, r0
    2e4c:	0000a455 	andeq	sl, r0, r5, asr r4
    2e50:	0000b800 	andeq	fp, r0, r0, lsl #16
    2e54:	75000500 	strvc	r0, [r0, #-1280]	; 0xfffffb00
    2e58:	9f243800 	svcls	0x00243800
    2e5c:	000000b8 	strheq	r0, [r0], -r8
    2e60:	000000cc 	andeq	r0, r0, ip, asr #1
    2e64:	00750008 	rsbseq	r0, r5, r8
    2e68:	00722438 	rsbseq	r2, r2, r8, lsr r4
    2e6c:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    2e70:	00d80000 	sbcseq	r0, r8, r0
    2e74:	00010000 	andeq	r0, r1, r0
    2e78:	00050c52 	andeq	r0, r5, r2, asr ip
    2e7c:	00052c00 	andeq	r2, r5, r0, lsl #24
    2e80:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    2e8c:	000000b8 	strheq	r0, [r0], -r8
    2e90:	00000504 	andeq	r0, r0, r4, lsl #10
    2e94:	9f300002 	svcls	0x00300002
    2e98:	00000700 	andeq	r0, r0, r0, lsl #14
    2e9c:	000007c4 	andeq	r0, r0, r4, asr #15
    2ea0:	9f300002 	svcls	0x00300002
	...
    2eac:	000000b8 	strheq	r0, [r0], -r8
    2eb0:	00000504 	andeq	r0, r0, r4, lsl #10
    2eb4:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    2eb8:	07009fff 			; <UNDEFINED> instruction: 0x07009fff
    2ebc:	07c40000 	strbeq	r0, [r4, r0]
    2ec0:	00040000 	andeq	r0, r4, r0
    2ec4:	9fffff0a 	svcls	0x00ffff0a
	...
    2ed0:	000000b8 	strheq	r0, [r0], -r8
    2ed4:	00000504 	andeq	r0, r0, r4, lsl #10
    2ed8:	9f330002 	svcls	0x00330002
    2edc:	00000700 	andeq	r0, r0, r0, lsl #14
    2ee0:	000007c4 	andeq	r0, r0, r4, asr #15
    2ee4:	9f330002 	svcls	0x00330002
	...
    2ef0:	000000b8 	strheq	r0, [r0], -r8
    2ef4:	000000cc 	andeq	r0, r0, ip, asr #1
    2ef8:	00750008 	rsbseq	r0, r5, r8
    2efc:	00722438 	rsbseq	r2, r2, r8, lsr r4
    2f00:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    2f04:	00d80000 	sbcseq	r0, r8, r0
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	0000f852 	andeq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    2f10:	00010800 	andeq	r0, r1, r0, lsl #16
    2f14:	53000100 	movwpl	r0, #256	; 0x100
	...
    2f20:	000000b8 	strheq	r0, [r0], -r8
    2f24:	000004fc 	strdeq	r0, [r0], -ip
    2f28:	8c910003 	ldchi	0, cr0, [r1], {3}
    2f2c:	0007007d 	andeq	r0, r7, sp, ror r0
    2f30:	0007c400 	andeq	ip, r7, r0, lsl #8
    2f34:	91000300 	mrsls	r0, LR_irq
    2f38:	00007d8c 	andeq	r7, r0, ip, lsl #27
    2f3c:	00000000 	andeq	r0, r0, r0
    2f40:	00e80000 	rsceq	r0, r8, r0
    2f44:	00ec0000 	rsceq	r0, ip, r0
    2f48:	00100000 	andseq	r0, r0, r0
    2f4c:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    2f50:	00ef1003 	rsceq	r1, pc, r3
    2f54:	01942240 	orrseq	r2, r4, r0, asr #4
    2f58:	9f1aff08 	svcls	0x001aff08
    2f5c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2f60:	00000178 	andeq	r0, r0, r8, ror r1
    2f64:	00530001 	subseq	r0, r3, r1
    2f68:	70000007 	andvc	r0, r0, r7
    2f6c:	01000007 	tsteq	r0, r7
    2f70:	00005300 	andeq	r5, r0, r0, lsl #6
    2f74:	00000000 	andeq	r0, r0, r0
    2f78:	00e80000 	rsceq	r0, r8, r0
    2f7c:	00ec0000 	rsceq	r0, ip, r0
    2f80:	00100000 	andseq	r0, r0, r0
    2f84:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    2f88:	00ef1103 	rsceq	r1, pc, r3, lsl #2
    2f8c:	01942240 	orrseq	r2, r4, r0, asr #4
    2f90:	9f1aff08 	svcls	0x001aff08
    2f94:	0000011c 	andeq	r0, r0, ip, lsl r1
    2f98:	00000148 	andeq	r0, r0, r8, asr #2
    2f9c:	00520001 	subseq	r0, r2, r1
    2fa0:	1c000007 	stcne	0, cr0, [r0], {7}
    2fa4:	01000007 	tsteq	r0, r7
    2fa8:	00005200 	andeq	r5, r0, r0, lsl #4
    2fac:	00000000 	andeq	r0, r0, r0
    2fb0:	011c0000 	tsteq	ip, r0
    2fb4:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2fb8:	00060000 	andeq	r0, r6, r0
    2fbc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    2fc0:	07009f1a 	smladeq	r0, sl, pc, r9	; <UNPREDICTABLE>
    2fc4:	07280000 	streq	r0, [r8, -r0]!
    2fc8:	00060000 	andeq	r0, r6, r0
    2fcc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    2fd0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2fd4:	00000000 	andeq	r0, r0, r0
    2fd8:	01280000 	teqeq	r8, r0
    2fdc:	01400000 	mrseq	r0, (UNDEF: 64)
    2fe0:	00170000 	andseq	r0, r7, r0
    2fe4:	78030072 	stmdavc	r3, {r1, r4, r5, r6}
    2fe8:	22400161 	subcs	r0, r0, #1073741848	; 0x40000018
    2fec:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2ff0:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    2ff4:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    2ff8:	409f2224 	addsmi	r2, pc, r4, lsr #4
    2ffc:	48000001 	stmdami	r0, {r0}
    3000:	08000001 	stmdaeq	r0, {r0}
    3004:	35007200 	strcc	r7, [r0, #-512]	; 0xfffffe00
    3008:	22007024 	andcs	r7, r0, #36	; 0x24
    300c:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    3010:	00071400 	andeq	r1, r7, r0, lsl #8
    3014:	72001700 	andvc	r1, r0, #0, 14
    3018:	61900300 	orrsvs	r0, r0, r0, lsl #6
    301c:	94224001 	strtls	r4, [r2], #-1
    3020:	1aff0801 	bne	fffc502c <PCB_BASE_APP1+0xbb4c4e2c>
    3024:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    3028:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    302c:	07149f22 	ldreq	r9, [r4, -r2, lsr #30]
    3030:	071c0000 	ldreq	r0, [ip, -r0]
    3034:	00080000 	andeq	r0, r8, r0
    3038:	24350072 	ldrtcs	r0, [r5], #-114	; 0xffffff8e
    303c:	9f220074 	svcls	0x00220074
	...
    3048:	00000128 	andeq	r0, r0, r8, lsr #2
    304c:	00000140 	andeq	r0, r0, r0, asr #2
    3050:	9f300002 	svcls	0x00300002
    3054:	00000700 	andeq	r0, r0, r0, lsl #14
    3058:	00000714 	andeq	r0, r0, r4, lsl r7
    305c:	9f300002 	svcls	0x00300002
	...
    3068:	00000204 	andeq	r0, r0, r4, lsl #4
    306c:	00000248 	andeq	r0, r0, r8, asr #4
    3070:	9f300002 	svcls	0x00300002
    3074:	00000248 	andeq	r0, r0, r8, asr #4
    3078:	00000260 	andeq	r0, r0, r0, ror #4
    307c:	9091000b 	addsls	r0, r1, fp
    3080:	9101947d 	tstls	r1, sp, ror r4
    3084:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    3088:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    308c:	00050400 	andeq	r0, r5, r0, lsl #8
    3090:	91000b00 	tstls	r0, r0, lsl #22
    3094:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    3098:	231c7c91 	tstcs	ip, #37120	; 0x9100
    309c:	00009f55 	andeq	r9, r0, r5, asr pc
    30a0:	00000000 	andeq	r0, r0, r0
    30a4:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    30a8:	02040000 	andeq	r0, r4, #0
    30ac:	00020000 	andeq	r0, r2, r0
    30b0:	00009f30 	andeq	r9, r0, r0, lsr pc
    30b4:	00000000 	andeq	r0, r0, r0
    30b8:	02780000 	rsbseq	r0, r8, #0
    30bc:	02b00000 	adcseq	r0, r0, #0
    30c0:	00020000 	andeq	r0, r2, r0
    30c4:	02b09f30 	adcseq	r9, r0, #48, 30	; 0xc0
    30c8:	02cc0000 	sbceq	r0, ip, #0
    30cc:	00020000 	andeq	r0, r2, r0
    30d0:	02cc9f31 	sbceq	r9, ip, #49, 30	; 0xc4
    30d4:	02ec0000 	rsceq	r0, ip, #0
    30d8:	00020000 	andeq	r0, r2, r0
    30dc:	02ec9f32 	rsceq	r9, ip, #50, 30	; 0xc8
    30e0:	030c0000 	movweq	r0, #49152	; 0xc000
    30e4:	00020000 	andeq	r0, r2, r0
    30e8:	030c9f30 	movweq	r9, #53040	; 0xcf30
    30ec:	03280000 	teqeq	r8, #0
    30f0:	00020000 	andeq	r0, r2, r0
    30f4:	03289f31 	teqeq	r8, #49, 30	; 0xc4
    30f8:	03480000 	movteq	r0, #32768	; 0x8000
    30fc:	00020000 	andeq	r0, r2, r0
    3100:	03489f32 	movteq	r9, #36658	; 0x8f32
    3104:	03700000 	cmneq	r0, #0
    3108:	00020000 	andeq	r0, r2, r0
    310c:	03709f30 	cmneq	r0, #48, 30	; 0xc0
    3110:	03900000 	orrseq	r0, r0, #0
    3114:	00020000 	andeq	r0, r2, r0
    3118:	03909f31 	orrseq	r9, r0, #49, 30	; 0xc4
    311c:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    3120:	00020000 	andeq	r0, r2, r0
    3124:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    3128:	03d40000 	bicseq	r0, r4, #0
    312c:	00020000 	andeq	r0, r2, r0
    3130:	03d49f30 	bicseq	r9, r4, #48, 30	; 0xc0
    3134:	03f00000 	mvnseq	r0, #0
    3138:	00020000 	andeq	r0, r2, r0
    313c:	03f09f31 	mvnseq	r9, #49, 30	; 0xc4
    3140:	040c0000 	streq	r0, [ip], #-0
    3144:	00020000 	andeq	r0, r2, r0
    3148:	040c9f32 	streq	r9, [ip], #-3890	; 0xfffff0ce
    314c:	04280000 	strteq	r0, [r8], #-0
    3150:	00020000 	andeq	r0, r2, r0
    3154:	04289f30 	strteq	r9, [r8], #-3888	; 0xfffff0d0
    3158:	04440000 	strbeq	r0, [r4], #-0
    315c:	00020000 	andeq	r0, r2, r0
    3160:	04449f31 	strbeq	r9, [r4], #-3889	; 0xfffff0cf
    3164:	04600000 	strbteq	r0, [r0], #-0
    3168:	00020000 	andeq	r0, r2, r0
    316c:	04609f32 	strbteq	r9, [r0], #-3890	; 0xfffff0ce
    3170:	04800000 	streq	r0, [r0], #0
    3174:	00020000 	andeq	r0, r2, r0
    3178:	04809f30 	streq	r9, [r0], #3888	; 0xf30
    317c:	04a00000 	strteq	r0, [r0], #0
    3180:	00020000 	andeq	r0, r2, r0
    3184:	04a09f31 	strteq	r9, [r0], #3889	; 0xf31
    3188:	04c00000 	strbeq	r0, [r0], #0
    318c:	00020000 	andeq	r0, r2, r0
    3190:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    3194:	05040000 	streq	r0, [r4, #-0]
    3198:	00020000 	andeq	r0, r2, r0
    319c:	00009f33 	andeq	r9, r0, r3, lsr pc
    31a0:	00000000 	andeq	r0, r0, r0
    31a4:	02780000 	rsbseq	r0, r8, #0
    31a8:	02ec0000 	rsceq	r0, ip, #0
    31ac:	00020000 	andeq	r0, r2, r0
    31b0:	02ec9f30 	rsceq	r9, ip, #48, 30	; 0xc0
    31b4:	03480000 	movteq	r0, #32768	; 0x8000
    31b8:	00020000 	andeq	r0, r2, r0
    31bc:	03489f31 	movteq	r9, #36657	; 0x8f31
    31c0:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    31c4:	00020000 	andeq	r0, r2, r0
    31c8:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    31cc:	040c0000 	streq	r0, [ip], #-0
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	040c9f30 	streq	r9, [ip], #-3888	; 0xfffff0d0
    31d8:	04600000 	strbteq	r0, [r0], #-0
    31dc:	00020000 	andeq	r0, r2, r0
    31e0:	04609f31 	strbteq	r9, [r0], #-3889	; 0xfffff0cf
    31e4:	04c00000 	strbeq	r0, [r0], #0
    31e8:	00020000 	andeq	r0, r2, r0
    31ec:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    31f0:	05040000 	streq	r0, [r4, #-0]
    31f4:	00020000 	andeq	r0, r2, r0
    31f8:	00009f33 	andeq	r9, r0, r3, lsr pc
    31fc:	00000000 	andeq	r0, r0, r0
    3200:	02780000 	rsbseq	r0, r8, #0
    3204:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
    3208:	00010000 	andeq	r0, r1, r0
    320c:	0003bc52 	andeq	fp, r3, r2, asr ip
    3210:	00050400 	andeq	r0, r5, r0, lsl #8
    3214:	91001200 	mrsls	r1, R8_usr
    3218:	94067d90 	strls	r7, [r6], #-3472	; 0xfffff270
    321c:	1aff0801 	bne	fffc5228 <PCB_BASE_APP1+0xbb4c5028>
    3220:	067d8891 			; <UNDEFINED> instruction: 0x067d8891
    3224:	1f2e301a 	svcne	0x002e301a
    3228:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    322c:	00000000 	andeq	r0, r0, r0
    3230:	00027800 	andeq	r7, r2, r0, lsl #16
    3234:	0002ec00 	andeq	lr, r2, r0, lsl #24
    3238:	59000100 	stmdbpl	r0, {r8}
    323c:	000002ec 	andeq	r0, r0, ip, ror #5
    3240:	00000348 	andeq	r0, r0, r8, asr #6
    3244:	01790003 	cmneq	r9, r3
    3248:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    324c:	0004cc00 	andeq	ip, r4, r0, lsl #24
    3250:	79000300 	stmdbvc	r0, {r8, r9}
    3254:	04cc9f02 	strbeq	r9, [ip], #3842	; 0xf02
    3258:	05040000 	streq	r0, [r4, #-0]
    325c:	00030000 	andeq	r0, r3, r0
    3260:	009f7f79 	addseq	r7, pc, r9, ror pc	; <UNPREDICTABLE>
    3264:	00000000 	andeq	r0, r0, r0
    3268:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    326c:	b0000002 	andlt	r0, r0, r2
    3270:	03000002 	movweq	r0, #2
    3274:	9f687600 	svcls	0x00687600
    3278:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    327c:	000002cc 	andeq	r0, r0, ip, asr #5
    3280:	69760003 	ldmdbvs	r6!, {r0, r1}^
    3284:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    3288:	0002ec00 	andeq	lr, r2, r0, lsl #24
    328c:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3290:	02ec9f6a 	rsceq	r9, ip, #424	; 0x1a8
    3294:	030c0000 	movweq	r0, #49152	; 0xc000
    3298:	00030000 	andeq	r0, r3, r0
    329c:	0c9f6876 	ldceq	8, cr6, [pc], {118}	; 0x76
    32a0:	28000003 	stmdacs	r0, {r0, r1}
    32a4:	03000003 	movweq	r0, #3
    32a8:	9f697600 	svcls	0x00697600
    32ac:	00000328 	andeq	r0, r0, r8, lsr #6
    32b0:	00000348 	andeq	r0, r0, r8, asr #6
    32b4:	6a760003 	bvs	1d832c8 <STACK_SIZE+0x15832c8>
    32b8:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    32bc:	00037000 	andeq	r7, r3, r0
    32c0:	76000300 	strvc	r0, [r0], -r0, lsl #6
    32c4:	03709f68 	cmneq	r0, #104, 30	; 0x1a0
    32c8:	03900000 	orrseq	r0, r0, #0
    32cc:	00030000 	andeq	r0, r3, r0
    32d0:	909f6976 	addsls	r6, pc, r6, ror r9	; <UNPREDICTABLE>
    32d4:	78000003 	stmdavc	r0, {r0, r1}
    32d8:	03000004 	movweq	r0, #4
    32dc:	9f6a7600 	svcls	0x006a7600
    32e0:	00000478 	andeq	r0, r0, r8, ror r4
    32e4:	00000504 	andeq	r0, r0, r4, lsl #10
    32e8:	67760003 	ldrbvs	r0, [r6, -r3]!
    32ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	0003b800 	andeq	fp, r3, r0, lsl #16
    32f8:	00050400 	andeq	r0, r5, r0, lsl #8
    32fc:	53000100 	movwpl	r0, #256	; 0x100
	...
    3308:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    330c:	0000040c 	andeq	r0, r0, ip, lsl #8
    3310:	0c590001 	mrrceq	0, 0, r0, r9, cr1
    3314:	60000004 	andvs	r0, r0, r4
    3318:	03000004 	movweq	r0, #4
    331c:	9f017900 	svcls	0x00017900
    3320:	00000460 	andeq	r0, r0, r0, ror #8
    3324:	000004cc 	andeq	r0, r0, ip, asr #9
    3328:	02790003 	rsbseq	r0, r9, #3
    332c:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    3330:	00050400 	andeq	r0, r5, r0, lsl #8
    3334:	79000300 	stmdbvc	r0, {r8, r9}
    3338:	00009f7f 	andeq	r9, r0, pc, ror pc
    333c:	00000000 	andeq	r0, r0, r0
    3340:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    3344:	03d40000 	bicseq	r0, r4, #0
    3348:	00010000 	andeq	r0, r1, r0
    334c:	0003d456 	andeq	sp, r3, r6, asr r4
    3350:	0003f000 	andeq	pc, r3, r0
    3354:	76000300 	strvc	r0, [r0], -r0, lsl #6
    3358:	03f09f01 	mvnseq	r9, #1, 30
    335c:	040c0000 	streq	r0, [ip], #-0
    3360:	00030000 	andeq	r0, r3, r0
    3364:	0c9f0276 	lfmeq	f0, 4, [pc], {118}	; 0x76
    3368:	28000004 	stmdacs	r0, {r2}
    336c:	01000004 	tsteq	r0, r4
    3370:	04285600 	strteq	r5, [r8], #-1536	; 0xfffffa00
    3374:	04440000 	strbeq	r0, [r4], #-0
    3378:	00030000 	andeq	r0, r3, r0
    337c:	449f0176 	ldrmi	r0, [pc], #374	; 3384 <ABORT_STACK_SIZE+0x2f84>
    3380:	60000004 	andvs	r0, r0, r4
    3384:	03000004 	movweq	r0, #4
    3388:	9f027600 	svcls	0x00027600
    338c:	00000460 	andeq	r0, r0, r0, ror #8
    3390:	00000478 	andeq	r0, r0, r8, ror r4
    3394:	78560001 	ldmdavc	r6, {r0}^
    3398:	80000004 	andhi	r0, r0, r4
    339c:	03000004 	movweq	r0, #4
    33a0:	9f7d7600 	svcls	0x007d7600
	...
    33ac:	0000050c 	andeq	r0, r0, ip, lsl #10
    33b0:	00000700 	andeq	r0, r0, r0, lsl #14
    33b4:	9f300002 	svcls	0x00300002
	...
    33c0:	0000050c 	andeq	r0, r0, ip, lsl #10
    33c4:	00000700 	andeq	r0, r0, r0, lsl #14
    33c8:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    33cc:	00009fff 	strdeq	r9, [r0], -pc	; <UNPREDICTABLE>
    33d0:	00000000 	andeq	r0, r0, r0
    33d4:	050c0000 	streq	r0, [ip, #-0]
    33d8:	07000000 	streq	r0, [r0, -r0]
    33dc:	00020000 	andeq	r0, r2, r0
    33e0:	00009f33 	andeq	r9, r0, r3, lsr pc
    33e4:	00000000 	andeq	r0, r0, r0
    33e8:	050c0000 	streq	r0, [ip, #-0]
    33ec:	052c0000 	streq	r0, [ip, #-0]!
    33f0:	00010000 	andeq	r0, r1, r0
    33f4:	00000055 	andeq	r0, r0, r5, asr r0
    33f8:	00000000 	andeq	r0, r0, r0
    33fc:	00050c00 	andeq	r0, r5, r0, lsl #24
    3400:	0006fc00 	andeq	pc, r6, r0, lsl #24
    3404:	91000300 	mrsls	r0, LR_irq
    3408:	06fc7d8c 	ldrbteq	r7, [ip], ip, lsl #27
    340c:	07000000 	streq	r0, [r0, -r0]
    3410:	00070000 	andeq	r0, r7, r0
    3414:	067ce891 			; <UNDEFINED> instruction: 0x067ce891
    3418:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
    341c:	00000000 	andeq	r0, r0, r0
    3420:	3c000000 	stccc	0, cr0, [r0], {-0}
    3424:	00000005 	andeq	r0, r0, r5
    3428:	02000007 	andeq	r0, r0, #7
    342c:	009f3000 	addseq	r3, pc, r0
    3430:	00000000 	andeq	r0, r0, r0
    3434:	84000000 	strhi	r0, [r0], #-0
    3438:	ac000005 	stcge	0, cr0, [r0], {5}
    343c:	0b000005 	bleq	3458 <ABORT_STACK_SIZE+0x3058>
    3440:	7d909100 	ldfvcd	f1, [r0]
    3444:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3448:	9f4b231c 	svcls	0x004b231c
    344c:	000006d8 	ldrdeq	r0, [r0], -r8
    3450:	00000700 	andeq	r0, r0, r0, lsl #14
    3454:	9091000b 	addsls	r0, r1, fp
    3458:	9101947d 	tstls	r1, sp, ror r4
    345c:	4b231c7c 	blmi	8ca654 <STACK_SIZE+0xca654>
    3460:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3464:	00000000 	andeq	r0, r0, r0
    3468:	00058400 	andeq	r8, r5, r0, lsl #8
    346c:	0005b000 	andeq	fp, r5, r0
    3470:	30000200 	andcc	r0, r0, r0, lsl #4
    3474:	0005b09f 	muleq	r5, pc, r0	; <UNPREDICTABLE>
    3478:	0005b800 	andeq	fp, r5, r0, lsl #16
    347c:	76000800 	strvc	r0, [r0], -r0, lsl #16
    3480:	1c7c9100 	ldfnep	f1, [ip], #-0
    3484:	b89f5523 	ldmlt	pc, {r0, r1, r5, r8, sl, ip, lr}	; <UNPREDICTABLE>
    3488:	d4000005 	strle	r0, [r0], #-5
    348c:	08000006 	stmdaeq	r0, {r1, r2}
    3490:	91007600 	tstls	r0, r0, lsl #12
    3494:	54231c7c 	strtpl	r1, [r3], #-3196	; 0xfffff384
    3498:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    349c:	00070000 	andeq	r0, r7, r0
    34a0:	76000800 	strvc	r0, [r0], -r0, lsl #16
    34a4:	1c7c9100 	ldfnep	f1, [ip], #-0
    34a8:	009f5523 	addseq	r5, pc, r3, lsr #10
    34ac:	00000000 	andeq	r0, r0, r0
    34b0:	dc000000 	stcle	0, cr0, [r0], {-0}
    34b4:	20000005 	andcs	r0, r0, r5
    34b8:	02000006 	andeq	r0, r0, #6
    34bc:	209f3000 	addscs	r3, pc, r0
    34c0:	74000006 	strvc	r0, [r0], #-6
    34c4:	02000006 	andeq	r0, r0, #6
    34c8:	749f3100 	ldrvc	r3, [pc], #256	; 34d0 <ABORT_STACK_SIZE+0x30d0>
    34cc:	d4000006 	strle	r0, [r0], #-6
    34d0:	02000006 	andeq	r0, r0, #6
    34d4:	d49f3200 	ldrle	r3, [pc], #512	; 34dc <ABORT_STACK_SIZE+0x30dc>
    34d8:	00000006 	andeq	r0, r0, r6
    34dc:	02000007 	andeq	r0, r0, #7
    34e0:	009f3300 	addseq	r3, pc, r0, lsl #6
    34e4:	00000000 	andeq	r0, r0, r0
    34e8:	dc000000 	stcle	0, cr0, [r0], {-0}
    34ec:	e8000005 	stmda	r0, {r0, r2}
    34f0:	02000005 	andeq	r0, r0, #5
    34f4:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    34f8:	04000005 	streq	r0, [r0], #-5
    34fc:	02000006 	andeq	r0, r0, #6
    3500:	049f3100 	ldreq	r3, [pc], #256	; 3508 <ABORT_STACK_SIZE+0x3108>
    3504:	20000006 	andcs	r0, r0, r6
    3508:	02000006 	andeq	r0, r0, #6
    350c:	209f3200 	addscs	r3, pc, r0, lsl #4
    3510:	3c000006 	stccc	0, cr0, [r0], {6}
    3514:	02000006 	andeq	r0, r0, #6
    3518:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    351c:	58000006 	stmdapl	r0, {r1, r2}
    3520:	02000006 	andeq	r0, r0, #6
    3524:	589f3100 	ldmpl	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    3528:	74000006 	strvc	r0, [r0], #-6
    352c:	02000006 	andeq	r0, r0, #6
    3530:	749f3200 	ldrvc	r3, [pc], #512	; 3538 <ABORT_STACK_SIZE+0x3138>
    3534:	94000006 	strls	r0, [r0], #-6
    3538:	02000006 	andeq	r0, r0, #6
    353c:	949f3000 	ldrls	r3, [pc], #0	; 3544 <ABORT_STACK_SIZE+0x3144>
    3540:	b4000006 	strlt	r0, [r0], #-6
    3544:	02000006 	andeq	r0, r0, #6
    3548:	b49f3100 	ldrlt	r3, [pc], #256	; 3550 <ABORT_STACK_SIZE+0x3150>
    354c:	d4000006 	strle	r0, [r0], #-6
    3550:	02000006 	andeq	r0, r0, #6
    3554:	d49f3200 	ldrle	r3, [pc], #512	; 355c <ABORT_STACK_SIZE+0x315c>
    3558:	00000006 	andeq	r0, r0, r6
    355c:	02000007 	andeq	r0, r0, #7
    3560:	009f3300 	addseq	r3, pc, r0, lsl #6
    3564:	00000000 	andeq	r0, r0, r0
    3568:	dc000000 	stcle	0, cr0, [r0], {-0}
    356c:	00000005 	andeq	r0, r0, r5
    3570:	01000007 	tsteq	r0, r7
    3574:	00005300 	andeq	r5, r0, r0, lsl #6
    3578:	00000000 	andeq	r0, r0, r0
    357c:	05dc0000 	ldrbeq	r0, [ip]
    3580:	06200000 	strteq	r0, [r0], -r0
    3584:	00030000 	andeq	r0, r3, r0
    3588:	209f7f7c 	addscs	r7, pc, ip, ror pc	; <UNPREDICTABLE>
    358c:	74000006 	strvc	r0, [r0], #-6
    3590:	01000006 	tsteq	r0, r6
    3594:	06745c00 	ldrbteq	r5, [r4], -r0, lsl #24
    3598:	06e00000 	strbteq	r0, [r0], r0
    359c:	00030000 	andeq	r0, r3, r0
    35a0:	e09f017c 	adds	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    35a4:	e4000006 	str	r0, [r0], #-6
    35a8:	03000006 	movweq	r0, #6
    35ac:	9f027500 	svcls	0x00027500
    35b0:	000006e4 	andeq	r0, r0, r4, ror #13
    35b4:	00000700 	andeq	r0, r0, r0, lsl #14
    35b8:	7e7c0003 	cdpvc	0, 7, cr0, cr12, cr3, {0}
    35bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    35c0:	00000000 	andeq	r0, r0, r0
    35c4:	0005dc00 	andeq	sp, r5, r0, lsl #24
    35c8:	0005e800 	andeq	lr, r5, r0, lsl #16
    35cc:	50000100 	andpl	r0, r0, r0, lsl #2
    35d0:	000005e8 	andeq	r0, r0, r8, ror #11
    35d4:	00000604 	andeq	r0, r0, r4, lsl #12
    35d8:	01700003 	cmneq	r0, r3
    35dc:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    35e0:	00062000 	andeq	r2, r6, r0
    35e4:	70000300 	andvc	r0, r0, r0, lsl #6
    35e8:	06209f02 	strteq	r9, [r0], -r2, lsl #30
    35ec:	063c0000 	ldrteq	r0, [ip], -r0
    35f0:	00010000 	andeq	r0, r1, r0
    35f4:	00063c50 	andeq	r3, r6, r0, asr ip
    35f8:	00065800 	andeq	r5, r6, r0, lsl #16
    35fc:	70000300 	andvc	r0, r0, r0, lsl #6
    3600:	06589f01 	ldrbeq	r9, [r8], -r1, lsl #30
    3604:	06740000 	ldrbteq	r0, [r4], -r0
    3608:	00030000 	andeq	r0, r3, r0
    360c:	749f0270 	ldrvc	r0, [pc], #624	; 3614 <ABORT_STACK_SIZE+0x3214>
    3610:	8c000006 	stchi	0, cr0, [r0], {6}
    3614:	01000006 	tsteq	r0, r6
    3618:	068c5000 	streq	r5, [ip], r0
    361c:	06940000 	ldreq	r0, [r4], r0
    3620:	00030000 	andeq	r0, r3, r0
    3624:	009f7d70 	addseq	r7, pc, r0, ror sp	; <UNPREDICTABLE>
    3628:	00000000 	andeq	r0, r0, r0
    362c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    3630:	f8000009 			; <UNDEFINED> instruction: 0xf8000009
    3634:	0100000a 	tsteq	r0, sl
    3638:	0af85000 	beq	ffe17640 <PCB_BASE_APP1+0xbb317440>
    363c:	0b380000 	bleq	e03644 <STACK_SIZE+0x603644>
    3640:	00060000 	andeq	r0, r6, r0
    3644:	bfffc07a 	svclt	0x00ffc07a
    3648:	0b389f5c 	bleq	e2b3c0 <STACK_SIZE+0x62b3c0>
    364c:	0b3c0000 	bleq	f03654 <STACK_SIZE+0x703654>
    3650:	00040000 	andeq	r0, r4, r0
    3654:	9f5001f3 	svcls	0x005001f3
    3658:	00000b3c 	andeq	r0, r0, ip, lsr fp
    365c:	00000b58 	andeq	r0, r0, r8, asr fp
    3660:	58500001 	ldmdapl	r0, {r0}^
    3664:	7400000b 	strvc	r0, [r0], #-11
    3668:	0600000b 	streq	r0, [r0], -fp
    366c:	ffc07a00 			; <UNDEFINED> instruction: 0xffc07a00
    3670:	009f5cbf 			; <UNDEFINED> instruction: 0x009f5cbf
    3674:	00000000 	andeq	r0, r0, r0
    3678:	60000000 	andvs	r0, r0, r0
    367c:	0800000a 	stmdaeq	r0, {r1, r3}
    3680:	0100000b 	tsteq	r0, fp
    3684:	0b3c5900 	bleq	f19a8c <STACK_SIZE+0x719a8c>
    3688:	0b6c0000 	bleq	1b03690 <STACK_SIZE+0x1303690>
    368c:	00010000 	andeq	r0, r1, r0
    3690:	00000059 	andeq	r0, r0, r9, asr r0
    3694:	00000000 	andeq	r0, r0, r0
    3698:	000a6000 	andeq	r6, sl, r0
    369c:	000a6400 	andeq	r6, sl, r0, lsl #8
    36a0:	91000200 	mrsls	r0, R8_usr
    36a4:	00000054 	andeq	r0, r0, r4, asr r0
    36a8:	00000000 	andeq	r0, r0, r0
    36ac:	000a6800 	andeq	r6, sl, r0, lsl #16
    36b0:	000ae000 	andeq	lr, sl, r0
    36b4:	5c000100 	stfpls	f0, [r0], {-0}
    36b8:	00000b3c 	andeq	r0, r0, ip, lsr fp
    36bc:	00000b58 	andeq	r0, r0, r8, asr fp
    36c0:	005c0001 	subseq	r0, ip, r1
    36c4:	00000000 	andeq	r0, r0, r0
    36c8:	74000000 	strvc	r0, [r0], #-0
    36cc:	9400000b 	strls	r0, [r0], #-11
    36d0:	0100000b 	tsteq	r0, fp
    36d4:	0b945100 	bleq	fe517adc <PCB_BASE_APP1+0xb9a178dc>
    36d8:	0ba40000 	bleq	fe9036e0 <PCB_BASE_APP1+0xb9e034e0>
    36dc:	00040000 	andeq	r0, r4, r0
    36e0:	9f5101f3 	svcls	0x005101f3
	...
    36ec:	00000ba4 	andeq	r0, r0, r4, lsr #23
    36f0:	00000bc8 	andeq	r0, r0, r8, asr #23
    36f4:	c8500001 	ldmdagt	r0, {r0}^
    36f8:	cc00000b 	stcgt	0, cr0, [r0], {11}
    36fc:	0400000b 	streq	r0, [r0], #-11
    3700:	5001f300 	andpl	pc, r1, r0, lsl #6
    3704:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3708:	00000000 	andeq	r0, r0, r0
    370c:	000ba400 	andeq	sl, fp, r0, lsl #8
    3710:	000bc000 	andeq	ip, fp, r0
    3714:	51000100 	mrspl	r0, (UNDEF: 16)
    3718:	00000bc0 	andeq	r0, r0, r0, asr #23
    371c:	00000bcc 	andeq	r0, r0, ip, asr #23
    3720:	01f30004 	mvnseq	r0, r4
    3724:	00009f51 	andeq	r9, r0, r1, asr pc
    3728:	00000000 	andeq	r0, r0, r0
    372c:	0bcc0000 	bleq	ff303734 <PCB_BASE_APP1+0xba803534>
    3730:	0be80000 	bleq	ffa03738 <PCB_BASE_APP1+0xbaf03538>
    3734:	00010000 	andeq	r0, r1, r0
    3738:	000be850 	andeq	lr, fp, r0, asr r8
    373c:	000bf000 	andeq	pc, fp, r0
    3740:	f3000400 	vshl.u8	d0, d0, d0
    3744:	009f5001 	addseq	r5, pc, r1
    3748:	00000000 	andeq	r0, r0, r0
    374c:	20000000 	andcs	r0, r0, r0
    3750:	3000000c 	andcc	r0, r0, ip
    3754:	0200000c 	andeq	r0, r0, #12
    3758:	309f3000 	addscc	r3, pc, r0
    375c:	6000000c 	andvs	r0, r0, ip
    3760:	0100000c 	tsteq	r0, ip
    3764:	00005300 	andeq	r5, r0, r0, lsl #6
    3768:	00000000 	andeq	r0, r0, r0
    376c:	0bf00000 	bleq	ffc03774 <PCB_BASE_APP1+0xbb103574>
    3770:	0c200000 	stceq	0, cr0, [r0], #-0
    3774:	00020000 	andeq	r0, r2, r0
    3778:	0c209f30 	stceq	15, cr9, [r0], #-192	; 0xffffff40
    377c:	0c700000 	ldcleq	0, cr0, [r0], #-0
    3780:	00010000 	andeq	r0, r1, r0
    3784:	00000056 	andeq	r0, r0, r6, asr r0
    3788:	00000000 	andeq	r0, r0, r0
    378c:	000c3000 	andeq	r3, ip, r0
    3790:	000c6000 	andeq	r6, ip, r0
    3794:	30000200 	andcc	r0, r0, r0, lsl #4
    3798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    379c:	00000000 	andeq	r0, r0, r0
    37a0:	000c3000 	andeq	r3, ip, r0
    37a4:	000c3c00 	andeq	r3, ip, r0, lsl #24
    37a8:	53000100 	movwpl	r0, #256	; 0x100
    37ac:	00000c3c 	andeq	r0, r0, ip, lsr ip
    37b0:	00000c60 	andeq	r0, r0, r0, ror #24
    37b4:	7f730003 	svcvc	0x00730003
    37b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    37bc:	00000000 	andeq	r0, r0, r0
    37c0:	000c7800 	andeq	r7, ip, r0, lsl #16
    37c4:	000ca800 	andeq	sl, ip, r0, lsl #16
    37c8:	50000100 	andpl	r0, r0, r0, lsl #2
    37cc:	00000ca8 	andeq	r0, r0, r8, lsr #25
    37d0:	00000d00 	andeq	r0, r0, r0, lsl #26
    37d4:	01f30004 	mvnseq	r0, r4
    37d8:	00009f50 	andeq	r9, r0, r0, asr pc
    37dc:	00000000 	andeq	r0, r0, r0
    37e0:	0ca80000 	stceq	0, cr0, [r8]
    37e4:	0cb80000 	ldceq	0, cr0, [r8]
    37e8:	00020000 	andeq	r0, r2, r0
    37ec:	0cb89f30 	ldceq	15, cr9, [r8], #192	; 0xc0
    37f0:	0ce80000 	stcleq	0, cr0, [r8]
    37f4:	00010000 	andeq	r0, r1, r0
    37f8:	00000053 	andeq	r0, r0, r3, asr r0
    37fc:	00000000 	andeq	r0, r0, r0
    3800:	000c7800 	andeq	r7, ip, r0, lsl #16
    3804:	000ca800 	andeq	sl, ip, r0, lsl #16
    3808:	30000200 	andcc	r0, r0, r0, lsl #4
    380c:	000ca89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    3810:	000cf800 	andeq	pc, ip, r0, lsl #16
    3814:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3820:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    3824:	00000cc4 	andeq	r0, r0, r4, asr #25
    3828:	c4530001 	ldrbgt	r0, [r3], #-1
    382c:	e800000c 	stmda	r0, {r2, r3}
    3830:	0300000c 	movweq	r0, #12
    3834:	9f7f7300 	svcls	0x007f7300
	...
    3840:	00000d14 	andeq	r0, r0, r4, lsl sp
    3844:	00000d44 	andeq	r0, r0, r4, asr #26
    3848:	44510001 	ldrbmi	r0, [r1], #-1
    384c:	b800000d 	stmdalt	r0, {r0, r2, r3}
    3850:	0200000d 	andeq	r0, r0, #13
    3854:	00549100 	subseq	r9, r4, r0, lsl #2
    3858:	00000000 	andeq	r0, r0, r0
    385c:	14000000 	strne	r0, [r0], #-0
    3860:	4400000d 	strmi	r0, [r0], #-13
    3864:	0100000d 	tsteq	r0, sp
    3868:	0d445200 	sfmeq	f5, 2, [r4, #-0]
    386c:	0db80000 	ldceq	0, cr0, [r8]
    3870:	00040000 	andeq	r0, r4, r0
    3874:	9f5201f3 	svcls	0x005201f3
	...
    3880:	00000d2c 	andeq	r0, r0, ip, lsr #26
    3884:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    3888:	00570001 	subseq	r0, r7, r1
    388c:	00000000 	andeq	r0, r0, r0
    3890:	2c000000 	stccs	0, cr0, [r0], {-0}
    3894:	b400000d 	strlt	r0, [r0], #-13
    3898:	0100000d 	tsteq	r0, sp
    389c:	00005a00 	andeq	r5, r0, r0, lsl #20
    38a0:	00000000 	andeq	r0, r0, r0
    38a4:	0d440000 	stcleq	0, cr0, [r4, #-0]
    38a8:	0d600000 	stcleq	0, cr0, [r0, #-0]
    38ac:	00020000 	andeq	r0, r2, r0
    38b0:	0d609f30 	stcleq	15, cr9, [r0, #-192]!	; 0xffffff40
    38b4:	0d980000 	ldceq	0, cr0, [r8]
    38b8:	00010000 	andeq	r0, r1, r0
    38bc:	00000053 	andeq	r0, r0, r3, asr r0
    38c0:	00000000 	andeq	r0, r0, r0
    38c4:	000d2c00 	andeq	r2, sp, r0, lsl #24
    38c8:	000d4400 	andeq	r4, sp, r0, lsl #8
    38cc:	30000200 	andcc	r0, r0, r0, lsl #4
    38d0:	000d449f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    38d4:	000dac00 	andeq	sl, sp, r0, lsl #24
    38d8:	59000100 	stmdbpl	r0, {r8}
	...
    38e4:	00000d6c 	andeq	r0, r0, ip, ror #26
    38e8:	00000d78 	andeq	r0, r0, r8, ror sp
    38ec:	04710002 	ldrbteq	r0, [r1], #-2
    38f0:	00000d78 	andeq	r0, r0, r8, ror sp
    38f4:	00000d90 	muleq	r0, r0, sp
    38f8:	02710002 	rsbseq	r0, r1, #2
    38fc:	00000d90 	muleq	r0, r0, sp
    3900:	00000d98 	muleq	r0, r8, sp
    3904:	00540001 	subseq	r0, r4, r1
    3908:	00000000 	andeq	r0, r0, r0
    390c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3910:	8400000d 	strhi	r0, [r0], #-13
    3914:	0100000d 	tsteq	r0, sp
    3918:	0d845500 	cfstr32eq	mvfx5, [r4]
    391c:	0d980000 	ldceq	0, cr0, [r8]
    3920:	00080000 	andeq	r0, r8, r0
    3924:	00730070 	rsbseq	r0, r3, r0, ror r0
    3928:	9f1c3122 	svcls	0x001c3122
	...
    3934:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    3938:	00000de4 	andeq	r0, r0, r4, ror #27
    393c:	e4510001 	ldrb	r0, [r1], #-1
    3940:	4400000d 	strmi	r0, [r0], #-13
    3944:	0400000e 	streq	r0, [r0], #-14
    3948:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    394c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3950:	00000000 	andeq	r0, r0, r0
    3954:	000db800 	andeq	fp, sp, r0, lsl #16
    3958:	000de400 	andeq	lr, sp, r0, lsl #8
    395c:	52000100 	andpl	r0, r0, #0, 2
    3960:	00000de4 	andeq	r0, r0, r4, ror #27
    3964:	00000e44 	andeq	r0, r0, r4, asr #28
    3968:	01f30004 	mvnseq	r0, r4
    396c:	00009f52 	andeq	r9, r0, r2, asr pc
    3970:	00000000 	andeq	r0, r0, r0
    3974:	0db80000 	ldceq	0, cr0, [r8]
    3978:	0de40000 	stcleq	0, cr0, [r4]
    397c:	00010000 	andeq	r0, r1, r0
    3980:	000de453 	andeq	lr, sp, r3, asr r4
    3984:	000e4400 	andeq	r4, lr, r0, lsl #8
    3988:	f3000400 	vshl.u8	d0, d0, d0
    398c:	009f5301 	addseq	r5, pc, r1, lsl #6
    3990:	00000000 	andeq	r0, r0, r0
    3994:	e4000000 	str	r0, [r0], #-0
    3998:	f800000d 			; <UNDEFINED> instruction: 0xf800000d
    399c:	0200000d 	andeq	r0, r0, #13
    39a0:	009f3000 	addseq	r3, pc, r0
    39a4:	00000000 	andeq	r0, r0, r0
    39a8:	c4000000 	strgt	r0, [r0], #-0
    39ac:	e400000d 	str	r0, [r0], #-13
    39b0:	0200000d 	andeq	r0, r0, #13
    39b4:	e49f3000 	ldr	r3, [pc], #0	; 39bc <ABORT_STACK_SIZE+0x35bc>
    39b8:	2800000d 	stmdacs	r0, {r0, r2, r3}
    39bc:	0700000e 	streq	r0, [r0, -lr]
    39c0:	f3007100 	vrhadd.u8	d7, d0, d0
    39c4:	9f1c5101 	svcls	0x001c5101
    39c8:	00000e28 	andeq	r0, r0, r8, lsr #28
    39cc:	00000e2c 	andeq	r0, r0, ip, lsr #28
    39d0:	00710009 	rsbseq	r0, r1, r9
    39d4:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    39d8:	2c9f0123 	ldfcss	f0, [pc], {35}	; 0x23
    39dc:	3800000e 	stmdacc	r0, {r1, r2, r3}
    39e0:	0700000e 	streq	r0, [r0, -lr]
    39e4:	f3007100 	vrhadd.u8	d7, d0, d0
    39e8:	9f1c5101 	svcls	0x001c5101
	...
    39f4:	00000e00 	andeq	r0, r0, r0, lsl #28
    39f8:	00000e20 	andeq	r0, r0, r0, lsr #28
    39fc:	00740002 	rsbseq	r0, r4, r2
    3a00:	00000e20 	andeq	r0, r0, r0, lsr #28
    3a04:	00000e28 	andeq	r0, r0, r8, lsr #28
    3a08:	00560001 	subseq	r0, r6, r1
	...
    3a14:	2800000e 	stmdacs	r0, {r1, r2, r3}
    3a18:	0100000e 	tsteq	r0, lr
    3a1c:	00005100 	andeq	r5, r0, r0, lsl #2
    3a20:	00000000 	andeq	r0, r0, r0
    3a24:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3a28:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    3a2c:	00010000 	andeq	r0, r1, r0
    3a30:	000e1452 	andeq	r1, lr, r2, asr r4
    3a34:	000e2800 	andeq	r2, lr, r0, lsl #16
    3a38:	72000300 	andvc	r0, r0, #0, 6
    3a3c:	00009f7f 	andeq	r9, r0, pc, ror pc
    3a40:	00000000 	andeq	r0, r0, r0
    3a44:	0ea00000 	cdpeq	0, 10, cr0, cr0, cr0, {0}
    3a48:	0eb40000 	cdpeq	0, 11, cr0, cr4, cr0, {0}
    3a4c:	00060000 	andeq	r0, r6, r0
    3a50:	51049350 	tstpl	r4, r0, asr r3
    3a54:	0eb40493 	mrceq	4, 5, r0, cr4, cr3, {4}
    3a58:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    3a5c:	00050000 	andeq	r0, r5, r0
    3a60:	93029090 	movwls	r9, #8336	; 0x2090
    3a64:	00000008 	andeq	r0, r0, r8
    3a68:	00000000 	andeq	r0, r0, r0
    3a6c:	000ee000 	andeq	lr, lr, r0
    3a70:	000ef800 	andeq	pc, lr, r0, lsl #16
    3a74:	50000100 	andpl	r0, r0, r0, lsl #2
    3a78:	00000ef8 	strdeq	r0, [r0], -r8
    3a7c:	00001024 	andeq	r1, r0, r4, lsr #32
    3a80:	00580001 	subseq	r0, r8, r1
    3a84:	00000000 	andeq	r0, r0, r0
    3a88:	e0000000 	and	r0, r0, r0
    3a8c:	2800000e 	stmdacs	r0, {r1, r2, r3}
    3a90:	0100000f 	tsteq	r0, pc
    3a94:	0f285100 	svceq	0x00285100
    3a98:	10240000 	eorne	r0, r4, r0
    3a9c:	00020000 	andeq	r0, r2, r0
    3aa0:	0000487b 	andeq	r4, r0, fp, ror r8
    3aa4:	00000000 	andeq	r0, r0, r0
    3aa8:	0ee00000 	cdpeq	0, 14, cr0, cr0, cr0, {0}
    3aac:	0f740000 	svceq	0x00740000
    3ab0:	00010000 	andeq	r0, r1, r0
    3ab4:	000f7452 	andeq	r7, pc, r2, asr r4	; <UNPREDICTABLE>
    3ab8:	000f7f00 	andeq	r7, pc, r0, lsl #30
    3abc:	51000100 	mrspl	r0, (UNDEF: 16)
    3ac0:	00000f7f 	andeq	r0, r0, pc, ror pc
    3ac4:	00001024 	andeq	r1, r0, r4, lsr #32
    3ac8:	01f30004 	mvnseq	r0, r4
    3acc:	00009f52 	andeq	r9, r0, r2, asr pc
    3ad0:	00000000 	andeq	r0, r0, r0
    3ad4:	0f900000 	svceq	0x00900000
    3ad8:	0fac0000 	svceq	0x00ac0000
    3adc:	00020000 	andeq	r0, r2, r0
    3ae0:	0fac9f30 	svceq	0x00ac9f30
    3ae4:	0fbc0000 	svceq	0x00bc0000
    3ae8:	00010000 	andeq	r0, r1, r0
    3aec:	000fbc52 	andeq	fp, pc, r2, asr ip	; <UNPREDICTABLE>
    3af0:	000ff800 	andeq	pc, pc, r0, lsl #16
    3af4:	72000300 	andvc	r0, r0, #0, 6
    3af8:	0ff89f7f 	svceq	0x00f89f7f
    3afc:	100c0000 	andne	r0, ip, r0
    3b00:	00010000 	andeq	r0, r1, r0
    3b04:	00000052 	andeq	r0, r0, r2, asr r0
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	000f8000 	andeq	r8, pc, r0
    3b10:	000f8400 	andeq	r8, pc, r0, lsl #8
    3b14:	7a000300 	bvc	471c <SVC_STACK_SIZE+0x71c>
    3b18:	0f849f7f 	svceq	0x00849f7f
    3b1c:	10140000 	andsne	r0, r4, r0
    3b20:	00010000 	andeq	r0, r1, r0
    3b24:	0010145a 	andseq	r1, r0, sl, asr r4
    3b28:	00101800 	andseq	r1, r0, r0, lsl #16
    3b2c:	7a000300 	bvc	4734 <SVC_STACK_SIZE+0x734>
    3b30:	00009f01 	andeq	r9, r0, r1, lsl #30
    3b34:	00000000 	andeq	r0, r0, r0
    3b38:	0fac0000 	svceq	0x00ac0000
    3b3c:	0fcc0000 	svceq	0x00cc0000
    3b40:	00240000 	eoreq	r0, r4, r0
    3b44:	01940173 	orrseq	r0, r4, r3, ror r1
    3b48:	081afc09 	ldmdaeq	sl, {r0, r3, sl, fp, ip, sp, lr, pc}
    3b4c:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xfffff501
    3b50:	01940073 	orrseq	r0, r4, r3, ror r0
    3b54:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    3b58:	0273221a 	rsbseq	r2, r3, #-1610612735	; 0xa0000001
    3b5c:	f8090194 			; <UNDEFINED> instruction: 0xf8090194
    3b60:	1aff081a 	bne	fffc5bd0 <PCB_BASE_APP1+0xbb4c59d0>
    3b64:	9f222438 	svcls	0x00222438
    3b68:	00000fcc 	andeq	r0, r0, ip, asr #31
    3b6c:	00000ffc 	strdeq	r0, [r0], -ip
    3b70:	7e730024 	cdpvc	0, 7, cr0, cr3, cr4, {1}
    3b74:	fc090194 	stc2	1, cr0, [r9], {148}	; 0x94
    3b78:	1aff081a 	bne	fffc5be8 <PCB_BASE_APP1+0xbb4c59e8>
    3b7c:	7d732433 	cfldrdvc	mvd2, [r3, #-204]!	; 0xffffff34
    3b80:	25330194 	ldrcs	r0, [r3, #-404]!	; 0xfffffe6c
    3b84:	221aff08 	andscs	pc, sl, #8, 30
    3b88:	01947f73 	orrseq	r7, r4, r3, ror pc
    3b8c:	081af809 	ldmdaeq	sl, {r0, r3, fp, ip, sp, lr, pc}
    3b90:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3b94:	00009f22 	andeq	r9, r0, r2, lsr #30
    3b98:	00000000 	andeq	r0, r0, r0
    3b9c:	0efc0000 	cdpeq	0, 15, cr0, cr12, cr0, {0}
    3ba0:	0f600000 	svceq	0x00600000
    3ba4:	00030000 	andeq	r0, r3, r0
    3ba8:	609f0a72 	addsvs	r0, pc, r2, ror sl	; <UNPREDICTABLE>
    3bac:	7400000f 	strvc	r0, [r0], #-15
    3bb0:	0300000f 	movweq	r0, #15
    3bb4:	9f167200 	svcls	0x00167200
    3bb8:	00000f74 	andeq	r0, r0, r4, ror pc
    3bbc:	00000f7f 	andeq	r0, r0, pc, ror pc
    3bc0:	16710003 	ldrbtne	r0, [r1], -r3
    3bc4:	000f7f9f 	muleq	pc, pc, pc	; <UNPREDICTABLE>
    3bc8:	00102400 	andseq	r2, r0, r0, lsl #8
    3bcc:	f3000600 	vmax.u8	d0, d0, d0
    3bd0:	16235201 	strtne	r5, [r3], -r1, lsl #4
    3bd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3bd8:	00000000 	andeq	r0, r0, r0
    3bdc:	000f6000 	andeq	r6, pc, r0
    3be0:	000fac00 	andeq	sl, pc, r0, lsl #24
    3be4:	59000100 	stmdbpl	r0, {r8}
    3be8:	00000fac 	andeq	r0, r0, ip, lsr #31
    3bec:	00000fcc 	andeq	r0, r0, ip, asr #31
    3bf0:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
    3bf4:	f800000f 			; <UNDEFINED> instruction: 0xf800000f
    3bf8:	0300000f 	movweq	r0, #15
    3bfc:	9f7d7300 	svcls	0x007d7300
    3c00:	00000ff8 	strdeq	r0, [r0], -r8
    3c04:	0000100c 	andeq	r1, r0, ip
    3c08:	18530001 	ldmdane	r3, {r0}^
    3c0c:	24000010 	strcs	r0, [r0], #-16
    3c10:	01000010 	tsteq	r0, r0, lsl r0
    3c14:	00005900 	andeq	r5, r0, r0, lsl #18
    3c18:	00000000 	andeq	r0, r0, r0
    3c1c:	0f600000 	svceq	0x00600000
    3c20:	0f840000 	svceq	0x00840000
    3c24:	00010000 	andeq	r0, r1, r0
    3c28:	000f845a 	andeq	r8, pc, sl, asr r4	; <UNPREDICTABLE>
    3c2c:	000f9000 	andeq	r9, pc, r0
    3c30:	7a000300 	bvc	4838 <SVC_STACK_SIZE+0x838>
    3c34:	00009f01 	andeq	r9, r0, r1, lsl #30
    3c38:	00000000 	andeq	r0, r0, r0
    3c3c:	0f7c0000 	svceq	0x007c0000
    3c40:	0f7f0000 	svceq	0x007f0000
    3c44:	00010000 	andeq	r0, r1, r0
    3c48:	000f7f5c 	andeq	r7, pc, ip, asr pc	; <UNPREDICTABLE>
    3c4c:	00102400 	andseq	r2, r0, r0, lsl #8
    3c50:	7b000200 	blvc	4458 <SVC_STACK_SIZE+0x458>
    3c54:	00000050 	andeq	r0, r0, r0, asr r0
    3c58:	00000000 	andeq	r0, r0, r0
    3c5c:	000ff800 	andeq	pc, pc, r0, lsl #16
    3c60:	00100c00 	andseq	r0, r0, r0, lsl #24
    3c64:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c70:	00001024 	andeq	r1, r0, r4, lsr #32
    3c74:	00001058 	andeq	r1, r0, r8, asr r0
    3c78:	58500001 	ldmdapl	r0, {r0}^
    3c7c:	ec000010 	stc	0, cr0, [r0], {16}
    3c80:	03000013 	movweq	r0, #19
    3c84:	7fac9100 	svcvc	0x00ac9100
	...
    3c90:	00001024 	andeq	r1, r0, r4, lsr #32
    3c94:	0000104c 	andeq	r1, r0, ip, asr #32
    3c98:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    3c9c:	84000010 	strhi	r0, [r0], #-16
    3ca0:	01000011 	tsteq	r0, r1, lsl r0
    3ca4:	11845900 	orrne	r5, r4, r0, lsl #18
    3ca8:	131c0000 	tstne	ip, #0
    3cac:	00040000 	andeq	r0, r4, r0
    3cb0:	9f5101f3 	svcls	0x005101f3
    3cb4:	0000131c 	andeq	r1, r0, ip, lsl r3
    3cb8:	000013ec 	andeq	r1, r0, ip, ror #7
    3cbc:	00590001 	subseq	r0, r9, r1
    3cc0:	00000000 	andeq	r0, r0, r0
    3cc4:	24000000 	strcs	r0, [r0], #-0
    3cc8:	70000010 	andvc	r0, r0, r0, lsl r0
    3ccc:	01000010 	tsteq	r0, r0, lsl r0
    3cd0:	10705200 	rsbsne	r5, r0, r0, lsl #4
    3cd4:	13ec0000 	mvnne	r0, #0
    3cd8:	00030000 	andeq	r0, r3, r0
    3cdc:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	24000000 	strcs	r0, [r0], #-0
    3ce8:	8c000010 	stchi	0, cr0, [r0], {16}
    3cec:	01000010 	tsteq	r0, r0, lsl r0
    3cf0:	108c5300 	addne	r5, ip, r0, lsl #6
    3cf4:	13ec0000 	mvnne	r0, #0
    3cf8:	00030000 	andeq	r0, r3, r0
    3cfc:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    3d00:	00000000 	andeq	r0, r0, r0
    3d04:	24000000 	strcs	r0, [r0], #-0
    3d08:	90000010 	andls	r0, r0, r0, lsl r0
    3d0c:	02000010 	andeq	r0, r0, #16
    3d10:	90009100 	andls	r9, r0, r0, lsl #2
    3d14:	a0000010 	andge	r0, r0, r0, lsl r0
    3d18:	01000010 	tsteq	r0, r0, lsl r0
    3d1c:	10a05300 	adcne	r5, r0, r0, lsl #6
    3d20:	10d40000 	sbcsne	r0, r4, r0
    3d24:	00120000 	andseq	r0, r2, r0
    3d28:	01940874 	orrseq	r0, r4, r4, ror r8
    3d2c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3d30:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    3d34:	1aff0801 	bne	fffc5d40 <PCB_BASE_APP1+0xbb4c5b40>
    3d38:	10d49f22 	sbcsne	r9, r4, r2, lsr #30
    3d3c:	11840000 	orrne	r0, r4, r0
    3d40:	004e0000 	subeq	r0, lr, r0
    3d44:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3d48:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3d4c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3d50:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3d54:	221aff08 	andscs	pc, sl, #8, 30
    3d58:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3d5c:	10032431 	andne	r2, r3, r1, lsr r4
    3d60:	224000ef 	subcs	r0, r0, #239	; 0xef
    3d64:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3d68:	9124381a 	teqls	r4, sl, lsl r8
    3d6c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3d70:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3d74:	911e5e08 	tstls	lr, r8, lsl #28
    3d78:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3d7c:	0a221aff 	beq	88a980 <STACK_SIZE+0x8a980>
    3d80:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3d84:	ef110324 	svc	0x00110324
    3d88:	94224000 	strtls	r4, [r2], #-0
    3d8c:	1aff0801 	bne	fffc5d98 <PCB_BASE_APP1+0xbb4c5b98>
    3d90:	131c9f22 	tstne	ip, #34, 30	; 0x88
    3d94:	13340000 	teqne	r4, #0
    3d98:	00120000 	andseq	r0, r2, r0
    3d9c:	01940874 	orrseq	r0, r4, r4, ror r8
    3da0:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3da4:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    3da8:	1aff0801 	bne	fffc5db4 <PCB_BASE_APP1+0xbb4c5bb4>
    3dac:	13349f22 	teqne	r4, #34, 30	; 0x88
    3db0:	13ec0000 	mvnne	r0, #0
    3db4:	004e0000 	subeq	r0, lr, r0
    3db8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3dbc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3dc0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3dc4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3dc8:	221aff08 	andscs	pc, sl, #8, 30
    3dcc:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3dd0:	10032431 	andne	r2, r3, r1, lsr r4
    3dd4:	224000ef 	subcs	r0, r0, #239	; 0xef
    3dd8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3ddc:	9124381a 	teqls	r4, sl, lsl r8
    3de0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3de4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3de8:	911e5e08 	tstls	lr, r8, lsl #28
    3dec:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3df0:	0a221aff 	beq	88a9f4 <STACK_SIZE+0x8a9f4>
    3df4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3df8:	ef110324 	svc	0x00110324
    3dfc:	94224000 	strtls	r4, [r2], #-0
    3e00:	1aff0801 	bne	fffc5e0c <PCB_BASE_APP1+0xbb4c5c0c>
    3e04:	00009f22 	andeq	r9, r0, r2, lsr #30
    3e08:	00000000 	andeq	r0, r0, r0
    3e0c:	10800000 	addne	r0, r0, r0
    3e10:	10880000 	addne	r0, r8, r0
    3e14:	00100000 	andseq	r0, r0, r0
    3e18:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    3e1c:	00ef1003 	rsceq	r1, pc, r3
    3e20:	01942240 	orrseq	r2, r4, r0, asr #4
    3e24:	9f1aff08 	svcls	0x001aff08
    3e28:	00001088 	andeq	r1, r0, r8, lsl #1
    3e2c:	000010a4 	andeq	r1, r0, r4, lsr #1
    3e30:	78910026 	ldmvc	r1, {r1, r2, r5}
    3e34:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3e38:	7825fc09 	stmdavc	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3e3c:	78911e00 	ldmvc	r1, {r9, sl, fp, ip}
    3e40:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e44:	bf0a221a 	svclt	0x000a221a
    3e48:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3e4c:	00ef1003 	rsceq	r1, pc, r3
    3e50:	01942240 	orrseq	r2, r4, r0, asr #4
    3e54:	9f1aff08 	svcls	0x001aff08
    3e58:	000010a4 	andeq	r1, r0, r4, lsr #1
    3e5c:	000010b0 	strheq	r1, [r0], -r0
    3e60:	78910026 	ldmvc	r1, {r1, r2, r5}
    3e64:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3e68:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3e6c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3e70:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e74:	bf0a221a 	svclt	0x000a221a
    3e78:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3e7c:	00ef1003 	rsceq	r1, pc, r3
    3e80:	01942240 	orrseq	r2, r4, r0, asr #4
    3e84:	9f1aff08 	svcls	0x001aff08
    3e88:	000010b0 	strheq	r1, [r0], -r0
    3e8c:	00001118 	andeq	r1, r0, r8, lsl r1
    3e90:	18530001 	ldmdane	r3, {r0}^
    3e94:	58000011 	stmdapl	r0, {r0, r4}
    3e98:	5f000011 	svcpl	0x00000011
    3e9c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3ea0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3ea4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3ea8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3eac:	1aff0801 	bne	fffc5eb8 <PCB_BASE_APP1+0xbb4c5cb8>
    3eb0:	3bbf0a22 	blcc	fefc6740 <PCB_BASE_APP1+0xba4c6540>
    3eb4:	0324311c 	teqeq	r4, #28, 2
    3eb8:	4000ef10 	andmi	lr, r0, r0, lsl pc
    3ebc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3ec0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3ec4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3ec8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3ecc:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3ed0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3ed4:	221aff08 	andscs	pc, sl, #8, 30
    3ed8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3edc:	11032431 	tstne	r3, r1, lsr r4
    3ee0:	224000ef 	subcs	r0, r0, #239	; 0xef
    3ee4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3ee8:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    3eec:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4818 <SVC_STACK_SIZE+0x818>
    3ef0:	23220077 	teqcs	r2, #119	; 0x77
    3ef4:	01940aa0 	orrseq	r0, r4, r0, lsr #21
    3ef8:	9f1aff08 	svcls	0x001aff08
    3efc:	00001158 	andeq	r1, r0, r8, asr r1
    3f00:	00001184 	andeq	r1, r0, r4, lsl #3
    3f04:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3f08:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3f0c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3f10:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3f14:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3f18:	bf0a221a 	svclt	0x000a221a
    3f1c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3f20:	00ef1003 	rsceq	r1, pc, r3
    3f24:	01942240 	orrseq	r2, r4, r0, asr #4
    3f28:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3f2c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3f30:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3f34:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3f38:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3f3c:	1aff0801 	bne	fffc5f48 <PCB_BASE_APP1+0xbb4c5d48>
    3f40:	3bbf0a22 	blcc	fefc67d0 <PCB_BASE_APP1+0xba4c65d0>
    3f44:	0324311c 	teqeq	r4, #28, 2
    3f48:	4000ef11 	andmi	lr, r0, r1, lsl pc
    3f4c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3f50:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3f54:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3f58:	34180325 	ldrcc	r0, [r8], #-805	; 0xfffffcdb
    3f5c:	94224001 	strtls	r4, [r2], #-1
    3f60:	1aff0801 	bne	fffc5f6c <PCB_BASE_APP1+0xbb4c5d6c>
    3f64:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3f68:	00139800 	andseq	r9, r3, r0, lsl #16
    3f6c:	53000100 	movwpl	r0, #256	; 0x100
    3f70:	00001398 	muleq	r0, r8, r3
    3f74:	000013ec 	andeq	r1, r0, ip, ror #7
    3f78:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3f7c:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3f80:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3f84:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3f88:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3f8c:	bf0a221a 	svclt	0x000a221a
    3f90:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3f94:	00ef1003 	rsceq	r1, pc, r3
    3f98:	01942240 	orrseq	r2, r4, r0, asr #4
    3f9c:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3fa0:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3fa4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3fa8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3fac:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3fb0:	1aff0801 	bne	fffc5fbc <PCB_BASE_APP1+0xbb4c5dbc>
    3fb4:	3bbf0a22 	blcc	fefc6844 <PCB_BASE_APP1+0xba4c6644>
    3fb8:	0324311c 	teqeq	r4, #28, 2
    3fbc:	4000ef11 	andmi	lr, r0, r1, lsl pc
    3fc0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3fc4:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3fc8:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3fcc:	34180325 	ldrcc	r0, [r8], #-805	; 0xfffffcdb
    3fd0:	94224001 	strtls	r4, [r2], #-1
    3fd4:	1aff0801 	bne	fffc5fe0 <PCB_BASE_APP1+0xbb4c5de0>
    3fd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fdc:	00000000 	andeq	r0, r0, r0
    3fe0:	00108000 	andseq	r8, r0, r0
    3fe4:	00108800 	andseq	r8, r0, r0, lsl #16
    3fe8:	72001000 	andvc	r1, r0, #0
    3fec:	03243100 	teqeq	r4, #0, 2
    3ff0:	4000ef11 	andmi	lr, r0, r1, lsl pc
    3ff4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3ff8:	889f1aff 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    3ffc:	a4000010 	strge	r0, [r0], #-16
    4000:	26000010 			; <UNDEFINED> instruction: 0x26000010
    4004:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4008:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    400c:	007825fc 	ldrshteq	r2, [r8], #-92	; 0xffffffa4
    4010:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4014:	1aff0801 	bne	fffc6020 <PCB_BASE_APP1+0xbb4c5e20>
    4018:	3bbf0a22 	blcc	fefc68a8 <PCB_BASE_APP1+0xba4c66a8>
    401c:	0324311c 	teqeq	r4, #28, 2
    4020:	4000ef11 	andmi	lr, r0, r1, lsl pc
    4024:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4028:	a49f1aff 	ldrge	r1, [pc], #2815	; 4030 <SVC_STACK_SIZE+0x30>
    402c:	b4000010 	strlt	r0, [r0], #-16
    4030:	26000010 			; <UNDEFINED> instruction: 0x26000010
    4034:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4038:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    403c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4040:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4044:	1aff0801 	bne	fffc6050 <PCB_BASE_APP1+0xbb4c5e50>
    4048:	3bbf0a22 	blcc	fefc68d8 <PCB_BASE_APP1+0xba4c66d8>
    404c:	0324311c 	teqeq	r4, #28, 2
    4050:	4000ef11 	andmi	lr, r0, r1, lsl pc
    4054:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4058:	b49f1aff 	ldrlt	r1, [pc], #2815	; 4060 <SVC_STACK_SIZE+0x60>
    405c:	dc000010 	stcle	0, cr0, [r0], {16}
    4060:	01000010 	tsteq	r0, r0, lsl r0
    4064:	10dc5100 	sbcsne	r5, ip, r0, lsl #2
    4068:	11580000 	cmpne	r8, r0
    406c:	005f0000 	subseq	r0, pc, r0
    4070:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4074:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4078:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    407c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4080:	221aff08 	andscs	pc, sl, #8, 30
    4084:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4088:	10032431 	andne	r2, r3, r1, lsr r4
    408c:	224000ef 	subcs	r0, r0, #239	; 0xef
    4090:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4094:	9124381a 	teqls	r4, sl, lsl r8
    4098:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    409c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    40a0:	911e5e08 	tstls	lr, r8, lsl #28
    40a4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    40a8:	0a221aff 	beq	88acac <STACK_SIZE+0x8acac>
    40ac:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    40b0:	ef110324 	svc	0x00110324
    40b4:	94224000 	strtls	r4, [r2], #-0
    40b8:	1aff0801 	bne	fffc60c4 <PCB_BASE_APP1+0xbb4c5ec4>
    40bc:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    40c0:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    40c4:	b8232200 	stmdalt	r3!, {r9, sp}
    40c8:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    40cc:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    40d0:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    40d4:	5f000011 	svcpl	0x00000011
    40d8:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    40dc:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    40e0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    40e4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    40e8:	1aff0801 	bne	fffc60f4 <PCB_BASE_APP1+0xbb4c5ef4>
    40ec:	3bbf0a22 	blcc	fefc697c <PCB_BASE_APP1+0xba4c677c>
    40f0:	0324311c 	teqeq	r4, #28, 2
    40f4:	4000ef10 	andmi	lr, r0, r0, lsl pc
    40f8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    40fc:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4100:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4104:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4108:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    410c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4110:	221aff08 	andscs	pc, sl, #8, 30
    4114:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4118:	11032431 	tstne	r3, r1, lsr r4
    411c:	224000ef 	subcs	r0, r0, #239	; 0xef
    4120:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4124:	fa09221a 	blx	24c994 <IRQ_STACK_SIZE+0x244994>
    4128:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4a54 <SVC_STACK_SIZE+0xa54>
    412c:	01343003 	teqeq	r4, r3
    4130:	01942240 	orrseq	r2, r4, r0, asr #4
    4134:	9f1aff08 	svcls	0x001aff08
    4138:	0000131c 	andeq	r1, r0, ip, lsl r3
    413c:	0000134c 	andeq	r1, r0, ip, asr #6
    4140:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    4144:	84000013 	strhi	r0, [r0], #-19	; 0xffffffed
    4148:	5f000013 	svcpl	0x00000013
    414c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4150:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4154:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    4158:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    415c:	1aff0801 	bne	fffc6168 <PCB_BASE_APP1+0xbb4c5f68>
    4160:	3bbf0a22 	blcc	fefc69f0 <PCB_BASE_APP1+0xba4c67f0>
    4164:	0324311c 	teqeq	r4, #28, 2
    4168:	4000ef10 	andmi	lr, r0, r0, lsl pc
    416c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4170:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4174:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    4178:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    417c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4180:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4184:	221aff08 	andscs	pc, sl, #8, 30
    4188:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    418c:	11032431 	tstne	r3, r1, lsr r4
    4190:	224000ef 	subcs	r0, r0, #239	; 0xef
    4194:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4198:	fa09221a 	blx	24ca08 <IRQ_STACK_SIZE+0x244a08>
    419c:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4ac8 <SVC_STACK_SIZE+0xac8>
    41a0:	23220077 	teqcs	r2, #119	; 0x77
    41a4:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    41a8:	9f1aff08 	svcls	0x001aff08
    41ac:	00001384 	andeq	r1, r0, r4, lsl #7
    41b0:	000013ec 	andeq	r1, r0, ip, ror #7
    41b4:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    41b8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    41bc:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    41c0:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    41c4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    41c8:	bf0a221a 	svclt	0x000a221a
    41cc:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    41d0:	00ef1003 	rsceq	r1, pc, r3
    41d4:	01942240 	orrseq	r2, r4, r0, asr #4
    41d8:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    41dc:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    41e0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    41e4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    41e8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    41ec:	1aff0801 	bne	fffc61f8 <PCB_BASE_APP1+0xbb4c5ff8>
    41f0:	3bbf0a22 	blcc	fefc6a80 <PCB_BASE_APP1+0xba4c6880>
    41f4:	0324311c 	teqeq	r4, #28, 2
    41f8:	4000ef11 	andmi	lr, r0, r1, lsl pc
    41fc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4200:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    4204:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    4208:	34300325 	ldrtcc	r0, [r0], #-805	; 0xfffffcdb
    420c:	94224001 	strtls	r4, [r2], #-1
    4210:	1aff0801 	bne	fffc621c <PCB_BASE_APP1+0xbb4c601c>
    4214:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4218:	00000000 	andeq	r0, r0, r0
    421c:	0010b400 	andseq	fp, r0, r0, lsl #8
    4220:	00115800 	andseq	r5, r1, r0, lsl #16
    4224:	78000600 	stmdavc	r0, {r9, sl}
    4228:	1aff0800 	bne	fffc6230 <PCB_BASE_APP1+0xbb4c6030>
    422c:	0011589f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    4230:	00118400 	andseq	r8, r1, r0, lsl #8
    4234:	91005b00 	tstls	r0, r0, lsl #22
    4238:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    423c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4240:	911e5e08 	tstls	lr, r8, lsl #28
    4244:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4248:	0a221aff 	beq	88ae4c <STACK_SIZE+0x8ae4c>
    424c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4250:	ef100324 	svc	0x00100324
    4254:	94224000 	strtls	r4, [r2], #-0
    4258:	1aff0801 	bne	fffc6264 <PCB_BASE_APP1+0xbb4c6064>
    425c:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4260:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4264:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4268:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    426c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4270:	bf0a221a 	svclt	0x000a221a
    4274:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4278:	00ef1103 	rsceq	r1, pc, r3, lsl #2
    427c:	01942240 	orrseq	r2, r4, r0, asr #4
    4280:	221aff08 	andscs	pc, sl, #8, 30
    4284:	50031a4f 	andpl	r1, r3, pc, asr #20
    4288:	22400134 	subcs	r0, r0, #52, 2
    428c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4290:	131c9f1a 	tstne	ip, #26, 30	; 0x68
    4294:	133c0000 	teqne	ip, #0
    4298:	00060000 	andeq	r0, r6, r0
    429c:	ff080078 			; <UNDEFINED> instruction: 0xff080078
    42a0:	133c9f1a 	teqne	ip, #26, 30	; 0x68
    42a4:	13840000 	orrne	r0, r4, #0
    42a8:	005b0000 	subseq	r0, fp, r0
    42ac:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    42b0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    42b4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    42b8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    42bc:	221aff08 	andscs	pc, sl, #8, 30
    42c0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    42c4:	10032431 	andne	r2, r3, r1, lsr r4
    42c8:	224000ef 	subcs	r0, r0, #239	; 0xef
    42cc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    42d0:	9124381a 	teqls	r4, sl, lsl r8
    42d4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    42d8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    42dc:	911e5e08 	tstls	lr, r8, lsl #28
    42e0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    42e4:	0a221aff 	beq	88aee8 <STACK_SIZE+0x8aee8>
    42e8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    42ec:	ef110324 	svc	0x00110324
    42f0:	94224000 	strtls	r4, [r2], #-0
    42f4:	1aff0801 	bne	fffc6300 <PCB_BASE_APP1+0xbb4c6100>
    42f8:	771a4f22 	ldrvc	r4, [sl, -r2, lsr #30]
    42fc:	d8232200 	stmdale	r3!, {r9, sp}
    4300:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    4304:	849f1aff 	ldrhi	r1, [pc], #2815	; 430c <SVC_STACK_SIZE+0x30c>
    4308:	ec000013 	stc	0, cr0, [r0], {19}
    430c:	5b000013 	blpl	4360 <SVC_STACK_SIZE+0x360>
    4310:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4314:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4318:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    431c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4320:	1aff0801 	bne	fffc632c <PCB_BASE_APP1+0xbb4c612c>
    4324:	3bbf0a22 	blcc	fefc6bb4 <PCB_BASE_APP1+0xba4c69b4>
    4328:	0324311c 	teqeq	r4, #28, 2
    432c:	4000ef10 	andmi	lr, r0, r0, lsl pc
    4330:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4334:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4338:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    433c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4340:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4344:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4348:	221aff08 	andscs	pc, sl, #8, 30
    434c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4350:	11032431 	tstne	r3, r1, lsr r4
    4354:	224000ef 	subcs	r0, r0, #239	; 0xef
    4358:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    435c:	1a4f221a 	bne	13ccbcc <STACK_SIZE+0xbccbcc>
    4360:	01345003 	teqeq	r4, r3
    4364:	01942240 	orrseq	r2, r4, r0, asr #4
    4368:	9f1aff08 	svcls	0x001aff08
	...
    4374:	000010bc 	strheq	r1, [r0], -ip
    4378:	000010d4 	ldrdeq	r1, [r0], -r4
    437c:	00710017 	rsbseq	r0, r1, r7, lsl r0
    4380:	01617803 	cmneq	r1, r3, lsl #16
    4384:	01942240 	orrseq	r2, r4, r0, asr #4
    4388:	0a1aff08 	beq	6c3fb0 <IRQ_STACK_SIZE+0x6bbfb0>
    438c:	731e0280 	tstvc	lr, #128, 4
    4390:	22243500 	eorcs	r3, r4, #0, 10
    4394:	0010d49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    4398:	0010dc00 	andseq	sp, r0, r0, lsl #24
    439c:	71000800 	tstvc	r0, r0, lsl #16
    43a0:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    43a4:	dc9f2200 	lfmle	f2, 4, [pc], {0}
    43a8:	f4000010 	vst4.8	{d0-d3}, [r0 :64], r0
    43ac:	64000010 	strvs	r0, [r0], #-16
    43b0:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    43b4:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    43b8:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    43bc:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    43c0:	1aff0801 	bne	fffc63cc <PCB_BASE_APP1+0xbb4c61cc>
    43c4:	3bbf0a22 	blcc	fefc6c54 <PCB_BASE_APP1+0xba4c6a54>
    43c8:	0324311c 	teqeq	r4, #28, 2
    43cc:	4000ef10 	andmi	lr, r0, r0, lsl pc
    43d0:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    43d4:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    43d8:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    43dc:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    43e0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    43e4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    43e8:	221aff08 	andscs	pc, sl, #8, 30
    43ec:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    43f0:	11032431 	tstne	r3, r1, lsr r4
    43f4:	224000ef 	subcs	r0, r0, #239	; 0xef
    43f8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    43fc:	fa09221a 	blx	24cc6c <IRQ_STACK_SIZE+0x244c6c>
    4400:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4d2c <SVC_STACK_SIZE+0xd2c>
    4404:	23220077 	teqcs	r2, #119	; 0x77
    4408:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    440c:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    4410:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    4414:	0010f49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    4418:	00115800 	andseq	r5, r1, r0, lsl #16
    441c:	91006100 	mrsls	r6, (UNDEF: 16)
    4420:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4424:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4428:	911e5e08 	tstls	lr, r8, lsl #28
    442c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    4430:	0a221aff 	beq	88b034 <STACK_SIZE+0x8b034>
    4434:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4438:	ef100324 	svc	0x00100324
    443c:	94224000 	strtls	r4, [r2], #-0
    4440:	1aff0801 	bne	fffc644c <PCB_BASE_APP1+0xbb4c624c>
    4444:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4448:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    444c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4450:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4454:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4458:	bf0a221a 	svclt	0x000a221a
    445c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4460:	00ef1103 	rsceq	r1, pc, r3, lsl #2
    4464:	01942240 	orrseq	r2, r4, r0, asr #4
    4468:	221aff08 	andscs	pc, sl, #8, 30
    446c:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    4470:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    4474:	0ab82322 	beq	fee0d104 <PCB_BASE_APP1+0xba30cf04>
    4478:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    447c:	9f24351a 	svcls	0x0024351a
    4480:	0000131c 	andeq	r1, r0, ip, lsl r3
    4484:	00001334 	andeq	r1, r0, r4, lsr r3
    4488:	00710017 	rsbseq	r0, r1, r7, lsl r0
    448c:	01619003 	cmneq	r1, r3
    4490:	01942240 	orrseq	r2, r4, r0, asr #4
    4494:	0a1aff08 	beq	6c40bc <IRQ_STACK_SIZE+0x6bc0bc>
    4498:	731e0280 	tstvc	lr, #128, 4
    449c:	22243500 	eorcs	r3, r4, #0, 10
    44a0:	0013349f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    44a4:	00134c00 	andseq	r4, r3, r0, lsl #24
    44a8:	71000800 	tstvc	r0, r0, lsl #16
    44ac:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    44b0:	4c9f2200 	lfmmi	f2, 4, [pc], {0}
    44b4:	60000013 	andvs	r0, r0, r3, lsl r0
    44b8:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    44bc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    44c0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    44c4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    44c8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    44cc:	1aff0801 	bne	fffc64d8 <PCB_BASE_APP1+0xbb4c62d8>
    44d0:	3bbf0a22 	blcc	fefc6d60 <PCB_BASE_APP1+0xba4c6b60>
    44d4:	0324311c 	teqeq	r4, #28, 2
    44d8:	4000ef10 	andmi	lr, r0, r0, lsl pc
    44dc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    44e0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    44e4:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    44e8:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    44ec:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    44f0:	01947891 			; <UNDEFINED> instruction: 0x01947891
    44f4:	221aff08 	andscs	pc, sl, #8, 30
    44f8:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    44fc:	11032431 	tstne	r3, r1, lsr r4
    4500:	224000ef 	subcs	r0, r0, #239	; 0xef
    4504:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4508:	fa09221a 	blx	24cd78 <IRQ_STACK_SIZE+0x244d78>
    450c:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4e38 <SVC_STACK_SIZE+0xe38>
    4510:	23220077 	teqcs	r2, #119	; 0x77
    4514:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    4518:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    451c:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    4520:	0013609f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    4524:	00138400 	andseq	r8, r3, r0, lsl #8
    4528:	91006100 	mrsls	r6, (UNDEF: 16)
    452c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    4530:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    4534:	911e5e08 	tstls	lr, r8, lsl #28
    4538:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    453c:	0a221aff 	beq	88b140 <STACK_SIZE+0x8b140>
    4540:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    4544:	ef100324 	svc	0x00100324
    4548:	94224000 	strtls	r4, [r2], #-0
    454c:	1aff0801 	bne	fffc6558 <PCB_BASE_APP1+0xbb4c6358>
    4550:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    4554:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4558:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    455c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    4560:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4564:	bf0a221a 	svclt	0x000a221a
    4568:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    456c:	00ef1103 	rsceq	r1, pc, r3, lsl #2
    4570:	01942240 	orrseq	r2, r4, r0, asr #4
    4574:	221aff08 	andscs	pc, sl, #8, 30
    4578:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    457c:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    4580:	0ab82322 	beq	fee0d210 <PCB_BASE_APP1+0xba30d010>
    4584:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4588:	9f24351a 	svcls	0x0024351a
    458c:	00001384 	andeq	r1, r0, r4, lsl #7
    4590:	000013d0 	ldrdeq	r1, [r0], -r0
    4594:	78910061 	ldmvc	r1, {r0, r5, r6}
    4598:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    459c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    45a0:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    45a4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    45a8:	bf0a221a 	svclt	0x000a221a
    45ac:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    45b0:	00ef1003 	rsceq	r1, pc, r3
    45b4:	01942240 	orrseq	r2, r4, r0, asr #4
    45b8:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    45bc:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    45c0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    45c4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    45c8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    45cc:	1aff0801 	bne	fffc65d8 <PCB_BASE_APP1+0xbb4c63d8>
    45d0:	3bbf0a22 	blcc	fefc6e60 <PCB_BASE_APP1+0xba4c6c60>
    45d4:	0324311c 	teqeq	r4, #28, 2
    45d8:	4000ef11 	andmi	lr, r0, r1, lsl pc
    45dc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    45e0:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    45e4:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    45e8:	34300325 	ldrtcc	r0, [r0], #-805	; 0xfffffcdb
    45ec:	94224001 	strtls	r4, [r2], #-1
    45f0:	1aff0801 	bne	fffc65fc <PCB_BASE_APP1+0xbb4c63fc>
    45f4:	d09f2435 	addsle	r2, pc, r5, lsr r4	; <UNPREDICTABLE>
    45f8:	ec000013 	stc	0, cr0, [r0], {19}
    45fc:	ce000013 	mcrgt	0, 0, r0, cr0, cr3, {0}
    4600:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    4604:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    4608:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    460c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    4610:	1aff0801 	bne	fffc661c <PCB_BASE_APP1+0xbb4c641c>
    4614:	3bbf0a22 	blcc	fefc6ea4 <PCB_BASE_APP1+0xba4c6ca4>
    4618:	0324311c 	teqeq	r4, #28, 2
    461c:	4000ef10 	andmi	lr, r0, r0, lsl pc
    4620:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4624:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    4628:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    462c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    4630:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    4634:	01947891 			; <UNDEFINED> instruction: 0x01947891
    4638:	221aff08 	andscs	pc, sl, #8, 30
    463c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    4640:	11032431 	tstne	r3, r1, lsr r4
    4644:	224000ef 	subcs	r0, r0, #239	; 0xef
    4648:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    464c:	fa09221a 	blx	24cebc <IRQ_STACK_SIZE+0x244ebc>
    4650:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4f7c <SVC_STACK_SIZE+0xf7c>
    4654:	01343003 	teqeq	r4, r3
    4658:	01942240 	orrseq	r2, r4, r0, asr #4
    465c:	031aff08 	tsteq	sl, #8, 30
    4660:	400161a8 	andmi	r6, r1, r8, lsr #3
    4664:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    4668:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    466c:	78911e03 	ldmvc	r1, {r0, r1, r9, sl, fp, ip}
    4670:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    4674:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    4678:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    467c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4680:	bf0a221a 	svclt	0x000a221a
    4684:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    4688:	00ef1003 	rsceq	r1, pc, r3
    468c:	01942240 	orrseq	r2, r4, r0, asr #4
    4690:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    4694:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    4698:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    469c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    46a0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    46a4:	1aff0801 	bne	fffc66b0 <PCB_BASE_APP1+0xbb4c64b0>
    46a8:	3bbf0a22 	blcc	fefc6f38 <PCB_BASE_APP1+0xba4c6d38>
    46ac:	0324311c 	teqeq	r4, #28, 2
    46b0:	4000ef11 	andmi	lr, r0, r1, lsl pc
    46b4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    46b8:	4f221aff 	svcmi	0x00221aff
    46bc:	3450031a 	ldrbcc	r0, [r0], #-794	; 0xfffffce6
    46c0:	94224001 	strtls	r4, [r2], #-1
    46c4:	1aff0801 	bne	fffc66d0 <PCB_BASE_APP1+0xbb4c64d0>
    46c8:	23222435 	teqcs	r2, #889192448	; 0x35000000
    46cc:	009f3e80 	addseq	r3, pc, r0, lsl #29
    46d0:	00000000 	andeq	r0, r0, r0
    46d4:	bc000000 	stclt	0, cr0, [r0], {-0}
    46d8:	d4000010 	strle	r0, [r0], #-16
    46dc:	02000010 	andeq	r0, r0, #16
    46e0:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    46e4:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    46e8:	02000013 	andeq	r0, r0, #19
    46ec:	009f3000 	addseq	r3, pc, r0
    46f0:	00000000 	andeq	r0, r0, r0
    46f4:	84000000 	strhi	r0, [r0], #-0
    46f8:	a4000011 	strge	r0, [r0], #-17	; 0xffffffef
    46fc:	02000011 	andeq	r0, r0, #17
    4700:	a49f3000 	ldrge	r3, [pc], #0	; 4708 <SVC_STACK_SIZE+0x708>
    4704:	bc000011 	stclt	0, cr0, [r0], {17}
    4708:	0b000011 	bleq	4754 <SVC_STACK_SIZE+0x754>
    470c:	7f8c9100 	svcvc	0x008c9100
    4710:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4714:	9f4d231c 	svcls	0x004d231c
    4718:	000012d8 	ldrdeq	r1, [r0], -r8
    471c:	0000131c 	andeq	r1, r0, ip, lsl r3
    4720:	8c91000b 	ldchi	0, cr0, [r1], {11}
    4724:	9101947f 	tstls	r1, pc, ror r4
    4728:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    472c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4730:	00000000 	andeq	r0, r0, r0
    4734:	00115800 	andseq	r5, r1, r0, lsl #16
    4738:	00118400 	andseq	r8, r1, r0, lsl #8
    473c:	30000200 	andcc	r0, r0, r0, lsl #4
    4740:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4744:	00000000 	andeq	r0, r0, r0
    4748:	0011dc00 	andseq	sp, r1, r0, lsl #24
    474c:	0011f000 	andseq	pc, r1, r0
    4750:	30000200 	andcc	r0, r0, r0, lsl #4
    4754:	0011f09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    4758:	0011fc00 	andseq	pc, r1, r0, lsl #24
    475c:	52000100 	andpl	r0, r0, #0, 2
    4760:	000011fc 	strdeq	r1, [r0], -ip
    4764:	00001200 	andeq	r1, r0, r0, lsl #4
    4768:	7f720003 	svcvc	0x00720003
    476c:	0012009f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    4770:	00122400 	andseq	r2, r2, r0, lsl #8
    4774:	52000100 	andpl	r0, r0, #0, 2
    4778:	00001278 	andeq	r1, r0, r8, ror r2
    477c:	0000128c 	andeq	r1, r0, ip, lsl #5
    4780:	9f300002 	svcls	0x00300002
    4784:	0000128c 	andeq	r1, r0, ip, lsl #5
    4788:	00001298 	muleq	r0, r8, r2
    478c:	98520001 	ldmdals	r2, {r0}^
    4790:	9c000012 	stcls	0, cr0, [r0], {18}
    4794:	03000012 	movweq	r0, #18
    4798:	9f7f7200 	svcls	0x007f7200
    479c:	0000129c 	muleq	r0, ip, r2
    47a0:	000012c0 	andeq	r1, r0, r0, asr #5
    47a4:	00520001 	subseq	r0, r2, r1
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	c0000000 	andgt	r0, r0, r0
    47b0:	dc000011 	stcle	0, cr0, [r0], {17}
    47b4:	02000011 	andeq	r0, r0, #17
    47b8:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    47bc:	28000011 	stmdacs	r0, {r0, r4}
    47c0:	01000012 	tsteq	r0, r2, lsl r0
    47c4:	12285900 	eorne	r5, r8, #0, 18
    47c8:	122c0000 	eorne	r0, ip, #0
    47cc:	00030000 	andeq	r0, r3, r0
    47d0:	2c9f7f79 	ldccs	15, cr7, [pc], {121}	; 0x79
    47d4:	40000012 	andmi	r0, r0, r2, lsl r0
    47d8:	01000012 	tsteq	r0, r2, lsl r0
    47dc:	12505900 	subsne	r5, r0, #0, 18
    47e0:	12780000 	rsbsne	r0, r8, #0
    47e4:	00020000 	andeq	r0, r2, r0
    47e8:	12789f30 	rsbsne	r9, r8, #48, 30	; 0xc0
    47ec:	12c40000 	sbcne	r0, r4, #0
    47f0:	00010000 	andeq	r0, r1, r0
    47f4:	0012c45a 	andseq	ip, r2, sl, asr r4
    47f8:	0012c800 	andseq	ip, r2, r0, lsl #16
    47fc:	7a000300 	bvc	5404 <SVC_STACK_SIZE+0x1404>
    4800:	12c89f7f 	sbcne	r9, r8, #508	; 0x1fc
    4804:	12d80000 	sbcsne	r0, r8, #0
    4808:	00010000 	andeq	r0, r1, r0
    480c:	0000005a 	andeq	r0, r0, sl, asr r0
    4810:	00000000 	andeq	r0, r0, r0
    4814:	0011c000 	andseq	ip, r1, r0
    4818:	0011d800 	andseq	sp, r1, r0, lsl #16
    481c:	58000100 	stmdapl	r0, {r8}
    4820:	000011d8 	ldrdeq	r1, [r0], -r8
    4824:	000011dc 	ldrdeq	r1, [r0], -ip
    4828:	98910015 	ldmls	r1, {r0, r2, r4}
    482c:	0074067f 	rsbseq	r0, r4, pc, ror r6
    4830:	067f8891 			; <UNDEFINED> instruction: 0x067f8891
    4834:	301a0072 	andscc	r0, sl, r2, ror r0
    4838:	00012829 	andeq	r2, r1, r9, lsr #16
    483c:	dc9f1316 	ldcle	3, cr1, [pc], {22}
    4840:	40000011 	andmi	r0, r0, r1, lsl r0
    4844:	19000012 	stmdbne	r0, {r1, r4}
    4848:	7f989100 	svcvc	0x00989100
    484c:	7f949106 	svcvc	0x00949106
    4850:	7f889106 	svcvc	0x00889106
    4854:	7fa09106 	svcvc	0x00a09106
    4858:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    485c:	16000128 	strne	r0, [r0], -r8, lsr #2
    4860:	12409f13 	subne	r9, r0, #19, 30	; 0x4c
    4864:	12500000 	subsne	r0, r0, #0
    4868:	001e0000 	andseq	r0, lr, r0
    486c:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4870:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4874:	067f8c91 			; <UNDEFINED> instruction: 0x067f8c91
    4878:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    487c:	7fa0911a 	svcvc	0x00a0911a
    4880:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4884:	16000128 	strne	r0, [r0], -r8, lsr #2
    4888:	12509f13 	subsne	r9, r0, #19, 30	; 0x4c
    488c:	126c0000 	rsbne	r0, ip, #0
    4890:	00010000 	andeq	r0, r1, r0
    4894:	00000059 	andeq	r0, r0, r9, asr r0
    4898:	00000000 	andeq	r0, r0, r0
    489c:	0011f000 	andseq	pc, r1, r0
    48a0:	0011f800 	andseq	pc, r1, r0, lsl #16
    48a4:	71000600 	tstvc	r0, r0, lsl #12
    48a8:	22007500 	andcs	r7, r0, #0, 10
    48ac:	0011f89f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    48b0:	00121400 	andseq	r1, r2, r0, lsl #8
    48b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    48c0:	0000128c 	andeq	r1, r0, ip, lsl #5
    48c4:	00001294 	muleq	r0, r4, r2
    48c8:	00710006 	rsbseq	r0, r1, r6
    48cc:	9f220078 	svcls	0x00220078
    48d0:	00001294 	muleq	r0, r4, r2
    48d4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    48d8:	00500001 	subseq	r0, r0, r1
    48dc:	00000000 	andeq	r0, r0, r0
    48e0:	ec000000 	stc	0, cr0, [r0], {-0}
    48e4:	20000013 	andcs	r0, r0, r3, lsl r0
    48e8:	01000014 	tsteq	r0, r4, lsl r0
    48ec:	14205000 	strtne	r5, [r0], #-0
    48f0:	15600000 	strbne	r0, [r0, #-0]!
    48f4:	00030000 	andeq	r0, r3, r0
    48f8:	007fac91 			; <UNDEFINED> instruction: 0x007fac91
    48fc:	00000000 	andeq	r0, r0, r0
    4900:	ec000000 	stc	0, cr0, [r0], {-0}
    4904:	10000013 	andne	r0, r0, r3, lsl r0
    4908:	01000014 	tsteq	r0, r4, lsl r0
    490c:	14105100 	ldrne	r5, [r0], #-256	; 0xffffff00
    4910:	14340000 	ldrtne	r0, [r4], #-0
    4914:	00010000 	andeq	r0, r1, r0
    4918:	0014345c 	andseq	r3, r4, ip, asr r4
    491c:	00148400 	andseq	r8, r4, r0, lsl #8
    4920:	59000100 	stmdbpl	r0, {r8}
    4924:	00001484 	andeq	r1, r0, r4, lsl #9
    4928:	00001560 	andeq	r1, r0, r0, ror #10
    492c:	01f30004 	mvnseq	r0, r4
    4930:	00009f51 	andeq	r9, r0, r1, asr pc
    4934:	00000000 	andeq	r0, r0, r0
    4938:	13ec0000 	mvnne	r0, #0
    493c:	14540000 	ldrbne	r0, [r4], #-0
    4940:	00010000 	andeq	r0, r1, r0
    4944:	00145452 	andseq	r5, r4, r2, asr r4
    4948:	00156000 	andseq	r6, r5, r0
    494c:	91000300 	mrsls	r0, LR_irq
    4950:	00007fa0 	andeq	r7, r0, r0, lsr #31
    4954:	00000000 	andeq	r0, r0, r0
    4958:	13ec0000 	mvnne	r0, #0
    495c:	14580000 	ldrbne	r0, [r8], #-0
    4960:	00010000 	andeq	r0, r1, r0
    4964:	00145853 	andseq	r5, r4, r3, asr r8
    4968:	00156000 	andseq	r6, r5, r0
    496c:	91000300 	mrsls	r0, LR_irq
    4970:	00007fa4 	andeq	r7, r0, r4, lsr #31
    4974:	00000000 	andeq	r0, r0, r0
    4978:	14380000 	ldrtne	r0, [r8], #-0
    497c:	155c0000 	ldrbne	r0, [ip, #-0]
    4980:	00060000 	andeq	r0, r6, r0
    4984:	34067891 	strcc	r7, [r6], #-2193	; 0xfffff76f
    4988:	155c9f24 	ldrbne	r9, [ip, #-3876]	; 0xfffff0dc
    498c:	15600000 	strbne	r0, [r0, #-0]!
    4990:	00060000 	andeq	r0, r6, r0
    4994:	3406007d 	strcc	r0, [r6], #-125	; 0xffffff83
    4998:	00009f24 	andeq	r9, r0, r4, lsr #30
    499c:	00000000 	andeq	r0, r0, r0
    49a0:	14840000 	strne	r0, [r4], #0
    49a4:	14940000 	ldrne	r0, [r4], #0
    49a8:	000b0000 	andeq	r0, fp, r0
    49ac:	947fa891 	ldrbtls	sl, [pc], #-2193	; 49b4 <SVC_STACK_SIZE+0x9b4>
    49b0:	1c7c9101 	ldfnep	f1, [ip], #-4
    49b4:	409f4323 	addsmi	r4, pc, r3, lsr #6
    49b8:	60000015 	andvs	r0, r0, r5, lsl r0
    49bc:	0b000015 	bleq	4a18 <SVC_STACK_SIZE+0xa18>
    49c0:	7fa89100 	svcvc	0x00a89100
    49c4:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    49c8:	9f43231c 	svcls	0x0043231c
	...
    49d4:	00001484 	andeq	r1, r0, r4, lsl #9
    49d8:	0000149c 	muleq	r0, ip, r4
    49dc:	9f300002 	svcls	0x00300002
    49e0:	0000149c 	muleq	r0, ip, r4
    49e4:	000014b0 			; <UNDEFINED> instruction: 0x000014b0
    49e8:	9891000b 	ldmls	r1, {r0, r1, r3}
    49ec:	9101947f 	tstls	r1, pc, ror r4
    49f0:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    49f4:	00152c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    49f8:	00156000 	andseq	r6, r5, r0
    49fc:	91000b00 	tstls	r0, r0, lsl #22
    4a00:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
    4a04:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4a08:	00009f4d 	andeq	r9, r0, sp, asr #30
    4a0c:	00000000 	andeq	r0, r0, r0
    4a10:	14bc0000 	ldrtne	r0, [ip], #0
    4a14:	14d00000 	ldrbne	r0, [r0], #0
    4a18:	00020000 	andeq	r0, r2, r0
    4a1c:	14d09f30 	ldrbne	r9, [r0], #3888	; 0xf30
    4a20:	151c0000 	ldrne	r0, [ip, #-0]
    4a24:	00010000 	andeq	r0, r1, r0
    4a28:	00151c58 	andseq	r1, r5, r8, asr ip
    4a2c:	00152000 	andseq	r2, r5, r0
    4a30:	78000300 	stmdavc	r0, {r8, r9}
    4a34:	15209f7f 	strne	r9, [r0, #-3967]!	; 0xfffff081
    4a38:	152c0000 	strne	r0, [ip, #-0]!
    4a3c:	00010000 	andeq	r0, r1, r0
    4a40:	00000058 	andeq	r0, r0, r8, asr r0
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	0014d000 	andseq	sp, r4, r0
    4a4c:	0014e400 	andseq	lr, r4, r0, lsl #8
    4a50:	30000200 	andcc	r0, r0, r0, lsl #4
    4a54:	0014e49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    4a58:	0014f000 	andseq	pc, r4, r0
    4a5c:	53000100 	movwpl	r0, #256	; 0x100
    4a60:	000014f0 	strdeq	r1, [r0], -r0
    4a64:	000014f4 	strdeq	r1, [r0], -r4
    4a68:	7f730003 	svcvc	0x00730003
    4a6c:	0014f49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    4a70:	00151800 	andseq	r1, r5, r0, lsl #16
    4a74:	53000100 	movwpl	r0, #256	; 0x100
	...
    4a80:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
    4a84:	000014cc 	andeq	r1, r0, ip, asr #9
    4a88:	cc570001 	mrrcgt	0, 0, r0, r7, cr1
    4a8c:	d0000014 	andle	r0, r0, r4, lsl r0
    4a90:	13000014 	movwne	r0, #20
    4a94:	7fa49100 	svcvc	0x00a49100
    4a98:	70007206 	andvc	r7, r0, r6, lsl #4
    4a9c:	1a007300 	bne	216a4 <IRQ_STACK_SIZE+0x196a4>
    4aa0:	01282930 	teqeq	r8, r0, lsr r9
    4aa4:	9f131600 	svcls	0x00131600
    4aa8:	000014d0 	ldrdeq	r1, [r0], -r0
    4aac:	00001560 	andeq	r1, r0, r0, ror #10
    4ab0:	a491001e 	ldrge	r0, [r1], #30
    4ab4:	a091067f 	addsge	r0, r1, pc, ror r6
    4ab8:	9891067f 	ldmls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    4abc:	0194067f 	orrseq	r0, r4, pc, ror r6
    4ac0:	911aff08 	tstls	sl, r8, lsl #30
    4ac4:	1a067f9c 	bne	1a493c <IRQ_STACK_SIZE+0x19c93c>
    4ac8:	01282930 	teqeq	r8, r0, lsr r9
    4acc:	9f131600 	svcls	0x00131600
	...
    4ad8:	000014e4 	andeq	r1, r0, r4, ror #9
    4adc:	000014ec 	andeq	r1, r0, ip, ror #9
    4ae0:	00720006 	rsbseq	r0, r2, r6
    4ae4:	9f220076 	svcls	0x00220076
    4ae8:	000014ec 	andeq	r1, r0, ip, ror #9
    4aec:	00001508 	andeq	r1, r0, r8, lsl #10
    4af0:	00510001 	subseq	r0, r1, r1
    4af4:	00000000 	andeq	r0, r0, r0
    4af8:	60000000 	andvs	r0, r0, r0
    4afc:	c0000015 	andgt	r0, r0, r5, lsl r0
    4b00:	01000015 	tsteq	r0, r5, lsl r0
    4b04:	15c05000 	strbne	r5, [r0]
    4b08:	17740000 	ldrbne	r0, [r4, -r0]!
    4b0c:	00030000 	andeq	r0, r3, r0
    4b10:	747f8c91 	ldrbtvc	r8, [pc], #-3217	; 4b18 <SVC_STACK_SIZE+0xb18>
    4b14:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    4b18:	01000017 	tsteq	r0, r7, lsl r0
    4b1c:	17785500 	ldrbne	r5, [r8, -r0, lsl #10]!
    4b20:	177c0000 	ldrbne	r0, [ip, -r0]!
    4b24:	00030000 	andeq	r0, r3, r0
    4b28:	007f8c91 			; <UNDEFINED> instruction: 0x007f8c91
    4b2c:	00000000 	andeq	r0, r0, r0
    4b30:	60000000 	andvs	r0, r0, r0
    4b34:	c0000015 	andgt	r0, r0, r5, lsl r0
    4b38:	01000015 	tsteq	r0, r5, lsl r0
    4b3c:	15c05100 	strbne	r5, [r0, #256]	; 0x100
    4b40:	177c0000 	ldrbne	r0, [ip, -r0]!
    4b44:	00030000 	andeq	r0, r3, r0
    4b48:	007efc91 			; <UNDEFINED> instruction: 0x007efc91
    4b4c:	00000000 	andeq	r0, r0, r0
    4b50:	60000000 	andvs	r0, r0, r0
    4b54:	c0000015 	andgt	r0, r0, r5, lsl r0
    4b58:	01000015 	tsteq	r0, r5, lsl r0
    4b5c:	15c05200 	strbne	r5, [r0, #512]	; 0x200
    4b60:	177c0000 	ldrbne	r0, [ip, -r0]!
    4b64:	00030000 	andeq	r0, r3, r0
    4b68:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    4b6c:	00000000 	andeq	r0, r0, r0
    4b70:	60000000 	andvs	r0, r0, r0
    4b74:	c0000015 	andgt	r0, r0, r5, lsl r0
    4b78:	01000015 	tsteq	r0, r5, lsl r0
    4b7c:	15c05300 	strbne	r5, [r0, #768]	; 0x300
    4b80:	177c0000 	ldrbne	r0, [ip, -r0]!
    4b84:	00030000 	andeq	r0, r3, r0
    4b88:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    4b8c:	00000000 	andeq	r0, r0, r0
    4b90:	60000000 	andvs	r0, r0, r0
    4b94:	64000015 	strvs	r0, [r0], #-21	; 0xffffffeb
    4b98:	02000015 	andeq	r0, r0, #21
    4b9c:	64009100 	strvs	r9, [r0], #-256	; 0xffffff00
    4ba0:	90000015 	andls	r0, r0, r5, lsl r0
    4ba4:	02000015 	andeq	r0, r0, #21
    4ba8:	90007c00 	andls	r7, r0, r0, lsl #24
    4bac:	c0000015 	andgt	r0, r0, r5, lsl r0
    4bb0:	02000015 	andeq	r0, r0, #21
    4bb4:	c0009100 	andgt	r9, r0, r0, lsl #2
    4bb8:	d8000015 	stmdale	r0, {r0, r2, r4}
    4bbc:	01000015 	tsteq	r0, r5, lsl r0
    4bc0:	15d85500 	ldrbne	r5, [r8, #1280]	; 0x500
    4bc4:	15e00000 	strbne	r0, [r0, #0]!
    4bc8:	00010000 	andeq	r0, r1, r0
    4bcc:	0015e05c 	andseq	lr, r5, ip, asr r0
    4bd0:	0015e400 	andseq	lr, r5, r0, lsl #8
    4bd4:	91000300 	mrsls	r0, LR_irq
    4bd8:	15e47ef8 	strbne	r7, [r4, #3832]!	; 0xef8
    4bdc:	16240000 	strtne	r0, [r4], -r0
    4be0:	00010000 	andeq	r0, r1, r0
    4be4:	00162456 	andseq	r2, r6, r6, asr r4
    4be8:	00162c00 	andseq	r2, r6, r0, lsl #24
    4bec:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    4bf0:	0000162c 	andeq	r1, r0, ip, lsr #12
    4bf4:	00001630 	andeq	r1, r0, r0, lsr r6
    4bf8:	305c0001 	subscc	r0, ip, r1
    4bfc:	7c000016 	stcvc	0, cr0, [r0], {22}
    4c00:	03000017 	movweq	r0, #23
    4c04:	7ef89100 	nrmvce	f1, f0
	...
    4c10:	000015d8 	ldrdeq	r1, [r0], -r8
    4c14:	000015dc 	ldrdeq	r1, [r0], -ip
    4c18:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    4c1c:	e4000015 	str	r0, [r0], #-21	; 0xffffffeb
    4c20:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    4c24:	38007300 	stmdacc	r0, {r8, r9, ip, sp, lr}
    4c28:	15e49f24 	strbne	r9, [r4, #3876]!	; 0xf24
    4c2c:	15f00000 	ldrbne	r0, [r0, #0]!
    4c30:	000d0000 	andeq	r0, sp, r0
    4c34:	24380073 	ldrtcs	r0, [r8], #-115	; 0xffffff8d
    4c38:	01940175 	orrseq	r0, r4, r5, ror r1
    4c3c:	211aff08 	tstcs	sl, r8, lsl #30
    4c40:	00162c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    4c44:	00165000 	andseq	r5, r6, r0
    4c48:	53000100 	movwpl	r0, #256	; 0x100
	...
    4c54:	0000162c 	andeq	r1, r0, ip, lsr #12
    4c58:	00001650 	andeq	r1, r0, r0, asr r6
    4c5c:	00530001 	subseq	r0, r3, r1
    4c60:	00000000 	andeq	r0, r0, r0
    4c64:	2c000000 	stccs	0, cr0, [r0], {-0}
    4c68:	74000016 	strvc	r0, [r0], #-22	; 0xffffffea
    4c6c:	03000017 	movweq	r0, #23
    4c70:	7f8c9100 	svcvc	0x008c9100
	...
    4c7c:	00001694 	muleq	r0, r4, r6
    4c80:	000016a4 	andeq	r1, r0, r4, lsr #13
    4c84:	8491000b 	ldrhi	r0, [r1], #11
    4c88:	9101947f 	tstls	r1, pc, ror r4
    4c8c:	4b231c7c 	blmi	8cbe84 <STACK_SIZE+0xcbe84>
    4c90:	0017509f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    4c94:	00177c00 	andseq	r7, r7, r0, lsl #24
    4c98:	91000b00 	tstls	r0, r0, lsl #22
    4c9c:	01947f84 	orrseq	r7, r4, r4, lsl #31
    4ca0:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4ca4:	00009f4b 	andeq	r9, r0, fp, asr #30
    4ca8:	00000000 	andeq	r0, r0, r0
    4cac:	16940000 	ldrne	r0, [r4], r0
    4cb0:	16ac0000 	strtne	r0, [ip], r0
    4cb4:	00020000 	andeq	r0, r2, r0
    4cb8:	16ac9f30 	ssat16ne	r9, #13, r0
    4cbc:	16c00000 	strbne	r0, [r0], r0
    4cc0:	000b0000 	andeq	r0, fp, r0
    4cc4:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 4ccc <SVC_STACK_SIZE+0xccc>
    4cc8:	1c7c9101 	ldfnep	f1, [ip], #-4
    4ccc:	3c9f5523 	cfldr32cc	mvfx5, [pc], {35}	; 0x23
    4cd0:	7c000017 	stcvc	0, cr0, [r0], {23}
    4cd4:	0b000017 	bleq	4d38 <SVC_STACK_SIZE+0xd38>
    4cd8:	7f9c9100 	svcvc	0x009c9100
    4cdc:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4ce0:	9f55231c 	svcls	0x0055231c
	...
    4cec:	000016cc 	andeq	r1, r0, ip, asr #13
    4cf0:	000016e0 	andeq	r1, r0, r0, ror #13
    4cf4:	9f300002 	svcls	0x00300002
    4cf8:	000016e0 	andeq	r1, r0, r0, ror #13
    4cfc:	0000172c 	andeq	r1, r0, ip, lsr #14
    4d00:	2c570001 	mrrccs	0, 0, r0, r7, cr1
    4d04:	30000017 	andcc	r0, r0, r7, lsl r0
    4d08:	03000017 	movweq	r0, #23
    4d0c:	9f7f7700 	svcls	0x007f7700
    4d10:	00001730 	andeq	r1, r0, r0, lsr r7
    4d14:	0000173c 	andeq	r1, r0, ip, lsr r7
    4d18:	00570001 	subseq	r0, r7, r1
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	e0000000 	and	r0, r0, r0
    4d24:	f4000016 	vst4.8	{d0-d3}, [r0 :64], r6
    4d28:	02000016 	andeq	r0, r0, #22
    4d2c:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    4d30:	00000016 	andeq	r0, r0, r6, lsl r0
    4d34:	01000017 	tsteq	r0, r7, lsl r0
    4d38:	17005300 	strne	r5, [r0, -r0, lsl #6]
    4d3c:	17040000 	strne	r0, [r4, -r0]
    4d40:	00030000 	andeq	r0, r3, r0
    4d44:	049f7f73 	ldreq	r7, [pc], #3955	; 4d4c <SVC_STACK_SIZE+0xd4c>
    4d48:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    4d4c:	01000017 	tsteq	r0, r7, lsl r0
    4d50:	00005300 	andeq	r5, r0, r0, lsl #6
    4d54:	00000000 	andeq	r0, r0, r0
    4d58:	16cc0000 	strbne	r0, [ip], r0
    4d5c:	16dc0000 	ldrbne	r0, [ip], r0
    4d60:	00010000 	andeq	r0, r1, r0
    4d64:	0016dc56 	andseq	sp, r6, r6, asr ip
    4d68:	0016e000 	andseq	lr, r6, r0
    4d6c:	91001300 	mrsls	r1, LR_irq
    4d70:	7c067f94 	stcvc	15, cr7, [r6], {148}	; 0x94
    4d74:	73007000 	movwvc	r7, #0
    4d78:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4d7c:	16000128 	strne	r0, [r0], -r8, lsr #2
    4d80:	16e09f13 	usatne	r9, #0, r3, lsl #30
    4d84:	177c0000 	ldrbne	r0, [ip, -r0]!
    4d88:	001e0000 	andseq	r0, lr, r0
    4d8c:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4d90:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    4d94:	067f9c91 			; <UNDEFINED> instruction: 0x067f9c91
    4d98:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4d9c:	7f90911a 	svcvc	0x0090911a
    4da0:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    4da4:	16000128 	strne	r0, [r0], -r8, lsr #2
    4da8:	00009f13 	andeq	r9, r0, r3, lsl pc
    4dac:	00000000 	andeq	r0, r0, r0
    4db0:	16f40000 	ldrbtne	r0, [r4], r0
    4db4:	16fc0000 	ldrbtne	r0, [ip], r0
    4db8:	00060000 	andeq	r0, r6, r0
    4dbc:	00750072 	rsbseq	r0, r5, r2, ror r0
    4dc0:	16fc9f22 	ldrbtne	r9, [ip], r2, lsr #30
    4dc4:	17180000 	ldrne	r0, [r8, -r0]
    4dc8:	00010000 	andeq	r0, r1, r0
    4dcc:	00000051 	andeq	r0, r0, r1, asr r0
    4dd0:	00000000 	andeq	r0, r0, r0
    4dd4:	00177c00 	andseq	r7, r7, r0, lsl #24
    4dd8:	00178c00 	andseq	r8, r7, r0, lsl #24
    4ddc:	50000100 	andpl	r0, r0, r0, lsl #2
    4de0:	0000178c 	andeq	r1, r0, ip, lsl #15
    4de4:	000017fc 	strdeq	r1, [r0], -ip
    4de8:	01f30004 	mvnseq	r0, r4
    4dec:	00009f50 	andeq	r9, r0, r0, asr pc
    4df0:	00000000 	andeq	r0, r0, r0
    4df4:	177c0000 	ldrbne	r0, [ip, -r0]!
    4df8:	17a00000 	strne	r0, [r0, r0]!
    4dfc:	00010000 	andeq	r0, r1, r0
    4e00:	0017a051 	andseq	sl, r7, r1, asr r0
    4e04:	0017a400 	andseq	sl, r7, r0, lsl #8
    4e08:	5c000100 	stfpls	f0, [r0], {-0}
    4e0c:	000017a4 	andeq	r1, r0, r4, lsr #15
    4e10:	000017fc 	strdeq	r1, [r0], -ip
    4e14:	01f30004 	mvnseq	r0, r4
    4e18:	00009f51 	andeq	r9, r0, r1, asr pc
    4e1c:	00000000 	andeq	r0, r0, r0
    4e20:	177c0000 	ldrbne	r0, [ip, -r0]!
    4e24:	17900000 	ldrne	r0, [r0, r0]
    4e28:	00010000 	andeq	r0, r1, r0
    4e2c:	00179052 	andseq	r9, r7, r2, asr r0
    4e30:	0017fc00 	andseq	pc, r7, r0, lsl #24
    4e34:	f3000400 	vshl.u8	d0, d0, d0
    4e38:	009f5201 	addseq	r5, pc, r1, lsl #4
    4e3c:	00000000 	andeq	r0, r0, r0
    4e40:	7c000000 	stcvc	0, cr0, [r0], {-0}
    4e44:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    4e48:	01000017 	tsteq	r0, r7, lsl r0
    4e4c:	17a45300 	strne	r5, [r4, r0, lsl #6]!
    4e50:	17fc0000 	ldrbne	r0, [ip, r0]!
    4e54:	00040000 	andeq	r0, r4, r0
    4e58:	9f5301f3 	svcls	0x005301f3
	...
    4e64:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    4e68:	000017c0 	andeq	r1, r0, r0, asr #15
    4e6c:	c0500001 	subsgt	r0, r0, r1
    4e70:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4e74:	01000017 	tsteq	r0, r7, lsl r0
    4e78:	00005c00 	andeq	r5, r0, r0, lsl #24
    4e7c:	00000000 	andeq	r0, r0, r0
    4e80:	17a40000 	strne	r0, [r4, r0]!
    4e84:	17b40000 	ldrne	r0, [r4, r0]!
    4e88:	00010000 	andeq	r0, r1, r0
    4e8c:	00000051 	andeq	r0, r0, r1, asr r0
    4e90:	00000000 	andeq	r0, r0, r0
    4e94:	0017c000 	andseq	ip, r7, r0
    4e98:	0017e800 	andseq	lr, r7, r0, lsl #16
    4e9c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ea8:	000017c0 	andeq	r1, r0, r0, asr #15
    4eac:	000017d8 	ldrdeq	r1, [r0], -r8
    4eb0:	d85c0001 	ldmdale	ip, {r0}^
    4eb4:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4eb8:	03000017 	movweq	r0, #23
    4ebc:	9f7f7c00 	svcls	0x007f7c00
	...
    4ec8:	000017fc 	strdeq	r1, [r0], -ip
    4ecc:	000018a0 	andeq	r1, r0, r0, lsr #17
    4ed0:	a0500001 	subsge	r0, r0, r1
    4ed4:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    4ed8:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4edc:	5001f300 	andpl	pc, r1, r0, lsl #6
    4ee0:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4ee4:	00196000 	andseq	r6, r9, r0
    4ee8:	50000100 	andpl	r0, r0, r0, lsl #2
    4eec:	00001960 	andeq	r1, r0, r0, ror #18
    4ef0:	000019a4 	andeq	r1, r0, r4, lsr #19
    4ef4:	01f30004 	mvnseq	r0, r4
    4ef8:	19a49f50 	stmibne	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
    4efc:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4f00:	00010000 	andeq	r0, r1, r0
    4f04:	00000050 	andeq	r0, r0, r0, asr r0
    4f08:	00000000 	andeq	r0, r0, r0
    4f0c:	0017fc00 	andseq	pc, r7, r0, lsl #24
    4f10:	0018a000 	andseq	sl, r8, r0
    4f14:	51000100 	mrspl	r0, (UNDEF: 16)
    4f18:	000018a0 	andeq	r1, r0, r0, lsr #17
    4f1c:	00001914 	andeq	r1, r0, r4, lsl r9
    4f20:	01f30004 	mvnseq	r0, r4
    4f24:	19149f51 	ldmdbne	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
    4f28:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    4f2c:	00010000 	andeq	r0, r1, r0
    4f30:	00196051 	andseq	r6, r9, r1, asr r0
    4f34:	0019a400 	andseq	sl, r9, r0, lsl #8
    4f38:	f3000400 	vshl.u8	d0, d0, d0
    4f3c:	a49f5101 	ldrge	r5, [pc], #257	; 4f44 <SVC_STACK_SIZE+0xf44>
    4f40:	b0000019 	andlt	r0, r0, r9, lsl r0
    4f44:	01000019 	tsteq	r0, r9, lsl r0
    4f48:	00005100 	andeq	r5, r0, r0, lsl #2
    4f4c:	00000000 	andeq	r0, r0, r0
    4f50:	17fc0000 	ldrbne	r0, [ip, r0]!
    4f54:	188c0000 	stmne	ip, {}	; <UNPREDICTABLE>
    4f58:	00010000 	andeq	r0, r1, r0
    4f5c:	00188c52 	andseq	r8, r8, r2, asr ip
    4f60:	00191400 	andseq	r1, r9, r0, lsl #8
    4f64:	f3000400 	vshl.u8	d0, d0, d0
    4f68:	149f5201 	ldrne	r5, [pc], #513	; 4f70 <SVC_STACK_SIZE+0xf70>
    4f6c:	40000019 	andmi	r0, r0, r9, lsl r0
    4f70:	01000019 	tsteq	r0, r9, lsl r0
    4f74:	19405200 	stmdbne	r0, {r9, ip, lr}^
    4f78:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    4f7c:	00020000 	andeq	r0, r2, r0
    4f80:	19604f90 	stmdbne	r0!, {r4, r7, r8, r9, sl, fp, lr}^
    4f84:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4f88:	00040000 	andeq	r0, r4, r0
    4f8c:	9f5201f3 	svcls	0x005201f3
    4f90:	000019a4 	andeq	r1, r0, r4, lsr #19
    4f94:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4f98:	00520001 	subseq	r0, r2, r1
    4f9c:	00000000 	andeq	r0, r0, r0
    4fa0:	fc000000 	stc2	0, cr0, [r0], {-0}
    4fa4:	80000017 	andhi	r0, r0, r7, lsl r0
    4fa8:	01000018 	tsteq	r0, r8, lsl r0
    4fac:	18805300 	stmne	r0, {r8, r9, ip, lr}
    4fb0:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    4fb4:	00020000 	andeq	r0, r2, r0
    4fb8:	18a04f90 	stmiane	r0!, {r4, r7, r8, r9, sl, fp, lr}
    4fbc:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    4fc0:	00040000 	andeq	r0, r4, r0
    4fc4:	9f5301f3 	svcls	0x005301f3
    4fc8:	00001914 	andeq	r1, r0, r4, lsl r9
    4fcc:	0000192c 	andeq	r1, r0, ip, lsr #18
    4fd0:	2c530001 	mrrccs	0, 0, r0, r3, cr1
    4fd4:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4fd8:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4fdc:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4fe0:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4fe4:	0019b000 	andseq	fp, r9, r0
    4fe8:	53000100 	movwpl	r0, #256	; 0x100
	...
    4ff4:	000017fc 	strdeq	r1, [r0], -ip
    4ff8:	00001804 	andeq	r1, r0, r4, lsl #16
    4ffc:	00910002 	addseq	r0, r1, r2
    5000:	00001804 	andeq	r1, r0, r4, lsl #16
    5004:	0000190c 	andeq	r1, r0, ip, lsl #18
    5008:	047d0002 	ldrbteq	r0, [sp], #-2
    500c:	00001914 	andeq	r1, r0, r4, lsl r9
    5010:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    5014:	047d0002 	ldrbteq	r0, [sp], #-2
	...
    5020:	00001818 	andeq	r1, r0, r8, lsl r8
    5024:	00001970 	andeq	r1, r0, r0, ror r9
    5028:	90900005 	addsls	r0, r0, r5
    502c:	80089302 	andhi	r9, r8, r2, lsl #6
    5030:	b0000019 	andlt	r0, r0, r9, lsl r0
    5034:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5038:	02909000 	addseq	r9, r0, #0
    503c:	00000893 	muleq	r0, r3, r8
    5040:	00000000 	andeq	r0, r0, r0
    5044:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    5048:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    504c:	00050000 	andeq	r0, r5, r0
    5050:	93029490 	movwls	r9, #9360	; 0x2490
    5054:	00187808 	andseq	r7, r8, r8, lsl #16
    5058:	00188000 	andseq	r8, r8, r0
    505c:	73000a00 	movwvc	r0, #2560	; 0xa00
    5060:	1c007100 	stfnes	f7, [r0], {-0}
    5064:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    5068:	0018809f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    506c:	0018a000 	andseq	sl, r8, r0
    5070:	92000b00 	andls	r0, r0, #0, 22
    5074:	0071004f 	rsbseq	r0, r1, pc, asr #32
    5078:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    507c:	18a09f25 	stmiane	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    5080:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    5084:	000c0000 	andeq	r0, ip, r0
    5088:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    508c:	f71c5101 			; <UNDEFINED> instruction: 0xf71c5101
    5090:	9f25f72c 	svcls	0x0025f72c
    5094:	00001914 	andeq	r1, r0, r4, lsl r9
    5098:	0000195c 	andeq	r1, r0, ip, asr r9
    509c:	94900005 	ldrls	r0, [r0], #5
    50a0:	5c089302 	stcpl	3, cr9, [r8], {2}
    50a4:	60000019 	andvs	r0, r0, r9, lsl r0
    50a8:	0b000019 	bleq	5114 <SVC_STACK_SIZE+0x1114>
    50ac:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    50b0:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    50b4:	9f25f72c 	svcls	0x0025f72c
    50b8:	00001960 	andeq	r1, r0, r0, ror #18
    50bc:	000019a4 	andeq	r1, r0, r4, lsr #19
    50c0:	01f3000c 	mvnseq	r0, ip
    50c4:	5101f353 	tstpl	r1, r3, asr r3
    50c8:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    50cc:	19a49f25 	stmibne	r4!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    50d0:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    50d4:	00050000 	andeq	r0, r5, r0
    50d8:	93029490 	movwls	r9, #9360	; 0x2490
    50dc:	0019a808 	andseq	sl, r9, r8, lsl #16
    50e0:	0019b000 	andseq	fp, r9, r0
    50e4:	73000a00 	movwvc	r0, #2560	; 0xa00
    50e8:	1c007100 	stfnes	f7, [r0], {-0}
    50ec:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    50f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    50f4:	00000000 	andeq	r0, r0, r0
    50f8:	00184000 	andseq	r4, r8, r0
    50fc:	0018e000 	andseq	lr, r8, r0
    5100:	90000500 	andls	r0, r0, r0, lsl #10
    5104:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
    5108:	000018e0 	andeq	r1, r0, r0, ror #17
    510c:	00001914 	andeq	r1, r0, r4, lsl r9
    5110:	01f3000c 	mvnseq	r0, ip
    5114:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    5118:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    511c:	19149f25 	ldmdbne	r4, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    5120:	19480000 	stmdbne	r8, {}^	; <UNPREDICTABLE>
    5124:	00050000 	andeq	r0, r5, r0
    5128:	93029590 	movwls	r9, #9616	; 0x2590
    512c:	00194808 	andseq	r4, r9, r8, lsl #16
    5130:	00196000 	andseq	r6, r9, r0
    5134:	7c000700 	stcvc	7, cr0, [r0], {-0}
    5138:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    513c:	19609f25 	stmdbne	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}^
    5140:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    5144:	000c0000 	andeq	r0, ip, r0
    5148:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    514c:	f71c5001 			; <UNDEFINED> instruction: 0xf71c5001
    5150:	9f25f72c 	svcls	0x0025f72c
    5154:	000019a4 	andeq	r1, r0, r4, lsr #19
    5158:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    515c:	95900005 	ldrls	r0, [r0, #5]
    5160:	00089302 	andeq	r9, r8, r2, lsl #6
    5164:	00000000 	andeq	r0, r0, r0
    5168:	5c000000 	stcpl	0, cr0, [r0], {-0}
    516c:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    5170:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    5174:	02949000 	addseq	r9, r4, #0
    5178:	19a40893 	stmibne	r4!, {r0, r1, r4, r7, fp}
    517c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    5180:	000a0000 	andeq	r0, sl, r0
    5184:	0000089e 	muleq	r0, lr, r8
    5188:	00000000 	andeq	r0, r0, r0
    518c:	0000bff0 	strdeq	fp, [r0], -r0
    5190:	00000000 	andeq	r0, r0, r0
    5194:	18900000 	ldmne	r0, {}	; <UNPREDICTABLE>
    5198:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    519c:	00050000 	andeq	r0, r5, r0
    51a0:	93029490 	movwls	r9, #9360	; 0x2490
    51a4:	00195c08 	andseq	r5, r9, r8, lsl #24
    51a8:	0019a400 	andseq	sl, r9, r0, lsl #8
    51ac:	90000500 	andls	r0, r0, r0, lsl #10
    51b0:	08930293 	ldmeq	r3, {r0, r1, r4, r7, r9}
	...
    51bc:	00001914 	andeq	r1, r0, r4, lsl r9
    51c0:	00001924 	andeq	r1, r0, r4, lsr #18
    51c4:	95900005 	ldrls	r0, [r0, #5]
    51c8:	00089302 	andeq	r9, r8, r2, lsl #6
    51cc:	00000000 	andeq	r0, r0, r0
    51d0:	a0000000 	andge	r0, r0, r0
    51d4:	e0000018 	and	r0, r0, r8, lsl r0
    51d8:	01000018 	tsteq	r0, r8, lsl r0
    51dc:	00005400 	andeq	r5, r0, r0, lsl #8
    51e0:	00000000 	andeq	r0, r0, r0
    51e4:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    51e8:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
    51ec:	00090000 	andeq	r0, r9, r0
    51f0:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    51f4:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    51f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51fc:	00000000 	andeq	r0, r0, r0
    5200:	0018a000 	andseq	sl, r8, r0
    5204:	0018d000 	andseq	sp, r8, r0
    5208:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    520c:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    5210:	9f00f72c 	svcls	0x0000f72c
	...
    521c:	000018e0 	andeq	r1, r0, r0, ror #17
    5220:	00001910 	andeq	r1, r0, r0, lsl r9
    5224:	00540001 	subseq	r0, r4, r1
    5228:	00000000 	andeq	r0, r0, r0
    522c:	e0000000 	and	r0, r0, r0
    5230:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    5234:	09000019 	stmdbeq	r0, {r0, r3, r4}
    5238:	0290f500 	addseq	pc, r0, #0, 10
    523c:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    5240:	00009f00 	andeq	r9, r0, r0, lsl #30
    5244:	00000000 	andeq	r0, r0, r0
    5248:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    524c:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    5250:	00090000 	andeq	r0, r9, r0
    5254:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    5258:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    525c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5260:	00000000 	andeq	r0, r0, r0
    5264:	00196000 	andseq	r6, r9, r0
    5268:	0019a400 	andseq	sl, r9, r0, lsl #8
    526c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    5278:	00001960 	andeq	r1, r0, r0, ror #18
    527c:	00001970 	andeq	r1, r0, r0, ror r9
    5280:	90f50009 	rscsls	r0, r5, r9
    5284:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    5288:	009f00f7 	ldrsheq	r0, [pc], r7
    528c:	00000000 	andeq	r0, r0, r0
    5290:	60000000 	andvs	r0, r0, r0
    5294:	80000019 	andhi	r0, r0, r9, lsl r0
    5298:	09000019 	stmdbeq	r0, {r0, r3, r4}
    529c:	0291f500 	addseq	pc, r1, #0, 10
    52a0:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    52a4:	00009f00 	andeq	r9, r0, r0, lsl #30
    52a8:	00000000 	andeq	r0, r0, r0
    52ac:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    52b0:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    52b4:	00050000 	andeq	r0, r5, r0
    52b8:	93029490 	movwls	r9, #9360	; 0x2490
    52bc:	0019a808 	andseq	sl, r9, r8, lsl #16
    52c0:	0019b000 	andseq	fp, r9, r0
    52c4:	73000a00 	movwvc	r0, #2560	; 0xa00
    52c8:	1c007100 	stfnes	f7, [r0], {-0}
    52cc:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    52d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    52d4:	00000000 	andeq	r0, r0, r0
    52d8:	0019b000 	andseq	fp, r9, r0
    52dc:	0019f000 	andseq	pc, r9, r0
    52e0:	50000100 	andpl	r0, r0, r0, lsl #2
    52e4:	000019f0 	strdeq	r1, [r0], -r0
    52e8:	00001a2c 	andeq	r1, r0, ip, lsr #20
    52ec:	88910003 	ldmhi	r1, {r0, r1}
    52f0:	001a2c7d 	andseq	r2, sl, sp, ror ip
    52f4:	001be800 	andseq	lr, fp, r0, lsl #16
    52f8:	f3000400 	vshl.u8	d0, d0, d0
    52fc:	009f5001 	addseq	r5, pc, r1
    5300:	00000000 	andeq	r0, r0, r0
    5304:	b0000000 	andlt	r0, r0, r0
    5308:	f4000019 	vst4.8	{d0-d3}, [r0 :64], r9
    530c:	01000019 	tsteq	r0, r9, lsl r0
    5310:	19f45100 	ldmibne	r4!, {r8, ip, lr}^
    5314:	1be80000 	blne	ffa0531c <PCB_BASE_APP1+0xbaf0511c>
    5318:	00030000 	andeq	r0, r3, r0
    531c:	007cf891 			; <UNDEFINED> instruction: 0x007cf891
    5320:	00000000 	andeq	r0, r0, r0
    5324:	b0000000 	andlt	r0, r0, r0
    5328:	d8000019 	stmdale	r0, {r0, r3, r4}
    532c:	01000019 	tsteq	r0, r9, lsl r0
    5330:	19d85200 	ldmibne	r8, {r9, ip, lr}^
    5334:	1be80000 	blne	ffa0533c <PCB_BASE_APP1+0xbaf0513c>
    5338:	00030000 	andeq	r0, r3, r0
    533c:	007d9891 			; <UNDEFINED> instruction: 0x007d9891
    5340:	00000000 	andeq	r0, r0, r0
    5344:	b0000000 	andlt	r0, r0, r0
    5348:	0f000019 	svceq	0x00000019
    534c:	0100001a 	tsteq	r0, sl, lsl r0
    5350:	1a0f5300 	bne	3d9f58 <IRQ_STACK_SIZE+0x3d1f58>
    5354:	1be80000 	blne	ffa0535c <PCB_BASE_APP1+0xbaf0515c>
    5358:	00030000 	andeq	r0, r3, r0
    535c:	007d9491 			; <UNDEFINED> instruction: 0x007d9491
    5360:	00000000 	andeq	r0, r0, r0
    5364:	b0000000 	andlt	r0, r0, r0
    5368:	b4000019 	strlt	r0, [r0], #-25	; 0xffffffe7
    536c:	02000019 	andeq	r0, r0, #25
    5370:	b4009100 	strlt	r9, [r0], #-256	; 0xffffff00
    5374:	c4000019 	strgt	r0, [r0], #-25	; 0xffffffe7
    5378:	02000019 	andeq	r0, r0, #25
    537c:	c4007c00 	strgt	r7, [r0], #-3072	; 0xfffff400
    5380:	e8000019 	stmda	r0, {r0, r3, r4}
    5384:	0200001b 	andeq	r0, r0, #27
    5388:	00009100 	andeq	r9, r0, r0, lsl #2
    538c:	00000000 	andeq	r0, r0, r0
    5390:	10000000 	andne	r0, r0, r0
    5394:	1c00001a 	stcne	0, cr0, [r0], {26}
    5398:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    539c:	7dd09100 	ldfvcp	f1, [r0]
    53a0:	001a1c9f 	mulseq	sl, pc, ip	; <UNPREDICTABLE>
    53a4:	001a4400 	andseq	r4, sl, r0, lsl #8
    53a8:	56000100 	strpl	r0, [r0], -r0, lsl #2
    53ac:	00001a44 	andeq	r1, r0, r4, asr #20
    53b0:	00001a50 	andeq	r1, r0, r0, asr sl
    53b4:	505c0001 	subspl	r0, ip, r1
    53b8:	9400001a 	strls	r0, [r0], #-26	; 0xffffffe6
    53bc:	0100001a 	tsteq	r0, sl, lsl r0
    53c0:	1a945600 	bne	fe51abc8 <PCB_BASE_APP1+0xb9a1a9c8>
    53c4:	1aa00000 	bne	fe8053cc <PCB_BASE_APP1+0xb9d051cc>
    53c8:	00010000 	andeq	r0, r1, r0
    53cc:	001aa05c 	andseq	sl, sl, ip, asr r0
    53d0:	001be800 	andseq	lr, fp, r0, lsl #16
    53d4:	91000300 	mrsls	r0, LR_irq
    53d8:	00007cf4 	strdeq	r7, [r0], -r4
    53dc:	00000000 	andeq	r0, r0, r0
    53e0:	1a100000 	bne	4053e8 <IRQ_STACK_SIZE+0x3fd3e8>
    53e4:	1be00000 	blne	ff8053ec <PCB_BASE_APP1+0xbad051ec>
    53e8:	00030000 	andeq	r0, r3, r0
    53ec:	e07d8891 			; <UNDEFINED> instruction: 0xe07d8891
    53f0:	e400001b 	str	r0, [r0], #-27	; 0xffffffe5
    53f4:	0100001b 	tsteq	r0, fp, lsl r0
    53f8:	1be45600 	blne	ff91ac00 <PCB_BASE_APP1+0xbae1aa00>
    53fc:	1be80000 	blne	ffa05404 <PCB_BASE_APP1+0xbaf05204>
    5400:	00030000 	andeq	r0, r3, r0
    5404:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    5408:	00000000 	andeq	r0, r0, r0
    540c:	44000000 	strmi	r0, [r0], #-0
    5410:	4800001a 	stmdami	r0, {r1, r3, r4}
    5414:	0100001a 	tsteq	r0, sl, lsl r0
    5418:	1a485500 	bne	121a820 <STACK_SIZE+0xa1a820>
    541c:	1a500000 	bne	1405424 <STACK_SIZE+0xc05424>
    5420:	00050000 	andeq	r0, r5, r0
    5424:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    5428:	001a509f 	mulseq	sl, pc, r0	; <UNPREDICTABLE>
    542c:	001a5c00 	andseq	r5, sl, r0, lsl #24
    5430:	75000d00 	strvc	r0, [r0, #-3328]	; 0xfffff300
    5434:	76243800 	strtvc	r3, [r4], -r0, lsl #16
    5438:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    543c:	9f211aff 	svcls	0x00211aff
    5440:	00001a94 	muleq	r0, r4, sl
    5444:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    5448:	00550001 	subseq	r0, r5, r1
    544c:	00000000 	andeq	r0, r0, r0
    5450:	94000000 	strls	r0, [r0], #-0
    5454:	b400001a 	strlt	r0, [r0], #-26	; 0xffffffe6
    5458:	0100001a 	tsteq	r0, sl, lsl r0
    545c:	00005500 	andeq	r5, r0, r0, lsl #10
    5460:	00000000 	andeq	r0, r0, r0
    5464:	1a940000 	bne	fe50546c <PCB_BASE_APP1+0xb9a0526c>
    5468:	1be00000 	blne	ff805470 <PCB_BASE_APP1+0xbad05270>
    546c:	00030000 	andeq	r0, r3, r0
    5470:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    5474:	00000000 	andeq	r0, r0, r0
    5478:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    547c:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    5480:	0b00001b 	bleq	54f4 <SVC_STACK_SIZE+0x14f4>
    5484:	7d809100 	stfvcd	f1, [r0]
    5488:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    548c:	9f4b231c 	svcls	0x004b231c
    5490:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    5494:	00001be8 	andeq	r1, r0, r8, ror #23
    5498:	8091000b 	addshi	r0, r1, fp
    549c:	9101947d 	tstls	r1, sp, ror r4
    54a0:	4b231c7c 	blmi	8cc698 <STACK_SIZE+0xcc698>
    54a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    54a8:	00000000 	andeq	r0, r0, r0
    54ac:	001af800 	andseq	pc, sl, r0, lsl #16
    54b0:	001b1800 	andseq	r1, fp, r0, lsl #16
    54b4:	30000200 	andcc	r0, r0, r0, lsl #4
    54b8:	001b189f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    54bc:	001b2c00 	andseq	r2, fp, r0, lsl #24
    54c0:	91000b00 	tstls	r0, r0, lsl #22
    54c4:	01947d9c 			; <UNDEFINED> instruction: 0x01947d9c
    54c8:	231c7c91 	tstcs	ip, #37120	; 0x9100
    54cc:	1ba89f55 	blne	fea2d228 <PCB_BASE_APP1+0xb9f2d028>
    54d0:	1be80000 	blne	ffa054d8 <PCB_BASE_APP1+0xbaf052d8>
    54d4:	000b0000 	andeq	r0, fp, r0
    54d8:	947d9c91 	ldrbtls	r9, [sp], #-3217	; 0xfffff36f
    54dc:	1c7c9101 	ldfnep	f1, [ip], #-4
    54e0:	009f5523 	addseq	r5, pc, r3, lsr #10
    54e4:	00000000 	andeq	r0, r0, r0
    54e8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    54ec:	4c00001b 	stcmi	0, cr0, [r0], {27}
    54f0:	0200001b 	andeq	r0, r0, #27
    54f4:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    54f8:	9800001b 	stmdals	r0, {r0, r1, r3, r4}
    54fc:	0100001b 	tsteq	r0, fp, lsl r0
    5500:	1b985700 	blne	fe61b108 <PCB_BASE_APP1+0xb9b1af08>
    5504:	1b9c0000 	blne	fe70550c <PCB_BASE_APP1+0xb9c0530c>
    5508:	00030000 	andeq	r0, r3, r0
    550c:	9c9f7f77 	ldcls	15, cr7, [pc], {119}	; 0x77
    5510:	a800001b 	stmdage	r0, {r0, r1, r3, r4}
    5514:	0100001b 	tsteq	r0, fp, lsl r0
    5518:	00005700 	andeq	r5, r0, r0, lsl #14
    551c:	00000000 	andeq	r0, r0, r0
    5520:	1b4c0000 	blne	1305528 <STACK_SIZE+0xb05528>
    5524:	1b600000 	blne	180552c <STACK_SIZE+0x100552c>
    5528:	00020000 	andeq	r0, r2, r0
    552c:	1b609f30 	blne	182d1f4 <STACK_SIZE+0x102d1f4>
    5530:	1b6c0000 	blne	1b05538 <STACK_SIZE+0x1305538>
    5534:	00010000 	andeq	r0, r1, r0
    5538:	001b6c53 	andseq	r6, fp, r3, asr ip
    553c:	001b7000 	andseq	r7, fp, r0
    5540:	73000300 	movwvc	r0, #768	; 0x300
    5544:	1b709f7f 	blne	1c2d348 <STACK_SIZE+0x142d348>
    5548:	1b940000 	blne	fe505550 <PCB_BASE_APP1+0xb9a05350>
    554c:	00010000 	andeq	r0, r1, r0
    5550:	00000053 	andeq	r0, r0, r3, asr r0
    5554:	00000000 	andeq	r0, r0, r0
    5558:	001b3800 	andseq	r3, fp, r0, lsl #16
    555c:	001b4800 	andseq	r4, fp, r0, lsl #16
    5560:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5564:	00001b48 	andeq	r1, r0, r8, asr #22
    5568:	00001b4c 	andeq	r1, r0, ip, asr #22
    556c:	94910013 	ldrls	r0, [r1], #19
    5570:	007c067d 	rsbseq	r0, ip, sp, ror r6
    5574:	00730070 	rsbseq	r0, r3, r0, ror r0
    5578:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    557c:	13160001 	tstne	r6, #1
    5580:	001b4c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    5584:	001be800 	andseq	lr, fp, r0, lsl #16
    5588:	91001e00 	tstls	r0, r0, lsl #28
    558c:	91067d94 			; <UNDEFINED> instruction: 0x91067d94
    5590:	91067d98 			; <UNDEFINED> instruction: 0x91067d98
    5594:	94067d9c 	strls	r7, [r6], #-3484	; 0xfffff264
    5598:	1aff0801 	bne	fffc75a4 <PCB_BASE_APP1+0xbb4c73a4>
    559c:	067d9091 			; <UNDEFINED> instruction: 0x067d9091
    55a0:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    55a4:	13160001 	tstne	r6, #1
    55a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55ac:	00000000 	andeq	r0, r0, r0
    55b0:	001b6000 	andseq	r6, fp, r0
    55b4:	001b6800 	andseq	r6, fp, r0, lsl #16
    55b8:	72000600 	andvc	r0, r0, #0, 12
    55bc:	22007500 	andcs	r7, r0, #0, 10
    55c0:	001b689f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    55c4:	001b8400 	andseq	r8, fp, r0, lsl #8
    55c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    55d4:	0000008c 	andeq	r0, r0, ip, lsl #1
    55d8:	000000a7 	andeq	r0, r0, r7, lsr #1
    55dc:	a7500001 	ldrbge	r0, [r0, -r1]
    55e0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    55e4:	01000000 	mrseq	r0, (UNDEF: 0)
    55e8:	00b85400 	adcseq	r5, r8, r0, lsl #8
    55ec:	00bb0000 	adcseq	r0, fp, r0
    55f0:	00010000 	andeq	r0, r1, r0
    55f4:	0000bb50 	andeq	fp, r0, r0, asr fp
    55f8:	0000bc00 	andeq	fp, r0, r0, lsl #24
    55fc:	f3000400 	vshl.u8	d0, d0, d0
    5600:	bc9f5001 	ldclt	0, cr5, [pc], {1}
    5604:	cc000000 	stcgt	0, cr0, [r0], {-0}
    5608:	01000000 	mrseq	r0, (UNDEF: 0)
    560c:	00cc5000 	sbceq	r5, ip, r0
    5610:	01300000 	teqeq	r0, r0
    5614:	00010000 	andeq	r0, r1, r0
    5618:	00013054 	andeq	r3, r1, r4, asr r0
    561c:	00013400 	andeq	r3, r1, r0, lsl #8
    5620:	f3000400 	vshl.u8	d0, d0, d0
    5624:	009f5001 	addseq	r5, pc, r1
    5628:	00000000 	andeq	r0, r0, r0
    562c:	24000000 	strcs	r0, [r0], #-0
    5630:	2c000000 	stccs	0, cr0, [r0], {-0}
    5634:	01000000 	mrseq	r0, (UNDEF: 0)
    5638:	002c5000 	eoreq	r5, ip, r0
    563c:	00400000 	subeq	r0, r0, r0
    5640:	00040000 	andeq	r0, r4, r0
    5644:	9f5001f3 	svcls	0x005001f3
	...
    5654:	00000028 	andeq	r0, r0, r8, lsr #32
    5658:	28500001 	ldmdacs	r0, {r0}^
    565c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5660:	04000000 	streq	r0, [r0], #-0
    5664:	5001f300 	andpl	pc, r1, r0, lsl #6
    5668:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5674:	00000400 	andeq	r0, r0, r0, lsl #8
    5678:	51000100 	mrspl	r0, (UNDEF: 16)
    567c:	00000004 	andeq	r0, r0, r4
    5680:	0000000c 	andeq	r0, r0, ip
    5684:	84710004 	ldrbthi	r0, [r1], #-4
    5688:	000c9f7c 	andeq	r9, ip, ip, ror pc
    568c:	00280000 	eoreq	r0, r8, r0
    5690:	00040000 	andeq	r0, r4, r0
    5694:	9f7c8171 	svcls	0x007c8171
    5698:	00000028 	andeq	r0, r0, r8, lsr #32
    569c:	0000004c 	andeq	r0, r0, ip, asr #32
    56a0:	01f30004 	mvnseq	r0, r4
    56a4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    56b0:	00280000 	eoreq	r0, r8, r0
    56b4:	00010000 	andeq	r0, r1, r0
    56b8:	00002852 	andeq	r2, r0, r2, asr r8
    56bc:	00004c00 	andeq	r4, r0, r0, lsl #24
    56c0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    56cc:	0000001c 	andeq	r0, r0, ip, lsl r0
    56d0:	00000028 	andeq	r0, r0, r8, lsr #32
    56d4:	28500001 	ldmdacs	r0, {r0}^
    56d8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    56dc:	01000000 	mrseq	r0, (UNDEF: 0)
    56e0:	00385400 	eorseq	r5, r8, r0, lsl #8
    56e4:	003b0000 	eorseq	r0, fp, r0
    56e8:	00010000 	andeq	r0, r1, r0
    56ec:	00003b50 	andeq	r3, r0, r0, asr fp
    56f0:	00004400 	andeq	r4, r0, r0, lsl #8
    56f4:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    56f8:	00449f7f 	subeq	r9, r4, pc, ror pc
    56fc:	004c0000 	subeq	r0, ip, r0
    5700:	00010000 	andeq	r0, r1, r0
    5704:	00000054 	andeq	r0, r0, r4, asr r0
	...
    5710:	00001c00 	andeq	r1, r0, r0, lsl #24
    5714:	50000100 	andpl	r0, r0, r0, lsl #2
    5718:	0000001c 	andeq	r0, r0, ip, lsl r0
    571c:	00000030 	andeq	r0, r0, r0, lsr r0
    5720:	79710003 	ldmdbvc	r1!, {r0, r1}^
    5724:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5728:	00004c00 	andeq	r4, r0, r0, lsl #24
    572c:	f3000400 	vshl.u8	d0, d0, d0
    5730:	009f5001 	addseq	r5, pc, r1
    5734:	00000000 	andeq	r0, r0, r0
    5738:	2c000000 	stccs	0, cr0, [r0], {-0}
    573c:	44000000 	strmi	r0, [r0], #-0
    5740:	01000000 	mrseq	r0, (UNDEF: 0)
    5744:	00005000 	andeq	r5, r0, r0
    5748:	00000000 	andeq	r0, r0, r0
    574c:	070c0000 	streq	r0, [ip, -r0]
    5750:	07380000 	ldreq	r0, [r8, -r0]!
    5754:	00010000 	andeq	r0, r1, r0
    5758:	00073850 	andeq	r3, r7, r0, asr r8
    575c:	00079400 	andeq	r9, r7, r0, lsl #8
    5760:	f3000400 	vshl.u8	d0, d0, d0
    5764:	009f5001 	addseq	r5, pc, r1
    5768:	00000000 	andeq	r0, r0, r0
    576c:	54000000 	strpl	r0, [r0], #-0
    5770:	bf000008 	svclt	0x00000008
    5774:	01000008 	tsteq	r0, r8
    5778:	08bf5000 	ldmeq	pc!, {ip, lr}	; <UNPREDICTABLE>
    577c:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    5780:	00040000 	andeq	r0, r4, r0
    5784:	9f5001f3 	svcls	0x005001f3
    5788:	000008c0 	andeq	r0, r0, r0, asr #17
    578c:	000008c4 	andeq	r0, r0, r4, asr #17
    5790:	c4500001 	ldrbgt	r0, [r0], #-1
    5794:	34000008 	strcc	r0, [r0], #-8
    5798:	04000009 	streq	r0, [r0], #-9
    579c:	5001f300 	andpl	pc, r1, r0, lsl #6
    57a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57a4:	00000000 	andeq	r0, r0, r0
    57a8:	00094000 	andeq	r4, r9, r0
    57ac:	00094400 	andeq	r4, r9, r0, lsl #8
    57b0:	52000100 	andpl	r0, r0, #0, 2
	...
    57bc:	00000a8c 	andeq	r0, r0, ip, lsl #21
    57c0:	00000ac0 	andeq	r0, r0, r0, asr #21
    57c4:	c0500001 	subsgt	r0, r0, r1
    57c8:	9c00000a 	stcls	0, cr0, [r0], {10}
    57cc:	0400000b 	streq	r0, [r0], #-11
    57d0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57d8:	00000000 	andeq	r0, r0, r0
    57dc:	000a8c00 	andeq	r8, sl, r0, lsl #24
    57e0:	000b0800 	andeq	r0, fp, r0, lsl #16
    57e4:	51000100 	mrspl	r0, (UNDEF: 16)
    57e8:	00000b08 	andeq	r0, r0, r8, lsl #22
    57ec:	00000b2c 	andeq	r0, r0, ip, lsr #22
    57f0:	01710003 	cmneq	r1, r3
    57f4:	000b689f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
    57f8:	000b6c00 	andeq	r6, fp, r0, lsl #24
    57fc:	51000100 	mrspl	r0, (UNDEF: 16)
    5800:	00000b6c 	andeq	r0, r0, ip, ror #22
    5804:	00000b70 	andeq	r0, r0, r0, ror fp
    5808:	01710003 	cmneq	r1, r3
    580c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5810:	00000000 	andeq	r0, r0, r0
    5814:	000a8c00 	andeq	r8, sl, r0, lsl #24
    5818:	000aa400 	andeq	sl, sl, r0, lsl #8
    581c:	52000100 	andpl	r0, r0, #0, 2
    5820:	00000aa4 	andeq	r0, r0, r4, lsr #21
    5824:	00000b30 	andeq	r0, r0, r0, lsr fp
    5828:	30530001 	subscc	r0, r3, r1
    582c:	9c00000b 	stcls	0, cr0, [r0], {11}
    5830:	0400000b 	streq	r0, [r0], #-11
    5834:	5201f300 	andpl	pc, r1, #0, 6
    5838:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    583c:	00000000 	andeq	r0, r0, r0
    5840:	000a9c00 	andeq	r9, sl, r0, lsl #24
    5844:	000aa400 	andeq	sl, sl, r0, lsl #8
    5848:	52000100 	andpl	r0, r0, #0, 2
    584c:	00000aa4 	andeq	r0, r0, r4, lsr #21
    5850:	00000b78 	andeq	r0, r0, r8, ror fp
    5854:	00530001 	subseq	r0, r3, r1
    5858:	00000000 	andeq	r0, r0, r0
    585c:	9c000000 	stcls	0, cr0, [r0], {-0}
    5860:	d000000b 	andle	r0, r0, fp
    5864:	0100000b 	tsteq	r0, fp
    5868:	0bd05000 	bleq	ff419870 <PCB_BASE_APP1+0xba919670>
    586c:	0cc00000 	stcleq	0, cr0, [r0], {0}
    5870:	00040000 	andeq	r0, r4, r0
    5874:	9f5001f3 	svcls	0x005001f3
	...
    5880:	00000b9c 	muleq	r0, ip, fp
    5884:	00000c18 	andeq	r0, r0, r8, lsl ip
    5888:	18510001 	ldmdane	r1, {r0}^
    588c:	3c00000c 	stccc	0, cr0, [r0], {12}
    5890:	0300000c 	movweq	r0, #12
    5894:	9f017100 	svcls	0x00017100
    5898:	00000c78 	andeq	r0, r0, r8, ror ip
    589c:	00000c7c 	andeq	r0, r0, ip, ror ip
    58a0:	7c510001 	mrrcvc	0, 0, r0, r1, cr1
    58a4:	8000000c 	andhi	r0, r0, ip
    58a8:	0300000c 	movweq	r0, #12
    58ac:	9f017100 	svcls	0x00017100
	...
    58b8:	00000b9c 	muleq	r0, ip, fp
    58bc:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    58c0:	b4520001 	ldrblt	r0, [r2], #-1
    58c4:	4000000b 	andmi	r0, r0, fp
    58c8:	0100000c 	tsteq	r0, ip
    58cc:	0c405300 	mcrreq	3, 0, r5, r0, cr0
    58d0:	0cc00000 	stcleq	0, cr0, [r0], {0}
    58d4:	00040000 	andeq	r0, r4, r0
    58d8:	9f5201f3 	svcls	0x005201f3
	...
    58e4:	00000bac 	andeq	r0, r0, ip, lsr #23
    58e8:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    58ec:	b4520001 	ldrblt	r0, [r2], #-1
    58f0:	6c00000b 	stcvs	0, cr0, [r0], {11}
    58f4:	0100000c 	tsteq	r0, ip
    58f8:	0c6c5300 	stcleq	3, cr5, [ip], #-0
    58fc:	0c740000 	ldcleq	0, cr0, [r4], #-0
    5900:	00030000 	andeq	r0, r3, r0
    5904:	749f7c73 	ldrvc	r7, [pc], #3187	; 590c <SVC_STACK_SIZE+0x190c>
    5908:	8800000c 	stmdahi	r0, {r2, r3}
    590c:	0100000c 	tsteq	r0, ip
    5910:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    591c:	001c0000 	andseq	r0, ip, r0
    5920:	00020000 	andeq	r0, r2, r0
    5924:	001c9f30 	andseq	r9, ip, r0, lsr pc
    5928:	00340000 	eorseq	r0, r4, r0
    592c:	00010000 	andeq	r0, r1, r0
    5930:	00003454 	andeq	r3, r0, r4, asr r4
    5934:	00003f00 	andeq	r3, r0, r0, lsl #30
    5938:	51000100 	mrspl	r0, (UNDEF: 16)
    593c:	0000003f 	andeq	r0, r0, pc, lsr r0
    5940:	00000040 	andeq	r0, r0, r0, asr #32
    5944:	7f740003 	svcvc	0x00740003
    5948:	0000409f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    594c:	00005800 	andeq	r5, r0, r0, lsl #16
    5950:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    5960:	00000014 	andeq	r0, r0, r4, lsl r0
    5964:	14500001 	ldrbne	r0, [r0], #-1
    5968:	84000000 	strhi	r0, [r0], #-0
    596c:	04000000 	streq	r0, [r0], #-0
    5970:	5001f300 	andpl	pc, r1, r0, lsl #6
    5974:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5978:	00000000 	andeq	r0, r0, r0
    597c:	00008400 	andeq	r8, r0, r0, lsl #8
    5980:	0000a700 	andeq	sl, r0, r0, lsl #14
    5984:	50000100 	andpl	r0, r0, r0, lsl #2
    5988:	000000a7 	andeq	r0, r0, r7, lsr #1
    598c:	000000a8 	andeq	r0, r0, r8, lsr #1
    5990:	01f30004 	mvnseq	r0, r4
    5994:	00a89f50 	adceq	r9, r8, r0, asr pc
    5998:	00c00000 	sbceq	r0, r0, r0
    599c:	00010000 	andeq	r0, r1, r0
    59a0:	0000c050 	andeq	ip, r0, r0, asr r0
    59a4:	00013c00 	andeq	r3, r1, r0, lsl #24
    59a8:	f3000400 	vshl.u8	d0, d0, d0
    59ac:	009f5001 	addseq	r5, pc, r1
    59b0:	00000000 	andeq	r0, r0, r0
    59b4:	84000000 	strhi	r0, [r0], #-0
    59b8:	9c000000 	stcls	0, cr0, [r0], {-0}
    59bc:	01000000 	mrseq	r0, (UNDEF: 0)
    59c0:	009c5100 	addseq	r5, ip, r0, lsl #2
    59c4:	00a80000 	adceq	r0, r8, r0
    59c8:	00040000 	andeq	r0, r4, r0
    59cc:	9f5101f3 	svcls	0x005101f3
    59d0:	000000a8 	andeq	r0, r0, r8, lsr #1
    59d4:	000000c8 	andeq	r0, r0, r8, asr #1
    59d8:	c8510001 	ldmdagt	r1, {r0}^
    59dc:	3c000000 	stccc	0, cr0, [r0], {-0}
    59e0:	04000001 	streq	r0, [r0], #-1
    59e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    59f4:	00000400 	andeq	r0, r0, r0, lsl #8
    59f8:	50000100 	andpl	r0, r0, r0, lsl #2
    59fc:	00000004 	andeq	r0, r0, r4
    5a00:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5a04:	01f30004 	mvnseq	r0, r4
    5a08:	00009f50 	andeq	r9, r0, r0, asr pc
    5a0c:	00000000 	andeq	r0, r0, r0
    5a10:	00840000 	addeq	r0, r4, r0
    5a14:	00a00000 	adceq	r0, r0, r0
    5a18:	00080000 	andeq	r0, r8, r0
    5a1c:	04934e90 	ldreq	r4, [r3], #3728	; 0xe90
    5a20:	04934f90 	ldreq	r4, [r3], #3984	; 0xf90
    5a24:	000000a0 	andeq	r0, r0, r0, lsr #1
    5a28:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5a2c:	93f50016 	mvnsls	r0, #22
    5a30:	92f52502 	rscsls	r2, r5, #8388608	; 0x800000
    5a34:	f41b2502 			; <UNDEFINED> instruction: 0xf41b2502
    5a38:	00000825 	andeq	r0, r0, r5, lsr #16
    5a3c:	00000000 	andeq	r0, r0, r0
    5a40:	9f1c3ff0 	svcls	0x001c3ff0
	...
    5a4c:	00000124 	andeq	r0, r0, r4, lsr #2
    5a50:	00000140 	andeq	r0, r0, r0, asr #2
    5a54:	40500001 	subsmi	r0, r0, r1
    5a58:	64000001 	strvs	r0, [r0], #-1
    5a5c:	03000001 	movweq	r0, #1
    5a60:	9f017000 	svcls	0x00017000
    5a64:	00000164 	andeq	r0, r0, r4, ror #2
    5a68:	0000016c 	andeq	r0, r0, ip, ror #2
    5a6c:	74500001 	ldrbvc	r0, [r0], #-1
    5a70:	90000001 	andls	r0, r0, r1
    5a74:	03000001 	movweq	r0, #1
    5a78:	9f017000 	svcls	0x00017000
	...
    5a84:	00000140 	andeq	r0, r0, r0, asr #2
    5a88:	00000164 	andeq	r0, r0, r4, ror #2
    5a8c:	645c0001 	ldrbvs	r0, [ip], #-1
    5a90:	6c000001 	stcvs	0, cr0, [r0], {1}
    5a94:	04000001 	streq	r0, [r0], #-1
    5a98:	06207300 	strteq	r7, [r0], -r0, lsl #6
    5a9c:	0001749f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    5aa0:	00019000 	andeq	r9, r1, r0
    5aa4:	5c000100 	stfpls	f0, [r0], {-0}
	...
    5ab0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    5ab4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5ab8:	d8910004 	ldmle	r1, {r2}
    5abc:	01d09f7d 	bicseq	r9, r0, sp, ror pc
    5ac0:	01d80000 	bicseq	r0, r8, r0
    5ac4:	00010000 	andeq	r0, r1, r0
    5ac8:	0001d85c 	andeq	sp, r1, ip, asr r8
    5acc:	0001fc00 	andeq	pc, r1, r0, lsl #24
    5ad0:	7c000300 	stcvc	3, cr0, [r0], {-0}
    5ad4:	01fc9f01 	mvnseq	r9, r1, lsl #30
    5ad8:	02040000 	andeq	r0, r4, #0
    5adc:	00010000 	andeq	r0, r1, r0
    5ae0:	00020c5c 	andeq	r0, r2, ip, asr ip
    5ae4:	00022800 	andeq	r2, r2, r0, lsl #16
    5ae8:	7c000300 	stcvc	3, cr0, [r0], {-0}
    5aec:	00009f01 	andeq	r9, r0, r1, lsl #30
    5af0:	00000000 	andeq	r0, r0, r0
    5af4:	01d80000 	bicseq	r0, r8, r0
    5af8:	01fc0000 	mvnseq	r0, r0
    5afc:	00010000 	andeq	r0, r1, r0
    5b00:	0001fc50 	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
    5b04:	00020400 	andeq	r0, r2, r0, lsl #8
    5b08:	73000400 	movwvc	r0, #1024	; 0x400
    5b0c:	0c9f0620 	ldceq	6, cr0, [pc], {32}
    5b10:	28000002 	stmdacs	r0, {r1}
    5b14:	01000002 	tsteq	r0, r2
    5b18:	00005000 	andeq	r5, r0, r0
    5b1c:	00000000 	andeq	r0, r0, r0
    5b20:	026c0000 	rsbeq	r0, ip, #0
    5b24:	02940000 	addseq	r0, r4, #0
    5b28:	00010000 	andeq	r0, r1, r0
    5b2c:	00029450 	andeq	r9, r2, r0, asr r4
    5b30:	0002e000 	andeq	lr, r2, r0
    5b34:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5b38:	000002e0 	andeq	r0, r0, r0, ror #5
    5b3c:	00000338 	andeq	r0, r0, r8, lsr r3
    5b40:	01f30004 	mvnseq	r0, r4
    5b44:	00009f50 	andeq	r9, r0, r0, asr pc
    5b48:	00000000 	andeq	r0, r0, r0
    5b4c:	026c0000 	rsbeq	r0, ip, #0
    5b50:	02980000 	addseq	r0, r8, #0
    5b54:	00010000 	andeq	r0, r1, r0
    5b58:	00029851 	andeq	r9, r2, r1, asr r8
    5b5c:	00030000 	andeq	r0, r3, r0
    5b60:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5b64:	00000300 	andeq	r0, r0, r0, lsl #6
    5b68:	00000304 	andeq	r0, r0, r4, lsl #6
    5b6c:	01f30004 	mvnseq	r0, r4
    5b70:	03049f51 	movweq	r9, #20305	; 0x4f51
    5b74:	03340000 	teqeq	r4, #0
    5b78:	00010000 	andeq	r0, r1, r0
    5b7c:	00033455 	andeq	r3, r3, r5, asr r4
    5b80:	00033800 	andeq	r3, r3, r0, lsl #16
    5b84:	f3000400 	vshl.u8	d0, d0, d0
    5b88:	009f5101 	addseq	r5, pc, r1, lsl #2
    5b8c:	00000000 	andeq	r0, r0, r0
    5b90:	6c000000 	stcvs	0, cr0, [r0], {-0}
    5b94:	af000002 	svcge	0x00000002
    5b98:	01000002 	tsteq	r0, r2
    5b9c:	02af5200 	adceq	r5, pc, #0, 4
    5ba0:	02d00000 	sbcseq	r0, r0, #0
    5ba4:	00010000 	andeq	r0, r1, r0
    5ba8:	0002d057 	andeq	sp, r2, r7, asr r0
    5bac:	00033800 	andeq	r3, r3, r0, lsl #16
    5bb0:	f3000400 	vshl.u8	d0, d0, d0
    5bb4:	009f5201 	addseq	r5, pc, r1, lsl #4
    5bb8:	00000000 	andeq	r0, r0, r0
    5bbc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    5bc0:	58000003 	stmdapl	r0, {r0, r1}
    5bc4:	01000003 	tsteq	r0, r3
    5bc8:	03585000 	cmpeq	r8, #0
    5bcc:	03dc0000 	bicseq	r0, ip, #0
    5bd0:	00010000 	andeq	r0, r1, r0
    5bd4:	0003dc55 	andeq	sp, r3, r5, asr ip
    5bd8:	0003e400 	andeq	lr, r3, r0, lsl #8
    5bdc:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    5be0:	03e49f01 	mvneq	r9, #1, 30
    5be4:	04300000 	ldrteq	r0, [r0], #-0
    5be8:	00010000 	andeq	r0, r1, r0
    5bec:	00000055 	andeq	r0, r0, r5, asr r0
    5bf0:	00000000 	andeq	r0, r0, r0
    5bf4:	00034c00 	andeq	r4, r3, r0, lsl #24
    5bf8:	00035800 	andeq	r5, r3, r0, lsl #16
    5bfc:	50000100 	andpl	r0, r0, r0, lsl #2
    5c00:	00000358 	andeq	r0, r0, r8, asr r3
    5c04:	00000430 	andeq	r0, r0, r0, lsr r4
    5c08:	00560001 	subseq	r0, r6, r1
    5c0c:	00000000 	andeq	r0, r0, r0
    5c10:	3c000000 	stccc	0, cr0, [r0], {-0}
    5c14:	44000004 	strmi	r0, [r0], #-4
    5c18:	03000004 	movweq	r0, #4
    5c1c:	9f447b00 	svcls	0x00447b00
    5c20:	00000444 	andeq	r0, r0, r4, asr #8
    5c24:	00000530 	andeq	r0, r0, r0, lsr r5
    5c28:	30560001 	subscc	r0, r6, r1
    5c2c:	40000005 	andmi	r0, r0, r5
    5c30:	03000005 	movweq	r0, #5
    5c34:	9f457b00 	svcls	0x00457b00
    5c38:	00000540 	andeq	r0, r0, r0, asr #10
    5c3c:	0000062c 	andeq	r0, r0, ip, lsr #12
    5c40:	00560001 	subseq	r0, r6, r1
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	3c000000 	stccc	0, cr0, [r0], {-0}
    5c4c:	4c000004 	stcmi	0, cr0, [r0], {4}
    5c50:	02000005 	andeq	r0, r0, #5
    5c54:	4c9f3a00 	vldmiami	pc, {s6-s5}
    5c58:	74000005 	strvc	r0, [r0], #-5
    5c5c:	01000005 	tsteq	r0, r5
    5c60:	05745700 	ldrbeq	r5, [r4, #-1792]!	; 0xfffff900
    5c64:	05780000 	ldrbeq	r0, [r8, #-0]!
    5c68:	00020000 	andeq	r0, r2, r0
    5c6c:	05e89f40 	strbeq	r9, [r8, #3904]!	; 0xf40
    5c70:	06080000 	streq	r0, [r8], -r0
    5c74:	00010000 	andeq	r0, r1, r0
    5c78:	00060857 	andeq	r0, r6, r7, asr r8
    5c7c:	00062400 	andeq	r2, r6, r0, lsl #8
    5c80:	3a000200 	bcc	6488 <SVC_STACK_SIZE+0x2488>
    5c84:	0006249f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    5c88:	00062c00 	andeq	r2, r6, r0, lsl #24
    5c8c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    5c98:	0000043c 	andeq	r0, r0, ip, lsr r4
    5c9c:	00000530 	andeq	r0, r0, r0, lsr r5
    5ca0:	9f300002 	svcls	0x00300002
    5ca4:	00000530 	andeq	r0, r0, r0, lsr r5
    5ca8:	00000540 	andeq	r0, r0, r0, asr #10
    5cac:	9f310002 	svcls	0x00310002
    5cb0:	00000540 	andeq	r0, r0, r0, asr #10
    5cb4:	0000062c 	andeq	r0, r0, ip, lsr #12
    5cb8:	00540001 	subseq	r0, r4, r1
    5cbc:	00000000 	andeq	r0, r0, r0
    5cc0:	3c000000 	stccc	0, cr0, [r0], {-0}
    5cc4:	9c000004 	stcls	0, cr0, [r0], {4}
    5cc8:	02000005 	andeq	r0, r0, #5
    5ccc:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    5cd0:	b4000005 	strlt	r0, [r0], #-5
    5cd4:	01000005 	tsteq	r0, r5
    5cd8:	05c85c00 	strbeq	r5, [r8, #3072]	; 0xc00
    5cdc:	05d40000 	ldrbeq	r0, [r4]
    5ce0:	00010000 	andeq	r0, r1, r0
    5ce4:	0005e85c 	andeq	lr, r5, ip, asr r8
    5ce8:	0005f800 	andeq	pc, r5, r0, lsl #16
    5cec:	30000200 	andcc	r0, r0, r0, lsl #4
    5cf0:	0005f89f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    5cf4:	00060000 	andeq	r0, r6, r0
    5cf8:	50000100 	andpl	r0, r0, r0, lsl #2
    5cfc:	00000608 	andeq	r0, r0, r8, lsl #12
    5d00:	0000062c 	andeq	r0, r0, ip, lsr #12
    5d04:	9f300002 	svcls	0x00300002
	...
    5d10:	00000560 	andeq	r0, r0, r0, ror #10
    5d14:	00000578 	andeq	r0, r0, r8, ror r5
    5d18:	78500001 	ldmdavc	r0, {r0}^
    5d1c:	88000005 	stmdahi	r0, {r0, r2}
    5d20:	01000005 	tsteq	r0, r5
    5d24:	06245500 	strteq	r5, [r4], -r0, lsl #10
    5d28:	06280000 	strteq	r0, [r8], -r0
    5d2c:	00010000 	andeq	r0, r1, r0
    5d30:	00062850 	andeq	r2, r6, r0, asr r8
    5d34:	00062c00 	andeq	r2, r6, r0, lsl #24
    5d38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    5d44:	00000578 	andeq	r0, r0, r8, ror r5
    5d48:	00000588 	andeq	r0, r0, r8, lsl #11
    5d4c:	9f300002 	svcls	0x00300002
    5d50:	0000059c 	muleq	r0, ip, r5
    5d54:	000005d4 	ldrdeq	r0, [r0], -r4
    5d58:	00530001 	subseq	r0, r3, r1
    5d5c:	00000000 	andeq	r0, r0, r0
    5d60:	3c000000 	stccc	0, cr0, [r0], {-0}
    5d64:	44000004 	strmi	r0, [r0], #-4
    5d68:	03000004 	movweq	r0, #4
    5d6c:	9f447b00 	svcls	0x00447b00
    5d70:	00000444 	andeq	r0, r0, r4, asr #8
    5d74:	00000454 	andeq	r0, r0, r4, asr r4
    5d78:	54560001 	ldrbpl	r0, [r6], #-1
    5d7c:	d8000004 	stmdale	r0, {r2}
    5d80:	01000004 	tsteq	r0, r4
    5d84:	04d85500 	ldrbeq	r5, [r8], #1280	; 0x500
    5d88:	04e00000 	strbteq	r0, [r0], #0
    5d8c:	00030000 	andeq	r0, r3, r0
    5d90:	e09f0175 	adds	r0, pc, r5, ror r1	; <UNPREDICTABLE>
    5d94:	60000004 	andvs	r0, r0, r4
    5d98:	01000005 	tsteq	r0, r5
    5d9c:	06085500 	streq	r5, [r8], -r0, lsl #10
    5da0:	06240000 	strteq	r0, [r4], -r0
    5da4:	00010000 	andeq	r0, r1, r0
    5da8:	00000055 	andeq	r0, r0, r5, asr r0
    5dac:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	40000194 	mulmi	r0, r4, r1
  14:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	06140002 	ldreq	r0, [r4], -r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40000564 	andmi	r0, r0, r4, ror #10
  34:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06f70002 	ldrbteq	r0, [r7], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	4000058c 	andmi	r0, r0, ip, lsl #11
  54:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	09aa0002 	stmibeq	sl!, {r1}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40000698 	mulmi	r0, r8, r6
  74:	000020e0 	andeq	r2, r0, r0, ror #1
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	26a30002 	strtcs	r0, [r3], r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40002778 	andmi	r2, r0, r8, ror r7
  94:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	2a330002 	bcs	cc00b4 <STACK_SIZE+0x4c00b4>
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	400029f8 	strdmi	r2, [r0], -r8
  b4:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	406e0002 	rsbmi	r0, lr, r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	4000462c 	andmi	r4, r0, ip, lsr #12
  d4:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	42b20002 	adcsmi	r0, r2, #2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40004760 	andmi	r4, r0, r0, ror #14
  f4:	00000040 	andeq	r0, r0, r0, asr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	43890002 	orrmi	r0, r9, #2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	400047a0 	andmi	r4, r0, r0, lsr #15
 114:	00000168 	andeq	r0, r0, r8, ror #2
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	48270002 	stmdami	r7!, {r1}
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	40004908 	andmi	r4, r0, r8, lsl #18
 134:	000000b4 	strheq	r0, [r0], -r4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	49990002 	ldmibmi	r9, {r1}
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	400049bc 			; <UNDEFINED> instruction: 0x400049bc
 154:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	502c0002 	eorpl	r0, ip, r2
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	4000567c 	andmi	r5, r0, ip, ror r6
 174:	0000005c 	andeq	r0, r0, ip, asr r0
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	513c0002 	teqpl	ip, r2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	400056d8 	ldrdmi	r5, [r0], -r8
 194:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	52d80002 	sbcspl	r0, r8, #2
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40005818 	andmi	r5, r0, r8, lsl r8
 1b4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	58b90002 	ldmpl	r9!, {r1}
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40005e48 	andmi	r5, r0, r8, asr #28
 1d4:	00000178 	andeq	r0, r0, r8, ror r1
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	591e0002 	ldmdbpl	lr, {r1}
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	40005fc0 	andmi	r5, r0, r0, asr #31
 1f4:	0000053c 	andeq	r0, r0, ip, lsr r5
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	597c0002 	ldmdbpl	ip!, {r1}^
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	40000000 	andmi	r0, r0, r0
 214:	00000194 	muleq	r0, r4, r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000d8 	ldrdeq	r0, [r0], -r8
       4:	00460002 	subeq	r0, r6, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	64000000 	strvs	r0, [r0], #-0
      2c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
      30:	72645f65 	rsbvc	r5, r4, #404	; 0x194
      34:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
      38:	0000682e 	andeq	r6, r0, lr, lsr #16
      3c:	70610000 	rsbvc	r0, r1, r0
      40:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
      44:	63697672 	cmnvs	r9, #119537664	; 0x7200000
      48:	00682e65 	rsbeq	r2, r8, r5, ror #28
      4c:	00000000 	andeq	r0, r0, r0
      50:	94020500 	strls	r0, [r2], #-1280	; 0xfffffb00
      54:	03400001 	movteq	r0, #1
      58:	670101b8 			; <UNDEFINED> instruction: 0x670101b8
      5c:	034b2f2d 	movteq	r2, #48941	; 0xbf2d
      60:	2ba18209 	blcs	fe86088c <PCB_BASE_APP1+0xb9d6068c>
      64:	004c6715 	subeq	r6, ip, r5, lsl r7
      68:	06010402 	streq	r0, [r1], -r2, lsl #8
      6c:	9f680666 	svcls	0x00680666
      70:	2f2d4b2d 	svccs	0x002d4b2d
      74:	9f453332 	svcls	0x00453332
      78:	2fbcbbbb 	svccs	0x00bcbbbb
      7c:	65678567 	strbvs	r8, [r7, #-1383]!	; 0xfffffa99
      80:	2c312b32 	ldccs	11, cr2, [r1], #-200	; 0xffffff38
      84:	83682f30 	cmnhi	r8, #48, 30	; 0xc0
      88:	2b4c6785 	blcs	1319ea4 <STACK_SIZE+0xb19ea4>
      8c:	30302c31 	eorscc	r2, r0, r1, lsr ip
      90:	67856767 	strvs	r6, [r5, r7, ror #14]
      94:	2c312b4c 	ldccs	11, cr2, [r1], #-304	; 0xfffffed0
      98:	67673030 			; <UNDEFINED> instruction: 0x67673030
      9c:	827e8f03 	rsbshi	r8, lr, #3, 30
      a0:	2f2f6583 	svccs	0x002f6583
      a4:	692b69a3 	stmdbvs	fp!, {r0, r1, r5, r7, r8, fp, sp, lr}
      a8:	2a519f67 	bcs	1467e4c <STACK_SIZE+0xc67e4c>
      ac:	bf342a30 	svclt	0x00342a30
      b0:	4d2b4d4d 	stcmi	13, cr4, [fp, #-308]!	; 0xfffffecc
      b4:	9f4b312b 	svcls	0x004b312b
      b8:	312f2a4f 	teqcc	pc, pc, asr #20
      bc:	2f4983a3 	svccs	0x004983a3
      c0:	0349834b 	movteq	r8, #37707	; 0x934b
      c4:	132e01c9 	teqne	lr, #1073741874	; 0x40000032
      c8:	2d2d302d 	stccs	0, cr3, [sp, #-180]!	; 0xffffff4c
      cc:	2f2d2d30 	svccs	0x002d2d30
      d0:	9f692f4b 	svcls	0x00692f4b
      d4:	0248304b 	subeq	r3, r8, #75	; 0x4b
      d8:	01010002 	tsteq	r1, r2
      dc:	00000061 	andeq	r0, r0, r1, rrx
      e0:	004b0002 	subeq	r0, fp, r2
      e4:	01020000 	mrseq	r0, (UNDEF: 2)
      e8:	000d0efb 	strdeq	r0, [sp], -fp
      ec:	01010101 	tsteq	r1, r1, lsl #2
      f0:	01000000 	mrseq	r0, (UNDEF: 0)
      f4:	00010000 	andeq	r0, r1, r0
      f8:	5f707061 	svcpl	0x00707061
      fc:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
     100:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
     104:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
     108:	00000000 	andeq	r0, r0, r0
     10c:	5f707061 	svcpl	0x00707061
     110:	76726573 			; <UNDEFINED> instruction: 0x76726573
     114:	2e656369 	cdpcs	3, 6, cr6, cr5, cr9, {3}
     118:	00000068 	andeq	r0, r0, r8, rrx
     11c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     120:	5f656369 	svcpl	0x00656369
     124:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     128:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     12c:	00000000 	andeq	r0, r0, r0
     130:	02050000 	andeq	r0, r5, #0
     134:	40000564 	andmi	r0, r0, r4, ror #10
     138:	694b6918 	stmdbvs	fp, {r3, r4, r8, fp, sp, lr}^
     13c:	01000402 	tsteq	r0, r2, lsl #8
     140:	00008801 	andeq	r8, r0, r1, lsl #16
     144:	41000200 	mrsmi	r0, R8_usr
     148:	02000000 	andeq	r0, r0, #0
     14c:	0d0efb01 	vstreq	d15, [lr, #-4]
     150:	01010100 	mrseq	r0, (UNDEF: 17)
     154:	00000001 	andeq	r0, r0, r1
     158:	01000001 	tsteq	r0, r1
     15c:	70706100 	rsbsvc	r6, r0, r0, lsl #2
     160:	7265735f 	rsbvc	r7, r5, #2080374785	; 0x7c000001
     164:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     168:	0000632e 	andeq	r6, r0, lr, lsr #6
     16c:	65640000 	strbvs	r0, [r4, #-0]!
     170:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     174:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     178:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     17c:	00000068 	andeq	r0, r0, r8, rrx
     180:	31706300 	cmncc	r0, r0, lsl #6
     184:	00682e35 	rsbeq	r2, r8, r5, lsr lr
     188:	00000000 	andeq	r0, r0, r0
     18c:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
     190:	03400005 	movteq	r0, #5
     194:	00db0110 	sbcseq	r0, fp, r0, lsl r1
     198:	67020402 	strvs	r0, [r2, -r2, lsl #8]
     19c:	02040200 	andeq	r0, r4, #0, 4
     1a0:	04020083 	streq	r0, [r2], #-131	; 0xffffff7d
     1a4:	00210802 	eoreq	r0, r1, r2, lsl #16
     1a8:	9b020402 	blls	811b8 <IRQ_STACK_SIZE+0x791b8>
     1ac:	02040200 	andeq	r0, r4, #0, 4
     1b0:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     1b4:	69517f02 	ldmdbvs	r1, {r1, r8, r9, sl, fp, ip, sp, lr}^
     1b8:	69312b69 	ldmdbvs	r1!, {r0, r3, r5, r6, r8, r9, fp, sp}
     1bc:	2f492f4b 	svccs	0x00492f4b
     1c0:	134d4d67 	movtne	r4, #56679	; 0xdd67
     1c4:	69134d4b 	ldmdbvs	r3, {r0, r1, r3, r6, r8, sl, fp, lr}
     1c8:	01000202 	tsteq	r0, r2, lsl #4
     1cc:	0002df01 	andeq	sp, r2, r1, lsl #30
     1d0:	27000200 	strcs	r0, [r0, -r0, lsl #4]
     1d4:	02000000 	andeq	r0, r0, #0
     1d8:	0d0efb01 	vstreq	d15, [lr, #-4]
     1dc:	01010100 	mrseq	r0, (UNDEF: 17)
     1e0:	00000001 	andeq	r0, r0, r1
     1e4:	01000001 	tsteq	r0, r1
     1e8:	31706300 	cmncc	r0, r0, lsl #6
     1ec:	00632e35 	rsbeq	r2, r3, r5, lsr lr
     1f0:	63000000 	movwvs	r0, #0
     1f4:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
     1f8:	00000068 	andeq	r0, r0, r8, rrx
     1fc:	05000000 	streq	r0, [r0, #-0]
     200:	00069802 	andeq	r9, r6, r2, lsl #16
     204:	02d80340 	sbcseq	r0, r8, #64, 6
     208:	7ec40301 	cdpvc	3, 12, cr0, cr4, cr1, {0}
     20c:	01bc039e 			; <UNDEFINED> instruction: 0x01bc039e
     210:	c603012e 	strgt	r0, [r3], -lr, lsr #2
     214:	5a02f27e 	bpl	bcc14 <IRQ_STACK_SIZE+0xb4c14>
     218:	6202a010 	andvs	sl, r2, #16
     21c:	84804c10 	strhi	r4, [r0], #3088	; 0xc10
     220:	4c106e02 	ldcmi	14, cr6, [r0], {2}
     224:	4cb8bc80 	ldcmi	12, cr11, [r8], #512	; 0x200
     228:	10018002 	andne	r8, r1, r2
     22c:	02f6024c 	rscseq	r0, r6, #76, 4	; 0xc0000004
     230:	02920810 	addseq	r0, r2, #16, 16	; 0x100000
     234:	804c1064 	subhi	r1, ip, r4, rrx
     238:	2e01d503 	cfsh32cs	mvfx13, mvfx1, #3
     23c:	31494b67 	cmpcc	r9, r7, ror #22
     240:	4a7ebb03 	bmi	1faee54 <STACK_SIZE+0x17aee54>
     244:	2e01c503 	cfsh32cs	mvfx12, mvfx1, #3
     248:	7ebd032e 	cdpvc	3, 11, cr0, cr13, cr14, {1}
     24c:	105a02f2 	ldrshne	r0, [sl], #-34	; 0xffffffde
     250:	106c02a0 	rsbne	r0, ip, r0, lsr #5
     254:	107802a0 	rsbsne	r0, r8, r0, lsr #5
     258:	024cb8d8 	subeq	fp, ip, #216, 16	; 0xd80000
     25c:	4c100180 	ldfmis	f0, [r0], {128}	; 0x80
     260:	1002fa02 	andne	pc, r2, r2, lsl #20
     264:	76089c4c 	strvc	r9, [r8], -ip, asr #24
     268:	4c106402 	cfldrsmi	mvf6, [r0], {2}
     26c:	01de0380 	bicseq	r0, lr, r0, lsl #7
     270:	7cf8032e 	ldclvc	3, cr0, [r8], #184	; 0xb8
     274:	db316666 	blle	c59c14 <STACK_SIZE+0x459c14>
     278:	7a03a031 	bvc	e8344 <IRQ_STACK_SIZE+0xe0344>
     27c:	0383322e 	orreq	r3, r3, #-536870910	; 0xe0000002
     280:	474b6679 	smlsldxmi	r6, fp, r9, r6
     284:	664a0d03 	strbvs	r0, [sl], -r3, lsl #26
     288:	db2e7303 	blle	b9ce9c <STACK_SIZE+0x39ce9c>
     28c:	03358331 	teqeq	r5, #-1006632960	; 0xc4000000
     290:	2d674a38 	vstmdbcs	r7!, {s9-s64}
     294:	7fbb032f 	svcvc	0x00bb032f
     298:	4849494a 	stmdami	r9, {r1, r3, r6, r8, fp, lr}^
     29c:	664a1503 	strbvs	r1, [sl], -r3, lsl #10
     2a0:	db2e6b03 	blle	b9aeb4 <STACK_SIZE+0x39aeb4>
     2a4:	0f038331 	svceq	0x00038331
     2a8:	00c4032e 	sbceq	r0, r4, lr, lsr #6
     2ac:	2f2d674a 	svccs	0x002d674a
     2b0:	4a7fa703 	bmi	1fe9ec4 <STACK_SIZE+0x17e9ec4>
     2b4:	03484949 	movteq	r4, #35145	; 0x8949
     2b8:	03664a1d 	cmneq	r6, #118784	; 0x1d000
     2bc:	31db2e63 	bicscc	r2, fp, r3, ror #28
     2c0:	2e170383 	cdpcs	3, 1, cr0, cr7, cr3, {4}
     2c4:	4a00d603 	bmi	35ad8 <IRQ_STACK_SIZE+0x2dad8>
     2c8:	032f2d67 	teqeq	pc, #6592	; 0x19c0
     2cc:	494a7f8d 	stmdbmi	sl, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr}^
     2d0:	25034849 	strcs	r4, [r3, #-2121]	; 0xfffff7b7
     2d4:	302c304a 	eorcc	r3, ip, sl, asr #32
     2d8:	bb83302c 	bllt	fe0cc390 <PCB_BASE_APP1+0xb95cc190>
     2dc:	499e0903 	ldmibmi	lr, {r0, r1, r8, fp}
     2e0:	86316732 			; <UNDEFINED> instruction: 0x86316732
     2e4:	67133546 	ldrvs	r3, [r3, -r6, asr #10]
     2e8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     2ec:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     2f0:	2f2d6713 	svccs	0x002d6713
     2f4:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     2f8:	01040200 	mrseq	r0, R12_usr
     2fc:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     300:	02002d67 	andeq	r2, r0, #6592	; 0x19c0
     304:	9f2f0104 	svcls	0x002f0104
     308:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     30c:	83134e2f 	tsthi	r3, #752	; 0x2f0
     310:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     314:	02002d83 	andeq	r2, r0, #8384	; 0x20c0
     318:	9f2f0104 	svcls	0x002f0104
     31c:	2d67134e 	stclcs	3, cr1, [r7, #-312]!	; 0xfffffec8
     320:	01040200 	mrseq	r0, R12_usr
     324:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     328:	4e2f2d67 	cdpmi	13, 2, cr2, cr15, cr7, {3}
     32c:	2f2d8313 	svccs	0x002d8313
     330:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     334:	01040200 	mrseq	r0, R12_usr
     338:	1a4e9f2f 	bne	13a7ffc <STACK_SIZE+0xba7ffc>
     33c:	032d322b 	teqeq	sp, #-1342177278	; 0xb0000002
     340:	09032e78 	stmdbeq	r3, {r3, r4, r5, r6, r9, sl, fp, sp}
     344:	31312a2e 	teqcc	r1, lr, lsr #20
     348:	02040200 	andeq	r0, r4, #0, 4
     34c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     350:	02002c02 	andeq	r2, r0, #512	; 0x200
     354:	004c0204 	subeq	r0, ip, r4, lsl #4
     358:	48020402 	stmdami	r2, {r1, sl}
     35c:	29334d32 	ldmdbcs	r3!, {r1, r4, r5, r8, sl, fp, lr}
     360:	292e0a03 	stmdbcs	lr!, {r0, r1, r9, fp}
     364:	312b2c36 	teqcc	fp, r6, lsr ip
     368:	0200302b 	andeq	r3, r0, #43	; 0x2b
     36c:	00330204 	eorseq	r0, r3, r4, lsl #4
     370:	2c020402 	cfstrscs	mvf0, [r2], {2}
     374:	02040200 	andeq	r0, r4, #0, 4
     378:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
     37c:	51324802 	teqpl	r2, r2, lsl #16
     380:	002c3169 	eoreq	r3, ip, r9, ror #2
     384:	46010402 	strmi	r0, [r1], -r2, lsl #8
     388:	02040200 	andeq	r0, r4, #0, 4
     38c:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     390:	2c020402 	cfstrscs	mvf0, [r2], {2}
     394:	02040200 	andeq	r0, r4, #0, 4
     398:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     39c:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     3a0:	2e7ef603 	cdpcs	6, 7, cr15, cr14, cr3, {0}
     3a4:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     3a8:	9f2f2d67 	svcls	0x002f2d67
     3ac:	2e00d203 	cdpcs	2, 0, cr13, cr0, cr3, {0}
     3b0:	2f302f2f 	svccs	0x00302f2f
     3b4:	88324930 	ldmdahi	r2!, {r4, r5, r8, fp, lr}
     3b8:	152e7a03 	strne	r7, [lr, #-2563]!	; 0xfffff5fd
     3bc:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     3c0:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     3c4:	0a030204 	beq	c0bdc <IRQ_STACK_SIZE+0xb8bdc>
     3c8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     3cc:	02002c02 	andeq	r2, r0, #512	; 0x200
     3d0:	00300204 	eorseq	r0, r0, r4, lsl #4
     3d4:	2c020402 	cfstrscs	mvf0, [r2], {2}
     3d8:	db036e48 	blle	dbd00 <IRQ_STACK_SIZE+0xd3d00>
     3dc:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     3e0:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     3e4:	ed039f2f 	stc	15, cr9, [r3, #-188]	; 0xffffff44
     3e8:	2f2f2e00 	svccs	0x002f2e00
     3ec:	4a7fb303 	bmi	1fed000 <STACK_SIZE+0x17ed000>
     3f0:	2e00cd03 	cdpcs	13, 0, cr12, cr0, cr3, {0}
     3f4:	f27fb503 	vrshl.s64	d27, d3, d15
     3f8:	4c105202 	lfmmi	f5, 4, [r0], {2}
     3fc:	62028464 	andvs	r8, r2, #100, 8	; 0x64000000
     400:	84804c10 	strhi	r4, [r0], #3088	; 0xc10
     404:	4c106e02 	ldcmi	14, cr6, [r0], {2}
     408:	4cb8bc80 	ldcmi	12, cr11, [r8], #512	; 0x200
     40c:	10018002 	andne	r8, r1, r2
     410:	02f6024c 	rscseq	r0, r6, #76, 4	; 0xc0000004
     414:	02920810 	addseq	r0, r2, #16, 16	; 0x100000
     418:	804c1064 	subhi	r1, ip, r4, rrx
     41c:	2e01b703 	cdpcs	7, 0, cr11, cr1, cr3, {0}
     420:	7f990367 	svcvc	0x00990367
     424:	302f2f66 	eorcc	r2, pc, r6, ror #30
     428:	32693249 	rsbcc	r3, r9, #-1879048188	; 0x90000004
     42c:	02002f2b 	andeq	r2, r0, #43, 30	; 0xac
     430:	00450104 	subeq	r0, r5, r4, lsl #2
     434:	03020402 	movweq	r0, #9218	; 0x2402
     438:	02002e0b 	andeq	r2, r0, #11, 28	; 0xb0
     43c:	002c0204 	eoreq	r0, ip, r4, lsl #4
     440:	30020402 	andcc	r0, r2, r2, lsl #8
     444:	02040200 	andeq	r0, r4, #0, 4
     448:	036e482c 	cmneq	lr, #44, 16	; 0x2c0000
     44c:	312e7ebc 			; <UNDEFINED> instruction: 0x312e7ebc
     450:	9e01c503 	cfsh32ls	mvfx12, mvfx1, #3
     454:	2f302fa3 	svccs	0x00302fa3
     458:	7e9e0330 	mrcvc	3, 4, r0, cr14, cr0, {1}
     45c:	a6bbbb2e 	ldrtge	fp, [fp], lr, lsr #22
     460:	2e01da03 	vmlacs.f32	s26, s2, s6
     464:	3249302f 	subcc	r3, r9, #47	; 0x2f
     468:	002c3169 	eoreq	r3, ip, r9, ror #2
     46c:	46010402 	strmi	r0, [r1], -r2, lsl #8
     470:	02040200 	andeq	r0, r4, #0, 4
     474:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     478:	2c020402 	cfstrscs	mvf0, [r2], {2}
     47c:	02040200 	andeq	r0, r4, #0, 4
     480:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     484:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     488:	2e7e9703 	cdpcs	7, 7, cr9, cr14, cr3, {0}
     48c:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     490:	9f2f2d67 	svcls	0x002f2d67
     494:	2e01b103 	mvfcss	f3, f3
     498:	2f302f2f 	svccs	0x00302f2f
     49c:	7dfe0330 	ldclvc	3, cr0, [lr, #192]!	; 0xc0
     4a0:	a6bbbb2e 	ldrtge	fp, [fp], lr, lsr #22
     4a4:	2e01fa03 	vmlacs.f32	s30, s2, s6
     4a8:	0249302f 	subeq	r3, r9, #47	; 0x2f
     4ac:	01010002 	tsteq	r1, r2
     4b0:	00000071 	andeq	r0, r0, r1, ror r0
     4b4:	001c0002 	andseq	r0, ip, r2
     4b8:	01020000 	mrseq	r0, (UNDEF: 2)
     4bc:	000d0efb 	strdeq	r0, [sp], -fp
     4c0:	01010101 	tsteq	r1, r1, lsl #2
     4c4:	01000000 	mrseq	r0, (UNDEF: 0)
     4c8:	00010000 	andeq	r0, r1, r0
     4cc:	2e636967 	cdpcs	9, 6, cr6, cr3, cr7, {3}
     4d0:	00000063 	andeq	r0, r0, r3, rrx
     4d4:	05000000 	streq	r0, [r0, #-0]
     4d8:	00277802 	eoreq	r7, r7, r2, lsl #16
     4dc:	01150340 	tsteq	r5, r0, asr #6
     4e0:	a213be13 	andsge	fp, r3, #304	; 0x130
     4e4:	3013be13 	andscc	fp, r3, r3, lsl lr
     4e8:	1c08342c 	cfstrsne	mvf3, [r8], {44}	; 0x2c
     4ec:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     4f0:	08342c30 	ldmdaeq	r4!, {r4, r5, sl, fp, sp}
     4f4:	d609031c 			; <UNDEFINED> instruction: 0xd609031c
     4f8:	2c312d13 	ldccs	13, cr2, [r1], #-76	; 0xffffffb4
     4fc:	033e0834 	teqeq	lr, #52, 16	; 0x340000
     500:	ce084a7a 	mcrgt	10, 0, r4, cr8, cr10, {3}
     504:	312d134d 	teqcc	sp, sp, asr #6
     508:	5a08342c 	bpl	20d5c0 <IRQ_STACK_SIZE+0x2055c0>
     50c:	084a7a03 	stmdaeq	sl, {r0, r1, r9, fp, ip, sp, lr}^
     510:	30134dea 	andscc	r4, r3, sl, ror #27
     514:	03ee342c 	mvneq	r3, #44, 8	; 0x2c000000
     518:	9f13d609 	svcls	0x0013d609
     51c:	13be134d 			; <UNDEFINED> instruction: 0x13be134d
     520:	01000c02 	tsteq	r0, r2, lsl #24
     524:	00075701 	andeq	r5, r7, r1, lsl #14
     528:	00000200 	andeq	r0, r0, r0, lsl #4
     52c:	02000001 	andeq	r0, r0, #1
     530:	0d0efb01 	vstreq	d15, [lr, #-4]
     534:	01010100 	mrseq	r0, (UNDEF: 17)
     538:	00000001 	andeq	r0, r0, r1
     53c:	01000001 	tsteq	r0, r1
     540:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     544:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     548:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     54c:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     550:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     554:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     558:	2b2b4720 	blcs	ad21e0 <STACK_SIZE+0x2d21e0>
     55c:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     560:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     564:	63672f62 	cmnvs	r7, #392	; 0x188
     568:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     56c:	6f6e2d6d 	svcvs	0x006e2d6d
     570:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     574:	2f696261 	svccs	0x00696261
     578:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     57c:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     580:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     584:	3a430065 	bcc	10c0720 <STACK_SIZE+0x8c0720>
     588:	646f435c 	strbtvs	r4, [pc], #-860	; 590 <ABORT_STACK_SIZE+0x190>
     58c:	756f5365 	strbvc	r5, [pc, #-869]!	; 22f <NOINT+0x16f>
     590:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     594:	6f535c79 	svcvs	0x00535c79
     598:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     59c:	47207972 			; <UNDEFINED> instruction: 0x47207972
     5a0:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     5a4:	2f657469 	svccs	0x00657469
     5a8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     5ac:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     5b0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     5b4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     5b8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     5bc:	67000065 	strvs	r0, [r0, -r5, rrx]
     5c0:	68706172 	ldmdavs	r0!, {r1, r4, r5, r6, r8, sp, lr}^
     5c4:	2e736369 	cdpcs	3, 7, cr6, cr3, cr9, {3}
     5c8:	00000063 	andeq	r0, r0, r3, rrx
     5cc:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     5d0:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
     5d4:	00010068 	andeq	r0, r1, r8, rrx
     5d8:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
     5dc:	5f656369 	svcpl	0x00656369
     5e0:	76697244 	strbtvc	r7, [r9], -r4, asr #4
     5e4:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	38474e45 	stmdacc	r7, {r0, r2, r6, r9, sl, fp, lr}^
     5f0:	2e363158 	mrccs	1, 1, r3, cr6, cr8, {2}
     5f4:	00000048 	andeq	r0, r0, r8, asr #32
     5f8:	4e414800 	cdpmi	8, 4, cr4, cr1, cr0, {0}
     5fc:	31583631 	cmpcc	r8, r1, lsr r6
     600:	00482e36 	subeq	r2, r8, r6, lsr lr
     604:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     608:	41544e41 	cmpmi	r4, r1, asr #28
     60c:	2e454c42 	cdpcs	12, 4, cr4, cr5, cr2, {2}
     610:	00000048 	andeq	r0, r0, r8, asr #32
     614:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     618:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     61c:	00000200 	andeq	r0, r0, r0, lsl #4
     620:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
     624:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
     628:	00003e6e 	andeq	r3, r0, lr, ror #28
     62c:	00000000 	andeq	r0, r0, r0
     630:	29f80205 	ldmibcs	r8!, {r0, r2, r9}^
     634:	91034000 	mrsls	r4, (UNDEF: 3)
     638:	03340104 	teqeq	r4, #4, 2
     63c:	2f4f2e7a 	svccs	0x004f2e7a
     640:	032e7a03 	teqeq	lr, #12288	; 0x3000
     644:	032e7ecf 	teqeq	lr, #3312	; 0xcf0
     648:	032e01b1 	teqeq	lr, #1073741868	; 0x4000002c
     64c:	03017ecf 	movweq	r7, #7887	; 0x1ecf
     650:	9d2e01b7 	stflss	f0, [lr, #-732]!	; 0xfffffd24
     654:	7ec9032f 	cdpvc	3, 12, cr0, cr9, cr15, {1}
     658:	4a3d032e 	bmi	f41318 <STACK_SIZE+0x741318>
     65c:	9e00fa03 	vmlals.f32	s30, s0, s6
     660:	667f8603 	ldrbtvs	r8, [pc], -r3, lsl #12
     664:	6600fa03 	strvs	pc, [r0], -r3, lsl #20
     668:	9e7fa003 	cdpls	0, 7, cr10, cr15, cr3, {0}
     66c:	314b2d69 	cmpcc	fp, r9, ror #26
     670:	4a7f9803 	bmi	1fe6684 <STACK_SIZE+0x17e6684>
     674:	4a00e803 	bmi	3a688 <IRQ_STACK_SIZE+0x32688>
     678:	2e7f9f03 	cdpcs	15, 7, cr9, cr15, cr3, {0}
     67c:	4f2e7903 	svcmi	0x002e7903
     680:	03362f2d 	teqeq	r6, #45, 30	; 0xb4
     684:	332b2e76 	teqcc	fp, #1888	; 0x760
     688:	032e0c03 	teqeq	lr, #768	; 0x300
     68c:	4b302e74 	blmi	c0c064 <STACK_SIZE+0x40c064>
     690:	302c322f 	eorcc	r3, ip, pc, lsr #4
     694:	492d2f2d 	pushmi	{r0, r2, r3, r5, r8, r9, sl, fp, sp}
     698:	302c304e 	eorcc	r3, ip, lr, asr #32
     69c:	0903a132 	stmdbeq	r3, {r1, r4, r5, r8, sp, pc}
     6a0:	03013e02 	movweq	r3, #7682	; 0x1e02
     6a4:	46027ead 	strmi	r7, [r2], -sp, lsr #29
     6a8:	01e00301 	mvneq	r0, r1, lsl #6
     6ac:	7ea0032e 	cdpvc	3, 10, cr0, cr0, cr14, {1}
     6b0:	01e00366 	mvneq	r0, r6, ror #6
     6b4:	7ea0032e 	cdpvc	3, 10, cr0, cr0, cr14, {1}
     6b8:	01e0034a 	mvneq	r0, sl, asr #6
     6bc:	4a09032e 	bmi	24137c <IRQ_STACK_SIZE+0x23937c>
     6c0:	032e7703 	teqeq	lr, #786432	; 0xc0000
     6c4:	75032e09 	strvc	r2, [r3, #-3593]	; 0xfffff1f7
     6c8:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     6cc:	03667503 	cmneq	r6, #12582912	; 0xc00000
     6d0:	97034a0b 	strls	r4, [r3, -fp, lsl #20]
     6d4:	de034a7e 	mcrle	10, 0, r4, cr3, cr14, {3}
     6d8:	02920201 	addseq	r0, r2, #268435456	; 0x10000000
     6dc:	3e036401 	cdpcc	4, 0, cr6, cr3, cr1, {0}
     6e0:	780330d6 	stmdavc	r3, {r1, r2, r4, r6, r7, ip, sp}
     6e4:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
     6e8:	00e3034a 	rsceq	r0, r3, sl, asr #6
     6ec:	7f83034a 	svcvc	0x0083034a
     6f0:	7e86034a 	cdpvc	3, 8, cr0, cr6, cr10, {2}
     6f4:	03015202 	movweq	r5, #4610	; 0x1202
     6f8:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     6fc:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     700:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     704:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     708:	032e0284 	teqeq	lr, #132, 4	; 0x40000008
     70c:	032e7dfc 	teqeq	lr, #252, 26	; 0x3f00
     710:	482e0284 	stmdami	lr!, {r2, r7, r9}
     714:	7dfc0330 	ldclvc	3, cr0, [ip, #192]!	; 0xc0
     718:	0282032e 	addeq	r0, r2, #-1207959552	; 0xb8000000
     71c:	2c017c02 	stccs	12, cr7, [r1], {2}
     720:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     724:	0b032e75 	bleq	cc100 <IRQ_STACK_SIZE+0xc4100>
     728:	7fb1032e 	svcvc	0x00b1032e
     72c:	4f324666 	svcmi	0x00324666
     730:	2a940864 	bcs	fe5028c8 <PCB_BASE_APP1+0xb9a026c8>
     734:	be8c0832 	mcrlt	8, 4, r0, cr12, cr2, {1}
     738:	d67dbe03 	ldrbtle	fp, [sp], -r3, lsl #28
     73c:	132e0903 	teqne	lr, #49152	; 0xc000
     740:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
     744:	0067834c 	rsbeq	r8, r7, ip, asr #6
     748:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
     74c:	7503869f 	strvc	r8, [r3, #-1695]	; 0xfffff961
     750:	2e0b0301 	cdpcs	3, 0, cr0, cr11, cr1, {0}
     754:	342e7503 	strtcc	r7, [lr], #-1283	; 0xfffffafd
     758:	682e7a03 	stmdavs	lr!, {r0, r1, r9, fp, ip, sp, lr}
     75c:	9f846783 	svcls	0x00846783
     760:	2c2f2f35 	stccs	15, cr2, [pc], #-212	; 694 <ABORT_STACK_SIZE+0x294>
     764:	364a7903 	strbcc	r7, [sl], -r3, lsl #18
     768:	2e77032f 	cdpcs	3, 7, cr0, cr7, cr15, {1}
     76c:	2e0b0335 	mcrcs	3, 0, r0, cr11, cr5, {1}
     770:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     774:	6f032e12 	svcvs	0x00032e12
     778:	2e11032e 	cdpcs	3, 1, cr0, cr1, cr14, {1}
     77c:	032e6f03 	teqeq	lr, #3, 30
     780:	6e032e13 	mcrvs	14, 0, r2, cr3, cr3, {0}
     784:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
     788:	032e6903 	teqeq	lr, #49152	; 0xc000
     78c:	69032e18 	stmdbvs	r3, {r3, r4, r9, sl, fp, sp}
     790:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
     794:	4b2e7903 	blmi	b9eba8 <STACK_SIZE+0x39eba8>
     798:	032f2f32 	teqeq	pc, #50, 30	; 0xc8
     79c:	83a02e68 	movhi	r2, #104, 28	; 0x680
     7a0:	83698383 	cmnhi	r9, #201326594	; 0xc000002
     7a4:	2f688569 	svccs	0x00688569
     7a8:	2f302f2f 	svccs	0x00302f2f
     7ac:	83312f2f 	teqhi	r1, #47, 30	; 0xbc
     7b0:	67678469 	strbvs	r8, [r7, -r9, ror #8]!
     7b4:	2a6a334d 	bcs	1a8d4f0 <STACK_SIZE+0x128d4f0>
     7b8:	82770332 	rsbshi	r0, r7, #-939524096	; 0xc8000000
     7bc:	32293333 	eorcc	r3, r9, #-872415232	; 0xcc000000
     7c0:	342b3246 	strtcc	r3, [fp], #-582	; 0xfffffdba
     7c4:	322e7903 	eorcc	r7, lr, #49152	; 0xc000
     7c8:	2d2a322b 	sfmcs	f3, 4, [sl, #-172]!	; 0xffffff54
     7cc:	08312f2f 	ldmdaeq	r1!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     7d0:	09033092 	stmdbeq	r3, {r1, r4, r7, ip, sp}
     7d4:	2c842c9e 	stccs	12, cr2, [r4], {158}	; 0x9e
     7d8:	2d306468 	cfldrscs	mvf6, [r0, #-416]!	; 0xfffffe60
     7dc:	4b2d2c31 	blmi	b4b8a8 <STACK_SIZE+0x34b8a8>
     7e0:	2c303430 	cfldrscs	mvf3, [r0], #-192	; 0xffffff40
     7e4:	034b4b84 	movteq	r4, #48004	; 0xbb84
     7e8:	034c666d 	movteq	r6, #50797	; 0xc66d
     7ec:	03679e09 	cmneq	r7, #9, 28	; 0x90
     7f0:	2d13820a 	lfmcs	f0, 1, [r3, #-40]	; 0xffffffd8
     7f4:	134df32f 	movtne	pc, #54063	; 0xd32f	; <UNPREDICTABLE>
     7f8:	13312108 	teqne	r1, #8, 2
     7fc:	2b154dd7 	blcs	553f60 <IRQ_STACK_SIZE+0x54bf60>
     800:	00220831 	eoreq	r0, r2, r1, lsr r8
     804:	06010402 	streq	r0, [r1], -r2, lsl #8
     808:	03064a2e 	movweq	r4, #27182	; 0x6a2e
     80c:	13034a6d 	movwne	r4, #14957	; 0x3a6d
     810:	4a6d034a 	bmi	1b41540 <STACK_SIZE+0x1341540>
     814:	b84a1303 	stmdalt	sl, {r0, r1, r8, r9, ip}^
     818:	2b154d89 	blcs	553e44 <IRQ_STACK_SIZE+0x54be44>
     81c:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     820:	063e0801 	ldrteq	r0, [lr], -r1, lsl #16
     824:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     828:	60030602 	andvs	r0, r3, r2, lsl #12
     82c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     830:	4a200302 	bmi	801440 <STACK_SIZE+0x1440>
     834:	02040200 	andeq	r0, r4, #0, 4
     838:	004a6003 	subeq	r6, sl, r3
     83c:	03020402 	movweq	r0, #9218	; 0x2402
     840:	89b84a20 	ldmibhi	r8!, {r5, r9, fp, lr}
     844:	6a4b134d 	bvs	12c5580 <STACK_SIZE+0xac5580>
     848:	2b322d4b 	blcs	c8bd7c <STACK_SIZE+0x48bd7c>
     84c:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     850:	6606bc01 	strvs	fp, [r6], -r1, lsl #24
     854:	02040200 	andeq	r0, r4, #0, 4
     858:	824c0306 	subhi	r0, ip, #402653184	; 0x18000000
     85c:	02040200 	andeq	r0, r4, #0, 4
     860:	004a3603 	subeq	r3, sl, r3, lsl #12
     864:	2c020402 	cfstrscs	mvf0, [r2], {2}
     868:	02040200 	andeq	r0, r4, #0, 4
     86c:	00664c03 	rsbeq	r4, r6, r3, lsl #24
     870:	03020402 	movweq	r0, #9218	; 0x2402
     874:	a548ba34 	strbge	fp, [r8, #-2612]	; 0xfffff5cc
     878:	00314a69 	eorseq	r4, r1, r9, ror #20
     87c:	f4010402 	vst3.8	{d0-d2}, [r1], r2
     880:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     884:	03060204 	movweq	r0, #25092	; 0x6204
     888:	004a7fbf 	strheq	r7, [sl], #-255	; 0xffffff01
     88c:	03020402 	movweq	r0, #9218	; 0x2402
     890:	002e00c3 	eoreq	r0, lr, r3, asr #1
     894:	03020402 	movweq	r0, #9218	; 0x2402
     898:	002e7fbd 	strhteq	r7, [lr], -sp
     89c:	03020402 	movweq	r0, #9218	; 0x2402
     8a0:	009e00c1 	addseq	r0, lr, r1, asr #1
     8a4:	03020402 	movweq	r0, #9218	; 0x2402
     8a8:	002e7fbf 	strhteq	r7, [lr], -pc
     8ac:	03020402 	movweq	r0, #9218	; 0x2402
     8b0:	804a00c1 	subhi	r0, sl, r1, asr #1
     8b4:	bc136951 	ldclt	9, cr6, [r3], {81}	; 0x51
     8b8:	154e312c 	strbne	r3, [lr, #-300]	; 0xfffffed4
     8bc:	4d86302c 	stcmi	0, cr3, [r6, #176]	; 0xb0
     8c0:	9f2f01a2 	svcls	0x002f01a2
     8c4:	039f1331 	orrseq	r1, pc, #-1006632960	; 0xc4000000
     8c8:	15038211 	strne	r8, [r3, #-529]	; 0xfffffdef
     8cc:	2e79039e 	mrccs	3, 3, r0, cr9, cr14, {4}
     8d0:	2e790335 	mrccs	3, 3, r0, cr9, cr5, {1}
     8d4:	2b314d2b 	blcs	c53d88 <STACK_SIZE+0x453d88>
     8d8:	2e6f0331 	mcrcs	3, 3, r0, cr15, cr1, {1}
     8dc:	4d2e0b03 	fstmdbxmi	lr!, {d0}	;@ Deprecated
     8e0:	4a7a034d 	bmi	1e8161c <STACK_SIZE+0x168161c>
     8e4:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     8e8:	032a3531 	teqeq	sl, #205520896	; 0xc400000
     8ec:	2c362e7a 	ldccs	14, cr2, [r6], #-488	; 0xfffffe18
     8f0:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
     8f4:	48302c4c 	ldmdami	r0!, {r2, r3, r6, sl, fp, sp}
     8f8:	02003030 	andeq	r3, r0, #48	; 0x30
     8fc:	06840104 	streq	r0, [r4], r4, lsl #2
     900:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     904:	f0030602 			; <UNDEFINED> instruction: 0xf0030602
     908:	0200827e 	andeq	r8, r0, #-536870905	; 0xe0000007
     90c:	92030204 	andls	r0, r3, #4, 4	; 0x40000000
     910:	02004a01 	andeq	r4, r0, #4096	; 0x1000
     914:	002c0204 	eoreq	r0, ip, r4, lsl #4
     918:	30020402 	andcc	r0, r2, r2, lsl #8
     91c:	02040200 	andeq	r0, r4, #0, 4
     920:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     924:	7ef00302 	cdpvc	3, 15, cr0, cr0, cr2, {0}
     928:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     92c:	01940302 	orrseq	r0, r4, r2, lsl #6
     930:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     934:	7eec0302 	cdpvc	3, 14, cr0, cr12, cr2, {0}
     938:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     93c:	01920302 	orrseq	r0, r2, r2, lsl #6
     940:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     944:	7eee0302 	cdpvc	3, 14, cr0, cr14, cr2, {0}
     948:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     94c:	01920302 	orrseq	r0, r2, r2, lsl #6
     950:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     954:	7eee0302 	cdpvc	3, 14, cr0, cr14, cr2, {0}
     958:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     95c:	01920302 	orrseq	r0, r2, r2, lsl #6
     960:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     964:	7eee0302 	cdpvc	3, 14, cr0, cr14, cr2, {0}
     968:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     96c:	01930302 	orrseq	r0, r3, r2, lsl #6
     970:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     974:	7eed0302 	cdpvc	3, 14, cr0, cr13, cr2, {0}
     978:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     97c:	01900302 	orrseq	r0, r0, r2, lsl #6
     980:	7803882e 	stmdavc	r3, {r1, r2, r3, r5, fp, pc}
     984:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
     988:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
     98c:	4a4a1503 	bmi	1285da0 <STACK_SIZE+0xa85da0>
     990:	292e0a03 	stmdbcs	lr!, {r0, r1, r9, fp}
     994:	2b314f29 	blcs	c54640 <STACK_SIZE+0x454640>
     998:	2e770332 	mrccs	3, 3, r0, cr7, cr2, {1}
     99c:	2e0b0333 	mcrcs	3, 0, r0, cr11, cr3, {1}
     9a0:	032e7a03 	teqeq	lr, #12288	; 0x3000
     9a4:	0a032e76 	beq	cc384 <IRQ_STACK_SIZE+0xc4384>
     9a8:	7a03342e 	bvc	cda68 <IRQ_STACK_SIZE+0xc5a68>
     9ac:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
     9b0:	2f4b514f 	svccs	0x004b514f
     9b4:	2d302c32 	ldccs	12, cr2, [r0, #-200]!	; 0xffffff38
     9b8:	2d2f2c2f 	stccs	12, cr2, [pc, #-188]!	; 904 <ABORT_STACK_SIZE+0x504>
     9bc:	324c312f 	subcc	r3, ip, #-1073741813	; 0xc000000b
     9c0:	c1463246 	cmpgt	r6, r6, asr #4
     9c4:	5c021603 	stcpl	6, cr1, [r2], {3}
     9c8:	0200d701 	andeq	sp, r0, #262144	; 0x40000
     9cc:	06d80104 	ldrbeq	r0, [r8], r4, lsl #2
     9d0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     9d4:	9d030602 	stcls	6, cr0, [r3, #-8]
     9d8:	0200667e 	andeq	r6, r0, #132120576	; 0x7e00000
     9dc:	e5030204 	str	r0, [r3, #-516]	; 0xfffffdfc
     9e0:	02002e01 	andeq	r2, r0, #1, 28
     9e4:	002c0204 	eoreq	r0, ip, r4, lsl #4
     9e8:	03020402 	movweq	r0, #9218	; 0x2402
     9ec:	004a7e9d 	umaaleq	r7, sl, sp, lr
     9f0:	03020402 	movweq	r0, #9218	; 0x2402
     9f4:	002e01e3 	eoreq	r0, lr, r3, ror #3
     9f8:	03020402 	movweq	r0, #9218	; 0x2402
     9fc:	004a7e9d 	umaaleq	r7, sl, sp, lr
     a00:	03020402 	movweq	r0, #9218	; 0x2402
     a04:	2c9e01e3 	ldfcss	f0, [lr], {227}	; 0xe3
     a08:	020083de 	andeq	r8, r0, #2013265923	; 0x78000003
     a0c:	3e080104 	adfcce	f0, f0, f4
     a10:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     a14:	03060204 	movweq	r0, #25092	; 0x6204
     a18:	00667e94 	mlseq	r6, r4, lr, r7
     a1c:	03020402 	movweq	r0, #9218	; 0x2402
     a20:	002e01ee 	eoreq	r0, lr, lr, ror #3
     a24:	2c020402 	cfstrscs	mvf0, [r2], {2}
     a28:	02040200 	andeq	r0, r4, #0, 4
     a2c:	4a7e9403 	bmi	1fa5a40 <STACK_SIZE+0x17a5a40>
     a30:	02040200 	andeq	r0, r4, #0, 4
     a34:	2e01ec03 	cdpcs	12, 0, cr14, cr1, cr3, {0}
     a38:	02040200 	andeq	r0, r4, #0, 4
     a3c:	4a7e9403 	bmi	1fa5a50 <STACK_SIZE+0x17a5a50>
     a40:	02040200 	andeq	r0, r4, #0, 4
     a44:	9e01ec03 	cdpls	12, 0, cr14, cr1, cr3, {0}
     a48:	ba74032c 	blt	1d01700 <STACK_SIZE+0x1501700>
     a4c:	f21703b8 	vcge.s16	d0, d23, d24
     a50:	32665b03 	rsbcc	r5, r6, #3072	; 0xc00
     a54:	03463246 	movteq	r3, #25158	; 0x6246
     a58:	08648209 	stmdaeq	r4!, {r0, r3, r9, pc}^
     a5c:	46daee78 			; <UNDEFINED> instruction: 0x46daee78
     a60:	d61d036a 	ldrle	r0, [sp], -sl, ror #6
     a64:	4e62324a 	cdpmi	2, 6, cr3, cr2, cr10, {2}
     a68:	86464e46 	strbhi	r4, [r6], -r6, asr #28
     a6c:	020e037e 	andeq	r0, lr, #-134217727	; 0xf8000001
     a70:	00f3012c 	rscseq	r0, r3, ip, lsr #2
     a74:	a0010402 	andge	r0, r1, r2, lsl #8
     a78:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     a7c:	03060204 	movweq	r0, #25092	; 0x6204
     a80:	00667df9 	strdeq	r7, [r6], #-217	; 0xffffff27	; <UNPREDICTABLE>
     a84:	03020402 	movweq	r0, #9218	; 0x2402
     a88:	002e0289 	eoreq	r0, lr, r9, lsl #5
     a8c:	2c020402 	cfstrscs	mvf0, [r2], {2}
     a90:	02040200 	andeq	r0, r4, #0, 4
     a94:	4a7df903 	bmi	1f7eea8 <STACK_SIZE+0x177eea8>
     a98:	02040200 	andeq	r0, r4, #0, 4
     a9c:	2e028703 	cdpcs	7, 0, cr8, cr2, cr3, {0}
     aa0:	02040200 	andeq	r0, r4, #0, 4
     aa4:	4a7df903 	bmi	1f7eeb8 <STACK_SIZE+0x177eeb8>
     aa8:	02040200 	andeq	r0, r4, #0, 4
     aac:	9e028703 	cdpls	7, 0, cr8, cr2, cr3, {0}
     ab0:	039c9b2c 	orrseq	r9, ip, #44, 22	; 0xb000
     ab4:	ba699e0e 	blt	1a682f4 <STACK_SIZE+0x12682f4>
     ab8:	33820b03 	orrcc	r0, r2, #3072	; 0xc00
     abc:	032e7003 	teqeq	lr, #3
     ac0:	034f2e0b 	movteq	r2, #65035	; 0xfe0b
     ac4:	17032e59 	smlsdne	r3, r9, lr, r2
     ac8:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     acc:	00821703 	addeq	r1, r2, r3, lsl #14
     ad0:	4d010402 	cfstrsmi	mvf0, [r1, #-8]
     ad4:	314b2d69 	cmpcc	fp, r9, ror #26
     ad8:	2d2d2f4b 	stccs	15, cr2, [sp, #-300]!	; 0xfffffed4
     adc:	2f2d2f2f 	svccs	0x002d2f2f
     ae0:	79032f2c 	stmdbvc	r3, {r2, r3, r5, r8, r9, sl, fp, sp}
     ae4:	66100382 	ldrvs	r0, [r0], -r2, lsl #7
     ae8:	03825603 	orreq	r5, r2, #3145728	; 0x300000
     aec:	013c020a 	teqeq	ip, sl, lsl #4
     af0:	f903a0f3 			; <UNDEFINED> instruction: 0xf903a0f3
     af4:	89039e7d 	stmdbhi	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, pc}
     af8:	032c2e02 	teqeq	ip, #2, 28
     afc:	034a7df9 	movteq	r7, #44537	; 0xadf9
     b00:	032e0287 	teqeq	lr, #1879048200	; 0x70000008
     b04:	034a7df9 	movteq	r7, #44537	; 0xadf9
     b08:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     b0c:	21039c9b 			; <UNDEFINED> instruction: 0x21039c9b
     b10:	8275039e 	rsbshi	r0, r5, #2013265922	; 0x78000002
     b14:	164a1103 	strbne	r1, [sl], -r3, lsl #2
     b18:	820f032a 	andhi	r0, pc, #-1476395008	; 0xa8000000
     b1c:	032e7103 	teqeq	lr, #-1073741824	; 0xc0000000
     b20:	02002e0f 	andeq	r2, r0, #15, 28	; 0xf0
     b24:	0d030104 	stfeqs	f0, [r3, #-16]
     b28:	004a06d6 	ldrdeq	r0, [sl], #-102	; 0xffffff9a
     b2c:	06020402 	streq	r0, [r2], -r2, lsl #8
     b30:	2e7dbd03 	cdpcs	13, 7, cr11, cr13, cr3, {0}
     b34:	02040200 	andeq	r0, r4, #0, 4
     b38:	9e02c303 	cdpls	3, 0, cr12, cr2, cr3, {0}
     b3c:	02040200 	andeq	r0, r4, #0, 4
     b40:	4a7dbd03 	bmi	1f6ff54 <STACK_SIZE+0x176ff54>
     b44:	02040200 	andeq	r0, r4, #0, 4
     b48:	4a02c303 	bmi	b175c <IRQ_STACK_SIZE+0xa975c>
     b4c:	144d6d2c 	strbne	r6, [sp], #-3372	; 0xfffff2d4
     b50:	4b65302c 	blmi	194cc08 <STACK_SIZE+0x114cc08>
     b54:	4a7e9303 	bmi	1fa5768 <STACK_SIZE+0x17a5768>
     b58:	ba01ec03 	blt	7bb6c <IRQ_STACK_SIZE+0x73b6c>
     b5c:	4a7e9403 	bmi	1fa5b70 <STACK_SIZE+0x17a5b70>
     b60:	2e01f003 	cdpcs	0, 0, cr15, cr1, cr3, {0}
     b64:	667e9003 	ldrbtvs	r9, [lr], -r3
     b68:	6601f003 	strvs	pc, [r1], -r3
     b6c:	85661003 	strbhi	r1, [r6, #-3]!
     b70:	0384309c 	orreq	r3, r4, #156	; 0x9c
     b74:	032e7d9b 	teqeq	lr, #9920	; 0x26c0
     b78:	032e02e6 	teqeq	lr, #1610612750	; 0x6000000e
     b7c:	032e7d9a 	teqeq	lr, #9856	; 0x2680
     b80:	032e02e5 	teqeq	lr, #1342177294	; 0x5000000e
     b84:	032e7d9b 	teqeq	lr, #9920	; 0x26c0
     b88:	2c2e02e5 	sfmcs	f0, 4, [lr], #-916	; 0xfffffc6c
     b8c:	2e7d9d03 	cdpcs	13, 7, cr9, cr13, cr3, {0}
     b90:	2e02e303 	cdpcs	3, 0, cr14, cr2, cr3, {0}
     b94:	99033030 	stmdbls	r3, {r4, r5, ip, sp}
     b98:	e3032e7d 	movw	r2, #15997	; 0x3e7d
     b9c:	9d036602 	stcls	6, cr6, [r3, #-8]
     ba0:	e9032e7d 	stmdb	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
     ba4:	97032e02 	strls	r2, [r3, -r2, lsl #28]
     ba8:	e9032e7d 	stmdb	r3, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp}
     bac:	97034a02 	strls	r4, [r3, -r2, lsl #20]
     bb0:	e9034a7d 	stmdb	r3, {r0, r2, r3, r4, r5, r6, r9, fp, lr}
     bb4:	97032e02 	strls	r2, [r3, -r2, lsl #28]
     bb8:	eb032e7d 	bl	cc5b4 <IRQ_STACK_SIZE+0xc45b4>
     bbc:	f5036602 			; <UNDEFINED> instruction: 0xf5036602
     bc0:	f5034a7d 			; <UNDEFINED> instruction: 0xf5034a7d
     bc4:	a0808201 	addge	r8, r0, r1, lsl #4
     bc8:	312b4c2c 	teqcc	fp, ip, lsr #24
     bcc:	7da90330 	stcvc	3, cr0, [r9, #192]!	; 0xc0
     bd0:	02d8032e 	sbcseq	r0, r8, #-1207959552	; 0xb8000000
     bd4:	a9032d4a 	stmdbge	r3, {r1, r3, r6, r8, sl, fp, sp}
     bd8:	d7032e7d 	smlsdxle	r3, sp, lr, r2
     bdc:	03302e02 	teqeq	r0, #2, 28
     be0:	032e7da7 	teqeq	lr, #10688	; 0x29c0
     be4:	2c2e02d7 	sfmcs	f0, 4, [lr], #-860	; 0xfffffca4
     be8:	2e7dab03 	vaddcs.f64	d26, d13, d3
     bec:	2e02d503 	cfsh32cs	mvfx13, mvfx2, #3
     bf0:	2e7dab03 	vaddcs.f64	d26, d13, d3
     bf4:	4a02d503 	bmi	b6008 <IRQ_STACK_SIZE+0xae008>
     bf8:	03040200 	movweq	r0, #16896	; 0x4200
     bfc:	4a7e8b03 	bmi	1fa3810 <STACK_SIZE+0x17a3810>
     c00:	03040200 	movweq	r0, #16896	; 0x4200
     c04:	2e028003 	cdpcs	0, 0, cr8, cr2, cr3, {0}
     c08:	864a0f03 	strbhi	r0, [sl], -r3, lsl #30
     c0c:	2d6b2e2a 	stclcs	14, cr2, [fp, #-168]!	; 0xffffff58
     c10:	2e7f8703 	cdpcs	7, 7, cr8, cr15, cr3, {0}
     c14:	4a00f503 	bmi	3e028 <IRQ_STACK_SIZE+0x36028>
     c18:	7fa8034f 	svcvc	0x00a8034f
     c1c:	2e5e0382 	cdpcs	3, 5, cr0, cr14, cr2, {4}
     c20:	2e00f503 	cfsh32cs	mvfx15, mvfx0, #3
     c24:	7fad034f 	svcvc	0x00ad034f
     c28:	0333292e 	teqeq	r3, #753664	; 0xb8000
     c2c:	2d699e73 	stclcs	14, cr9, [r9, #-460]!	; 0xfffffe34
     c30:	2f4b314b 	svccs	0x004b314b
     c34:	2f2f2d2d 	svccs	0x002f2d2d
     c38:	032d832d 	teqeq	sp, #-1275068416	; 0xb4000000
     c3c:	e3032e79 	movw	r2, #15993	; 0x3e79
     c40:	83036600 	movwhi	r6, #13824	; 0x3600
     c44:	0a034a7f 	beq	d3648 <IRQ_STACK_SIZE+0xcb648>
     c48:	f3014202 	vhsub.u8	d4, d1, d2
     c4c:	7df903a0 	ldclvc	3, cr0, [r9, #640]!	; 0x280
     c50:	0289039e 	addeq	r0, r9, #2013265922	; 0x78000002
     c54:	f9032c2e 			; <UNDEFINED> instruction: 0xf9032c2e
     c58:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     c5c:	f9032e02 			; <UNDEFINED> instruction: 0xf9032e02
     c60:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     c64:	9b2c9e02 	blls	b28474 <STACK_SIZE+0x328474>
     c68:	9e21039c 	mcrls	3, 1, r0, cr1, cr12, {4}
     c6c:	03827503 	orreq	r7, r2, #12582912	; 0xc00000
     c70:	304a00e3 	subcc	r0, sl, r3, ror #1
     c74:	4c2c302c 	stcmi	0, cr3, [ip], #-176	; 0xffffff50
     c78:	02f31464 	rscseq	r1, r3, #100, 8	; 0x64000000
     c7c:	01010004 	tsteq	r1, r4
     c80:	00000079 	andeq	r0, r0, r9, ror r0
     c84:	002f0002 	eoreq	r0, pc, r2
     c88:	01020000 	mrseq	r0, (UNDEF: 2)
     c8c:	000d0efb 	strdeq	r0, [sp], -fp
     c90:	01010101 	tsteq	r1, r1, lsl #2
     c94:	01000000 	mrseq	r0, (UNDEF: 0)
     c98:	00010000 	andeq	r0, r1, r0
     c9c:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
     ca0:	00000063 	andeq	r0, r0, r3, rrx
     ca4:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     ca8:	5f656369 	svcpl	0x00656369
     cac:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     cb0:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     cb4:	00000000 	andeq	r0, r0, r0
     cb8:	02050000 	andeq	r0, r5, #0
     cbc:	4000462c 	andmi	r4, r0, ip, lsr #12
     cc0:	13a21319 			; <UNDEFINED> instruction: 0x13a21319
     cc4:	00134d67 	andseq	r4, r3, r7, ror #26
     cc8:	06010402 	streq	r0, [r1], -r2, lsl #8
     ccc:	3183062e 	orrcc	r0, r3, lr, lsr #12
     cd0:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     cd4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
     cd8:	831331a0 	tsthi	r3, #160, 2	; 0x28
     cdc:	2d4ba268 	sfmcs	f2, 3, [fp, #-416]	; 0xfffffe60
     ce0:	2e0f032f 	cdpcs	3, 0, cr0, cr15, cr15, {1}
     ce4:	03484c4b 	movteq	r4, #35915	; 0x8c4b
     ce8:	2c692e72 	stclcs	14, cr2, [r9], #-456	; 0xfffffe38
     cec:	2f4c4830 	svccs	0x004c4830
     cf0:	67838467 	strvs	r8, [r3, r7, ror #8]
     cf4:	4a79036d 	bmi	1e41ab0 <STACK_SIZE+0x1641ab0>
     cf8:	01000202 	tsteq	r0, r2, lsl #4
     cfc:	00003301 	andeq	r3, r0, r1, lsl #6
     d00:	1c000200 	sfmne	f0, 4, [r0], {-0}
     d04:	02000000 	andeq	r0, r0, #0
     d08:	0d0efb01 	vstreq	d15, [lr, #-4]
     d0c:	01010100 	mrseq	r0, (UNDEF: 17)
     d10:	00000001 	andeq	r0, r0, r1
     d14:	01000001 	tsteq	r0, r1
     d18:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
     d1c:	0000632e 	andeq	r6, r0, lr, lsr #6
     d20:	00000000 	andeq	r0, r0, r0
     d24:	47600205 	strbmi	r0, [r0, -r5, lsl #4]!
     d28:	13154000 	tstne	r5, #0
     d2c:	021381a4 	andseq	r8, r3, #164, 2	; 0x29
     d30:	0101000e 	tsteq	r1, lr
     d34:	000000c3 	andeq	r0, r0, r3, asr #1
     d38:	005f0002 	subseq	r0, pc, r2
     d3c:	01020000 	mrseq	r0, (UNDEF: 2)
     d40:	000d0efb 	strdeq	r0, [sp], -fp
     d44:	01010101 	tsteq	r1, r1, lsl #2
     d48:	01000000 	mrseq	r0, (UNDEF: 0)
     d4c:	00010000 	andeq	r0, r1, r0
     d50:	6e69616d 	powvsez	f6, f1, #5.0
     d54:	0000632e 	andeq	r6, r0, lr, lsr #6
     d58:	65640000 	strbvs	r0, [r4, #-0]!
     d5c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     d60:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     d64:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     d68:	00000068 	andeq	r0, r0, r8, rrx
     d6c:	31706300 	cmncc	r0, r0, lsl #6
     d70:	00682e35 	rsbeq	r2, r8, r5, lsr lr
     d74:	61000000 	mrsvs	r0, (UNDEF: 0)
     d78:	635f7070 	cmpvs	pc, #112	; 0x70
     d7c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     d80:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
     d84:	00682e72 	rsbeq	r2, r8, r2, ror lr
     d88:	61000000 	mrsvs	r0, (UNDEF: 0)
     d8c:	735f7070 	cmpvc	pc, #112	; 0x70
     d90:	69767265 	ldmdbvs	r6!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     d94:	682e6563 	stmdavs	lr!, {r0, r1, r5, r6, r8, sl, sp, lr}
     d98:	00000000 	andeq	r0, r0, r0
     d9c:	02050000 	andeq	r0, r5, #0
     da0:	400047a0 	andmi	r4, r0, r0, lsr #15
     da4:	15011103 	strne	r1, [r1, #-259]	; 0xfffffefd
     da8:	312b312b 	teqcc	fp, fp, lsr #2
     dac:	3147312b 	cmpcc	r7, fp, lsr #2
     db0:	02040200 	andeq	r0, r4, #0, 4
     db4:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     db8:	02006402 	andeq	r6, r0, #33554432	; 0x2000000
     dbc:	00300204 	eorseq	r0, r0, r4, lsl #4
     dc0:	2c020402 	cfstrscs	mvf0, [r2], {2}
     dc4:	02040200 	andeq	r0, r4, #0, 4
     dc8:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     dcc:	03522b02 	cmpeq	r2, #2048	; 0x800
     dd0:	71032e0f 	tstvc	r3, pc, lsl #28
     dd4:	672f4b2e 	strvs	r4, [pc, -lr, lsr #22]!
     dd8:	68302f2f 	ldmdavs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     ddc:	4b2d2d69 	blmi	b4c388 <STACK_SIZE+0x34c388>
     de0:	29302d30 	ldmdbcs	r0!, {r4, r5, r8, sl, fp, sp}
     de4:	2f302f34 	svccs	0x00302f34
     de8:	67674c67 	strbvs	r4, [r7, -r7, ror #24]!
     dec:	4c67674c 	stclmi	7, cr6, [r7], #-304	; 0xfffffed0
     df0:	836a2f4b 	cmnhi	sl, #300	; 0x12c
     df4:	0c024b67 	stceq	11, cr4, [r2], {103}	; 0x67
     df8:	9d010100 	stflss	f0, [r1, #-0]
     dfc:	02000000 	andeq	r0, r0, #0
     e00:	00006700 	andeq	r6, r0, r0, lsl #14
     e04:	fb010200 	blx	4160e <IRQ_STACK_SIZE+0x3960e>
     e08:	01000d0e 	tsteq	r0, lr, lsl #26
     e0c:	00010101 	andeq	r0, r1, r1, lsl #2
     e10:	00010000 	andeq	r0, r1, r0
     e14:	3a430100 	bcc	10c121c <STACK_SIZE+0x8c121c>
     e18:	646f435c 	strbtvs	r4, [pc], #-860	; e20 <ABORT_STACK_SIZE+0xa20>
     e1c:	756f5365 	strbvc	r5, [pc, #-869]!	; abf <ABORT_STACK_SIZE+0x6bf>
     e20:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     e24:	6f535c79 	svcvs	0x00535c79
     e28:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     e2c:	47207972 			; <UNDEFINED> instruction: 0x47207972
     e30:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     e34:	2f657469 	svccs	0x00657469
     e38:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     e3c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     e40:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     e44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     e48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     e4c:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     e50:	72000073 	andvc	r0, r0, #115	; 0x73
     e54:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     e58:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
     e5c:	00000000 	andeq	r0, r0, r0
     e60:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     e64:	00682e73 	rsbeq	r2, r8, r3, ror lr
     e68:	00000001 	andeq	r0, r0, r1
     e6c:	08020500 	stmdaeq	r2, {r8, sl}
     e70:	03400049 	movteq	r0, #73	; 0x49
     e74:	2a16010a 	bcs	5812a4 <IRQ_STACK_SIZE+0x5792a4>
     e78:	872b3132 			; <UNDEFINED> instruction: 0x872b3132
     e7c:	312b3145 	teqcc	fp, r5, asr #2
     e80:	322c3030 	eorcc	r3, ip, #48	; 0x30
     e84:	144d144d 	strbne	r1, [sp], #-1101	; 0xfffffbb3
     e88:	692f1369 	stmdbvs	pc!, {r0, r3, r5, r6, r8, r9, ip}	; <UNPREDICTABLE>
     e8c:	00316914 	eorseq	r6, r1, r4, lsl r9
     e90:	06020402 	streq	r0, [r2], -r2, lsl #8
     e94:	02bb069e 	adcseq	r0, fp, #165675008	; 0x9e00000
     e98:	01010004 	tsteq	r1, r4
     e9c:	0000032e 	andeq	r0, r0, lr, lsr #6
     ea0:	00300002 	eorseq	r0, r0, r2
     ea4:	01020000 	mrseq	r0, (UNDEF: 2)
     ea8:	000d0efb 	strdeq	r0, [sp], -fp
     eac:	01010101 	tsteq	r1, r1, lsl #2
     eb0:	01000000 	mrseq	r0, (UNDEF: 0)
     eb4:	00010000 	andeq	r0, r1, r0
     eb8:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
     ebc:	0000632e 	andeq	r6, r0, lr, lsr #6
     ec0:	65640000 	strbvs	r0, [r4, #-0]!
     ec4:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     ec8:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     ecc:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     ed0:	00000068 	andeq	r0, r0, r8, rrx
     ed4:	05000000 	streq	r0, [r0, #-0]
     ed8:	0049bc02 	subeq	fp, r9, r2, lsl #24
     edc:	01260340 	teqeq	r6, r0, asr #6
     ee0:	03011c03 	movweq	r1, #7171	; 0x1c03
     ee4:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
     ee8:	6666032e 	strbtvs	r0, [r6], -lr, lsr #6
     eec:	2e17034d 	cdpcs	3, 1, cr0, cr7, cr13, {2}
     ef0:	032e6903 	teqeq	lr, #49152	; 0xc000
     ef4:	6a032e17 	bvs	cc758 <IRQ_STACK_SIZE+0xc4758>
     ef8:	2e16032e 	cdpcs	3, 1, cr0, cr6, cr14, {1}
     efc:	032e6a03 	teqeq	lr, #12288	; 0x3000
     f00:	03832e17 	orreq	r2, r3, #368	; 0x170
     f04:	83838264 	orrhi	r8, r3, #100, 4	; 0x40000006
     f08:	2d2f8367 	stccs	3, cr8, [pc, #-412]!	; d74 <ABORT_STACK_SIZE+0x974>
     f0c:	1903314b 	stmdbne	r3, {r0, r1, r3, r6, r8, ip, sp}
     f10:	66670301 	strbtvs	r0, [r7], -r1, lsl #6
     f14:	302e1903 	eorcc	r1, lr, r3, lsl #18
     f18:	039f672d 	orrseq	r6, pc, #11796480	; 0xb40000
     f1c:	5b032e0c 	blpl	cc754 <IRQ_STACK_SIZE+0xc4754>
     f20:	1703302e 	strne	r3, [r3, -lr, lsr #32]
     f24:	4a66032e 	bmi	1981be4 <STACK_SIZE+0x1181be4>
     f28:	23033067 	movwcs	r3, #12391	; 0x3067
     f2c:	2f4bbb2e 	svccs	0x004bbb2e
     f30:	2d2f49a0 	stccs	9, cr4, [pc, #-640]!	; cb8 <ABORT_STACK_SIZE+0x8b8>
     f34:	032e2403 	teqeq	lr, #50331648	; 0x3000000
     f38:	16032e5d 			; <UNDEFINED> instruction: 0x16032e5d
     f3c:	660d032e 	strvs	r0, [sp], -lr, lsr #6
     f40:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     f44:	5c032e0c 	stcpl	14, cr2, [r3], {12}
     f48:	4a16032e 	bmi	581c08 <IRQ_STACK_SIZE+0x579c08>
     f4c:	672f6767 	strvs	r6, [pc, -r7, ror #14]!
     f50:	2f2f6736 	svccs	0x002f6736
     f54:	b3033067 	movwlt	r3, #12391	; 0x3067
     f58:	d4032e7f 	strle	r2, [r3], #-3711	; 0xfffff181
     f5c:	2cd94a00 	vldmiacs	r9, {s9-s8}
     f60:	a02f2f2f 	eorge	r2, pc, pc, lsr #30
     f64:	362d2f2d 	strtcc	r2, [sp], -sp, lsr #30
     f68:	6d2e7903 	stcvs	9, cr7, [lr, #-12]!
     f6c:	2f2f2ca2 	svccs	0x002f2ca2
     f70:	2f2da02f 	svccs	0x002da02f
     f74:	2e0a032d 	cdpcs	3, 0, cr0, cr10, cr13, {1}
     f78:	682e7703 	stmdavs	lr!, {r0, r1, r8, r9, sl, ip, sp, lr}
     f7c:	2e7f9803 	cdpcs	8, 7, cr9, cr15, cr3, {0}
     f80:	4a00ef03 	bmi	3cb94 <IRQ_STACK_SIZE+0x34b94>
     f84:	672d339f 			; <UNDEFINED> instruction: 0x672d339f
     f88:	a02e0903 	eorge	r0, lr, r3, lsl #18
     f8c:	032d2f2d 	teqeq	sp, #45, 30	; 0xb4
     f90:	032e7fba 	teqeq	lr, #744	; 0x2e8
     f94:	032e00c7 	teqeq	lr, #199	; 0xc7
     f98:	9f667fb9 	svcls	0x00667fb9
     f9c:	2f4b2d2f 	svccs	0x004b2d2f
     fa0:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
     fa4:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
     fa8:	2e00cb03 	vmlacs.f64	d12, d0, d3
     fac:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
     fb0:	2e00cb03 	vmlacs.f64	d12, d0, d3
     fb4:	2f2c2fa0 	svccs	0x002c2fa0
     fb8:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
     fbc:	03302c30 	teqeq	r0, #48, 24	; 0x3000
     fc0:	be036637 	mcrlt	6, 0, r6, cr3, cr7, {1}
     fc4:	134d667e 	movtne	r6, #54910	; 0xd67e
     fc8:	13a283d7 			; <UNDEFINED> instruction: 0x13a283d7
     fcc:	02002d84 	andeq	r2, r0, #132, 26	; 0x2100
     fd0:	9f670104 	svcls	0x00670104
     fd4:	15be1386 	ldrne	r1, [lr, #902]!	; 0x386
     fd8:	01040200 	mrseq	r0, R12_usr
     fdc:	bb064a06 	bllt	1937fc <IRQ_STACK_SIZE+0x18b7fc>
     fe0:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
     fe4:	2da02f01 	stccs	15, cr2, [r0, #4]!
     fe8:	862f2d2f 	strthi	r2, [pc], -pc, lsr #26
     fec:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     ff0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     ff4:	002f49bd 	strhteq	r4, [pc], -sp
     ff8:	2f010402 	svccs	0x00010402
     ffc:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; d84 <ABORT_STACK_SIZE+0x984>
    1000:	312f682f 	teqcc	pc, pc, lsr #16
    1004:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1008:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    100c:	4b2d9f9f 	blmi	b68e90 <STACK_SIZE+0x368e90>
    1010:	01040200 	mrseq	r0, R12_usr
    1014:	036a9f2f 	cmneq	sl, #47, 30	; 0xbc
    1018:	9fd70178 	svcls	0x00d70178
    101c:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    1020:	78039e09 	stmdavc	r3, {r0, r3, r9, sl, fp, ip, pc}
    1024:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    1028:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    102c:	2f9f3601 	svccs	0x009f3601
    1030:	02004b2d 	andeq	r4, r0, #46080	; 0xb400
    1034:	a12f0104 	teqge	pc, r4, lsl #2
    1038:	302c302c 	eorcc	r3, ip, ip, lsr #32
    103c:	00154d2f 	andseq	r4, r5, pc, lsr #26
    1040:	06010402 	streq	r0, [r1], -r2, lsl #8
    1044:	309f064a 	addscc	r0, pc, sl, asr #12
    1048:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
    104c:	2f010402 	svccs	0x00010402
    1050:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; dd8 <ABORT_STACK_SIZE+0x9d8>
    1054:	0015862f 	andseq	r8, r5, pc, lsr #12
    1058:	06010402 	streq	r0, [r1], -r2, lsl #8
    105c:	30a0064a 	adccc	r0, r0, sl, asr #12
    1060:	002f4b2c 	eoreq	r4, pc, ip, lsr #22
    1064:	2f010402 	svccs	0x00010402
    1068:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; df0 <ABORT_STACK_SIZE+0x9f0>
    106c:	312f682f 	teqcc	pc, pc, lsr #16
    1070:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
    1074:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1078:	332c309f 	teqcc	ip, #159	; 0x9f
    107c:	03513229 	cmpeq	r1, #-1879048190	; 0x90000002
    1080:	2f342e79 	svccs	0x00342e79
    1084:	4b2e7903 	blmi	b9f498 <STACK_SIZE+0x39f498>
    1088:	01040200 	mrseq	r0, R12_usr
    108c:	a02e0903 	eorge	r0, lr, r3, lsl #18
    1090:	2f2d2f2d 	svccs	0x002d2f2d
    1094:	7fb50386 	svcvc	0x00b50386
    1098:	2d9fd701 	ldccs	7, cr13, [pc, #4]	; 10a4 <ABORT_STACK_SIZE+0xca4>
    109c:	cc032f4b 	stcgt	15, cr2, [r3], {75}	; 0x4b
    10a0:	b5039e00 	strlt	r9, [r3, #-3584]	; 0xfffff200
    10a4:	cb032e7f 	blgt	ccaa8 <IRQ_STACK_SIZE+0xc4aa8>
    10a8:	b5032e00 	strlt	r2, [r3, #-3584]	; 0xfffff200
    10ac:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
    10b0:	cb030104 	blgt	c14c8 <IRQ_STACK_SIZE+0xb94c8>
    10b4:	2fa02e00 	svccs	0x00a02e00
    10b8:	002f2f2c 	eoreq	r2, pc, ip, lsr #30
    10bc:	2f010402 	svccs	0x00010402
    10c0:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    10c4:	2d138630 	ldccs	6, cr8, [r3, #-192]	; 0xffffff40
    10c8:	0d032c69 	stceq	12, cr2, [r3, #-420]	; 0xfffffe5c
    10cc:	302f672e 	eorcc	r6, pc, lr, lsr #14
    10d0:	674b2b2d 	strbvs	r2, [fp, -sp, lsr #22]
    10d4:	03486967 	movteq	r6, #35175	; 0x8967
    10d8:	4e2a2e75 	mcrmi	14, 1, r2, cr10, cr5, {3}
    10dc:	67674b2a 	strbvs	r4, [r7, -sl, lsr #22]!
    10e0:	67832f67 	strvs	r2, [r3, r7, ror #30]
    10e4:	03660a03 	cmneq	r6, #12288	; 0x3000
    10e8:	0d034a76 	vstreq	s8, [r3, #-472]	; 0xfffffe28
    10ec:	0368152e 	cmneq	r8, #192937984	; 0xb800000
    10f0:	03740811 	cmneq	r4, #1114112	; 0x110000
    10f4:	3467ba75 	strbtcc	fp, [r7], #-2677	; 0xfffff58b
    10f8:	03832a83 	orreq	r2, r3, #536576	; 0x83000
    10fc:	f5032e0a 			; <UNDEFINED> instruction: 0xf5032e0a
    1100:	9fd7017e 	svcls	0x00d7017e
    1104:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    1108:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
    110c:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    1110:	032e00cb 	teqeq	lr, #203	; 0xcb
    1114:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    1118:	a02e00cb 	eorge	r0, lr, fp, asr #1
    111c:	2f2f2c2f 	svccs	0x002f2c2f
    1120:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    1124:	3703302c 	strcc	r3, [r3, -ip, lsr #32]
    1128:	29178666 	ldmdbcs	r7, {r1, r2, r5, r6, r9, sl, pc}
    112c:	2d342933 	ldccs	9, cr2, [r4, #-204]!	; 0xffffff34
    1130:	01040200 	mrseq	r0, R12_usr
    1134:	302f9f4b 	eorcc	r9, pc, fp, asr #30
    1138:	332f2d2c 	teqcc	pc, #44, 26	; 0xb00
    113c:	2d2f342d 	cfstrscs	mvf3, [pc, #-180]!	; 1090 <ABORT_STACK_SIZE+0xc90>
    1140:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1144:	30a03101 	adccc	r3, r0, r1, lsl #2
    1148:	4b2d2f2b 	blmi	b4cdfc <STACK_SIZE+0x34cdfc>
    114c:	4a7a0334 	bmi	1e81e24 <STACK_SIZE+0x1681e24>
    1150:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
    1154:	009f3001 	addseq	r3, pc, r1
    1158:	2f010402 	svccs	0x00010402
    115c:	02040200 	andeq	r0, r4, #0, 4
    1160:	04020086 	streq	r0, [r2], #-134	; 0xffffff7a
    1164:	7a034802 	bvc	d3174 <IRQ_STACK_SIZE+0xcb174>
    1168:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    116c:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    1170:	174d4b9f 			; <UNDEFINED> instruction: 0x174d4b9f
    1174:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    1178:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    117c:	2f9f4b01 	svccs	0x009f4b01
    1180:	2f2d2c30 	svccs	0x002d2c30
    1184:	2f332d33 	svccs	0x00332d33
    1188:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    118c:	a0310104 	eorsge	r0, r1, r4, lsl #2
    1190:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    1194:	7a03344b 	bvc	ce2c8 <IRQ_STACK_SIZE+0xc62c8>
    1198:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    119c:	9f300104 	svcls	0x00300104
    11a0:	01040200 	mrseq	r0, R12_usr
    11a4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    11a8:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    11ac:	002c0204 	eoreq	r0, ip, r4, lsl #4
    11b0:	30020402 	andcc	r0, r2, r2, lsl #8
    11b4:	02040200 	andeq	r0, r4, #0, 4
    11b8:	2e7a032c 	cdpcs	3, 7, cr0, cr10, cr12, {1}
    11bc:	01040200 	mrseq	r0, R12_usr
    11c0:	a0820c03 	addge	r0, r2, r3, lsl #24
    11c4:	2f2d2f2d 	svccs	0x002d2f2d
    11c8:	00040267 	andeq	r0, r4, r7, ror #4
    11cc:	005c0101 	subseq	r0, ip, r1, lsl #2
    11d0:	00020000 	andeq	r0, r2, r0
    11d4:	00000030 	andeq	r0, r0, r0, lsr r0
    11d8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    11dc:	0101000d 	tsteq	r1, sp
    11e0:	00000101 	andeq	r0, r0, r1, lsl #2
    11e4:	00000100 	andeq	r0, r0, r0, lsl #2
    11e8:	65740001 	ldrbvs	r0, [r4, #-1]!
    11ec:	632e7473 	teqvs	lr, #1929379840	; 0x73000000
    11f0:	00000000 	andeq	r0, r0, r0
    11f4:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    11f8:	645f6563 	ldrbvs	r6, [pc], #-1379	; 1200 <ABORT_STACK_SIZE+0xe00>
    11fc:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    1200:	00682e72 	rsbeq	r2, r8, r2, ror lr
    1204:	00000000 	andeq	r0, r0, r0
    1208:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
    120c:	15400056 	strbne	r0, [r0, #-86]	; 0xffffffaa
    1210:	020029a3 	andeq	r2, r0, #2670592	; 0x28c000
    1214:	00340204 	eorseq	r0, r4, r4, lsl #4
    1218:	9d020402 	cfstrsls	mvf0, [r2, #-8]
    121c:	02040200 	andeq	r0, r4, #0, 4
    1220:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1224:	4b4d6502 	blmi	135a634 <STACK_SIZE+0xb5a634>
    1228:	00020249 	andeq	r0, r2, r9, asr #4
    122c:	007a0101 	rsbseq	r0, sl, r1, lsl #2
    1230:	00020000 	andeq	r0, r2, r0
    1234:	00000031 	andeq	r0, r0, r1, lsr r0
    1238:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    123c:	0101000d 	tsteq	r1, sp
    1240:	00000101 	andeq	r0, r0, r1, lsl #2
    1244:	00000100 	andeq	r0, r0, r0, lsl #2
    1248:	69740001 	ldmdbvs	r4!, {r0}^
    124c:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
    1250:	00000063 	andeq	r0, r0, r3, rrx
    1254:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1258:	5f656369 	svcpl	0x00656369
    125c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    1260:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    1264:	00000000 	andeq	r0, r0, r0
    1268:	02050000 	andeq	r0, r5, #0
    126c:	400056d8 	ldrdmi	r5, [r0], -r8
    1270:	2b311315 	blcs	c45ecc <STACK_SIZE+0x445ecc>
    1274:	03362b31 	teqeq	r6, #50176	; 0xc400
    1278:	84672e78 	strbthi	r2, [r7], #-3704	; 0xfffff188
    127c:	02008330 	andeq	r8, r0, #48, 6	; 0xc0000000
    1280:	9f840104 	svcls	0x00840104
    1284:	2d13864b 	ldccs	6, cr8, [r3, #-300]	; 0xfffffed4
    1288:	2e130367 	cdpcs	3, 1, cr0, cr3, cr7, {3}
    128c:	6f034830 	svcvs	0x00034830
    1290:	312b312e 	teqcc	fp, lr, lsr #2
    1294:	2e0a032b 	cdpcs	3, 0, cr0, cr10, cr11, {1}
    1298:	67667603 	strbvs	r7, [r6, -r3, lsl #12]!
    129c:	83683084 	cmnhi	r8, #132	; 0x84
    12a0:	6d672f84 	stclvs	15, cr2, [r7, #-528]!	; 0xfffffdf0
    12a4:	024a7903 	subeq	r7, sl, #49152	; 0xc000
    12a8:	01010002 	tsteq	r1, r2
    12ac:	00000284 	andeq	r0, r0, r4, lsl #5
    12b0:	01020002 	tsteq	r2, r2
    12b4:	01020000 	mrseq	r0, (UNDEF: 2)
    12b8:	000d0efb 	strdeq	r0, [sp], -fp
    12bc:	01010101 	tsteq	r1, r1, lsl #2
    12c0:	01000000 	mrseq	r0, (UNDEF: 0)
    12c4:	43010000 	movwmi	r0, #4096	; 0x1000
    12c8:	6f435c3a 	svcvs	0x00435c3a
    12cc:	6f536564 	svcvs	0x00536564
    12d0:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    12d4:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
    12d8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    12dc:	20797265 	rsbscs	r7, r9, r5, ror #4
    12e0:	202b2b47 	eorcs	r2, fp, r7, asr #22
    12e4:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
    12e8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    12ec:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    12f0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    12f4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    12f8:	61652d65 	cmnvs	r5, r5, ror #26
    12fc:	342f6962 	strtcc	r6, [pc], #-2402	; 1304 <ABORT_STACK_SIZE+0xf04>
    1300:	312e382e 	teqcc	lr, lr, lsr #16
    1304:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1308:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    130c:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    1310:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1314:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1318:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    131c:	756f535c 	strbvc	r5, [pc, #-860]!	; fc8 <ABORT_STACK_SIZE+0xbc8>
    1320:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    1324:	2b472079 	blcs	11c9510 <STACK_SIZE+0x9c9510>
    1328:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
    132c:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
    1330:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1334:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1338:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    133c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1340:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1344:	61750000 	cmnvs	r5, r0
    1348:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    134c:	00000000 	andeq	r0, r0, r0
    1350:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
    1354:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1358:	00000100 	andeq	r0, r0, r0, lsl #2
    135c:	61647473 	smcvs	18243	; 0x4743
    1360:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
    1364:	00000100 	andeq	r0, r0, r0, lsl #2
    1368:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
    136c:	645f6563 	ldrbvs	r6, [pc], #-1379	; 1374 <ABORT_STACK_SIZE+0xf74>
    1370:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
    1374:	00682e72 	rsbeq	r2, r8, r2, ror lr
    1378:	73000000 	movwvc	r0, #0
    137c:	6f696474 	svcvs	0x00696474
    1380:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1384:	74730000 	ldrbtvc	r0, [r3], #-0
    1388:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    138c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1390:	74730000 	ldrbtvc	r0, [r3], #-0
    1394:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
    1398:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    139c:	623c0000 	eorsvs	r0, ip, #0
    13a0:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
    13a4:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
    13a8:	00000000 	andeq	r0, r0, r0
    13ac:	70797463 	rsbsvc	r7, r9, r3, ror #8
    13b0:	00682e65 	rsbeq	r2, r8, r5, ror #28
    13b4:	00000002 	andeq	r0, r0, r2
    13b8:	18020500 	stmdane	r2, {r8, sl}
    13bc:	15400058 	strbne	r0, [r0, #-88]	; 0xffffffa8
    13c0:	03010a03 	movweq	r0, #6659	; 0x1a03
    13c4:	03344a7a 	teqeq	r4, #499712	; 0x7a000
    13c8:	032a2e7a 	teqeq	sl, #1952	; 0x7a0
    13cc:	302c2e0a 	eorcc	r2, ip, sl, lsl #28
    13d0:	032e7603 	teqeq	lr, #3145728	; 0x300000
    13d4:	7a032e0a 	bvc	ccc04 <IRQ_STACK_SIZE+0xc4c04>
    13d8:	2e0b034a 	cdpcs	3, 0, cr0, cr11, cr10, {2}
    13dc:	2a2f302a 	bcs	bcd48c <STACK_SIZE+0x3cd48c>
    13e0:	4b2e7a03 	blmi	b9fbf4 <STACK_SIZE+0x39fbf4>
    13e4:	83848483 	orrhi	r8, r4, #-2097152000	; 0x83000000
    13e8:	2f2f2fd8 	svccs	0x002f2fd8
    13ec:	0013a12f 	andseq	sl, r3, pc, lsr #2
    13f0:	4f010402 	svcmi	0x00010402
    13f4:	020046d7 	andeq	r4, r0, #225443840	; 0xd700000
    13f8:	4a060104 	bmi	181810 <IRQ_STACK_SIZE+0x179810>
    13fc:	136d9f06 	cmnne	sp, #6, 30
    1400:	77032f2d 	strvc	r2, [r3, -sp, lsr #30]
    1404:	002d2f4a 	eoreq	r2, sp, sl, asr #30
    1408:	2c020402 	cfstrscs	mvf0, [r2], {2}
    140c:	67339f4f 	ldrvs	r9, [r3, -pc, asr #30]!
    1410:	9f4a7603 	svcls	0x004a7603
    1414:	a24a0c03 	subge	r0, sl, #768	; 0x300
    1418:	2f65172a 	svccs	0x0065172a
    141c:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1420:	2b676677 	blcs	19dae04 <STACK_SIZE+0x11dae04>
    1424:	03339f4f 	teqeq	r3, #316	; 0x13c
    1428:	6b03660c 	blvs	dac60 <IRQ_STACK_SIZE+0xd2c60>
    142c:	17039f4a 	strne	r9, [r3, -sl, asr #30]
    1430:	0200134a 	andeq	r1, r0, #671088641	; 0x28000001
    1434:	4a060104 	bmi	18184c <IRQ_STACK_SIZE+0x17984c>
    1438:	4d2f9f06 	stcmi	15, cr9, [pc, #-24]!	; 1428 <ABORT_STACK_SIZE+0x1028>
    143c:	314b8313 	cmpcc	fp, r3, lsl r3
    1440:	492f2c30 	stmdbmi	pc!, {r4, r5, sl, fp, sp}	; <UNPREDICTABLE>
    1444:	46314b2e 	ldrtmi	r4, [r1], -lr, lsr #22
    1448:	2f2f4b2f 	svccs	0x002f4b2f
    144c:	d82ca02f 	stmdale	ip!, {r0, r1, r2, r3, r5, sp, pc}
    1450:	30364c2c 	eorscc	r4, r6, ip, lsr #24
    1454:	2e7a0348 	cdpcs	3, 7, cr0, cr10, cr8, {2}
    1458:	036c6783 	cmneq	ip, #34340864	; 0x20c0000
    145c:	09034a7a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r9, fp, lr}
    1460:	4a61032e 	bmi	1842120 <STACK_SIZE+0x1042120>
    1464:	2e2e1f03 	cdpcs	15, 2, cr1, cr14, cr3, {0}
    1468:	2e5e0331 	mrccs	3, 2, r0, cr14, cr1, {1}
    146c:	032e6803 	teqeq	lr, #196608	; 0x30000
    1470:	039f2e18 	orrseq	r2, pc, #24, 28	; 0x180
    1474:	034c4a21 	movteq	r4, #51745	; 0xca21
    1478:	c9034a41 	stmdbgt	r3, {r0, r6, r9, fp, lr}
    147c:	b7032e00 	strlt	r2, [r3, -r0, lsl #28]
    1480:	9f334a7f 	svcls	0x00334a7f
    1484:	3e039f46 	cdpcc	15, 0, cr9, cr3, cr6, {2}
    1488:	2d2f4c4a 	stccs	12, cr4, [pc, #-296]!	; 1368 <ABORT_STACK_SIZE+0xf68>
    148c:	03660a03 	cmneq	r6, #12288	; 0x3000
    1490:	a14a7fb5 	strhge	r7, [sl, #-245]	; 0xffffff0b
    1494:	039f4c2c 	orrseq	r4, pc, #44, 24	; 0x2c00
    1498:	036600cc 	cmneq	r6, #204	; 0xcc
    149c:	52038277 	andpl	r8, r3, #1879048199	; 0x70000007
    14a0:	2e37032e 	cdpcs	3, 3, cr0, cr7, cr14, {1}
    14a4:	03017703 	movweq	r7, #5891	; 0x1703
    14a8:	68032e52 	stmdavs	r3, {r1, r4, r6, r9, sl, fp, sp}
    14ac:	2e18032e 	cdpcs	3, 1, cr0, cr8, cr14, {1}
    14b0:	4a21039f 	bmi	842334 <STACK_SIZE+0x42334>
    14b4:	4a41034c 	bmi	10421ec <STACK_SIZE+0x8421ec>
    14b8:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    14bc:	4a7fb703 	bmi	1fef0d0 <STACK_SIZE+0x17ef0d0>
    14c0:	9f469f33 	svcls	0x00469f33
    14c4:	4c4a3e03 	mcrrmi	14, 0, r3, sl, cr3
    14c8:	0a032d2f 	beq	cc98c <IRQ_STACK_SIZE+0xc498c>
    14cc:	7fb50366 	svcvc	0x00b50366
    14d0:	4c2ca14a 	stfmid	f2, [ip], #-296	; 0xfffffed8
    14d4:	00d7039f 	smullseq	r0, r7, pc, r3	; <UNPREDICTABLE>
    14d8:	2f2d4d4a 	svccs	0x002d4d4a
    14dc:	032e7603 	teqeq	lr, #3145728	; 0x300000
    14e0:	72032e0d 	andvc	r2, r3, #13, 28	; 0xd0
    14e4:	2e14034a 	cdpcs	3, 1, cr0, cr4, cr10, {2}
    14e8:	31302c68 	teqcc	r0, r8, ror #24
    14ec:	0b032d86 	bleq	ccb0c <IRQ_STACK_SIZE+0xc4b0c>
    14f0:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
    14f4:	032e0b03 	teqeq	lr, #3072	; 0xc00
    14f8:	19034a69 	stmdbne	r3, {r0, r3, r5, r6, r9, fp, lr}
    14fc:	78036e82 	stmdavc	r3, {r1, r7, r9, sl, fp, sp, lr}
    1500:	7803362e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, ip, sp}
    1504:	302f302e 	eorcc	r3, pc, lr, lsr #32
    1508:	0c03292c 	stceq	9, cr2, [r3], {44}	; 0x2c
    150c:	6a036966 	bvs	dbaac <IRQ_STACK_SIZE+0xd3aac>
    1510:	034b4c4a 	movteq	r4, #48202	; 0xbc4a
    1514:	02004a13 	andeq	r4, r0, #77824	; 0x13000
    1518:	58030104 	stmdapl	r3, {r2, r8}
    151c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
    1520:	02006901 	andeq	r6, r0, #16384	; 0x4000
    1524:	002d0104 	eoreq	r0, sp, r4, lsl #2
    1528:	2c010402 	cfstrscs	mvf0, [r1], {2}
    152c:	024a0903 	subeq	r0, sl, #49152	; 0xc000
    1530:	01010004 	tsteq	r1, r4
    1534:	000000b3 	strheq	r0, [r0], -r3
    1538:	00250002 	eoreq	r0, r5, r2
    153c:	01020000 	mrseq	r0, (UNDEF: 2)
    1540:	000d0efb 	strdeq	r0, [sp], -fp
    1544:	01010101 	tsteq	r1, r1, lsl #2
    1548:	01000000 	mrseq	r0, (UNDEF: 0)
    154c:	00010000 	andeq	r0, r1, r0
    1550:	5f6d7361 	svcpl	0x006d7361
    1554:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    1558:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    155c:	0000732e 	andeq	r7, r0, lr, lsr #6
    1560:	00000000 	andeq	r0, r0, r0
    1564:	5e480205 	cdppl	2, 4, cr0, cr8, cr5, {0}
    1568:	0d034000 	stceq	0, cr4, [r3, #-0]
    156c:	2f2f3101 	svccs	0x002f3101
    1570:	302f2f30 	eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>
    1574:	2f2f302f 	svccs	0x002f302f
    1578:	2f2f2f31 	svccs	0x002f2f31
    157c:	2f2f2f30 	svccs	0x002f2f30
    1580:	2f2f3030 	svccs	0x002f3030
    1584:	362f2f2f 	strtcc	r2, [pc], -pc, lsr #30
    1588:	2f2f3034 	svccs	0x002f3034
    158c:	0330302f 	teqeq	r0, #47	; 0x2f
    1590:	2f302e09 	svccs	0x00302e09
    1594:	2f2f2f30 	svccs	0x002f2f30
    1598:	2f2f2f31 	svccs	0x002f2f31
    159c:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
    15a0:	2f2f2e09 	svccs	0x002f2e09
    15a4:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    15a8:	312f2f2f 	teqcc	pc, pc, lsr #30
    15ac:	2f2f322f 	svccs	0x002f322f
    15b0:	2f2f3430 	svccs	0x002f3430
    15b4:	2f332f2f 	svccs	0x00332f2f
    15b8:	0a032f33 	beq	cd28c <IRQ_STACK_SIZE+0xc528c>
    15bc:	0a032f2e 	beq	cd27c <IRQ_STACK_SIZE+0xc527c>
    15c0:	0a032f2e 	beq	cd280 <IRQ_STACK_SIZE+0xc5280>
    15c4:	0a032f2e 	beq	cd284 <IRQ_STACK_SIZE+0xc5284>
    15c8:	0a032f2e 	beq	cd288 <IRQ_STACK_SIZE+0xc5288>
    15cc:	0a032f2e 	beq	cd28c <IRQ_STACK_SIZE+0xc528c>
    15d0:	0a032f2e 	beq	cd290 <IRQ_STACK_SIZE+0xc5290>
    15d4:	a7032f2e 	strge	r2, [r3, -lr, lsr #30]
    15d8:	03352e7e 	teqeq	r5, #2016	; 0x7e0
    15dc:	29032e12 	stmdbcs	r3, {r1, r4, r9, sl, fp, sp}
    15e0:	00c3032e 	sbceq	r0, r3, lr, lsr #6
    15e4:	0202342e 	andeq	r3, r2, #771751936	; 0x2e000000
    15e8:	85010100 	strhi	r0, [r1, #-256]	; 0xffffff00
    15ec:	02000001 	andeq	r0, r0, #1
    15f0:	00001e00 	andeq	r1, r0, r0, lsl #28
    15f4:	fb010200 	blx	41dfe <IRQ_STACK_SIZE+0x39dfe>
    15f8:	01000d0e 	tsteq	r0, lr, lsl #26
    15fc:	00010101 	andeq	r0, r1, r1, lsl #2
    1600:	00010000 	andeq	r0, r1, r0
    1604:	63000100 	movwvs	r0, #256	; 0x100
    1608:	61353170 	teqvs	r5, r0, ror r1
    160c:	0000732e 	andeq	r7, r0, lr, lsr #6
    1610:	00000000 	andeq	r0, r0, r0
    1614:	5fc00205 	svcpl	0x00c00205
    1618:	2f1a4000 	svccs	0x001a4000
    161c:	2f322f2f 	svccs	0x00322f2f
    1620:	2f322f2f 	svccs	0x00322f2f
    1624:	2f322f2f 	svccs	0x00322f2f
    1628:	2f322f2f 	svccs	0x00322f2f
    162c:	2f322f2f 	svccs	0x00322f2f
    1630:	2f322f2f 	svccs	0x00322f2f
    1634:	2f322f2f 	svccs	0x00322f2f
    1638:	2f2f2f2f 	svccs	0x002f2f2f
    163c:	2f2f322f 	svccs	0x002f322f
    1640:	2f2f2f2f 	svccs	0x002f2f2f
    1644:	2f2f2f32 	svccs	0x002f2f32
    1648:	2f2f2f32 	svccs	0x002f2f32
    164c:	2f322f32 	svccs	0x00322f32
    1650:	2f322f32 	svccs	0x00322f32
    1654:	2f2f2f34 	svccs	0x002f2f34
    1658:	2f2f2f32 	svccs	0x002f2f32
    165c:	2f2f2f32 	svccs	0x002f2f32
    1660:	2f2f2f32 	svccs	0x002f2f32
    1664:	2f2f2f35 	svccs	0x002f2f35
    1668:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    166c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1670:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1674:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1678:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    167c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1680:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1684:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1688:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    168c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1690:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1694:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1698:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    169c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    16a0:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    16a4:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    16a8:	2f2f332f 	svccs	0x002f332f
    16ac:	2f332f33 	svccs	0x00332f33
    16b0:	322f2f32 	eorcc	r2, pc, #50, 30	; 0xc8
    16b4:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    16b8:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    16bc:	2f332f2f 	svccs	0x00332f2f
    16c0:	2f2f322f 	svccs	0x002f322f
    16c4:	2f2f332f 	svccs	0x002f332f
    16c8:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    16cc:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    16d0:	2f332f2f 	svccs	0x00332f2f
    16d4:	2f2f322f 	svccs	0x002f322f
    16d8:	2f332f33 	svccs	0x00332f33
    16dc:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    16e0:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    16e4:	2f332f2f 	svccs	0x00332f2f
    16e8:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    16ec:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    16f0:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    16f4:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    16f8:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    16fc:	2f2f342f 	svccs	0x002f342f
    1700:	2f2e1503 	svccs	0x002e1503
    1704:	2f2f2f2f 	svccs	0x002f2f2f
    1708:	2f2f2f2f 	svccs	0x002f2f2f
    170c:	2f2f2f2f 	svccs	0x002f2f2f
    1710:	2f2f302f 	svccs	0x002f302f
    1714:	34302f2f 	ldrtcc	r2, [r0], #-3887	; 0xfffff0d1
    1718:	2f2f2f2f 	svccs	0x002f2f2f
    171c:	2f2f2f2f 	svccs	0x002f2f2f
    1720:	2f2f2f2f 	svccs	0x002f2f2f
    1724:	2f2f2f30 	svccs	0x002f2f30
    1728:	2f34302f 	svccs	0x0034302f
    172c:	2f2f3430 	svccs	0x002f3430
    1730:	2f34302f 	svccs	0x0034302f
    1734:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    1738:	33302f34 	teqcc	r0, #52, 30	; 0xd0
    173c:	2f2f2f2f 	svccs	0x002f2f2f
    1740:	2f2f2f30 	svccs	0x002f2f30
    1744:	2f302f2f 	svccs	0x00302f2f
    1748:	2f2f2f2f 	svccs	0x002f2f2f
    174c:	2f2f2f2f 	svccs	0x002f2f2f
    1750:	2f2f302f 	svccs	0x002f302f
    1754:	2f2f2f2f 	svccs	0x002f2f2f
    1758:	2f2f2f2f 	svccs	0x002f2f2f
    175c:	2e6e0330 	mcrcs	3, 3, r0, cr14, cr0, {1}
    1760:	2e150331 	mrccs	3, 0, r0, cr5, cr1, {1}
    1764:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1768:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    176c:	022f2f2f 	eoreq	r2, pc, #47, 30	; 0xbc
    1770:	01010002 	tsteq	r1, r2
    1774:	000000ad 	andeq	r0, r0, sp, lsr #1
    1778:	001d0002 	andseq	r0, sp, r2
    177c:	01020000 	mrseq	r0, (UNDEF: 2)
    1780:	000d0efb 	strdeq	r0, [sp], -fp
    1784:	01010101 	tsteq	r1, r1, lsl #2
    1788:	01000000 	mrseq	r0, (UNDEF: 0)
    178c:	00010000 	andeq	r0, r1, r0
    1790:	30747263 	rsbscc	r7, r4, r3, ror #4
    1794:	0000732e 	andeq	r7, r0, lr, lsr #6
    1798:	00000000 	andeq	r0, r0, r0
    179c:	00000205 	andeq	r0, r0, r5, lsl #4
    17a0:	0d034000 	stceq	0, cr4, [r3, #-0]
    17a4:	2f2f2f01 	svccs	0x002f2f01
    17a8:	2f2f2f2f 	svccs	0x002f2f2f
    17ac:	2f2e0903 	svccs	0x002e0903
    17b0:	2f2f2f2f 	svccs	0x002f2f2f
    17b4:	2f2f2f2f 	svccs	0x002f2f2f
    17b8:	2f2e0c03 	svccs	0x002e0c03
    17bc:	2f2f2f2f 	svccs	0x002f2f2f
    17c0:	2f2f332f 	svccs	0x002f332f
    17c4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    17c8:	2f2f2f31 	svccs	0x002f2f31
    17cc:	312f2f2f 	teqcc	pc, pc, lsr #30
    17d0:	2f2f2f2f 	svccs	0x002f2f2f
    17d4:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
    17d8:	2f362f2f 	svccs	0x00362f2f
    17dc:	2f312f2f 	svccs	0x00312f2f
    17e0:	2f322f31 	svccs	0x00322f31
    17e4:	2f2e1003 	svccs	0x002e1003
    17e8:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    17ec:	2f2f2f2f 	svccs	0x002f2f2f
    17f0:	2f2e0b03 	svccs	0x002e0b03
    17f4:	2f2f302f 	svccs	0x002f302f
    17f8:	2f302f32 	svccs	0x00302f32
    17fc:	2f302f30 	svccs	0x00302f30
    1800:	2f322f30 	svccs	0x00322f30
    1804:	d9033232 	stmdble	r3, {r1, r4, r5, r9, ip, sp}
    1808:	30302e7e 	eorscc	r2, r0, lr, ror lr
    180c:	032e3e03 	teqeq	lr, #3, 28	; 0x30
    1810:	20032e0a 	andcs	r2, r3, sl, lsl #28
    1814:	0f03362e 	svceq	0x0003362e
    1818:	0d032f2e 	stceq	15, cr2, [r3, #-184]	; 0xffffff48
    181c:	3131312e 	teqcc	r1, lr, lsr #2
    1820:	01000202 	tsteq	r0, r2, lsl #4
    1824:	Address 0x00001824 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
   4:	53495f31 	movtpl	r5, #40753	; 0x9f31
   8:	41440052 	qdaddmi	r0, r2, r4
   c:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  10:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  14:	6174535f 	cmnvs	r4, pc, asr r3
  18:	00737574 	rsbseq	r7, r3, r4, ror r5
  1c:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
  20:	4e707041 	cdpmi	0, 7, cr7, cr0, cr1, {2}
  24:	73006d75 	movwvc	r6, #3445	; 0xd75
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	61440074 	hvcvs	16388	; 0x4004
  3c:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  40:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  48:	5f647300 	svcpl	0x00647300
  4c:	625f6472 	subsvs	r6, pc, #1912602624	; 0x72000000
  50:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  54:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
  58:	73006761 	movwvc	r6, #1889	; 0x761
  5c:	70417465 	subvc	r7, r1, r5, ror #8
  60:	6e550070 	mrcvs	0, 2, r0, cr5, cr0, {3}
  64:	5f666564 	svcpl	0x00666564
  68:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
  6c:	0072656c 	rsbseq	r6, r2, ip, ror #10
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	61686320 	cmnvs	r8, r0, lsr #6
  7c:	41440072 	hvcmi	16386	; 0x4002
  80:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  84:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  88:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
  8c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
  90:	5f647300 	svcpl	0x00647300
  94:	65736e69 	ldrbvs	r6, [r3, #-3689]!	; 0xfffff197
  98:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
  9c:	0067616c 	rsbeq	r6, r7, ip, ror #2
  a0:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  a4:	63784500 	cmnvs	r8, #0, 10
  a8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
  ac:	632e6e6f 	teqvs	lr, #1776	; 0x6f0
  b0:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
  b4:	5f307265 	svcpl	0x00307265
  b8:	00525349 	subseq	r5, r2, r9, asr #6
  bc:	775f6473 			; <UNDEFINED> instruction: 0x775f6473
  c0:	75625f72 	strbvc	r5, [r2, #-3954]!	; 0xfffff08e
  c4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
  c8:	616c665f 	cmnvs	ip, pc, asr r6
  cc:	654b0067 	strbvs	r0, [fp, #-103]	; 0xffffff99
  d0:	495f3479 	ldmdbmi	pc, {r0, r3, r4, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
  d4:	53005253 	movwpl	r5, #595	; 0x253
  d8:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
  dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  e0:	50007265 	andpl	r7, r0, r5, ror #4
  e4:	5f544241 	svcpl	0x00544241
  e8:	756c6146 	strbvc	r6, [ip, #-326]!	; 0xfffffeba
  ec:	64415f74 	strbvs	r5, [r1], #-3956	; 0xfffff08c
  f0:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
  f4:	49470073 	stmdbmi	r7, {r0, r1, r4, r5, r6}^
  f8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
  fc:	5f726165 	svcpl	0x00726165
 100:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 104:	5f676e69 	svcpl	0x00676e69
 108:	61656c43 	cmnvs	r5, r3, asr #24
 10c:	6f6c0072 	svcvs	0x006c0072
 110:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
 128:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 12c:	45525c73 	ldrbmi	r5, [r2, #-3187]	; 0xfffff38d
 130:	4c41544e 	cfstrdmi	mvd5, [r1], {78}	; 0x4e
 134:	5c425548 	cfstr64pl	mvdx5, [r2], {72}	; 0x48
 138:	706d6953 	rsbvc	r6, sp, r3, asr r9
 13c:	4f5f656c 	svcmi	0x005f656c
 140:	30305c53 	eorscc	r5, r0, r3, asr ip
 144:	534f2e32 	movtpl	r2, #65074	; 0xfe32
 148:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
 14c:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
 150:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
 154:	20432055 	subcs	r2, r3, r5, asr r0
 158:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 15c:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
 160:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 164:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
 168:	612d7865 	teqvs	sp, r5, ror #16
 16c:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	; 0xffffff1c
 170:	616f6c66 	cmnvs	pc, r6, ror #24
 174:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 178:	6f733d69 	svcvs	0x00733d69
 17c:	70667466 	rsbvc	r7, r6, r6, ror #8
 180:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 184:	6e3d7570 	mrcvs	5, 1, r7, cr13, cr0, {3}
 188:	2d6e6f65 	stclcs	15, cr6, [lr, #-404]!	; 0xfffffe6c
 18c:	76706676 			; <UNDEFINED> instruction: 0x76706676
 190:	6d2d2034 	stcvs	0, cr2, [sp, #-208]!	; 0xffffff30
 194:	73637061 	cmnvc	r3, #97	; 0x61
 198:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 19c:	20334f2d 	eorscs	r4, r3, sp, lsr #30
 1a0:	6f6e662d 	svcvs	0x006e662d
 1a4:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 1a8:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 1ac:	75662d20 	strbvc	r2, [r6, #-3360]!	; 0xfffff2e0
 1b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1b4:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
 1b8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1bc:	74662d20 	strbtvc	r2, [r6], #-3360	; 0xfffff2e0
 1c0:	2d656572 	cfstr64cs	mvdx6, [r5, #-456]!	; 0xfffffe38
 1c4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 1c8:	7a69726f 	bvc	1a5cb8c <STACK_SIZE+0x125cb8c>
 1cc:	662d2065 	strtvs	r2, [sp], -r5, rrx
 1d0:	65657274 	strbvs	r7, [r5, #-628]!	; 0xfffffd8c
 1d4:	6365762d 	cmnvs	r5, #47185920	; 0x2d00000
 1d8:	69726f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 1dc:	2d72657a 	cfldr64cs	mvdx6, [r2, #-488]!	; 0xfffffe18
 1e0:	62726576 	rsbsvs	r6, r2, #494927872	; 0x1d800000
 1e4:	3d65736f 	stclcc	3, cr7, [r5, #-444]!	; 0xfffffe44
 1e8:	662d2030 			; <UNDEFINED> instruction: 0x662d2030
 1ec:	732d6f6e 	teqvc	sp, #440	; 0x1b8
 1f0:	63697274 	cmnvs	r9, #116, 4	; 0x40000007
 1f4:	6c612d74 	stclvs	13, cr2, [r1], #-464	; 0xfffffe30
 1f8:	69736169 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, sp, lr}^
 1fc:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
 200:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; 70 <FIQ_BIT+0x30>
 204:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 208:	73006e6f 	movwvc	r6, #3695	; 0xe6f
 20c:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xfffff597
 210:	00657079 	rsbeq	r7, r5, r9, ror r0
 214:	745f6473 	ldrbvc	r6, [pc], #-1139	; 21c <NOINT+0x15c>
 218:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
 21c:	6c006761 	stcvs	7, cr6, [r0], {97}	; 0x61
 220:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 224:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 228:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 22c:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
 230:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 234:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 238:	42415000 	submi	r5, r1, #0
 23c:	61465f54 	cmpvs	r6, r4, asr pc
 240:	5f74756c 	svcpl	0x0074756c
 244:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
 248:	73007375 	movwvc	r7, #885	; 0x375
 24c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 250:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 254:	74657300 	strbtvc	r7, [r5], #-768	; 0xfffffd00
 258:	41727543 	cmnmi	r2, r3, asr #10
 25c:	754e7070 	strbvc	r7, [lr, #-112]	; 0xffffff90
 260:	5349006d 	movtpl	r0, #36973	; 0x906d
 264:	65565f52 	ldrbvs	r5, [r6, #-3922]	; 0xfffff0ae
 268:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 26c:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
 270:	41727543 	cmnmi	r2, r3, asr #10
 274:	754e7070 	strbvc	r7, [lr, #-112]	; 0xffffff90
 278:	654b006d 	strbvs	r0, [fp, #-109]	; 0xffffff93
 27c:	495f3379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 280:	50005253 	andpl	r5, r0, r3, asr r2
 284:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
 288:	61485f74 	hvcvs	34292	; 0x85f4
 28c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 290:	61550072 	cmpvs	r5, r2, ror r0
 294:	5f317472 	svcpl	0x00317472
 298:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
 29c:	53006674 	movwpl	r6, #1652	; 0x674
 2a0:	5f434844 	svcpl	0x00434844
 2a4:	00525349 	subseq	r5, r2, r9, asr #6
 2a8:	5f434947 	svcpl	0x00434947
 2ac:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 2b0:	4f455f65 	svcmi	0x00455f65
 2b4:	64730049 	ldrbtvs	r0, [r3], #-73	; 0xffffffb7
 2b8:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 144 <NOINT+0x84>
 2bc:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 2c0:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 14c <NOINT+0x8c>
 2c4:	74656c70 	strbtvc	r6, [r5], #-3184	; 0xfffff390
 2c8:	6c665f65 	stclvs	15, cr5, [r6], #-404	; 0xfffffe6c
 2cc:	49006761 	stmdbmi	r0, {r0, r5, r6, r8, r9, sl, sp, lr}
 2d0:	4174696e 	cmnmi	r4, lr, ror #18
 2d4:	72007070 	andvc	r7, r0, #112	; 0x70
 2d8:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 2dc:	70610074 	rsbvc	r0, r1, r4, ror r0
 2e0:	6f635f70 	svcvs	0x00635f70
 2e4:	6f72746e 	svcvs	0x0072746e
 2e8:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
 2ec:	6900632e 	stmdbvs	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
 2f0:	4174696e 	cmnmi	r4, lr, ror #18
 2f4:	61007070 	tstvs	r0, r0, ror r0
 2f8:	00646973 	rsbeq	r6, r4, r3, ror r9
 2fc:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 300:	00707041 	rsbseq	r7, r0, r1, asr #32
 304:	41746553 	cmnmi	r4, r3, asr r5
 308:	72547070 	subsvc	r7, r4, #112	; 0x70
 30c:	54736e61 	ldrbtpl	r6, [r3], #-3681	; 0xfffff19f
 310:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 314:	42545400 	subsmi	r5, r4, #0, 8
 318:	75630052 	strbvc	r0, [r3, #-82]!	; 0xffffffae
 31c:	70704172 	rsbsvc	r4, r0, r2, ror r1
 320:	006d754e 	rsbeq	r7, sp, lr, asr #10
 324:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
 328:	7361426b 	cmnvc	r1, #-1342177274	; 0xb0000006
 32c:	6e490065 	cdpvs	0, 4, cr0, cr9, cr5, {3}
 330:	415f7469 	cmpmi	pc, r9, ror #8
 334:	61007070 	tstvs	r0, r0, ror r0
 338:	754e7070 	strbvc	r7, [lr, #-112]	; 0xffffff90
 33c:	6f43006d 	svcvs	0x0043006d
 340:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0xfffffaad
 344:	73614254 	cmnvc	r1, #84, 4	; 0x40000005
 348:	70610065 	rsbvc	r0, r1, r5, rrx
 34c:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
 350:	63697672 	cmnvs	r9, #119537664	; 0x7200000
 354:	00632e65 	rsbeq	r2, r3, r5, ror #28
 358:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
 35c:	6d694c6b 	stclvs	12, cr4, [r9, #-428]!	; 0xfffffe54
 360:	43007469 	movwmi	r7, #1129	; 0x469
 364:	7465536f 	strbtvc	r5, [r5], #-879	; 0xfffffc91
 368:	44495341 	strbmi	r5, [r9], #-833	; 0xfffffcbf
 36c:	43324c00 	teqmi	r2, #0, 24
 370:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 374:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
 378:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
 37c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 380:	5f657461 	svcpl	0x00657461
 384:	57746553 			; <UNDEFINED> instruction: 0x57746553
 388:	43007961 	movwmi	r7, #2401	; 0x961
 38c:	696e496f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r6, r8, fp, lr}^
 390:	756d4d74 	strbvc	r4, [sp, #-3444]!	; 0xfffff28c
 394:	4c646e41 	stclmi	14, cr6, [r4], #-260	; 0xfffffefc
 398:	43324c31 	teqmi	r2, #12544	; 0x3100
 39c:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 3a0:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
 3a4:	41507465 	cmpmi	r0, r5, ror #8
 3a8:	6d6f7266 	sfmvs	f7, 2, [pc, #-408]!	; 218 <NOINT+0x158>
 3ac:	43004156 	movwmi	r4, #342	; 0x156
 3b0:	616e456f 	cmnvs	lr, pc, ror #10
 3b4:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
 3b8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 3bc:	65725068 	ldrbvs	r5, [r2, #-104]!	; 0xffffff98
 3c0:	74636964 	strbtvc	r6, [r3], #-2404	; 0xfffff69c
 3c4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 3c8:	5f43324c 	svcpl	0x0043324c
 3cc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 3d0:	6500656c 	strvs	r6, [r0, #-1388]	; 0xfffffa94
 3d4:	6f6e7978 	svcvs	0x006e7978
 3d8:	6d735f73 	ldclvs	15, cr5, [r3, #-460]!	; 0xfffffe34
 3dc:	6f430063 	svcvs	0x00430063
 3e0:	61736944 	cmnvs	r3, r4, asr #18
 3e4:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
 3e8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 3ec:	65725068 	ldrbvs	r5, [r2, #-104]!	; 0xffffff98
 3f0:	74636964 	strbtvc	r6, [r3], #-2404	; 0xfffff69c
 3f4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 3f8:	6d754e6e 	ldclvs	14, cr4, [r5, #-440]!	; 0xfffffe48
 3fc:	6553664f 	ldrbvs	r6, [r3, #-1615]	; 0xfffff9b1
 400:	324c0063 	subcc	r0, ip, #99	; 0x63
 404:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 408:	416e6165 	cmnmi	lr, r5, ror #2
 40c:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 410:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 414:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 418:	0041505f 	subeq	r5, r1, pc, asr r0
 41c:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 420:	52534f74 	subspl	r4, r3, #116, 30	; 0x1d0
 424:	50646165 	rsbpl	r6, r4, r5, ror #2
 428:	6f430041 	svcvs	0x00430041
 42c:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0xfffffab9
 430:	57726573 			; <UNDEFINED> instruction: 0x57726573
 434:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 438:	43004150 	movwmi	r4, #336	; 0x150
 43c:	616e456f 	cmnvs	lr, pc, ror #10
 440:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
 444:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 448:	6f430065 	svcvs	0x00430065
 44c:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
 450:	314c5f74 	hvccc	50676	; 0xc5f4
 454:	7500324c 	strvc	r3, [r0, #-588]	; 0xfffffdb4
 458:	74536156 	ldrbvc	r6, [r3], #-342	; 0xfffffeaa
 45c:	00747261 	rsbseq	r7, r4, r1, ror #4
 460:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 464:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 468:	50324c65 	eorspl	r4, r2, r5, ror #24
 46c:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 470:	48686374 	stmdami	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}^
 474:	00746e69 	rsbseq	r6, r4, r9, ror #28
 478:	5f43324c 	svcpl	0x0043324c
 47c:	61656c43 	cmnvs	r5, r3, asr #24
 480:	41505f6e 	cmpmi	r0, lr, ror #30
 484:	43324c00 	teqmi	r2, #0, 24
 488:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
 48c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 490:	5f657461 	svcpl	0x00657461
 494:	006c6c41 	rsbeq	r6, ip, r1, asr #24
 498:	72747461 	rsbsvc	r7, r4, #1627389952	; 0x61000000
 49c:	61567500 	cmpvs	r6, r0, lsl #10
 4a0:	00646e45 	rsbeq	r6, r4, r5, asr #28
 4a4:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 4a8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 4ac:	7250324c 	subsvc	r3, r0, #76, 4	; 0xc0000004
 4b0:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
 4b4:	69486863 	stmdbvs	r8, {r0, r1, r5, r6, fp, sp, lr}^
 4b8:	4c00746e 	cfstrsmi	mvf7, [r0], {110}	; 0x6e
 4bc:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 4c0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 4c4:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 4c8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 4cc:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 4d0:	41565f65 	cmpmi	r6, r5, ror #30
 4d4:	546f4300 	strbtpl	r4, [pc], #-768	; 4dc <ABORT_STACK_SIZE+0xdc>
 4d8:	74655354 	strbtvc	r5, [r5], #-852	; 0xfffffcac
 4dc:	5050415f 	subspl	r4, r0, pc, asr r1
 4e0:	4c314c5f 	ldcmi	12, cr4, [r1], #-380	; 0xfffffe84
 4e4:	6f430032 	svcvs	0x00430032
 4e8:	61656c43 	cmnvs	r5, r3, asr #24
 4ec:	646e416e 	strbtvs	r4, [lr], #-366	; 0xfffffe92
 4f0:	61766e49 	cmnvs	r6, r9, asr #28
 4f4:	6164696c 	cmnvs	r4, ip, ror #18
 4f8:	43446574 	movtmi	r6, #17780	; 0x4574
 4fc:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 500:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 504:	6f430078 	svcvs	0x00430078
 508:	61736944 	cmnvs	r3, r4, asr #18
 50c:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
 510:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 514:	324c0065 	subcc	r0, ip, #101	; 0x65
 518:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 51c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 520:	70630065 	rsbvc	r0, r3, r5, rrx
 524:	632e3531 	teqvs	lr, #205520896	; 0xc400000
 528:	546f4300 	strbtpl	r4, [pc], #-768	; 530 <ABORT_STACK_SIZE+0x130>
 52c:	74655354 	strbtvc	r5, [r5], #-852	; 0xfffffcac
 530:	00314c5f 	eorseq	r4, r1, pc, asr ip
 534:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 538:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 53c:	756d4d65 	strbvc	r4, [sp, #-3429]!	; 0xfffff29b
 540:	43324c00 	teqmi	r2, #0, 24
 544:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 548:	575f6e61 	ldrbpl	r6, [pc, -r1, ror #28]
 54c:	43007961 	movwmi	r7, #2401	; 0x961
 550:	7465476f 	strbtvc	r4, [r5], #-1903	; 0xfffff891
 554:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 558:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 55c:	43004150 	movwmi	r4, #336	; 0x150
 560:	616e456f 	cmnvs	lr, pc, ror #10
 564:	4d656c62 	stclmi	12, cr6, [r5, #-392]!	; 0xfffffe78
 568:	4300756d 	movwmi	r7, #1389	; 0x56d
 56c:	766e496f 	strbtvc	r4, [lr], -pc, ror #18
 570:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 574:	4d657461 	cfstrdmi	mvd7, [r5, #-388]!	; 0xfffffe7c
 578:	546e6961 	strbtpl	r6, [lr], #-2401	; 0xfffff69f
 57c:	4c00626c 	sfmmi	f6, 4, [r0], {108}	; 0x6c
 580:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 584:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 588:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 58c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 590:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 594:	61575f65 	cmpvs	r7, r5, ror #30
 598:	50750079 	rsbspl	r0, r5, r9, ror r0
 59c:	61745361 	cmnvs	r4, r1, ror #6
 5a0:	4c007472 	cfstrsmi	mvf7, [r0], {114}	; 0x72
 5a4:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 5a8:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 5ac:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 5b0:	00796157 	rsbseq	r6, r9, r7, asr r1
 5b4:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 5b8:	6d4d706f 	stclvs	0, cr7, [sp, #-444]	; 0xfffffe44
 5bc:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 5c0:	324c314c 	subcc	r3, ip, #76, 2
 5c4:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 5c8:	324c0065 	subcc	r0, ip, #101	; 0x65
 5cc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 5d0:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 5d4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 5d8:	0041505f 	subeq	r5, r1, pc, asr r0
 5dc:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 5e0:	4d747261 	lfmmi	f7, 2, [r4, #-388]!	; 0xfffffe7c
 5e4:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 5e8:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 5ec:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 5f0:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 5f4:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 5f8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 5fc:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 600:	61575f65 	cmpvs	r7, r5, ror #30
 604:	324c0079 	subcc	r0, ip, #121	; 0x79
 608:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 60c:	416e6165 	cmnmi	lr, r5, ror #2
 610:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 614:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 618:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 61c:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 620:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
 624:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
 628:	62615473 	rsbvs	r5, r1, #1929379840	; 0x73000000
 62c:	4300656c 	movwmi	r6, #1388	; 0x56c
 630:	6174536f 	cmnvs	r4, pc, ror #6
 634:	6d4d7472 	cfstrdvs	mvd7, [sp, #-456]	; 0xfffffe38
 638:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 63c:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 640:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 644:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 648:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 64c:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 650:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 654:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 658:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 65c:	61434465 	cmpvs	r3, r5, ror #8
 660:	49656863 	stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^
 664:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 668:	536f4300 	cmnpl	pc, #0, 6
 66c:	6f447465 	svcvs	0x00447465
 670:	6e69616d 	powvsez	f6, f1, #5.0
 674:	456f4300 	strbmi	r4, [pc, #-768]!	; 37c <NOINT+0x2bc>
 678:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 67c:	61434965 	cmpvs	r3, r5, ror #18
 680:	00656863 	rsbeq	r6, r5, r3, ror #16
 684:	5f43324c 	svcpl	0x0043324c
 688:	61766e49 	cmnvs	r6, r9, asr #28
 68c:	6164696c 	cmnvs	r4, ip, ror #18
 690:	565f6574 			; <UNDEFINED> instruction: 0x565f6574
 694:	6f430041 	svcvs	0x00430041
 698:	4f746547 	svcmi	0x00746547
 69c:	69725753 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, r9, sl, ip, lr}^
 6a0:	41506574 	cmpmi	r0, r4, ror r5
 6a4:	446f4300 	strbtmi	r4, [pc], #-768	; 6ac <ABORT_STACK_SIZE+0x2ac>
 6a8:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 6ac:	4344656c 	movtmi	r6, #17772	; 0x456c
 6b0:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 6b4:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 6b8:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 6bc:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 6c0:	61434965 	cmpvs	r3, r5, ror #18
 6c4:	00656863 	rsbeq	r6, r5, r3, ror #16
 6c8:	5f43324c 	svcpl	0x0043324c
 6cc:	61656c43 	cmnvs	r5, r3, asr #24
 6d0:	41565f6e 	cmpmi	r6, lr, ror #30
 6d4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 6d8:	4349006f 	movtmi	r0, #36975	; 0x906f
 6dc:	52414943 	subpl	r4, r1, #1097728	; 0x10c000
 6e0:	43494700 	movtmi	r4, #38656	; 0x9700
 6e4:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 6e8:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 6ec:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
 6f0:	614d5f79 	hvcvs	54777	; 0xd5f9
 6f4:	63006b73 	movwvs	r6, #2931	; 0xb73
 6f8:	695f7570 	ldmdbvs	pc, {r4, r5, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 6fc:	695f746e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 700:	43490064 	movtmi	r0, #36964	; 0x9064
 704:	52434943 	subpl	r4, r3, #1097728	; 0x10c000
 708:	6c617600 	stclvs	6, cr7, [r1], #-0
 70c:	49006575 	stmdbmi	r0, {r0, r2, r4, r5, r6, r8, sl, sp, lr}
 710:	53494443 	movtpl	r4, #37955	; 0x9443
 714:	00305245 	eorseq	r5, r0, r5, asr #4
 718:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 71c:	6e524543 	cdpvs	5, 5, cr4, cr2, cr3, {2}
 720:	43494700 	movtmi	r4, #38656	; 0x9700
 724:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 728:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 72c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 730:	505f7470 	subspl	r7, pc, r0, ror r4	; <UNPREDICTABLE>
 734:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
 738:	00797469 	rsbseq	r7, r9, r9, ror #8
 73c:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 740:	30525043 	subscc	r5, r2, r3, asr #32
 744:	43494700 	movtmi	r4, #38656	; 0x9700
 748:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 74c:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 750:	445f7470 	ldrbmi	r7, [pc], #-1136	; 758 <ABORT_STACK_SIZE+0x358>
 754:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 758:	4700656c 	strmi	r6, [r0, -ip, ror #10]
 75c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
 760:	505f7465 	subspl	r7, pc, r5, ror #8
 764:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xfffff08e
 768:	726f7373 	rsbvc	r7, pc, #-872415231	; 0xcc000001
 76c:	7261545f 	rsbvc	r5, r1, #1593835520	; 0x5f000000
 770:	00746567 	rsbseq	r6, r4, r7, ror #10
 774:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 778:	00305250 	eorseq	r5, r0, r0, asr r2
 77c:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 780:	30525450 	subscc	r5, r2, r0, asr r4
 784:	43434900 	movtmi	r4, #14592	; 0x3900
 788:	52494f45 	subpl	r4, r9, #276	; 0x114
 78c:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
 790:	47006469 	strmi	r6, [r0, -r9, ror #8]
 794:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 798:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 79c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 7a0:	616e455f 	cmnvs	lr, pc, asr r5
 7a4:	00656c62 	rsbeq	r6, r5, r2, ror #24
 7a8:	5f434947 	svcpl	0x00434947
 7ac:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 7b0:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
 7b4:	004b4341 	subeq	r4, fp, r1, asr #6
 7b8:	49444349 	stmdbmi	r4, {r0, r3, r6, r8, r9, lr}^
 7bc:	6e524553 	mrcvs	5, 2, r4, cr2, cr3, {2}
 7c0:	63696700 	cmnvs	r9, #0, 14
 7c4:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
 7c8:	43494443 	movtmi	r4, #37955	; 0x9443
 7cc:	00305245 	eorseq	r5, r0, r5, asr #4
 7d0:	5f434947 	svcpl	0x00434947
 7d4:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 7d8:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
 7dc:	4947535f 	stmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
 7e0:	43434900 	movtmi	r4, #14592	; 0x3900
 7e4:	00524d50 	subseq	r4, r2, r0, asr sp
 7e8:	5f434947 	svcpl	0x00434947
 7ec:	74736944 	ldrbtvc	r6, [r3], #-2372	; 0xfffff6bc
 7f0:	75626972 	strbvc	r6, [r2, #-2418]!	; 0xfffff68e
 7f4:	5f726f74 	svcpl	0x00726f74
 7f8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 7fc:	6300656c 	movwvs	r6, #1388	; 0x56c
 800:	69627570 	stmdbvs	r2!, {r4, r5, r6, r8, sl, ip, sp, lr}^
 804:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
 808:	00646974 	rsbeq	r6, r4, r4, ror r9
 80c:	65726174 	ldrbvs	r6, [r2, #-372]!	; 0xfffffe8c
 810:	69667467 	stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, ip, sp, lr}^
 814:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
 818:	43494700 	movtmi	r4, #38656	; 0x9700
 81c:	5550435f 	ldrbpl	r4, [r0, #-863]	; 0xfffffca1
 820:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 824:	61667265 	cmnvs	r6, r5, ror #4
 828:	455f6563 	ldrbmi	r6, [pc, #-1379]	; 2cd <NOINT+0x20d>
 82c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 830:	634c0065 	movtvs	r0, #49253	; 0xc065
 834:	75505f64 	ldrbvc	r5, [r0, #-3940]	; 0xfffff09c
 838:	48007374 	stmdami	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
 83c:	61546e61 	cmpvs	r4, r1, ror #28
 840:	00656c62 	rsbeq	r6, r5, r2, ror #24
 844:	57727241 	ldrbpl	r7, [r2, -r1, asr #4]!
 848:	6e496e69 	cdpvs	14, 4, cr6, cr9, cr9, {3}
 84c:	4c006f66 	stcmi	15, cr6, [r0], {102}	; 0x66
 850:	435f6463 	cmpmi	pc, #1660944384	; 0x63000000
 854:	535f726c 	cmppl	pc, #108, 4	; 0xc0000006
 858:	65657263 	strbvs	r7, [r5, #-611]!	; 0xfffffd9d
 85c:	6261006e 	rsbvs	r0, r1, #110	; 0x6e
 860:	70006673 	andvc	r6, r0, r3, ror r6
 864:	7a69735f 	bvc	1a5d5e8 <STACK_SIZE+0x125d5e8>
 868:	70007865 	andvc	r7, r0, r5, ror #16
 86c:	7a69735f 	bvc	1a5d5f0 <STACK_SIZE+0x125d5f0>
 870:	6a007965 	bvs	1ee0c <IRQ_STACK_SIZE+0x16e0c>
 874:	00676e6f 	rsbeq	r6, r7, pc, ror #28
 878:	5f64634c 	svcpl	0x0064634c
 87c:	5f6e6957 	svcpl	0x006e6957
 880:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 884:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 888:	6172445f 	cmnvs	r2, pc, asr r4
 88c:	61425f77 	hvcvs	9719	; 0x25f7
 890:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
 894:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
 898:	76656c00 	strbtvc	r6, [r5], -r0, lsl #24
 89c:	4c006c65 	stcmi	12, cr6, [r0], {101}	; 0x65
 8a0:	535f6463 	cmppl	pc, #1660944384	; 0x63000000
 8a4:	63656c65 	cmnvs	r5, #25856	; 0x6500
 8a8:	72445f74 	subvc	r5, r4, #116, 30	; 0x1d0
 8ac:	465f7761 	ldrbmi	r7, [pc], -r1, ror #14
 8b0:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
 8b4:	6675425f 			; <UNDEFINED> instruction: 0x6675425f
 8b8:	00726566 	rsbseq	r6, r2, r6, ror #10
 8bc:	72707376 	rsbsvc	r7, r0, #-671088639	; 0xd8000001
 8c0:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 8c4:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 8c8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 8cc:	7869505f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 8d0:	4c006c65 	stcmi	12, cr6, [r0], {101}	; 0x65
 8d4:	445f6463 	ldrbmi	r6, [pc], #-1123	; 8dc <ABORT_STACK_SIZE+0x4dc>
 8d8:	5f776172 	svcpl	0x00776172
 8dc:	67616d49 	strbvs	r6, [r1, -r9, asr #26]!
 8e0:	79620065 	stmdbvc	r2!, {r0, r2, r5, r6}^
 8e4:	5f736574 	svcpl	0x00736574
 8e8:	5f726570 	svcpl	0x00726570
 8ec:	65786970 	ldrbvs	r6, [r8, #-2416]!	; 0xfffff690
 8f0:	7267006c 	rsbvc	r0, r7, #108	; 0x6c
 8f4:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
 8f8:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
 8fc:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 900:	6172445f 	cmnvs	r2, pc, asr r4
 904:	54535f77 	ldrbpl	r5, [r3], #-3959	; 0xfffff089
 908:	004b4341 	subeq	r4, fp, r1, asr #6
 90c:	5f64634c 	svcpl	0x0064634c
 910:	67697242 	strbvs	r7, [r9, -r2, asr #4]!
 914:	656e7468 	strbvs	r7, [lr, #-1128]!	; 0xfffffb98
 918:	435f7373 	cmpmi	pc, #-872415231	; 0xcc000001
 91c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 920:	4c006c6f 	stcmi	12, cr6, [r0], {111}	; 0x6f
 924:	445f6463 	ldrbmi	r6, [pc], #-1123	; 92c <ABORT_STACK_SIZE+0x52c>
 928:	5f776172 	svcpl	0x00776172
 92c:	00504d42 	subseq	r4, r0, r2, asr #26
 930:	326f6863 	rsbcc	r6, pc, #6488064	; 0x630000
 934:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
 938:	6b73616d 	blvs	1cd8ef4 <STACK_SIZE+0x14d8ef4>
 93c:	616c5f00 	cmnvs	ip, r0, lsl #30
 940:	6c007473 	cfstrsvs	mvf7, [r0], {115}	; 0x73
 944:	00706f6f 	rsbseq	r6, r0, pc, ror #30
 948:	64634c70 	strbtvs	r4, [r3], #-3184	; 0xfffff390
 94c:	75006246 	strvc	r6, [r0, #-582]	; 0xfffffdba
 950:	00636573 	rsbeq	r6, r3, r3, ror r5
 954:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
 958:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
 95c:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 960:	6f007473 	svcvs	0x00007473
 964:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 968:	49570074 	ldmdbmi	r7, {r2, r4, r5, r6}^
 96c:	4e495f4e 	cdpmi	15, 4, cr5, cr9, cr14, {2}
 970:	535f4f46 	cmppl	pc, #280	; 0x118
 974:	61700054 	cmnvs	r0, r4, asr r0
 978:	775f6567 	ldrbvc	r6, [pc, -r7, ror #10]
 97c:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
 980:	6c655300 	stclvs	3, cr5, [r5], #-0
 984:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 988:	69775f64 	ldmdbvs	r7!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 98c:	434c006e 	movtmi	r0, #49262	; 0xc06e
 990:	6c435f44 	mcrrvs	15, 4, r5, r3, cr4
 994:	5f6b636f 	svcpl	0x006b636f
 998:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 99c:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
 9a0:	7a69735f 	bvc	1a5d724 <STACK_SIZE+0x125d724>
 9a4:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]	; 818 <ABORT_STACK_SIZE+0x418>
 9a8:	6c646469 	cfstrdvs	mvd6, [r4], #-420	; 0xfffffe5c
 9ac:	74730065 	ldrbtvc	r0, [r3], #-101	; 0xffffff9b
 9b0:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 9b4:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
 9b8:	0064695f 	rsbeq	r6, r4, pc, asr r9
 9bc:	69735f76 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 9c0:	0078657a 	rsbseq	r6, r8, sl, ror r5
 9c4:	69735f76 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 9c8:	0079657a 	rsbseq	r6, r9, sl, ror r5
 9cc:	61746164 	cmnvs	r4, r4, ror #2
 9d0:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 9d4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 9d8:	72410074 	subvc	r0, r1, #116	; 0x74
 9dc:	53624672 	cmnpl	r2, #119537664	; 0x7200000
 9e0:	5f006c65 	svcpl	0x00006c65
 9e4:	0070615f 	rsbseq	r6, r0, pc, asr r1
 9e8:	5f64634c 	svcpl	0x0064634c
 9ec:	5f747550 	svcpl	0x00747550
 9f0:	65786950 	ldrbvs	r6, [r8, #-2384]!	; 0xfffff6b0
 9f4:	634c006c 	movtvs	r0, #49260	; 0xc06c
 9f8:	72505f64 	subsvc	r5, r0, #100, 30	; 0x190
 9fc:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 a00:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a04:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 a08:	666e495f 			; <UNDEFINED> instruction: 0x666e495f
 a0c:	4d425f6f 	stclmi	15, cr5, [r2, #-444]	; 0xfffffe44
 a10:	65680050 	strbvs	r0, [r8, #-80]!	; 0xffffffb0
 a14:	74686769 	strbtvc	r6, [r8], #-1897	; 0xfffff897
 a18:	73694400 	cmnvc	r9, #0, 8
 a1c:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
 a20:	6172665f 	cmnvs	r2, pc, asr r6
 a24:	4c00656d 	cfstr32mi	mvfx6, [r0], {109}	; 0x6d
 a28:	445f6463 	ldrbmi	r6, [pc], #-1123	; a30 <ABORT_STACK_SIZE+0x630>
 a2c:	5f776172 	svcpl	0x00776172
 a30:	00726142 	rsbseq	r6, r2, r2, asr #2
 a34:	5f667562 	svcpl	0x00667562
 a38:	006d756e 	rsbeq	r7, sp, lr, ror #10
 a3c:	5f64634c 	svcpl	0x0064634c
 a40:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 a44:	6e694c5f 	mcrvs	12, 3, r4, cr9, cr15, {2}
 a48:	6b620065 	blvs	1880be4 <STACK_SIZE+0x1080be4>
 a4c:	6f6c6f63 	svcvs	0x006c6f63
 a50:	6e650072 	mcrvs	0, 3, r0, cr5, cr2, {3}
 a54:	31783867 	cmncc	r8, r7, ror #16
 a58:	62660036 	rsbvs	r0, r6, #54	; 0x36
 a5c:	7a69735f 	bvc	1a5d7e0 <STACK_SIZE+0x125d7e0>
 a60:	65740065 	ldrbvs	r0, [r4, #-101]!	; 0xffffff9b
 a64:	6e00706d 	cdpvs	0, 0, cr7, cr0, cr13, {3}
 a68:	6f437765 	svcvs	0x00437765
 a6c:	00726f6c 	rsbseq	r6, r2, ip, ror #30
 a70:	61765f5f 	cmnvs	r6, pc, asr pc
 a74:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 a78:	65530074 	ldrbvs	r0, [r3, #-116]	; 0xffffff8c
 a7c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 a80:	665f6465 	ldrbvs	r6, [pc], -r5, ror #8
 a84:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
 a88:	70706200 	rsbsvc	r6, r0, r0, lsl #4
 a8c:	646f6d5f 	strbtvs	r6, [pc], #-3423	; a94 <ABORT_STACK_SIZE+0x694>
 a90:	634c0065 	movtvs	r0, #49253	; 0xc065
 a94:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 a98:	425f7761 	subsmi	r7, pc, #25427968	; 0x1840000
 a9c:	465f504d 	ldrbmi	r5, [pc], -sp, asr #32
 aa0:	5f656c69 	svcpl	0x00656c69
 aa4:	70623432 	rsbvc	r3, r2, r2, lsr r4
 aa8:	634c0070 	movtvs	r0, #49264	; 0xc070
 aac:	6e455f64 	cdpvs	15, 4, cr5, cr5, cr4, {3}
 ab0:	75505f67 	ldrbvc	r5, [r0, #-3943]	; 0xfffff099
 ab4:	00686374 	rsbeq	r6, r8, r4, ror r3
 ab8:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 abc:	64750073 	ldrbtvs	r0, [r5], #-115	; 0xffffff8d
 ac0:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 ac4:	4c00665f 	stcmi	6, cr6, [r0], {95}	; 0x5f
 ac8:	535f6463 	cmppl	pc, #1660944384	; 0x63000000
 acc:	63656c65 	cmnvs	r5, #25856	; 0x6500
 ad0:	69445f74 	stmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 ad4:	616c7073 	smcvs	50947	; 0xc703
 ad8:	72465f79 	subvc	r5, r6, #484	; 0x1e4
 adc:	5f656d61 	svcpl	0x00656d61
 ae0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
 ae4:	70007265 	andvc	r7, r0, r5, ror #4
 ae8:	0078736f 	rsbseq	r7, r8, pc, ror #6
 aec:	79736f70 	ldmdbvc	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 af0:	69665f00 	stmdbvs	r6!, {r8, r9, sl, fp, ip, lr}^
 af4:	00747372 	rsbseq	r7, r4, r2, ror r3
 af8:	316e6168 	cmncc	lr, r8, ror #2
 afc:	36317836 			; <UNDEFINED> instruction: 0x36317836
 b00:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 b04:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 b08:	7869505f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 b0c:	415f6c65 	cmpmi	pc, r5, ror #24
 b10:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
 b14:	64007373 	strvs	r7, [r0], #-883	; 0xfffffc8d
 b18:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
 b1c:	634c0065 	movtvs	r0, #49253	; 0xc065
 b20:	61485f64 	cmpvs	r8, r4, ror #30
 b24:	75505f6e 	ldrbvc	r5, [r0, #-3950]	; 0xfffff092
 b28:	00686374 	rsbeq	r6, r8, r4, ror r3
 b2c:	5f79654b 	svcpl	0x0079654b
 b30:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
 b34:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 b38:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
 b3c:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
 b40:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 b44:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 b48:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 b4c:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
 b50:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
 b54:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 b58:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 b5c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 b60:	656b0074 	strbvs	r0, [fp, #-116]!	; 0xffffff8c
 b64:	00632e79 	rsbeq	r2, r3, r9, ror lr
 b68:	5f79654b 	svcpl	0x0079654b
 b6c:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
 b70:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 b74:	654b0074 	strbvs	r0, [fp, #-116]	; 0xffffff8c
 b78:	61575f79 	cmpvs	r7, r9, ror pc
 b7c:	4b5f7469 	blmi	17ddd28 <STACK_SIZE+0xfddd28>
 b80:	525f7965 	subspl	r7, pc, #1654784	; 0x194000
 b84:	61656c65 	cmnvs	r5, r5, ror #24
 b88:	00646573 	rsbeq	r6, r4, r3, ror r5
 b8c:	5f79654b 	svcpl	0x0079654b
 b90:	5f525349 	svcpl	0x00525349
 b94:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 b98:	4c00656c 	cfstr32mi	mvfx6, [r0], {108}	; 0x6c
 b9c:	445f4445 	ldrbmi	r4, [pc], #-1093	; ba4 <ABORT_STACK_SIZE+0x7a4>
 ba0:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
 ba4:	4c007961 	stcmi	9, cr7, [r0], {97}	; 0x61
 ba8:	495f4445 	ldmdbmi	pc, {r0, r2, r6, sl, lr}^	; <UNPREDICTABLE>
 bac:	0074696e 	rsbseq	r6, r4, lr, ror #18
 bb0:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 bb4:	75520063 	ldrbvc	r0, [r2, #-99]	; 0xffffff9d
 bb8:	70415f6e 	subvc	r5, r1, lr, ror #30
 bbc:	4d003070 	stcmi	0, cr3, [r0, #-448]	; 0xfffffe40
 bc0:	006e6961 	rsbeq	r6, lr, r1, ror #18
 bc4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 bc8:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 bcc:	54007469 	strpl	r7, [r0], #-1129	; 0xfffffb97
 bd0:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 bd4:	6e495f30 	mcrvs	15, 2, r5, cr9, cr0, {1}
 bd8:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xfffff08c
 bdc:	0079616c 	rsbseq	r6, r9, ip, ror #2
 be0:	6e69616d 	powvsez	f6, f1, #5.0
 be4:	4100632e 	tstmi	r0, lr, lsr #6
 be8:	525f7070 	subspl	r7, pc, #112	; 0x70
 bec:	00646165 	rsbeq	r6, r4, r5, ror #2
 bf0:	74636573 	strbtvc	r6, [r3], #-1395	; 0xfffffa8d
 bf4:	5300726f 	movwpl	r7, #623	; 0x26f
 bf8:	65525f44 	ldrbvs	r5, [r2, #-3908]	; 0xfffff0bc
 bfc:	535f6461 	cmppl	pc, #1627389952	; 0x61000000
 c00:	6f746365 	svcvs	0x00746365
 c04:	61550072 	cmpvs	r5, r2, ror r0
 c08:	5f317472 	svcpl	0x00317472
 c0c:	5f525349 	svcpl	0x00525349
 c10:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 c14:	5f00656c 	svcpl	0x0000656c
 c18:	6b726273 	blvs	1c995ec <STACK_SIZE+0x14995ec>
 c1c:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
 c20:	6165485f 	cmnvs	r5, pc, asr r8
 c24:	694c5f70 	stmdbvs	ip, {r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 c28:	0074696d 	rsbseq	r6, r4, sp, ror #18
 c2c:	5f746547 	svcpl	0x00746547
 c30:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 c34:	694c5f6b 	stmdbvs	ip, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 c38:	0074696d 	rsbseq	r6, r4, sp, ror #18
 c3c:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 c40:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 c44:	61630063 	cmnvs	r3, r3, rrx
 c48:	5f726464 	svcpl	0x00726464
 c4c:	65470074 	strbvs	r0, [r7, #-116]	; 0xffffff8c
 c50:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 c54:	5f6b6361 	svcpl	0x006b6361
 c58:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
 c5c:	61656800 	cmnvs	r5, r0, lsl #16
 c60:	72700070 	rsbsvc	r0, r0, #112	; 0x70
 c64:	65487665 	strbvs	r7, [r8, #-1637]	; 0xfffff99b
 c68:	6e007061 	cdpvs	0, 0, cr7, cr0, cr1, {3}
 c6c:	48747865 	ldmdami	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
 c70:	00706165 	rsbseq	r6, r0, r5, ror #2
 c74:	5f746547 	svcpl	0x00746547
 c78:	70616548 	rsbvc	r6, r1, r8, asr #10
 c7c:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
 c80:	5f5f0065 	svcpl	0x005f0065
 c84:	4c5f495a 	mrrcmi	9, 5, r4, pc, cr10	; <UNPREDICTABLE>
 c88:	54494d49 	strbpl	r4, [r9], #-3401	; 0xfffff2b7
 c8c:	53005f5f 	movwpl	r5, #3935	; 0xf5f
 c90:	5f434844 	svcpl	0x00434844
 c94:	30444d43 	subcc	r4, r4, r3, asr #26
 c98:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 c9c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 ca0:	5f6b636f 	svcpl	0x006b636f
 ca4:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 ca8:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 cac:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 cb0:	53003244 	movwpl	r3, #580	; 0x244
 cb4:	5f434844 	svcpl	0x00434844
 cb8:	33444d43 	movtcc	r4, #19779	; 0x4d43
 cbc:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 cc0:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 cc4:	53003744 	movwpl	r3, #1860	; 0x744
 cc8:	5f434844 	svcpl	0x00434844
 ccc:	38444d43 	stmdacc	r4, {r0, r1, r6, r8, sl, fp, lr}^
 cd0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 cd4:	53495f43 	movtpl	r5, #40771	; 0x9f43
 cd8:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
 cdc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 ce0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 ce4:	75425f43 	strbvc	r5, [r2, #-3907]	; 0xfffff0bd
 ce8:	776f5073 			; <UNDEFINED> instruction: 0x776f5073
 cec:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
 cf0:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 cf4:	53006c6f 	movwpl	r6, #3183	; 0xc6f
 cf8:	5f434844 	svcpl	0x00434844
 cfc:	35444d43 	strbcc	r4, [r4, #-3395]	; 0xfffff2bd
 d00:	6d740035 	ldclvs	0, cr0, [r4, #-212]!	; 0xffffff2c
 d04:	61635f70 	smcvs	13808	; 0x35f0
 d08:	73006170 	movwvc	r6, #368	; 0x170
 d0c:	2e636864 	cdpcs	8, 6, cr6, cr3, cr4, {3}
 d10:	44530063 	ldrbmi	r0, [r3], #-99	; 0xffffff9d
 d14:	505f4348 	subspl	r4, pc, r8, asr #6
 d18:	5f74726f 	svcpl	0x0074726f
 d1c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 d20:	5f445300 	svcpl	0x00445300
 d24:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 d28:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xfffff09b
 d2c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 d30:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d34:	43415f43 	movtmi	r5, #8003	; 0x1f43
 d38:	5f36444d 	svcpl	0x0036444d
 d3c:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
 d40:	5f647300 	svcpl	0x00647300
 d44:	00616372 	rsbeq	r6, r1, r2, ror r3
 d48:	43484453 	movtmi	r4, #33875	; 0x8453
 d4c:	6168435f 	cmnvs	r8, pc, asr r3
 d50:	5f65676e 	svcpl	0x0065676e
 d54:	5f746144 	svcpl	0x00746144
 d58:	74646957 	strbtvc	r6, [r4], #-2391	; 0xfffff6a9
 d5c:	62345f68 	eorsvs	r5, r4, #104, 30	; 0x1a0
 d60:	53007469 	movwpl	r7, #1129	; 0x469
 d64:	5f434844 	svcpl	0x00434844
 d68:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 d6c:	75535f6b 	ldrbvc	r5, [r3, #-3947]	; 0xfffff095
 d70:	796c7070 	stmdbvc	ip!, {r4, r5, r6, ip, sp, lr}^
 d74:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d78:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 d7c:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
 d80:	775f6675 			; <UNDEFINED> instruction: 0x775f6675
 d84:	75620072 	strbvc	r0, [r2, #-114]!	; 0xffffff8e
 d88:	65725f66 	ldrbvs	r5, [r2, #-3942]!	; 0xfffff09a
 d8c:	53006461 	movwpl	r6, #1121	; 0x461
 d90:	5f434844 	svcpl	0x00434844
 d94:	64726143 	ldrbtvs	r6, [r2], #-323	; 0xfffffebd
 d98:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 d9c:	44530074 	ldrbmi	r0, [r3], #-116	; 0xffffff8c
 da0:	415f4348 	cmpmi	pc, r8, asr #6
 da4:	34444d43 	strbcc	r4, [r4], #-3395	; 0xfffff2bd
 da8:	70610031 	rsbvc	r0, r1, r1, lsr r0
 dac:	63003170 	movwvs	r3, #368	; 0x170
 db0:	6b636568 	blvs	18da358 <STACK_SIZE+0x10da358>
 db4:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
 db8:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 dbc:	73657400 	cmnvc	r5, #0, 8
 dc0:	00632e74 	rsbeq	r2, r3, r4, ror lr
 dc4:	30707061 	rsbscc	r7, r0, r1, rrx
 dc8:	69746d00 	ldmdbvs	r4!, {r8, sl, fp, sp, lr}^
 dcc:	5400656d 	strpl	r6, [r0], #-1389	; 0xfffffa93
 dd0:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 dd4:	65445f30 	strbvs	r5, [r4, #-3888]	; 0xfffff0d0
 dd8:	0079616c 	rsbseq	r6, r9, ip, ror #2
 ddc:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 de0:	00632e72 	rsbeq	r2, r3, r2, ror lr
 de4:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 de8:	6400745f 	strvs	r7, [r0], #-1119	; 0xfffffba1
 dec:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 df0:	72615500 	rsbvc	r5, r1, #0, 10
 df4:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 df8:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
 dfc:	6d754e74 	ldclvs	14, cr4, [r5, #-464]!	; 0xfffffe30
 e00:	72615500 	rsbvc	r5, r1, #0, 10
 e04:	535f3174 	cmppl	pc, #116, 2
 e08:	5f646e65 	svcpl	0x00646e65
 e0c:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
 e10:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 e14:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 e18:	61550063 	cmpvs	r5, r3, rrx
 e1c:	5f317472 	svcpl	0x00317472
 e20:	5f746547 	svcpl	0x00746547
 e24:	73657250 	cmnvc	r5, #80, 4
 e28:	00646573 	rsbeq	r6, r4, r3, ror r5
 e2c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 e30:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 e34:	425f646e 	subsmi	r6, pc, #1845493760	; 0x6e000000
 e38:	00657479 	rsbeq	r7, r5, r9, ror r4
 e3c:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
 e40:	5f006e65 	svcpl	0x00006e65
 e44:	7974635f 	ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^
 e48:	705f6570 	subsvc	r6, pc, r0, ror r5	; <UNPREDICTABLE>
 e4c:	5f5f7274 	svcpl	0x005f7274
 e50:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
 e54:	5f750064 	svcpl	0x00750064
 e58:	00766964 	rsbseq	r6, r6, r4, ror #18
 e5c:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 e60:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 e64:	696d0078 	stmdbvs	sp!, {r3, r4, r5, r6}^
 e68:	0073756e 	rsbseq	r7, r3, lr, ror #10
 e6c:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 e70:	6f746100 	svcvs	0x00746100
 e74:	61550069 	cmpvs	r5, r9, rrx
 e78:	5f317472 	svcpl	0x00317472
 e7c:	5f746547 	svcpl	0x00746547
 e80:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
 e84:	72747300 	rsbsvc	r7, r4, #0, 6
 e88:	32676e69 	rsbcc	r6, r7, #1680	; 0x690
 e8c:	72615500 	rsbvc	r5, r1, #0, 10
 e90:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 e94:	74537465 	ldrbvc	r7, [r3], #-1125	; 0xfffffb9b
 e98:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000024 	andeq	r0, r0, r4, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	40000194 	mulmi	r0, r4, r1
      1c:	0000002c 	andeq	r0, r0, ip, lsr #32
      20:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      24:	07810880 	streq	r0, [r1, r0, lsl #17]
      28:	05830682 	streq	r0, [r3, #1666]	; 0x682
      2c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      30:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
      34:	0000040b 	andeq	r0, r0, fp, lsl #8
      38:	00000024 	andeq	r0, r0, r4, lsr #32
      3c:	00000000 	andeq	r0, r0, r0
      40:	400001c0 	andmi	r0, r0, r0, asr #3
      44:	000000f8 	strdeq	r0, [r0], -r8
      48:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      4c:	07810880 	streq	r0, [r1, r0, lsl #17]
      50:	05830682 	streq	r0, [r3, #1666]	; 0x682
      54:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      58:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      5c:	0000040b 	andeq	r0, r0, fp, lsl #8
      60:	00000028 	andeq	r0, r0, r8, lsr #32
      64:	00000000 	andeq	r0, r0, r0
      68:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
      6c:	0000005c 	andeq	r0, r0, ip, asr r0
      70:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      74:	09810a80 	stmibeq	r1, {r7, r9, fp}
      78:	07830882 	streq	r0, [r3, r2, lsl #17]
      7c:	05850684 	streq	r0, [r5, #1668]	; 0x684
      80:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      84:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      88:	0000040b 	andeq	r0, r0, fp, lsl #8
      8c:	00000024 	andeq	r0, r0, r4, lsr #32
      90:	00000000 	andeq	r0, r0, r0
      94:	40000314 	andmi	r0, r0, r4, lsl r3
      98:	00000050 	andeq	r0, r0, r0, asr r0
      9c:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      a0:	07810880 	streq	r0, [r1, r0, lsl #17]
      a4:	05830682 	streq	r0, [r3, #1666]	; 0x682
      a8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      ac:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      b0:	0000040b 	andeq	r0, r0, fp, lsl #8
      b4:	00000024 	andeq	r0, r0, r4, lsr #32
      b8:	00000000 	andeq	r0, r0, r0
      bc:	40000364 	andmi	r0, r0, r4, ror #6
      c0:	00000050 	andeq	r0, r0, r0, asr r0
      c4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
      c8:	07810880 	streq	r0, [r1, r0, lsl #17]
      cc:	05830682 	streq	r0, [r3, #1666]	; 0x682
      d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      d4:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      d8:	0000040b 	andeq	r0, r0, fp, lsl #8
      dc:	00000020 	andeq	r0, r0, r0, lsr #32
      e0:	00000000 	andeq	r0, r0, r0
      e4:	400003b4 			; <UNDEFINED> instruction: 0x400003b4
      e8:	00000038 	andeq	r0, r0, r8, lsr r0
      ec:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      f0:	05840683 	streq	r0, [r4, #1667]	; 0x683
      f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      f8:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
      fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     100:	0000001c 	andeq	r0, r0, ip, lsl r0
     104:	00000000 	andeq	r0, r0, r0
     108:	400003ec 	andmi	r0, r0, ip, ror #7
     10c:	00000074 	andeq	r0, r0, r4, ror r0
     110:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     114:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     118:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     11c:	0000040b 	andeq	r0, r0, fp, lsl #8
     120:	0000001c 	andeq	r0, r0, ip, lsl r0
     124:	00000000 	andeq	r0, r0, r0
     128:	40000460 	andmi	r0, r0, r0, ror #8
     12c:	00000060 	andeq	r0, r0, r0, rrx
     130:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
     134:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     138:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     13c:	0000040b 	andeq	r0, r0, fp, lsl #8
     140:	00000020 	andeq	r0, r0, r0, lsr #32
     144:	00000000 	andeq	r0, r0, r0
     148:	400004c0 	andmi	r0, r0, r0, asr #9
     14c:	00000040 	andeq	r0, r0, r0, asr #32
     150:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     154:	05840683 	streq	r0, [r4, #1667]	; 0x683
     158:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     15c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     160:	0000040b 	andeq	r0, r0, fp, lsl #8
     164:	0000001c 	andeq	r0, r0, ip, lsl r0
     168:	00000000 	andeq	r0, r0, r0
     16c:	40000500 	andmi	r0, r0, r0, lsl #10
     170:	00000064 	andeq	r0, r0, r4, rrx
     174:	4a0c0d44 	bmi	30368c <IRQ_STACK_SIZE+0x2fb68c>
     178:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     17c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     180:	0000040b 	andeq	r0, r0, fp, lsl #8
     184:	0000000c 	andeq	r0, r0, ip
     188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     18c:	7c020001 	stcvc	0, cr0, [r2], {1}
     190:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     194:	00000020 	andeq	r0, r0, r0, lsr #32
     198:	00000184 	andeq	r0, r0, r4, lsl #3
     19c:	40000564 	andmi	r0, r0, r4, ror #10
     1a0:	00000028 	andeq	r0, r0, r8, lsr #32
     1a4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1a8:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1ac:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1b0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1b4:	0000040b 	andeq	r0, r0, fp, lsl #8
     1b8:	0000000c 	andeq	r0, r0, ip
     1bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     1c0:	7c020001 	stcvc	0, cr0, [r2], {1}
     1c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1c8:	00000024 	andeq	r0, r0, r4, lsr #32
     1cc:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     1d0:	4000058c 	andmi	r0, r0, ip, lsl #11
     1d4:	00000098 	muleq	r0, r8, r0
     1d8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1dc:	08850984 	stmeq	r5, {r2, r7, r8, fp}
     1e0:	06870786 	streq	r0, [r7], r6, lsl #15
     1e4:	048b0588 	streq	r0, [fp], #1416	; 0x588
     1e8:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     1ec:	040b0c46 	streq	r0, [fp], #-3142	; 0xfffff3ba
     1f0:	00000020 	andeq	r0, r0, r0, lsr #32
     1f4:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     1f8:	40000624 	andmi	r0, r0, r4, lsr #12
     1fc:	00000054 	andeq	r0, r0, r4, asr r0
     200:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     204:	05840683 	streq	r0, [r4, #1667]	; 0x683
     208:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     20c:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     210:	0000040b 	andeq	r0, r0, fp, lsl #8
     214:	0000000c 	andeq	r0, r0, ip
     218:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     21c:	40000678 	andmi	r0, r0, r8, ror r6
     220:	00000010 	andeq	r0, r0, r0, lsl r0
     224:	0000000c 	andeq	r0, r0, ip
     228:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     22c:	40000688 	andmi	r0, r0, r8, lsl #13
     230:	00000010 	andeq	r0, r0, r0, lsl r0
     234:	0000000c 	andeq	r0, r0, ip
     238:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     23c:	7c020001 	stcvc	0, cr0, [r2], {1}
     240:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     244:	00000028 	andeq	r0, r0, r8, lsr #32
     248:	00000234 	andeq	r0, r0, r4, lsr r2
     24c:	40000698 	mulmi	r0, r8, r6
     250:	00000844 	andeq	r0, r0, r4, asr #16
     254:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     258:	0a850b84 	beq	fe143070 <PCB_BASE_APP1+0xb9642e70>
     25c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     260:	06890788 	streq	r0, [r9], r8, lsl #15
     264:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     268:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     26c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     270:	00000020 	andeq	r0, r0, r0, lsr #32
     274:	00000234 	andeq	r0, r0, r4, lsr r2
     278:	40000edc 	ldrdmi	r0, [r0], -ip
     27c:	00000848 	andeq	r0, r0, r8, asr #16
     280:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     284:	86068507 	strhi	r8, [r6], -r7, lsl #10
     288:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     28c:	8a028903 	bhi	a26a0 <IRQ_STACK_SIZE+0x9a6a0>
     290:	400e4401 	andmi	r4, lr, r1, lsl #8
     294:	00000020 	andeq	r0, r0, r0, lsr #32
     298:	00000234 	andeq	r0, r0, r4, lsr r2
     29c:	40001724 	andmi	r1, r0, r4, lsr #14
     2a0:	00000080 	andeq	r0, r0, r0, lsl #1
     2a4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2a8:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2ac:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2b0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2b4:	0000040b 	andeq	r0, r0, fp, lsl #8
     2b8:	00000020 	andeq	r0, r0, r0, lsr #32
     2bc:	00000234 	andeq	r0, r0, r4, lsr r2
     2c0:	400017a4 	andmi	r1, r0, r4, lsr #15
     2c4:	00000088 	andeq	r0, r0, r8, lsl #1
     2c8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2cc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2d0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2d4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2d8:	0000040b 	andeq	r0, r0, fp, lsl #8
     2dc:	00000020 	andeq	r0, r0, r0, lsr #32
     2e0:	00000234 	andeq	r0, r0, r4, lsr r2
     2e4:	4000182c 	andmi	r1, r0, ip, lsr #16
     2e8:	00000088 	andeq	r0, r0, r8, lsl #1
     2ec:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     2f0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     2f4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     2f8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     2fc:	0000040b 	andeq	r0, r0, fp, lsl #8
     300:	00000020 	andeq	r0, r0, r0, lsr #32
     304:	00000234 	andeq	r0, r0, r4, lsr r2
     308:	400018b4 			; <UNDEFINED> instruction: 0x400018b4
     30c:	00000088 	andeq	r0, r0, r8, lsl #1
     310:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     314:	05840683 	streq	r0, [r4, #1667]	; 0x683
     318:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     31c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     320:	0000040b 	andeq	r0, r0, fp, lsl #8
     324:	0000001c 	andeq	r0, r0, ip, lsl r0
     328:	00000234 	andeq	r0, r0, r4, lsr r2
     32c:	4000193c 	andmi	r1, r0, ip, lsr r9
     330:	0000005c 	andeq	r0, r0, ip, asr r0
     334:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     338:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     33c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     340:	0000040b 	andeq	r0, r0, fp, lsl #8
     344:	0000001c 	andeq	r0, r0, ip, lsl r0
     348:	00000234 	andeq	r0, r0, r4, lsr r2
     34c:	40001998 	mulmi	r0, r8, r9
     350:	0000002c 	andeq	r0, r0, ip, lsr #32
     354:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     358:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     35c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     360:	0000040b 	andeq	r0, r0, fp, lsl #8
     364:	0000000c 	andeq	r0, r0, ip
     368:	00000234 	andeq	r0, r0, r4, lsr r2
     36c:	400019c4 	andmi	r1, r0, r4, asr #19
     370:	00000030 	andeq	r0, r0, r0, lsr r0
     374:	0000000c 	andeq	r0, r0, ip
     378:	00000234 	andeq	r0, r0, r4, lsr r2
     37c:	400019f4 	strdmi	r1, [r0], -r4
     380:	0000001c 	andeq	r0, r0, ip, lsl r0
     384:	0000000c 	andeq	r0, r0, ip
     388:	00000234 	andeq	r0, r0, r4, lsr r2
     38c:	40001a10 	andmi	r1, r0, r0, lsl sl
     390:	00000034 	andeq	r0, r0, r4, lsr r0
     394:	0000000c 	andeq	r0, r0, ip
     398:	00000234 	andeq	r0, r0, r4, lsr r2
     39c:	40001a44 	andmi	r1, r0, r4, asr #20
     3a0:	00000030 	andeq	r0, r0, r0, lsr r0
     3a4:	0000000c 	andeq	r0, r0, ip
     3a8:	00000234 	andeq	r0, r0, r4, lsr r2
     3ac:	40001a74 	andmi	r1, r0, r4, ror sl
     3b0:	0000001c 	andeq	r0, r0, ip, lsl r0
     3b4:	0000000c 	andeq	r0, r0, ip
     3b8:	00000234 	andeq	r0, r0, r4, lsr r2
     3bc:	40001a90 	mulmi	r0, r0, sl
     3c0:	00000020 	andeq	r0, r0, r0, lsr #32
     3c4:	0000000c 	andeq	r0, r0, ip
     3c8:	00000234 	andeq	r0, r0, r4, lsr r2
     3cc:	40001ab0 			; <UNDEFINED> instruction: 0x40001ab0
     3d0:	00000034 	andeq	r0, r0, r4, lsr r0
     3d4:	0000000c 	andeq	r0, r0, ip
     3d8:	00000234 	andeq	r0, r0, r4, lsr r2
     3dc:	40001ae4 	andmi	r1, r0, r4, ror #21
     3e0:	00000030 	andeq	r0, r0, r0, lsr r0
     3e4:	0000000c 	andeq	r0, r0, ip
     3e8:	00000234 	andeq	r0, r0, r4, lsr r2
     3ec:	40001b14 	andmi	r1, r0, r4, lsl fp
     3f0:	0000001c 	andeq	r0, r0, ip, lsl r0
     3f4:	0000000c 	andeq	r0, r0, ip
     3f8:	00000234 	andeq	r0, r0, r4, lsr r2
     3fc:	40001b30 	andmi	r1, r0, r0, lsr fp
     400:	00000020 	andeq	r0, r0, r0, lsr #32
     404:	0000000c 	andeq	r0, r0, ip
     408:	00000234 	andeq	r0, r0, r4, lsr r2
     40c:	40001b50 	andmi	r1, r0, r0, asr fp
     410:	00000034 	andeq	r0, r0, r4, lsr r0
     414:	00000014 	andeq	r0, r0, r4, lsl r0
     418:	00000234 	andeq	r0, r0, r4, lsr r2
     41c:	40001b84 	andmi	r1, r0, r4, lsl #23
     420:	00000044 	andeq	r0, r0, r4, asr #32
     424:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     428:	00000001 	andeq	r0, r0, r1
     42c:	00000018 	andeq	r0, r0, r8, lsl r0
     430:	00000234 	andeq	r0, r0, r4, lsr r2
     434:	40001bc8 	andmi	r1, r0, r8, asr #23
     438:	0000004c 	andeq	r0, r0, ip, asr #32
     43c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     440:	86028503 	strhi	r8, [r2], -r3, lsl #10
     444:	00000001 	andeq	r0, r0, r1
     448:	00000024 	andeq	r0, r0, r4, lsr #32
     44c:	00000234 	andeq	r0, r0, r4, lsr r2
     450:	40001c14 	andmi	r1, r0, r4, lsl ip
     454:	000000a8 	andeq	r0, r0, r8, lsr #1
     458:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     45c:	07840883 	streq	r0, [r4, r3, lsl #17]
     460:	05860685 	streq	r0, [r6, #1669]	; 0x685
     464:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     468:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     46c:	0000040b 	andeq	r0, r0, fp, lsl #8
     470:	00000028 	andeq	r0, r0, r8, lsr #32
     474:	00000234 	andeq	r0, r0, r4, lsr r2
     478:	40001cbc 			; <UNDEFINED> instruction: 0x40001cbc
     47c:	000008dc 	ldrdeq	r0, [r0], -ip
     480:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     484:	0a850b84 	beq	fe14329c <PCB_BASE_APP1+0xb964309c>
     488:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     48c:	06890788 	streq	r0, [r9], r8, lsl #15
     490:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     494:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     498:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     49c:	00000024 	andeq	r0, r0, r4, lsr #32
     4a0:	00000234 	andeq	r0, r0, r4, lsr r2
     4a4:	40002598 	mulmi	r0, r8, r5
     4a8:	000000e4 	andeq	r0, r0, r4, ror #1
     4ac:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     4b0:	07840883 	streq	r0, [r4, r3, lsl #17]
     4b4:	05860685 	streq	r0, [r6, #1669]	; 0x685
     4b8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     4bc:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     4c0:	0000040b 	andeq	r0, r0, fp, lsl #8
     4c4:	00000024 	andeq	r0, r0, r4, lsr #32
     4c8:	00000234 	andeq	r0, r0, r4, lsr r2
     4cc:	4000267c 	andmi	r2, r0, ip, ror r6
     4d0:	000000fc 	strdeq	r0, [r0], -ip
     4d4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     4d8:	07840883 	streq	r0, [r4, r3, lsl #17]
     4dc:	05860685 	streq	r0, [r6, #1669]	; 0x685
     4e0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     4e4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     4e8:	0000040b 	andeq	r0, r0, fp, lsl #8
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4f4:	7c020001 	stcvc	0, cr0, [r2], {1}
     4f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000004ec 	andeq	r0, r0, ip, ror #9
     504:	40002778 	andmi	r2, r0, r8, ror r7
     508:	00000018 	andeq	r0, r0, r8, lsl r0
     50c:	0000000c 	andeq	r0, r0, ip
     510:	000004ec 	andeq	r0, r0, ip, ror #9
     514:	40002790 	mulmi	r0, r0, r7
     518:	00000014 	andeq	r0, r0, r4, lsl r0
     51c:	0000000c 	andeq	r0, r0, ip
     520:	000004ec 	andeq	r0, r0, ip, ror #9
     524:	400027a4 	andmi	r2, r0, r4, lsr #15
     528:	00000018 	andeq	r0, r0, r8, lsl r0
     52c:	0000000c 	andeq	r0, r0, ip
     530:	000004ec 	andeq	r0, r0, ip, ror #9
     534:	400027bc 			; <UNDEFINED> instruction: 0x400027bc
     538:	0000004c 	andeq	r0, r0, ip, asr #32
     53c:	0000000c 	andeq	r0, r0, ip
     540:	000004ec 	andeq	r0, r0, ip, ror #9
     544:	40002808 	andmi	r2, r0, r8, lsl #16
     548:	0000004c 	andeq	r0, r0, ip, asr #32
     54c:	00000014 	andeq	r0, r0, r4, lsl r0
     550:	000004ec 	andeq	r0, r0, ip, ror #9
     554:	40002854 	andmi	r2, r0, r4, asr r8
     558:	00000084 	andeq	r0, r0, r4, lsl #1
     55c:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     560:	00018502 	andeq	r8, r1, r2, lsl #10
     564:	00000014 	andeq	r0, r0, r4, lsl r0
     568:	000004ec 	andeq	r0, r0, ip, ror #9
     56c:	400028d8 	ldrdmi	r2, [r0], -r8
     570:	0000008c 	andeq	r0, r0, ip, lsl #1
     574:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     578:	00018502 	andeq	r8, r1, r2, lsl #10
     57c:	0000000c 	andeq	r0, r0, ip
     580:	000004ec 	andeq	r0, r0, ip, ror #9
     584:	40002964 	andmi	r2, r0, r4, ror #18
     588:	00000048 	andeq	r0, r0, r8, asr #32
     58c:	0000000c 	andeq	r0, r0, ip
     590:	000004ec 	andeq	r0, r0, ip, ror #9
     594:	400029ac 	andmi	r2, r0, ip, lsr #19
     598:	0000001c 	andeq	r0, r0, ip, lsl r0
     59c:	0000000c 	andeq	r0, r0, ip
     5a0:	000004ec 	andeq	r0, r0, ip, ror #9
     5a4:	400029c8 	andmi	r2, r0, r8, asr #19
     5a8:	00000018 	andeq	r0, r0, r8, lsl r0
     5ac:	0000000c 	andeq	r0, r0, ip
     5b0:	000004ec 	andeq	r0, r0, ip, ror #9
     5b4:	400029e0 	andmi	r2, r0, r0, ror #19
     5b8:	00000018 	andeq	r0, r0, r8, lsl r0
     5bc:	0000000c 	andeq	r0, r0, ip
     5c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     5c4:	7c020001 	stcvc	0, cr0, [r2], {1}
     5c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     5cc:	00000028 	andeq	r0, r0, r8, lsr #32
     5d0:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     5d4:	400029f8 	strdmi	r2, [r0], -r8
     5d8:	000007c4 	andeq	r0, r0, r4, asr #15
     5dc:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     5e0:	0a850b84 	beq	fe1433f8 <PCB_BASE_APP1+0xb96431f8>
     5e4:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     5e8:	06890788 	streq	r0, [r9], r8, lsl #15
     5ec:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     5f0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     5f4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     5f8:	0000000c 	andeq	r0, r0, ip
     5fc:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     600:	400031bc 			; <UNDEFINED> instruction: 0x400031bc
     604:	00000004 	andeq	r0, r0, r4
     608:	0000000c 	andeq	r0, r0, ip
     60c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     610:	400031c0 	andmi	r3, r0, r0, asr #3
     614:	00000068 	andeq	r0, r0, r8, rrx
     618:	0000001c 	andeq	r0, r0, ip, lsl r0
     61c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     620:	40003228 	andmi	r3, r0, r8, lsr #4
     624:	000001c8 	andeq	r0, r0, r8, asr #3
     628:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     62c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     630:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     634:	00018902 	andeq	r8, r1, r2, lsl #18
     638:	00000020 	andeq	r0, r0, r0, lsr #32
     63c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     640:	400033f0 	strdmi	r3, [r0], -r0
     644:	0000017c 	andeq	r0, r0, ip, ror r1
     648:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     64c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     650:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     654:	8a028903 	bhi	a2a68 <IRQ_STACK_SIZE+0x9aa68>
     658:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     65c:	00000014 	andeq	r0, r0, r4, lsl r0
     660:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     664:	4000356c 	andmi	r3, r0, ip, ror #10
     668:	00000030 	andeq	r0, r0, r0, lsr r0
     66c:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     670:	00000001 	andeq	r0, r0, r1
     674:	0000000c 	andeq	r0, r0, ip
     678:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     67c:	4000359c 	mulmi	r0, ip, r5
     680:	00000028 	andeq	r0, r0, r8, lsr #32
     684:	0000000c 	andeq	r0, r0, ip
     688:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     68c:	400035c4 	andmi	r3, r0, r4, asr #11
     690:	00000024 	andeq	r0, r0, r4, lsr #32
     694:	00000018 	andeq	r0, r0, r8, lsl r0
     698:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     69c:	400035e8 	andmi	r3, r0, r8, ror #11
     6a0:	00000088 	andeq	r0, r0, r8, lsl #1
     6a4:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     6a8:	86028503 	strhi	r8, [r2], -r3, lsl #10
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	00000018 	andeq	r0, r0, r8, lsl r0
     6b4:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     6b8:	40003670 	andmi	r3, r0, r0, ror r6
     6bc:	00000088 	andeq	r0, r0, r8, lsl #1
     6c0:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     6c4:	86028503 	strhi	r8, [r2], -r3, lsl #10
     6c8:	00000001 	andeq	r0, r0, r1
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     6d4:	400036f8 	strdmi	r3, [r0], -r8
     6d8:	00000014 	andeq	r0, r0, r4, lsl r0
     6dc:	00000020 	andeq	r0, r0, r0, lsr #32
     6e0:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     6e4:	4000370c 	andmi	r3, r0, ip, lsl #14
     6e8:	000000a4 	andeq	r0, r0, r4, lsr #1
     6ec:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6f0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6f4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6f8:	8a028903 	bhi	a2b0c <IRQ_STACK_SIZE+0x9ab0c>
     6fc:	300e4201 	andcc	r4, lr, r1, lsl #4
     700:	00000020 	andeq	r0, r0, r0, lsr #32
     704:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     708:	400037b0 			; <UNDEFINED> instruction: 0x400037b0
     70c:	0000008c 	andeq	r0, r0, ip, lsl #1
     710:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     714:	86068507 	strhi	r8, [r6], -r7, lsl #10
     718:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     71c:	8a028903 	bhi	a2b30 <IRQ_STACK_SIZE+0x9ab30>
     720:	280e4201 	stmdacs	lr, {r0, r9, lr}
     724:	0000000c 	andeq	r0, r0, ip
     728:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     72c:	4000383c 	andmi	r3, r0, ip, lsr r8
     730:	00000028 	andeq	r0, r0, r8, lsr #32
     734:	0000000c 	andeq	r0, r0, ip
     738:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     73c:	40003864 	andmi	r3, r0, r4, ror #16
     740:	00000034 	andeq	r0, r0, r4, lsr r0
     744:	0000000c 	andeq	r0, r0, ip
     748:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     74c:	40003898 	mulmi	r0, r8, r8
     750:	0000001c 	andeq	r0, r0, ip, lsl r0
     754:	0000000c 	andeq	r0, r0, ip
     758:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     75c:	400038b4 			; <UNDEFINED> instruction: 0x400038b4
     760:	00000024 	andeq	r0, r0, r4, lsr #32
     764:	00000028 	andeq	r0, r0, r8, lsr #32
     768:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     76c:	400038d8 	ldrdmi	r3, [r0], -r8
     770:	00000144 	andeq	r0, r0, r4, asr #2
     774:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     778:	0a850b84 	beq	fe143590 <PCB_BASE_APP1+0xb9643390>
     77c:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     780:	06890788 	streq	r0, [r9], r8, lsl #15
     784:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     788:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     78c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     790:	00000020 	andeq	r0, r0, r0, lsr #32
     794:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     798:	40003a1c 	andmi	r3, r0, ip, lsl sl
     79c:	000003c8 	andeq	r0, r0, r8, asr #7
     7a0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     7a4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     7a8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     7ac:	8a028903 	bhi	a2bc0 <IRQ_STACK_SIZE+0x9abc0>
     7b0:	780e4201 	stmdavc	lr, {r0, r9, lr}
     7b4:	00000020 	andeq	r0, r0, r0, lsr #32
     7b8:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     7bc:	40003de4 	andmi	r3, r0, r4, ror #27
     7c0:	00000174 	andeq	r0, r0, r4, ror r1
     7c4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     7c8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     7cc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     7d0:	8a028903 	bhi	a2be4 <IRQ_STACK_SIZE+0x9abe4>
     7d4:	680e4201 	stmdavs	lr, {r0, r9, lr}
     7d8:	00000028 	andeq	r0, r0, r8, lsr #32
     7dc:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     7e0:	40003f58 	andmi	r3, r0, r8, asr pc
     7e4:	0000021c 	andeq	r0, r0, ip, lsl r2
     7e8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     7ec:	0a850b84 	beq	fe143604 <PCB_BASE_APP1+0xb9643404>
     7f0:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     7f4:	06890788 	streq	r0, [r9], r8, lsl #15
     7f8:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     7fc:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     800:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     804:	0000001c 	andeq	r0, r0, ip, lsl r0
     808:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     80c:	40004174 	andmi	r4, r0, r4, ror r1
     810:	00000080 	andeq	r0, r0, r0, lsl #1
     814:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     818:	86048505 	strhi	r8, [r4], -r5, lsl #10
     81c:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     820:	00000001 	andeq	r0, r0, r1
     824:	00000014 	andeq	r0, r0, r4, lsl r0
     828:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     82c:	400041f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     830:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     834:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     838:	00000001 	andeq	r0, r0, r1
     83c:	00000028 	andeq	r0, r0, r8, lsr #32
     840:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     844:	400043a8 	andmi	r4, r0, r8, lsr #7
     848:	00000238 	andeq	r0, r0, r8, lsr r2
     84c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     850:	0a850b84 	beq	fe143668 <PCB_BASE_APP1+0xb9643468>
     854:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     858:	06890788 	streq	r0, [r9], r8, lsl #15
     85c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     860:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     864:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     868:	0000001c 	andeq	r0, r0, ip, lsl r0
     86c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     870:	400045e0 	andmi	r4, r0, r0, ror #11
     874:	0000004c 	andeq	r0, r0, ip, asr #32
     878:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     87c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     880:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     884:	0000040b 	andeq	r0, r0, fp, lsl #8
     888:	0000000c 	andeq	r0, r0, ip
     88c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     890:	7c020001 	stcvc	0, cr0, [r2], {1}
     894:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     898:	0000000c 	andeq	r0, r0, ip
     89c:	00000888 	andeq	r0, r0, r8, lsl #17
     8a0:	4000462c 	andmi	r4, r0, ip, lsr #12
     8a4:	00000014 	andeq	r0, r0, r4, lsl r0
     8a8:	0000000c 	andeq	r0, r0, ip
     8ac:	00000888 	andeq	r0, r0, r8, lsl #17
     8b0:	40004640 	andmi	r4, r0, r0, asr #12
     8b4:	00000014 	andeq	r0, r0, r4, lsl r0
     8b8:	0000000c 	andeq	r0, r0, ip
     8bc:	00000888 	andeq	r0, r0, r8, lsl #17
     8c0:	40004654 	andmi	r4, r0, r4, asr r6
     8c4:	00000018 	andeq	r0, r0, r8, lsl r0
     8c8:	0000000c 	andeq	r0, r0, ip
     8cc:	00000888 	andeq	r0, r0, r8, lsl #17
     8d0:	4000466c 	andmi	r4, r0, ip, ror #12
     8d4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8d8:	0000000c 	andeq	r0, r0, ip
     8dc:	00000888 	andeq	r0, r0, r8, lsl #17
     8e0:	40004688 	andmi	r4, r0, r8, lsl #13
     8e4:	00000030 	andeq	r0, r0, r0, lsr r0
     8e8:	00000020 	andeq	r0, r0, r0, lsr #32
     8ec:	00000888 	andeq	r0, r0, r8, lsl #17
     8f0:	400046b8 			; <UNDEFINED> instruction: 0x400046b8
     8f4:	000000a8 	andeq	r0, r0, r8, lsr #1
     8f8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     8fc:	05840683 	streq	r0, [r4, #1667]	; 0x683
     900:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     904:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     908:	0000040b 	andeq	r0, r0, fp, lsl #8
     90c:	0000000c 	andeq	r0, r0, ip
     910:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     914:	7c020001 	stcvc	0, cr0, [r2], {1}
     918:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     91c:	0000000c 	andeq	r0, r0, ip
     920:	0000090c 	andeq	r0, r0, ip, lsl #18
     924:	40004760 	andmi	r4, r0, r0, ror #14
     928:	00000024 	andeq	r0, r0, r4, lsr #32
     92c:	0000000c 	andeq	r0, r0, ip
     930:	0000090c 	andeq	r0, r0, ip, lsl #18
     934:	40004784 	andmi	r4, r0, r4, lsl #15
     938:	0000001c 	andeq	r0, r0, ip, lsl r0
     93c:	0000000c 	andeq	r0, r0, ip
     940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     944:	7c020001 	stcvc	0, cr0, [r2], {1}
     948:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     94c:	00000024 	andeq	r0, r0, r4, lsr #32
     950:	0000093c 	andeq	r0, r0, ip, lsr r9
     954:	400047a0 	andmi	r4, r0, r0, lsr #15
     958:	0000004c 	andeq	r0, r0, ip, asr #32
     95c:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     960:	07840883 	streq	r0, [r4, r3, lsl #17]
     964:	05860685 	streq	r0, [r6, #1669]	; 0x685
     968:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     96c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     970:	0000040b 	andeq	r0, r0, fp, lsl #8
     974:	0000001c 	andeq	r0, r0, ip, lsl r0
     978:	0000093c 	andeq	r0, r0, ip, lsr r9
     97c:	400047ec 	andmi	r4, r0, ip, ror #15
     980:	0000011c 	andeq	r0, r0, ip, lsl r1
     984:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     988:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     98c:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     990:	0000040b 	andeq	r0, r0, fp, lsl #8
     994:	0000000c 	andeq	r0, r0, ip
     998:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     99c:	7c020001 	stcvc	0, cr0, [r2], {1}
     9a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9a4:	0000000c 	andeq	r0, r0, ip
     9a8:	00000994 	muleq	r0, r4, r9
     9ac:	40004908 	andmi	r4, r0, r8, lsl #18
     9b0:	0000004c 	andeq	r0, r0, ip, asr #32
     9b4:	0000000c 	andeq	r0, r0, ip
     9b8:	00000994 	muleq	r0, r4, r9
     9bc:	40004954 	andmi	r4, r0, r4, asr r9
     9c0:	00000008 	andeq	r0, r0, r8
     9c4:	0000000c 	andeq	r0, r0, ip
     9c8:	00000994 	muleq	r0, r4, r9
     9cc:	4000495c 	andmi	r4, r0, ip, asr r9
     9d0:	0000000c 	andeq	r0, r0, ip
     9d4:	0000000c 	andeq	r0, r0, ip
     9d8:	00000994 	muleq	r0, r4, r9
     9dc:	40004968 	andmi	r4, r0, r8, ror #18
     9e0:	00000010 	andeq	r0, r0, r0, lsl r0
     9e4:	0000000c 	andeq	r0, r0, ip
     9e8:	00000994 	muleq	r0, r4, r9
     9ec:	40004978 	andmi	r4, r0, r8, ror r9
     9f0:	0000000c 	andeq	r0, r0, ip
     9f4:	00000010 	andeq	r0, r0, r0, lsl r0
     9f8:	00000994 	muleq	r0, r4, r9
     9fc:	40004984 	andmi	r4, r0, r4, lsl #19
     a00:	00000038 	andeq	r0, r0, r8, lsr r0
     a04:	00080e42 	andeq	r0, r8, r2, asr #28
     a08:	0000000c 	andeq	r0, r0, ip
     a0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a10:	7c020001 	stcvc	0, cr0, [r2], {1}
     a14:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a18:	00000014 	andeq	r0, r0, r4, lsl r0
     a1c:	00000a08 	andeq	r0, r0, r8, lsl #20
     a20:	400049bc 			; <UNDEFINED> instruction: 0x400049bc
     a24:	000000a8 	andeq	r0, r0, r8, lsr #1
     a28:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     a2c:	00000001 	andeq	r0, r0, r1
     a30:	0000001c 	andeq	r0, r0, ip, lsl r0
     a34:	00000a08 	andeq	r0, r0, r8, lsl #20
     a38:	40004a64 	andmi	r4, r0, r4, ror #20
     a3c:	00000310 	andeq	r0, r0, r0, lsl r3
     a40:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     a44:	86058506 	strhi	r8, [r5], -r6, lsl #10
     a48:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     a4c:	00018902 	andeq	r8, r1, r2, lsl #18
     a50:	0000000c 	andeq	r0, r0, ip
     a54:	00000a08 	andeq	r0, r0, r8, lsl #20
     a58:	40004d74 	andmi	r4, r0, r4, ror sp
     a5c:	00000040 	andeq	r0, r0, r0, asr #32
     a60:	0000000c 	andeq	r0, r0, ip
     a64:	00000a08 	andeq	r0, r0, r8, lsl #20
     a68:	40004db4 			; <UNDEFINED> instruction: 0x40004db4
     a6c:	00000044 	andeq	r0, r0, r4, asr #32
     a70:	0000000c 	andeq	r0, r0, ip
     a74:	00000a08 	andeq	r0, r0, r8, lsl #20
     a78:	40004df8 	strdmi	r4, [r0], -r8
     a7c:	00000018 	andeq	r0, r0, r8, lsl r0
     a80:	0000000c 	andeq	r0, r0, ip
     a84:	00000a08 	andeq	r0, r0, r8, lsl #20
     a88:	40004e10 	andmi	r4, r0, r0, lsl lr
     a8c:	00000060 	andeq	r0, r0, r0, rrx
     a90:	0000000c 	andeq	r0, r0, ip
     a94:	00000a08 	andeq	r0, r0, r8, lsl #20
     a98:	40004e70 	andmi	r4, r0, r0, ror lr
     a9c:	00000068 	andeq	r0, r0, r8, rrx
     aa0:	0000000c 	andeq	r0, r0, ip
     aa4:	00000a08 	andeq	r0, r0, r8, lsl #20
     aa8:	40004ed8 	ldrdmi	r4, [r0], -r8
     aac:	00000060 	andeq	r0, r0, r0, rrx
     ab0:	0000000c 	andeq	r0, r0, ip
     ab4:	00000a08 	andeq	r0, r0, r8, lsl #20
     ab8:	40004f38 	andmi	r4, r0, r8, lsr pc
     abc:	000000bc 	strheq	r0, [r0], -ip
     ac0:	0000000c 	andeq	r0, r0, ip
     ac4:	00000a08 	andeq	r0, r0, r8, lsl #20
     ac8:	40004ff4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     acc:	00000068 	andeq	r0, r0, r8, rrx
     ad0:	0000000c 	andeq	r0, r0, ip
     ad4:	00000a08 	andeq	r0, r0, r8, lsl #20
     ad8:	4000505c 	andmi	r5, r0, ip, asr r0
     adc:	0000006c 	andeq	r0, r0, ip, rrx
     ae0:	0000000c 	andeq	r0, r0, ip
     ae4:	00000a08 	andeq	r0, r0, r8, lsl #20
     ae8:	400050c8 	andmi	r5, r0, r8, asr #1
     aec:	00000088 	andeq	r0, r0, r8, lsl #1
     af0:	0000000c 	andeq	r0, r0, ip
     af4:	00000a08 	andeq	r0, r0, r8, lsl #20
     af8:	40005150 	andmi	r5, r0, r0, asr r1
     afc:	000000c0 	andeq	r0, r0, r0, asr #1
     b00:	00000024 	andeq	r0, r0, r4, lsr #32
     b04:	00000a08 	andeq	r0, r0, r8, lsl #20
     b08:	40005210 	andmi	r5, r0, r0, lsl r2
     b0c:	000000e0 	andeq	r0, r0, r0, ror #1
     b10:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     b14:	07840883 	streq	r0, [r4, r3, lsl #17]
     b18:	05860685 	streq	r0, [r6, #1669]	; 0x685
     b1c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b20:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     b24:	0000040b 	andeq	r0, r0, fp, lsl #8
     b28:	0000000c 	andeq	r0, r0, ip
     b2c:	00000a08 	andeq	r0, r0, r8, lsl #20
     b30:	400052f0 	strdmi	r5, [r0], -r0
     b34:	0000008c 	andeq	r0, r0, ip, lsl #1
     b38:	0000000c 	andeq	r0, r0, ip
     b3c:	00000a08 	andeq	r0, r0, r8, lsl #20
     b40:	4000537c 	andmi	r5, r0, ip, ror r3
     b44:	000000cc 	andeq	r0, r0, ip, asr #1
     b48:	00000018 	andeq	r0, r0, r8, lsl r0
     b4c:	00000a08 	andeq	r0, r0, r8, lsl #20
     b50:	40005448 	andmi	r5, r0, r8, asr #8
     b54:	00000110 	andeq	r0, r0, r0, lsl r1
     b58:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b5c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b60:	00000001 	andeq	r0, r0, r1
     b64:	00000018 	andeq	r0, r0, r8, lsl r0
     b68:	00000a08 	andeq	r0, r0, r8, lsl #20
     b6c:	40005558 	andmi	r5, r0, r8, asr r5
     b70:	00000124 	andeq	r0, r0, r4, lsr #2
     b74:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b78:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b7c:	00000001 	andeq	r0, r0, r1
     b80:	0000000c 	andeq	r0, r0, ip
     b84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b88:	7c020001 	stcvc	0, cr0, [r2], {1}
     b8c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b90:	00000020 	andeq	r0, r0, r0, lsr #32
     b94:	00000b80 	andeq	r0, r0, r0, lsl #23
     b98:	4000567c 	andmi	r5, r0, ip, ror r6
     b9c:	0000005c 	andeq	r0, r0, ip, asr r0
     ba0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     ba4:	05850684 	streq	r0, [r5, #1668]	; 0x684
     ba8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     bac:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     bb0:	0000040b 	andeq	r0, r0, fp, lsl #8
     bb4:	0000000c 	andeq	r0, r0, ip
     bb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bbc:	7c020001 	stcvc	0, cr0, [r2], {1}
     bc0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bc4:	0000000c 	andeq	r0, r0, ip
     bc8:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     bcc:	400056d8 	ldrdmi	r5, [r0], -r8
     bd0:	00000084 	andeq	r0, r0, r4, lsl #1
     bd4:	0000001c 	andeq	r0, r0, ip, lsl r0
     bd8:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     bdc:	4000575c 	andmi	r5, r0, ip, asr r7
     be0:	000000b8 	strheq	r0, [r0], -r8
     be4:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     be8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     bec:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     bf0:	0000040b 	andeq	r0, r0, fp, lsl #8
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bfc:	7c020001 	stcvc	0, cr0, [r2], {1}
     c00:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c04:	00000018 	andeq	r0, r0, r8, lsl r0
     c08:	00000bf4 	strdeq	r0, [r0], -r4
     c0c:	40005818 	andmi	r5, r0, r8, lsl r8
     c10:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c14:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     c18:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     c1c:	0000100e 	andeq	r1, r0, lr
     c20:	0000000c 	andeq	r0, r0, ip
     c24:	00000bf4 	strdeq	r0, [r0], -r4
     c28:	400058e8 	andmi	r5, r0, r8, ror #17
     c2c:	00000054 	andeq	r0, r0, r4, asr r0
     c30:	00000014 	andeq	r0, r0, r4, lsl r0
     c34:	00000bf4 	strdeq	r0, [r0], -r4
     c38:	4000593c 	andmi	r5, r0, ip, lsr r9
     c3c:	0000006c 	andeq	r0, r0, ip, rrx
     c40:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     c44:	00000001 	andeq	r0, r0, r1
     c48:	00000024 	andeq	r0, r0, r4, lsr #32
     c4c:	00000bf4 	strdeq	r0, [r0], -r4
     c50:	400059a8 	andmi	r5, r0, r8, lsr #19
     c54:	00000098 	muleq	r0, r8, r0
     c58:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     c5c:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     c60:	01830282 	orreq	r0, r3, r2, lsl #5
     c64:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     c68:	068e078d 	streq	r0, [lr], sp, lsl #15
     c6c:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     c70:	0000000c 	andeq	r0, r0, ip
     c74:	00000bf4 	strdeq	r0, [r0], -r4
     c78:	40005a40 	andmi	r5, r0, r0, asr #20
     c7c:	00000028 	andeq	r0, r0, r8, lsr #32
     c80:	0000000c 	andeq	r0, r0, ip
     c84:	00000bf4 	strdeq	r0, [r0], -r4
     c88:	40005a68 	andmi	r5, r0, r8, ror #20
     c8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c90:	00000024 	andeq	r0, r0, r4, lsr #32
     c94:	00000bf4 	strdeq	r0, [r0], -r4
     c98:	40005a84 	andmi	r5, r0, r4, lsl #21
     c9c:	000000cc 	andeq	r0, r0, ip, asr #1
     ca0:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     ca4:	07850884 	streq	r0, [r5, r4, lsl #17]
     ca8:	05870686 	streq	r0, [r7, #1670]	; 0x686
     cac:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     cb0:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     cb4:	0000040b 	andeq	r0, r0, fp, lsl #8
     cb8:	00000024 	andeq	r0, r0, r4, lsr #32
     cbc:	00000bf4 	strdeq	r0, [r0], -r4
     cc0:	40005b50 	andmi	r5, r0, r0, asr fp
     cc4:	000000f8 	strdeq	r0, [r0], -r8
     cc8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     ccc:	07850884 	streq	r0, [r5, r4, lsl #17]
     cd0:	05870686 	streq	r0, [r7, #1670]	; 0x686
     cd4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     cd8:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     cdc:	0000040b 	andeq	r0, r0, fp, lsl #8
     ce0:	00000024 	andeq	r0, r0, r4, lsr #32
     ce4:	00000bf4 	strdeq	r0, [r0], -r4
     ce8:	40005c48 	andmi	r5, r0, r8, asr #24
     cec:	000001fc 	strdeq	r0, [r0], -ip
     cf0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     cf4:	07850884 	streq	r0, [r5, r4, lsl #17]
     cf8:	05870686 	streq	r0, [r7, #1670]	; 0x686
     cfc:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     d00:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     d04:	0000040b 	andeq	r0, r0, fp, lsl #8
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d10:	7c020001 	stcvc	0, cr0, [r2], {1}
     d14:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d18:	00000014 	andeq	r0, r0, r4, lsl r0
     d1c:	00000d08 	andeq	r0, r0, r8, lsl #26
     d20:	400064fc 	strdmi	r6, [r0], -ip
     d24:	00000018 	andeq	r0, r0, r8, lsl r0
     d28:	83080e42 	movwhi	r0, #36418	; 0x8e42
     d2c:	00018e02 	andeq	r8, r1, r2, lsl #28
     d30:	00000014 	andeq	r0, r0, r4, lsl r0
     d34:	00000d08 	andeq	r0, r0, r8, lsl #26
     d38:	40006514 	andmi	r6, r0, r4, lsl r5
     d3c:	00000018 	andeq	r0, r0, r8, lsl r0
     d40:	83080e42 	movwhi	r0, #36418	; 0x8e42
     d44:	00018e02 	andeq	r8, r1, r2, lsl #28
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d50:	7c020001 	stcvc	0, cr0, [r2], {1}
     d54:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000d48 	andeq	r0, r0, r8, asr #26
     d60:	4000652c 	andmi	r6, r0, ip, lsr #10
     d64:	00000060 	andeq	r0, r0, r0, rrx
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d70:	7c020001 	stcvc	0, cr0, [r2], {1}
     d74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d78:	00000024 	andeq	r0, r0, r4, lsr #32
     d7c:	00000d68 	andeq	r0, r0, r8, ror #26
     d80:	4000658c 	andmi	r6, r0, ip, lsl #11
     d84:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d88:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d8c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d90:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d94:	8a048905 	bhi	1231b0 <IRQ_STACK_SIZE+0x11b1b0>
     d98:	8e028b03 	vmlahi.f64	d8, d2, d3
     d9c:	380e4401 	stmdacc	lr, {r0, sl, lr}
     da0:	00000014 	andeq	r0, r0, r4, lsl r0
     da4:	00000d68 	andeq	r0, r0, r8, ror #26
     da8:	4000675c 	andmi	r6, r0, ip, asr r7
     dac:	00000028 	andeq	r0, r0, r8, lsr #32
     db0:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     db4:	00000001 	andeq	r0, r0, r1
     db8:	0000000c 	andeq	r0, r0, ip
     dbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dc0:	7c020001 	stcvc	0, cr0, [r2], {1}
     dc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dc8:	00000018 	andeq	r0, r0, r8, lsl r0
     dcc:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     dd0:	40006784 	andmi	r6, r0, r4, lsl #15
     dd4:	00000050 	andeq	r0, r0, r0, asr r0
     dd8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     ddc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     de0:	780e4201 	stmdavc	lr, {r0, r9, lr}
     de4:	00000014 	andeq	r0, r0, r4, lsl r0
     de8:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     dec:	400067d4 	ldrdmi	r6, [r0], -r4
     df0:	00000028 	andeq	r0, r0, r8, lsr #32
     df4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     df8:	00000001 	andeq	r0, r0, r1
     dfc:	0000000c 	andeq	r0, r0, ip
     e00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e04:	7c020001 	stcvc	0, cr0, [r2], {1}
     e08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e0c:	00000028 	andeq	r0, r0, r8, lsr #32
     e10:	00000dfc 	strdeq	r0, [r0], -ip
     e14:	400067fc 	strdmi	r6, [r0], -ip
     e18:	00001f0c 	andeq	r1, r0, ip, lsl #30
     e1c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e20:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e24:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e28:	8a048905 	bhi	123244 <IRQ_STACK_SIZE+0x11b244>
     e2c:	8e028b03 	vmlahi.f64	d8, d2, d3
     e30:	b00e4201 	andlt	r4, lr, r1, lsl #4
     e34:	00000002 	andeq	r0, r0, r2
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e40:	7c020001 	stcvc	0, cr0, [r2], {1}
     e44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e48:	00000024 	andeq	r0, r0, r4, lsr #32
     e4c:	00000e38 	andeq	r0, r0, r8, lsr lr
     e50:	40008708 	andmi	r8, r0, r8, lsl #14
     e54:	000001e0 	andeq	r0, r0, r0, ror #3
     e58:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e5c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e60:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e64:	8a048905 	bhi	123280 <IRQ_STACK_SIZE+0x11b280>
     e68:	8e028b03 	vmlahi.f64	d8, d2, d3
     e6c:	300e4a01 	andcc	r4, lr, r1, lsl #20
     e70:	00000028 	andeq	r0, r0, r8, lsr #32
     e74:	00000e38 	andeq	r0, r0, r8, lsr lr
     e78:	400088e8 	andmi	r8, r0, r8, ror #17
     e7c:	000016f4 	strdeq	r1, [r0], -r4
     e80:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e84:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e88:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e8c:	8a048905 	bhi	1232a8 <IRQ_STACK_SIZE+0x11b2a8>
     e90:	8e028b03 	vmlahi.f64	d8, d2, d3
     e94:	980e4401 	stmdals	lr, {r0, sl, lr}
     e98:	00000001 	andeq	r0, r0, r1
     e9c:	0000000c 	andeq	r0, r0, ip
     ea0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ea4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ea8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eac:	00000014 	andeq	r0, r0, r4, lsl r0
     eb0:	00000e9c 	muleq	r0, ip, lr
     eb4:	40009fe0 	andmi	r9, r0, r0, ror #31
     eb8:	00000070 	andeq	r0, r0, r0, ror r0
     ebc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     ec0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ec4:	0000000c 	andeq	r0, r0, ip
     ec8:	00000e9c 	muleq	r0, ip, lr
     ecc:	4000a050 	andmi	sl, r0, r0, asr r0
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	00000e9c 	muleq	r0, ip, lr
     edc:	4000a05c 	andmi	sl, r0, ip, asr r0
     ee0:	00000010 	andeq	r0, r0, r0, lsl r0
     ee4:	0000000c 	andeq	r0, r0, ip
     ee8:	00000e9c 	muleq	r0, ip, lr
     eec:	4000a06c 	andmi	sl, r0, ip, rrx
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	0000000c 	andeq	r0, r0, ip
     ef8:	00000e9c 	muleq	r0, ip, lr
     efc:	4000a078 	andmi	sl, r0, r8, ror r0
     f00:	00000008 	andeq	r0, r0, r8
     f04:	0000000c 	andeq	r0, r0, ip
     f08:	00000e9c 	muleq	r0, ip, lr
     f0c:	4000a080 	andmi	sl, r0, r0, lsl #1
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	0000000c 	andeq	r0, r0, ip
     f18:	00000e9c 	muleq	r0, ip, lr
     f1c:	4000a08c 	andmi	sl, r0, ip, lsl #1
     f20:	00000018 	andeq	r0, r0, r8, lsl r0
     f24:	0000000c 	andeq	r0, r0, ip
     f28:	00000e9c 	muleq	r0, ip, lr
     f2c:	4000a0a4 	andmi	sl, r0, r4, lsr #1
     f30:	0000000c 	andeq	r0, r0, ip
     f34:	0000000c 	andeq	r0, r0, ip
     f38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f3c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f40:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f44:	00000024 	andeq	r0, r0, r4, lsr #32
     f48:	00000f34 	andeq	r0, r0, r4, lsr pc
     f4c:	4000a0b0 	strhmi	sl, [r0], -r0
     f50:	0000072c 	andeq	r0, r0, ip, lsr #14
     f54:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f58:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f5c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f60:	8a048905 	bhi	12337c <IRQ_STACK_SIZE+0x11b37c>
     f64:	8e028b03 	vmlahi.f64	d8, d2, d3
     f68:	300e5801 	andcc	r5, lr, r1, lsl #16
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f74:	7c020001 	stcvc	0, cr0, [r2], {1}
     f78:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f7c:	00000018 	andeq	r0, r0, r8, lsl r0
     f80:	00000f6c 	andeq	r0, r0, ip, ror #30
     f84:	4000a7dc 	ldrdmi	sl, [r0], -ip
     f88:	00000114 	andeq	r0, r0, r4, lsl r1
     f8c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     f90:	86028503 	strhi	r8, [r2], -r3, lsl #10
     f94:	00000001 	andeq	r0, r0, r1
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fa0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fa4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fa8:	00000018 	andeq	r0, r0, r8, lsl r0
     fac:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
     fb0:	4000a8f0 	strdmi	sl, [r0], -r0
     fb4:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fb8:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
     fbc:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fc0:	00018702 	andeq	r8, r1, r2, lsl #14
     fc4:	0000000c 	andeq	r0, r0, ip
     fc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fcc:	7c020001 	stcvc	0, cr0, [r2], {1}
     fd0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fd4:	0000000c 	andeq	r0, r0, ip
     fd8:	00000fc4 	andeq	r0, r0, r4, asr #31
     fdc:	4000a9e0 	andmi	sl, r0, r0, ror #19
     fe0:	00000004 	andeq	r0, r0, r4
     fe4:	0000000c 	andeq	r0, r0, ip
     fe8:	00000fc4 	andeq	r0, r0, r4, asr #31
     fec:	4000a9e4 	andmi	sl, r0, r4, ror #19
     ff0:	00000004 	andeq	r0, r0, r4
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ffc:	7c020001 	stcvc	0, cr0, [r2], {1}
    1000:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1004:	00000018 	andeq	r0, r0, r8, lsl r0
    1008:	00000ff4 	strdeq	r0, [r0], -r4
    100c:	4000a9e8 	andmi	sl, r0, r8, ror #19
    1010:	0000008c 	andeq	r0, r0, ip, lsl #1
    1014:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
    1018:	86038504 	strhi	r8, [r3], -r4, lsl #10
    101c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00000ff4 	strdeq	r0, [r0], -r4
    1028:	4000aa74 	andmi	sl, r0, r4, ror sl
    102c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1030:	00000020 	andeq	r0, r0, r0, lsr #32
    1034:	00000ff4 	strdeq	r0, [r0], -r4
    1038:	4000aa90 	mulmi	r0, r0, sl
    103c:	000000dc 	ldrdeq	r0, [r0], -ip
    1040:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
    1044:	86068507 	strhi	r8, [r6], -r7, lsl #10
    1048:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
    104c:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
    1050:	280e4401 	stmdacs	lr, {r0, sl, lr}
    1054:	00000020 	andeq	r0, r0, r0, lsr #32
    1058:	00000ff4 	strdeq	r0, [r0], -r4
    105c:	4000ab6c 	andmi	sl, r0, ip, ror #22
    1060:	000000e8 	andeq	r0, r0, r8, ror #1
    1064:	83200e42 	teqhi	r0, #1056	; 0x420
    1068:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    106c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1070:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1074:	00018e02 	andeq	r8, r1, r2, lsl #28
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000ff4 	strdeq	r0, [r0], -r4
    1080:	4000ac54 	andmi	sl, r0, r4, asr ip
    1084:	0000005c 	andeq	r0, r0, ip, asr r0
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000ff4 	strdeq	r0, [r0], -r4
    1090:	4000acb0 			; <UNDEFINED> instruction: 0x4000acb0
    1094:	00000094 	muleq	r0, r4, r0
    1098:	00000014 	andeq	r0, r0, r4, lsl r0
    109c:	00000ff4 	strdeq	r0, [r0], -r4
    10a0:	4000ad44 	andmi	sl, r0, r4, asr #26
    10a4:	00000024 	andeq	r0, r0, r4, lsr #32
    10a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    10ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    10b0:	00000024 	andeq	r0, r0, r4, lsr #32
    10b4:	00000ff4 	strdeq	r0, [r0], -r4
    10b8:	4000ad68 	andmi	sl, r0, r8, ror #26
    10bc:	000001e8 	andeq	r0, r0, r8, ror #3
    10c0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    10c4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    10c8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    10cc:	8a048905 	bhi	1234e8 <IRQ_STACK_SIZE+0x11b4e8>
    10d0:	8e028b03 	vmlahi.f64	d8, d2, d3
    10d4:	380e4801 	stmdacc	lr, {r0, fp, lr}
    10d8:	0000001c 	andeq	r0, r0, ip, lsl r0
    10dc:	00000ff4 	strdeq	r0, [r0], -r4
    10e0:	4000af50 	andmi	sl, r0, r0, asr pc
    10e4:	00000104 	andeq	r0, r0, r4, lsl #2
    10e8:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    10ec:	86058506 	strhi	r8, [r5], -r6, lsl #10
    10f0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    10f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f8:	00000020 	andeq	r0, r0, r0, lsr #32
    10fc:	00000ff4 	strdeq	r0, [r0], -r4
    1100:	4000b054 	andmi	fp, r0, r4, asr r0
    1104:	0000010c 	andeq	r0, r0, ip, lsl #2
    1108:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    110c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1110:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1114:	8a038904 	bhi	e352c <IRQ_STACK_SIZE+0xdb52c>
    1118:	00018e02 	andeq	r8, r1, r2, lsl #28
    111c:	0000000c 	andeq	r0, r0, ip
    1120:	00000ff4 	strdeq	r0, [r0], -r4
    1124:	4000b160 	andmi	fp, r0, r0, ror #2
    1128:	00000060 	andeq	r0, r0, r0, rrx
    112c:	00000020 	andeq	r0, r0, r0, lsr #32
    1130:	00000ff4 	strdeq	r0, [r0], -r4
    1134:	4000b1c0 	andmi	fp, r0, r0, asr #3
    1138:	00000144 	andeq	r0, r0, r4, asr #2
    113c:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1140:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1144:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1148:	8a038904 	bhi	e3560 <IRQ_STACK_SIZE+0xdb560>
    114c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000ff4 	strdeq	r0, [r0], -r4
    1158:	4000b304 	andmi	fp, r0, r4, lsl #6
    115c:	00000064 	andeq	r0, r0, r4, rrx
    1160:	00000018 	andeq	r0, r0, r8, lsl r0
    1164:	00000ff4 	strdeq	r0, [r0], -r4
    1168:	4000b368 	andmi	fp, r0, r8, ror #6
    116c:	000000d4 	ldrdeq	r0, [r0], -r4
    1170:	83100e48 	tsthi	r0, #72, 28	; 0x480
    1174:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1178:	00018e02 	andeq	r8, r1, r2, lsl #28
    117c:	00000020 	andeq	r0, r0, r0, lsr #32
    1180:	00000ff4 	strdeq	r0, [r0], -r4
    1184:	4000b43c 	andmi	fp, r0, ip, lsr r4
    1188:	0000010c 	andeq	r0, r0, ip, lsl #2
    118c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1190:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1194:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1198:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    119c:	0000200e 	andeq	r2, r0, lr
    11a0:	0000001c 	andeq	r0, r0, ip, lsl r0
    11a4:	00000ff4 	strdeq	r0, [r0], -r4
    11a8:	4000b548 	andmi	fp, r0, r8, asr #10
    11ac:	00000088 	andeq	r0, r0, r8, lsl #1
    11b0:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    11b4:	86048505 	strhi	r8, [r4], -r5, lsl #10
    11b8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    11bc:	200e4201 	andcs	r4, lr, r1, lsl #4
    11c0:	00000014 	andeq	r0, r0, r4, lsl r0
    11c4:	00000ff4 	strdeq	r0, [r0], -r4
    11c8:	4000b5d0 	ldrdmi	fp, [r0], -r0
    11cc:	00000058 	andeq	r0, r0, r8, asr r0
    11d0:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    11d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    11d8:	00000014 	andeq	r0, r0, r4, lsl r0
    11dc:	00000ff4 	strdeq	r0, [r0], -r4
    11e0:	4000b628 	andmi	fp, r0, r8, lsr #12
    11e4:	00000070 	andeq	r0, r0, r0, ror r0
    11e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    11ec:	00018502 	andeq	r8, r1, r2, lsl #10
    11f0:	0000000c 	andeq	r0, r0, ip
    11f4:	00000ff4 	strdeq	r0, [r0], -r4
    11f8:	4000b698 	mulmi	r0, r8, r6
    11fc:	0000007c 	andeq	r0, r0, ip, ror r0
    1200:	0000000c 	andeq	r0, r0, ip
    1204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1208:	7c020001 	stcvc	0, cr0, [r2], {1}
    120c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1210:	0000000c 	andeq	r0, r0, ip
    1214:	00001200 	andeq	r1, r0, r0, lsl #4
    1218:	4000b714 	andmi	fp, r0, r4, lsl r7
    121c:	0000006c 	andeq	r0, r0, ip, rrx
    1220:	0000000c 	andeq	r0, r0, ip
    1224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1228:	7c020001 	stcvc	0, cr0, [r2], {1}
    122c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1230:	00000018 	andeq	r0, r0, r8, lsl r0
    1234:	00001220 	andeq	r1, r0, r0, lsr #4
    1238:	4000b780 	andmi	fp, r0, r0, lsl #15
    123c:	00000044 	andeq	r0, r0, r4, asr #32
    1240:	83100e42 	tsthi	r0, #1056	; 0x420
    1244:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1248:	00018e02 	andeq	r8, r1, r2, lsl #28
    124c:	0000000c 	andeq	r0, r0, ip
    1250:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1254:	7c020001 	stcvc	0, cr0, [r2], {1}
    1258:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    125c:	00000024 	andeq	r0, r0, r4, lsr #32
    1260:	0000124c 	andeq	r1, r0, ip, asr #4
    1264:	4000b9f4 	strdmi	fp, [r0], -r4
    1268:	000001ac 	andeq	r0, r0, ip, lsr #3
    126c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1270:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1274:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1278:	8a048905 	bhi	123694 <IRQ_STACK_SIZE+0x11b694>
    127c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1280:	300e4601 	andcc	r4, lr, r1, lsl #12
    1284:	00000028 	andeq	r0, r0, r8, lsr #32
    1288:	0000124c 	andeq	r1, r0, ip, asr #4
    128c:	4000bba0 	andmi	fp, r0, r0, lsr #23
    1290:	000010e0 	andeq	r1, r0, r0, ror #1
    1294:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1298:	86088509 	strhi	r8, [r8], -r9, lsl #10
    129c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    12a0:	8a048905 	bhi	1236bc <IRQ_STACK_SIZE+0x11b6bc>
    12a4:	8e028b03 	vmlahi.f64	d8, d2, d3
    12a8:	e80e4201 	stmda	lr, {r0, r9, lr}
    12ac:	00000001 	andeq	r0, r0, r1
    12b0:	0000000c 	andeq	r0, r0, ip
    12b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    12bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12c0:	00000014 	andeq	r0, r0, r4, lsl r0
    12c4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    12c8:	4000cc80 	andmi	ip, r0, r0, lsl #25
    12cc:	0000009c 	muleq	r0, ip, r0
    12d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    12d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    12e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    12ec:	000012d8 	ldrdeq	r1, [r0], -r8
    12f0:	4000cd1c 	andmi	ip, r0, ip, lsl sp
    12f4:	00000100 	andeq	r0, r0, r0, lsl #2
    12f8:	83180e42 	tsthi	r8, #1056	; 0x420
    12fc:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1300:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1304:	00018e02 	andeq	r8, r1, r2, lsl #28
    1308:	0000001c 	andeq	r0, r0, ip, lsl r0
    130c:	000012d8 	ldrdeq	r1, [r0], -r8
    1310:	4000ce1c 	andmi	ip, r0, ip, lsl lr
    1314:	0000026c 	andeq	r0, r0, ip, ror #4
    1318:	83180e42 	tsthi	r8, #1056	; 0x420
    131c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1320:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1324:	00018e02 	andeq	r8, r1, r2, lsl #28
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1330:	7c020001 	stcvc	0, cr0, [r2], {1}
    1334:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1338:	00000018 	andeq	r0, r0, r8, lsl r0
    133c:	00001328 	andeq	r1, r0, r8, lsr #6
    1340:	4000d088 	andmi	sp, r0, r8, lsl #1
    1344:	00000134 	andeq	r0, r0, r4, lsr r1
    1348:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    134c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1350:	00018702 	andeq	r8, r1, r2, lsl #14
    1354:	0000000c 	andeq	r0, r0, ip
    1358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    135c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1360:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1364:	00000018 	andeq	r0, r0, r8, lsl r0
    1368:	00001354 	andeq	r1, r0, r4, asr r3
    136c:	4000d1bc 			; <UNDEFINED> instruction: 0x4000d1bc
    1370:	000000f4 	strdeq	r0, [r0], -r4
    1374:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    1378:	86028503 	strhi	r8, [r2], -r3, lsl #10
    137c:	00000001 	andeq	r0, r0, r1
    1380:	0000000c 	andeq	r0, r0, ip
    1384:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1388:	7c020001 	stcvc	0, cr0, [r2], {1}
    138c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1390:	00000024 	andeq	r0, r0, r4, lsr #32
    1394:	00001380 	andeq	r1, r0, r0, lsl #7
    1398:	4000d2b0 			; <UNDEFINED> instruction: 0x4000d2b0
    139c:	0000056c 	andeq	r0, r0, ip, ror #10
    13a0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    13a4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    13a8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    13ac:	8a048905 	bhi	1237c8 <IRQ_STACK_SIZE+0x11b7c8>
    13b0:	8e028b03 	vmlahi.f64	d8, d2, d3
    13b4:	300e4401 	andcc	r4, lr, r1, lsl #8
    13b8:	0000000c 	andeq	r0, r0, ip
    13bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13c0:	7c020001 	stcvc	0, cr0, [r2], {1}
    13c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13c8:	00000018 	andeq	r0, r0, r8, lsl r0
    13cc:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    13d0:	4000d81c 	andmi	sp, r0, ip, lsl r8
    13d4:	0000002c 	andeq	r0, r0, ip, lsr #32
    13d8:	83100e42 	tsthi	r0, #1056	; 0x420
    13dc:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    13e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13e4:	00000018 	andeq	r0, r0, r8, lsl r0
    13e8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
    13ec:	4000d848 	andmi	sp, r0, r8, asr #16
    13f0:	00000108 	andeq	r0, r0, r8, lsl #2
    13f4:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    13f8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1400:	0000000c 	andeq	r0, r0, ip
    1404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1408:	7c010001 	stcvc	0, cr0, [r1], {1}
    140c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1410:	0000000c 	andeq	r0, r0, ip
    1414:	00001400 	andeq	r1, r0, r0, lsl #8
    1418:	4000d950 	andmi	sp, r0, r0, asr r9
    141c:	000000f4 	strdeq	r0, [r0], -r4
    1420:	0000000c 	andeq	r0, r0, ip
    1424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1428:	7c010001 	stcvc	0, cr0, [r1], {1}
    142c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1430:	00000014 	andeq	r0, r0, r4, lsl r0
    1434:	00001420 	andeq	r1, r0, r0, lsr #8
    1438:	4000e4c0 	andmi	lr, r0, r0, asr #9
    143c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1440:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    1444:	00000010 	andeq	r0, r0, r0, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1450:	7c020001 	stcvc	0, cr0, [r2], {1}
    1454:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1458:	00000020 	andeq	r0, r0, r0, lsr #32
    145c:	00001448 	andeq	r1, r0, r8, asr #8
    1460:	4000e4fc 	strdmi	lr, [r0], -ip
    1464:	00000044 	andeq	r0, r0, r4, asr #32
    1468:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    146c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1470:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1474:	8a038904 	bhi	e388c <IRQ_STACK_SIZE+0xdb88c>
    1478:	00018e02 	andeq	r8, r1, r2, lsl #28
    147c:	00000020 	andeq	r0, r0, r0, lsr #32
    1480:	00001448 	andeq	r1, r0, r8, asr #8
    1484:	4000e540 	andmi	lr, r0, r0, asr #10
    1488:	00000040 	andeq	r0, r0, r0, asr #32
    148c:	83200e42 	teqhi	r0, #1056	; 0x420
    1490:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1494:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1498:	89038804 	stmdbhi	r3, {r2, fp, pc}
    149c:	00018e02 	andeq	r8, r1, r2, lsl #28
    14a0:	0000000c 	andeq	r0, r0, ip
    14a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14a8:	7c020001 	stcvc	0, cr0, [r2], {1}
    14ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14b0:	00000024 	andeq	r0, r0, r4, lsr #32
    14b4:	000014a0 	andeq	r1, r0, r0, lsr #9
    14b8:	4000e580 	andmi	lr, r0, r0, lsl #11
    14bc:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14c0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    14c4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    14c8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    14cc:	8a048905 	bhi	1238e8 <IRQ_STACK_SIZE+0x11b8e8>
    14d0:	8e028b03 	vmlahi.f64	d8, d2, d3
    14d4:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    14e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14e8:	00000024 	andeq	r0, r0, r4, lsr #32
    14ec:	000014d8 	ldrdeq	r1, [r0], -r8
    14f0:	4000ea50 	andmi	lr, r0, r0, asr sl
    14f4:	00000470 	andeq	r0, r0, r0, ror r4
    14f8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    14fc:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1500:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1504:	8a048905 	bhi	123920 <IRQ_STACK_SIZE+0x11b920>
    1508:	8e028b03 	vmlahi.f64	d8, d2, d3
    150c:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000018 	andeq	r0, r0, r8, lsl r0
       8:	00000038 	andeq	r0, r0, r8, lsr r0
       c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
      18:	000001ec 	andeq	r0, r0, ip, ror #3
      1c:	000002e8 	andeq	r0, r0, r8, ror #5
      20:	000002ec 	andeq	r0, r0, ip, ror #5
      24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      28:	000002f4 	strdeq	r0, [r0], -r4
      2c:	000002f8 	strdeq	r0, [r0], -r8
	...
      38:	000002e8 	andeq	r0, r0, r8, ror #5
      3c:	000002ec 	andeq	r0, r0, ip, ror #5
      40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      44:	000002f4 	strdeq	r0, [r0], -r4
      48:	000002f8 	strdeq	r0, [r0], -r8
      4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
      58:	00000420 	andeq	r0, r0, r0, lsr #8
      5c:	00000424 	andeq	r0, r0, r4, lsr #8
      60:	00000428 	andeq	r0, r0, r8, lsr #8
      64:	0000042c 	andeq	r0, r0, ip, lsr #8
      68:	00000434 	andeq	r0, r0, r4, lsr r4
      6c:	00000438 	andeq	r0, r0, r8, lsr r4
      70:	000005a4 	andeq	r0, r0, r4, lsr #11
      74:	000005a8 	andeq	r0, r0, r8, lsr #11
      78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
      7c:	000005c0 	andeq	r0, r0, r0, asr #11
      80:	000005c4 	andeq	r0, r0, r4, asr #11
      84:	000005c8 	andeq	r0, r0, r8, asr #11
      88:	000005cc 	andeq	r0, r0, ip, asr #11
      8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      90:	000005e8 	andeq	r0, r0, r8, ror #11
      94:	000005f8 	strdeq	r0, [r0], -r8
      98:	000005fc 	strdeq	r0, [r0], -ip
      9c:	00000600 	andeq	r0, r0, r0, lsl #12
      a0:	00000618 	andeq	r0, r0, r8, lsl r6
      a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
      b0:	00000424 	andeq	r0, r0, r4, lsr #8
      b4:	00000428 	andeq	r0, r0, r8, lsr #8
      b8:	0000042c 	andeq	r0, r0, ip, lsr #8
      bc:	00000434 	andeq	r0, r0, r4, lsr r4
      c0:	00000438 	andeq	r0, r0, r8, lsr r4
      c4:	00000444 	andeq	r0, r0, r4, asr #8
      c8:	00000464 	andeq	r0, r0, r4, ror #8
      cc:	0000046c 	andeq	r0, r0, ip, ror #8
      d0:	0000047c 	andeq	r0, r0, ip, ror r4
      d4:	00000480 	andeq	r0, r0, r0, lsl #9
      d8:	00000484 	andeq	r0, r0, r4, lsl #9
      dc:	00000488 	andeq	r0, r0, r8, lsl #9
      e0:	000004a0 	andeq	r0, r0, r0, lsr #9
      e4:	000004ac 	andeq	r0, r0, ip, lsr #9
      e8:	000004e4 	andeq	r0, r0, r4, ror #9
      ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
      f8:	00000444 	andeq	r0, r0, r4, asr #8
      fc:	00000454 	andeq	r0, r0, r4, asr r4
     100:	0000046c 	andeq	r0, r0, ip, ror #8
     104:	00000470 	andeq	r0, r0, r0, ror r4
     108:	00000478 	andeq	r0, r0, r8, ror r4
     10c:	0000047c 	andeq	r0, r0, ip, ror r4
     110:	00000488 	andeq	r0, r0, r8, lsl #9
     114:	00000490 	muleq	r0, r0, r4
     118:	000004ac 	andeq	r0, r0, ip, lsr #9
     11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     128:	000004e8 	andeq	r0, r0, r8, ror #9
     12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
     138:	00000454 	andeq	r0, r0, r4, asr r4
     13c:	00000464 	andeq	r0, r0, r4, ror #8
     140:	00000470 	andeq	r0, r0, r0, ror r4
     144:	00000474 	andeq	r0, r0, r4, ror r4
     148:	00000480 	andeq	r0, r0, r0, lsl #9
     14c:	00000484 	andeq	r0, r0, r4, lsl #9
     150:	00000490 	muleq	r0, r0, r4
     154:	00000494 	muleq	r0, r4, r4
     158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
     160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
     164:	000004c4 	andeq	r0, r0, r4, asr #9
     168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     16c:	000004f4 	strdeq	r0, [r0], -r4
     170:	000004f8 	strdeq	r0, [r0], -r8
     174:	000004fc 	strdeq	r0, [r0], -ip
	...
     180:	00000474 	andeq	r0, r0, r4, ror r4
     184:	00000478 	andeq	r0, r0, r8, ror r4
     188:	00000494 	muleq	r0, r4, r4
     18c:	00000498 	muleq	r0, r8, r4
     190:	000004c4 	andeq	r0, r0, r4, asr #9
     194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     198:	000004ec 	andeq	r0, r0, ip, ror #9
     19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1a0:	00000514 	andeq	r0, r0, r4, lsl r5
     1a4:	00000520 	andeq	r0, r0, r0, lsr #10
     1a8:	00000540 	andeq	r0, r0, r0, asr #10
     1ac:	00000544 	andeq	r0, r0, r4, asr #10
     1b0:	00000548 	andeq	r0, r0, r8, asr #10
     1b4:	0000054c 	andeq	r0, r0, ip, asr #10
     1b8:	00000550 	andeq	r0, r0, r0, asr r5
     1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
     1c8:	00000498 	muleq	r0, r8, r4
     1cc:	0000049c 	muleq	r0, ip, r4
     1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1d4:	000004d8 	ldrdeq	r0, [r0], -r8
     1d8:	000004f4 	strdeq	r0, [r0], -r4
     1dc:	000004f8 	strdeq	r0, [r0], -r8
     1e0:	000004fc 	strdeq	r0, [r0], -ip
     1e4:	00000500 	andeq	r0, r0, r0, lsl #10
     1e8:	00000510 	andeq	r0, r0, r0, lsl r5
     1ec:	00000514 	andeq	r0, r0, r4, lsl r5
     1f0:	00000520 	andeq	r0, r0, r0, lsr #10
     1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
     1f8:	00000558 	andeq	r0, r0, r8, asr r5
     1fc:	0000055c 	andeq	r0, r0, ip, asr r5
     200:	00000560 	andeq	r0, r0, r0, ror #10
     204:	00000564 	andeq	r0, r0, r4, ror #10
     208:	00000570 	andeq	r0, r0, r0, ror r5
     20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
     218:	0000049c 	muleq	r0, ip, r4
     21c:	000004a0 	andeq	r0, r0, r0, lsr #9
     220:	000004d8 	ldrdeq	r0, [r0], -r8
     224:	000004dc 	ldrdeq	r0, [r0], -ip
     228:	000004e0 	andeq	r0, r0, r0, ror #9
     22c:	000004e4 	andeq	r0, r0, r4, ror #9
     230:	00000500 	andeq	r0, r0, r0, lsl #10
     234:	0000050c 	andeq	r0, r0, ip, lsl #10
     238:	0000052c 	andeq	r0, r0, ip, lsr #10
     23c:	00000538 	andeq	r0, r0, r8, lsr r5
     240:	00000578 	andeq	r0, r0, r8, ror r5
     244:	0000057c 	andeq	r0, r0, ip, ror r5
     248:	00000580 	andeq	r0, r0, r0, lsl #11
     24c:	00000584 	andeq	r0, r0, r4, lsl #11
     250:	00000588 	andeq	r0, r0, r8, lsl #11
     254:	0000058c 	andeq	r0, r0, ip, lsl #11
     258:	00000590 	muleq	r0, r0, r5
     25c:	00000594 	muleq	r0, r4, r5
     260:	000005c0 	andeq	r0, r0, r0, asr #11
     264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
     270:	000004dc 	ldrdeq	r0, [r0], -ip
     274:	000004e0 	andeq	r0, r0, r0, ror #9
     278:	00000544 	andeq	r0, r0, r4, asr #10
     27c:	00000548 	andeq	r0, r0, r8, asr #10
     280:	0000054c 	andeq	r0, r0, ip, asr #10
     284:	00000550 	andeq	r0, r0, r0, asr r5
     288:	00000554 	andeq	r0, r0, r4, asr r5
     28c:	00000558 	andeq	r0, r0, r8, asr r5
     290:	00000564 	andeq	r0, r0, r4, ror #10
     294:	00000568 	andeq	r0, r0, r8, ror #10
     298:	0000056c 	andeq	r0, r0, ip, ror #10
     29c:	00000570 	andeq	r0, r0, r0, ror r5
     2a0:	00000574 	andeq	r0, r0, r4, ror r5
     2a4:	00000578 	andeq	r0, r0, r8, ror r5
     2a8:	0000057c 	andeq	r0, r0, ip, ror r5
     2ac:	00000580 	andeq	r0, r0, r0, lsl #11
     2b0:	00000598 	muleq	r0, r8, r5
     2b4:	0000059c 	muleq	r0, ip, r5
     2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
     2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
     2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
     2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
     2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
     2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
     2dc:	00000510 	andeq	r0, r0, r0, lsl r5
     2e0:	00000538 	andeq	r0, r0, r8, lsr r5
     2e4:	00000540 	andeq	r0, r0, r0, asr #10
     2e8:	0000055c 	andeq	r0, r0, ip, asr r5
     2ec:	00000560 	andeq	r0, r0, r0, ror #10
     2f0:	00000568 	andeq	r0, r0, r8, ror #10
     2f4:	0000056c 	andeq	r0, r0, ip, ror #10
     2f8:	00000584 	andeq	r0, r0, r4, lsl #11
     2fc:	00000588 	andeq	r0, r0, r8, lsl #11
     300:	0000058c 	andeq	r0, r0, ip, lsl #11
     304:	00000590 	muleq	r0, r0, r5
     308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     310:	000005c8 	andeq	r0, r0, r8, asr #11
     314:	000005cc 	andeq	r0, r0, ip, asr #11
     318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     31c:	000005d8 	ldrdeq	r0, [r0], -r8
     320:	000005f8 	strdeq	r0, [r0], -r8
     324:	000005fc 	strdeq	r0, [r0], -ip
     328:	00000600 	andeq	r0, r0, r0, lsl #12
     32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
     338:	00000594 	muleq	r0, r4, r5
     33c:	00000598 	muleq	r0, r8, r5
     340:	0000059c 	muleq	r0, ip, r5
     344:	000005a0 	andeq	r0, r0, r0, lsr #11
     348:	000005ac 	andeq	r0, r0, ip, lsr #11
     34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     358:	000005d8 	ldrdeq	r0, [r0], -r8
     35c:	000005e8 	andeq	r0, r0, r8, ror #11
     360:	00000608 	andeq	r0, r0, r8, lsl #12
     364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
     370:	0000084c 	andeq	r0, r0, ip, asr #16
     374:	00000850 	andeq	r0, r0, r0, asr r8
     378:	00000874 	andeq	r0, r0, r4, ror r8
     37c:	0000093c 	andeq	r0, r0, ip, lsr r9
	...
     388:	00000a28 	andeq	r0, r0, r8, lsr #20
     38c:	00000b24 	andeq	r0, r0, r4, lsr #22
     390:	00000b28 	andeq	r0, r0, r8, lsr #22
     394:	00000b2c 	andeq	r0, r0, ip, lsr #22
     398:	00000b30 	andeq	r0, r0, r0, lsr fp
     39c:	00000b34 	andeq	r0, r0, r4, lsr fp
	...
     3a8:	00000b24 	andeq	r0, r0, r4, lsr #22
     3ac:	00000b28 	andeq	r0, r0, r8, lsr #22
     3b0:	00000b2c 	andeq	r0, r0, ip, lsr #22
     3b4:	00000b30 	andeq	r0, r0, r0, lsr fp
     3b8:	00000b34 	andeq	r0, r0, r4, lsr fp
     3bc:	00000b54 	andeq	r0, r0, r4, asr fp
	...
     3c8:	00000c5c 	andeq	r0, r0, ip, asr ip
     3cc:	00000c60 	andeq	r0, r0, r0, ror #24
     3d0:	00000c6c 	andeq	r0, r0, ip, ror #24
     3d4:	00000c70 	andeq	r0, r0, r0, ror ip
     3d8:	00000c74 	andeq	r0, r0, r4, ror ip
     3dc:	00000c78 	andeq	r0, r0, r8, ror ip
     3e0:	00000c80 	andeq	r0, r0, r0, lsl #25
     3e4:	00000c84 	andeq	r0, r0, r4, lsl #25
     3e8:	00000c88 	andeq	r0, r0, r8, lsl #25
     3ec:	00000c90 	muleq	r0, r0, ip
     3f0:	00000ca8 	andeq	r0, r0, r8, lsr #25
     3f4:	00000cac 	andeq	r0, r0, ip, lsr #25
     3f8:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
     3fc:	00000cb4 			; <UNDEFINED> instruction: 0x00000cb4
     400:	00000cc0 	andeq	r0, r0, r0, asr #25
     404:	00000ccc 	andeq	r0, r0, ip, asr #25
     408:	00000ce8 	andeq	r0, r0, r8, ror #25
     40c:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     410:	00000cf4 	strdeq	r0, [r0], -r4
     414:	00000cf8 	strdeq	r0, [r0], -r8
	...
     420:	00000c60 	andeq	r0, r0, r0, ror #24
     424:	00000c64 	andeq	r0, r0, r4, ror #24
     428:	00000c68 	andeq	r0, r0, r8, ror #24
     42c:	00000c6c 	andeq	r0, r0, ip, ror #24
     430:	00000c70 	andeq	r0, r0, r0, ror ip
     434:	00000c74 	andeq	r0, r0, r4, ror ip
     438:	00000df0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     43c:	00000df4 	strdeq	r0, [r0], -r4
     440:	00000dfc 	strdeq	r0, [r0], -ip
     444:	00000e00 	andeq	r0, r0, r0, lsl #28
     448:	00000e10 	andeq	r0, r0, r0, lsl lr
     44c:	00000e14 	andeq	r0, r0, r4, lsl lr
     450:	00000e20 	andeq	r0, r0, r0, lsr #28
     454:	00000e24 	andeq	r0, r0, r4, lsr #28
     458:	00000e30 	andeq	r0, r0, r0, lsr lr
     45c:	00000e34 	andeq	r0, r0, r4, lsr lr
     460:	00000e38 	andeq	r0, r0, r8, lsr lr
     464:	00000e3c 	andeq	r0, r0, ip, lsr lr
     468:	00000e40 	andeq	r0, r0, r0, asr #28
     46c:	00000e48 	andeq	r0, r0, r8, asr #28
     470:	00000e54 	andeq	r0, r0, r4, asr lr
     474:	00000e58 	andeq	r0, r0, r8, asr lr
     478:	00000e74 	andeq	r0, r0, r4, ror lr
     47c:	00000e88 	andeq	r0, r0, r8, lsl #29
	...
     488:	00000c64 	andeq	r0, r0, r4, ror #24
     48c:	00000c68 	andeq	r0, r0, r8, ror #24
     490:	00000c78 	andeq	r0, r0, r8, ror ip
     494:	00000c80 	andeq	r0, r0, r0, lsl #25
     498:	00000c84 	andeq	r0, r0, r4, lsl #25
     49c:	00000c88 	andeq	r0, r0, r8, lsl #25
     4a0:	00000ca0 	andeq	r0, r0, r0, lsr #25
     4a4:	00000ca8 	andeq	r0, r0, r8, lsr #25
     4a8:	00000cb4 			; <UNDEFINED> instruction: 0x00000cb4
     4ac:	00000cbc 			; <UNDEFINED> instruction: 0x00000cbc
     4b0:	00000cdc 	ldrdeq	r0, [r0], -ip
     4b4:	00000ce4 	andeq	r0, r0, r4, ror #25
     4b8:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4bc:	00000d20 	andeq	r0, r0, r0, lsr #26
     4c0:	00000d2c 	andeq	r0, r0, ip, lsr #26
     4c4:	00000d30 	andeq	r0, r0, r0, lsr sp
	...
     4d0:	00000c90 	muleq	r0, r0, ip
     4d4:	00000ca0 	andeq	r0, r0, r0, lsr #25
     4d8:	00000ccc 	andeq	r0, r0, ip, asr #25
     4dc:	00000cdc 	ldrdeq	r0, [r0], -ip
     4e0:	00000cfc 	strdeq	r0, [r0], -ip
     4e4:	00000d00 	andeq	r0, r0, r0, lsl #26
     4e8:	00000d04 	andeq	r0, r0, r4, lsl #26
     4ec:	00000d08 	andeq	r0, r0, r8, lsl #26
     4f0:	00000d0c 	andeq	r0, r0, ip, lsl #26
     4f4:	00000d10 	andeq	r0, r0, r0, lsl sp
     4f8:	00000d14 	andeq	r0, r0, r4, lsl sp
     4fc:	00000d18 	andeq	r0, r0, r8, lsl sp
	...
     508:	00000cac 	andeq	r0, r0, ip, lsr #25
     50c:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
     510:	00000cbc 			; <UNDEFINED> instruction: 0x00000cbc
     514:	00000cc0 	andeq	r0, r0, r0, asr #25
     518:	00000ce4 	andeq	r0, r0, r4, ror #25
     51c:	00000ce8 	andeq	r0, r0, r8, ror #25
     520:	00000d24 	andeq	r0, r0, r4, lsr #26
     524:	00000d28 	andeq	r0, r0, r8, lsr #26
     528:	00000d30 	andeq	r0, r0, r0, lsr sp
     52c:	00000d38 	andeq	r0, r0, r8, lsr sp
     530:	00000d3c 	andeq	r0, r0, ip, lsr sp
     534:	00000d40 	andeq	r0, r0, r0, asr #26
     538:	00000d44 	andeq	r0, r0, r4, asr #26
     53c:	00000d48 	andeq	r0, r0, r8, asr #26
     540:	00000dac 	andeq	r0, r0, ip, lsr #27
     544:	00000db0 			; <UNDEFINED> instruction: 0x00000db0
     548:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
     54c:	00000dc0 	andeq	r0, r0, r0, asr #27
     550:	00000dc8 	andeq	r0, r0, r8, asr #27
     554:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     558:	00000dd4 	ldrdeq	r0, [r0], -r4
     55c:	00000dd8 	ldrdeq	r0, [r0], -r8
     560:	00000de4 	andeq	r0, r0, r4, ror #27
     564:	00000de8 	andeq	r0, r0, r8, ror #27
     568:	00000dec 	andeq	r0, r0, ip, ror #27
     56c:	00000df0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     570:	00000e04 	andeq	r0, r0, r4, lsl #28
     574:	00000e08 	andeq	r0, r0, r8, lsl #28
	...
     580:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     584:	00000cf4 	strdeq	r0, [r0], -r4
     588:	00000cf8 	strdeq	r0, [r0], -r8
     58c:	00000cfc 	strdeq	r0, [r0], -ip
     590:	00000d00 	andeq	r0, r0, r0, lsl #26
     594:	00000d04 	andeq	r0, r0, r4, lsl #26
     598:	00000d08 	andeq	r0, r0, r8, lsl #26
     59c:	00000d0c 	andeq	r0, r0, ip, lsl #26
     5a0:	00000d10 	andeq	r0, r0, r0, lsl sp
     5a4:	00000d14 	andeq	r0, r0, r4, lsl sp
     5a8:	00000d18 	andeq	r0, r0, r8, lsl sp
     5ac:	00000d1c 	andeq	r0, r0, ip, lsl sp
     5b0:	00000d20 	andeq	r0, r0, r0, lsr #26
     5b4:	00000d24 	andeq	r0, r0, r4, lsr #26
     5b8:	00000d28 	andeq	r0, r0, r8, lsr #26
     5bc:	00000d2c 	andeq	r0, r0, ip, lsr #26
     5c0:	00000d38 	andeq	r0, r0, r8, lsr sp
     5c4:	00000d3c 	andeq	r0, r0, ip, lsr sp
     5c8:	00000d4c 	andeq	r0, r0, ip, asr #26
     5cc:	00000d50 	andeq	r0, r0, r0, asr sp
     5d0:	00000d58 	andeq	r0, r0, r8, asr sp
     5d4:	00000d5c 	andeq	r0, r0, ip, asr sp
     5d8:	00000d6c 	andeq	r0, r0, ip, ror #26
     5dc:	00000d70 	andeq	r0, r0, r0, ror sp
	...
     5e8:	00000d40 	andeq	r0, r0, r0, asr #26
     5ec:	00000d44 	andeq	r0, r0, r4, asr #26
     5f0:	00000d48 	andeq	r0, r0, r8, asr #26
     5f4:	00000d4c 	andeq	r0, r0, ip, asr #26
     5f8:	00000d60 	andeq	r0, r0, r0, ror #26
     5fc:	00000d64 	andeq	r0, r0, r4, ror #26
     600:	00000d68 	andeq	r0, r0, r8, ror #26
     604:	00000d6c 	andeq	r0, r0, ip, ror #26
     608:	00000d78 	andeq	r0, r0, r8, ror sp
     60c:	00000d7c 	andeq	r0, r0, ip, ror sp
     610:	00000d80 	andeq	r0, r0, r0, lsl #27
     614:	00000d84 	andeq	r0, r0, r4, lsl #27
     618:	00000d88 	andeq	r0, r0, r8, lsl #27
     61c:	00000d90 	muleq	r0, r0, sp
     620:	00000d98 	muleq	r0, r8, sp
     624:	00000d9c 	muleq	r0, ip, sp
     628:	00000da0 	andeq	r0, r0, r0, lsr #27
     62c:	00000da8 	andeq	r0, r0, r8, lsr #27
     630:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
     634:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
	...
     640:	00000d50 	andeq	r0, r0, r0, asr sp
     644:	00000d58 	andeq	r0, r0, r8, asr sp
     648:	00000d5c 	andeq	r0, r0, ip, asr sp
     64c:	00000d60 	andeq	r0, r0, r0, ror #26
     650:	00000d64 	andeq	r0, r0, r4, ror #26
     654:	00000d68 	andeq	r0, r0, r8, ror #26
     658:	00000d70 	andeq	r0, r0, r0, ror sp
     65c:	00000d78 	andeq	r0, r0, r8, ror sp
     660:	00000d7c 	andeq	r0, r0, ip, ror sp
     664:	00000d80 	andeq	r0, r0, r0, lsl #27
     668:	00000d84 	andeq	r0, r0, r4, lsl #27
     66c:	00000d88 	andeq	r0, r0, r8, lsl #27
     670:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     674:	00000dd4 	ldrdeq	r0, [r0], -r4
     678:	00000dd8 	ldrdeq	r0, [r0], -r8
     67c:	00000ddc 	ldrdeq	r0, [r0], -ip
     680:	00000e0c 	andeq	r0, r0, ip, lsl #28
     684:	00000e10 	andeq	r0, r0, r0, lsl lr
     688:	00000e14 	andeq	r0, r0, r4, lsl lr
     68c:	00000e18 	andeq	r0, r0, r8, lsl lr
     690:	00000e1c 	andeq	r0, r0, ip, lsl lr
     694:	00000e20 	andeq	r0, r0, r0, lsr #28
     698:	00000e2c 	andeq	r0, r0, ip, lsr #28
     69c:	00000e30 	andeq	r0, r0, r0, lsr lr
     6a0:	00000e34 	andeq	r0, r0, r4, lsr lr
     6a4:	00000e38 	andeq	r0, r0, r8, lsr lr
     6a8:	00000e48 	andeq	r0, r0, r8, asr #28
     6ac:	00000e4c 	andeq	r0, r0, ip, asr #28
	...
     6b8:	00000d90 	muleq	r0, r0, sp
     6bc:	00000d98 	muleq	r0, r8, sp
     6c0:	00000d9c 	muleq	r0, ip, sp
     6c4:	00000da0 	andeq	r0, r0, r0, lsr #27
     6c8:	00000da8 	andeq	r0, r0, r8, lsr #27
     6cc:	00000dac 	andeq	r0, r0, ip, lsr #27
     6d0:	00000db0 			; <UNDEFINED> instruction: 0x00000db0
     6d4:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
     6d8:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     6dc:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
     6e0:	00000dc0 	andeq	r0, r0, r0, asr #27
     6e4:	00000dc8 	andeq	r0, r0, r8, asr #27
     6e8:	00000ddc 	ldrdeq	r0, [r0], -ip
     6ec:	00000de0 	andeq	r0, r0, r0, ror #27
     6f0:	00000e00 	andeq	r0, r0, r0, lsl #28
     6f4:	00000e04 	andeq	r0, r0, r4, lsl #28
     6f8:	00000e3c 	andeq	r0, r0, ip, lsr lr
     6fc:	00000e40 	andeq	r0, r0, r0, asr #28
     700:	00000e4c 	andeq	r0, r0, ip, asr #28
     704:	00000e54 	andeq	r0, r0, r4, asr lr
     708:	00000e58 	andeq	r0, r0, r8, asr lr
     70c:	00000e60 	andeq	r0, r0, r0, ror #28
     710:	00000e64 	andeq	r0, r0, r4, ror #28
     714:	00000e68 	andeq	r0, r0, r8, ror #28
	...
     720:	00000de0 	andeq	r0, r0, r0, ror #27
     724:	00000de4 	andeq	r0, r0, r4, ror #27
     728:	00000de8 	andeq	r0, r0, r8, ror #27
     72c:	00000dec 	andeq	r0, r0, ip, ror #27
     730:	00000df4 	strdeq	r0, [r0], -r4
     734:	00000dfc 	strdeq	r0, [r0], -ip
     738:	00000e08 	andeq	r0, r0, r8, lsl #28
     73c:	00000e0c 	andeq	r0, r0, ip, lsl #28
     740:	00000e18 	andeq	r0, r0, r8, lsl lr
     744:	00000e1c 	andeq	r0, r0, ip, lsl lr
     748:	00000e24 	andeq	r0, r0, r4, lsr #28
     74c:	00000e2c 	andeq	r0, r0, ip, lsr #28
     750:	00000e60 	andeq	r0, r0, r0, ror #28
     754:	00000e64 	andeq	r0, r0, r4, ror #28
     758:	00000e68 	andeq	r0, r0, r8, ror #28
     75c:	00000e74 	andeq	r0, r0, r4, ror lr
	...
     768:	0000111c 	andeq	r1, r0, ip, lsl r1
     76c:	00001150 	andeq	r1, r0, r0, asr r1
     770:	00001174 	andeq	r1, r0, r4, ror r1
     774:	00001194 	muleq	r0, r4, r1
	...
     780:	000011a4 	andeq	r1, r0, r4, lsr #3
     784:	000011d8 	ldrdeq	r1, [r0], -r8
     788:	000011fc 	strdeq	r1, [r0], -ip
     78c:	0000121c 	andeq	r1, r0, ip, lsl r2
	...
     798:	0000122c 	andeq	r1, r0, ip, lsr #4
     79c:	00001260 	andeq	r1, r0, r0, ror #4
     7a0:	00001284 	andeq	r1, r0, r4, lsl #5
     7a4:	000012a4 	andeq	r1, r0, r4, lsr #5
	...
     7b0:	000016c0 	andeq	r1, r0, r0, asr #13
     7b4:	000016c4 	andeq	r1, r0, r4, asr #13
     7b8:	000016e4 	andeq	r1, r0, r4, ror #13
     7bc:	00001ee8 	andeq	r1, r0, r8, ror #29
	...
     7c8:	000016c0 	andeq	r1, r0, r0, asr #13
     7cc:	000016c4 	andeq	r1, r0, r4, asr #13
     7d0:	000016e4 	andeq	r1, r0, r4, ror #13
     7d4:	000017ac 	andeq	r1, r0, ip, lsr #15
	...
     7e0:	00001898 	muleq	r0, r8, r8
     7e4:	00001994 	muleq	r0, r4, r9
     7e8:	00001998 	muleq	r0, r8, r9
     7ec:	0000199c 	muleq	r0, ip, r9
     7f0:	000019a0 	andeq	r1, r0, r0, lsr #19
     7f4:	000019a4 	andeq	r1, r0, r4, lsr #19
	...
     800:	00001994 	muleq	r0, r4, r9
     804:	00001998 	muleq	r0, r8, r9
     808:	0000199c 	muleq	r0, ip, r9
     80c:	000019a0 	andeq	r1, r0, r0, lsr #19
     810:	000019a4 	andeq	r1, r0, r4, lsr #19
     814:	000019c4 	andeq	r1, r0, r4, asr #19
	...
     820:	00001acc 	andeq	r1, r0, ip, asr #21
     824:	00001ad0 	ldrdeq	r1, [r0], -r0
     828:	00001ad4 	ldrdeq	r1, [r0], -r4
     82c:	00001ad8 	ldrdeq	r1, [r0], -r8
     830:	00001ae0 	andeq	r1, r0, r0, ror #21
     834:	00001ae4 	andeq	r1, r0, r4, ror #21
     838:	00001c60 	andeq	r1, r0, r0, ror #24
     83c:	00001c64 	andeq	r1, r0, r4, ror #24
     840:	00001c68 	andeq	r1, r0, r8, ror #24
     844:	00001c6c 	andeq	r1, r0, ip, ror #24
     848:	00001c70 	andeq	r1, r0, r0, ror ip
     84c:	00001c74 	andeq	r1, r0, r4, ror ip
     850:	00001c78 	andeq	r1, r0, r8, ror ip
     854:	00001c7c 	andeq	r1, r0, ip, ror ip
     858:	00001c98 	muleq	r0, r8, ip
     85c:	00001ca8 	andeq	r1, r0, r8, lsr #25
     860:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
     864:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
     868:	00001cc4 	andeq	r1, r0, r4, asr #25
     86c:	00001cd8 	ldrdeq	r1, [r0], -r8
	...
     878:	00001ad0 	ldrdeq	r1, [r0], -r0
     87c:	00001ad4 	ldrdeq	r1, [r0], -r4
     880:	00001ad8 	ldrdeq	r1, [r0], -r8
     884:	00001ae0 	andeq	r1, r0, r0, ror #21
     888:	00001ae4 	andeq	r1, r0, r4, ror #21
     88c:	00001af0 	strdeq	r1, [r0], -r0
     890:	00001b10 	andeq	r1, r0, r0, lsl fp
     894:	00001b18 	andeq	r1, r0, r8, lsl fp
     898:	00001b40 	andeq	r1, r0, r0, asr #22
     89c:	00001b44 	andeq	r1, r0, r4, asr #22
     8a0:	00001b48 	andeq	r1, r0, r8, asr #22
     8a4:	00001b50 	andeq	r1, r0, r0, asr fp
     8a8:	00001b74 	andeq	r1, r0, r4, ror fp
     8ac:	00001b78 	andeq	r1, r0, r8, ror fp
     8b0:	00001b7c 	andeq	r1, r0, ip, ror fp
     8b4:	00001b80 	andeq	r1, r0, r0, lsl #23
     8b8:	00001b84 	andeq	r1, r0, r4, lsl #23
     8bc:	00001b88 	andeq	r1, r0, r8, lsl #23
	...
     8c8:	00001af0 	strdeq	r1, [r0], -r0
     8cc:	00001b00 	andeq	r1, r0, r0, lsl #22
     8d0:	00001b18 	andeq	r1, r0, r8, lsl fp
     8d4:	00001b1c 	andeq	r1, r0, ip, lsl fp
     8d8:	00001b24 	andeq	r1, r0, r4, lsr #22
     8dc:	00001b2c 	andeq	r1, r0, ip, lsr #22
     8e0:	00001b3c 	andeq	r1, r0, ip, lsr fp
     8e4:	00001b40 	andeq	r1, r0, r0, asr #22
     8e8:	00001b50 	andeq	r1, r0, r0, asr fp
     8ec:	00001b58 	andeq	r1, r0, r8, asr fp
     8f0:	00001b8c 	andeq	r1, r0, ip, lsl #23
     8f4:	00001b90 	muleq	r0, r0, fp
     8f8:	00001b94 	muleq	r0, r4, fp
     8fc:	00001b98 	muleq	r0, r8, fp
	...
     908:	00001b00 	andeq	r1, r0, r0, lsl #22
     90c:	00001b10 	andeq	r1, r0, r0, lsl fp
     910:	00001b1c 	andeq	r1, r0, ip, lsl fp
     914:	00001b20 	andeq	r1, r0, r0, lsr #22
     918:	00001b2c 	andeq	r1, r0, ip, lsr #22
     91c:	00001b30 	andeq	r1, r0, r0, lsr fp
     920:	00001b58 	andeq	r1, r0, r8, asr fp
     924:	00001b64 	andeq	r1, r0, r4, ror #22
     928:	00001b9c 	muleq	r0, ip, fp
     92c:	00001ba0 	andeq	r1, r0, r0, lsr #23
     930:	00001ba4 	andeq	r1, r0, r4, lsr #23
     934:	00001ba8 	andeq	r1, r0, r8, lsr #23
     938:	00001bac 	andeq	r1, r0, ip, lsr #23
     93c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
	...
     948:	00001b20 	andeq	r1, r0, r0, lsr #22
     94c:	00001b24 	andeq	r1, r0, r4, lsr #22
     950:	00001b30 	andeq	r1, r0, r0, lsr fp
     954:	00001b34 	andeq	r1, r0, r4, lsr fp
     958:	00001b44 	andeq	r1, r0, r4, asr #22
     95c:	00001b48 	andeq	r1, r0, r8, asr #22
     960:	00001b78 	andeq	r1, r0, r8, ror fp
     964:	00001b7c 	andeq	r1, r0, ip, ror fp
     968:	00001b80 	andeq	r1, r0, r0, lsl #23
     96c:	00001b84 	andeq	r1, r0, r4, lsl #23
     970:	00001b88 	andeq	r1, r0, r8, lsl #23
     974:	00001b8c 	andeq	r1, r0, ip, lsl #23
     978:	00001bb8 			; <UNDEFINED> instruction: 0x00001bb8
     97c:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
     980:	00001bc8 	andeq	r1, r0, r8, asr #23
     984:	00001bd0 	ldrdeq	r1, [r0], -r0
     988:	00001bec 	andeq	r1, r0, ip, ror #23
     98c:	00001bf0 	strdeq	r1, [r0], -r0
     990:	00001bf4 	strdeq	r1, [r0], -r4
     994:	00001bf8 	strdeq	r1, [r0], -r8
     998:	00001bfc 	strdeq	r1, [r0], -ip
     99c:	00001c00 	andeq	r1, r0, r0, lsl #24
	...
     9a8:	00001b34 	andeq	r1, r0, r4, lsr fp
     9ac:	00001b38 	andeq	r1, r0, r8, lsr fp
     9b0:	00001b64 	andeq	r1, r0, r4, ror #22
     9b4:	00001b68 	andeq	r1, r0, r8, ror #22
     9b8:	00001b6c 	andeq	r1, r0, ip, ror #22
     9bc:	00001b70 	andeq	r1, r0, r0, ror fp
     9c0:	00001b90 	muleq	r0, r0, fp
     9c4:	00001b94 	muleq	r0, r4, fp
     9c8:	00001b98 	muleq	r0, r8, fp
     9cc:	00001b9c 	muleq	r0, ip, fp
     9d0:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
     9d4:	00001bc0 	andeq	r1, r0, r0, asr #23
     9d8:	00001bd0 	ldrdeq	r1, [r0], -r0
     9dc:	00001bdc 	ldrdeq	r1, [r0], -ip
     9e0:	00001c04 	andeq	r1, r0, r4, lsl #24
     9e4:	00001c08 	andeq	r1, r0, r8, lsl #24
     9e8:	00001c0c 	andeq	r1, r0, ip, lsl #24
     9ec:	00001c10 	andeq	r1, r0, r0, lsl ip
     9f0:	00001c1c 	andeq	r1, r0, ip, lsl ip
     9f4:	00001c20 	andeq	r1, r0, r0, lsr #24
	...
     a00:	00001b38 	andeq	r1, r0, r8, lsr fp
     a04:	00001b3c 	andeq	r1, r0, ip, lsr fp
     a08:	00001b70 	andeq	r1, r0, r0, ror fp
     a0c:	00001b74 	andeq	r1, r0, r4, ror fp
     a10:	00001ba0 	andeq	r1, r0, r0, lsr #23
     a14:	00001ba4 	andeq	r1, r0, r4, lsr #23
     a18:	00001ba8 	andeq	r1, r0, r8, lsr #23
     a1c:	00001bac 	andeq	r1, r0, ip, lsr #23
     a20:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
     a24:	00001bb8 			; <UNDEFINED> instruction: 0x00001bb8
     a28:	00001bdc 	ldrdeq	r1, [r0], -ip
     a2c:	00001be8 	andeq	r1, r0, r8, ror #23
     a30:	00001c24 	andeq	r1, r0, r4, lsr #24
     a34:	00001c28 	andeq	r1, r0, r8, lsr #24
     a38:	00001c2c 	andeq	r1, r0, ip, lsr #24
     a3c:	00001c30 	andeq	r1, r0, r0, lsr ip
     a40:	00001c34 	andeq	r1, r0, r4, lsr ip
     a44:	00001c38 	andeq	r1, r0, r8, lsr ip
     a48:	00001c3c 	andeq	r1, r0, ip, lsr ip
     a4c:	00001c40 	andeq	r1, r0, r0, asr #24
     a50:	00001c54 	andeq	r1, r0, r4, asr ip
     a54:	00001c58 	andeq	r1, r0, r8, asr ip
	...
     a60:	00001b68 	andeq	r1, r0, r8, ror #22
     a64:	00001b6c 	andeq	r1, r0, ip, ror #22
     a68:	00001bf0 	strdeq	r1, [r0], -r0
     a6c:	00001bf4 	strdeq	r1, [r0], -r4
     a70:	00001bf8 	strdeq	r1, [r0], -r8
     a74:	00001bfc 	strdeq	r1, [r0], -ip
     a78:	00001c00 	andeq	r1, r0, r0, lsl #24
     a7c:	00001c04 	andeq	r1, r0, r4, lsl #24
     a80:	00001c10 	andeq	r1, r0, r0, lsl ip
     a84:	00001c14 	andeq	r1, r0, r4, lsl ip
     a88:	00001c18 	andeq	r1, r0, r8, lsl ip
     a8c:	00001c1c 	andeq	r1, r0, ip, lsl ip
     a90:	00001c20 	andeq	r1, r0, r0, lsr #24
     a94:	00001c24 	andeq	r1, r0, r4, lsr #24
     a98:	00001c28 	andeq	r1, r0, r8, lsr #24
     a9c:	00001c2c 	andeq	r1, r0, ip, lsr #24
     aa0:	00001c4c 	andeq	r1, r0, ip, asr #24
     aa4:	00001c50 	andeq	r1, r0, r0, asr ip
     aa8:	00001c5c 	andeq	r1, r0, ip, asr ip
     aac:	00001c60 	andeq	r1, r0, r0, ror #24
     ab0:	00001c64 	andeq	r1, r0, r4, ror #24
     ab4:	00001c68 	andeq	r1, r0, r8, ror #24
     ab8:	00001c6c 	andeq	r1, r0, ip, ror #24
     abc:	00001c70 	andeq	r1, r0, r0, ror ip
	...
     ac8:	00001bc0 	andeq	r1, r0, r0, asr #23
     acc:	00001bc8 	andeq	r1, r0, r8, asr #23
     ad0:	00001be8 	andeq	r1, r0, r8, ror #23
     ad4:	00001bec 	andeq	r1, r0, ip, ror #23
     ad8:	00001c08 	andeq	r1, r0, r8, lsl #24
     adc:	00001c0c 	andeq	r1, r0, ip, lsl #24
     ae0:	00001c14 	andeq	r1, r0, r4, lsl ip
     ae4:	00001c18 	andeq	r1, r0, r8, lsl ip
     ae8:	00001c30 	andeq	r1, r0, r0, lsr ip
     aec:	00001c34 	andeq	r1, r0, r4, lsr ip
     af0:	00001c38 	andeq	r1, r0, r8, lsr ip
     af4:	00001c3c 	andeq	r1, r0, ip, lsr ip
     af8:	00001c40 	andeq	r1, r0, r0, asr #24
     afc:	00001c44 	andeq	r1, r0, r4, asr #24
     b00:	00001c74 	andeq	r1, r0, r4, ror ip
     b04:	00001c78 	andeq	r1, r0, r8, ror ip
     b08:	00001c7c 	andeq	r1, r0, ip, ror ip
     b0c:	00001c88 	andeq	r1, r0, r8, lsl #25
     b10:	00001ca8 	andeq	r1, r0, r8, lsr #25
     b14:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
	...
     b20:	00001c44 	andeq	r1, r0, r4, asr #24
     b24:	00001c4c 	andeq	r1, r0, ip, asr #24
     b28:	00001c50 	andeq	r1, r0, r0, asr ip
     b2c:	00001c54 	andeq	r1, r0, r4, asr ip
     b30:	00001c58 	andeq	r1, r0, r8, asr ip
     b34:	00001c5c 	andeq	r1, r0, ip, asr ip
     b38:	00001c88 	andeq	r1, r0, r8, lsl #25
     b3c:	00001c98 	muleq	r0, r8, ip
     b40:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
     b44:	00001cc4 	andeq	r1, r0, r4, asr #25
	...
     b50:	0000001c 	andeq	r0, r0, ip, lsl r0
     b54:	00000020 	andeq	r0, r0, r0, lsr #32
     b58:	00000020 	andeq	r0, r0, r0, lsr #32
     b5c:	00000024 	andeq	r0, r0, r4, lsr #32
     b60:	00000040 	andeq	r0, r0, r0, asr #32
     b64:	0000005c 	andeq	r0, r0, ip, asr r0
     b68:	00000068 	andeq	r0, r0, r8, rrx
     b6c:	00000074 	andeq	r0, r0, r4, ror r0
     b70:	00000088 	andeq	r0, r0, r8, lsl #1
     b74:	00000504 	andeq	r0, r0, r4, lsl #10
     b78:	0000050c 	andeq	r0, r0, ip, lsl #10
     b7c:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     b88:	0000001c 	andeq	r0, r0, ip, lsl r0
     b8c:	00000020 	andeq	r0, r0, r0, lsr #32
     b90:	00000020 	andeq	r0, r0, r0, lsr #32
     b94:	00000024 	andeq	r0, r0, r4, lsr #32
     b98:	00000040 	andeq	r0, r0, r0, asr #32
     b9c:	00000048 	andeq	r0, r0, r8, asr #32
     ba0:	000000ac 	andeq	r0, r0, ip, lsr #1
     ba4:	000000b4 	strheq	r0, [r0], -r4
     ba8:	000000b8 	strheq	r0, [r0], -r8
     bac:	000004e8 	andeq	r0, r0, r8, ror #9
     bb0:	00000700 	andeq	r0, r0, r0, lsl #14
     bb4:	000007c4 	andeq	r0, r0, r4, asr #15
	...
     bc0:	00000248 	andeq	r0, r0, r8, asr #4
     bc4:	0000024c 	andeq	r0, r0, ip, asr #4
     bc8:	00000258 	andeq	r0, r0, r8, asr r2
     bcc:	0000025c 	andeq	r0, r0, ip, asr r2
     bd0:	00000264 	andeq	r0, r0, r4, ror #4
     bd4:	00000268 	andeq	r0, r0, r8, ror #4
     bd8:	0000029c 	muleq	r0, ip, r2
     bdc:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
     be8:	00000048 	andeq	r0, r0, r8, asr #32
     bec:	0000005c 	andeq	r0, r0, ip, asr r0
     bf0:	00000068 	andeq	r0, r0, r8, rrx
     bf4:	00000074 	andeq	r0, r0, r4, ror r0
     bf8:	0000050c 	andeq	r0, r0, ip, lsl #10
     bfc:	000006ec 	andeq	r0, r0, ip, ror #13
	...
     c08:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     c0c:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     c10:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     c14:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     c18:	000005c0 	andeq	r0, r0, r0, asr #11
     c1c:	000005c4 	andeq	r0, r0, r4, asr #11
     c20:	000005c8 	andeq	r0, r0, r8, asr #11
     c24:	000005cc 	andeq	r0, r0, ip, asr #11
     c28:	000005dc 	ldrdeq	r0, [r0], -ip
     c2c:	000006d4 	ldrdeq	r0, [r0], -r4
	...
     c38:	00000830 	andeq	r0, r0, r0, lsr r8
     c3c:	00000834 	andeq	r0, r0, r4, lsr r8
     c40:	00000838 	andeq	r0, r0, r8, lsr r8
     c44:	00000890 	muleq	r0, r0, r8
     c48:	000008a4 	andeq	r0, r0, r4, lsr #17
     c4c:	000008a8 	andeq	r0, r0, r8, lsr #17
     c50:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c54:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
     c60:	00000c30 	andeq	r0, r0, r0, lsr ip
     c64:	00000c38 	andeq	r0, r0, r8, lsr ip
     c68:	00000c40 	andeq	r0, r0, r0, asr #24
     c6c:	00000c48 	andeq	r0, r0, r8, asr #24
	...
     c78:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
     c7c:	00000cc0 	andeq	r0, r0, r0, asr #25
     c80:	00000cc8 	andeq	r0, r0, r8, asr #25
     c84:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     c90:	00000d60 	andeq	r0, r0, r0, ror #26
     c94:	00000d68 	andeq	r0, r0, r8, ror #26
     c98:	00000d78 	andeq	r0, r0, r8, ror sp
     c9c:	00000d90 	muleq	r0, r0, sp
	...
     ca8:	00000df8 	strdeq	r0, [r0], -r8
     cac:	00000dfc 	strdeq	r0, [r0], -ip
     cb0:	00000e00 	andeq	r0, r0, r0, lsl #28
     cb4:	00000e14 	andeq	r0, r0, r4, lsl lr
     cb8:	00000e18 	andeq	r0, r0, r8, lsl lr
     cbc:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
     cc8:	00000fac 	andeq	r0, r0, ip, lsr #31
     ccc:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
     cd0:	00000fc4 	andeq	r0, r0, r4, asr #31
     cd4:	00000fc8 	andeq	r0, r0, r8, asr #31
     cd8:	00000fcc 	andeq	r0, r0, ip, asr #31
     cdc:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ce0:	00000fd8 	ldrdeq	r0, [r0], -r8
     ce4:	00000fdc 	ldrdeq	r0, [r0], -ip
     ce8:	00000fe4 	andeq	r0, r0, r4, ror #31
     cec:	00000fe8 	andeq	r0, r0, r8, ror #31
     cf0:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cf4:	00000ff4 	strdeq	r0, [r0], -r4
     cf8:	00000ff8 	strdeq	r0, [r0], -r8
     cfc:	00000ffc 	strdeq	r0, [r0], -ip
	...
     d08:	000011f0 	strdeq	r1, [r0], -r0
     d0c:	000011f4 	strdeq	r1, [r0], -r4
     d10:	00001200 	andeq	r1, r0, r0, lsl #4
     d14:	00001204 	andeq	r1, r0, r4, lsl #4
     d18:	0000120c 	andeq	r1, r0, ip, lsl #4
     d1c:	00001220 	andeq	r1, r0, r0, lsr #4
	...
     d28:	0000128c 	andeq	r1, r0, ip, lsl #5
     d2c:	00001290 	muleq	r0, r0, r2
     d30:	0000129c 	muleq	r0, ip, r2
     d34:	000012a0 	andeq	r1, r0, r0, lsr #5
     d38:	000012a8 	andeq	r1, r0, r8, lsr #5
     d3c:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
     d48:	000014e4 	andeq	r1, r0, r4, ror #9
     d4c:	000014e8 	andeq	r1, r0, r8, ror #9
     d50:	000014f4 	strdeq	r1, [r0], -r4
     d54:	000014f8 	strdeq	r1, [r0], -r8
     d58:	00001500 	andeq	r1, r0, r0, lsl #10
     d5c:	00001514 	andeq	r1, r0, r4, lsl r5
	...
     d68:	000015a0 	andeq	r1, r0, r0, lsr #11
     d6c:	000015a4 	andeq	r1, r0, r4, lsr #11
     d70:	000015a8 	andeq	r1, r0, r8, lsr #11
     d74:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
     d78:	00001634 	andeq	r1, r0, r4, lsr r6
     d7c:	00001764 	andeq	r1, r0, r4, ror #14
	...
     d88:	000016f4 	strdeq	r1, [r0], -r4
     d8c:	000016f8 	strdeq	r1, [r0], -r8
     d90:	00001704 	andeq	r1, r0, r4, lsl #14
     d94:	00001708 	andeq	r1, r0, r8, lsl #14
     d98:	00001710 	andeq	r1, r0, r0, lsl r7
     d9c:	00001724 	andeq	r1, r0, r4, lsr #14
	...
     da8:	000017c0 	andeq	r1, r0, r0, asr #15
     dac:	000017d4 	ldrdeq	r1, [r0], -r4
     db0:	000017dc 	ldrdeq	r1, [r0], -ip
     db4:	000017e4 	andeq	r1, r0, r4, ror #15
	...
     dc0:	00001820 	andeq	r1, r0, r0, lsr #16
     dc4:	0000182c 	andeq	r1, r0, ip, lsr #16
     dc8:	00001830 	andeq	r1, r0, r0, lsr r8
     dcc:	00001834 	andeq	r1, r0, r4, lsr r8
	...
     dd8:	0000182c 	andeq	r1, r0, ip, lsr #16
     ddc:	00001830 	andeq	r1, r0, r0, lsr r8
     de0:	00001834 	andeq	r1, r0, r4, lsr r8
     de4:	00001838 	andeq	r1, r0, r8, lsr r8
     de8:	00001840 	andeq	r1, r0, r0, asr #16
     dec:	00001844 	andeq	r1, r0, r4, asr #16
     df0:	00001858 	andeq	r1, r0, r8, asr r8
     df4:	0000185c 	andeq	r1, r0, ip, asr r8
	...
     e00:	00001850 	andeq	r1, r0, r0, asr r8
     e04:	00001858 	andeq	r1, r0, r8, asr r8
     e08:	00001914 	andeq	r1, r0, r4, lsl r9
     e0c:	00001924 	andeq	r1, r0, r4, lsr #18
	...
     e18:	000018a4 	andeq	r1, r0, r4, lsr #17
     e1c:	000018a8 	andeq	r1, r0, r8, lsr #17
     e20:	000018ac 	andeq	r1, r0, ip, lsr #17
     e24:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
     e28:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
     e2c:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
     e30:	000018c0 	andeq	r1, r0, r0, asr #17
     e34:	000018c4 	andeq	r1, r0, r4, asr #17
     e38:	000018d0 	ldrdeq	r1, [r0], -r0
     e3c:	000018dc 	ldrdeq	r1, [r0], -ip
	...
     e48:	000018e0 	andeq	r1, r0, r0, ror #17
     e4c:	000018e4 	andeq	r1, r0, r4, ror #17
     e50:	000018e8 	andeq	r1, r0, r8, ror #17
     e54:	000018f0 	strdeq	r1, [r0], -r0
     e58:	000018f8 	strdeq	r1, [r0], -r8
     e5c:	000018fc 	strdeq	r1, [r0], -ip
     e60:	00001900 	andeq	r1, r0, r0, lsl #18
     e64:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
     e70:	00001964 	andeq	r1, r0, r4, ror #18
     e74:	0000196c 	andeq	r1, r0, ip, ror #18
     e78:	00001974 	andeq	r1, r0, r4, ror r9
     e7c:	00001978 	andeq	r1, r0, r8, ror r9
     e80:	00001980 	andeq	r1, r0, r0, lsl #19
     e84:	00001984 	andeq	r1, r0, r4, lsl #19
     e88:	0000198c 	andeq	r1, r0, ip, lsl #19
     e8c:	00001990 	muleq	r0, r0, r9
     e90:	00001994 	muleq	r0, r4, r9
     e94:	0000199c 	muleq	r0, ip, r9
	...
     ea0:	000019dc 	ldrdeq	r1, [r0], -ip
     ea4:	000019e4 	andeq	r1, r0, r4, ror #19
     ea8:	000019fc 	strdeq	r1, [r0], -ip
     eac:	00001a04 	andeq	r1, r0, r4, lsl #20
     eb0:	00001a10 	andeq	r1, r0, r0, lsl sl
     eb4:	00001a8c 	andeq	r1, r0, ip, lsl #21
     eb8:	00001a94 	muleq	r0, r4, sl
     ebc:	00001be8 	andeq	r1, r0, r8, ror #23
	...
     ec8:	000019dc 	ldrdeq	r1, [r0], -ip
     ecc:	000019e4 	andeq	r1, r0, r4, ror #19
     ed0:	00001a00 	andeq	r1, r0, r0, lsl #20
     ed4:	00001a04 	andeq	r1, r0, r4, lsl #20
     ed8:	00001a94 	muleq	r0, r4, sl
     edc:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
     ee8:	00001b60 	andeq	r1, r0, r0, ror #22
     eec:	00001b64 	andeq	r1, r0, r4, ror #22
     ef0:	00001b70 	andeq	r1, r0, r0, ror fp
     ef4:	00001b74 	andeq	r1, r0, r4, ror fp
     ef8:	00001b7c 	andeq	r1, r0, ip, ror fp
     efc:	00001b90 	muleq	r0, r0, fp
	...
     f0c:	00000004 	andeq	r0, r0, r4
     f10:	00000008 	andeq	r0, r0, r8
     f14:	00000014 	andeq	r0, r0, r4, lsl r0
     f18:	00000020 	andeq	r0, r0, r0, lsr #32
     f1c:	00000024 	andeq	r0, r0, r4, lsr #32
     f20:	00000028 	andeq	r0, r0, r8, lsr #32
     f24:	0000002c 	andeq	r0, r0, ip, lsr #32
     f28:	00000030 	andeq	r0, r0, r0, lsr r0
     f2c:	00000034 	andeq	r0, r0, r4, lsr r0
     f30:	00000038 	andeq	r0, r0, r8, lsr r0
     f34:	00000058 	andeq	r0, r0, r8, asr r0
	...
     f40:	000000a8 	andeq	r0, r0, r8, lsr #1
     f44:	000000b4 	strheq	r0, [r0], -r4
     f48:	000000b8 	strheq	r0, [r0], -r8
     f4c:	000000e4 	andeq	r0, r0, r4, ror #1
     f50:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f54:	000000f8 	strdeq	r0, [r0], -r8
	...
     f60:	000000e4 	andeq	r0, r0, r4, ror #1
     f64:	000000e8 	andeq	r0, r0, r8, ror #1
     f68:	0000010c 	andeq	r0, r0, ip, lsl #2
     f6c:	00000158 	andeq	r0, r0, r8, asr r1
     f70:	0000015c 	andeq	r0, r0, ip, asr r1
     f74:	00000160 	andeq	r0, r0, r0, ror #2
     f78:	00000178 	andeq	r0, r0, r8, ror r1
     f7c:	00000180 	andeq	r0, r0, r0, lsl #3
	...
     f88:	00000158 	andeq	r0, r0, r8, asr r1
     f8c:	0000015c 	andeq	r0, r0, ip, asr r1
     f90:	00000160 	andeq	r0, r0, r0, ror #2
     f94:	00000178 	andeq	r0, r0, r8, ror r1
     f98:	00000180 	andeq	r0, r0, r0, lsl #3
     f9c:	000001d4 	ldrdeq	r0, [r0], -r4
	...
     fa8:	00000160 	andeq	r0, r0, r0, ror #2
     fac:	0000016c 	andeq	r0, r0, ip, ror #2
     fb0:	00000170 	andeq	r0, r0, r0, ror r1
     fb4:	00000174 	andeq	r0, r0, r4, ror r1
     fb8:	00000180 	andeq	r0, r0, r0, lsl #3
     fbc:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
     fc8:	000001dc 	ldrdeq	r0, [r0], -ip
     fcc:	0000022c 	andeq	r0, r0, ip, lsr #4
     fd0:	00000230 	andeq	r0, r0, r0, lsr r2
     fd4:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
     fe0:	0000022c 	andeq	r0, r0, ip, lsr #4
     fe4:	00000230 	andeq	r0, r0, r0, lsr r2
     fe8:	0000023c 	andeq	r0, r0, ip, lsr r2
     fec:	00000284 	andeq	r0, r0, r4, lsl #5
     ff0:	00000288 	andeq	r0, r0, r8, lsl #5
     ff4:	00000298 	muleq	r0, r8, r2
	...
    1000:	00000284 	andeq	r0, r0, r4, lsl #5
    1004:	00000288 	andeq	r0, r0, r8, lsl #5
    1008:	000002a0 	andeq	r0, r0, r0, lsr #5
    100c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1010:	000002f4 	strdeq	r0, [r0], -r4
    1014:	00000300 	andeq	r0, r0, r0, lsl #6
	...
    1020:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1024:	000002f4 	strdeq	r0, [r0], -r4
    1028:	00000300 	andeq	r0, r0, r0, lsl #6
    102c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
    1038:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    103c:	000002f4 	strdeq	r0, [r0], -r4
    1040:	00000300 	andeq	r0, r0, r0, lsl #6
    1044:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
    1050:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1054:	000002f4 	strdeq	r0, [r0], -r4
    1058:	00000300 	andeq	r0, r0, r0, lsl #6
    105c:	0000033c 	andeq	r0, r0, ip, lsr r3
    1060:	00000340 	andeq	r0, r0, r0, asr #6
    1064:	00000344 	andeq	r0, r0, r4, asr #6
    1068:	00000348 	andeq	r0, r0, r8, asr #6
    106c:	0000034c 	andeq	r0, r0, ip, asr #6
	...
    1078:	0000057c 	andeq	r0, r0, ip, ror r5
    107c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1080:	000005d4 	ldrdeq	r0, [r0], -r4
    1084:	000005d8 	ldrdeq	r0, [r0], -r8
    1088:	000005dc 	ldrdeq	r0, [r0], -ip
    108c:	000005e0 	andeq	r0, r0, r0, ror #11
	...
    1098:	00000794 	muleq	r0, r4, r7
    109c:	000007e8 	andeq	r0, r0, r8, ror #15
    10a0:	000007ec 	andeq	r0, r0, ip, ror #15
    10a4:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10a8:	000007f4 	strdeq	r0, [r0], -r4
    10ac:	000007f8 	strdeq	r0, [r0], -r8
	...
    10b8:	000009c0 	andeq	r0, r0, r0, asr #19
    10bc:	00000a14 	andeq	r0, r0, r4, lsl sl
    10c0:	00000a18 	andeq	r0, r0, r8, lsl sl
    10c4:	00000a1c 	andeq	r0, r0, ip, lsl sl
    10c8:	00000a20 	andeq	r0, r0, r0, lsr #20
    10cc:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
    10d8:	00000134 	andeq	r0, r0, r4, lsr r1
    10dc:	00000160 	andeq	r0, r0, r0, ror #2
    10e0:	00000174 	andeq	r0, r0, r4, ror r1
    10e4:	00000190 	muleq	r0, r0, r1
	...
    10f0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    10f4:	00000204 	andeq	r0, r0, r4, lsl #4
    10f8:	0000020c 	andeq	r0, r0, ip, lsl #4
    10fc:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    1108:	000001c8 	andeq	r0, r0, r8, asr #3
    110c:	000001f8 	strdeq	r0, [r0], -r8
    1110:	0000020c 	andeq	r0, r0, ip, lsl #4
    1114:	00000228 	andeq	r0, r0, r8, lsr #4
	...
    1120:	00000340 	andeq	r0, r0, r0, asr #6
    1124:	00000344 	andeq	r0, r0, r4, asr #6
    1128:	00000350 	andeq	r0, r0, r0, asr r3
    112c:	00000354 	andeq	r0, r0, r4, asr r3
    1130:	00000358 	andeq	r0, r0, r8, asr r3
    1134:	00000374 	andeq	r0, r0, r4, ror r3
	...
    1140:	00000354 	andeq	r0, r0, r4, asr r3
    1144:	00000358 	andeq	r0, r0, r8, asr r3
    1148:	00000384 	andeq	r0, r0, r4, lsl #7
    114c:	00000388 	andeq	r0, r0, r8, lsl #7
    1150:	00000390 	muleq	r0, r0, r3
    1154:	000003cc 	andeq	r0, r0, ip, asr #7
	...
    1160:	00000440 	andeq	r0, r0, r0, asr #8
    1164:	00000448 	andeq	r0, r0, r8, asr #8
    1168:	00000448 	andeq	r0, r0, r8, asr #8
    116c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
    1178:	00000444 	andeq	r0, r0, r4, asr #8
    117c:	00000448 	andeq	r0, r0, r8, asr #8
    1180:	0000044c 	andeq	r0, r0, ip, asr #8
    1184:	00000450 	andeq	r0, r0, r0, asr r4
    1188:	00000454 	andeq	r0, r0, r4, asr r4
    118c:	00000470 	andeq	r0, r0, r0, ror r4
	...
    1198:	00000450 	andeq	r0, r0, r0, asr r4
    119c:	00000454 	andeq	r0, r0, r4, asr r4
    11a0:	00000480 	andeq	r0, r0, r0, lsl #9
    11a4:	00000484 	andeq	r0, r0, r4, lsl #9
    11a8:	0000048c 	andeq	r0, r0, ip, lsl #9
    11ac:	000004c8 	andeq	r0, r0, r8, asr #9
	...
