/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, i686-w64-mingw32.static-g++ 11.4.0 -Og) */

(* hdlname = "\\full_adder" *)
(* top =  1  *)
(* src = "../src/main.v:2.1-18.10" *)
module full_adder(a, b, c, sum, sum_en, carry, carry_en);
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:3.37-3.38" *)
  input a;
  wire a;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:4.37-4.38" *)
  input b;
  wire b;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:5.37-5.38" *)
  input c;
  wire c;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:8.37-8.42" *)
  output carry;
  wire carry;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:9.37-9.45" *)
  output carry_en;
  wire carry_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:6.37-6.40" *)
  output sum;
  wire sum;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:7.37-7.43" *)
  output sum_en;
  wire sum_en;
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he8)
  ) _0_ (
    .I0(c),
    .I1(b),
    .I2(a),
    .O(carry)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h96)
  ) _1_ (
    .I0(c),
    .I1(b),
    .I2(a),
    .O(sum)
  );
  assign carry_en = 1'h1;
  assign sum_en = 1'h1;
endmodule
