// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/17/2019 02:49:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TicTacToe (
	CLOCK_50,
	SW,
	LEDR,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N);
input 	reg CLOCK_50 ;
input 	logic [9:0] SW ;
output 	logic [9:0] LEDR ;
output 	reg VGA_HS ;
output 	reg VGA_VS ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_CLK ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_BLANK_N ;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|Mult0~24 ;
wire \VGA|Mult0~25 ;
wire \VGA|Mult0~26 ;
wire \VGA|Mult0~27 ;
wire \VGA|Mult0~28 ;
wire \VGA|Mult0~29 ;
wire \VGA|Mult0~30 ;
wire \VGA|Mult0~31 ;
wire \VGA|Mult0~32 ;
wire \VGA|Mult0~33 ;
wire \VGA|Mult0~34 ;
wire \VGA|Mult0~35 ;
wire \VGA|Mult0~36 ;
wire \VGA|Mult0~37 ;
wire \VGA|Mult0~38 ;
wire \VGA|Mult0~39 ;
wire \VGA|Mult0~40 ;
wire \VGA|Mult0~41 ;
wire \VGA|Mult0~42 ;
wire \VGA|Mult0~43 ;
wire \VGA|Mult0~44 ;
wire \VGA|Mult0~45 ;
wire \VGA|Mult0~46 ;
wire \VGA|Mult0~47 ;
wire \VGA|Mult0~48 ;
wire \VGA|Mult0~49 ;
wire \VGA|Mult0~50 ;
wire \VGA|Mult0~51 ;
wire \VGA|Mult0~52 ;
wire \VGA|Mult0~53 ;
wire \VGA|Mult0~54 ;
wire \VGA|Mult0~55 ;
wire \VGA|Mult0~56 ;
wire \VGA|Mult0~57 ;
wire \VGA|Mult0~58 ;
wire \VGA|Mult0~59 ;
wire \VGA|Mult0~60 ;
wire \VGA|Mult0~61 ;
wire \VGA|Mult0~62 ;
wire \VGA|Mult0~63 ;
wire \VGA|Mult0~64 ;
wire \VGA|Mult0~65 ;
wire \VGA|Mult0~66 ;
wire \VGA|Mult0~67 ;
wire \VGA|Mult0~68 ;
wire \VGA|Mult0~69 ;
wire \VGA|Mult0~70 ;
wire \VGA|Mult0~71 ;
wire \VGA|Mult1~24 ;
wire \VGA|Mult1~25 ;
wire \VGA|Mult1~26 ;
wire \VGA|Mult1~27 ;
wire \VGA|Mult1~28 ;
wire \VGA|Mult1~29 ;
wire \VGA|Mult1~30 ;
wire \VGA|Mult1~31 ;
wire \VGA|Mult1~32 ;
wire \VGA|Mult1~33 ;
wire \VGA|Mult1~34 ;
wire \VGA|Mult1~35 ;
wire \VGA|Mult1~36 ;
wire \VGA|Mult1~37 ;
wire \VGA|Mult1~38 ;
wire \VGA|Mult1~39 ;
wire \VGA|Mult1~40 ;
wire \VGA|Mult1~41 ;
wire \VGA|Mult1~42 ;
wire \VGA|Mult1~43 ;
wire \VGA|Mult1~44 ;
wire \VGA|Mult1~45 ;
wire \VGA|Mult1~46 ;
wire \VGA|Mult1~47 ;
wire \VGA|Mult1~48 ;
wire \VGA|Mult1~49 ;
wire \VGA|Mult1~50 ;
wire \VGA|Mult1~51 ;
wire \VGA|Mult1~52 ;
wire \VGA|Mult1~53 ;
wire \VGA|Mult1~54 ;
wire \VGA|Mult1~55 ;
wire \VGA|Mult1~56 ;
wire \VGA|Mult1~57 ;
wire \VGA|Mult1~58 ;
wire \VGA|Mult1~59 ;
wire \VGA|Mult1~60 ;
wire \VGA|Mult1~61 ;
wire \VGA|Mult1~62 ;
wire \VGA|Mult1~63 ;
wire \VGA|Mult1~64 ;
wire \VGA|Mult1~65 ;
wire \VGA|Mult1~66 ;
wire \VGA|Mult1~67 ;
wire \VGA|Mult1~68 ;
wire \VGA|Mult1~69 ;
wire \VGA|Mult1~70 ;
wire \VGA|Mult1~71 ;
wire \VGA|Mult3~24 ;
wire \VGA|Mult3~25 ;
wire \VGA|Mult3~26 ;
wire \VGA|Mult3~27 ;
wire \VGA|Mult3~28 ;
wire \VGA|Mult3~29 ;
wire \VGA|Mult3~30 ;
wire \VGA|Mult3~31 ;
wire \VGA|Mult3~32 ;
wire \VGA|Mult3~33 ;
wire \VGA|Mult3~34 ;
wire \VGA|Mult3~35 ;
wire \VGA|Mult3~36 ;
wire \VGA|Mult3~37 ;
wire \VGA|Mult3~38 ;
wire \VGA|Mult3~39 ;
wire \VGA|Mult3~40 ;
wire \VGA|Mult3~41 ;
wire \VGA|Mult3~42 ;
wire \VGA|Mult3~43 ;
wire \VGA|Mult3~44 ;
wire \VGA|Mult3~45 ;
wire \VGA|Mult3~46 ;
wire \VGA|Mult3~47 ;
wire \VGA|Mult3~48 ;
wire \VGA|Mult3~49 ;
wire \VGA|Mult3~50 ;
wire \VGA|Mult3~51 ;
wire \VGA|Mult3~52 ;
wire \VGA|Mult3~53 ;
wire \VGA|Mult3~54 ;
wire \VGA|Mult3~55 ;
wire \VGA|Mult3~56 ;
wire \VGA|Mult3~57 ;
wire \VGA|Mult3~58 ;
wire \VGA|Mult3~59 ;
wire \VGA|Mult3~60 ;
wire \VGA|Mult3~61 ;
wire \VGA|Mult3~62 ;
wire \VGA|Mult3~63 ;
wire \VGA|Mult3~64 ;
wire \VGA|Mult3~65 ;
wire \VGA|Mult3~66 ;
wire \VGA|Mult3~67 ;
wire \VGA|Mult3~68 ;
wire \VGA|Mult3~69 ;
wire \VGA|Mult3~70 ;
wire \VGA|Mult3~71 ;
wire \VGA|Mult4~24 ;
wire \VGA|Mult4~25 ;
wire \VGA|Mult4~26 ;
wire \VGA|Mult4~27 ;
wire \VGA|Mult4~28 ;
wire \VGA|Mult4~29 ;
wire \VGA|Mult4~30 ;
wire \VGA|Mult4~31 ;
wire \VGA|Mult4~32 ;
wire \VGA|Mult4~33 ;
wire \VGA|Mult4~34 ;
wire \VGA|Mult4~35 ;
wire \VGA|Mult4~36 ;
wire \VGA|Mult4~37 ;
wire \VGA|Mult4~38 ;
wire \VGA|Mult4~39 ;
wire \VGA|Mult4~40 ;
wire \VGA|Mult4~41 ;
wire \VGA|Mult4~42 ;
wire \VGA|Mult4~43 ;
wire \VGA|Mult4~44 ;
wire \VGA|Mult4~45 ;
wire \VGA|Mult4~46 ;
wire \VGA|Mult4~47 ;
wire \VGA|Mult4~48 ;
wire \VGA|Mult4~49 ;
wire \VGA|Mult4~50 ;
wire \VGA|Mult4~51 ;
wire \VGA|Mult4~52 ;
wire \VGA|Mult4~53 ;
wire \VGA|Mult4~54 ;
wire \VGA|Mult4~55 ;
wire \VGA|Mult4~56 ;
wire \VGA|Mult4~57 ;
wire \VGA|Mult4~58 ;
wire \VGA|Mult4~59 ;
wire \VGA|Mult4~60 ;
wire \VGA|Mult4~61 ;
wire \VGA|Mult4~62 ;
wire \VGA|Mult4~63 ;
wire \VGA|Mult4~64 ;
wire \VGA|Mult4~65 ;
wire \VGA|Mult4~66 ;
wire \VGA|Mult4~67 ;
wire \VGA|Mult4~68 ;
wire \VGA|Mult4~69 ;
wire \VGA|Mult4~70 ;
wire \VGA|Mult4~71 ;
wire \VGA|Mult7~24 ;
wire \VGA|Mult7~25 ;
wire \VGA|Mult7~26 ;
wire \VGA|Mult7~27 ;
wire \VGA|Mult7~28 ;
wire \VGA|Mult7~29 ;
wire \VGA|Mult7~30 ;
wire \VGA|Mult7~31 ;
wire \VGA|Mult7~32 ;
wire \VGA|Mult7~33 ;
wire \VGA|Mult7~34 ;
wire \VGA|Mult7~35 ;
wire \VGA|Mult7~36 ;
wire \VGA|Mult7~37 ;
wire \VGA|Mult7~38 ;
wire \VGA|Mult7~39 ;
wire \VGA|Mult7~40 ;
wire \VGA|Mult7~41 ;
wire \VGA|Mult7~42 ;
wire \VGA|Mult7~43 ;
wire \VGA|Mult7~44 ;
wire \VGA|Mult7~45 ;
wire \VGA|Mult7~46 ;
wire \VGA|Mult7~47 ;
wire \VGA|Mult7~48 ;
wire \VGA|Mult7~49 ;
wire \VGA|Mult7~50 ;
wire \VGA|Mult7~51 ;
wire \VGA|Mult7~52 ;
wire \VGA|Mult7~53 ;
wire \VGA|Mult7~54 ;
wire \VGA|Mult7~55 ;
wire \VGA|Mult7~56 ;
wire \VGA|Mult7~57 ;
wire \VGA|Mult7~58 ;
wire \VGA|Mult7~59 ;
wire \VGA|Mult7~60 ;
wire \VGA|Mult7~61 ;
wire \VGA|Mult7~62 ;
wire \VGA|Mult7~63 ;
wire \VGA|Mult7~64 ;
wire \VGA|Mult7~65 ;
wire \VGA|Mult7~66 ;
wire \VGA|Mult7~67 ;
wire \VGA|Mult7~68 ;
wire \VGA|Mult7~69 ;
wire \VGA|Mult7~70 ;
wire \VGA|Mult7~71 ;
wire \VGA|Mult6~24 ;
wire \VGA|Mult6~25 ;
wire \VGA|Mult6~26 ;
wire \VGA|Mult6~27 ;
wire \VGA|Mult6~28 ;
wire \VGA|Mult6~29 ;
wire \VGA|Mult6~30 ;
wire \VGA|Mult6~31 ;
wire \VGA|Mult6~32 ;
wire \VGA|Mult6~33 ;
wire \VGA|Mult6~34 ;
wire \VGA|Mult6~35 ;
wire \VGA|Mult6~36 ;
wire \VGA|Mult6~37 ;
wire \VGA|Mult6~38 ;
wire \VGA|Mult6~39 ;
wire \VGA|Mult6~40 ;
wire \VGA|Mult6~41 ;
wire \VGA|Mult6~42 ;
wire \VGA|Mult6~43 ;
wire \VGA|Mult6~44 ;
wire \VGA|Mult6~45 ;
wire \VGA|Mult6~46 ;
wire \VGA|Mult6~47 ;
wire \VGA|Mult6~48 ;
wire \VGA|Mult6~49 ;
wire \VGA|Mult6~50 ;
wire \VGA|Mult6~51 ;
wire \VGA|Mult6~52 ;
wire \VGA|Mult6~53 ;
wire \VGA|Mult6~54 ;
wire \VGA|Mult6~55 ;
wire \VGA|Mult6~56 ;
wire \VGA|Mult6~57 ;
wire \VGA|Mult6~58 ;
wire \VGA|Mult6~59 ;
wire \VGA|Mult6~60 ;
wire \VGA|Mult6~61 ;
wire \VGA|Mult6~62 ;
wire \VGA|Mult6~63 ;
wire \VGA|Mult6~64 ;
wire \VGA|Mult6~65 ;
wire \VGA|Mult6~66 ;
wire \VGA|Mult6~67 ;
wire \VGA|Mult6~68 ;
wire \VGA|Mult6~69 ;
wire \VGA|Mult6~70 ;
wire \VGA|Mult6~71 ;
wire \VGA|Mult8~24 ;
wire \VGA|Mult8~25 ;
wire \VGA|Mult8~26 ;
wire \VGA|Mult8~27 ;
wire \VGA|Mult8~28 ;
wire \VGA|Mult8~29 ;
wire \VGA|Mult8~30 ;
wire \VGA|Mult8~31 ;
wire \VGA|Mult8~32 ;
wire \VGA|Mult8~33 ;
wire \VGA|Mult8~34 ;
wire \VGA|Mult8~35 ;
wire \VGA|Mult8~36 ;
wire \VGA|Mult8~37 ;
wire \VGA|Mult8~38 ;
wire \VGA|Mult8~39 ;
wire \VGA|Mult8~40 ;
wire \VGA|Mult8~41 ;
wire \VGA|Mult8~42 ;
wire \VGA|Mult8~43 ;
wire \VGA|Mult8~44 ;
wire \VGA|Mult8~45 ;
wire \VGA|Mult8~46 ;
wire \VGA|Mult8~47 ;
wire \VGA|Mult8~48 ;
wire \VGA|Mult8~49 ;
wire \VGA|Mult8~50 ;
wire \VGA|Mult8~51 ;
wire \VGA|Mult8~52 ;
wire \VGA|Mult8~53 ;
wire \VGA|Mult8~54 ;
wire \VGA|Mult8~55 ;
wire \VGA|Mult8~56 ;
wire \VGA|Mult8~57 ;
wire \VGA|Mult8~58 ;
wire \VGA|Mult8~59 ;
wire \VGA|Mult8~60 ;
wire \VGA|Mult8~61 ;
wire \VGA|Mult8~62 ;
wire \VGA|Mult8~63 ;
wire \VGA|Mult8~64 ;
wire \VGA|Mult8~65 ;
wire \VGA|Mult8~66 ;
wire \VGA|Mult8~67 ;
wire \VGA|Mult8~68 ;
wire \VGA|Mult8~69 ;
wire \VGA|Mult8~70 ;
wire \VGA|Mult8~71 ;
wire \VGA|Mult5~24 ;
wire \VGA|Mult5~25 ;
wire \VGA|Mult5~26 ;
wire \VGA|Mult5~27 ;
wire \VGA|Mult5~28 ;
wire \VGA|Mult5~29 ;
wire \VGA|Mult5~30 ;
wire \VGA|Mult5~31 ;
wire \VGA|Mult5~32 ;
wire \VGA|Mult5~33 ;
wire \VGA|Mult5~34 ;
wire \VGA|Mult5~35 ;
wire \VGA|Mult5~36 ;
wire \VGA|Mult5~37 ;
wire \VGA|Mult5~38 ;
wire \VGA|Mult5~39 ;
wire \VGA|Mult5~40 ;
wire \VGA|Mult5~41 ;
wire \VGA|Mult5~42 ;
wire \VGA|Mult5~43 ;
wire \VGA|Mult5~44 ;
wire \VGA|Mult5~45 ;
wire \VGA|Mult5~46 ;
wire \VGA|Mult5~47 ;
wire \VGA|Mult5~48 ;
wire \VGA|Mult5~49 ;
wire \VGA|Mult5~50 ;
wire \VGA|Mult5~51 ;
wire \VGA|Mult5~52 ;
wire \VGA|Mult5~53 ;
wire \VGA|Mult5~54 ;
wire \VGA|Mult5~55 ;
wire \VGA|Mult5~56 ;
wire \VGA|Mult5~57 ;
wire \VGA|Mult5~58 ;
wire \VGA|Mult5~59 ;
wire \VGA|Mult5~60 ;
wire \VGA|Mult5~61 ;
wire \VGA|Mult5~62 ;
wire \VGA|Mult5~63 ;
wire \VGA|Mult5~64 ;
wire \VGA|Mult5~65 ;
wire \VGA|Mult5~66 ;
wire \VGA|Mult5~67 ;
wire \VGA|Mult5~68 ;
wire \VGA|Mult5~69 ;
wire \VGA|Mult5~70 ;
wire \VGA|Mult5~71 ;
wire \VGA|Mult2~24 ;
wire \VGA|Mult2~25 ;
wire \VGA|Mult2~26 ;
wire \VGA|Mult2~27 ;
wire \VGA|Mult2~28 ;
wire \VGA|Mult2~29 ;
wire \VGA|Mult2~30 ;
wire \VGA|Mult2~31 ;
wire \VGA|Mult2~32 ;
wire \VGA|Mult2~33 ;
wire \VGA|Mult2~34 ;
wire \VGA|Mult2~35 ;
wire \VGA|Mult2~36 ;
wire \VGA|Mult2~37 ;
wire \VGA|Mult2~38 ;
wire \VGA|Mult2~39 ;
wire \VGA|Mult2~40 ;
wire \VGA|Mult2~41 ;
wire \VGA|Mult2~42 ;
wire \VGA|Mult2~43 ;
wire \VGA|Mult2~44 ;
wire \VGA|Mult2~45 ;
wire \VGA|Mult2~46 ;
wire \VGA|Mult2~47 ;
wire \VGA|Mult2~48 ;
wire \VGA|Mult2~49 ;
wire \VGA|Mult2~50 ;
wire \VGA|Mult2~51 ;
wire \VGA|Mult2~52 ;
wire \VGA|Mult2~53 ;
wire \VGA|Mult2~54 ;
wire \VGA|Mult2~55 ;
wire \VGA|Mult2~56 ;
wire \VGA|Mult2~57 ;
wire \VGA|Mult2~58 ;
wire \VGA|Mult2~59 ;
wire \VGA|Mult2~60 ;
wire \VGA|Mult2~61 ;
wire \VGA|Mult2~62 ;
wire \VGA|Mult2~63 ;
wire \VGA|Mult2~64 ;
wire \VGA|Mult2~65 ;
wire \VGA|Mult2~66 ;
wire \VGA|Mult2~67 ;
wire \VGA|Mult2~68 ;
wire \VGA|Mult2~69 ;
wire \VGA|Mult2~70 ;
wire \VGA|Mult2~71 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \VGA|vga_clock_gen|Add0~21_sumout ;
wire \VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~22 ;
wire \VGA|vga_clock_gen|Add0~17_sumout ;
wire \VGA|vga_clock_gen|Add0~18 ;
wire \VGA|vga_clock_gen|Add0~13_sumout ;
wire \VGA|vga_clock_gen|Add0~14 ;
wire \VGA|vga_clock_gen|Add0~9_sumout ;
wire \VGA|vga_clock_gen|Add0~10 ;
wire \VGA|vga_clock_gen|Add0~81_sumout ;
wire \VGA|vga_clock_gen|Add0~82 ;
wire \VGA|vga_clock_gen|Add0~53_sumout ;
wire \VGA|vga_clock_gen|Add0~54 ;
wire \VGA|vga_clock_gen|Add0~49_sumout ;
wire \VGA|vga_clock_gen|Add0~50 ;
wire \VGA|vga_clock_gen|Add0~45_sumout ;
wire \VGA|vga_clock_gen|Add0~46 ;
wire \VGA|vga_clock_gen|Add0~41_sumout ;
wire \VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~42 ;
wire \VGA|vga_clock_gen|Add0~37_sumout ;
wire \VGA|vga_clock_gen|Add0~38 ;
wire \VGA|vga_clock_gen|Add0~33_sumout ;
wire \VGA|vga_clock_gen|Add0~34 ;
wire \VGA|vga_clock_gen|Add0~77_sumout ;
wire \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~78 ;
wire \VGA|vga_clock_gen|Add0~73_sumout ;
wire \VGA|vga_clock_gen|Add0~74 ;
wire \VGA|vga_clock_gen|Add0~65_sumout ;
wire \VGA|vga_clock_gen|Add0~66 ;
wire \VGA|vga_clock_gen|Add0~61_sumout ;
wire \VGA|vga_clock_gen|Add0~62 ;
wire \VGA|vga_clock_gen|Add0~57_sumout ;
wire \VGA|vga_clock_gen|Add0~58 ;
wire \VGA|vga_clock_gen|Add0~125_sumout ;
wire \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~126 ;
wire \VGA|vga_clock_gen|Add0~69_sumout ;
wire \VGA|vga_clock_gen|Add0~70 ;
wire \VGA|vga_clock_gen|Add0~121_sumout ;
wire \VGA|vga_clock_gen|Add0~122 ;
wire \VGA|vga_clock_gen|Add0~117_sumout ;
wire \VGA|vga_clock_gen|Add0~118 ;
wire \VGA|vga_clock_gen|Add0~85_sumout ;
wire \VGA|vga_clock_gen|Add0~86 ;
wire \VGA|vga_clock_gen|Add0~113_sumout ;
wire \VGA|vga_clock_gen|Add0~114 ;
wire \VGA|vga_clock_gen|Add0~109_sumout ;
wire \VGA|vga_clock_gen|Add0~110 ;
wire \VGA|vga_clock_gen|Add0~105_sumout ;
wire \VGA|vga_clock_gen|Add0~106 ;
wire \VGA|vga_clock_gen|Add0~101_sumout ;
wire \VGA|vga_clock_gen|Add0~102 ;
wire \VGA|vga_clock_gen|Add0~97_sumout ;
wire \VGA|vga_clock_gen|Add0~98 ;
wire \VGA|vga_clock_gen|Add0~93_sumout ;
wire \VGA|vga_clock_gen|Add0~94 ;
wire \VGA|vga_clock_gen|Add0~89_sumout ;
wire \VGA|vga_clock_gen|Add0~90 ;
wire \VGA|vga_clock_gen|Add0~25_sumout ;
wire \VGA|vga_clock_gen|Add0~26 ;
wire \VGA|vga_clock_gen|Add0~29_sumout ;
wire \VGA|vga_clock_gen|Add0~30 ;
wire \VGA|vga_clock_gen|Add0~1_sumout ;
wire \VGA|vga_clock_gen|Add0~2 ;
wire \VGA|vga_clock_gen|Add0~5_sumout ;
wire \VGA|vga_clock_gen|Equal0~0_combout ;
wire \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~4_combout ;
wire \VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~1_combout ;
wire \VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~2_combout ;
wire \VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~3_combout ;
wire \VGA|vga_clock_gen|Equal0~5_combout ;
wire \VGA|vga_clock_gen|Equal0~6_combout ;
wire \VGA|vga_clock_gen|divided_clk~0_combout ;
wire \VGA|vga_clock_gen|divided_clk~q ;
wire \VGA|vga_horizontal|Add0~57_sumout ;
wire \VGA|vga_horizontal|Add0~10 ;
wire \VGA|vga_horizontal|Add0~25_sumout ;
wire \VGA|vga_horizontal|Add0~26 ;
wire \VGA|vga_horizontal|Add0~21_sumout ;
wire \VGA|vga_horizontal|Add0~22 ;
wire \VGA|vga_horizontal|Add0~17_sumout ;
wire \VGA|vga_horizontal|Add0~18 ;
wire \VGA|vga_horizontal|Add0~13_sumout ;
wire \VGA|vga_horizontal|Add0~14 ;
wire \VGA|vga_horizontal|Add0~33_sumout ;
wire \VGA|vga_horizontal|Add0~34 ;
wire \VGA|vga_horizontal|Add0~29_sumout ;
wire \VGA|vga_horizontal|LessThan0~0_combout ;
wire \VGA|vga_horizontal|LessThan0~2_combout ;
wire \VGA|vga_horizontal|LessThan0~1_combout ;
wire \VGA|vga_horizontal|LessThan0~3_combout ;
wire \VGA|vga_horizontal|Add0~58 ;
wire \VGA|vga_horizontal|Add0~61_sumout ;
wire \VGA|vga_horizontal|Add0~62 ;
wire \VGA|vga_horizontal|Add0~53_sumout ;
wire \VGA|vga_horizontal|Add0~54 ;
wire \VGA|vga_horizontal|Add0~49_sumout ;
wire \VGA|vga_horizontal|Add0~50 ;
wire \VGA|vga_horizontal|Add0~45_sumout ;
wire \VGA|vga_horizontal|Add0~46 ;
wire \VGA|vga_horizontal|Add0~1_sumout ;
wire \VGA|vga_horizontal|Add0~2 ;
wire \VGA|vga_horizontal|Add0~5_sumout ;
wire \VGA|vga_horizontal|Add0~6 ;
wire \VGA|vga_horizontal|Add0~37_sumout ;
wire \VGA|vga_horizontal|Add0~38 ;
wire \VGA|vga_horizontal|Add0~41_sumout ;
wire \VGA|vga_horizontal|Add0~42 ;
wire \VGA|vga_horizontal|Add0~9_sumout ;
wire \VGA|LessThan0~0_combout ;
wire \VGA|vga_Vertical|Add0~61_sumout ;
wire \VGA|vga_Vertical|Add0~2 ;
wire \VGA|vga_Vertical|Add0~33_sumout ;
wire \VGA|vga_horizontal|enable_V_Counter~q ;
wire \VGA|vga_Vertical|Add0~34 ;
wire \VGA|vga_Vertical|Add0~41_sumout ;
wire \VGA|vga_Vertical|Add0~42 ;
wire \VGA|vga_Vertical|Add0~37_sumout ;
wire \VGA|vga_Vertical|Add0~38 ;
wire \VGA|vga_Vertical|Add0~45_sumout ;
wire \VGA|vga_Vertical|Add0~46 ;
wire \VGA|vga_Vertical|Add0~57_sumout ;
wire \VGA|vga_Vertical|Add0~58 ;
wire \VGA|vga_Vertical|Add0~53_sumout ;
wire \VGA|vga_Vertical|Add0~54 ;
wire \VGA|vga_Vertical|Add0~49_sumout ;
wire \VGA|vga_Vertical|Add0~50 ;
wire \VGA|vga_Vertical|Add0~5_sumout ;
wire \VGA|LessThan20~1_combout ;
wire \VGA|vga_Vertical|Add0~6 ;
wire \VGA|vga_Vertical|Add0~21_sumout ;
wire \VGA|vga_Vertical|Add0~22 ;
wire \VGA|vga_Vertical|Add0~17_sumout ;
wire \VGA|vga_Vertical|Add0~18 ;
wire \VGA|vga_Vertical|Add0~13_sumout ;
wire \VGA|vga_Vertical|Add0~14 ;
wire \VGA|vga_Vertical|Add0~9_sumout ;
wire \VGA|vga_Vertical|Add0~10 ;
wire \VGA|vga_Vertical|Add0~29_sumout ;
wire \VGA|vga_Vertical|Add0~30 ;
wire \VGA|vga_Vertical|Add0~25_sumout ;
wire \VGA|vga_Vertical|LessThan0~0_combout ;
wire \VGA|vga_Vertical|LessThan0~1_combout ;
wire \VGA|vga_Vertical|Add0~62 ;
wire \VGA|vga_Vertical|Add0~1_sumout ;
wire \VGA|LessThan20~0_combout ;
wire \VGA|LessThan9~0_combout ;
wire \VGA|LessThan1~0_combout ;
wire \VGA|always0~4_combout ;
wire \VGA|always0~6_combout ;
wire \VGA|always0~5_combout ;
wire \VGA|always0~7_combout ;
wire \VGA|LessThan4~0_combout ;
wire \VGA|always0~8_combout ;
wire \VGA|LessThan7~0_combout ;
wire \VGA|LessThan20~2_combout ;
wire \VGA|red[0]~0_combout ;
wire \VGA|always0~2_combout ;
wire \VGA|always0~1_combout ;
wire \VGA|always0~0_combout ;
wire \VGA|always0~3_combout ;
wire \VGA|LessThan3~1_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|LessThan3~2_combout ;
wire \VGA|red[0]~2_combout ;
wire \VGA|always0~28_combout ;
wire \VGA|always0~30_combout ;
wire \VGA|always0~31_combout ;
wire \VGA|always0~23_combout ;
wire \VGA|always0~29_combout ;
wire \VGA|red[0]~6_combout ;
wire \VGA|LessThan8~0_combout ;
wire \VGA|LessThan8~1_combout ;
wire \VGA|always0~25_combout ;
wire \VGA|always0~24_combout ;
wire \VGA|always0~26_combout ;
wire \VGA|LessThan9~1_combout ;
wire \VGA|always0~32_combout ;
wire \VGA|always0~35_combout ;
wire \VGA|LessThan6~0_combout ;
wire \VGA|LessThan7~1_combout ;
wire \VGA|LessThan6~1_combout ;
wire \VGA|always0~18_combout ;
wire \VGA|LessThan3~3_combout ;
wire \VGA|always0~12_combout ;
wire \VGA|always0~11_combout ;
wire \VGA|always0~10_combout ;
wire \VGA|always0~9_combout ;
wire \VGA|always0~13_combout ;
wire \VGA|always0~16_combout ;
wire \VGA|always0~15_combout ;
wire \VGA|always0~14_combout ;
wire \VGA|always0~17_combout ;
wire \VGA|red[0]~4_combout ;
wire \VGA|always0~34_combout ;
wire \VGA|red[0]~7_combout ;
wire \VGA|red[0]~3_combout ;
wire \VGA|always0~33_combout ;
wire \VGA|always0~22_combout ;
wire \VGA|always0~27_combout ;
wire \VGA|always0~20_combout ;
wire \VGA|always0~21_combout ;
wire \VGA|red[0]~5_combout ;
wire \VGA|always0~19_combout ;
wire \VGA|LessThan21~0_combout ;
wire \VGA|LessThan21~1_combout ;
wire \VGA|Add1~0_combout ;
wire \VGA|red~13_combout ;
wire \VGA|red[0]~8_combout ;
wire \VGA|red[0]~14_combout ;
wire \VGA|red[0]~1_combout ;
wire \VGA|red[0]~9_combout ;
wire \VGA|red[0]~10_combout ;
wire \VGA|red[0]~39_combout ;
wire \VGA|always0~38_combout ;
wire \VGA|always0~36_combout ;
wire \VGA|address[15]~1_combout ;
wire \VGA|address[15]~2_combout ;
wire \VGA|address[15]~3_combout ;
wire \VGA|address[15]~0_combout ;
wire \VGA|address[15]~4_combout ;
wire \VGA|always0~37_combout ;
wire \VGA|address[15]~5_combout ;
wire \VGA|address[15]~6_combout ;
wire \VGA|Add1~66_combout ;
wire \VGA|Add1~67_combout ;
wire \VGA|Add14~14 ;
wire \VGA|Add14~18 ;
wire \VGA|Add14~22 ;
wire \VGA|Add14~26 ;
wire \VGA|Add14~30 ;
wire \VGA|Add14~34 ;
wire \VGA|Add14~38 ;
wire \VGA|Add14~42 ;
wire \VGA|Add14~46 ;
wire \VGA|Add14~50 ;
wire \VGA|Add14~9_sumout ;
wire \VGA|Add17~14 ;
wire \VGA|Add17~18 ;
wire \VGA|Add17~22 ;
wire \VGA|Add17~26 ;
wire \VGA|Add17~30 ;
wire \VGA|Add17~34 ;
wire \VGA|Add17~38 ;
wire \VGA|Add17~42 ;
wire \VGA|Add17~46 ;
wire \VGA|Add17~50 ;
wire \VGA|Add17~54 ;
wire \VGA|Add17~58 ;
wire \VGA|Add17~9_sumout ;
wire \VGA|Add1~72_combout ;
wire \VGA|Add1~73_combout ;
wire \VGA|Add5~70_cout ;
wire \VGA|Add5~1_sumout ;
wire \VGA|Add5~2 ;
wire \VGA|Add5~5_sumout ;
wire \VGA|Add5~6 ;
wire \VGA|Add5~9_sumout ;
wire \VGA|Add5~10 ;
wire \VGA|Add5~13_sumout ;
wire \VGA|Add5~14 ;
wire \VGA|Add5~17_sumout ;
wire \VGA|Add4~1_sumout ;
wire \VGA|Add5~18 ;
wire \VGA|Add5~21_sumout ;
wire \VGA|Add4~2 ;
wire \VGA|Add4~5_sumout ;
wire \VGA|Add5~22 ;
wire \VGA|Add5~25_sumout ;
wire \VGA|Add4~6 ;
wire \VGA|Add4~9_sumout ;
wire \VGA|Add5~26 ;
wire \VGA|Add5~29_sumout ;
wire \VGA|Add4~10 ;
wire \VGA|Add4~13_sumout ;
wire \VGA|Add5~30 ;
wire \VGA|Add5~33_sumout ;
wire \VGA|Add4~14 ;
wire \VGA|Add4~17_sumout ;
wire \VGA|Add5~34 ;
wire \VGA|Add5~37_sumout ;
wire \VGA|Add4~18 ;
wire \VGA|Add4~21_sumout ;
wire \VGA|Add5~38 ;
wire \VGA|Add5~41_sumout ;
wire \VGA|Add4~22 ;
wire \VGA|Add4~25_sumout ;
wire \VGA|Add5~42 ;
wire \VGA|Add5~45_sumout ;
wire \VGA|Add4~26 ;
wire \VGA|Add4~29_sumout ;
wire \VGA|Add5~46 ;
wire \VGA|Add5~49_sumout ;
wire \VGA|Add4~30 ;
wire \VGA|Add4~33_sumout ;
wire \VGA|Add5~50 ;
wire \VGA|Add5~53_sumout ;
wire \VGA|Add4~34 ;
wire \VGA|Add4~37_sumout ;
wire \VGA|Add5~54 ;
wire \VGA|Add5~57_sumout ;
wire \VGA|Add4~38 ;
wire \VGA|Add4~41_sumout ;
wire \VGA|Add5~58 ;
wire \VGA|Add5~61_sumout ;
wire \VGA|Add5~62 ;
wire \VGA|Add5~65_sumout ;
wire \VGA|Mult2~21 ;
wire \VGA|Add11~66 ;
wire \VGA|Add11~62 ;
wire \VGA|Add11~1_sumout ;
wire \VGA|Add11~61_sumout ;
wire \VGA|Add11~65_sumout ;
wire \VGA|Add12~70_cout ;
wire \VGA|Add12~66_cout ;
wire \VGA|Add12~1_sumout ;
wire \VGA|Add11~2 ;
wire \VGA|Add11~5_sumout ;
wire \VGA|Add12~2 ;
wire \VGA|Add12~5_sumout ;
wire \VGA|Add11~6 ;
wire \VGA|Add11~9_sumout ;
wire \VGA|Add12~6 ;
wire \VGA|Add12~9_sumout ;
wire \VGA|Add11~10 ;
wire \VGA|Add11~13_sumout ;
wire \VGA|Add12~10 ;
wire \VGA|Add12~13_sumout ;
wire \VGA|Add11~14 ;
wire \VGA|Add11~17_sumout ;
wire \VGA|Add12~14 ;
wire \VGA|Add12~17_sumout ;
wire \VGA|Add11~18 ;
wire \VGA|Add11~21_sumout ;
wire \VGA|Add12~18 ;
wire \VGA|Add12~21_sumout ;
wire \VGA|Add11~22 ;
wire \VGA|Add11~25_sumout ;
wire \VGA|Add12~22 ;
wire \VGA|Add12~25_sumout ;
wire \VGA|Add11~26 ;
wire \VGA|Add11~29_sumout ;
wire \VGA|Add12~26 ;
wire \VGA|Add12~29_sumout ;
wire \VGA|Add11~30 ;
wire \VGA|Add11~33_sumout ;
wire \VGA|Add12~30 ;
wire \VGA|Add12~33_sumout ;
wire \VGA|Add11~34 ;
wire \VGA|Add11~37_sumout ;
wire \VGA|Add12~34 ;
wire \VGA|Add12~37_sumout ;
wire \VGA|Add11~38 ;
wire \VGA|Add11~41_sumout ;
wire \VGA|Add12~38 ;
wire \VGA|Add12~41_sumout ;
wire \VGA|Add11~42 ;
wire \VGA|Add11~45_sumout ;
wire \VGA|Add12~42 ;
wire \VGA|Add12~45_sumout ;
wire \VGA|Add11~46 ;
wire \VGA|Add11~49_sumout ;
wire \VGA|Add12~46 ;
wire \VGA|Add12~49_sumout ;
wire \VGA|Add11~50 ;
wire \VGA|Add11~53_sumout ;
wire \VGA|Add12~50 ;
wire \VGA|Add12~53_sumout ;
wire \VGA|Add11~54 ;
wire \VGA|Add11~57_sumout ;
wire \VGA|Add12~54 ;
wire \VGA|Add12~57_sumout ;
wire \VGA|Add12~58 ;
wire \VGA|Add12~61_sumout ;
wire \VGA|Mult5~21 ;
wire \VGA|Add21~66 ;
wire \VGA|Add21~62 ;
wire \VGA|Add21~1_sumout ;
wire \VGA|Add21~61_sumout ;
wire \VGA|Add21~65_sumout ;
wire \VGA|Add22~70_cout ;
wire \VGA|Add22~66_cout ;
wire \VGA|Add22~1_sumout ;
wire \VGA|Add21~2 ;
wire \VGA|Add21~5_sumout ;
wire \VGA|Add22~2 ;
wire \VGA|Add22~5_sumout ;
wire \VGA|Add21~6 ;
wire \VGA|Add21~9_sumout ;
wire \VGA|Add22~6 ;
wire \VGA|Add22~9_sumout ;
wire \VGA|Add21~10 ;
wire \VGA|Add21~13_sumout ;
wire \VGA|Add22~10 ;
wire \VGA|Add22~13_sumout ;
wire \VGA|Add21~14 ;
wire \VGA|Add21~17_sumout ;
wire \VGA|Add22~14 ;
wire \VGA|Add22~17_sumout ;
wire \VGA|Add21~18 ;
wire \VGA|Add21~21_sumout ;
wire \VGA|Add22~18 ;
wire \VGA|Add22~21_sumout ;
wire \VGA|Add21~22 ;
wire \VGA|Add21~25_sumout ;
wire \VGA|Add22~22 ;
wire \VGA|Add22~25_sumout ;
wire \VGA|Add21~26 ;
wire \VGA|Add21~29_sumout ;
wire \VGA|Add22~26 ;
wire \VGA|Add22~29_sumout ;
wire \VGA|Add21~30 ;
wire \VGA|Add21~33_sumout ;
wire \VGA|Add22~30 ;
wire \VGA|Add22~33_sumout ;
wire \VGA|Add21~34 ;
wire \VGA|Add21~37_sumout ;
wire \VGA|Add22~34 ;
wire \VGA|Add22~37_sumout ;
wire \VGA|Add21~38 ;
wire \VGA|Add21~41_sumout ;
wire \VGA|Add22~38 ;
wire \VGA|Add22~41_sumout ;
wire \VGA|Add21~42 ;
wire \VGA|Add21~45_sumout ;
wire \VGA|Add22~42 ;
wire \VGA|Add22~45_sumout ;
wire \VGA|Add21~46 ;
wire \VGA|Add21~49_sumout ;
wire \VGA|Add22~46 ;
wire \VGA|Add22~49_sumout ;
wire \VGA|Add21~50 ;
wire \VGA|Add21~53_sumout ;
wire \VGA|Add22~50 ;
wire \VGA|Add22~53_sumout ;
wire \VGA|Add21~54 ;
wire \VGA|Add21~57_sumout ;
wire \VGA|Add22~54 ;
wire \VGA|Add22~57_sumout ;
wire \VGA|Add22~58 ;
wire \VGA|Add22~61_sumout ;
wire \VGA|Mult8~21 ;
wire \VGA|Add1~80_combout ;
wire \VGA|Mult7~21 ;
wire \VGA|Add1~1_combout ;
wire \VGA|Mult3~21 ;
wire \VGA|Add1~68_combout ;
wire \VGA|Mult6~21 ;
wire \VGA|Mult4~21 ;
wire \VGA|Add1~78_combout ;
wire \VGA|Add20~14 ;
wire \VGA|Add20~18 ;
wire \VGA|Add20~22 ;
wire \VGA|Add20~26 ;
wire \VGA|Add20~30 ;
wire \VGA|Add20~34 ;
wire \VGA|Add20~38 ;
wire \VGA|Add20~42 ;
wire \VGA|Add20~46 ;
wire \VGA|Add20~50 ;
wire \VGA|Add20~54 ;
wire \VGA|Add20~58 ;
wire \VGA|Add20~62 ;
wire \VGA|Add20~9_sumout ;
wire \VGA|Add1~123_combout ;
wire \VGA|Mult1~21 ;
wire \VGA|Mult0~21 ;
wire \VGA|Add1~70_combout ;
wire \VGA|Add1~79_combout ;
wire \VGA|Add14~49_sumout ;
wire \VGA|Add17~57_sumout ;
wire \VGA|Mult8~20 ;
wire \VGA|Mult5~20 ;
wire \VGA|Mult2~20 ;
wire \VGA|Add1~122_combout ;
wire \VGA|Add20~61_sumout ;
wire \VGA|Mult0~20 ;
wire \VGA|Mult1~20 ;
wire \VGA|Mult3~20 ;
wire \VGA|Mult6~20 ;
wire \VGA|Mult4~20 ;
wire \VGA|Mult7~20 ;
wire \VGA|Add1~120_combout ;
wire \VGA|Add1~121_combout ;
wire \VGA|Add14~45_sumout ;
wire \VGA|Add20~57_sumout ;
wire \VGA|Mult1~19 ;
wire \VGA|Mult0~19 ;
wire \VGA|Mult7~19 ;
wire \VGA|Mult4~19 ;
wire \VGA|Mult6~19 ;
wire \VGA|Mult3~19 ;
wire \VGA|Add1~117_combout ;
wire \VGA|Add1~118_combout ;
wire \VGA|Mult5~19 ;
wire \VGA|Add17~53_sumout ;
wire \VGA|Mult8~19 ;
wire \VGA|Mult2~19 ;
wire \VGA|Add1~119_combout ;
wire \VGA|Add14~41_sumout ;
wire \VGA|Mult8~18 ;
wire \VGA|Add17~49_sumout ;
wire \VGA|Mult5~18 ;
wire \VGA|Mult2~18 ;
wire \VGA|Add1~116_combout ;
wire \VGA|Mult6~18 ;
wire \VGA|Mult4~18 ;
wire \VGA|Mult7~18 ;
wire \VGA|Mult3~18 ;
wire \VGA|Add1~114_combout ;
wire \VGA|Mult1~18 ;
wire \VGA|Mult0~18 ;
wire \VGA|Add20~53_sumout ;
wire \VGA|Add1~115_combout ;
wire \VGA|Add14~37_sumout ;
wire \VGA|Mult6~17 ;
wire \VGA|Mult7~17 ;
wire \VGA|Mult3~17 ;
wire \VGA|Mult4~17 ;
wire \VGA|Add1~111_combout ;
wire \VGA|Mult1~17 ;
wire \VGA|Mult0~17 ;
wire \VGA|Add20~49_sumout ;
wire \VGA|Add1~112_combout ;
wire \VGA|Add17~45_sumout ;
wire \VGA|Mult8~17 ;
wire \VGA|Mult5~17 ;
wire \VGA|Mult2~17 ;
wire \VGA|Add1~113_combout ;
wire \VGA|Add14~33_sumout ;
wire \VGA|Mult2~16 ;
wire \VGA|Mult8~16 ;
wire \VGA|Mult5~16 ;
wire \VGA|Add17~41_sumout ;
wire \VGA|Add1~110_combout ;
wire \VGA|Mult6~16 ;
wire \VGA|Mult3~16 ;
wire \VGA|Mult7~16 ;
wire \VGA|Mult4~16 ;
wire \VGA|Add1~108_combout ;
wire \VGA|Mult0~16 ;
wire \VGA|Mult1~16 ;
wire \VGA|Add20~45_sumout ;
wire \VGA|Add1~109_combout ;
wire \VGA|Add14~29_sumout ;
wire \VGA|Add17~37_sumout ;
wire \VGA|Mult5~15 ;
wire \VGA|Mult2~15 ;
wire \VGA|Mult8~15 ;
wire \VGA|Add1~107_combout ;
wire \VGA|Mult6~15 ;
wire \VGA|Mult3~15 ;
wire \VGA|Mult7~15 ;
wire \VGA|Mult4~15 ;
wire \VGA|Add1~105_combout ;
wire \VGA|Mult0~15 ;
wire \VGA|Mult1~15 ;
wire \VGA|Add20~41_sumout ;
wire \VGA|Add1~106_combout ;
wire \VGA|Add14~25_sumout ;
wire \VGA|Mult7~14 ;
wire \VGA|Mult6~14 ;
wire \VGA|Mult3~14 ;
wire \VGA|Mult4~14 ;
wire \VGA|Add1~102_combout ;
wire \VGA|Mult0~14 ;
wire \VGA|Mult1~14 ;
wire \VGA|Add20~37_sumout ;
wire \VGA|Add1~103_combout ;
wire \VGA|Mult5~14 ;
wire \VGA|Add17~33_sumout ;
wire \VGA|Mult8~14 ;
wire \VGA|Mult2~14 ;
wire \VGA|Add1~104_combout ;
wire \VGA|Add14~21_sumout ;
wire \VGA|Mult8~13 ;
wire \VGA|Add17~29_sumout ;
wire \VGA|Mult5~13 ;
wire \VGA|Mult2~13 ;
wire \VGA|Add1~101_combout ;
wire \VGA|Mult6~13 ;
wire \VGA|Mult3~13 ;
wire \VGA|Mult7~13 ;
wire \VGA|Mult4~13 ;
wire \VGA|Add1~99_combout ;
wire \VGA|Mult0~13 ;
wire \VGA|Mult1~13 ;
wire \VGA|Add20~33_sumout ;
wire \VGA|Add1~100_combout ;
wire \VGA|Add14~17_sumout ;
wire \VGA|Mult6~12 ;
wire \VGA|Mult3~12 ;
wire \VGA|Mult7~12 ;
wire \VGA|Mult4~12 ;
wire \VGA|Add1~96_combout ;
wire \VGA|Add20~29_sumout ;
wire \VGA|Mult0~12 ;
wire \VGA|Mult1~12 ;
wire \VGA|Add1~97_combout ;
wire \VGA|Mult8~12 ;
wire \VGA|Add17~25_sumout ;
wire \VGA|Mult5~12 ;
wire \VGA|Mult2~12 ;
wire \VGA|Add1~98_combout ;
wire \VGA|Add14~13_sumout ;
wire \VGA|Add20~25_sumout ;
wire \VGA|Mult3~11 ;
wire \VGA|Mult6~11 ;
wire \VGA|Mult7~11 ;
wire \VGA|Mult4~11 ;
wire \VGA|Add1~93_combout ;
wire \VGA|Mult0~11 ;
wire \VGA|Mult1~11 ;
wire \VGA|Add1~94_combout ;
wire \VGA|Mult8~11 ;
wire \VGA|Mult5~11 ;
wire \VGA|Mult2~11 ;
wire \VGA|Add17~21_sumout ;
wire \VGA|Add1~95_combout ;
wire \VGA|Add20~21_sumout ;
wire \VGA|Mult6~10 ;
wire \VGA|Mult3~10 ;
wire \VGA|Mult7~10 ;
wire \VGA|Mult4~10 ;
wire \VGA|Add1~90_combout ;
wire \VGA|Mult0~10 ;
wire \VGA|Mult1~10 ;
wire \VGA|Add1~91_combout ;
wire \VGA|Mult5~10 ;
wire \VGA|Mult8~10 ;
wire \VGA|Mult2~10 ;
wire \VGA|Add17~17_sumout ;
wire \VGA|Add1~92_combout ;
wire \VGA|Add17~13_sumout ;
wire \VGA|Mult2~9 ;
wire \VGA|Mult5~9 ;
wire \VGA|Mult8~9 ;
wire \VGA|Add1~87_combout ;
wire \VGA|Mult7~9 ;
wire \VGA|Mult6~9 ;
wire \VGA|Mult3~9 ;
wire \VGA|Mult4~9 ;
wire \VGA|Add1~88_combout ;
wire \VGA|Mult0~9 ;
wire \VGA|Mult1~9 ;
wire \VGA|Add20~17_sumout ;
wire \VGA|Add1~89_combout ;
wire \VGA|Add20~13_sumout ;
wire \VGA|Mult7~8_resulta ;
wire \VGA|Mult6~8_resulta ;
wire \VGA|Mult3~8_resulta ;
wire \VGA|Mult4~8_resulta ;
wire \VGA|Add1~81_combout ;
wire \VGA|Mult0~8_resulta ;
wire \VGA|Mult1~8_resulta ;
wire \VGA|Add1~82_combout ;
wire \VGA|Add1~83_combout ;
wire \VGA|Mult2~8_resulta ;
wire \VGA|Add1~84_combout ;
wire \VGA|Mult8~8_resulta ;
wire \VGA|Mult5~8_resulta ;
wire \VGA|Add1~85_combout ;
wire \VGA|Add1~86_combout ;
wire \VGA|Add1~16 ;
wire \VGA|Add1~20 ;
wire \VGA|Add1~24 ;
wire \VGA|Add1~28 ;
wire \VGA|Add1~32 ;
wire \VGA|Add1~36 ;
wire \VGA|Add1~40 ;
wire \VGA|Add1~44 ;
wire \VGA|Add1~48 ;
wire \VGA|Add1~52 ;
wire \VGA|Add1~56 ;
wire \VGA|Add1~60 ;
wire \VGA|Add1~64 ;
wire \VGA|Add1~11_sumout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|Add14~10 ;
wire \VGA|Add14~5_sumout ;
wire \VGA|Mult2~22 ;
wire \VGA|Mult8~22 ;
wire \VGA|Add17~10 ;
wire \VGA|Add17~5_sumout ;
wire \VGA|Mult5~22 ;
wire \VGA|Add1~77_combout ;
wire \VGA|Mult7~22 ;
wire \VGA|Mult3~22 ;
wire \VGA|Mult4~22 ;
wire \VGA|Mult6~22 ;
wire \VGA|Add1~75_combout ;
wire \VGA|Mult0~22 ;
wire \VGA|Add20~10 ;
wire \VGA|Add20~5_sumout ;
wire \VGA|Mult1~22 ;
wire \VGA|Add1~76_combout ;
wire \VGA|Add1~12 ;
wire \VGA|Add1~7_sumout ;
wire \VGA|Add14~6 ;
wire \VGA|Add14~1_sumout ;
wire \VGA|Add20~6 ;
wire \VGA|Add20~1_sumout ;
wire \VGA|Mult6~23 ;
wire \VGA|Mult7~23 ;
wire \VGA|Mult3~23 ;
wire \VGA|Mult4~23 ;
wire \VGA|Add1~69_combout ;
wire \VGA|Mult0~23 ;
wire \VGA|Mult1~23 ;
wire \VGA|Add1~71_combout ;
wire \VGA|Add17~6 ;
wire \VGA|Add17~1_sumout ;
wire \VGA|Mult8~23 ;
wire \VGA|Mult5~23 ;
wire \VGA|Mult2~23 ;
wire \VGA|Add1~74_combout ;
wire \VGA|Add1~8 ;
wire \VGA|Add1~3_sumout ;
wire \VGA|red[0]~11_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \VGA|Add1~15_sumout ;
wire \VGA|Add1~19_sumout ;
wire \VGA|Add1~23_sumout ;
wire \VGA|Add1~27_sumout ;
wire \VGA|Add1~31_sumout ;
wire \VGA|Add1~35_sumout ;
wire \VGA|Add1~39_sumout ;
wire \VGA|Add1~43_sumout ;
wire \VGA|Add1~47_sumout ;
wire \VGA|Add1~51_sumout ;
wire \VGA|Add1~55_sumout ;
wire \VGA|Add1~59_sumout ;
wire \VGA|Add1~63_sumout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|red[0]~12_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|red[0]~15_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|red[0]~16_combout ;
wire \VGA|red[0]~17_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|red[1]~18_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|red[1]~19_combout ;
wire \VGA|red[1]~20_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|red[2]~21_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|red[2]~22_combout ;
wire \VGA|red[2]~23_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|red[3]~24_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|red[3]~25_combout ;
wire \VGA|red[3]~26_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|red[4]~27_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|red[4]~28_combout ;
wire \VGA|red[4]~29_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|red[5]~30_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|red[5]~31_combout ;
wire \VGA|red[5]~32_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|red[6]~33_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|red[6]~34_combout ;
wire \VGA|red[6]~35_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|red[7]~36_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|red[7]~37_combout ;
wire \VGA|red[7]~38_combout ;
wire \VGA|blue[0]~1_combout ;
wire \VGA|green[0]~4_combout ;
wire \VGA|blue[0]~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|green[0]~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|green[0]~1_combout ;
wire \VGA|green[0]~2_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|green[0]~3_combout ;
wire \VGA|green[0]~5_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|green[1]~6_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|green[1]~7_combout ;
wire \VGA|green[1]~8_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|green[2]~9_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|green[2]~10_combout ;
wire \VGA|green[2]~11_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|green[3]~12_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|green[3]~13_combout ;
wire \VGA|green[3]~14_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|green[4]~16_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|green[4]~15_combout ;
wire \VGA|green[4]~17_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|green[5]~18_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|green[5]~19_combout ;
wire \VGA|green[5]~20_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|green[6]~22_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|green[6]~21_combout ;
wire \VGA|green[6]~23_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|green[7]~24_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|green[7]~25_combout ;
wire \VGA|green[7]~26_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|blue[1]~2_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|blue[0]~3_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|blue[0]~4_combout ;
wire \VGA|blue[0]~5_combout ;
wire \VGA|blue[1]~9_combout ;
wire \VGA|blue[1]~11_combout ;
wire \VGA|blue[7]~6_combout ;
wire \VGA|blue[7]~7_combout ;
wire \VGA|blue[7]~8_combout ;
wire \VGA|blue[1]~12_combout ;
wire \VGA|blue[1]~10_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|blue[1]~13_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|blue[2]~14_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|blue[3]~15_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|blue[4]~16_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|blue[5]~17_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|blue[6]~18_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|blue[7]~19_combout ;
wire [15:0] \VGA|vga_horizontal|h_Count_Value ;
wire [15:0] \VGA|vga_Vertical|v_Count_Value ;
wire [2:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [31:0] \VGA|vga_clock_gen|counter_value ;
wire [2:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [2:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \VGA|address ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w ;

wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [63:0] \VGA|Mult0~8_RESULTA_bus ;
wire [63:0] \VGA|Mult1~8_RESULTA_bus ;
wire [63:0] \VGA|Mult3~8_RESULTA_bus ;
wire [63:0] \VGA|Mult4~8_RESULTA_bus ;
wire [63:0] \VGA|Mult7~8_RESULTA_bus ;
wire [63:0] \VGA|Mult6~8_RESULTA_bus ;
wire [63:0] \VGA|Mult8~8_RESULTA_bus ;
wire [63:0] \VGA|Mult5~8_RESULTA_bus ;
wire [63:0] \VGA|Mult2~8_RESULTA_bus ;

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|Mult0~8_resulta  = \VGA|Mult0~8_RESULTA_bus [0];
assign \VGA|Mult0~9  = \VGA|Mult0~8_RESULTA_bus [1];
assign \VGA|Mult0~10  = \VGA|Mult0~8_RESULTA_bus [2];
assign \VGA|Mult0~11  = \VGA|Mult0~8_RESULTA_bus [3];
assign \VGA|Mult0~12  = \VGA|Mult0~8_RESULTA_bus [4];
assign \VGA|Mult0~13  = \VGA|Mult0~8_RESULTA_bus [5];
assign \VGA|Mult0~14  = \VGA|Mult0~8_RESULTA_bus [6];
assign \VGA|Mult0~15  = \VGA|Mult0~8_RESULTA_bus [7];
assign \VGA|Mult0~16  = \VGA|Mult0~8_RESULTA_bus [8];
assign \VGA|Mult0~17  = \VGA|Mult0~8_RESULTA_bus [9];
assign \VGA|Mult0~18  = \VGA|Mult0~8_RESULTA_bus [10];
assign \VGA|Mult0~19  = \VGA|Mult0~8_RESULTA_bus [11];
assign \VGA|Mult0~20  = \VGA|Mult0~8_RESULTA_bus [12];
assign \VGA|Mult0~21  = \VGA|Mult0~8_RESULTA_bus [13];
assign \VGA|Mult0~22  = \VGA|Mult0~8_RESULTA_bus [14];
assign \VGA|Mult0~23  = \VGA|Mult0~8_RESULTA_bus [15];
assign \VGA|Mult0~24  = \VGA|Mult0~8_RESULTA_bus [16];
assign \VGA|Mult0~25  = \VGA|Mult0~8_RESULTA_bus [17];
assign \VGA|Mult0~26  = \VGA|Mult0~8_RESULTA_bus [18];
assign \VGA|Mult0~27  = \VGA|Mult0~8_RESULTA_bus [19];
assign \VGA|Mult0~28  = \VGA|Mult0~8_RESULTA_bus [20];
assign \VGA|Mult0~29  = \VGA|Mult0~8_RESULTA_bus [21];
assign \VGA|Mult0~30  = \VGA|Mult0~8_RESULTA_bus [22];
assign \VGA|Mult0~31  = \VGA|Mult0~8_RESULTA_bus [23];
assign \VGA|Mult0~32  = \VGA|Mult0~8_RESULTA_bus [24];
assign \VGA|Mult0~33  = \VGA|Mult0~8_RESULTA_bus [25];
assign \VGA|Mult0~34  = \VGA|Mult0~8_RESULTA_bus [26];
assign \VGA|Mult0~35  = \VGA|Mult0~8_RESULTA_bus [27];
assign \VGA|Mult0~36  = \VGA|Mult0~8_RESULTA_bus [28];
assign \VGA|Mult0~37  = \VGA|Mult0~8_RESULTA_bus [29];
assign \VGA|Mult0~38  = \VGA|Mult0~8_RESULTA_bus [30];
assign \VGA|Mult0~39  = \VGA|Mult0~8_RESULTA_bus [31];
assign \VGA|Mult0~40  = \VGA|Mult0~8_RESULTA_bus [32];
assign \VGA|Mult0~41  = \VGA|Mult0~8_RESULTA_bus [33];
assign \VGA|Mult0~42  = \VGA|Mult0~8_RESULTA_bus [34];
assign \VGA|Mult0~43  = \VGA|Mult0~8_RESULTA_bus [35];
assign \VGA|Mult0~44  = \VGA|Mult0~8_RESULTA_bus [36];
assign \VGA|Mult0~45  = \VGA|Mult0~8_RESULTA_bus [37];
assign \VGA|Mult0~46  = \VGA|Mult0~8_RESULTA_bus [38];
assign \VGA|Mult0~47  = \VGA|Mult0~8_RESULTA_bus [39];
assign \VGA|Mult0~48  = \VGA|Mult0~8_RESULTA_bus [40];
assign \VGA|Mult0~49  = \VGA|Mult0~8_RESULTA_bus [41];
assign \VGA|Mult0~50  = \VGA|Mult0~8_RESULTA_bus [42];
assign \VGA|Mult0~51  = \VGA|Mult0~8_RESULTA_bus [43];
assign \VGA|Mult0~52  = \VGA|Mult0~8_RESULTA_bus [44];
assign \VGA|Mult0~53  = \VGA|Mult0~8_RESULTA_bus [45];
assign \VGA|Mult0~54  = \VGA|Mult0~8_RESULTA_bus [46];
assign \VGA|Mult0~55  = \VGA|Mult0~8_RESULTA_bus [47];
assign \VGA|Mult0~56  = \VGA|Mult0~8_RESULTA_bus [48];
assign \VGA|Mult0~57  = \VGA|Mult0~8_RESULTA_bus [49];
assign \VGA|Mult0~58  = \VGA|Mult0~8_RESULTA_bus [50];
assign \VGA|Mult0~59  = \VGA|Mult0~8_RESULTA_bus [51];
assign \VGA|Mult0~60  = \VGA|Mult0~8_RESULTA_bus [52];
assign \VGA|Mult0~61  = \VGA|Mult0~8_RESULTA_bus [53];
assign \VGA|Mult0~62  = \VGA|Mult0~8_RESULTA_bus [54];
assign \VGA|Mult0~63  = \VGA|Mult0~8_RESULTA_bus [55];
assign \VGA|Mult0~64  = \VGA|Mult0~8_RESULTA_bus [56];
assign \VGA|Mult0~65  = \VGA|Mult0~8_RESULTA_bus [57];
assign \VGA|Mult0~66  = \VGA|Mult0~8_RESULTA_bus [58];
assign \VGA|Mult0~67  = \VGA|Mult0~8_RESULTA_bus [59];
assign \VGA|Mult0~68  = \VGA|Mult0~8_RESULTA_bus [60];
assign \VGA|Mult0~69  = \VGA|Mult0~8_RESULTA_bus [61];
assign \VGA|Mult0~70  = \VGA|Mult0~8_RESULTA_bus [62];
assign \VGA|Mult0~71  = \VGA|Mult0~8_RESULTA_bus [63];

assign \VGA|Mult1~8_resulta  = \VGA|Mult1~8_RESULTA_bus [0];
assign \VGA|Mult1~9  = \VGA|Mult1~8_RESULTA_bus [1];
assign \VGA|Mult1~10  = \VGA|Mult1~8_RESULTA_bus [2];
assign \VGA|Mult1~11  = \VGA|Mult1~8_RESULTA_bus [3];
assign \VGA|Mult1~12  = \VGA|Mult1~8_RESULTA_bus [4];
assign \VGA|Mult1~13  = \VGA|Mult1~8_RESULTA_bus [5];
assign \VGA|Mult1~14  = \VGA|Mult1~8_RESULTA_bus [6];
assign \VGA|Mult1~15  = \VGA|Mult1~8_RESULTA_bus [7];
assign \VGA|Mult1~16  = \VGA|Mult1~8_RESULTA_bus [8];
assign \VGA|Mult1~17  = \VGA|Mult1~8_RESULTA_bus [9];
assign \VGA|Mult1~18  = \VGA|Mult1~8_RESULTA_bus [10];
assign \VGA|Mult1~19  = \VGA|Mult1~8_RESULTA_bus [11];
assign \VGA|Mult1~20  = \VGA|Mult1~8_RESULTA_bus [12];
assign \VGA|Mult1~21  = \VGA|Mult1~8_RESULTA_bus [13];
assign \VGA|Mult1~22  = \VGA|Mult1~8_RESULTA_bus [14];
assign \VGA|Mult1~23  = \VGA|Mult1~8_RESULTA_bus [15];
assign \VGA|Mult1~24  = \VGA|Mult1~8_RESULTA_bus [16];
assign \VGA|Mult1~25  = \VGA|Mult1~8_RESULTA_bus [17];
assign \VGA|Mult1~26  = \VGA|Mult1~8_RESULTA_bus [18];
assign \VGA|Mult1~27  = \VGA|Mult1~8_RESULTA_bus [19];
assign \VGA|Mult1~28  = \VGA|Mult1~8_RESULTA_bus [20];
assign \VGA|Mult1~29  = \VGA|Mult1~8_RESULTA_bus [21];
assign \VGA|Mult1~30  = \VGA|Mult1~8_RESULTA_bus [22];
assign \VGA|Mult1~31  = \VGA|Mult1~8_RESULTA_bus [23];
assign \VGA|Mult1~32  = \VGA|Mult1~8_RESULTA_bus [24];
assign \VGA|Mult1~33  = \VGA|Mult1~8_RESULTA_bus [25];
assign \VGA|Mult1~34  = \VGA|Mult1~8_RESULTA_bus [26];
assign \VGA|Mult1~35  = \VGA|Mult1~8_RESULTA_bus [27];
assign \VGA|Mult1~36  = \VGA|Mult1~8_RESULTA_bus [28];
assign \VGA|Mult1~37  = \VGA|Mult1~8_RESULTA_bus [29];
assign \VGA|Mult1~38  = \VGA|Mult1~8_RESULTA_bus [30];
assign \VGA|Mult1~39  = \VGA|Mult1~8_RESULTA_bus [31];
assign \VGA|Mult1~40  = \VGA|Mult1~8_RESULTA_bus [32];
assign \VGA|Mult1~41  = \VGA|Mult1~8_RESULTA_bus [33];
assign \VGA|Mult1~42  = \VGA|Mult1~8_RESULTA_bus [34];
assign \VGA|Mult1~43  = \VGA|Mult1~8_RESULTA_bus [35];
assign \VGA|Mult1~44  = \VGA|Mult1~8_RESULTA_bus [36];
assign \VGA|Mult1~45  = \VGA|Mult1~8_RESULTA_bus [37];
assign \VGA|Mult1~46  = \VGA|Mult1~8_RESULTA_bus [38];
assign \VGA|Mult1~47  = \VGA|Mult1~8_RESULTA_bus [39];
assign \VGA|Mult1~48  = \VGA|Mult1~8_RESULTA_bus [40];
assign \VGA|Mult1~49  = \VGA|Mult1~8_RESULTA_bus [41];
assign \VGA|Mult1~50  = \VGA|Mult1~8_RESULTA_bus [42];
assign \VGA|Mult1~51  = \VGA|Mult1~8_RESULTA_bus [43];
assign \VGA|Mult1~52  = \VGA|Mult1~8_RESULTA_bus [44];
assign \VGA|Mult1~53  = \VGA|Mult1~8_RESULTA_bus [45];
assign \VGA|Mult1~54  = \VGA|Mult1~8_RESULTA_bus [46];
assign \VGA|Mult1~55  = \VGA|Mult1~8_RESULTA_bus [47];
assign \VGA|Mult1~56  = \VGA|Mult1~8_RESULTA_bus [48];
assign \VGA|Mult1~57  = \VGA|Mult1~8_RESULTA_bus [49];
assign \VGA|Mult1~58  = \VGA|Mult1~8_RESULTA_bus [50];
assign \VGA|Mult1~59  = \VGA|Mult1~8_RESULTA_bus [51];
assign \VGA|Mult1~60  = \VGA|Mult1~8_RESULTA_bus [52];
assign \VGA|Mult1~61  = \VGA|Mult1~8_RESULTA_bus [53];
assign \VGA|Mult1~62  = \VGA|Mult1~8_RESULTA_bus [54];
assign \VGA|Mult1~63  = \VGA|Mult1~8_RESULTA_bus [55];
assign \VGA|Mult1~64  = \VGA|Mult1~8_RESULTA_bus [56];
assign \VGA|Mult1~65  = \VGA|Mult1~8_RESULTA_bus [57];
assign \VGA|Mult1~66  = \VGA|Mult1~8_RESULTA_bus [58];
assign \VGA|Mult1~67  = \VGA|Mult1~8_RESULTA_bus [59];
assign \VGA|Mult1~68  = \VGA|Mult1~8_RESULTA_bus [60];
assign \VGA|Mult1~69  = \VGA|Mult1~8_RESULTA_bus [61];
assign \VGA|Mult1~70  = \VGA|Mult1~8_RESULTA_bus [62];
assign \VGA|Mult1~71  = \VGA|Mult1~8_RESULTA_bus [63];

assign \VGA|Mult3~8_resulta  = \VGA|Mult3~8_RESULTA_bus [0];
assign \VGA|Mult3~9  = \VGA|Mult3~8_RESULTA_bus [1];
assign \VGA|Mult3~10  = \VGA|Mult3~8_RESULTA_bus [2];
assign \VGA|Mult3~11  = \VGA|Mult3~8_RESULTA_bus [3];
assign \VGA|Mult3~12  = \VGA|Mult3~8_RESULTA_bus [4];
assign \VGA|Mult3~13  = \VGA|Mult3~8_RESULTA_bus [5];
assign \VGA|Mult3~14  = \VGA|Mult3~8_RESULTA_bus [6];
assign \VGA|Mult3~15  = \VGA|Mult3~8_RESULTA_bus [7];
assign \VGA|Mult3~16  = \VGA|Mult3~8_RESULTA_bus [8];
assign \VGA|Mult3~17  = \VGA|Mult3~8_RESULTA_bus [9];
assign \VGA|Mult3~18  = \VGA|Mult3~8_RESULTA_bus [10];
assign \VGA|Mult3~19  = \VGA|Mult3~8_RESULTA_bus [11];
assign \VGA|Mult3~20  = \VGA|Mult3~8_RESULTA_bus [12];
assign \VGA|Mult3~21  = \VGA|Mult3~8_RESULTA_bus [13];
assign \VGA|Mult3~22  = \VGA|Mult3~8_RESULTA_bus [14];
assign \VGA|Mult3~23  = \VGA|Mult3~8_RESULTA_bus [15];
assign \VGA|Mult3~24  = \VGA|Mult3~8_RESULTA_bus [16];
assign \VGA|Mult3~25  = \VGA|Mult3~8_RESULTA_bus [17];
assign \VGA|Mult3~26  = \VGA|Mult3~8_RESULTA_bus [18];
assign \VGA|Mult3~27  = \VGA|Mult3~8_RESULTA_bus [19];
assign \VGA|Mult3~28  = \VGA|Mult3~8_RESULTA_bus [20];
assign \VGA|Mult3~29  = \VGA|Mult3~8_RESULTA_bus [21];
assign \VGA|Mult3~30  = \VGA|Mult3~8_RESULTA_bus [22];
assign \VGA|Mult3~31  = \VGA|Mult3~8_RESULTA_bus [23];
assign \VGA|Mult3~32  = \VGA|Mult3~8_RESULTA_bus [24];
assign \VGA|Mult3~33  = \VGA|Mult3~8_RESULTA_bus [25];
assign \VGA|Mult3~34  = \VGA|Mult3~8_RESULTA_bus [26];
assign \VGA|Mult3~35  = \VGA|Mult3~8_RESULTA_bus [27];
assign \VGA|Mult3~36  = \VGA|Mult3~8_RESULTA_bus [28];
assign \VGA|Mult3~37  = \VGA|Mult3~8_RESULTA_bus [29];
assign \VGA|Mult3~38  = \VGA|Mult3~8_RESULTA_bus [30];
assign \VGA|Mult3~39  = \VGA|Mult3~8_RESULTA_bus [31];
assign \VGA|Mult3~40  = \VGA|Mult3~8_RESULTA_bus [32];
assign \VGA|Mult3~41  = \VGA|Mult3~8_RESULTA_bus [33];
assign \VGA|Mult3~42  = \VGA|Mult3~8_RESULTA_bus [34];
assign \VGA|Mult3~43  = \VGA|Mult3~8_RESULTA_bus [35];
assign \VGA|Mult3~44  = \VGA|Mult3~8_RESULTA_bus [36];
assign \VGA|Mult3~45  = \VGA|Mult3~8_RESULTA_bus [37];
assign \VGA|Mult3~46  = \VGA|Mult3~8_RESULTA_bus [38];
assign \VGA|Mult3~47  = \VGA|Mult3~8_RESULTA_bus [39];
assign \VGA|Mult3~48  = \VGA|Mult3~8_RESULTA_bus [40];
assign \VGA|Mult3~49  = \VGA|Mult3~8_RESULTA_bus [41];
assign \VGA|Mult3~50  = \VGA|Mult3~8_RESULTA_bus [42];
assign \VGA|Mult3~51  = \VGA|Mult3~8_RESULTA_bus [43];
assign \VGA|Mult3~52  = \VGA|Mult3~8_RESULTA_bus [44];
assign \VGA|Mult3~53  = \VGA|Mult3~8_RESULTA_bus [45];
assign \VGA|Mult3~54  = \VGA|Mult3~8_RESULTA_bus [46];
assign \VGA|Mult3~55  = \VGA|Mult3~8_RESULTA_bus [47];
assign \VGA|Mult3~56  = \VGA|Mult3~8_RESULTA_bus [48];
assign \VGA|Mult3~57  = \VGA|Mult3~8_RESULTA_bus [49];
assign \VGA|Mult3~58  = \VGA|Mult3~8_RESULTA_bus [50];
assign \VGA|Mult3~59  = \VGA|Mult3~8_RESULTA_bus [51];
assign \VGA|Mult3~60  = \VGA|Mult3~8_RESULTA_bus [52];
assign \VGA|Mult3~61  = \VGA|Mult3~8_RESULTA_bus [53];
assign \VGA|Mult3~62  = \VGA|Mult3~8_RESULTA_bus [54];
assign \VGA|Mult3~63  = \VGA|Mult3~8_RESULTA_bus [55];
assign \VGA|Mult3~64  = \VGA|Mult3~8_RESULTA_bus [56];
assign \VGA|Mult3~65  = \VGA|Mult3~8_RESULTA_bus [57];
assign \VGA|Mult3~66  = \VGA|Mult3~8_RESULTA_bus [58];
assign \VGA|Mult3~67  = \VGA|Mult3~8_RESULTA_bus [59];
assign \VGA|Mult3~68  = \VGA|Mult3~8_RESULTA_bus [60];
assign \VGA|Mult3~69  = \VGA|Mult3~8_RESULTA_bus [61];
assign \VGA|Mult3~70  = \VGA|Mult3~8_RESULTA_bus [62];
assign \VGA|Mult3~71  = \VGA|Mult3~8_RESULTA_bus [63];

assign \VGA|Mult4~8_resulta  = \VGA|Mult4~8_RESULTA_bus [0];
assign \VGA|Mult4~9  = \VGA|Mult4~8_RESULTA_bus [1];
assign \VGA|Mult4~10  = \VGA|Mult4~8_RESULTA_bus [2];
assign \VGA|Mult4~11  = \VGA|Mult4~8_RESULTA_bus [3];
assign \VGA|Mult4~12  = \VGA|Mult4~8_RESULTA_bus [4];
assign \VGA|Mult4~13  = \VGA|Mult4~8_RESULTA_bus [5];
assign \VGA|Mult4~14  = \VGA|Mult4~8_RESULTA_bus [6];
assign \VGA|Mult4~15  = \VGA|Mult4~8_RESULTA_bus [7];
assign \VGA|Mult4~16  = \VGA|Mult4~8_RESULTA_bus [8];
assign \VGA|Mult4~17  = \VGA|Mult4~8_RESULTA_bus [9];
assign \VGA|Mult4~18  = \VGA|Mult4~8_RESULTA_bus [10];
assign \VGA|Mult4~19  = \VGA|Mult4~8_RESULTA_bus [11];
assign \VGA|Mult4~20  = \VGA|Mult4~8_RESULTA_bus [12];
assign \VGA|Mult4~21  = \VGA|Mult4~8_RESULTA_bus [13];
assign \VGA|Mult4~22  = \VGA|Mult4~8_RESULTA_bus [14];
assign \VGA|Mult4~23  = \VGA|Mult4~8_RESULTA_bus [15];
assign \VGA|Mult4~24  = \VGA|Mult4~8_RESULTA_bus [16];
assign \VGA|Mult4~25  = \VGA|Mult4~8_RESULTA_bus [17];
assign \VGA|Mult4~26  = \VGA|Mult4~8_RESULTA_bus [18];
assign \VGA|Mult4~27  = \VGA|Mult4~8_RESULTA_bus [19];
assign \VGA|Mult4~28  = \VGA|Mult4~8_RESULTA_bus [20];
assign \VGA|Mult4~29  = \VGA|Mult4~8_RESULTA_bus [21];
assign \VGA|Mult4~30  = \VGA|Mult4~8_RESULTA_bus [22];
assign \VGA|Mult4~31  = \VGA|Mult4~8_RESULTA_bus [23];
assign \VGA|Mult4~32  = \VGA|Mult4~8_RESULTA_bus [24];
assign \VGA|Mult4~33  = \VGA|Mult4~8_RESULTA_bus [25];
assign \VGA|Mult4~34  = \VGA|Mult4~8_RESULTA_bus [26];
assign \VGA|Mult4~35  = \VGA|Mult4~8_RESULTA_bus [27];
assign \VGA|Mult4~36  = \VGA|Mult4~8_RESULTA_bus [28];
assign \VGA|Mult4~37  = \VGA|Mult4~8_RESULTA_bus [29];
assign \VGA|Mult4~38  = \VGA|Mult4~8_RESULTA_bus [30];
assign \VGA|Mult4~39  = \VGA|Mult4~8_RESULTA_bus [31];
assign \VGA|Mult4~40  = \VGA|Mult4~8_RESULTA_bus [32];
assign \VGA|Mult4~41  = \VGA|Mult4~8_RESULTA_bus [33];
assign \VGA|Mult4~42  = \VGA|Mult4~8_RESULTA_bus [34];
assign \VGA|Mult4~43  = \VGA|Mult4~8_RESULTA_bus [35];
assign \VGA|Mult4~44  = \VGA|Mult4~8_RESULTA_bus [36];
assign \VGA|Mult4~45  = \VGA|Mult4~8_RESULTA_bus [37];
assign \VGA|Mult4~46  = \VGA|Mult4~8_RESULTA_bus [38];
assign \VGA|Mult4~47  = \VGA|Mult4~8_RESULTA_bus [39];
assign \VGA|Mult4~48  = \VGA|Mult4~8_RESULTA_bus [40];
assign \VGA|Mult4~49  = \VGA|Mult4~8_RESULTA_bus [41];
assign \VGA|Mult4~50  = \VGA|Mult4~8_RESULTA_bus [42];
assign \VGA|Mult4~51  = \VGA|Mult4~8_RESULTA_bus [43];
assign \VGA|Mult4~52  = \VGA|Mult4~8_RESULTA_bus [44];
assign \VGA|Mult4~53  = \VGA|Mult4~8_RESULTA_bus [45];
assign \VGA|Mult4~54  = \VGA|Mult4~8_RESULTA_bus [46];
assign \VGA|Mult4~55  = \VGA|Mult4~8_RESULTA_bus [47];
assign \VGA|Mult4~56  = \VGA|Mult4~8_RESULTA_bus [48];
assign \VGA|Mult4~57  = \VGA|Mult4~8_RESULTA_bus [49];
assign \VGA|Mult4~58  = \VGA|Mult4~8_RESULTA_bus [50];
assign \VGA|Mult4~59  = \VGA|Mult4~8_RESULTA_bus [51];
assign \VGA|Mult4~60  = \VGA|Mult4~8_RESULTA_bus [52];
assign \VGA|Mult4~61  = \VGA|Mult4~8_RESULTA_bus [53];
assign \VGA|Mult4~62  = \VGA|Mult4~8_RESULTA_bus [54];
assign \VGA|Mult4~63  = \VGA|Mult4~8_RESULTA_bus [55];
assign \VGA|Mult4~64  = \VGA|Mult4~8_RESULTA_bus [56];
assign \VGA|Mult4~65  = \VGA|Mult4~8_RESULTA_bus [57];
assign \VGA|Mult4~66  = \VGA|Mult4~8_RESULTA_bus [58];
assign \VGA|Mult4~67  = \VGA|Mult4~8_RESULTA_bus [59];
assign \VGA|Mult4~68  = \VGA|Mult4~8_RESULTA_bus [60];
assign \VGA|Mult4~69  = \VGA|Mult4~8_RESULTA_bus [61];
assign \VGA|Mult4~70  = \VGA|Mult4~8_RESULTA_bus [62];
assign \VGA|Mult4~71  = \VGA|Mult4~8_RESULTA_bus [63];

assign \VGA|Mult7~8_resulta  = \VGA|Mult7~8_RESULTA_bus [0];
assign \VGA|Mult7~9  = \VGA|Mult7~8_RESULTA_bus [1];
assign \VGA|Mult7~10  = \VGA|Mult7~8_RESULTA_bus [2];
assign \VGA|Mult7~11  = \VGA|Mult7~8_RESULTA_bus [3];
assign \VGA|Mult7~12  = \VGA|Mult7~8_RESULTA_bus [4];
assign \VGA|Mult7~13  = \VGA|Mult7~8_RESULTA_bus [5];
assign \VGA|Mult7~14  = \VGA|Mult7~8_RESULTA_bus [6];
assign \VGA|Mult7~15  = \VGA|Mult7~8_RESULTA_bus [7];
assign \VGA|Mult7~16  = \VGA|Mult7~8_RESULTA_bus [8];
assign \VGA|Mult7~17  = \VGA|Mult7~8_RESULTA_bus [9];
assign \VGA|Mult7~18  = \VGA|Mult7~8_RESULTA_bus [10];
assign \VGA|Mult7~19  = \VGA|Mult7~8_RESULTA_bus [11];
assign \VGA|Mult7~20  = \VGA|Mult7~8_RESULTA_bus [12];
assign \VGA|Mult7~21  = \VGA|Mult7~8_RESULTA_bus [13];
assign \VGA|Mult7~22  = \VGA|Mult7~8_RESULTA_bus [14];
assign \VGA|Mult7~23  = \VGA|Mult7~8_RESULTA_bus [15];
assign \VGA|Mult7~24  = \VGA|Mult7~8_RESULTA_bus [16];
assign \VGA|Mult7~25  = \VGA|Mult7~8_RESULTA_bus [17];
assign \VGA|Mult7~26  = \VGA|Mult7~8_RESULTA_bus [18];
assign \VGA|Mult7~27  = \VGA|Mult7~8_RESULTA_bus [19];
assign \VGA|Mult7~28  = \VGA|Mult7~8_RESULTA_bus [20];
assign \VGA|Mult7~29  = \VGA|Mult7~8_RESULTA_bus [21];
assign \VGA|Mult7~30  = \VGA|Mult7~8_RESULTA_bus [22];
assign \VGA|Mult7~31  = \VGA|Mult7~8_RESULTA_bus [23];
assign \VGA|Mult7~32  = \VGA|Mult7~8_RESULTA_bus [24];
assign \VGA|Mult7~33  = \VGA|Mult7~8_RESULTA_bus [25];
assign \VGA|Mult7~34  = \VGA|Mult7~8_RESULTA_bus [26];
assign \VGA|Mult7~35  = \VGA|Mult7~8_RESULTA_bus [27];
assign \VGA|Mult7~36  = \VGA|Mult7~8_RESULTA_bus [28];
assign \VGA|Mult7~37  = \VGA|Mult7~8_RESULTA_bus [29];
assign \VGA|Mult7~38  = \VGA|Mult7~8_RESULTA_bus [30];
assign \VGA|Mult7~39  = \VGA|Mult7~8_RESULTA_bus [31];
assign \VGA|Mult7~40  = \VGA|Mult7~8_RESULTA_bus [32];
assign \VGA|Mult7~41  = \VGA|Mult7~8_RESULTA_bus [33];
assign \VGA|Mult7~42  = \VGA|Mult7~8_RESULTA_bus [34];
assign \VGA|Mult7~43  = \VGA|Mult7~8_RESULTA_bus [35];
assign \VGA|Mult7~44  = \VGA|Mult7~8_RESULTA_bus [36];
assign \VGA|Mult7~45  = \VGA|Mult7~8_RESULTA_bus [37];
assign \VGA|Mult7~46  = \VGA|Mult7~8_RESULTA_bus [38];
assign \VGA|Mult7~47  = \VGA|Mult7~8_RESULTA_bus [39];
assign \VGA|Mult7~48  = \VGA|Mult7~8_RESULTA_bus [40];
assign \VGA|Mult7~49  = \VGA|Mult7~8_RESULTA_bus [41];
assign \VGA|Mult7~50  = \VGA|Mult7~8_RESULTA_bus [42];
assign \VGA|Mult7~51  = \VGA|Mult7~8_RESULTA_bus [43];
assign \VGA|Mult7~52  = \VGA|Mult7~8_RESULTA_bus [44];
assign \VGA|Mult7~53  = \VGA|Mult7~8_RESULTA_bus [45];
assign \VGA|Mult7~54  = \VGA|Mult7~8_RESULTA_bus [46];
assign \VGA|Mult7~55  = \VGA|Mult7~8_RESULTA_bus [47];
assign \VGA|Mult7~56  = \VGA|Mult7~8_RESULTA_bus [48];
assign \VGA|Mult7~57  = \VGA|Mult7~8_RESULTA_bus [49];
assign \VGA|Mult7~58  = \VGA|Mult7~8_RESULTA_bus [50];
assign \VGA|Mult7~59  = \VGA|Mult7~8_RESULTA_bus [51];
assign \VGA|Mult7~60  = \VGA|Mult7~8_RESULTA_bus [52];
assign \VGA|Mult7~61  = \VGA|Mult7~8_RESULTA_bus [53];
assign \VGA|Mult7~62  = \VGA|Mult7~8_RESULTA_bus [54];
assign \VGA|Mult7~63  = \VGA|Mult7~8_RESULTA_bus [55];
assign \VGA|Mult7~64  = \VGA|Mult7~8_RESULTA_bus [56];
assign \VGA|Mult7~65  = \VGA|Mult7~8_RESULTA_bus [57];
assign \VGA|Mult7~66  = \VGA|Mult7~8_RESULTA_bus [58];
assign \VGA|Mult7~67  = \VGA|Mult7~8_RESULTA_bus [59];
assign \VGA|Mult7~68  = \VGA|Mult7~8_RESULTA_bus [60];
assign \VGA|Mult7~69  = \VGA|Mult7~8_RESULTA_bus [61];
assign \VGA|Mult7~70  = \VGA|Mult7~8_RESULTA_bus [62];
assign \VGA|Mult7~71  = \VGA|Mult7~8_RESULTA_bus [63];

assign \VGA|Mult6~8_resulta  = \VGA|Mult6~8_RESULTA_bus [0];
assign \VGA|Mult6~9  = \VGA|Mult6~8_RESULTA_bus [1];
assign \VGA|Mult6~10  = \VGA|Mult6~8_RESULTA_bus [2];
assign \VGA|Mult6~11  = \VGA|Mult6~8_RESULTA_bus [3];
assign \VGA|Mult6~12  = \VGA|Mult6~8_RESULTA_bus [4];
assign \VGA|Mult6~13  = \VGA|Mult6~8_RESULTA_bus [5];
assign \VGA|Mult6~14  = \VGA|Mult6~8_RESULTA_bus [6];
assign \VGA|Mult6~15  = \VGA|Mult6~8_RESULTA_bus [7];
assign \VGA|Mult6~16  = \VGA|Mult6~8_RESULTA_bus [8];
assign \VGA|Mult6~17  = \VGA|Mult6~8_RESULTA_bus [9];
assign \VGA|Mult6~18  = \VGA|Mult6~8_RESULTA_bus [10];
assign \VGA|Mult6~19  = \VGA|Mult6~8_RESULTA_bus [11];
assign \VGA|Mult6~20  = \VGA|Mult6~8_RESULTA_bus [12];
assign \VGA|Mult6~21  = \VGA|Mult6~8_RESULTA_bus [13];
assign \VGA|Mult6~22  = \VGA|Mult6~8_RESULTA_bus [14];
assign \VGA|Mult6~23  = \VGA|Mult6~8_RESULTA_bus [15];
assign \VGA|Mult6~24  = \VGA|Mult6~8_RESULTA_bus [16];
assign \VGA|Mult6~25  = \VGA|Mult6~8_RESULTA_bus [17];
assign \VGA|Mult6~26  = \VGA|Mult6~8_RESULTA_bus [18];
assign \VGA|Mult6~27  = \VGA|Mult6~8_RESULTA_bus [19];
assign \VGA|Mult6~28  = \VGA|Mult6~8_RESULTA_bus [20];
assign \VGA|Mult6~29  = \VGA|Mult6~8_RESULTA_bus [21];
assign \VGA|Mult6~30  = \VGA|Mult6~8_RESULTA_bus [22];
assign \VGA|Mult6~31  = \VGA|Mult6~8_RESULTA_bus [23];
assign \VGA|Mult6~32  = \VGA|Mult6~8_RESULTA_bus [24];
assign \VGA|Mult6~33  = \VGA|Mult6~8_RESULTA_bus [25];
assign \VGA|Mult6~34  = \VGA|Mult6~8_RESULTA_bus [26];
assign \VGA|Mult6~35  = \VGA|Mult6~8_RESULTA_bus [27];
assign \VGA|Mult6~36  = \VGA|Mult6~8_RESULTA_bus [28];
assign \VGA|Mult6~37  = \VGA|Mult6~8_RESULTA_bus [29];
assign \VGA|Mult6~38  = \VGA|Mult6~8_RESULTA_bus [30];
assign \VGA|Mult6~39  = \VGA|Mult6~8_RESULTA_bus [31];
assign \VGA|Mult6~40  = \VGA|Mult6~8_RESULTA_bus [32];
assign \VGA|Mult6~41  = \VGA|Mult6~8_RESULTA_bus [33];
assign \VGA|Mult6~42  = \VGA|Mult6~8_RESULTA_bus [34];
assign \VGA|Mult6~43  = \VGA|Mult6~8_RESULTA_bus [35];
assign \VGA|Mult6~44  = \VGA|Mult6~8_RESULTA_bus [36];
assign \VGA|Mult6~45  = \VGA|Mult6~8_RESULTA_bus [37];
assign \VGA|Mult6~46  = \VGA|Mult6~8_RESULTA_bus [38];
assign \VGA|Mult6~47  = \VGA|Mult6~8_RESULTA_bus [39];
assign \VGA|Mult6~48  = \VGA|Mult6~8_RESULTA_bus [40];
assign \VGA|Mult6~49  = \VGA|Mult6~8_RESULTA_bus [41];
assign \VGA|Mult6~50  = \VGA|Mult6~8_RESULTA_bus [42];
assign \VGA|Mult6~51  = \VGA|Mult6~8_RESULTA_bus [43];
assign \VGA|Mult6~52  = \VGA|Mult6~8_RESULTA_bus [44];
assign \VGA|Mult6~53  = \VGA|Mult6~8_RESULTA_bus [45];
assign \VGA|Mult6~54  = \VGA|Mult6~8_RESULTA_bus [46];
assign \VGA|Mult6~55  = \VGA|Mult6~8_RESULTA_bus [47];
assign \VGA|Mult6~56  = \VGA|Mult6~8_RESULTA_bus [48];
assign \VGA|Mult6~57  = \VGA|Mult6~8_RESULTA_bus [49];
assign \VGA|Mult6~58  = \VGA|Mult6~8_RESULTA_bus [50];
assign \VGA|Mult6~59  = \VGA|Mult6~8_RESULTA_bus [51];
assign \VGA|Mult6~60  = \VGA|Mult6~8_RESULTA_bus [52];
assign \VGA|Mult6~61  = \VGA|Mult6~8_RESULTA_bus [53];
assign \VGA|Mult6~62  = \VGA|Mult6~8_RESULTA_bus [54];
assign \VGA|Mult6~63  = \VGA|Mult6~8_RESULTA_bus [55];
assign \VGA|Mult6~64  = \VGA|Mult6~8_RESULTA_bus [56];
assign \VGA|Mult6~65  = \VGA|Mult6~8_RESULTA_bus [57];
assign \VGA|Mult6~66  = \VGA|Mult6~8_RESULTA_bus [58];
assign \VGA|Mult6~67  = \VGA|Mult6~8_RESULTA_bus [59];
assign \VGA|Mult6~68  = \VGA|Mult6~8_RESULTA_bus [60];
assign \VGA|Mult6~69  = \VGA|Mult6~8_RESULTA_bus [61];
assign \VGA|Mult6~70  = \VGA|Mult6~8_RESULTA_bus [62];
assign \VGA|Mult6~71  = \VGA|Mult6~8_RESULTA_bus [63];

assign \VGA|Mult8~8_resulta  = \VGA|Mult8~8_RESULTA_bus [0];
assign \VGA|Mult8~9  = \VGA|Mult8~8_RESULTA_bus [1];
assign \VGA|Mult8~10  = \VGA|Mult8~8_RESULTA_bus [2];
assign \VGA|Mult8~11  = \VGA|Mult8~8_RESULTA_bus [3];
assign \VGA|Mult8~12  = \VGA|Mult8~8_RESULTA_bus [4];
assign \VGA|Mult8~13  = \VGA|Mult8~8_RESULTA_bus [5];
assign \VGA|Mult8~14  = \VGA|Mult8~8_RESULTA_bus [6];
assign \VGA|Mult8~15  = \VGA|Mult8~8_RESULTA_bus [7];
assign \VGA|Mult8~16  = \VGA|Mult8~8_RESULTA_bus [8];
assign \VGA|Mult8~17  = \VGA|Mult8~8_RESULTA_bus [9];
assign \VGA|Mult8~18  = \VGA|Mult8~8_RESULTA_bus [10];
assign \VGA|Mult8~19  = \VGA|Mult8~8_RESULTA_bus [11];
assign \VGA|Mult8~20  = \VGA|Mult8~8_RESULTA_bus [12];
assign \VGA|Mult8~21  = \VGA|Mult8~8_RESULTA_bus [13];
assign \VGA|Mult8~22  = \VGA|Mult8~8_RESULTA_bus [14];
assign \VGA|Mult8~23  = \VGA|Mult8~8_RESULTA_bus [15];
assign \VGA|Mult8~24  = \VGA|Mult8~8_RESULTA_bus [16];
assign \VGA|Mult8~25  = \VGA|Mult8~8_RESULTA_bus [17];
assign \VGA|Mult8~26  = \VGA|Mult8~8_RESULTA_bus [18];
assign \VGA|Mult8~27  = \VGA|Mult8~8_RESULTA_bus [19];
assign \VGA|Mult8~28  = \VGA|Mult8~8_RESULTA_bus [20];
assign \VGA|Mult8~29  = \VGA|Mult8~8_RESULTA_bus [21];
assign \VGA|Mult8~30  = \VGA|Mult8~8_RESULTA_bus [22];
assign \VGA|Mult8~31  = \VGA|Mult8~8_RESULTA_bus [23];
assign \VGA|Mult8~32  = \VGA|Mult8~8_RESULTA_bus [24];
assign \VGA|Mult8~33  = \VGA|Mult8~8_RESULTA_bus [25];
assign \VGA|Mult8~34  = \VGA|Mult8~8_RESULTA_bus [26];
assign \VGA|Mult8~35  = \VGA|Mult8~8_RESULTA_bus [27];
assign \VGA|Mult8~36  = \VGA|Mult8~8_RESULTA_bus [28];
assign \VGA|Mult8~37  = \VGA|Mult8~8_RESULTA_bus [29];
assign \VGA|Mult8~38  = \VGA|Mult8~8_RESULTA_bus [30];
assign \VGA|Mult8~39  = \VGA|Mult8~8_RESULTA_bus [31];
assign \VGA|Mult8~40  = \VGA|Mult8~8_RESULTA_bus [32];
assign \VGA|Mult8~41  = \VGA|Mult8~8_RESULTA_bus [33];
assign \VGA|Mult8~42  = \VGA|Mult8~8_RESULTA_bus [34];
assign \VGA|Mult8~43  = \VGA|Mult8~8_RESULTA_bus [35];
assign \VGA|Mult8~44  = \VGA|Mult8~8_RESULTA_bus [36];
assign \VGA|Mult8~45  = \VGA|Mult8~8_RESULTA_bus [37];
assign \VGA|Mult8~46  = \VGA|Mult8~8_RESULTA_bus [38];
assign \VGA|Mult8~47  = \VGA|Mult8~8_RESULTA_bus [39];
assign \VGA|Mult8~48  = \VGA|Mult8~8_RESULTA_bus [40];
assign \VGA|Mult8~49  = \VGA|Mult8~8_RESULTA_bus [41];
assign \VGA|Mult8~50  = \VGA|Mult8~8_RESULTA_bus [42];
assign \VGA|Mult8~51  = \VGA|Mult8~8_RESULTA_bus [43];
assign \VGA|Mult8~52  = \VGA|Mult8~8_RESULTA_bus [44];
assign \VGA|Mult8~53  = \VGA|Mult8~8_RESULTA_bus [45];
assign \VGA|Mult8~54  = \VGA|Mult8~8_RESULTA_bus [46];
assign \VGA|Mult8~55  = \VGA|Mult8~8_RESULTA_bus [47];
assign \VGA|Mult8~56  = \VGA|Mult8~8_RESULTA_bus [48];
assign \VGA|Mult8~57  = \VGA|Mult8~8_RESULTA_bus [49];
assign \VGA|Mult8~58  = \VGA|Mult8~8_RESULTA_bus [50];
assign \VGA|Mult8~59  = \VGA|Mult8~8_RESULTA_bus [51];
assign \VGA|Mult8~60  = \VGA|Mult8~8_RESULTA_bus [52];
assign \VGA|Mult8~61  = \VGA|Mult8~8_RESULTA_bus [53];
assign \VGA|Mult8~62  = \VGA|Mult8~8_RESULTA_bus [54];
assign \VGA|Mult8~63  = \VGA|Mult8~8_RESULTA_bus [55];
assign \VGA|Mult8~64  = \VGA|Mult8~8_RESULTA_bus [56];
assign \VGA|Mult8~65  = \VGA|Mult8~8_RESULTA_bus [57];
assign \VGA|Mult8~66  = \VGA|Mult8~8_RESULTA_bus [58];
assign \VGA|Mult8~67  = \VGA|Mult8~8_RESULTA_bus [59];
assign \VGA|Mult8~68  = \VGA|Mult8~8_RESULTA_bus [60];
assign \VGA|Mult8~69  = \VGA|Mult8~8_RESULTA_bus [61];
assign \VGA|Mult8~70  = \VGA|Mult8~8_RESULTA_bus [62];
assign \VGA|Mult8~71  = \VGA|Mult8~8_RESULTA_bus [63];

assign \VGA|Mult5~8_resulta  = \VGA|Mult5~8_RESULTA_bus [0];
assign \VGA|Mult5~9  = \VGA|Mult5~8_RESULTA_bus [1];
assign \VGA|Mult5~10  = \VGA|Mult5~8_RESULTA_bus [2];
assign \VGA|Mult5~11  = \VGA|Mult5~8_RESULTA_bus [3];
assign \VGA|Mult5~12  = \VGA|Mult5~8_RESULTA_bus [4];
assign \VGA|Mult5~13  = \VGA|Mult5~8_RESULTA_bus [5];
assign \VGA|Mult5~14  = \VGA|Mult5~8_RESULTA_bus [6];
assign \VGA|Mult5~15  = \VGA|Mult5~8_RESULTA_bus [7];
assign \VGA|Mult5~16  = \VGA|Mult5~8_RESULTA_bus [8];
assign \VGA|Mult5~17  = \VGA|Mult5~8_RESULTA_bus [9];
assign \VGA|Mult5~18  = \VGA|Mult5~8_RESULTA_bus [10];
assign \VGA|Mult5~19  = \VGA|Mult5~8_RESULTA_bus [11];
assign \VGA|Mult5~20  = \VGA|Mult5~8_RESULTA_bus [12];
assign \VGA|Mult5~21  = \VGA|Mult5~8_RESULTA_bus [13];
assign \VGA|Mult5~22  = \VGA|Mult5~8_RESULTA_bus [14];
assign \VGA|Mult5~23  = \VGA|Mult5~8_RESULTA_bus [15];
assign \VGA|Mult5~24  = \VGA|Mult5~8_RESULTA_bus [16];
assign \VGA|Mult5~25  = \VGA|Mult5~8_RESULTA_bus [17];
assign \VGA|Mult5~26  = \VGA|Mult5~8_RESULTA_bus [18];
assign \VGA|Mult5~27  = \VGA|Mult5~8_RESULTA_bus [19];
assign \VGA|Mult5~28  = \VGA|Mult5~8_RESULTA_bus [20];
assign \VGA|Mult5~29  = \VGA|Mult5~8_RESULTA_bus [21];
assign \VGA|Mult5~30  = \VGA|Mult5~8_RESULTA_bus [22];
assign \VGA|Mult5~31  = \VGA|Mult5~8_RESULTA_bus [23];
assign \VGA|Mult5~32  = \VGA|Mult5~8_RESULTA_bus [24];
assign \VGA|Mult5~33  = \VGA|Mult5~8_RESULTA_bus [25];
assign \VGA|Mult5~34  = \VGA|Mult5~8_RESULTA_bus [26];
assign \VGA|Mult5~35  = \VGA|Mult5~8_RESULTA_bus [27];
assign \VGA|Mult5~36  = \VGA|Mult5~8_RESULTA_bus [28];
assign \VGA|Mult5~37  = \VGA|Mult5~8_RESULTA_bus [29];
assign \VGA|Mult5~38  = \VGA|Mult5~8_RESULTA_bus [30];
assign \VGA|Mult5~39  = \VGA|Mult5~8_RESULTA_bus [31];
assign \VGA|Mult5~40  = \VGA|Mult5~8_RESULTA_bus [32];
assign \VGA|Mult5~41  = \VGA|Mult5~8_RESULTA_bus [33];
assign \VGA|Mult5~42  = \VGA|Mult5~8_RESULTA_bus [34];
assign \VGA|Mult5~43  = \VGA|Mult5~8_RESULTA_bus [35];
assign \VGA|Mult5~44  = \VGA|Mult5~8_RESULTA_bus [36];
assign \VGA|Mult5~45  = \VGA|Mult5~8_RESULTA_bus [37];
assign \VGA|Mult5~46  = \VGA|Mult5~8_RESULTA_bus [38];
assign \VGA|Mult5~47  = \VGA|Mult5~8_RESULTA_bus [39];
assign \VGA|Mult5~48  = \VGA|Mult5~8_RESULTA_bus [40];
assign \VGA|Mult5~49  = \VGA|Mult5~8_RESULTA_bus [41];
assign \VGA|Mult5~50  = \VGA|Mult5~8_RESULTA_bus [42];
assign \VGA|Mult5~51  = \VGA|Mult5~8_RESULTA_bus [43];
assign \VGA|Mult5~52  = \VGA|Mult5~8_RESULTA_bus [44];
assign \VGA|Mult5~53  = \VGA|Mult5~8_RESULTA_bus [45];
assign \VGA|Mult5~54  = \VGA|Mult5~8_RESULTA_bus [46];
assign \VGA|Mult5~55  = \VGA|Mult5~8_RESULTA_bus [47];
assign \VGA|Mult5~56  = \VGA|Mult5~8_RESULTA_bus [48];
assign \VGA|Mult5~57  = \VGA|Mult5~8_RESULTA_bus [49];
assign \VGA|Mult5~58  = \VGA|Mult5~8_RESULTA_bus [50];
assign \VGA|Mult5~59  = \VGA|Mult5~8_RESULTA_bus [51];
assign \VGA|Mult5~60  = \VGA|Mult5~8_RESULTA_bus [52];
assign \VGA|Mult5~61  = \VGA|Mult5~8_RESULTA_bus [53];
assign \VGA|Mult5~62  = \VGA|Mult5~8_RESULTA_bus [54];
assign \VGA|Mult5~63  = \VGA|Mult5~8_RESULTA_bus [55];
assign \VGA|Mult5~64  = \VGA|Mult5~8_RESULTA_bus [56];
assign \VGA|Mult5~65  = \VGA|Mult5~8_RESULTA_bus [57];
assign \VGA|Mult5~66  = \VGA|Mult5~8_RESULTA_bus [58];
assign \VGA|Mult5~67  = \VGA|Mult5~8_RESULTA_bus [59];
assign \VGA|Mult5~68  = \VGA|Mult5~8_RESULTA_bus [60];
assign \VGA|Mult5~69  = \VGA|Mult5~8_RESULTA_bus [61];
assign \VGA|Mult5~70  = \VGA|Mult5~8_RESULTA_bus [62];
assign \VGA|Mult5~71  = \VGA|Mult5~8_RESULTA_bus [63];

assign \VGA|Mult2~8_resulta  = \VGA|Mult2~8_RESULTA_bus [0];
assign \VGA|Mult2~9  = \VGA|Mult2~8_RESULTA_bus [1];
assign \VGA|Mult2~10  = \VGA|Mult2~8_RESULTA_bus [2];
assign \VGA|Mult2~11  = \VGA|Mult2~8_RESULTA_bus [3];
assign \VGA|Mult2~12  = \VGA|Mult2~8_RESULTA_bus [4];
assign \VGA|Mult2~13  = \VGA|Mult2~8_RESULTA_bus [5];
assign \VGA|Mult2~14  = \VGA|Mult2~8_RESULTA_bus [6];
assign \VGA|Mult2~15  = \VGA|Mult2~8_RESULTA_bus [7];
assign \VGA|Mult2~16  = \VGA|Mult2~8_RESULTA_bus [8];
assign \VGA|Mult2~17  = \VGA|Mult2~8_RESULTA_bus [9];
assign \VGA|Mult2~18  = \VGA|Mult2~8_RESULTA_bus [10];
assign \VGA|Mult2~19  = \VGA|Mult2~8_RESULTA_bus [11];
assign \VGA|Mult2~20  = \VGA|Mult2~8_RESULTA_bus [12];
assign \VGA|Mult2~21  = \VGA|Mult2~8_RESULTA_bus [13];
assign \VGA|Mult2~22  = \VGA|Mult2~8_RESULTA_bus [14];
assign \VGA|Mult2~23  = \VGA|Mult2~8_RESULTA_bus [15];
assign \VGA|Mult2~24  = \VGA|Mult2~8_RESULTA_bus [16];
assign \VGA|Mult2~25  = \VGA|Mult2~8_RESULTA_bus [17];
assign \VGA|Mult2~26  = \VGA|Mult2~8_RESULTA_bus [18];
assign \VGA|Mult2~27  = \VGA|Mult2~8_RESULTA_bus [19];
assign \VGA|Mult2~28  = \VGA|Mult2~8_RESULTA_bus [20];
assign \VGA|Mult2~29  = \VGA|Mult2~8_RESULTA_bus [21];
assign \VGA|Mult2~30  = \VGA|Mult2~8_RESULTA_bus [22];
assign \VGA|Mult2~31  = \VGA|Mult2~8_RESULTA_bus [23];
assign \VGA|Mult2~32  = \VGA|Mult2~8_RESULTA_bus [24];
assign \VGA|Mult2~33  = \VGA|Mult2~8_RESULTA_bus [25];
assign \VGA|Mult2~34  = \VGA|Mult2~8_RESULTA_bus [26];
assign \VGA|Mult2~35  = \VGA|Mult2~8_RESULTA_bus [27];
assign \VGA|Mult2~36  = \VGA|Mult2~8_RESULTA_bus [28];
assign \VGA|Mult2~37  = \VGA|Mult2~8_RESULTA_bus [29];
assign \VGA|Mult2~38  = \VGA|Mult2~8_RESULTA_bus [30];
assign \VGA|Mult2~39  = \VGA|Mult2~8_RESULTA_bus [31];
assign \VGA|Mult2~40  = \VGA|Mult2~8_RESULTA_bus [32];
assign \VGA|Mult2~41  = \VGA|Mult2~8_RESULTA_bus [33];
assign \VGA|Mult2~42  = \VGA|Mult2~8_RESULTA_bus [34];
assign \VGA|Mult2~43  = \VGA|Mult2~8_RESULTA_bus [35];
assign \VGA|Mult2~44  = \VGA|Mult2~8_RESULTA_bus [36];
assign \VGA|Mult2~45  = \VGA|Mult2~8_RESULTA_bus [37];
assign \VGA|Mult2~46  = \VGA|Mult2~8_RESULTA_bus [38];
assign \VGA|Mult2~47  = \VGA|Mult2~8_RESULTA_bus [39];
assign \VGA|Mult2~48  = \VGA|Mult2~8_RESULTA_bus [40];
assign \VGA|Mult2~49  = \VGA|Mult2~8_RESULTA_bus [41];
assign \VGA|Mult2~50  = \VGA|Mult2~8_RESULTA_bus [42];
assign \VGA|Mult2~51  = \VGA|Mult2~8_RESULTA_bus [43];
assign \VGA|Mult2~52  = \VGA|Mult2~8_RESULTA_bus [44];
assign \VGA|Mult2~53  = \VGA|Mult2~8_RESULTA_bus [45];
assign \VGA|Mult2~54  = \VGA|Mult2~8_RESULTA_bus [46];
assign \VGA|Mult2~55  = \VGA|Mult2~8_RESULTA_bus [47];
assign \VGA|Mult2~56  = \VGA|Mult2~8_RESULTA_bus [48];
assign \VGA|Mult2~57  = \VGA|Mult2~8_RESULTA_bus [49];
assign \VGA|Mult2~58  = \VGA|Mult2~8_RESULTA_bus [50];
assign \VGA|Mult2~59  = \VGA|Mult2~8_RESULTA_bus [51];
assign \VGA|Mult2~60  = \VGA|Mult2~8_RESULTA_bus [52];
assign \VGA|Mult2~61  = \VGA|Mult2~8_RESULTA_bus [53];
assign \VGA|Mult2~62  = \VGA|Mult2~8_RESULTA_bus [54];
assign \VGA|Mult2~63  = \VGA|Mult2~8_RESULTA_bus [55];
assign \VGA|Mult2~64  = \VGA|Mult2~8_RESULTA_bus [56];
assign \VGA|Mult2~65  = \VGA|Mult2~8_RESULTA_bus [57];
assign \VGA|Mult2~66  = \VGA|Mult2~8_RESULTA_bus [58];
assign \VGA|Mult2~67  = \VGA|Mult2~8_RESULTA_bus [59];
assign \VGA|Mult2~68  = \VGA|Mult2~8_RESULTA_bus [60];
assign \VGA|Mult2~69  = \VGA|Mult2~8_RESULTA_bus [61];
assign \VGA|Mult2~70  = \VGA|Mult2~8_RESULTA_bus [62];
assign \VGA|Mult2~71  = \VGA|Mult2~8_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\VGA|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|red[0]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|red[1]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|red[2]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|red[3]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|red[4]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|red[5]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|red[6]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|red[7]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|green[0]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|green[1]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|green[2]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|green[3]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|green[4]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|green[5]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|green[6]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|green[7]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|blue[0]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|blue[1]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|blue[2]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|blue[3]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|blue[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|blue[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|blue[6]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|blue[7]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|vga_clock_gen|divided_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~21 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~21_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \VGA|vga_clock_gen|Add0~22  = CARRY(( \VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~21_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~21 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N1
dffeas \VGA|vga_clock_gen|counter_value[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~17 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~17_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [1] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))
// \VGA|vga_clock_gen|Add0~18  = CARRY(( \VGA|vga_clock_gen|counter_value [1] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~17_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~17 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N5
dffeas \VGA|vga_clock_gen|counter_value[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[1] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~13 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~13_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [2] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))
// \VGA|vga_clock_gen|Add0~14  = CARRY(( \VGA|vga_clock_gen|counter_value [2] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~13_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~13 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N8
dffeas \VGA|vga_clock_gen|counter_value[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~9 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~9_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))
// \VGA|vga_clock_gen|Add0~10  = CARRY(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~9_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~9 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N11
dffeas \VGA|vga_clock_gen|counter_value[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[3] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~81 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~81_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))
// \VGA|vga_clock_gen|Add0~82  = CARRY(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~81_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~81 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N14
dffeas \VGA|vga_clock_gen|counter_value[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[4] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~53 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~53_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [5] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))
// \VGA|vga_clock_gen|Add0~54  = CARRY(( \VGA|vga_clock_gen|counter_value [5] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~53_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~53 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N16
dffeas \VGA|vga_clock_gen|counter_value[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~49 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~49_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [6] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))
// \VGA|vga_clock_gen|Add0~50  = CARRY(( \VGA|vga_clock_gen|counter_value [6] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~49_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~49 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N19
dffeas \VGA|vga_clock_gen|counter_value[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~45 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~45_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [7] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))
// \VGA|vga_clock_gen|Add0~46  = CARRY(( \VGA|vga_clock_gen|counter_value [7] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~45_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~45 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N22
dffeas \VGA|vga_clock_gen|counter_value[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[7] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~41 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~41_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))
// \VGA|vga_clock_gen|Add0~42  = CARRY(( \VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~41_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~41 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N25
dffeas \VGA|vga_clock_gen|counter_value[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~37 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~37_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [9] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))
// \VGA|vga_clock_gen|Add0~38  = CARRY(( \VGA|vga_clock_gen|counter_value [9] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~37_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~37 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N29
dffeas \VGA|vga_clock_gen|counter_value[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~33 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~33_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))
// \VGA|vga_clock_gen|Add0~34  = CARRY(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~33_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~33 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N32
dffeas \VGA|vga_clock_gen|counter_value[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[10] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~77 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~77_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))
// \VGA|vga_clock_gen|Add0~78  = CARRY(( \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~77_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~77 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N35
dffeas \VGA|vga_clock_gen|counter_value[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~73 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~73_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [12] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))
// \VGA|vga_clock_gen|Add0~74  = CARRY(( \VGA|vga_clock_gen|counter_value [12] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~73_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~73 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N38
dffeas \VGA|vga_clock_gen|counter_value[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[12] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~65 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~65_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))
// \VGA|vga_clock_gen|Add0~66  = CARRY(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~65_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~65 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N40
dffeas \VGA|vga_clock_gen|counter_value[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[13] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~61 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~61_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))
// \VGA|vga_clock_gen|Add0~62  = CARRY(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~61_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~61 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N44
dffeas \VGA|vga_clock_gen|counter_value[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N45
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~57 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~57_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))
// \VGA|vga_clock_gen|Add0~58  = CARRY(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~57_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~57 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N47
dffeas \VGA|vga_clock_gen|counter_value[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~125 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~125_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))
// \VGA|vga_clock_gen|Add0~126  = CARRY(( \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~125_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~125 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N49
dffeas \VGA|vga_clock_gen|counter_value[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~69 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~69_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [17] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))
// \VGA|vga_clock_gen|Add0~70  = CARRY(( \VGA|vga_clock_gen|counter_value [17] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~69_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~69 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N53
dffeas \VGA|vga_clock_gen|counter_value[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~121 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~121_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))
// \VGA|vga_clock_gen|Add0~122  = CARRY(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~121_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~121 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N56
dffeas \VGA|vga_clock_gen|counter_value[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[18] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y60_N57
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~117 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~117_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))
// \VGA|vga_clock_gen|Add0~118  = CARRY(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~117_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~117 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N59
dffeas \VGA|vga_clock_gen|counter_value[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[19] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~85 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~85_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))
// \VGA|vga_clock_gen|Add0~86  = CARRY(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~85_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~85 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N1
dffeas \VGA|vga_clock_gen|counter_value[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[20] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~113 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~113_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [21] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))
// \VGA|vga_clock_gen|Add0~114  = CARRY(( \VGA|vga_clock_gen|counter_value [21] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~113_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~113 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N5
dffeas \VGA|vga_clock_gen|counter_value[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[21] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~109 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~109_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))
// \VGA|vga_clock_gen|Add0~110  = CARRY(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~109_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~109 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N8
dffeas \VGA|vga_clock_gen|counter_value[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[22] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~105 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~105_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))
// \VGA|vga_clock_gen|Add0~106  = CARRY(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~105_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~105 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N11
dffeas \VGA|vga_clock_gen|counter_value[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[23] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~101 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~101_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))
// \VGA|vga_clock_gen|Add0~102  = CARRY(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~101_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~101 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N14
dffeas \VGA|vga_clock_gen|counter_value[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[24] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~97 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~97_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [25] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))
// \VGA|vga_clock_gen|Add0~98  = CARRY(( \VGA|vga_clock_gen|counter_value [25] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~97_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~97 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N17
dffeas \VGA|vga_clock_gen|counter_value[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~93 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~93_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [26] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))
// \VGA|vga_clock_gen|Add0~94  = CARRY(( \VGA|vga_clock_gen|counter_value [26] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~93_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~93 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N19
dffeas \VGA|vga_clock_gen|counter_value[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~89 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~89_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [27] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))
// \VGA|vga_clock_gen|Add0~90  = CARRY(( \VGA|vga_clock_gen|counter_value [27] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~89_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~89 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N23
dffeas \VGA|vga_clock_gen|counter_value[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[27] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~25 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~25_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [28] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))
// \VGA|vga_clock_gen|Add0~26  = CARRY(( \VGA|vga_clock_gen|counter_value [28] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~25_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~25 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N25
dffeas \VGA|vga_clock_gen|counter_value[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[28] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~29 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~29_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [29] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))
// \VGA|vga_clock_gen|Add0~30  = CARRY(( \VGA|vga_clock_gen|counter_value [29] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~29_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~29 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N29
dffeas \VGA|vga_clock_gen|counter_value[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[29] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~1_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))
// \VGA|vga_clock_gen|Add0~2  = CARRY(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~1_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N32
dffeas \VGA|vga_clock_gen|counter_value[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[30] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~5_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [31] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N35
dffeas \VGA|vga_clock_gen|counter_value[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[31] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y59_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~0 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~0_combout  = ( !\VGA|vga_clock_gen|counter_value [31] & ( !\VGA|vga_clock_gen|counter_value [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_clock_gen|counter_value [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \VGA|vga_clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y59_N20
dffeas \VGA|vga_clock_gen|counter_value[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y59_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~4 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~4_combout  = ( !\VGA|vga_clock_gen|counter_value [20] & ( !\VGA|vga_clock_gen|counter_value [4] & ( (!\VGA|vga_clock_gen|counter_value [27] & (!\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q  & 
// (!\VGA|vga_clock_gen|counter_value [25] & !\VGA|vga_clock_gen|counter_value [24]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [27]),
	.datab(!\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.datac(!\VGA|vga_clock_gen|counter_value [25]),
	.datad(!\VGA|vga_clock_gen|counter_value [24]),
	.datae(!\VGA|vga_clock_gen|counter_value [20]),
	.dataf(!\VGA|vga_clock_gen|counter_value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~4 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N2
dffeas \VGA|vga_clock_gen|counter_value[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[0] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y60_N7
dffeas \VGA|vga_clock_gen|counter_value[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~1_combout  = ( !\VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q  & ( !\VGA|vga_clock_gen|counter_value [3] & ( (!\VGA|vga_clock_gen|counter_value [29] & (!\VGA|vga_clock_gen|counter_value [28] & (!\VGA|vga_clock_gen|counter_value 
// [1] & !\VGA|vga_clock_gen|counter_value [0]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [29]),
	.datab(!\VGA|vga_clock_gen|counter_value [28]),
	.datac(!\VGA|vga_clock_gen|counter_value [1]),
	.datad(!\VGA|vga_clock_gen|counter_value [0]),
	.datae(!\VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ),
	.dataf(!\VGA|vga_clock_gen|counter_value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N26
dffeas \VGA|vga_clock_gen|counter_value[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[8] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y60_N28
dffeas \VGA|vga_clock_gen|counter_value[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~2 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~2_combout  = ( !\VGA|vga_clock_gen|counter_value [5] & ( !\VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q  & ( (!\VGA|vga_clock_gen|counter_value [10] & (!\VGA|vga_clock_gen|counter_value [8] & (!\VGA|vga_clock_gen|counter_value 
// [7] & !\VGA|vga_clock_gen|counter_value [6]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [10]),
	.datab(!\VGA|vga_clock_gen|counter_value [8]),
	.datac(!\VGA|vga_clock_gen|counter_value [7]),
	.datad(!\VGA|vga_clock_gen|counter_value [6]),
	.datae(!\VGA|vga_clock_gen|counter_value [5]),
	.dataf(!\VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~2 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N43
dffeas \VGA|vga_clock_gen|counter_value[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y60_N52
dffeas \VGA|vga_clock_gen|counter_value[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y60_N34
dffeas \VGA|vga_clock_gen|counter_value[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~3 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~3_combout  = ( !\VGA|vga_clock_gen|counter_value [11] & ( !\VGA|vga_clock_gen|counter_value [12] & ( (!\VGA|vga_clock_gen|counter_value [13] & (!\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q  & 
// (!\VGA|vga_clock_gen|counter_value [15] & !\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [13]),
	.datab(!\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ),
	.datac(!\VGA|vga_clock_gen|counter_value [15]),
	.datad(!\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.datae(!\VGA|vga_clock_gen|counter_value [11]),
	.dataf(!\VGA|vga_clock_gen|counter_value [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~3 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y60_N50
dffeas \VGA|vga_clock_gen|counter_value[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y59_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~5_combout  = ( !\VGA|vga_clock_gen|counter_value [16] & ( !\VGA|vga_clock_gen|counter_value [19] & ( (!\VGA|vga_clock_gen|counter_value [22] & (!\VGA|vga_clock_gen|counter_value [18] & (!\VGA|vga_clock_gen|counter_value [23] & 
// !\VGA|vga_clock_gen|counter_value [21]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [22]),
	.datab(!\VGA|vga_clock_gen|counter_value [18]),
	.datac(!\VGA|vga_clock_gen|counter_value [23]),
	.datad(!\VGA|vga_clock_gen|counter_value [21]),
	.datae(!\VGA|vga_clock_gen|counter_value [16]),
	.dataf(!\VGA|vga_clock_gen|counter_value [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~6 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~6_combout  = ( \VGA|vga_clock_gen|Equal0~3_combout  & ( \VGA|vga_clock_gen|Equal0~5_combout  & ( (\VGA|vga_clock_gen|Equal0~0_combout  & (\VGA|vga_clock_gen|Equal0~4_combout  & (\VGA|vga_clock_gen|Equal0~1_combout  & 
// \VGA|vga_clock_gen|Equal0~2_combout ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|Equal0~0_combout ),
	.datab(!\VGA|vga_clock_gen|Equal0~4_combout ),
	.datac(!\VGA|vga_clock_gen|Equal0~1_combout ),
	.datad(!\VGA|vga_clock_gen|Equal0~2_combout ),
	.datae(!\VGA|vga_clock_gen|Equal0~3_combout ),
	.dataf(!\VGA|vga_clock_gen|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~6 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \VGA|vga_clock_gen|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|divided_clk~0 (
// Equation(s):
// \VGA|vga_clock_gen|divided_clk~0_combout  = ( !\VGA|vga_clock_gen|divided_clk~q  & ( \VGA|vga_clock_gen|Equal0~6_combout  ) ) # ( \VGA|vga_clock_gen|divided_clk~q  & ( !\VGA|vga_clock_gen|Equal0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_clock_gen|divided_clk~q ),
	.dataf(!\VGA|vga_clock_gen|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|divided_clk~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA|vga_clock_gen|divided_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N29
dffeas \VGA|vga_clock_gen|divided_clk (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|divided_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|divided_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N0
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~57 (
// Equation(s):
// \VGA|vga_horizontal|Add0~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_horizontal|Add0~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~57_sumout ),
	.cout(\VGA|vga_horizontal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~57 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_horizontal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N27
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~9 (
// Equation(s):
// \VGA|vga_horizontal|Add0~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))
// \VGA|vga_horizontal|Add0~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~9_sumout ),
	.cout(\VGA|vga_horizontal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~9 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N30
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~25 (
// Equation(s):
// \VGA|vga_horizontal|Add0~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))
// \VGA|vga_horizontal|Add0~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~25_sumout ),
	.cout(\VGA|vga_horizontal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~25 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N32
dffeas \VGA|vga_horizontal|h_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N33
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~21 (
// Equation(s):
// \VGA|vga_horizontal|Add0~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~26  ))
// \VGA|vga_horizontal|Add0~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~26  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~21_sumout ),
	.cout(\VGA|vga_horizontal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~21 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N35
dffeas \VGA|vga_horizontal|h_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N36
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~17 (
// Equation(s):
// \VGA|vga_horizontal|Add0~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~22  ))
// \VGA|vga_horizontal|Add0~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~22  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~17_sumout ),
	.cout(\VGA|vga_horizontal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~17 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N38
dffeas \VGA|vga_horizontal|h_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N39
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~13 (
// Equation(s):
// \VGA|vga_horizontal|Add0~13_sumout  = SUM(( GND ) + ( \VGA|vga_horizontal|h_Count_Value [13] ) + ( \VGA|vga_horizontal|Add0~18  ))
// \VGA|vga_horizontal|Add0~14  = CARRY(( GND ) + ( \VGA|vga_horizontal|h_Count_Value [13] ) + ( \VGA|vga_horizontal|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~13_sumout ),
	.cout(\VGA|vga_horizontal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~13 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \VGA|vga_horizontal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N41
dffeas \VGA|vga_horizontal|h_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N42
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~33 (
// Equation(s):
// \VGA|vga_horizontal|Add0~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))
// \VGA|vga_horizontal|Add0~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~33_sumout ),
	.cout(\VGA|vga_horizontal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~33 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N44
dffeas \VGA|vga_horizontal|h_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N45
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~29 (
// Equation(s):
// \VGA|vga_horizontal|Add0~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~29 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N47
dffeas \VGA|vga_horizontal|h_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N42
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~0 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [14] & ( !\VGA|vga_horizontal|h_Count_Value [13] & ( (!\VGA|vga_horizontal|h_Count_Value [11] & (!\VGA|vga_horizontal|h_Count_Value [15] & (!\VGA|vga_horizontal|h_Count_Value 
// [10] & !\VGA|vga_horizontal|h_Count_Value [12]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [14]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_horizontal|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N51
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~2 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [1] & (\VGA|vga_horizontal|h_Count_Value [4] & (\VGA|vga_horizontal|h_Count_Value [0] & \VGA|vga_horizontal|h_Count_Value [2]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~2 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~2 .lut_mask = 64'h0000000000010001;
defparam \VGA|vga_horizontal|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N48
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~1 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~1_combout  = ( !\VGA|vga_horizontal|h_Count_Value [7] & ( (!\VGA|vga_horizontal|h_Count_Value [5] & !\VGA|vga_horizontal|h_Count_Value [6]) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~1 .lut_mask = 64'hAA00AA0000000000;
defparam \VGA|vga_horizontal|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N57
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~3 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~3_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|LessThan0~1_combout ) # 
// (\VGA|vga_horizontal|LessThan0~2_combout )))) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|LessThan0~0_combout  ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|vga_horizontal|LessThan0~2_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~3 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~3 .lut_mask = 64'hCCCCCCCCDDCDDDCD;
defparam \VGA|vga_horizontal|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N2
dffeas \VGA|vga_horizontal|h_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N3
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~61 (
// Equation(s):
// \VGA|vga_horizontal|Add0~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))
// \VGA|vga_horizontal|Add0~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~61_sumout ),
	.cout(\VGA|vga_horizontal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~61 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N5
dffeas \VGA|vga_horizontal|h_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N6
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~53 (
// Equation(s):
// \VGA|vga_horizontal|Add0~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))
// \VGA|vga_horizontal|Add0~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~53_sumout ),
	.cout(\VGA|vga_horizontal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~53 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N8
dffeas \VGA|vga_horizontal|h_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N9
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~49 (
// Equation(s):
// \VGA|vga_horizontal|Add0~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))
// \VGA|vga_horizontal|Add0~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~49_sumout ),
	.cout(\VGA|vga_horizontal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~49 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N11
dffeas \VGA|vga_horizontal|h_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N12
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~45 (
// Equation(s):
// \VGA|vga_horizontal|Add0~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))
// \VGA|vga_horizontal|Add0~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~45_sumout ),
	.cout(\VGA|vga_horizontal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~45 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N14
dffeas \VGA|vga_horizontal|h_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N15
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~1 (
// Equation(s):
// \VGA|vga_horizontal|Add0~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))
// \VGA|vga_horizontal|Add0~2  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~1_sumout ),
	.cout(\VGA|vga_horizontal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N17
dffeas \VGA|vga_horizontal|h_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N18
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~5 (
// Equation(s):
// \VGA|vga_horizontal|Add0~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))
// \VGA|vga_horizontal|Add0~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~5_sumout ),
	.cout(\VGA|vga_horizontal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~5 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N20
dffeas \VGA|vga_horizontal|h_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N21
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~37 (
// Equation(s):
// \VGA|vga_horizontal|Add0~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))
// \VGA|vga_horizontal|Add0~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~37_sumout ),
	.cout(\VGA|vga_horizontal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~37 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N23
dffeas \VGA|vga_horizontal|h_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N24
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~41 (
// Equation(s):
// \VGA|vga_horizontal|Add0~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))
// \VGA|vga_horizontal|Add0~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~41_sumout ),
	.cout(\VGA|vga_horizontal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~41 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N26
dffeas \VGA|vga_horizontal|h_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y56_N29
dffeas \VGA|vga_horizontal|h_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N54
cyclonev_lcell_comb \VGA|LessThan0~0 (
// Equation(s):
// \VGA|LessThan0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (!\VGA|vga_horizontal|h_Count_Value [7] & (!\VGA|vga_horizontal|h_Count_Value [8] & 
// \VGA|vga_horizontal|LessThan0~0_combout ))) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (!\VGA|vga_horizontal|h_Count_Value [7] & 
// (!\VGA|vga_horizontal|h_Count_Value [8] & \VGA|vga_horizontal|LessThan0~0_combout ))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [9] & 
// (!\VGA|vga_horizontal|h_Count_Value [7] & (!\VGA|vga_horizontal|h_Count_Value [8] & \VGA|vga_horizontal|LessThan0~0_combout ))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datae(!\VGA|vga_horizontal|h_Count_Value [6]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan0~0 .extended_lut = "off";
defparam \VGA|LessThan0~0 .lut_mask = 64'h0080008000800000;
defparam \VGA|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N0
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~61 (
// Equation(s):
// \VGA|vga_Vertical|Add0~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_Vertical|Add0~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~61_sumout ),
	.cout(\VGA|vga_Vertical|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~61 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_Vertical|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N3
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~1 (
// Equation(s):
// \VGA|vga_Vertical|Add0~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))
// \VGA|vga_Vertical|Add0~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~1_sumout ),
	.cout(\VGA|vga_Vertical|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N6
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~33 (
// Equation(s):
// \VGA|vga_Vertical|Add0~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))
// \VGA|vga_Vertical|Add0~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~33_sumout ),
	.cout(\VGA|vga_Vertical|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~33 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y56_N58
dffeas \VGA|vga_horizontal|enable_V_Counter (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|LessThan0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|enable_V_Counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|enable_V_Counter .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|enable_V_Counter .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y56_N8
dffeas \VGA|vga_Vertical|v_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N9
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~41 (
// Equation(s):
// \VGA|vga_Vertical|Add0~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))
// \VGA|vga_Vertical|Add0~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~41_sumout ),
	.cout(\VGA|vga_Vertical|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~41 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N11
dffeas \VGA|vga_Vertical|v_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N12
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~37 (
// Equation(s):
// \VGA|vga_Vertical|Add0~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))
// \VGA|vga_Vertical|Add0~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~37_sumout ),
	.cout(\VGA|vga_Vertical|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~37 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N14
dffeas \VGA|vga_Vertical|v_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N15
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~45 (
// Equation(s):
// \VGA|vga_Vertical|Add0~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))
// \VGA|vga_Vertical|Add0~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~45_sumout ),
	.cout(\VGA|vga_Vertical|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~45 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N17
dffeas \VGA|vga_Vertical|v_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N18
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~57 (
// Equation(s):
// \VGA|vga_Vertical|Add0~57_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))
// \VGA|vga_Vertical|Add0~58  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~57_sumout ),
	.cout(\VGA|vga_Vertical|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~57 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N20
dffeas \VGA|vga_Vertical|v_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N21
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~53 (
// Equation(s):
// \VGA|vga_Vertical|Add0~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))
// \VGA|vga_Vertical|Add0~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~53_sumout ),
	.cout(\VGA|vga_Vertical|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~53 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N23
dffeas \VGA|vga_Vertical|v_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N24
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~49 (
// Equation(s):
// \VGA|vga_Vertical|Add0~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))
// \VGA|vga_Vertical|Add0~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~49_sumout ),
	.cout(\VGA|vga_Vertical|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~49 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N26
dffeas \VGA|vga_Vertical|v_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N27
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~5 (
// Equation(s):
// \VGA|vga_Vertical|Add0~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))
// \VGA|vga_Vertical|Add0~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~5_sumout ),
	.cout(\VGA|vga_Vertical|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~5 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N29
dffeas \VGA|vga_Vertical|v_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N3
cyclonev_lcell_comb \VGA|LessThan20~1 (
// Equation(s):
// \VGA|LessThan20~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [8] & ( (!\VGA|vga_Vertical|v_Count_Value [7] & (!\VGA|vga_Vertical|v_Count_Value [5] & !\VGA|vga_Vertical|v_Count_Value [6])) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~1 .extended_lut = "off";
defparam \VGA|LessThan20~1 .lut_mask = 64'hA000A00000000000;
defparam \VGA|LessThan20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N30
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~21 (
// Equation(s):
// \VGA|vga_Vertical|Add0~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~6  ))
// \VGA|vga_Vertical|Add0~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~21_sumout ),
	.cout(\VGA|vga_Vertical|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~21 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N32
dffeas \VGA|vga_Vertical|v_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N33
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~17 (
// Equation(s):
// \VGA|vga_Vertical|Add0~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))
// \VGA|vga_Vertical|Add0~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~17_sumout ),
	.cout(\VGA|vga_Vertical|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~17 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N35
dffeas \VGA|vga_Vertical|v_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N36
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~13 (
// Equation(s):
// \VGA|vga_Vertical|Add0~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))
// \VGA|vga_Vertical|Add0~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~13_sumout ),
	.cout(\VGA|vga_Vertical|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~13 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N38
dffeas \VGA|vga_Vertical|v_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N39
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~9 (
// Equation(s):
// \VGA|vga_Vertical|Add0~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))
// \VGA|vga_Vertical|Add0~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~9_sumout ),
	.cout(\VGA|vga_Vertical|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~9 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N41
dffeas \VGA|vga_Vertical|v_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N42
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~29 (
// Equation(s):
// \VGA|vga_Vertical|Add0~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~10  ))
// \VGA|vga_Vertical|Add0~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~29_sumout ),
	.cout(\VGA|vga_Vertical|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~29 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N44
dffeas \VGA|vga_Vertical|v_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N45
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~25 (
// Equation(s):
// \VGA|vga_Vertical|Add0~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~25 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N47
dffeas \VGA|vga_Vertical|v_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N48
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~0 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [15] & ( !\VGA|vga_Vertical|v_Count_Value [14] & ( (!\VGA|vga_Vertical|v_Count_Value [11] & (!\VGA|vga_Vertical|v_Count_Value [13] & (!\VGA|vga_Vertical|v_Count_Value [12] & 
// !\VGA|vga_Vertical|v_Count_Value [10]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [15]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_Vertical|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N54
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~1 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [4] & ( \VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|vga_Vertical|v_Count_Value [9] ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [4] & ( \VGA|vga_Vertical|LessThan0~0_combout  & ( 
// (\VGA|vga_Vertical|v_Count_Value [9] & ((!\VGA|LessThan20~1_combout ) # ((\VGA|vga_Vertical|v_Count_Value [3] & \VGA|vga_Vertical|v_Count_Value [2])))) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [4] & ( !\VGA|vga_Vertical|LessThan0~0_combout  ) ) # ( 
// !\VGA|vga_Vertical|v_Count_Value [4] & ( !\VGA|vga_Vertical|LessThan0~0_combout  ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|LessThan20~1_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [4]),
	.dataf(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~1 .lut_mask = 64'hFFFFFFFF55015555;
defparam \VGA|vga_Vertical|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y56_N2
dffeas \VGA|vga_Vertical|v_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y56_N5
dffeas \VGA|vga_Vertical|v_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N30
cyclonev_lcell_comb \VGA|LessThan20~0 (
// Equation(s):
// \VGA|LessThan20~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & !\VGA|vga_Vertical|v_Count_Value [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~0 .extended_lut = "off";
defparam \VGA|LessThan20~0 .lut_mask = 64'hF000F00000000000;
defparam \VGA|LessThan20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N0
cyclonev_lcell_comb \VGA|LessThan9~0 (
// Equation(s):
// \VGA|LessThan9~0_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|vga_Vertical|v_Count_Value [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan9~0 .extended_lut = "off";
defparam \VGA|LessThan9~0 .lut_mask = 64'h00000000FF00FF00;
defparam \VGA|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N33
cyclonev_lcell_comb \VGA|LessThan1~0 (
// Equation(s):
// \VGA|LessThan1~0_combout  = ( \VGA|LessThan20~1_combout  & ( ((!\VGA|LessThan20~0_combout ) # (!\VGA|LessThan9~0_combout )) # (\VGA|vga_Vertical|v_Count_Value [1]) ) ) # ( !\VGA|LessThan20~1_combout  )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(gnd),
	.datac(!\VGA|LessThan20~0_combout ),
	.datad(!\VGA|LessThan9~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|LessThan20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~0 .extended_lut = "off";
defparam \VGA|LessThan1~0 .lut_mask = 64'hFFFFFFFFFFF5FFF5;
defparam \VGA|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N6
cyclonev_lcell_comb \VGA|always0~4 (
// Equation(s):
// \VGA|always0~4_combout  = ( \VGA|vga_horizontal|h_Count_Value [0] & ( (!\VGA|vga_horizontal|h_Count_Value [4] & ((!\VGA|vga_horizontal|h_Count_Value [2]) # (!\VGA|vga_horizontal|h_Count_Value [3]))) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [0] & ( 
// (!\VGA|vga_horizontal|h_Count_Value [4] & ((!\VGA|vga_horizontal|h_Count_Value [1]) # ((!\VGA|vga_horizontal|h_Count_Value [2]) # (!\VGA|vga_horizontal|h_Count_Value [3])))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~4 .extended_lut = "off";
defparam \VGA|always0~4 .lut_mask = 64'hCCC8CCC8CCC0CCC0;
defparam \VGA|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N42
cyclonev_lcell_comb \VGA|always0~6 (
// Equation(s):
// \VGA|always0~6_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|vga_horizontal|h_Count_Value [7] & \VGA|vga_horizontal|h_Count_Value [6]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [3] & ( 
// !\VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|vga_horizontal|h_Count_Value [7] & (\VGA|vga_horizontal|h_Count_Value [6] & ((\VGA|vga_horizontal|h_Count_Value [4]) # (\VGA|vga_horizontal|h_Count_Value [5])))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [3]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~6 .extended_lut = "off";
defparam \VGA|always0~6 .lut_mask = 64'h0111111100000000;
defparam \VGA|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N9
cyclonev_lcell_comb \VGA|always0~5 (
// Equation(s):
// \VGA|always0~5_combout  = ( !\VGA|vga_horizontal|h_Count_Value [7] & ( (\VGA|vga_horizontal|h_Count_Value [8] & !\VGA|vga_horizontal|h_Count_Value [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~5 .extended_lut = "off";
defparam \VGA|always0~5 .lut_mask = 64'h0F000F0000000000;
defparam \VGA|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N24
cyclonev_lcell_comb \VGA|always0~7 (
// Equation(s):
// \VGA|always0~7_combout  = ( \VGA|always0~6_combout  & ( \VGA|always0~5_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|vga_horizontal|h_Count_Value [9]) ) ) ) # ( !\VGA|always0~6_combout  & ( \VGA|always0~5_combout  & ( 
// (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|h_Count_Value [5]) # (\VGA|always0~4_combout )))) ) ) ) # ( \VGA|always0~6_combout  & ( !\VGA|always0~5_combout  & ( 
// (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|vga_horizontal|h_Count_Value [9]) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(!\VGA|always0~4_combout ),
	.datae(!\VGA|always0~6_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~7 .extended_lut = "off";
defparam \VGA|always0~7 .lut_mask = 64'h0000303020303030;
defparam \VGA|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N9
cyclonev_lcell_comb \VGA|LessThan4~0 (
// Equation(s):
// \VGA|LessThan4~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [5] & ( ((\VGA|vga_Vertical|v_Count_Value [3]) # (\VGA|vga_Vertical|v_Count_Value [4])) # (\VGA|vga_Vertical|v_Count_Value [2]) ) ) ) # ( 
// !\VGA|vga_Vertical|v_Count_Value [1] & ( \VGA|vga_Vertical|v_Count_Value [5] & ( (((\VGA|vga_Vertical|v_Count_Value [2] & \VGA|vga_Vertical|v_Count_Value [0])) # (\VGA|vga_Vertical|v_Count_Value [3])) # (\VGA|vga_Vertical|v_Count_Value [4]) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [1]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan4~0 .extended_lut = "off";
defparam \VGA|LessThan4~0 .lut_mask = 64'h000000001FFF5FFF;
defparam \VGA|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N48
cyclonev_lcell_comb \VGA|always0~8 (
// Equation(s):
// \VGA|always0~8_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( \VGA|LessThan4~0_combout  & ( (\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout 
// ))) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [7] & ( !\VGA|LessThan4~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ))) ) ) ) # 
// ( !\VGA|vga_Vertical|v_Count_Value [7] & ( !\VGA|LessThan4~0_combout  & ( (\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [7]),
	.dataf(!\VGA|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~8 .extended_lut = "off";
defparam \VGA|always0~8 .lut_mask = 64'h0040008000400000;
defparam \VGA|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N48
cyclonev_lcell_comb \VGA|LessThan7~0 (
// Equation(s):
// \VGA|LessThan7~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [7] & ( \VGA|vga_Vertical|v_Count_Value [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan7~0 .extended_lut = "off";
defparam \VGA|LessThan7~0 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N9
cyclonev_lcell_comb \VGA|LessThan20~2 (
// Equation(s):
// \VGA|LessThan20~2_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [2] & ((!\VGA|vga_Vertical|v_Count_Value [1]) # (!\VGA|vga_Vertical|v_Count_Value [0])))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~2 .extended_lut = "off";
defparam \VGA|LessThan20~2 .lut_mask = 64'h8880888000000000;
defparam \VGA|LessThan20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N18
cyclonev_lcell_comb \VGA|red[0]~0 (
// Equation(s):
// \VGA|red[0]~0_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|vga_Vertical|v_Count_Value [8] & ( (!\VGA|vga_Vertical|v_Count_Value [9] & ((!\VGA|LessThan7~0_combout ) # ((\VGA|LessThan20~2_combout  & !\VGA|vga_Vertical|v_Count_Value [5])))) 
// ) ) )

	.dataa(!\VGA|LessThan7~0_combout ),
	.datab(!\VGA|LessThan20~2_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~0 .extended_lut = "off";
defparam \VGA|red[0]~0 .lut_mask = 64'h0000B0A000000000;
defparam \VGA|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N24
cyclonev_lcell_comb \VGA|always0~2 (
// Equation(s):
// \VGA|always0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [5] & ( !\VGA|vga_horizontal|h_Count_Value [7] $ (!\VGA|vga_horizontal|h_Count_Value [8]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [6] & ( 
// \VGA|vga_horizontal|h_Count_Value [5] & ( !\VGA|vga_horizontal|h_Count_Value [7] $ (!\VGA|vga_horizontal|h_Count_Value [8]) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [5] & ( !\VGA|vga_horizontal|h_Count_Value 
// [7] $ (!\VGA|vga_horizontal|h_Count_Value [8]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & (\VGA|vga_horizontal|h_Count_Value [8])) # 
// (\VGA|vga_horizontal|h_Count_Value [7] & (!\VGA|vga_horizontal|h_Count_Value [8] & \VGA|vga_horizontal|h_Count_Value [4])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [6]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~2 .extended_lut = "off";
defparam \VGA|always0~2 .lut_mask = 64'h0C3C3C3C3C3C3C3C;
defparam \VGA|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N54
cyclonev_lcell_comb \VGA|always0~1 (
// Equation(s):
// \VGA|always0~1_combout  = ( \VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & \VGA|vga_horizontal|h_Count_Value [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~1 .extended_lut = "off";
defparam \VGA|always0~1 .lut_mask = 64'h0000000000F000F0;
defparam \VGA|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N48
cyclonev_lcell_comb \VGA|always0~0 (
// Equation(s):
// \VGA|always0~0_combout  = ( \VGA|vga_horizontal|h_Count_Value [2] & ( (!\VGA|vga_horizontal|h_Count_Value [1] & (!\VGA|vga_horizontal|h_Count_Value [4] & (!\VGA|vga_horizontal|h_Count_Value [3] & !\VGA|vga_horizontal|h_Count_Value [0]))) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [2] & ( (!\VGA|vga_horizontal|h_Count_Value [4] & !\VGA|vga_horizontal|h_Count_Value [3]) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~0 .extended_lut = "off";
defparam \VGA|always0~0 .lut_mask = 64'hC0C0C0C080008000;
defparam \VGA|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N54
cyclonev_lcell_comb \VGA|always0~3 (
// Equation(s):
// \VGA|always0~3_combout  = ( \VGA|always0~0_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (\VGA|vga_horizontal|LessThan0~0_combout  & \VGA|always0~2_combout )) ) ) # ( !\VGA|always0~0_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & 
// (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|always0~2_combout  & !\VGA|always0~1_combout ))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|always0~2_combout ),
	.datad(!\VGA|always0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~3 .extended_lut = "off";
defparam \VGA|always0~3 .lut_mask = 64'h0200020002020202;
defparam \VGA|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N45
cyclonev_lcell_comb \VGA|LessThan3~1 (
// Equation(s):
// \VGA|LessThan3~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [8] & ( !\VGA|vga_Vertical|v_Count_Value [9] & ( (!\VGA|vga_Vertical|v_Count_Value [7] & !\VGA|vga_Vertical|v_Count_Value [6]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [8]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~1 .extended_lut = "off";
defparam \VGA|LessThan3~1 .lut_mask = 64'hF000000000000000;
defparam \VGA|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N12
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [10] & ( !\VGA|vga_Vertical|v_Count_Value [12] & ( (!\VGA|vga_Vertical|v_Count_Value [11] & !\VGA|vga_Vertical|v_Count_Value [13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [10]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'hF000000000000000;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N36
cyclonev_lcell_comb \VGA|LessThan3~2 (
// Equation(s):
// \VGA|LessThan3~2_combout  = ( \VGA|vga_Vertical|v_Count_Value [5] & ( \VGA|LessThan3~0_combout  & ( (\VGA|LessThan3~1_combout  & \VGA|LessThan20~2_combout ) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [5] & ( \VGA|LessThan3~0_combout  & ( 
// \VGA|LessThan3~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|LessThan3~1_combout ),
	.datac(!\VGA|LessThan20~2_combout ),
	.datad(gnd),
	.datae(!\VGA|vga_Vertical|v_Count_Value [5]),
	.dataf(!\VGA|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~2 .extended_lut = "off";
defparam \VGA|LessThan3~2 .lut_mask = 64'h0000000033330303;
defparam \VGA|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N0
cyclonev_lcell_comb \VGA|red[0]~2 (
// Equation(s):
// \VGA|red[0]~2_combout  = ( !\VGA|LessThan3~2_combout  & ( (\VGA|always0~7_combout  & (\VGA|always0~8_combout  & (\VGA|red[0]~0_combout  & \VGA|always0~3_combout ))) ) )

	.dataa(!\VGA|always0~7_combout ),
	.datab(!\VGA|always0~8_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|always0~3_combout ),
	.datae(!\VGA|LessThan3~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~2 .extended_lut = "off";
defparam \VGA|red[0]~2 .lut_mask = 64'h0001000000010000;
defparam \VGA|red[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N12
cyclonev_lcell_comb \VGA|always0~28 (
// Equation(s):
// \VGA|always0~28_combout  = (!\VGA|vga_horizontal|h_Count_Value [6] & !\VGA|vga_horizontal|h_Count_Value [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~28 .extended_lut = "off";
defparam \VGA|always0~28 .lut_mask = 64'hF000F000F000F000;
defparam \VGA|always0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N15
cyclonev_lcell_comb \VGA|always0~30 (
// Equation(s):
// \VGA|always0~30_combout  = ( \VGA|vga_horizontal|h_Count_Value [2] & ( (\VGA|vga_horizontal|h_Count_Value [4] & (\VGA|vga_horizontal|h_Count_Value [3] & \VGA|vga_horizontal|h_Count_Value [1])) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~30 .extended_lut = "off";
defparam \VGA|always0~30 .lut_mask = 64'h0000000000030003;
defparam \VGA|always0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N18
cyclonev_lcell_comb \VGA|always0~31 (
// Equation(s):
// \VGA|always0~31_combout  = ( \VGA|vga_horizontal|LessThan0~0_combout  & ( \VGA|always0~30_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [7] & ((!\VGA|vga_horizontal|h_Count_Value [8]))) # (\VGA|vga_horizontal|h_Count_Value [7] & 
// (!\VGA|vga_horizontal|h_Count_Value [9])) ) ) ) # ( \VGA|vga_horizontal|LessThan0~0_combout  & ( !\VGA|always0~30_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [7] & (!\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|always0~28_combout ) # 
// (\VGA|vga_horizontal|h_Count_Value [9])))) # (\VGA|vga_horizontal|h_Count_Value [7] & (!\VGA|always0~28_combout  & (!\VGA|vga_horizontal|h_Count_Value [9]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|always0~28_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.dataf(!\VGA|always0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~31 .extended_lut = "off";
defparam \VGA|always0~31 .lut_mask = 64'h0000CA400000FA50;
defparam \VGA|always0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N48
cyclonev_lcell_comb \VGA|always0~23 (
// Equation(s):
// \VGA|always0~23_combout  = ( \VGA|vga_horizontal|h_Count_Value [1] & ( (!\VGA|vga_horizontal|h_Count_Value [0] & (!\VGA|vga_horizontal|h_Count_Value [2] & !\VGA|vga_horizontal|h_Count_Value [3])) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [1] & ( 
// (!\VGA|vga_horizontal|h_Count_Value [2] & !\VGA|vga_horizontal|h_Count_Value [3]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~23 .extended_lut = "off";
defparam \VGA|always0~23 .lut_mask = 64'hF000F000C000C000;
defparam \VGA|always0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N54
cyclonev_lcell_comb \VGA|always0~29 (
// Equation(s):
// \VGA|always0~29_combout  = ( !\VGA|vga_horizontal|h_Count_Value [8] & ( ((!\VGA|always0~23_combout ) # (!\VGA|always0~28_combout )) # (\VGA|vga_horizontal|h_Count_Value [4]) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datab(gnd),
	.datac(!\VGA|always0~23_combout ),
	.datad(!\VGA|always0~28_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~29 .extended_lut = "off";
defparam \VGA|always0~29 .lut_mask = 64'hFFF5FFF500000000;
defparam \VGA|always0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N57
cyclonev_lcell_comb \VGA|red[0]~6 (
// Equation(s):
// \VGA|red[0]~6_combout  = ( \VGA|always0~8_combout  & ( (\VGA|always0~31_combout  & !\VGA|always0~29_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~31_combout ),
	.datad(!\VGA|always0~29_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~6 .extended_lut = "off";
defparam \VGA|red[0]~6 .lut_mask = 64'h000000000F000F00;
defparam \VGA|red[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N24
cyclonev_lcell_comb \VGA|LessThan8~0 (
// Equation(s):
// \VGA|LessThan8~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [5] & ((!\VGA|vga_Vertical|v_Count_Value [2]) # (!\VGA|vga_Vertical|v_Count_Value [1])))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan8~0 .extended_lut = "off";
defparam \VGA|LessThan8~0 .lut_mask = 64'hC080C08000000000;
defparam \VGA|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N33
cyclonev_lcell_comb \VGA|LessThan8~1 (
// Equation(s):
// \VGA|LessThan8~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [8] & ( ((\VGA|vga_Vertical|v_Count_Value [6] & !\VGA|LessThan8~0_combout )) # (\VGA|vga_Vertical|v_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(!\VGA|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan8~1 .extended_lut = "off";
defparam \VGA|LessThan8~1 .lut_mask = 64'h000000003F333F33;
defparam \VGA|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N36
cyclonev_lcell_comb \VGA|always0~25 (
// Equation(s):
// \VGA|always0~25_combout  = ( \VGA|vga_horizontal|h_Count_Value [5] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|vga_horizontal|h_Count_Value [7]) # (!\VGA|vga_horizontal|h_Count_Value [6]))) ) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [5] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|vga_horizontal|h_Count_Value [4]) # (!\VGA|vga_horizontal|h_Count_Value [6]))) ) ) ) # ( 
// \VGA|vga_horizontal|h_Count_Value [5] & ( !\VGA|vga_horizontal|h_Count_Value [3] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|vga_horizontal|h_Count_Value [7]) # (!\VGA|vga_horizontal|h_Count_Value [6]))) ) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [5] & ( !\VGA|vga_horizontal|h_Count_Value [3] & ( !\VGA|vga_horizontal|h_Count_Value [8] ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [5]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~25 .extended_lut = "off";
defparam \VGA|always0~25 .lut_mask = 64'hFF00FA00FC00FA00;
defparam \VGA|always0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N30
cyclonev_lcell_comb \VGA|always0~24 (
// Equation(s):
// \VGA|always0~24_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( (\VGA|vga_horizontal|h_Count_Value [6] & \VGA|vga_horizontal|h_Count_Value [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~24 .extended_lut = "off";
defparam \VGA|always0~24 .lut_mask = 64'h00000000000F000F;
defparam \VGA|always0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N0
cyclonev_lcell_comb \VGA|always0~26 (
// Equation(s):
// \VGA|always0~26_combout  = ( \VGA|always0~25_combout  & ( \VGA|always0~24_combout  & ( (\VGA|vga_horizontal|h_Count_Value [9] & (\VGA|vga_horizontal|LessThan0~0_combout  & ((!\VGA|always0~23_combout ) # (\VGA|vga_horizontal|h_Count_Value [7])))) ) ) ) # ( 
// \VGA|always0~25_combout  & ( !\VGA|always0~24_combout  & ( (\VGA|vga_horizontal|h_Count_Value [7] & (\VGA|vga_horizontal|h_Count_Value [9] & \VGA|vga_horizontal|LessThan0~0_combout )) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(!\VGA|always0~23_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datae(!\VGA|always0~25_combout ),
	.dataf(!\VGA|always0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~26 .extended_lut = "off";
defparam \VGA|always0~26 .lut_mask = 64'h0000001100000031;
defparam \VGA|always0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N51
cyclonev_lcell_comb \VGA|LessThan9~1 (
// Equation(s):
// \VGA|LessThan9~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [1] & (!\VGA|vga_Vertical|v_Count_Value [2] & !\VGA|vga_Vertical|v_Count_Value [0]))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan9~1 .extended_lut = "off";
defparam \VGA|LessThan9~1 .lut_mask = 64'h8000800000000000;
defparam \VGA|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N12
cyclonev_lcell_comb \VGA|always0~32 (
// Equation(s):
// \VGA|always0~32_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|vga_Vertical|v_Count_Value [9] & ( ((!\VGA|LessThan9~1_combout  & (\VGA|LessThan7~0_combout  & \VGA|vga_Vertical|v_Count_Value [5]))) # (\VGA|vga_Vertical|v_Count_Value [8]) ) ) 
// )

	.dataa(!\VGA|LessThan9~1_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|LessThan7~0_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~32 .extended_lut = "off";
defparam \VGA|always0~32 .lut_mask = 64'h0000333B00000000;
defparam \VGA|always0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N3
cyclonev_lcell_comb \VGA|always0~35 (
// Equation(s):
// \VGA|always0~35_combout  = ( \VGA|always0~32_combout  & ( (!\VGA|LessThan8~1_combout  & \VGA|always0~26_combout ) ) )

	.dataa(!\VGA|LessThan8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~35 .extended_lut = "off";
defparam \VGA|always0~35 .lut_mask = 64'h0000000000AA00AA;
defparam \VGA|always0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N42
cyclonev_lcell_comb \VGA|LessThan6~0 (
// Equation(s):
// \VGA|LessThan6~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [1] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [7] & (!\VGA|vga_Vertical|v_Count_Value [0] & 
// !\VGA|vga_Vertical|v_Count_Value [2]))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [1] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [7] & !\VGA|vga_Vertical|v_Count_Value [2])) ) ) 
// )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [1]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan6~0 .extended_lut = "off";
defparam \VGA|LessThan6~0 .lut_mask = 64'h8800800000000000;
defparam \VGA|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N54
cyclonev_lcell_comb \VGA|LessThan7~1 (
// Equation(s):
// \VGA|LessThan7~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [6] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|vga_Vertical|v_Count_Value [7] ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [6] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( 
// (\VGA|vga_Vertical|v_Count_Value [7] & (((\VGA|vga_Vertical|v_Count_Value [5]) # (\VGA|vga_Vertical|v_Count_Value [4])) # (\VGA|vga_Vertical|v_Count_Value [3]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [6]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan7~1 .extended_lut = "off";
defparam \VGA|LessThan7~1 .lut_mask = 64'h0000070F00000F0F;
defparam \VGA|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N0
cyclonev_lcell_comb \VGA|LessThan6~1 (
// Equation(s):
// \VGA|LessThan6~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [8] & ( ((\VGA|vga_Vertical|v_Count_Value [5] & \VGA|vga_Vertical|v_Count_Value [6])) # (\VGA|vga_Vertical|v_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan6~1 .extended_lut = "off";
defparam \VGA|LessThan6~1 .lut_mask = 64'h000000000F3F0F3F;
defparam \VGA|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N30
cyclonev_lcell_comb \VGA|always0~18 (
// Equation(s):
// \VGA|always0~18_combout  = ( \VGA|LessThan6~1_combout  & ( !\VGA|vga_Vertical|v_Count_Value [9] & ( (\VGA|vga_Vertical|LessThan0~0_combout  & (\VGA|LessThan6~0_combout  & ((\VGA|vga_Vertical|v_Count_Value [8]) # (\VGA|LessThan7~1_combout )))) ) ) ) # ( 
// !\VGA|LessThan6~1_combout  & ( !\VGA|vga_Vertical|v_Count_Value [9] & ( (\VGA|vga_Vertical|LessThan0~0_combout  & ((\VGA|vga_Vertical|v_Count_Value [8]) # (\VGA|LessThan7~1_combout ))) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|LessThan6~0_combout ),
	.datac(!\VGA|LessThan7~1_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(!\VGA|LessThan6~1_combout ),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~18 .extended_lut = "off";
defparam \VGA|always0~18 .lut_mask = 64'h0555011100000000;
defparam \VGA|always0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N30
cyclonev_lcell_comb \VGA|LessThan3~3 (
// Equation(s):
// \VGA|LessThan3~3_combout  = ( !\VGA|vga_Vertical|v_Count_Value [14] & ( \VGA|LessThan20~2_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [15] & (\VGA|LessThan3~0_combout  & \VGA|LessThan3~1_combout )) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [14] & ( 
// !\VGA|LessThan20~2_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [15] & (\VGA|LessThan3~0_combout  & (\VGA|LessThan3~1_combout  & !\VGA|vga_Vertical|v_Count_Value [5]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datab(!\VGA|LessThan3~0_combout ),
	.datac(!\VGA|LessThan3~1_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [14]),
	.dataf(!\VGA|LessThan20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~3 .extended_lut = "off";
defparam \VGA|LessThan3~3 .lut_mask = 64'h0200000002020000;
defparam \VGA|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N54
cyclonev_lcell_comb \VGA|always0~12 (
// Equation(s):
// \VGA|always0~12_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( ((!\VGA|vga_horizontal|h_Count_Value [6] & !\VGA|vga_horizontal|h_Count_Value [7])) # (\VGA|vga_horizontal|h_Count_Value [9]) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( 
// (\VGA|vga_horizontal|h_Count_Value [9] & ((\VGA|vga_horizontal|h_Count_Value [7]) # (\VGA|vga_horizontal|h_Count_Value [6]))) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~12 .extended_lut = "off";
defparam \VGA|always0~12 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \VGA|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N57
cyclonev_lcell_comb \VGA|always0~11 (
// Equation(s):
// \VGA|always0~11_combout  = ( !\VGA|vga_horizontal|h_Count_Value [7] & ( !\VGA|vga_horizontal|h_Count_Value [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~11 .extended_lut = "off";
defparam \VGA|always0~11 .lut_mask = 64'hFF00FF0000000000;
defparam \VGA|always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N54
cyclonev_lcell_comb \VGA|always0~10 (
// Equation(s):
// \VGA|always0~10_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [9] & ( (!\VGA|vga_horizontal|h_Count_Value [5]) # ((!\VGA|vga_horizontal|h_Count_Value [4]) # ((!\VGA|vga_horizontal|h_Count_Value [1] & 
// !\VGA|vga_horizontal|h_Count_Value [2]))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [9] ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [3]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~10 .extended_lut = "off";
defparam \VGA|always0~10 .lut_mask = 64'h00000000FFFFFEEE;
defparam \VGA|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N51
cyclonev_lcell_comb \VGA|always0~9 (
// Equation(s):
// \VGA|always0~9_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [5] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [5] & (((\VGA|vga_horizontal|h_Count_Value [2] & 
// \VGA|vga_horizontal|h_Count_Value [1])) # (\VGA|vga_horizontal|h_Count_Value [4]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~9 .extended_lut = "off";
defparam \VGA|always0~9 .lut_mask = 64'h0515051555555555;
defparam \VGA|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N48
cyclonev_lcell_comb \VGA|always0~13 (
// Equation(s):
// \VGA|always0~13_combout  = ( \VGA|always0~10_combout  & ( \VGA|always0~9_combout  & ( (!\VGA|always0~12_combout  & \VGA|vga_horizontal|LessThan0~0_combout ) ) ) ) # ( !\VGA|always0~10_combout  & ( \VGA|always0~9_combout  & ( (!\VGA|always0~12_combout  & 
// (\VGA|vga_horizontal|h_Count_Value [8] & \VGA|vga_horizontal|LessThan0~0_combout )) ) ) ) # ( \VGA|always0~10_combout  & ( !\VGA|always0~9_combout  & ( (!\VGA|always0~12_combout  & (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|always0~11_combout )) ) 
// ) ) # ( !\VGA|always0~10_combout  & ( !\VGA|always0~9_combout  & ( (!\VGA|always0~12_combout  & (\VGA|vga_horizontal|h_Count_Value [8] & (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|always0~11_combout ))) ) ) )

	.dataa(!\VGA|always0~12_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datad(!\VGA|always0~11_combout ),
	.datae(!\VGA|always0~10_combout ),
	.dataf(!\VGA|always0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~13 .extended_lut = "off";
defparam \VGA|always0~13 .lut_mask = 64'h02000A0002020A0A;
defparam \VGA|always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N24
cyclonev_lcell_comb \VGA|always0~16 (
// Equation(s):
// \VGA|always0~16_combout  = ( !\VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(gnd),
	.datae(!\VGA|vga_horizontal|h_Count_Value [8]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~16 .extended_lut = "off";
defparam \VGA|always0~16 .lut_mask = 64'hF0F0000000000000;
defparam \VGA|always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N36
cyclonev_lcell_comb \VGA|always0~15 (
// Equation(s):
// \VGA|always0~15_combout  = ( \VGA|vga_horizontal|h_Count_Value [7] & ( \VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [8] ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [7] & ( \VGA|vga_horizontal|h_Count_Value [6] & ( 
// \VGA|vga_horizontal|h_Count_Value [8] ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [7] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [8] ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [7] & ( 
// !\VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [8] & ((\VGA|vga_horizontal|h_Count_Value [4]) # (\VGA|vga_horizontal|h_Count_Value [5]))) ) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [7]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~15 .extended_lut = "off";
defparam \VGA|always0~15 .lut_mask = 64'h0333333333333333;
defparam \VGA|always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N54
cyclonev_lcell_comb \VGA|always0~14 (
// Equation(s):
// \VGA|always0~14_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [0] & ( (\VGA|vga_horizontal|h_Count_Value [5] & (\VGA|vga_horizontal|h_Count_Value [3] & ((\VGA|vga_horizontal|h_Count_Value [1]) # 
// (\VGA|vga_horizontal|h_Count_Value [2])))) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [4] & ( !\VGA|vga_horizontal|h_Count_Value [0] & ( (\VGA|vga_horizontal|h_Count_Value [5] & (\VGA|vga_horizontal|h_Count_Value [2] & \VGA|vga_horizontal|h_Count_Value 
// [3])) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [4]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~14 .extended_lut = "off";
defparam \VGA|always0~14 .lut_mask = 64'h0000001100000015;
defparam \VGA|always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N42
cyclonev_lcell_comb \VGA|always0~17 (
// Equation(s):
// \VGA|always0~17_combout  = ( \VGA|always0~14_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|vga_horizontal|h_Count_Value [9] & !\VGA|always0~15_combout )) ) ) # ( !\VGA|always0~14_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & 
// (!\VGA|always0~16_combout  & (\VGA|vga_horizontal|h_Count_Value [9] & !\VGA|always0~15_combout ))) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(!\VGA|always0~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~17 .extended_lut = "off";
defparam \VGA|always0~17 .lut_mask = 64'h0400040005000500;
defparam \VGA|always0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N54
cyclonev_lcell_comb \VGA|red[0]~4 (
// Equation(s):
// \VGA|red[0]~4_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~17_combout  & ( (!\VGA|LessThan3~3_combout  & (\VGA|always0~13_combout  & \VGA|red[0]~0_combout )) ) ) ) # ( !\VGA|always0~3_combout  & ( \VGA|always0~17_combout  & ( 
// (!\VGA|always0~13_combout  & (\VGA|always0~18_combout  & ((!\VGA|red[0]~0_combout ) # (\VGA|LessThan3~3_combout )))) # (\VGA|always0~13_combout  & (((!\VGA|LessThan3~3_combout  & \VGA|red[0]~0_combout )))) ) ) ) # ( \VGA|always0~3_combout  & ( 
// !\VGA|always0~17_combout  & ( (!\VGA|LessThan3~3_combout  & (\VGA|always0~13_combout  & \VGA|red[0]~0_combout )) ) ) ) # ( !\VGA|always0~3_combout  & ( !\VGA|always0~17_combout  & ( (!\VGA|LessThan3~3_combout  & (\VGA|always0~13_combout  & 
// \VGA|red[0]~0_combout )) ) ) )

	.dataa(!\VGA|always0~18_combout ),
	.datab(!\VGA|LessThan3~3_combout ),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|always0~3_combout ),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~4 .extended_lut = "off";
defparam \VGA|red[0]~4 .lut_mask = 64'h000C000C501C000C;
defparam \VGA|red[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N18
cyclonev_lcell_comb \VGA|always0~34 (
// Equation(s):
// \VGA|always0~34_combout  = ( \VGA|LessThan3~3_combout  ) # ( !\VGA|LessThan3~3_combout  & ( (!\VGA|red[0]~0_combout ) # (!\VGA|always0~13_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\VGA|always0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~34 .extended_lut = "off";
defparam \VGA|always0~34 .lut_mask = 64'hFCFCFCFCFFFFFFFF;
defparam \VGA|always0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N12
cyclonev_lcell_comb \VGA|red[0]~7 (
// Equation(s):
// \VGA|red[0]~7_combout  = ( \VGA|always0~34_combout  & ( (!\VGA|always0~35_combout  & \VGA|red[0]~4_combout ) ) ) # ( !\VGA|always0~34_combout  & ( (!\VGA|red[0]~6_combout  & \VGA|red[0]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~6_combout ),
	.datac(!\VGA|always0~35_combout ),
	.datad(!\VGA|red[0]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~7 .extended_lut = "off";
defparam \VGA|red[0]~7 .lut_mask = 64'h00CC00CC00F000F0;
defparam \VGA|red[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N48
cyclonev_lcell_comb \VGA|red[0]~3 (
// Equation(s):
// \VGA|red[0]~3_combout  = ( \VGA|always0~17_combout  & ( \VGA|always0~3_combout  & ( (!\VGA|LessThan3~3_combout  & (!\VGA|always0~13_combout  & \VGA|red[0]~0_combout )) ) ) ) # ( \VGA|always0~17_combout  & ( !\VGA|always0~3_combout  & ( 
// (!\VGA|always0~13_combout  & (((!\VGA|LessThan3~3_combout  & \VGA|red[0]~0_combout )))) # (\VGA|always0~13_combout  & (\VGA|always0~18_combout  & ((!\VGA|red[0]~0_combout ) # (\VGA|LessThan3~3_combout )))) ) ) ) # ( !\VGA|always0~17_combout  & ( 
// !\VGA|always0~3_combout  & ( (\VGA|always0~18_combout  & (\VGA|always0~13_combout  & ((!\VGA|red[0]~0_combout ) # (\VGA|LessThan3~3_combout )))) ) ) )

	.dataa(!\VGA|always0~18_combout ),
	.datab(!\VGA|LessThan3~3_combout ),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|always0~17_combout ),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~3 .extended_lut = "off";
defparam \VGA|red[0]~3 .lut_mask = 64'h050105C1000000C0;
defparam \VGA|red[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N0
cyclonev_lcell_comb \VGA|always0~33 (
// Equation(s):
// \VGA|always0~33_combout  = ( \VGA|always0~31_combout  & ( (!\VGA|LessThan8~1_combout  & (\VGA|always0~32_combout  & !\VGA|always0~29_combout )) ) )

	.dataa(!\VGA|LessThan8~1_combout ),
	.datab(!\VGA|always0~32_combout ),
	.datac(gnd),
	.datad(!\VGA|always0~29_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~33 .extended_lut = "off";
defparam \VGA|always0~33 .lut_mask = 64'h0000000022002200;
defparam \VGA|always0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N45
cyclonev_lcell_comb \VGA|always0~22 (
// Equation(s):
// \VGA|always0~22_combout  = ( \VGA|always0~18_combout  & ( \VGA|always0~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|always0~18_combout ),
	.dataf(!\VGA|always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~22 .extended_lut = "off";
defparam \VGA|always0~22 .lut_mask = 64'h000000000000FFFF;
defparam \VGA|always0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N39
cyclonev_lcell_comb \VGA|always0~27 (
// Equation(s):
// \VGA|always0~27_combout  = ( \VGA|always0~26_combout  & ( \VGA|always0~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|always0~26_combout ),
	.dataf(!\VGA|always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~27 .extended_lut = "off";
defparam \VGA|always0~27 .lut_mask = 64'h000000000000FFFF;
defparam \VGA|always0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N48
cyclonev_lcell_comb \VGA|always0~20 (
// Equation(s):
// \VGA|always0~20_combout  = ( \VGA|always0~17_combout  & ( (!\VGA|red[0]~0_combout ) # (\VGA|LessThan3~3_combout ) ) ) # ( !\VGA|always0~17_combout  )

	.dataa(gnd),
	.datab(!\VGA|LessThan3~3_combout ),
	.datac(gnd),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~20 .extended_lut = "off";
defparam \VGA|always0~20 .lut_mask = 64'hFFFFFFFFFF33FF33;
defparam \VGA|always0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N51
cyclonev_lcell_comb \VGA|always0~21 (
// Equation(s):
// \VGA|always0~21_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~21 .extended_lut = "off";
defparam \VGA|always0~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|always0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N36
cyclonev_lcell_comb \VGA|red[0]~5 (
// Equation(s):
// \VGA|red[0]~5_combout  = ( \VGA|always0~20_combout  & ( \VGA|always0~21_combout  & ( !\VGA|red[0]~4_combout  ) ) ) # ( !\VGA|always0~20_combout  & ( \VGA|always0~21_combout  & ( (!\VGA|always0~27_combout  & !\VGA|red[0]~4_combout ) ) ) ) # ( 
// \VGA|always0~20_combout  & ( !\VGA|always0~21_combout  & ( (!\VGA|always0~33_combout  & (\VGA|always0~22_combout  & !\VGA|red[0]~4_combout )) ) ) ) # ( !\VGA|always0~20_combout  & ( !\VGA|always0~21_combout  & ( (!\VGA|always0~27_combout  & 
// !\VGA|red[0]~4_combout ) ) ) )

	.dataa(!\VGA|always0~33_combout ),
	.datab(!\VGA|always0~22_combout ),
	.datac(!\VGA|always0~27_combout ),
	.datad(!\VGA|red[0]~4_combout ),
	.datae(!\VGA|always0~20_combout ),
	.dataf(!\VGA|always0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~5 .extended_lut = "off";
defparam \VGA|red[0]~5 .lut_mask = 64'hF0002200F000FF00;
defparam \VGA|red[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N24
cyclonev_lcell_comb \VGA|always0~19 (
// Equation(s):
// \VGA|always0~19_combout  = ( \VGA|red[0]~0_combout  & ( (!\VGA|LessThan3~3_combout  & \VGA|always0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|LessThan3~3_combout ),
	.datac(gnd),
	.datad(!\VGA|always0~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~19 .extended_lut = "off";
defparam \VGA|always0~19 .lut_mask = 64'h0000000000CC00CC;
defparam \VGA|always0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N6
cyclonev_lcell_comb \VGA|LessThan21~0 (
// Equation(s):
// \VGA|LessThan21~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [8] & ( \VGA|vga_Vertical|v_Count_Value [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan21~0 .extended_lut = "off";
defparam \VGA|LessThan21~0 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N24
cyclonev_lcell_comb \VGA|LessThan21~1 (
// Equation(s):
// \VGA|LessThan21~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [6] & ( \VGA|vga_Vertical|v_Count_Value [8] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (((\VGA|vga_Vertical|v_Count_Value [2]) # (\VGA|vga_Vertical|v_Count_Value [4])) # 
// (\VGA|vga_Vertical|v_Count_Value [3]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [6]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan21~1 .extended_lut = "off";
defparam \VGA|LessThan21~1 .lut_mask = 64'h000000000000007F;
defparam \VGA|LessThan21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N36
cyclonev_lcell_comb \VGA|Add1~0 (
// Equation(s):
// \VGA|Add1~0_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|LessThan21~1_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9]) # ((\VGA|LessThan20~1_combout  & \VGA|LessThan20~2_combout )) ) ) ) # ( \VGA|vga_Vertical|LessThan0~0_combout  & ( 
// !\VGA|LessThan21~1_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (((\VGA|LessThan21~0_combout )))) # (\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|LessThan20~1_combout  & ((\VGA|LessThan20~2_combout )))) ) ) )

	.dataa(!\VGA|LessThan20~1_combout ),
	.datab(!\VGA|LessThan21~0_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|LessThan20~2_combout ),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|LessThan21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~0 .extended_lut = "off";
defparam \VGA|Add1~0 .lut_mask = 64'h000030350000F0F5;
defparam \VGA|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N15
cyclonev_lcell_comb \VGA|red~13 (
// Equation(s):
// \VGA|red~13_combout  = ( \VGA|always0~13_combout  & ( \VGA|Add1~0_combout  ) ) # ( !\VGA|always0~13_combout  & ( (\VGA|Add1~0_combout  & ((\VGA|always0~17_combout ) # (\VGA|always0~3_combout ))) ) )

	.dataa(!\VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~3_combout ),
	.datad(!\VGA|always0~17_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red~13 .extended_lut = "off";
defparam \VGA|red~13 .lut_mask = 64'h0555055555555555;
defparam \VGA|red~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N36
cyclonev_lcell_comb \VGA|red[0]~8 (
// Equation(s):
// \VGA|red[0]~8_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~17_combout  & ( (!\VGA|LessThan3~3_combout  & \VGA|red[0]~0_combout ) ) ) ) # ( !\VGA|always0~3_combout  & ( \VGA|always0~17_combout  & ( ((!\VGA|LessThan3~3_combout  & 
// \VGA|red[0]~0_combout )) # (\VGA|always0~18_combout ) ) ) ) # ( \VGA|always0~3_combout  & ( !\VGA|always0~17_combout  & ( (!\VGA|LessThan3~3_combout  & (\VGA|always0~13_combout  & \VGA|red[0]~0_combout )) ) ) ) # ( !\VGA|always0~3_combout  & ( 
// !\VGA|always0~17_combout  & ( (\VGA|always0~13_combout  & (((!\VGA|LessThan3~3_combout  & \VGA|red[0]~0_combout )) # (\VGA|always0~18_combout ))) ) ) )

	.dataa(!\VGA|always0~18_combout ),
	.datab(!\VGA|LessThan3~3_combout ),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|always0~3_combout ),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~8 .extended_lut = "off";
defparam \VGA|red[0]~8 .lut_mask = 64'h050D000C55DD00CC;
defparam \VGA|red[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N0
cyclonev_lcell_comb \VGA|red[0]~14 (
// Equation(s):
// \VGA|red[0]~14_combout  = ( \VGA|red~13_combout  & ( \VGA|red[0]~8_combout  & ( (!\VGA|red[0]~3_combout  & (((!\VGA|red[0]~7_combout  & !\VGA|red[0]~5_combout )) # (\VGA|always0~19_combout ))) ) ) ) # ( !\VGA|red~13_combout  & ( \VGA|red[0]~8_combout  & ( 
// (!\VGA|red[0]~3_combout  & (((!\VGA|red[0]~7_combout  & !\VGA|red[0]~5_combout )) # (\VGA|always0~19_combout ))) ) ) ) # ( !\VGA|red~13_combout  & ( !\VGA|red[0]~8_combout  & ( (!\VGA|red[0]~3_combout  & (((!\VGA|red[0]~7_combout  & !\VGA|red[0]~5_combout 
// )) # (\VGA|always0~19_combout ))) ) ) )

	.dataa(!\VGA|red[0]~7_combout ),
	.datab(!\VGA|red[0]~3_combout ),
	.datac(!\VGA|red[0]~5_combout ),
	.datad(!\VGA|always0~19_combout ),
	.datae(!\VGA|red~13_combout ),
	.dataf(!\VGA|red[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~14 .extended_lut = "off";
defparam \VGA|red[0]~14 .lut_mask = 64'h80CC000080CC80CC;
defparam \VGA|red[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N21
cyclonev_lcell_comb \VGA|red[0]~1 (
// Equation(s):
// \VGA|red[0]~1_combout  = ( !\VGA|LessThan3~2_combout  & ( (\VGA|red[0]~0_combout  & \VGA|always0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\VGA|always0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~1 .extended_lut = "off";
defparam \VGA|red[0]~1 .lut_mask = 64'h0303030300000000;
defparam \VGA|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N48
cyclonev_lcell_comb \VGA|red[0]~9 (
// Equation(s):
// \VGA|red[0]~9_combout  = ( \VGA|red[0]~7_combout  & ( \VGA|red[0]~8_combout  & ( (\VGA|red[0]~3_combout  & \VGA|always0~19_combout ) ) ) ) # ( !\VGA|red[0]~7_combout  & ( \VGA|red[0]~8_combout  & ( (\VGA|red[0]~3_combout  & ((!\VGA|red[0]~5_combout ) # 
// (\VGA|always0~19_combout ))) ) ) )

	.dataa(!\VGA|red[0]~3_combout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~5_combout ),
	.datad(!\VGA|always0~19_combout ),
	.datae(!\VGA|red[0]~7_combout ),
	.dataf(!\VGA|red[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~9 .extended_lut = "off";
defparam \VGA|red[0]~9 .lut_mask = 64'h0000000050550055;
defparam \VGA|red[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N21
cyclonev_lcell_comb \VGA|red[0]~10 (
// Equation(s):
// \VGA|red[0]~10_combout  = ( \VGA|red[0]~7_combout  & ( \VGA|red[0]~5_combout  & ( (\VGA|always0~19_combout  & \VGA|red[0]~8_combout ) ) ) ) # ( !\VGA|red[0]~7_combout  & ( \VGA|red[0]~5_combout  & ( (\VGA|always0~19_combout  & \VGA|red[0]~8_combout ) ) ) 
// ) # ( \VGA|red[0]~7_combout  & ( !\VGA|red[0]~5_combout  & ( (\VGA|always0~19_combout  & \VGA|red[0]~8_combout ) ) ) ) # ( !\VGA|red[0]~7_combout  & ( !\VGA|red[0]~5_combout  & ( \VGA|red[0]~8_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~19_combout ),
	.datad(!\VGA|red[0]~8_combout ),
	.datae(!\VGA|red[0]~7_combout ),
	.dataf(!\VGA|red[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~10 .extended_lut = "off";
defparam \VGA|red[0]~10 .lut_mask = 64'h00FF000F000F000F;
defparam \VGA|red[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N27
cyclonev_lcell_comb \VGA|red[0]~39 (
// Equation(s):
// \VGA|red[0]~39_combout  = ( \VGA|always0~8_combout  & ( \VGA|always0~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~7_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~39 .extended_lut = "off";
defparam \VGA|red[0]~39 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|red[0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N24
cyclonev_lcell_comb \VGA|always0~38 (
// Equation(s):
// \VGA|always0~38_combout  = ( \VGA|always0~3_combout  & ( \VGA|Add1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~38 .extended_lut = "off";
defparam \VGA|always0~38 .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|always0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N15
cyclonev_lcell_comb \VGA|always0~36 (
// Equation(s):
// \VGA|always0~36_combout  = ( \VGA|always0~17_combout  & ( \VGA|always0~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~36 .extended_lut = "off";
defparam \VGA|always0~36 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|always0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N21
cyclonev_lcell_comb \VGA|address[15]~1 (
// Equation(s):
// \VGA|address[15]~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [6] & ( (!\VGA|vga_Vertical|v_Count_Value [4] & ((!\VGA|vga_Vertical|v_Count_Value [1]) # (!\VGA|vga_Vertical|v_Count_Value [2]))) ) ) ) # ( 
// !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [6] & ( (\VGA|vga_Vertical|v_Count_Value [1] & (!\VGA|vga_Vertical|v_Count_Value [4] & !\VGA|vga_Vertical|v_Count_Value [2])) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~1 .extended_lut = "off";
defparam \VGA|address[15]~1 .lut_mask = 64'h50000000F0A00000;
defparam \VGA|address[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N15
cyclonev_lcell_comb \VGA|address[15]~2 (
// Equation(s):
// \VGA|address[15]~2_combout  = ( !\VGA|address[15]~1_combout  & ( \VGA|vga_Vertical|v_Count_Value [6] & ( \VGA|vga_Vertical|v_Count_Value [5] ) ) ) # ( !\VGA|address[15]~1_combout  & ( !\VGA|vga_Vertical|v_Count_Value [6] & ( (\VGA|LessThan20~0_combout  & 
// (!\VGA|vga_Vertical|v_Count_Value [0] & !\VGA|vga_Vertical|v_Count_Value [5])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|LessThan20~0_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(!\VGA|address[15]~1_combout ),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~2 .extended_lut = "off";
defparam \VGA|address[15]~2 .lut_mask = 64'h3000000000FF0000;
defparam \VGA|address[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N3
cyclonev_lcell_comb \VGA|address[15]~3 (
// Equation(s):
// \VGA|address[15]~3_combout  = ( !\VGA|address[15]~2_combout  & ( (\VGA|LessThan9~0_combout  & \VGA|LessThan21~0_combout ) ) )

	.dataa(!\VGA|LessThan9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|LessThan21~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|address[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~3 .extended_lut = "off";
defparam \VGA|address[15]~3 .lut_mask = 64'h0055005500000000;
defparam \VGA|address[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N18
cyclonev_lcell_comb \VGA|address[15]~0 (
// Equation(s):
// \VGA|address[15]~0_combout  = ( \VGA|always0~29_combout  & ( \VGA|always0~31_combout  & ( (\VGA|Add1~0_combout  & (!\VGA|always0~13_combout  & (\VGA|always0~26_combout  & \VGA|always0~17_combout ))) ) ) ) # ( !\VGA|always0~29_combout  & ( 
// \VGA|always0~31_combout  & ( (\VGA|Add1~0_combout  & (((\VGA|always0~26_combout  & \VGA|always0~17_combout )) # (\VGA|always0~13_combout ))) ) ) ) # ( \VGA|always0~29_combout  & ( !\VGA|always0~31_combout  & ( (\VGA|Add1~0_combout  & 
// (!\VGA|always0~13_combout  & (\VGA|always0~26_combout  & \VGA|always0~17_combout ))) ) ) ) # ( !\VGA|always0~29_combout  & ( !\VGA|always0~31_combout  & ( (\VGA|Add1~0_combout  & (!\VGA|always0~13_combout  & (\VGA|always0~26_combout  & 
// \VGA|always0~17_combout ))) ) ) )

	.dataa(!\VGA|Add1~0_combout ),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|always0~26_combout ),
	.datad(!\VGA|always0~17_combout ),
	.datae(!\VGA|always0~29_combout ),
	.dataf(!\VGA|always0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~0 .extended_lut = "off";
defparam \VGA|address[15]~0 .lut_mask = 64'h0004000411150004;
defparam \VGA|address[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N42
cyclonev_lcell_comb \VGA|address[15]~4 (
// Equation(s):
// \VGA|address[15]~4_combout  = ( \VGA|always0~35_combout  & ( \VGA|address[15]~0_combout  & ( ((\VGA|address[15]~3_combout  & ((!\VGA|always0~38_combout ) # (\VGA|always0~7_combout )))) # (\VGA|always0~36_combout ) ) ) ) # ( !\VGA|always0~35_combout  & ( 
// \VGA|address[15]~0_combout  & ( (!\VGA|always0~36_combout  & (\VGA|address[15]~3_combout  & ((!\VGA|always0~38_combout ) # (\VGA|always0~7_combout )))) ) ) ) # ( \VGA|always0~35_combout  & ( !\VGA|address[15]~0_combout  & ( ((\VGA|always0~38_combout  & 
// (\VGA|address[15]~3_combout  & \VGA|always0~7_combout ))) # (\VGA|always0~36_combout ) ) ) ) # ( !\VGA|always0~35_combout  & ( !\VGA|address[15]~0_combout  & ( (\VGA|always0~38_combout  & (!\VGA|always0~36_combout  & (\VGA|address[15]~3_combout  & 
// \VGA|always0~7_combout ))) ) ) )

	.dataa(!\VGA|always0~38_combout ),
	.datab(!\VGA|always0~36_combout ),
	.datac(!\VGA|address[15]~3_combout ),
	.datad(!\VGA|always0~7_combout ),
	.datae(!\VGA|always0~35_combout ),
	.dataf(!\VGA|address[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~4 .extended_lut = "off";
defparam \VGA|address[15]~4 .lut_mask = 64'h00043337080C3B3F;
defparam \VGA|address[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N30
cyclonev_lcell_comb \VGA|always0~37 (
// Equation(s):
// \VGA|always0~37_combout  = ( !\VGA|LessThan8~1_combout  & ( \VGA|always0~32_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~32_combout ),
	.datae(gnd),
	.dataf(!\VGA|LessThan8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~37 .extended_lut = "off";
defparam \VGA|always0~37 .lut_mask = 64'h00FF00FF00000000;
defparam \VGA|always0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N6
cyclonev_lcell_comb \VGA|address[15]~5 (
// Equation(s):
// \VGA|address[15]~5_combout  = ( \VGA|always0~22_combout  & ( \VGA|always0~37_combout  & ( (!\VGA|always0~21_combout  & (\VGA|always0~33_combout )) # (\VGA|always0~21_combout  & ((\VGA|always0~7_combout ))) ) ) ) # ( !\VGA|always0~22_combout  & ( 
// \VGA|always0~37_combout  & ( (!\VGA|always0~21_combout  & ((\VGA|address[15]~4_combout ))) # (\VGA|always0~21_combout  & (\VGA|always0~7_combout )) ) ) ) # ( \VGA|always0~22_combout  & ( !\VGA|always0~37_combout  & ( (\VGA|always0~33_combout  & 
// !\VGA|always0~21_combout ) ) ) ) # ( !\VGA|always0~22_combout  & ( !\VGA|always0~37_combout  & ( (!\VGA|always0~21_combout  & \VGA|address[15]~4_combout ) ) ) )

	.dataa(!\VGA|always0~33_combout ),
	.datab(!\VGA|always0~7_combout ),
	.datac(!\VGA|always0~21_combout ),
	.datad(!\VGA|address[15]~4_combout ),
	.datae(!\VGA|always0~22_combout ),
	.dataf(!\VGA|always0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~5 .extended_lut = "off";
defparam \VGA|address[15]~5 .lut_mask = 64'h00F0505003F35353;
defparam \VGA|address[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N12
cyclonev_lcell_comb \VGA|address[15]~6 (
// Equation(s):
// \VGA|address[15]~6_combout  = ( !\VGA|always0~19_combout  & ( (!\VGA|always0~34_combout  & ((((\VGA|red[0]~6_combout ))))) # (\VGA|always0~34_combout  & ((!\VGA|always0~20_combout  & (\VGA|always0~27_combout )) # (\VGA|always0~20_combout  & 
// (((\VGA|address[15]~5_combout )))))) ) ) # ( \VGA|always0~19_combout  & ( (((\VGA|red[0]~39_combout ))) ) )

	.dataa(!\VGA|always0~27_combout ),
	.datab(!\VGA|always0~34_combout ),
	.datac(!\VGA|red[0]~39_combout ),
	.datad(!\VGA|red[0]~6_combout ),
	.datae(!\VGA|always0~19_combout ),
	.dataf(!\VGA|address[15]~5_combout ),
	.datag(!\VGA|always0~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~6 .extended_lut = "on";
defparam \VGA|address[15]~6 .lut_mask = 64'h10DC0F0F13DF0F0F;
defparam \VGA|address[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N54
cyclonev_lcell_comb \VGA|Add1~66 (
// Equation(s):
// \VGA|Add1~66_combout  = ( \VGA|always0~3_combout  & ( (\VGA|always0~13_combout  & \VGA|always0~18_combout ) ) ) # ( !\VGA|always0~3_combout  & ( (\VGA|always0~13_combout  & ((\VGA|Add1~0_combout ) # (\VGA|always0~18_combout ))) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|always0~18_combout ),
	.datad(!\VGA|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~66 .extended_lut = "off";
defparam \VGA|Add1~66 .lut_mask = 64'h0333033303030303;
defparam \VGA|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N48
cyclonev_lcell_comb \VGA|Add1~67 (
// Equation(s):
// \VGA|Add1~67_combout  = ( \VGA|always0~21_combout  & ( \VGA|always0~36_combout  & ( (\VGA|always0~20_combout  & \VGA|always0~34_combout ) ) ) ) # ( \VGA|always0~21_combout  & ( !\VGA|always0~36_combout  & ( (\VGA|always0~20_combout  & 
// \VGA|always0~34_combout ) ) ) ) # ( !\VGA|always0~21_combout  & ( !\VGA|always0~36_combout  & ( (\VGA|always0~38_combout  & (\VGA|always0~20_combout  & (\VGA|always0~34_combout  & !\VGA|Add1~66_combout ))) ) ) )

	.dataa(!\VGA|always0~38_combout ),
	.datab(!\VGA|always0~20_combout ),
	.datac(!\VGA|always0~34_combout ),
	.datad(!\VGA|Add1~66_combout ),
	.datae(!\VGA|always0~21_combout ),
	.dataf(!\VGA|always0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~67 .extended_lut = "off";
defparam \VGA|Add1~67 .lut_mask = 64'h0100030300000303;
defparam \VGA|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N0
cyclonev_lcell_comb \VGA|Add14~13 (
// Equation(s):
// \VGA|Add14~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( !VCC ))
// \VGA|Add14~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~13_sumout ),
	.cout(\VGA|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~13 .extended_lut = "off";
defparam \VGA|Add14~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N3
cyclonev_lcell_comb \VGA|Add14~17 (
// Equation(s):
// \VGA|Add14~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( VCC ) + ( \VGA|Add14~14  ))
// \VGA|Add14~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( VCC ) + ( \VGA|Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~17_sumout ),
	.cout(\VGA|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~17 .extended_lut = "off";
defparam \VGA|Add14~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N6
cyclonev_lcell_comb \VGA|Add14~21 (
// Equation(s):
// \VGA|Add14~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add14~18  ))
// \VGA|Add14~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add14~18  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~21_sumout ),
	.cout(\VGA|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~21 .extended_lut = "off";
defparam \VGA|Add14~21 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N9
cyclonev_lcell_comb \VGA|Add14~25 (
// Equation(s):
// \VGA|Add14~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add14~22  ))
// \VGA|Add14~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add14~22  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~25_sumout ),
	.cout(\VGA|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~25 .extended_lut = "off";
defparam \VGA|Add14~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N12
cyclonev_lcell_comb \VGA|Add14~29 (
// Equation(s):
// \VGA|Add14~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add14~26  ))
// \VGA|Add14~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~29_sumout ),
	.cout(\VGA|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~29 .extended_lut = "off";
defparam \VGA|Add14~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N15
cyclonev_lcell_comb \VGA|Add14~33 (
// Equation(s):
// \VGA|Add14~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add14~30  ))
// \VGA|Add14~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add14~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~33_sumout ),
	.cout(\VGA|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~33 .extended_lut = "off";
defparam \VGA|Add14~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N18
cyclonev_lcell_comb \VGA|Add14~37 (
// Equation(s):
// \VGA|Add14~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add14~34  ))
// \VGA|Add14~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add14~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~37_sumout ),
	.cout(\VGA|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~37 .extended_lut = "off";
defparam \VGA|Add14~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N21
cyclonev_lcell_comb \VGA|Add14~41 (
// Equation(s):
// \VGA|Add14~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add14~38  ))
// \VGA|Add14~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add14~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~41_sumout ),
	.cout(\VGA|Add14~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~41 .extended_lut = "off";
defparam \VGA|Add14~41 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add14~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N24
cyclonev_lcell_comb \VGA|Add14~45 (
// Equation(s):
// \VGA|Add14~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add14~42  ))
// \VGA|Add14~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add14~42  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~45_sumout ),
	.cout(\VGA|Add14~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~45 .extended_lut = "off";
defparam \VGA|Add14~45 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add14~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N27
cyclonev_lcell_comb \VGA|Add14~49 (
// Equation(s):
// \VGA|Add14~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add14~46  ))
// \VGA|Add14~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add14~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~49_sumout ),
	.cout(\VGA|Add14~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~49 .extended_lut = "off";
defparam \VGA|Add14~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N30
cyclonev_lcell_comb \VGA|Add14~9 (
// Equation(s):
// \VGA|Add14~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add14~50  ))
// \VGA|Add14~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add14~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~9_sumout ),
	.cout(\VGA|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~9 .extended_lut = "off";
defparam \VGA|Add14~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N0
cyclonev_lcell_comb \VGA|Add17~13 (
// Equation(s):
// \VGA|Add17~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( VCC ) + ( !VCC ))
// \VGA|Add17~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( VCC ) + ( !VCC ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~13_sumout ),
	.cout(\VGA|Add17~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~13 .extended_lut = "off";
defparam \VGA|Add17~13 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N3
cyclonev_lcell_comb \VGA|Add17~17 (
// Equation(s):
// \VGA|Add17~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|Add17~14  ))
// \VGA|Add17~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|Add17~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~17_sumout ),
	.cout(\VGA|Add17~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~17 .extended_lut = "off";
defparam \VGA|Add17~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N6
cyclonev_lcell_comb \VGA|Add17~21 (
// Equation(s):
// \VGA|Add17~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|Add17~18  ))
// \VGA|Add17~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|Add17~18  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~21_sumout ),
	.cout(\VGA|Add17~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~21 .extended_lut = "off";
defparam \VGA|Add17~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N9
cyclonev_lcell_comb \VGA|Add17~25 (
// Equation(s):
// \VGA|Add17~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add17~22  ))
// \VGA|Add17~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add17~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~25_sumout ),
	.cout(\VGA|Add17~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~25 .extended_lut = "off";
defparam \VGA|Add17~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N12
cyclonev_lcell_comb \VGA|Add17~29 (
// Equation(s):
// \VGA|Add17~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add17~26  ))
// \VGA|Add17~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add17~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~29_sumout ),
	.cout(\VGA|Add17~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~29 .extended_lut = "off";
defparam \VGA|Add17~29 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N15
cyclonev_lcell_comb \VGA|Add17~33 (
// Equation(s):
// \VGA|Add17~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( VCC ) + ( \VGA|Add17~30  ))
// \VGA|Add17~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( VCC ) + ( \VGA|Add17~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~33_sumout ),
	.cout(\VGA|Add17~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~33 .extended_lut = "off";
defparam \VGA|Add17~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N18
cyclonev_lcell_comb \VGA|Add17~37 (
// Equation(s):
// \VGA|Add17~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add17~34  ))
// \VGA|Add17~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add17~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~37_sumout ),
	.cout(\VGA|Add17~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~37 .extended_lut = "off";
defparam \VGA|Add17~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add17~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N21
cyclonev_lcell_comb \VGA|Add17~41 (
// Equation(s):
// \VGA|Add17~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|Add17~38  ))
// \VGA|Add17~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|Add17~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~41_sumout ),
	.cout(\VGA|Add17~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~41 .extended_lut = "off";
defparam \VGA|Add17~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add17~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N24
cyclonev_lcell_comb \VGA|Add17~45 (
// Equation(s):
// \VGA|Add17~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add17~42  ))
// \VGA|Add17~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add17~42  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~45_sumout ),
	.cout(\VGA|Add17~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~45 .extended_lut = "off";
defparam \VGA|Add17~45 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add17~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N27
cyclonev_lcell_comb \VGA|Add17~49 (
// Equation(s):
// \VGA|Add17~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add17~46  ))
// \VGA|Add17~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add17~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~49_sumout ),
	.cout(\VGA|Add17~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~49 .extended_lut = "off";
defparam \VGA|Add17~49 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N30
cyclonev_lcell_comb \VGA|Add17~53 (
// Equation(s):
// \VGA|Add17~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add17~50  ))
// \VGA|Add17~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add17~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~53_sumout ),
	.cout(\VGA|Add17~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~53 .extended_lut = "off";
defparam \VGA|Add17~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N33
cyclonev_lcell_comb \VGA|Add17~57 (
// Equation(s):
// \VGA|Add17~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add17~54  ))
// \VGA|Add17~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add17~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~57_sumout ),
	.cout(\VGA|Add17~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~57 .extended_lut = "off";
defparam \VGA|Add17~57 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N36
cyclonev_lcell_comb \VGA|Add17~9 (
// Equation(s):
// \VGA|Add17~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add17~58  ))
// \VGA|Add17~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add17~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~9_sumout ),
	.cout(\VGA|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~9 .extended_lut = "off";
defparam \VGA|Add17~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N12
cyclonev_lcell_comb \VGA|Add1~72 (
// Equation(s):
// \VGA|Add1~72_combout  = ( \VGA|always0~21_combout  & ( (\VGA|always0~34_combout  & ((!\VGA|always0~20_combout ) # (\VGA|always0~36_combout ))) ) ) # ( !\VGA|always0~21_combout  & ( (\VGA|always0~34_combout  & ((!\VGA|always0~20_combout ) # 
// ((!\VGA|Add1~66_combout  & \VGA|always0~36_combout )))) ) )

	.dataa(!\VGA|Add1~66_combout ),
	.datab(!\VGA|always0~34_combout ),
	.datac(!\VGA|always0~36_combout ),
	.datad(!\VGA|always0~20_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~72 .extended_lut = "off";
defparam \VGA|Add1~72 .lut_mask = 64'h3302330233033303;
defparam \VGA|Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N57
cyclonev_lcell_comb \VGA|Add1~73 (
// Equation(s):
// \VGA|Add1~73_combout  = ( \VGA|always0~21_combout  & ( (\VGA|always0~34_combout  & \VGA|always0~20_combout ) ) ) # ( !\VGA|always0~21_combout  & ( (!\VGA|Add1~66_combout  & (\VGA|always0~34_combout  & \VGA|always0~20_combout )) ) )

	.dataa(!\VGA|Add1~66_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~34_combout ),
	.datad(!\VGA|always0~20_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~73 .extended_lut = "off";
defparam \VGA|Add1~73 .lut_mask = 64'h000A000A000F000F;
defparam \VGA|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N0
cyclonev_lcell_comb \VGA|Add5~70 (
// Equation(s):
// \VGA|Add5~70_cout  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add5~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~70 .extended_lut = "off";
defparam \VGA|Add5~70 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N3
cyclonev_lcell_comb \VGA|Add5~1 (
// Equation(s):
// \VGA|Add5~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add5~70_cout  ))
// \VGA|Add5~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add5~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~1_sumout ),
	.cout(\VGA|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~1 .extended_lut = "off";
defparam \VGA|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N6
cyclonev_lcell_comb \VGA|Add5~5 (
// Equation(s):
// \VGA|Add5~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add5~2  ))
// \VGA|Add5~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~5_sumout ),
	.cout(\VGA|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~5 .extended_lut = "off";
defparam \VGA|Add5~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N9
cyclonev_lcell_comb \VGA|Add5~9 (
// Equation(s):
// \VGA|Add5~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add5~6  ))
// \VGA|Add5~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~9_sumout ),
	.cout(\VGA|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~9 .extended_lut = "off";
defparam \VGA|Add5~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N12
cyclonev_lcell_comb \VGA|Add5~13 (
// Equation(s):
// \VGA|Add5~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add5~10  ))
// \VGA|Add5~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~13_sumout ),
	.cout(\VGA|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~13 .extended_lut = "off";
defparam \VGA|Add5~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N15
cyclonev_lcell_comb \VGA|Add5~17 (
// Equation(s):
// \VGA|Add5~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add5~14  ))
// \VGA|Add5~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~17_sumout ),
	.cout(\VGA|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~17 .extended_lut = "off";
defparam \VGA|Add5~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N0
cyclonev_lcell_comb \VGA|Add4~1 (
// Equation(s):
// \VGA|Add4~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))
// \VGA|Add4~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~1_sumout ),
	.cout(\VGA|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~1 .extended_lut = "off";
defparam \VGA|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N18
cyclonev_lcell_comb \VGA|Add5~21 (
// Equation(s):
// \VGA|Add5~21_sumout  = SUM(( \VGA|Add4~1_sumout  ) + ( VCC ) + ( \VGA|Add5~18  ))
// \VGA|Add5~22  = CARRY(( \VGA|Add4~1_sumout  ) + ( VCC ) + ( \VGA|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~21_sumout ),
	.cout(\VGA|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~21 .extended_lut = "off";
defparam \VGA|Add5~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N3
cyclonev_lcell_comb \VGA|Add4~5 (
// Equation(s):
// \VGA|Add4~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add4~2  ))
// \VGA|Add4~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~5_sumout ),
	.cout(\VGA|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~5 .extended_lut = "off";
defparam \VGA|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N21
cyclonev_lcell_comb \VGA|Add5~25 (
// Equation(s):
// \VGA|Add5~25_sumout  = SUM(( \VGA|Add4~5_sumout  ) + ( VCC ) + ( \VGA|Add5~22  ))
// \VGA|Add5~26  = CARRY(( \VGA|Add4~5_sumout  ) + ( VCC ) + ( \VGA|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~25_sumout ),
	.cout(\VGA|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~25 .extended_lut = "off";
defparam \VGA|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N6
cyclonev_lcell_comb \VGA|Add4~9 (
// Equation(s):
// \VGA|Add4~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add4~6  ))
// \VGA|Add4~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~9_sumout ),
	.cout(\VGA|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~9 .extended_lut = "off";
defparam \VGA|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N24
cyclonev_lcell_comb \VGA|Add5~29 (
// Equation(s):
// \VGA|Add5~29_sumout  = SUM(( \VGA|Add4~9_sumout  ) + ( VCC ) + ( \VGA|Add5~26  ))
// \VGA|Add5~30  = CARRY(( \VGA|Add4~9_sumout  ) + ( VCC ) + ( \VGA|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~29_sumout ),
	.cout(\VGA|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~29 .extended_lut = "off";
defparam \VGA|Add5~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N9
cyclonev_lcell_comb \VGA|Add4~13 (
// Equation(s):
// \VGA|Add4~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add4~10  ))
// \VGA|Add4~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~13_sumout ),
	.cout(\VGA|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~13 .extended_lut = "off";
defparam \VGA|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N27
cyclonev_lcell_comb \VGA|Add5~33 (
// Equation(s):
// \VGA|Add5~33_sumout  = SUM(( \VGA|Add4~13_sumout  ) + ( VCC ) + ( \VGA|Add5~30  ))
// \VGA|Add5~34  = CARRY(( \VGA|Add4~13_sumout  ) + ( VCC ) + ( \VGA|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~33_sumout ),
	.cout(\VGA|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~33 .extended_lut = "off";
defparam \VGA|Add5~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N12
cyclonev_lcell_comb \VGA|Add4~17 (
// Equation(s):
// \VGA|Add4~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add4~14  ))
// \VGA|Add4~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~17_sumout ),
	.cout(\VGA|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~17 .extended_lut = "off";
defparam \VGA|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N30
cyclonev_lcell_comb \VGA|Add5~37 (
// Equation(s):
// \VGA|Add5~37_sumout  = SUM(( \VGA|Add4~17_sumout  ) + ( VCC ) + ( \VGA|Add5~34  ))
// \VGA|Add5~38  = CARRY(( \VGA|Add4~17_sumout  ) + ( VCC ) + ( \VGA|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~37_sumout ),
	.cout(\VGA|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~37 .extended_lut = "off";
defparam \VGA|Add5~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N15
cyclonev_lcell_comb \VGA|Add4~21 (
// Equation(s):
// \VGA|Add4~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add4~18  ))
// \VGA|Add4~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~21_sumout ),
	.cout(\VGA|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~21 .extended_lut = "off";
defparam \VGA|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N33
cyclonev_lcell_comb \VGA|Add5~41 (
// Equation(s):
// \VGA|Add5~41_sumout  = SUM(( \VGA|Add4~21_sumout  ) + ( VCC ) + ( \VGA|Add5~38  ))
// \VGA|Add5~42  = CARRY(( \VGA|Add4~21_sumout  ) + ( VCC ) + ( \VGA|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~41_sumout ),
	.cout(\VGA|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~41 .extended_lut = "off";
defparam \VGA|Add5~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N18
cyclonev_lcell_comb \VGA|Add4~25 (
// Equation(s):
// \VGA|Add4~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add4~22  ))
// \VGA|Add4~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~25_sumout ),
	.cout(\VGA|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~25 .extended_lut = "off";
defparam \VGA|Add4~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N36
cyclonev_lcell_comb \VGA|Add5~45 (
// Equation(s):
// \VGA|Add5~45_sumout  = SUM(( \VGA|Add4~25_sumout  ) + ( VCC ) + ( \VGA|Add5~42  ))
// \VGA|Add5~46  = CARRY(( \VGA|Add4~25_sumout  ) + ( VCC ) + ( \VGA|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~45_sumout ),
	.cout(\VGA|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~45 .extended_lut = "off";
defparam \VGA|Add5~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N21
cyclonev_lcell_comb \VGA|Add4~29 (
// Equation(s):
// \VGA|Add4~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add4~26  ))
// \VGA|Add4~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~29_sumout ),
	.cout(\VGA|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~29 .extended_lut = "off";
defparam \VGA|Add4~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N39
cyclonev_lcell_comb \VGA|Add5~49 (
// Equation(s):
// \VGA|Add5~49_sumout  = SUM(( \VGA|Add4~29_sumout  ) + ( VCC ) + ( \VGA|Add5~46  ))
// \VGA|Add5~50  = CARRY(( \VGA|Add4~29_sumout  ) + ( VCC ) + ( \VGA|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~49_sumout ),
	.cout(\VGA|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~49 .extended_lut = "off";
defparam \VGA|Add5~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N24
cyclonev_lcell_comb \VGA|Add4~33 (
// Equation(s):
// \VGA|Add4~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add4~30  ))
// \VGA|Add4~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~33_sumout ),
	.cout(\VGA|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~33 .extended_lut = "off";
defparam \VGA|Add4~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N42
cyclonev_lcell_comb \VGA|Add5~53 (
// Equation(s):
// \VGA|Add5~53_sumout  = SUM(( \VGA|Add4~33_sumout  ) + ( VCC ) + ( \VGA|Add5~50  ))
// \VGA|Add5~54  = CARRY(( \VGA|Add4~33_sumout  ) + ( VCC ) + ( \VGA|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~53_sumout ),
	.cout(\VGA|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~53 .extended_lut = "off";
defparam \VGA|Add5~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N27
cyclonev_lcell_comb \VGA|Add4~37 (
// Equation(s):
// \VGA|Add4~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add4~34  ))
// \VGA|Add4~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~37_sumout ),
	.cout(\VGA|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~37 .extended_lut = "off";
defparam \VGA|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N45
cyclonev_lcell_comb \VGA|Add5~57 (
// Equation(s):
// \VGA|Add5~57_sumout  = SUM(( \VGA|Add4~37_sumout  ) + ( VCC ) + ( \VGA|Add5~54  ))
// \VGA|Add5~58  = CARRY(( \VGA|Add4~37_sumout  ) + ( VCC ) + ( \VGA|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~57_sumout ),
	.cout(\VGA|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~57 .extended_lut = "off";
defparam \VGA|Add5~57 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N30
cyclonev_lcell_comb \VGA|Add4~41 (
// Equation(s):
// \VGA|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~41 .extended_lut = "off";
defparam \VGA|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N48
cyclonev_lcell_comb \VGA|Add5~61 (
// Equation(s):
// \VGA|Add5~61_sumout  = SUM(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~58  ))
// \VGA|Add5~62  = CARRY(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~61_sumout ),
	.cout(\VGA|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~61 .extended_lut = "off";
defparam \VGA|Add5~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N51
cyclonev_lcell_comb \VGA|Add5~65 (
// Equation(s):
// \VGA|Add5~65_sumout  = SUM(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~62  ))

	.dataa(!\VGA|Add4~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~65 .extended_lut = "off";
defparam \VGA|Add5~65 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y53_N0
cyclonev_mac \VGA|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult2~8 .accumulate_clock = "none";
defparam \VGA|Mult2~8 .ax_clock = "none";
defparam \VGA|Mult2~8 .ax_width = 7;
defparam \VGA|Mult2~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult2~8 .ay_scan_in_width = 18;
defparam \VGA|Mult2~8 .ay_use_scan_in = "false";
defparam \VGA|Mult2~8 .az_clock = "none";
defparam \VGA|Mult2~8 .bx_clock = "none";
defparam \VGA|Mult2~8 .by_clock = "none";
defparam \VGA|Mult2~8 .by_use_scan_in = "false";
defparam \VGA|Mult2~8 .bz_clock = "none";
defparam \VGA|Mult2~8 .coef_a_0 = 0;
defparam \VGA|Mult2~8 .coef_a_1 = 0;
defparam \VGA|Mult2~8 .coef_a_2 = 0;
defparam \VGA|Mult2~8 .coef_a_3 = 0;
defparam \VGA|Mult2~8 .coef_a_4 = 0;
defparam \VGA|Mult2~8 .coef_a_5 = 0;
defparam \VGA|Mult2~8 .coef_a_6 = 0;
defparam \VGA|Mult2~8 .coef_a_7 = 0;
defparam \VGA|Mult2~8 .coef_b_0 = 0;
defparam \VGA|Mult2~8 .coef_b_1 = 0;
defparam \VGA|Mult2~8 .coef_b_2 = 0;
defparam \VGA|Mult2~8 .coef_b_3 = 0;
defparam \VGA|Mult2~8 .coef_b_4 = 0;
defparam \VGA|Mult2~8 .coef_b_5 = 0;
defparam \VGA|Mult2~8 .coef_b_6 = 0;
defparam \VGA|Mult2~8 .coef_b_7 = 0;
defparam \VGA|Mult2~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult2~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult2~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult2~8 .delay_scan_out_by = "false";
defparam \VGA|Mult2~8 .enable_double_accum = "false";
defparam \VGA|Mult2~8 .load_const_clock = "none";
defparam \VGA|Mult2~8 .load_const_value = 0;
defparam \VGA|Mult2~8 .mode_sub_location = 0;
defparam \VGA|Mult2~8 .negate_clock = "none";
defparam \VGA|Mult2~8 .operand_source_max = "input";
defparam \VGA|Mult2~8 .operand_source_may = "input";
defparam \VGA|Mult2~8 .operand_source_mbx = "input";
defparam \VGA|Mult2~8 .operand_source_mby = "input";
defparam \VGA|Mult2~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult2~8 .output_clock = "none";
defparam \VGA|Mult2~8 .preadder_subtract_a = "false";
defparam \VGA|Mult2~8 .preadder_subtract_b = "false";
defparam \VGA|Mult2~8 .result_a_width = 64;
defparam \VGA|Mult2~8 .signed_max = "false";
defparam \VGA|Mult2~8 .signed_may = "false";
defparam \VGA|Mult2~8 .signed_mbx = "false";
defparam \VGA|Mult2~8 .signed_mby = "false";
defparam \VGA|Mult2~8 .sub_clock = "none";
defparam \VGA|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N0
cyclonev_lcell_comb \VGA|Add11~65 (
// Equation(s):
// \VGA|Add11~65_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add11~66  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~65_sumout ),
	.cout(\VGA|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~65 .extended_lut = "off";
defparam \VGA|Add11~65 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N3
cyclonev_lcell_comb \VGA|Add11~61 (
// Equation(s):
// \VGA|Add11~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add11~66  ))
// \VGA|Add11~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add11~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~61_sumout ),
	.cout(\VGA|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~61 .extended_lut = "off";
defparam \VGA|Add11~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N6
cyclonev_lcell_comb \VGA|Add11~1 (
// Equation(s):
// \VGA|Add11~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add11~62  ))
// \VGA|Add11~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add11~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~1_sumout ),
	.cout(\VGA|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~1 .extended_lut = "off";
defparam \VGA|Add11~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N0
cyclonev_lcell_comb \VGA|Add12~70 (
// Equation(s):
// \VGA|Add12~70_cout  = CARRY(( \VGA|Add11~65_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|Add11~65_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add12~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~70 .extended_lut = "off";
defparam \VGA|Add12~70 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add12~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N3
cyclonev_lcell_comb \VGA|Add12~66 (
// Equation(s):
// \VGA|Add12~66_cout  = CARRY(( \VGA|Add11~61_sumout  ) + ( VCC ) + ( \VGA|Add12~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add12~66_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~66 .extended_lut = "off";
defparam \VGA|Add12~66 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N6
cyclonev_lcell_comb \VGA|Add12~1 (
// Equation(s):
// \VGA|Add12~1_sumout  = SUM(( \VGA|Add11~1_sumout  ) + ( VCC ) + ( \VGA|Add12~66_cout  ))
// \VGA|Add12~2  = CARRY(( \VGA|Add11~1_sumout  ) + ( VCC ) + ( \VGA|Add12~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~1_sumout ),
	.cout(\VGA|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~1 .extended_lut = "off";
defparam \VGA|Add12~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N9
cyclonev_lcell_comb \VGA|Add11~5 (
// Equation(s):
// \VGA|Add11~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add11~2  ))
// \VGA|Add11~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add11~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~5_sumout ),
	.cout(\VGA|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~5 .extended_lut = "off";
defparam \VGA|Add11~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N9
cyclonev_lcell_comb \VGA|Add12~5 (
// Equation(s):
// \VGA|Add12~5_sumout  = SUM(( \VGA|Add11~5_sumout  ) + ( VCC ) + ( \VGA|Add12~2  ))
// \VGA|Add12~6  = CARRY(( \VGA|Add11~5_sumout  ) + ( VCC ) + ( \VGA|Add12~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~5_sumout ),
	.cout(\VGA|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~5 .extended_lut = "off";
defparam \VGA|Add12~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N12
cyclonev_lcell_comb \VGA|Add11~9 (
// Equation(s):
// \VGA|Add11~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add11~6  ))
// \VGA|Add11~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~9_sumout ),
	.cout(\VGA|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~9 .extended_lut = "off";
defparam \VGA|Add11~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N12
cyclonev_lcell_comb \VGA|Add12~9 (
// Equation(s):
// \VGA|Add12~9_sumout  = SUM(( \VGA|Add11~9_sumout  ) + ( VCC ) + ( \VGA|Add12~6  ))
// \VGA|Add12~10  = CARRY(( \VGA|Add11~9_sumout  ) + ( VCC ) + ( \VGA|Add12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~9_sumout ),
	.cout(\VGA|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~9 .extended_lut = "off";
defparam \VGA|Add12~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N15
cyclonev_lcell_comb \VGA|Add11~13 (
// Equation(s):
// \VGA|Add11~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add11~10  ))
// \VGA|Add11~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~13_sumout ),
	.cout(\VGA|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~13 .extended_lut = "off";
defparam \VGA|Add11~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N15
cyclonev_lcell_comb \VGA|Add12~13 (
// Equation(s):
// \VGA|Add12~13_sumout  = SUM(( \VGA|Add11~13_sumout  ) + ( VCC ) + ( \VGA|Add12~10  ))
// \VGA|Add12~14  = CARRY(( \VGA|Add11~13_sumout  ) + ( VCC ) + ( \VGA|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~13_sumout ),
	.cout(\VGA|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~13 .extended_lut = "off";
defparam \VGA|Add12~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N18
cyclonev_lcell_comb \VGA|Add11~17 (
// Equation(s):
// \VGA|Add11~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|Add11~14  ))
// \VGA|Add11~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~17_sumout ),
	.cout(\VGA|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~17 .extended_lut = "off";
defparam \VGA|Add11~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N18
cyclonev_lcell_comb \VGA|Add12~17 (
// Equation(s):
// \VGA|Add12~17_sumout  = SUM(( \VGA|Add11~17_sumout  ) + ( VCC ) + ( \VGA|Add12~14  ))
// \VGA|Add12~18  = CARRY(( \VGA|Add11~17_sumout  ) + ( VCC ) + ( \VGA|Add12~14  ))

	.dataa(gnd),
	.datab(!\VGA|Add11~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~17_sumout ),
	.cout(\VGA|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~17 .extended_lut = "off";
defparam \VGA|Add12~17 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N21
cyclonev_lcell_comb \VGA|Add11~21 (
// Equation(s):
// \VGA|Add11~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add11~18  ))
// \VGA|Add11~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~21_sumout ),
	.cout(\VGA|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~21 .extended_lut = "off";
defparam \VGA|Add11~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N21
cyclonev_lcell_comb \VGA|Add12~21 (
// Equation(s):
// \VGA|Add12~21_sumout  = SUM(( \VGA|Add11~21_sumout  ) + ( VCC ) + ( \VGA|Add12~18  ))
// \VGA|Add12~22  = CARRY(( \VGA|Add11~21_sumout  ) + ( VCC ) + ( \VGA|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~21_sumout ),
	.cout(\VGA|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~21 .extended_lut = "off";
defparam \VGA|Add12~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N24
cyclonev_lcell_comb \VGA|Add11~25 (
// Equation(s):
// \VGA|Add11~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add11~22  ))
// \VGA|Add11~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~25_sumout ),
	.cout(\VGA|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~25 .extended_lut = "off";
defparam \VGA|Add11~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N24
cyclonev_lcell_comb \VGA|Add12~25 (
// Equation(s):
// \VGA|Add12~25_sumout  = SUM(( \VGA|Add11~25_sumout  ) + ( VCC ) + ( \VGA|Add12~22  ))
// \VGA|Add12~26  = CARRY(( \VGA|Add11~25_sumout  ) + ( VCC ) + ( \VGA|Add12~22  ))

	.dataa(gnd),
	.datab(!\VGA|Add11~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~25_sumout ),
	.cout(\VGA|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~25 .extended_lut = "off";
defparam \VGA|Add12~25 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N27
cyclonev_lcell_comb \VGA|Add11~29 (
// Equation(s):
// \VGA|Add11~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add11~26  ))
// \VGA|Add11~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~29_sumout ),
	.cout(\VGA|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~29 .extended_lut = "off";
defparam \VGA|Add11~29 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N27
cyclonev_lcell_comb \VGA|Add12~29 (
// Equation(s):
// \VGA|Add12~29_sumout  = SUM(( \VGA|Add11~29_sumout  ) + ( VCC ) + ( \VGA|Add12~26  ))
// \VGA|Add12~30  = CARRY(( \VGA|Add11~29_sumout  ) + ( VCC ) + ( \VGA|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~29_sumout ),
	.cout(\VGA|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~29 .extended_lut = "off";
defparam \VGA|Add12~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N30
cyclonev_lcell_comb \VGA|Add11~33 (
// Equation(s):
// \VGA|Add11~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add11~30  ))
// \VGA|Add11~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~33_sumout ),
	.cout(\VGA|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~33 .extended_lut = "off";
defparam \VGA|Add11~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N30
cyclonev_lcell_comb \VGA|Add12~33 (
// Equation(s):
// \VGA|Add12~33_sumout  = SUM(( \VGA|Add11~33_sumout  ) + ( VCC ) + ( \VGA|Add12~30  ))
// \VGA|Add12~34  = CARRY(( \VGA|Add11~33_sumout  ) + ( VCC ) + ( \VGA|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~33_sumout ),
	.cout(\VGA|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~33 .extended_lut = "off";
defparam \VGA|Add12~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N33
cyclonev_lcell_comb \VGA|Add11~37 (
// Equation(s):
// \VGA|Add11~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add11~34  ))
// \VGA|Add11~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add11~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~37_sumout ),
	.cout(\VGA|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~37 .extended_lut = "off";
defparam \VGA|Add11~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N33
cyclonev_lcell_comb \VGA|Add12~37 (
// Equation(s):
// \VGA|Add12~37_sumout  = SUM(( \VGA|Add11~37_sumout  ) + ( VCC ) + ( \VGA|Add12~34  ))
// \VGA|Add12~38  = CARRY(( \VGA|Add11~37_sumout  ) + ( VCC ) + ( \VGA|Add12~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~37_sumout ),
	.cout(\VGA|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~37 .extended_lut = "off";
defparam \VGA|Add12~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N36
cyclonev_lcell_comb \VGA|Add11~41 (
// Equation(s):
// \VGA|Add11~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add11~38  ))
// \VGA|Add11~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add11~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~41_sumout ),
	.cout(\VGA|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~41 .extended_lut = "off";
defparam \VGA|Add11~41 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N36
cyclonev_lcell_comb \VGA|Add12~41 (
// Equation(s):
// \VGA|Add12~41_sumout  = SUM(( \VGA|Add11~41_sumout  ) + ( VCC ) + ( \VGA|Add12~38  ))
// \VGA|Add12~42  = CARRY(( \VGA|Add11~41_sumout  ) + ( VCC ) + ( \VGA|Add12~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~41_sumout ),
	.cout(\VGA|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~41 .extended_lut = "off";
defparam \VGA|Add12~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N39
cyclonev_lcell_comb \VGA|Add11~45 (
// Equation(s):
// \VGA|Add11~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add11~42  ))
// \VGA|Add11~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add11~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~45_sumout ),
	.cout(\VGA|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~45 .extended_lut = "off";
defparam \VGA|Add11~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N39
cyclonev_lcell_comb \VGA|Add12~45 (
// Equation(s):
// \VGA|Add12~45_sumout  = SUM(( \VGA|Add11~45_sumout  ) + ( VCC ) + ( \VGA|Add12~42  ))
// \VGA|Add12~46  = CARRY(( \VGA|Add11~45_sumout  ) + ( VCC ) + ( \VGA|Add12~42  ))

	.dataa(!\VGA|Add11~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~45_sumout ),
	.cout(\VGA|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~45 .extended_lut = "off";
defparam \VGA|Add12~45 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N42
cyclonev_lcell_comb \VGA|Add11~49 (
// Equation(s):
// \VGA|Add11~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add11~46  ))
// \VGA|Add11~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add11~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~49_sumout ),
	.cout(\VGA|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~49 .extended_lut = "off";
defparam \VGA|Add11~49 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N42
cyclonev_lcell_comb \VGA|Add12~49 (
// Equation(s):
// \VGA|Add12~49_sumout  = SUM(( \VGA|Add11~49_sumout  ) + ( VCC ) + ( \VGA|Add12~46  ))
// \VGA|Add12~50  = CARRY(( \VGA|Add11~49_sumout  ) + ( VCC ) + ( \VGA|Add12~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~49_sumout ),
	.cout(\VGA|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~49 .extended_lut = "off";
defparam \VGA|Add12~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N45
cyclonev_lcell_comb \VGA|Add11~53 (
// Equation(s):
// \VGA|Add11~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add11~50  ))
// \VGA|Add11~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add11~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~53_sumout ),
	.cout(\VGA|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~53 .extended_lut = "off";
defparam \VGA|Add11~53 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N45
cyclonev_lcell_comb \VGA|Add12~53 (
// Equation(s):
// \VGA|Add12~53_sumout  = SUM(( \VGA|Add11~53_sumout  ) + ( VCC ) + ( \VGA|Add12~50  ))
// \VGA|Add12~54  = CARRY(( \VGA|Add11~53_sumout  ) + ( VCC ) + ( \VGA|Add12~50  ))

	.dataa(!\VGA|Add11~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~53_sumout ),
	.cout(\VGA|Add12~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~53 .extended_lut = "off";
defparam \VGA|Add12~53 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add12~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N48
cyclonev_lcell_comb \VGA|Add11~57 (
// Equation(s):
// \VGA|Add11~57_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add11~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~57 .extended_lut = "off";
defparam \VGA|Add11~57 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N48
cyclonev_lcell_comb \VGA|Add12~57 (
// Equation(s):
// \VGA|Add12~57_sumout  = SUM(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~54  ))
// \VGA|Add12~58  = CARRY(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~57_sumout ),
	.cout(\VGA|Add12~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~57 .extended_lut = "off";
defparam \VGA|Add12~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N51
cyclonev_lcell_comb \VGA|Add12~61 (
// Equation(s):
// \VGA|Add12~61_sumout  = SUM(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~61 .extended_lut = "off";
defparam \VGA|Add12~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y57_N0
cyclonev_mac \VGA|Mult5~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult5~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult5~8 .accumulate_clock = "none";
defparam \VGA|Mult5~8 .ax_clock = "none";
defparam \VGA|Mult5~8 .ax_width = 7;
defparam \VGA|Mult5~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult5~8 .ay_scan_in_width = 18;
defparam \VGA|Mult5~8 .ay_use_scan_in = "false";
defparam \VGA|Mult5~8 .az_clock = "none";
defparam \VGA|Mult5~8 .bx_clock = "none";
defparam \VGA|Mult5~8 .by_clock = "none";
defparam \VGA|Mult5~8 .by_use_scan_in = "false";
defparam \VGA|Mult5~8 .bz_clock = "none";
defparam \VGA|Mult5~8 .coef_a_0 = 0;
defparam \VGA|Mult5~8 .coef_a_1 = 0;
defparam \VGA|Mult5~8 .coef_a_2 = 0;
defparam \VGA|Mult5~8 .coef_a_3 = 0;
defparam \VGA|Mult5~8 .coef_a_4 = 0;
defparam \VGA|Mult5~8 .coef_a_5 = 0;
defparam \VGA|Mult5~8 .coef_a_6 = 0;
defparam \VGA|Mult5~8 .coef_a_7 = 0;
defparam \VGA|Mult5~8 .coef_b_0 = 0;
defparam \VGA|Mult5~8 .coef_b_1 = 0;
defparam \VGA|Mult5~8 .coef_b_2 = 0;
defparam \VGA|Mult5~8 .coef_b_3 = 0;
defparam \VGA|Mult5~8 .coef_b_4 = 0;
defparam \VGA|Mult5~8 .coef_b_5 = 0;
defparam \VGA|Mult5~8 .coef_b_6 = 0;
defparam \VGA|Mult5~8 .coef_b_7 = 0;
defparam \VGA|Mult5~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult5~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult5~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult5~8 .delay_scan_out_by = "false";
defparam \VGA|Mult5~8 .enable_double_accum = "false";
defparam \VGA|Mult5~8 .load_const_clock = "none";
defparam \VGA|Mult5~8 .load_const_value = 0;
defparam \VGA|Mult5~8 .mode_sub_location = 0;
defparam \VGA|Mult5~8 .negate_clock = "none";
defparam \VGA|Mult5~8 .operand_source_max = "input";
defparam \VGA|Mult5~8 .operand_source_may = "input";
defparam \VGA|Mult5~8 .operand_source_mbx = "input";
defparam \VGA|Mult5~8 .operand_source_mby = "input";
defparam \VGA|Mult5~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult5~8 .output_clock = "none";
defparam \VGA|Mult5~8 .preadder_subtract_a = "false";
defparam \VGA|Mult5~8 .preadder_subtract_b = "false";
defparam \VGA|Mult5~8 .result_a_width = 64;
defparam \VGA|Mult5~8 .signed_max = "false";
defparam \VGA|Mult5~8 .signed_may = "false";
defparam \VGA|Mult5~8 .signed_mbx = "false";
defparam \VGA|Mult5~8 .signed_mby = "false";
defparam \VGA|Mult5~8 .sub_clock = "none";
defparam \VGA|Mult5~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N0
cyclonev_lcell_comb \VGA|Add21~65 (
// Equation(s):
// \VGA|Add21~65_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add21~66  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~65_sumout ),
	.cout(\VGA|Add21~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~65 .extended_lut = "off";
defparam \VGA|Add21~65 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N3
cyclonev_lcell_comb \VGA|Add21~61 (
// Equation(s):
// \VGA|Add21~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add21~66  ))
// \VGA|Add21~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add21~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~61_sumout ),
	.cout(\VGA|Add21~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~61 .extended_lut = "off";
defparam \VGA|Add21~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N6
cyclonev_lcell_comb \VGA|Add21~1 (
// Equation(s):
// \VGA|Add21~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add21~62  ))
// \VGA|Add21~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add21~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~1_sumout ),
	.cout(\VGA|Add21~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~1 .extended_lut = "off";
defparam \VGA|Add21~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N0
cyclonev_lcell_comb \VGA|Add22~70 (
// Equation(s):
// \VGA|Add22~70_cout  = CARRY(( \VGA|Add21~65_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|Add21~65_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add22~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~70 .extended_lut = "off";
defparam \VGA|Add22~70 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add22~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N3
cyclonev_lcell_comb \VGA|Add22~66 (
// Equation(s):
// \VGA|Add22~66_cout  = CARRY(( \VGA|Add21~61_sumout  ) + ( VCC ) + ( \VGA|Add22~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add22~66_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~66 .extended_lut = "off";
defparam \VGA|Add22~66 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N6
cyclonev_lcell_comb \VGA|Add22~1 (
// Equation(s):
// \VGA|Add22~1_sumout  = SUM(( \VGA|Add21~1_sumout  ) + ( VCC ) + ( \VGA|Add22~66_cout  ))
// \VGA|Add22~2  = CARRY(( \VGA|Add21~1_sumout  ) + ( VCC ) + ( \VGA|Add22~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~1_sumout ),
	.cout(\VGA|Add22~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~1 .extended_lut = "off";
defparam \VGA|Add22~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N9
cyclonev_lcell_comb \VGA|Add21~5 (
// Equation(s):
// \VGA|Add21~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add21~2  ))
// \VGA|Add21~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add21~2  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~5_sumout ),
	.cout(\VGA|Add21~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~5 .extended_lut = "off";
defparam \VGA|Add21~5 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N9
cyclonev_lcell_comb \VGA|Add22~5 (
// Equation(s):
// \VGA|Add22~5_sumout  = SUM(( \VGA|Add21~5_sumout  ) + ( VCC ) + ( \VGA|Add22~2  ))
// \VGA|Add22~6  = CARRY(( \VGA|Add21~5_sumout  ) + ( VCC ) + ( \VGA|Add22~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~5_sumout ),
	.cout(\VGA|Add22~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~5 .extended_lut = "off";
defparam \VGA|Add22~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N12
cyclonev_lcell_comb \VGA|Add21~9 (
// Equation(s):
// \VGA|Add21~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add21~6  ))
// \VGA|Add21~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add21~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~9_sumout ),
	.cout(\VGA|Add21~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~9 .extended_lut = "off";
defparam \VGA|Add21~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N12
cyclonev_lcell_comb \VGA|Add22~9 (
// Equation(s):
// \VGA|Add22~9_sumout  = SUM(( \VGA|Add21~9_sumout  ) + ( VCC ) + ( \VGA|Add22~6  ))
// \VGA|Add22~10  = CARRY(( \VGA|Add21~9_sumout  ) + ( VCC ) + ( \VGA|Add22~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~9_sumout ),
	.cout(\VGA|Add22~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~9 .extended_lut = "off";
defparam \VGA|Add22~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N15
cyclonev_lcell_comb \VGA|Add21~13 (
// Equation(s):
// \VGA|Add21~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add21~10  ))
// \VGA|Add21~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add21~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~13_sumout ),
	.cout(\VGA|Add21~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~13 .extended_lut = "off";
defparam \VGA|Add21~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N15
cyclonev_lcell_comb \VGA|Add22~13 (
// Equation(s):
// \VGA|Add22~13_sumout  = SUM(( \VGA|Add21~13_sumout  ) + ( VCC ) + ( \VGA|Add22~10  ))
// \VGA|Add22~14  = CARRY(( \VGA|Add21~13_sumout  ) + ( VCC ) + ( \VGA|Add22~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~13_sumout ),
	.cout(\VGA|Add22~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~13 .extended_lut = "off";
defparam \VGA|Add22~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N18
cyclonev_lcell_comb \VGA|Add21~17 (
// Equation(s):
// \VGA|Add21~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add21~14  ))
// \VGA|Add21~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add21~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~17_sumout ),
	.cout(\VGA|Add21~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~17 .extended_lut = "off";
defparam \VGA|Add21~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N18
cyclonev_lcell_comb \VGA|Add22~17 (
// Equation(s):
// \VGA|Add22~17_sumout  = SUM(( \VGA|Add21~17_sumout  ) + ( VCC ) + ( \VGA|Add22~14  ))
// \VGA|Add22~18  = CARRY(( \VGA|Add21~17_sumout  ) + ( VCC ) + ( \VGA|Add22~14  ))

	.dataa(gnd),
	.datab(!\VGA|Add21~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~17_sumout ),
	.cout(\VGA|Add22~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~17 .extended_lut = "off";
defparam \VGA|Add22~17 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add22~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N21
cyclonev_lcell_comb \VGA|Add21~21 (
// Equation(s):
// \VGA|Add21~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add21~18  ))
// \VGA|Add21~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add21~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~21_sumout ),
	.cout(\VGA|Add21~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~21 .extended_lut = "off";
defparam \VGA|Add21~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N21
cyclonev_lcell_comb \VGA|Add22~21 (
// Equation(s):
// \VGA|Add22~21_sumout  = SUM(( \VGA|Add21~21_sumout  ) + ( VCC ) + ( \VGA|Add22~18  ))
// \VGA|Add22~22  = CARRY(( \VGA|Add21~21_sumout  ) + ( VCC ) + ( \VGA|Add22~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~21_sumout ),
	.cout(\VGA|Add22~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~21 .extended_lut = "off";
defparam \VGA|Add22~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N24
cyclonev_lcell_comb \VGA|Add21~25 (
// Equation(s):
// \VGA|Add21~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|Add21~22  ))
// \VGA|Add21~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|Add21~22  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~25_sumout ),
	.cout(\VGA|Add21~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~25 .extended_lut = "off";
defparam \VGA|Add21~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N24
cyclonev_lcell_comb \VGA|Add22~25 (
// Equation(s):
// \VGA|Add22~25_sumout  = SUM(( \VGA|Add21~25_sumout  ) + ( VCC ) + ( \VGA|Add22~22  ))
// \VGA|Add22~26  = CARRY(( \VGA|Add21~25_sumout  ) + ( VCC ) + ( \VGA|Add22~22  ))

	.dataa(gnd),
	.datab(!\VGA|Add21~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~25_sumout ),
	.cout(\VGA|Add22~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~25 .extended_lut = "off";
defparam \VGA|Add22~25 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add22~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N27
cyclonev_lcell_comb \VGA|Add21~29 (
// Equation(s):
// \VGA|Add21~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add21~26  ))
// \VGA|Add21~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add21~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~29_sumout ),
	.cout(\VGA|Add21~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~29 .extended_lut = "off";
defparam \VGA|Add21~29 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N27
cyclonev_lcell_comb \VGA|Add22~29 (
// Equation(s):
// \VGA|Add22~29_sumout  = SUM(( \VGA|Add21~29_sumout  ) + ( VCC ) + ( \VGA|Add22~26  ))
// \VGA|Add22~30  = CARRY(( \VGA|Add21~29_sumout  ) + ( VCC ) + ( \VGA|Add22~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~29_sumout ),
	.cout(\VGA|Add22~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~29 .extended_lut = "off";
defparam \VGA|Add22~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N30
cyclonev_lcell_comb \VGA|Add21~33 (
// Equation(s):
// \VGA|Add21~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add21~30  ))
// \VGA|Add21~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add21~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~33_sumout ),
	.cout(\VGA|Add21~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~33 .extended_lut = "off";
defparam \VGA|Add21~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N30
cyclonev_lcell_comb \VGA|Add22~33 (
// Equation(s):
// \VGA|Add22~33_sumout  = SUM(( \VGA|Add21~33_sumout  ) + ( VCC ) + ( \VGA|Add22~30  ))
// \VGA|Add22~34  = CARRY(( \VGA|Add21~33_sumout  ) + ( VCC ) + ( \VGA|Add22~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~33_sumout ),
	.cout(\VGA|Add22~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~33 .extended_lut = "off";
defparam \VGA|Add22~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N33
cyclonev_lcell_comb \VGA|Add21~37 (
// Equation(s):
// \VGA|Add21~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add21~34  ))
// \VGA|Add21~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add21~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~37_sumout ),
	.cout(\VGA|Add21~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~37 .extended_lut = "off";
defparam \VGA|Add21~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N33
cyclonev_lcell_comb \VGA|Add22~37 (
// Equation(s):
// \VGA|Add22~37_sumout  = SUM(( \VGA|Add21~37_sumout  ) + ( VCC ) + ( \VGA|Add22~34  ))
// \VGA|Add22~38  = CARRY(( \VGA|Add21~37_sumout  ) + ( VCC ) + ( \VGA|Add22~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~37_sumout ),
	.cout(\VGA|Add22~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~37 .extended_lut = "off";
defparam \VGA|Add22~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N36
cyclonev_lcell_comb \VGA|Add21~41 (
// Equation(s):
// \VGA|Add21~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add21~38  ))
// \VGA|Add21~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add21~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~41_sumout ),
	.cout(\VGA|Add21~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~41 .extended_lut = "off";
defparam \VGA|Add21~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N36
cyclonev_lcell_comb \VGA|Add22~41 (
// Equation(s):
// \VGA|Add22~41_sumout  = SUM(( \VGA|Add21~41_sumout  ) + ( VCC ) + ( \VGA|Add22~38  ))
// \VGA|Add22~42  = CARRY(( \VGA|Add21~41_sumout  ) + ( VCC ) + ( \VGA|Add22~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~41_sumout ),
	.cout(\VGA|Add22~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~41 .extended_lut = "off";
defparam \VGA|Add22~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N39
cyclonev_lcell_comb \VGA|Add21~45 (
// Equation(s):
// \VGA|Add21~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add21~42  ))
// \VGA|Add21~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add21~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~45_sumout ),
	.cout(\VGA|Add21~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~45 .extended_lut = "off";
defparam \VGA|Add21~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N39
cyclonev_lcell_comb \VGA|Add22~45 (
// Equation(s):
// \VGA|Add22~45_sumout  = SUM(( \VGA|Add21~45_sumout  ) + ( VCC ) + ( \VGA|Add22~42  ))
// \VGA|Add22~46  = CARRY(( \VGA|Add21~45_sumout  ) + ( VCC ) + ( \VGA|Add22~42  ))

	.dataa(!\VGA|Add21~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~45_sumout ),
	.cout(\VGA|Add22~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~45 .extended_lut = "off";
defparam \VGA|Add22~45 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add22~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N42
cyclonev_lcell_comb \VGA|Add21~49 (
// Equation(s):
// \VGA|Add21~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add21~46  ))
// \VGA|Add21~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add21~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~49_sumout ),
	.cout(\VGA|Add21~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~49 .extended_lut = "off";
defparam \VGA|Add21~49 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N42
cyclonev_lcell_comb \VGA|Add22~49 (
// Equation(s):
// \VGA|Add22~49_sumout  = SUM(( \VGA|Add21~49_sumout  ) + ( VCC ) + ( \VGA|Add22~46  ))
// \VGA|Add22~50  = CARRY(( \VGA|Add21~49_sumout  ) + ( VCC ) + ( \VGA|Add22~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~49_sumout ),
	.cout(\VGA|Add22~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~49 .extended_lut = "off";
defparam \VGA|Add22~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N45
cyclonev_lcell_comb \VGA|Add21~53 (
// Equation(s):
// \VGA|Add21~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add21~50  ))
// \VGA|Add21~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add21~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~53_sumout ),
	.cout(\VGA|Add21~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~53 .extended_lut = "off";
defparam \VGA|Add21~53 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N45
cyclonev_lcell_comb \VGA|Add22~53 (
// Equation(s):
// \VGA|Add22~53_sumout  = SUM(( \VGA|Add21~53_sumout  ) + ( VCC ) + ( \VGA|Add22~50  ))
// \VGA|Add22~54  = CARRY(( \VGA|Add21~53_sumout  ) + ( VCC ) + ( \VGA|Add22~50  ))

	.dataa(!\VGA|Add21~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~53_sumout ),
	.cout(\VGA|Add22~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~53 .extended_lut = "off";
defparam \VGA|Add22~53 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add22~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N48
cyclonev_lcell_comb \VGA|Add21~57 (
// Equation(s):
// \VGA|Add21~57_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add21~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~57 .extended_lut = "off";
defparam \VGA|Add21~57 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add21~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N48
cyclonev_lcell_comb \VGA|Add22~57 (
// Equation(s):
// \VGA|Add22~57_sumout  = SUM(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~54  ))
// \VGA|Add22~58  = CARRY(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~57_sumout ),
	.cout(\VGA|Add22~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~57 .extended_lut = "off";
defparam \VGA|Add22~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N51
cyclonev_lcell_comb \VGA|Add22~61 (
// Equation(s):
// \VGA|Add22~61_sumout  = SUM(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~61 .extended_lut = "off";
defparam \VGA|Add22~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y53_N0
cyclonev_mac \VGA|Mult8~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult8~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult8~8 .accumulate_clock = "none";
defparam \VGA|Mult8~8 .ax_clock = "none";
defparam \VGA|Mult8~8 .ax_width = 7;
defparam \VGA|Mult8~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult8~8 .ay_scan_in_width = 18;
defparam \VGA|Mult8~8 .ay_use_scan_in = "false";
defparam \VGA|Mult8~8 .az_clock = "none";
defparam \VGA|Mult8~8 .bx_clock = "none";
defparam \VGA|Mult8~8 .by_clock = "none";
defparam \VGA|Mult8~8 .by_use_scan_in = "false";
defparam \VGA|Mult8~8 .bz_clock = "none";
defparam \VGA|Mult8~8 .coef_a_0 = 0;
defparam \VGA|Mult8~8 .coef_a_1 = 0;
defparam \VGA|Mult8~8 .coef_a_2 = 0;
defparam \VGA|Mult8~8 .coef_a_3 = 0;
defparam \VGA|Mult8~8 .coef_a_4 = 0;
defparam \VGA|Mult8~8 .coef_a_5 = 0;
defparam \VGA|Mult8~8 .coef_a_6 = 0;
defparam \VGA|Mult8~8 .coef_a_7 = 0;
defparam \VGA|Mult8~8 .coef_b_0 = 0;
defparam \VGA|Mult8~8 .coef_b_1 = 0;
defparam \VGA|Mult8~8 .coef_b_2 = 0;
defparam \VGA|Mult8~8 .coef_b_3 = 0;
defparam \VGA|Mult8~8 .coef_b_4 = 0;
defparam \VGA|Mult8~8 .coef_b_5 = 0;
defparam \VGA|Mult8~8 .coef_b_6 = 0;
defparam \VGA|Mult8~8 .coef_b_7 = 0;
defparam \VGA|Mult8~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult8~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult8~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult8~8 .delay_scan_out_by = "false";
defparam \VGA|Mult8~8 .enable_double_accum = "false";
defparam \VGA|Mult8~8 .load_const_clock = "none";
defparam \VGA|Mult8~8 .load_const_value = 0;
defparam \VGA|Mult8~8 .mode_sub_location = 0;
defparam \VGA|Mult8~8 .negate_clock = "none";
defparam \VGA|Mult8~8 .operand_source_max = "input";
defparam \VGA|Mult8~8 .operand_source_may = "input";
defparam \VGA|Mult8~8 .operand_source_mbx = "input";
defparam \VGA|Mult8~8 .operand_source_mby = "input";
defparam \VGA|Mult8~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult8~8 .output_clock = "none";
defparam \VGA|Mult8~8 .preadder_subtract_a = "false";
defparam \VGA|Mult8~8 .preadder_subtract_b = "false";
defparam \VGA|Mult8~8 .result_a_width = 64;
defparam \VGA|Mult8~8 .signed_max = "false";
defparam \VGA|Mult8~8 .signed_may = "false";
defparam \VGA|Mult8~8 .signed_mbx = "false";
defparam \VGA|Mult8~8 .signed_mby = "false";
defparam \VGA|Mult8~8 .sub_clock = "none";
defparam \VGA|Mult8~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N36
cyclonev_lcell_comb \VGA|Add1~80 (
// Equation(s):
// \VGA|Add1~80_combout  = ( \VGA|Mult5~21  & ( \VGA|Mult8~21  & ( ((!\VGA|Add1~72_combout  & (\VGA|Add17~9_sumout )) # (\VGA|Add1~72_combout  & ((\VGA|Mult2~21 )))) # (\VGA|Add1~73_combout ) ) ) ) # ( !\VGA|Mult5~21  & ( \VGA|Mult8~21  & ( 
// (!\VGA|Add1~72_combout  & (((\VGA|Add1~73_combout )) # (\VGA|Add17~9_sumout ))) # (\VGA|Add1~72_combout  & (((!\VGA|Add1~73_combout  & \VGA|Mult2~21 )))) ) ) ) # ( \VGA|Mult5~21  & ( !\VGA|Mult8~21  & ( (!\VGA|Add1~72_combout  & (\VGA|Add17~9_sumout  & 
// (!\VGA|Add1~73_combout ))) # (\VGA|Add1~72_combout  & (((\VGA|Mult2~21 ) # (\VGA|Add1~73_combout )))) ) ) ) # ( !\VGA|Mult5~21  & ( !\VGA|Mult8~21  & ( (!\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout  & (\VGA|Add17~9_sumout )) # (\VGA|Add1~72_combout  & 
// ((\VGA|Mult2~21 ))))) ) ) )

	.dataa(!\VGA|Add17~9_sumout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Add1~73_combout ),
	.datad(!\VGA|Mult2~21 ),
	.datae(!\VGA|Mult5~21 ),
	.dataf(!\VGA|Mult8~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~80 .extended_lut = "off";
defparam \VGA|Add1~80 .lut_mask = 64'h407043734C7C4F7F;
defparam \VGA|Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y55_N0
cyclonev_mac \VGA|Mult7~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult7~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult7~8 .accumulate_clock = "none";
defparam \VGA|Mult7~8 .ax_clock = "none";
defparam \VGA|Mult7~8 .ax_width = 7;
defparam \VGA|Mult7~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult7~8 .ay_scan_in_width = 18;
defparam \VGA|Mult7~8 .ay_use_scan_in = "false";
defparam \VGA|Mult7~8 .az_clock = "none";
defparam \VGA|Mult7~8 .bx_clock = "none";
defparam \VGA|Mult7~8 .by_clock = "none";
defparam \VGA|Mult7~8 .by_use_scan_in = "false";
defparam \VGA|Mult7~8 .bz_clock = "none";
defparam \VGA|Mult7~8 .coef_a_0 = 0;
defparam \VGA|Mult7~8 .coef_a_1 = 0;
defparam \VGA|Mult7~8 .coef_a_2 = 0;
defparam \VGA|Mult7~8 .coef_a_3 = 0;
defparam \VGA|Mult7~8 .coef_a_4 = 0;
defparam \VGA|Mult7~8 .coef_a_5 = 0;
defparam \VGA|Mult7~8 .coef_a_6 = 0;
defparam \VGA|Mult7~8 .coef_a_7 = 0;
defparam \VGA|Mult7~8 .coef_b_0 = 0;
defparam \VGA|Mult7~8 .coef_b_1 = 0;
defparam \VGA|Mult7~8 .coef_b_2 = 0;
defparam \VGA|Mult7~8 .coef_b_3 = 0;
defparam \VGA|Mult7~8 .coef_b_4 = 0;
defparam \VGA|Mult7~8 .coef_b_5 = 0;
defparam \VGA|Mult7~8 .coef_b_6 = 0;
defparam \VGA|Mult7~8 .coef_b_7 = 0;
defparam \VGA|Mult7~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult7~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult7~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult7~8 .delay_scan_out_by = "false";
defparam \VGA|Mult7~8 .enable_double_accum = "false";
defparam \VGA|Mult7~8 .load_const_clock = "none";
defparam \VGA|Mult7~8 .load_const_value = 0;
defparam \VGA|Mult7~8 .mode_sub_location = 0;
defparam \VGA|Mult7~8 .negate_clock = "none";
defparam \VGA|Mult7~8 .operand_source_max = "input";
defparam \VGA|Mult7~8 .operand_source_may = "input";
defparam \VGA|Mult7~8 .operand_source_mbx = "input";
defparam \VGA|Mult7~8 .operand_source_mby = "input";
defparam \VGA|Mult7~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult7~8 .output_clock = "none";
defparam \VGA|Mult7~8 .preadder_subtract_a = "false";
defparam \VGA|Mult7~8 .preadder_subtract_b = "false";
defparam \VGA|Mult7~8 .result_a_width = 64;
defparam \VGA|Mult7~8 .signed_max = "false";
defparam \VGA|Mult7~8 .signed_may = "false";
defparam \VGA|Mult7~8 .signed_mbx = "false";
defparam \VGA|Mult7~8 .signed_mby = "false";
defparam \VGA|Mult7~8 .sub_clock = "none";
defparam \VGA|Mult7~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N33
cyclonev_lcell_comb \VGA|Add1~1 (
// Equation(s):
// \VGA|Add1~1_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~18_combout  ) ) # ( !\VGA|always0~3_combout  & ( (\VGA|always0~13_combout  & \VGA|always0~18_combout ) ) )

	.dataa(!\VGA|always0~13_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~1 .extended_lut = "off";
defparam \VGA|Add1~1 .lut_mask = 64'h050505050F0F0F0F;
defparam \VGA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y57_N0
cyclonev_mac \VGA|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult3~8 .accumulate_clock = "none";
defparam \VGA|Mult3~8 .ax_clock = "none";
defparam \VGA|Mult3~8 .ax_width = 7;
defparam \VGA|Mult3~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult3~8 .ay_scan_in_width = 18;
defparam \VGA|Mult3~8 .ay_use_scan_in = "false";
defparam \VGA|Mult3~8 .az_clock = "none";
defparam \VGA|Mult3~8 .bx_clock = "none";
defparam \VGA|Mult3~8 .by_clock = "none";
defparam \VGA|Mult3~8 .by_use_scan_in = "false";
defparam \VGA|Mult3~8 .bz_clock = "none";
defparam \VGA|Mult3~8 .coef_a_0 = 0;
defparam \VGA|Mult3~8 .coef_a_1 = 0;
defparam \VGA|Mult3~8 .coef_a_2 = 0;
defparam \VGA|Mult3~8 .coef_a_3 = 0;
defparam \VGA|Mult3~8 .coef_a_4 = 0;
defparam \VGA|Mult3~8 .coef_a_5 = 0;
defparam \VGA|Mult3~8 .coef_a_6 = 0;
defparam \VGA|Mult3~8 .coef_a_7 = 0;
defparam \VGA|Mult3~8 .coef_b_0 = 0;
defparam \VGA|Mult3~8 .coef_b_1 = 0;
defparam \VGA|Mult3~8 .coef_b_2 = 0;
defparam \VGA|Mult3~8 .coef_b_3 = 0;
defparam \VGA|Mult3~8 .coef_b_4 = 0;
defparam \VGA|Mult3~8 .coef_b_5 = 0;
defparam \VGA|Mult3~8 .coef_b_6 = 0;
defparam \VGA|Mult3~8 .coef_b_7 = 0;
defparam \VGA|Mult3~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult3~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult3~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult3~8 .delay_scan_out_by = "false";
defparam \VGA|Mult3~8 .enable_double_accum = "false";
defparam \VGA|Mult3~8 .load_const_clock = "none";
defparam \VGA|Mult3~8 .load_const_value = 0;
defparam \VGA|Mult3~8 .mode_sub_location = 0;
defparam \VGA|Mult3~8 .negate_clock = "none";
defparam \VGA|Mult3~8 .operand_source_max = "input";
defparam \VGA|Mult3~8 .operand_source_may = "input";
defparam \VGA|Mult3~8 .operand_source_mbx = "input";
defparam \VGA|Mult3~8 .operand_source_mby = "input";
defparam \VGA|Mult3~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult3~8 .output_clock = "none";
defparam \VGA|Mult3~8 .preadder_subtract_a = "false";
defparam \VGA|Mult3~8 .preadder_subtract_b = "false";
defparam \VGA|Mult3~8 .result_a_width = 64;
defparam \VGA|Mult3~8 .signed_max = "false";
defparam \VGA|Mult3~8 .signed_may = "false";
defparam \VGA|Mult3~8 .signed_mbx = "false";
defparam \VGA|Mult3~8 .signed_mby = "false";
defparam \VGA|Mult3~8 .sub_clock = "none";
defparam \VGA|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N54
cyclonev_lcell_comb \VGA|Add1~68 (
// Equation(s):
// \VGA|Add1~68_combout  = ( \VGA|Add1~0_combout  & ( (!\VGA|always0~18_combout  & ((\VGA|always0~3_combout ))) # (\VGA|always0~18_combout  & (\VGA|always0~13_combout  & !\VGA|always0~3_combout )) ) ) # ( !\VGA|Add1~0_combout  & ( (\VGA|always0~13_combout  & 
// (\VGA|always0~18_combout  & !\VGA|always0~3_combout )) ) )

	.dataa(!\VGA|always0~13_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~18_combout ),
	.datad(!\VGA|always0~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~68 .extended_lut = "off";
defparam \VGA|Add1~68 .lut_mask = 64'h0500050005F005F0;
defparam \VGA|Add1~68 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y55_N0
cyclonev_mac \VGA|Mult6~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult6~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult6~8 .accumulate_clock = "none";
defparam \VGA|Mult6~8 .ax_clock = "none";
defparam \VGA|Mult6~8 .ax_width = 7;
defparam \VGA|Mult6~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult6~8 .ay_scan_in_width = 18;
defparam \VGA|Mult6~8 .ay_use_scan_in = "false";
defparam \VGA|Mult6~8 .az_clock = "none";
defparam \VGA|Mult6~8 .bx_clock = "none";
defparam \VGA|Mult6~8 .by_clock = "none";
defparam \VGA|Mult6~8 .by_use_scan_in = "false";
defparam \VGA|Mult6~8 .bz_clock = "none";
defparam \VGA|Mult6~8 .coef_a_0 = 0;
defparam \VGA|Mult6~8 .coef_a_1 = 0;
defparam \VGA|Mult6~8 .coef_a_2 = 0;
defparam \VGA|Mult6~8 .coef_a_3 = 0;
defparam \VGA|Mult6~8 .coef_a_4 = 0;
defparam \VGA|Mult6~8 .coef_a_5 = 0;
defparam \VGA|Mult6~8 .coef_a_6 = 0;
defparam \VGA|Mult6~8 .coef_a_7 = 0;
defparam \VGA|Mult6~8 .coef_b_0 = 0;
defparam \VGA|Mult6~8 .coef_b_1 = 0;
defparam \VGA|Mult6~8 .coef_b_2 = 0;
defparam \VGA|Mult6~8 .coef_b_3 = 0;
defparam \VGA|Mult6~8 .coef_b_4 = 0;
defparam \VGA|Mult6~8 .coef_b_5 = 0;
defparam \VGA|Mult6~8 .coef_b_6 = 0;
defparam \VGA|Mult6~8 .coef_b_7 = 0;
defparam \VGA|Mult6~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult6~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult6~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult6~8 .delay_scan_out_by = "false";
defparam \VGA|Mult6~8 .enable_double_accum = "false";
defparam \VGA|Mult6~8 .load_const_clock = "none";
defparam \VGA|Mult6~8 .load_const_value = 0;
defparam \VGA|Mult6~8 .mode_sub_location = 0;
defparam \VGA|Mult6~8 .negate_clock = "none";
defparam \VGA|Mult6~8 .operand_source_max = "input";
defparam \VGA|Mult6~8 .operand_source_may = "input";
defparam \VGA|Mult6~8 .operand_source_mbx = "input";
defparam \VGA|Mult6~8 .operand_source_mby = "input";
defparam \VGA|Mult6~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult6~8 .output_clock = "none";
defparam \VGA|Mult6~8 .preadder_subtract_a = "false";
defparam \VGA|Mult6~8 .preadder_subtract_b = "false";
defparam \VGA|Mult6~8 .result_a_width = 64;
defparam \VGA|Mult6~8 .signed_max = "false";
defparam \VGA|Mult6~8 .signed_may = "false";
defparam \VGA|Mult6~8 .signed_mbx = "false";
defparam \VGA|Mult6~8 .signed_mby = "false";
defparam \VGA|Mult6~8 .sub_clock = "none";
defparam \VGA|Mult6~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y59_N0
cyclonev_mac \VGA|Mult4~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult4~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult4~8 .accumulate_clock = "none";
defparam \VGA|Mult4~8 .ax_clock = "none";
defparam \VGA|Mult4~8 .ax_width = 7;
defparam \VGA|Mult4~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult4~8 .ay_scan_in_width = 18;
defparam \VGA|Mult4~8 .ay_use_scan_in = "false";
defparam \VGA|Mult4~8 .az_clock = "none";
defparam \VGA|Mult4~8 .bx_clock = "none";
defparam \VGA|Mult4~8 .by_clock = "none";
defparam \VGA|Mult4~8 .by_use_scan_in = "false";
defparam \VGA|Mult4~8 .bz_clock = "none";
defparam \VGA|Mult4~8 .coef_a_0 = 0;
defparam \VGA|Mult4~8 .coef_a_1 = 0;
defparam \VGA|Mult4~8 .coef_a_2 = 0;
defparam \VGA|Mult4~8 .coef_a_3 = 0;
defparam \VGA|Mult4~8 .coef_a_4 = 0;
defparam \VGA|Mult4~8 .coef_a_5 = 0;
defparam \VGA|Mult4~8 .coef_a_6 = 0;
defparam \VGA|Mult4~8 .coef_a_7 = 0;
defparam \VGA|Mult4~8 .coef_b_0 = 0;
defparam \VGA|Mult4~8 .coef_b_1 = 0;
defparam \VGA|Mult4~8 .coef_b_2 = 0;
defparam \VGA|Mult4~8 .coef_b_3 = 0;
defparam \VGA|Mult4~8 .coef_b_4 = 0;
defparam \VGA|Mult4~8 .coef_b_5 = 0;
defparam \VGA|Mult4~8 .coef_b_6 = 0;
defparam \VGA|Mult4~8 .coef_b_7 = 0;
defparam \VGA|Mult4~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult4~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult4~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult4~8 .delay_scan_out_by = "false";
defparam \VGA|Mult4~8 .enable_double_accum = "false";
defparam \VGA|Mult4~8 .load_const_clock = "none";
defparam \VGA|Mult4~8 .load_const_value = 0;
defparam \VGA|Mult4~8 .mode_sub_location = 0;
defparam \VGA|Mult4~8 .negate_clock = "none";
defparam \VGA|Mult4~8 .operand_source_max = "input";
defparam \VGA|Mult4~8 .operand_source_may = "input";
defparam \VGA|Mult4~8 .operand_source_mbx = "input";
defparam \VGA|Mult4~8 .operand_source_mby = "input";
defparam \VGA|Mult4~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult4~8 .output_clock = "none";
defparam \VGA|Mult4~8 .preadder_subtract_a = "false";
defparam \VGA|Mult4~8 .preadder_subtract_b = "false";
defparam \VGA|Mult4~8 .result_a_width = 64;
defparam \VGA|Mult4~8 .signed_max = "false";
defparam \VGA|Mult4~8 .signed_may = "false";
defparam \VGA|Mult4~8 .signed_mbx = "false";
defparam \VGA|Mult4~8 .signed_mby = "false";
defparam \VGA|Mult4~8 .sub_clock = "none";
defparam \VGA|Mult4~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N30
cyclonev_lcell_comb \VGA|Add1~78 (
// Equation(s):
// \VGA|Add1~78_combout  = ( \VGA|Mult6~21  & ( \VGA|Mult4~21  & ( ((!\VGA|Add1~1_combout  & (\VGA|Mult7~21 )) # (\VGA|Add1~1_combout  & ((\VGA|Mult3~21 )))) # (\VGA|Add1~68_combout ) ) ) ) # ( !\VGA|Mult6~21  & ( \VGA|Mult4~21  & ( (!\VGA|Add1~1_combout  & 
// (\VGA|Mult7~21  & ((!\VGA|Add1~68_combout )))) # (\VGA|Add1~1_combout  & (((\VGA|Add1~68_combout ) # (\VGA|Mult3~21 )))) ) ) ) # ( \VGA|Mult6~21  & ( !\VGA|Mult4~21  & ( (!\VGA|Add1~1_combout  & (((\VGA|Add1~68_combout )) # (\VGA|Mult7~21 ))) # 
// (\VGA|Add1~1_combout  & (((\VGA|Mult3~21  & !\VGA|Add1~68_combout )))) ) ) ) # ( !\VGA|Mult6~21  & ( !\VGA|Mult4~21  & ( (!\VGA|Add1~68_combout  & ((!\VGA|Add1~1_combout  & (\VGA|Mult7~21 )) # (\VGA|Add1~1_combout  & ((\VGA|Mult3~21 ))))) ) ) )

	.dataa(!\VGA|Mult7~21 ),
	.datab(!\VGA|Add1~1_combout ),
	.datac(!\VGA|Mult3~21 ),
	.datad(!\VGA|Add1~68_combout ),
	.datae(!\VGA|Mult6~21 ),
	.dataf(!\VGA|Mult4~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~78 .extended_lut = "off";
defparam \VGA|Add1~78 .lut_mask = 64'h470047CC473347FF;
defparam \VGA|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N0
cyclonev_lcell_comb \VGA|Add20~13 (
// Equation(s):
// \VGA|Add20~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add20~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~13_sumout ),
	.cout(\VGA|Add20~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~13 .extended_lut = "off";
defparam \VGA|Add20~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N3
cyclonev_lcell_comb \VGA|Add20~17 (
// Equation(s):
// \VGA|Add20~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|Add20~14  ))
// \VGA|Add20~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|Add20~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~17_sumout ),
	.cout(\VGA|Add20~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~17 .extended_lut = "off";
defparam \VGA|Add20~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add20~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N6
cyclonev_lcell_comb \VGA|Add20~21 (
// Equation(s):
// \VGA|Add20~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( VCC ) + ( \VGA|Add20~18  ))
// \VGA|Add20~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( VCC ) + ( \VGA|Add20~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~21_sumout ),
	.cout(\VGA|Add20~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~21 .extended_lut = "off";
defparam \VGA|Add20~21 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N9
cyclonev_lcell_comb \VGA|Add20~25 (
// Equation(s):
// \VGA|Add20~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( \VGA|Add20~22  ))
// \VGA|Add20~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( \VGA|Add20~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~25_sumout ),
	.cout(\VGA|Add20~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~25 .extended_lut = "off";
defparam \VGA|Add20~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N12
cyclonev_lcell_comb \VGA|Add20~29 (
// Equation(s):
// \VGA|Add20~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add20~26  ))
// \VGA|Add20~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add20~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~29_sumout ),
	.cout(\VGA|Add20~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~29 .extended_lut = "off";
defparam \VGA|Add20~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N15
cyclonev_lcell_comb \VGA|Add20~33 (
// Equation(s):
// \VGA|Add20~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|Add20~30  ))
// \VGA|Add20~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|Add20~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~33_sumout ),
	.cout(\VGA|Add20~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~33 .extended_lut = "off";
defparam \VGA|Add20~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add20~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N18
cyclonev_lcell_comb \VGA|Add20~37 (
// Equation(s):
// \VGA|Add20~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add20~34  ))
// \VGA|Add20~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add20~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~37_sumout ),
	.cout(\VGA|Add20~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~37 .extended_lut = "off";
defparam \VGA|Add20~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add20~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N21
cyclonev_lcell_comb \VGA|Add20~41 (
// Equation(s):
// \VGA|Add20~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( VCC ) + ( \VGA|Add20~38  ))
// \VGA|Add20~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( VCC ) + ( \VGA|Add20~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~41_sumout ),
	.cout(\VGA|Add20~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~41 .extended_lut = "off";
defparam \VGA|Add20~41 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N24
cyclonev_lcell_comb \VGA|Add20~45 (
// Equation(s):
// \VGA|Add20~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add20~42  ))
// \VGA|Add20~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add20~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~45_sumout ),
	.cout(\VGA|Add20~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~45 .extended_lut = "off";
defparam \VGA|Add20~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N27
cyclonev_lcell_comb \VGA|Add20~49 (
// Equation(s):
// \VGA|Add20~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|Add20~46  ))
// \VGA|Add20~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|Add20~46  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~49_sumout ),
	.cout(\VGA|Add20~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~49 .extended_lut = "off";
defparam \VGA|Add20~49 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add20~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N30
cyclonev_lcell_comb \VGA|Add20~53 (
// Equation(s):
// \VGA|Add20~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add20~50  ))
// \VGA|Add20~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add20~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~53_sumout ),
	.cout(\VGA|Add20~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~53 .extended_lut = "off";
defparam \VGA|Add20~53 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N33
cyclonev_lcell_comb \VGA|Add20~57 (
// Equation(s):
// \VGA|Add20~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add20~54  ))
// \VGA|Add20~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add20~54  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~57_sumout ),
	.cout(\VGA|Add20~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~57 .extended_lut = "off";
defparam \VGA|Add20~57 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N36
cyclonev_lcell_comb \VGA|Add20~61 (
// Equation(s):
// \VGA|Add20~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add20~58  ))
// \VGA|Add20~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add20~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~61_sumout ),
	.cout(\VGA|Add20~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~61 .extended_lut = "off";
defparam \VGA|Add20~61 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N39
cyclonev_lcell_comb \VGA|Add20~9 (
// Equation(s):
// \VGA|Add20~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add20~62  ))
// \VGA|Add20~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add20~62  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~9_sumout ),
	.cout(\VGA|Add20~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~9 .extended_lut = "off";
defparam \VGA|Add20~9 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N6
cyclonev_lcell_comb \VGA|Add1~123 (
// Equation(s):
// \VGA|Add1~123_combout  = ( \VGA|always0~18_combout  & ( \VGA|LessThan3~3_combout  & ( (!\VGA|always0~3_combout  & !\VGA|always0~13_combout ) ) ) ) # ( !\VGA|always0~18_combout  & ( \VGA|LessThan3~3_combout  & ( (!\VGA|Add1~0_combout ) # 
// ((!\VGA|always0~3_combout  & !\VGA|always0~13_combout )) ) ) ) # ( \VGA|always0~18_combout  & ( !\VGA|LessThan3~3_combout  & ( (!\VGA|always0~3_combout  & ((!\VGA|always0~13_combout ) # (\VGA|red[0]~0_combout ))) ) ) ) # ( !\VGA|always0~18_combout  & ( 
// !\VGA|LessThan3~3_combout  & ( (!\VGA|red[0]~0_combout  & ((!\VGA|Add1~0_combout ) # ((!\VGA|always0~3_combout  & !\VGA|always0~13_combout )))) # (\VGA|red[0]~0_combout  & (!\VGA|always0~3_combout )) ) ) )

	.dataa(!\VGA|red[0]~0_combout ),
	.datab(!\VGA|always0~3_combout ),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|Add1~0_combout ),
	.datae(!\VGA|always0~18_combout ),
	.dataf(!\VGA|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~123 .extended_lut = "off";
defparam \VGA|Add1~123 .lut_mask = 64'hEEC4C4C4FFC0C0C0;
defparam \VGA|Add1~123 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y49_N0
cyclonev_mac \VGA|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult1~8 .accumulate_clock = "none";
defparam \VGA|Mult1~8 .ax_clock = "none";
defparam \VGA|Mult1~8 .ax_width = 7;
defparam \VGA|Mult1~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult1~8 .ay_scan_in_width = 18;
defparam \VGA|Mult1~8 .ay_use_scan_in = "false";
defparam \VGA|Mult1~8 .az_clock = "none";
defparam \VGA|Mult1~8 .bx_clock = "none";
defparam \VGA|Mult1~8 .by_clock = "none";
defparam \VGA|Mult1~8 .by_use_scan_in = "false";
defparam \VGA|Mult1~8 .bz_clock = "none";
defparam \VGA|Mult1~8 .coef_a_0 = 0;
defparam \VGA|Mult1~8 .coef_a_1 = 0;
defparam \VGA|Mult1~8 .coef_a_2 = 0;
defparam \VGA|Mult1~8 .coef_a_3 = 0;
defparam \VGA|Mult1~8 .coef_a_4 = 0;
defparam \VGA|Mult1~8 .coef_a_5 = 0;
defparam \VGA|Mult1~8 .coef_a_6 = 0;
defparam \VGA|Mult1~8 .coef_a_7 = 0;
defparam \VGA|Mult1~8 .coef_b_0 = 0;
defparam \VGA|Mult1~8 .coef_b_1 = 0;
defparam \VGA|Mult1~8 .coef_b_2 = 0;
defparam \VGA|Mult1~8 .coef_b_3 = 0;
defparam \VGA|Mult1~8 .coef_b_4 = 0;
defparam \VGA|Mult1~8 .coef_b_5 = 0;
defparam \VGA|Mult1~8 .coef_b_6 = 0;
defparam \VGA|Mult1~8 .coef_b_7 = 0;
defparam \VGA|Mult1~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult1~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult1~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult1~8 .delay_scan_out_by = "false";
defparam \VGA|Mult1~8 .enable_double_accum = "false";
defparam \VGA|Mult1~8 .load_const_clock = "none";
defparam \VGA|Mult1~8 .load_const_value = 0;
defparam \VGA|Mult1~8 .mode_sub_location = 0;
defparam \VGA|Mult1~8 .negate_clock = "none";
defparam \VGA|Mult1~8 .operand_source_max = "input";
defparam \VGA|Mult1~8 .operand_source_may = "input";
defparam \VGA|Mult1~8 .operand_source_mbx = "input";
defparam \VGA|Mult1~8 .operand_source_mby = "input";
defparam \VGA|Mult1~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult1~8 .output_clock = "none";
defparam \VGA|Mult1~8 .preadder_subtract_a = "false";
defparam \VGA|Mult1~8 .preadder_subtract_b = "false";
defparam \VGA|Mult1~8 .result_a_width = 64;
defparam \VGA|Mult1~8 .signed_max = "false";
defparam \VGA|Mult1~8 .signed_may = "false";
defparam \VGA|Mult1~8 .signed_mbx = "false";
defparam \VGA|Mult1~8 .signed_mby = "false";
defparam \VGA|Mult1~8 .sub_clock = "none";
defparam \VGA|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y51_N0
cyclonev_mac \VGA|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult0~8 .accumulate_clock = "none";
defparam \VGA|Mult0~8 .ax_clock = "none";
defparam \VGA|Mult0~8 .ax_width = 7;
defparam \VGA|Mult0~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult0~8 .ay_scan_in_width = 18;
defparam \VGA|Mult0~8 .ay_use_scan_in = "false";
defparam \VGA|Mult0~8 .az_clock = "none";
defparam \VGA|Mult0~8 .bx_clock = "none";
defparam \VGA|Mult0~8 .by_clock = "none";
defparam \VGA|Mult0~8 .by_use_scan_in = "false";
defparam \VGA|Mult0~8 .bz_clock = "none";
defparam \VGA|Mult0~8 .coef_a_0 = 0;
defparam \VGA|Mult0~8 .coef_a_1 = 0;
defparam \VGA|Mult0~8 .coef_a_2 = 0;
defparam \VGA|Mult0~8 .coef_a_3 = 0;
defparam \VGA|Mult0~8 .coef_a_4 = 0;
defparam \VGA|Mult0~8 .coef_a_5 = 0;
defparam \VGA|Mult0~8 .coef_a_6 = 0;
defparam \VGA|Mult0~8 .coef_a_7 = 0;
defparam \VGA|Mult0~8 .coef_b_0 = 0;
defparam \VGA|Mult0~8 .coef_b_1 = 0;
defparam \VGA|Mult0~8 .coef_b_2 = 0;
defparam \VGA|Mult0~8 .coef_b_3 = 0;
defparam \VGA|Mult0~8 .coef_b_4 = 0;
defparam \VGA|Mult0~8 .coef_b_5 = 0;
defparam \VGA|Mult0~8 .coef_b_6 = 0;
defparam \VGA|Mult0~8 .coef_b_7 = 0;
defparam \VGA|Mult0~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult0~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult0~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult0~8 .delay_scan_out_by = "false";
defparam \VGA|Mult0~8 .enable_double_accum = "false";
defparam \VGA|Mult0~8 .load_const_clock = "none";
defparam \VGA|Mult0~8 .load_const_value = 0;
defparam \VGA|Mult0~8 .mode_sub_location = 0;
defparam \VGA|Mult0~8 .negate_clock = "none";
defparam \VGA|Mult0~8 .operand_source_max = "input";
defparam \VGA|Mult0~8 .operand_source_may = "input";
defparam \VGA|Mult0~8 .operand_source_mbx = "input";
defparam \VGA|Mult0~8 .operand_source_mby = "input";
defparam \VGA|Mult0~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult0~8 .output_clock = "none";
defparam \VGA|Mult0~8 .preadder_subtract_a = "false";
defparam \VGA|Mult0~8 .preadder_subtract_b = "false";
defparam \VGA|Mult0~8 .result_a_width = 64;
defparam \VGA|Mult0~8 .signed_max = "false";
defparam \VGA|Mult0~8 .signed_may = "false";
defparam \VGA|Mult0~8 .signed_mbx = "false";
defparam \VGA|Mult0~8 .signed_mby = "false";
defparam \VGA|Mult0~8 .sub_clock = "none";
defparam \VGA|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N57
cyclonev_lcell_comb \VGA|Add1~70 (
// Equation(s):
// \VGA|Add1~70_combout  = ( !\VGA|LessThan3~3_combout  & ( (\VGA|red[0]~0_combout  & ((\VGA|always0~3_combout ) # (\VGA|always0~13_combout ))) ) )

	.dataa(!\VGA|always0~13_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~3_combout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~70 .extended_lut = "off";
defparam \VGA|Add1~70 .lut_mask = 64'h005F005F00000000;
defparam \VGA|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N36
cyclonev_lcell_comb \VGA|Add1~79 (
// Equation(s):
// \VGA|Add1~79_combout  = ( \VGA|Mult0~21  & ( \VGA|Add1~70_combout  & ( (!\VGA|Add1~123_combout ) # (\VGA|Mult1~21 ) ) ) ) # ( !\VGA|Mult0~21  & ( \VGA|Add1~70_combout  & ( (\VGA|Add1~123_combout  & \VGA|Mult1~21 ) ) ) ) # ( \VGA|Mult0~21  & ( 
// !\VGA|Add1~70_combout  & ( (!\VGA|Add1~123_combout  & (\VGA|Add1~78_combout )) # (\VGA|Add1~123_combout  & ((\VGA|Add20~9_sumout ))) ) ) ) # ( !\VGA|Mult0~21  & ( !\VGA|Add1~70_combout  & ( (!\VGA|Add1~123_combout  & (\VGA|Add1~78_combout )) # 
// (\VGA|Add1~123_combout  & ((\VGA|Add20~9_sumout ))) ) ) )

	.dataa(!\VGA|Add1~78_combout ),
	.datab(!\VGA|Add20~9_sumout ),
	.datac(!\VGA|Add1~123_combout ),
	.datad(!\VGA|Mult1~21 ),
	.datae(!\VGA|Mult0~21 ),
	.dataf(!\VGA|Add1~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~79 .extended_lut = "off";
defparam \VGA|Add1~79 .lut_mask = 64'h53535353000FF0FF;
defparam \VGA|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N24
cyclonev_lcell_comb \VGA|Add1~122 (
// Equation(s):
// \VGA|Add1~122_combout  = ( \VGA|Mult5~20  & ( \VGA|Mult2~20  & ( ((!\VGA|Add1~73_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~73_combout  & ((\VGA|Mult8~20 )))) # (\VGA|Add1~72_combout ) ) ) ) # ( !\VGA|Mult5~20  & ( \VGA|Mult2~20  & ( 
// (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~73_combout  & ((\VGA|Mult8~20 ))))) # (\VGA|Add1~72_combout  & (((!\VGA|Add1~73_combout )))) ) ) ) # ( \VGA|Mult5~20  & ( !\VGA|Mult2~20  & ( (!\VGA|Add1~72_combout 
//  & ((!\VGA|Add1~73_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~73_combout  & ((\VGA|Mult8~20 ))))) # (\VGA|Add1~72_combout  & (((\VGA|Add1~73_combout )))) ) ) ) # ( !\VGA|Mult5~20  & ( !\VGA|Mult2~20  & ( (!\VGA|Add1~72_combout  & 
// ((!\VGA|Add1~73_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~73_combout  & ((\VGA|Mult8~20 ))))) ) ) )

	.dataa(!\VGA|Add17~57_sumout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult8~20 ),
	.datad(!\VGA|Add1~73_combout ),
	.datae(!\VGA|Mult5~20 ),
	.dataf(!\VGA|Mult2~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~122 .extended_lut = "off";
defparam \VGA|Add1~122 .lut_mask = 64'h440C443F770C773F;
defparam \VGA|Add1~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N6
cyclonev_lcell_comb \VGA|Add1~120 (
// Equation(s):
// \VGA|Add1~120_combout  = ( \VGA|Mult4~20  & ( \VGA|Mult7~20  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~20 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~20 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( !\VGA|Mult4~20  & ( 
// \VGA|Mult7~20  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~20 )))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & (\VGA|Mult3~20 ))) ) ) ) # ( \VGA|Mult4~20  & ( !\VGA|Mult7~20  & ( (!\VGA|Add1~1_combout  & 
// (\VGA|Add1~68_combout  & ((\VGA|Mult6~20 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~20 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( !\VGA|Mult4~20  & ( !\VGA|Mult7~20  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & ((\VGA|Mult6~20 )))) # 
// (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & (\VGA|Mult3~20 ))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult3~20 ),
	.datad(!\VGA|Mult6~20 ),
	.datae(!\VGA|Mult4~20 ),
	.dataf(!\VGA|Mult7~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~120 .extended_lut = "off";
defparam \VGA|Add1~120 .lut_mask = 64'h042615378CAE9DBF;
defparam \VGA|Add1~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N54
cyclonev_lcell_comb \VGA|Add1~121 (
// Equation(s):
// \VGA|Add1~121_combout  = ( \VGA|Mult1~20  & ( \VGA|Add1~120_combout  & ( (!\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout ) # (\VGA|Mult0~20 )))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add20~61_sumout ))) ) ) ) # ( 
// !\VGA|Mult1~20  & ( \VGA|Add1~120_combout  & ( (!\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout ) # (\VGA|Mult0~20 )))) # (\VGA|Add1~123_combout  & (\VGA|Add20~61_sumout  & (!\VGA|Add1~70_combout ))) ) ) ) # ( \VGA|Mult1~20  & ( !\VGA|Add1~120_combout  
// & ( (!\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout  & \VGA|Mult0~20 )))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add20~61_sumout ))) ) ) ) # ( !\VGA|Mult1~20  & ( !\VGA|Add1~120_combout  & ( (!\VGA|Add1~123_combout  & 
// (((\VGA|Add1~70_combout  & \VGA|Mult0~20 )))) # (\VGA|Add1~123_combout  & (\VGA|Add20~61_sumout  & (!\VGA|Add1~70_combout ))) ) ) )

	.dataa(!\VGA|Add20~61_sumout ),
	.datab(!\VGA|Add1~123_combout ),
	.datac(!\VGA|Add1~70_combout ),
	.datad(!\VGA|Mult0~20 ),
	.datae(!\VGA|Mult1~20 ),
	.dataf(!\VGA|Add1~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~121 .extended_lut = "off";
defparam \VGA|Add1~121 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \VGA|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N42
cyclonev_lcell_comb \VGA|Add1~117 (
// Equation(s):
// \VGA|Add1~117_combout  = ( \VGA|Add1~1_combout  & ( \VGA|Mult3~19  & ( (!\VGA|Add1~68_combout ) # (\VGA|Mult4~19 ) ) ) ) # ( !\VGA|Add1~1_combout  & ( \VGA|Mult3~19  & ( (!\VGA|Add1~68_combout  & (\VGA|Mult7~19 )) # (\VGA|Add1~68_combout  & 
// ((\VGA|Mult6~19 ))) ) ) ) # ( \VGA|Add1~1_combout  & ( !\VGA|Mult3~19  & ( (\VGA|Add1~68_combout  & \VGA|Mult4~19 ) ) ) ) # ( !\VGA|Add1~1_combout  & ( !\VGA|Mult3~19  & ( (!\VGA|Add1~68_combout  & (\VGA|Mult7~19 )) # (\VGA|Add1~68_combout  & 
// ((\VGA|Mult6~19 ))) ) ) )

	.dataa(!\VGA|Add1~68_combout ),
	.datab(!\VGA|Mult7~19 ),
	.datac(!\VGA|Mult4~19 ),
	.datad(!\VGA|Mult6~19 ),
	.datae(!\VGA|Add1~1_combout ),
	.dataf(!\VGA|Mult3~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~117 .extended_lut = "off";
defparam \VGA|Add1~117 .lut_mask = 64'h227705052277AFAF;
defparam \VGA|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N54
cyclonev_lcell_comb \VGA|Add1~118 (
// Equation(s):
// \VGA|Add1~118_combout  = ( \VGA|Mult0~19  & ( \VGA|Add1~117_combout  & ( (!\VGA|Add1~123_combout ) # ((!\VGA|Add1~70_combout  & (\VGA|Add20~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult1~19 )))) ) ) ) # ( !\VGA|Mult0~19  & ( \VGA|Add1~117_combout  & 
// ( (!\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout )))) # (\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add20~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult1~19 ))))) ) ) ) # ( \VGA|Mult0~19  & ( !\VGA|Add1~117_combout  & ( 
// (!\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )))) # (\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add20~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult1~19 ))))) ) ) ) # ( !\VGA|Mult0~19  & ( !\VGA|Add1~117_combout  & ( 
// (\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add20~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult1~19 ))))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add20~57_sumout ),
	.datac(!\VGA|Add1~70_combout ),
	.datad(!\VGA|Mult1~19 ),
	.datae(!\VGA|Mult0~19 ),
	.dataf(!\VGA|Add1~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~118 .extended_lut = "off";
defparam \VGA|Add1~118 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \VGA|Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N42
cyclonev_lcell_comb \VGA|Add1~119 (
// Equation(s):
// \VGA|Add1~119_combout  = ( \VGA|Mult8~19  & ( \VGA|Mult2~19  & ( (!\VGA|Add1~73_combout  & (((\VGA|Add17~53_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult5~19 )))) ) ) ) # ( !\VGA|Mult8~19  & ( 
// \VGA|Mult2~19  & ( (!\VGA|Add1~73_combout  & (((\VGA|Add17~53_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & (\VGA|Add1~72_combout  & (\VGA|Mult5~19 ))) ) ) ) # ( \VGA|Mult8~19  & ( !\VGA|Mult2~19  & ( (!\VGA|Add1~73_combout  & 
// (!\VGA|Add1~72_combout  & ((\VGA|Add17~53_sumout )))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult5~19 )))) ) ) ) # ( !\VGA|Mult8~19  & ( !\VGA|Mult2~19  & ( (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & ((\VGA|Add17~53_sumout 
// )))) # (\VGA|Add1~73_combout  & (\VGA|Add1~72_combout  & (\VGA|Mult5~19 ))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult5~19 ),
	.datad(!\VGA|Add17~53_sumout ),
	.datae(!\VGA|Mult8~19 ),
	.dataf(!\VGA|Mult2~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~119 .extended_lut = "off";
defparam \VGA|Add1~119 .lut_mask = 64'h018945CD23AB67EF;
defparam \VGA|Add1~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N48
cyclonev_lcell_comb \VGA|Add1~116 (
// Equation(s):
// \VGA|Add1~116_combout  = ( \VGA|Mult5~18  & ( \VGA|Mult2~18  & ( ((!\VGA|Add1~73_combout  & ((\VGA|Add17~49_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~18 ))) # (\VGA|Add1~72_combout ) ) ) ) # ( !\VGA|Mult5~18  & ( \VGA|Mult2~18  & ( 
// (!\VGA|Add1~73_combout  & (((\VGA|Add17~49_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & (\VGA|Mult8~18 ))) ) ) ) # ( \VGA|Mult5~18  & ( !\VGA|Mult2~18  & ( (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & 
// ((\VGA|Add17~49_sumout )))) # (\VGA|Add1~73_combout  & (((\VGA|Mult8~18 )) # (\VGA|Add1~72_combout ))) ) ) ) # ( !\VGA|Mult5~18  & ( !\VGA|Mult2~18  & ( (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & ((\VGA|Add17~49_sumout ))) # 
// (\VGA|Add1~73_combout  & (\VGA|Mult8~18 )))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult8~18 ),
	.datad(!\VGA|Add17~49_sumout ),
	.datae(!\VGA|Mult5~18 ),
	.dataf(!\VGA|Mult2~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~116 .extended_lut = "off";
defparam \VGA|Add1~116 .lut_mask = 64'h048C159D26AE37BF;
defparam \VGA|Add1~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N18
cyclonev_lcell_comb \VGA|Add1~114 (
// Equation(s):
// \VGA|Add1~114_combout  = ( \VGA|Mult7~18  & ( \VGA|Mult3~18  & ( (!\VGA|Add1~68_combout ) # ((!\VGA|Add1~1_combout  & (\VGA|Mult6~18 )) # (\VGA|Add1~1_combout  & ((\VGA|Mult4~18 )))) ) ) ) # ( !\VGA|Mult7~18  & ( \VGA|Mult3~18  & ( (!\VGA|Add1~1_combout  
// & (\VGA|Mult6~18  & (\VGA|Add1~68_combout ))) # (\VGA|Add1~1_combout  & (((!\VGA|Add1~68_combout ) # (\VGA|Mult4~18 )))) ) ) ) # ( \VGA|Mult7~18  & ( !\VGA|Mult3~18  & ( (!\VGA|Add1~1_combout  & (((!\VGA|Add1~68_combout )) # (\VGA|Mult6~18 ))) # 
// (\VGA|Add1~1_combout  & (((\VGA|Add1~68_combout  & \VGA|Mult4~18 )))) ) ) ) # ( !\VGA|Mult7~18  & ( !\VGA|Mult3~18  & ( (\VGA|Add1~68_combout  & ((!\VGA|Add1~1_combout  & (\VGA|Mult6~18 )) # (\VGA|Add1~1_combout  & ((\VGA|Mult4~18 ))))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Mult6~18 ),
	.datac(!\VGA|Add1~68_combout ),
	.datad(!\VGA|Mult4~18 ),
	.datae(!\VGA|Mult7~18 ),
	.dataf(!\VGA|Mult3~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~114 .extended_lut = "off";
defparam \VGA|Add1~114 .lut_mask = 64'h0207A2A75257F2F7;
defparam \VGA|Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N36
cyclonev_lcell_comb \VGA|Add1~115 (
// Equation(s):
// \VGA|Add1~115_combout  = ( \VGA|Mult0~18  & ( \VGA|Add20~53_sumout  & ( (!\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add1~114_combout ))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout ) # (\VGA|Mult1~18 )))) ) ) ) # ( 
// !\VGA|Mult0~18  & ( \VGA|Add20~53_sumout  & ( (!\VGA|Add1~123_combout  & (\VGA|Add1~114_combout  & (!\VGA|Add1~70_combout ))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout ) # (\VGA|Mult1~18 )))) ) ) ) # ( \VGA|Mult0~18  & ( !\VGA|Add20~53_sumout  
// & ( (!\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add1~114_combout ))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout  & \VGA|Mult1~18 )))) ) ) ) # ( !\VGA|Mult0~18  & ( !\VGA|Add20~53_sumout  & ( (!\VGA|Add1~123_combout  & 
// (\VGA|Add1~114_combout  & (!\VGA|Add1~70_combout ))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout  & \VGA|Mult1~18 )))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~114_combout ),
	.datac(!\VGA|Add1~70_combout ),
	.datad(!\VGA|Mult1~18 ),
	.datae(!\VGA|Mult0~18 ),
	.dataf(!\VGA|Add20~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~115 .extended_lut = "off";
defparam \VGA|Add1~115 .lut_mask = 64'h20252A2F70757A7F;
defparam \VGA|Add1~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N48
cyclonev_lcell_comb \VGA|Add1~111 (
// Equation(s):
// \VGA|Add1~111_combout  = ( \VGA|Mult3~17  & ( \VGA|Mult4~17  & ( ((!\VGA|Add1~68_combout  & ((\VGA|Mult7~17 ))) # (\VGA|Add1~68_combout  & (\VGA|Mult6~17 ))) # (\VGA|Add1~1_combout ) ) ) ) # ( !\VGA|Mult3~17  & ( \VGA|Mult4~17  & ( (!\VGA|Add1~1_combout  
// & ((!\VGA|Add1~68_combout  & ((\VGA|Mult7~17 ))) # (\VGA|Add1~68_combout  & (\VGA|Mult6~17 )))) # (\VGA|Add1~1_combout  & (\VGA|Add1~68_combout )) ) ) ) # ( \VGA|Mult3~17  & ( !\VGA|Mult4~17  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & 
// ((\VGA|Mult7~17 ))) # (\VGA|Add1~68_combout  & (\VGA|Mult6~17 )))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout )) ) ) ) # ( !\VGA|Mult3~17  & ( !\VGA|Mult4~17  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & ((\VGA|Mult7~17 ))) # 
// (\VGA|Add1~68_combout  & (\VGA|Mult6~17 )))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult6~17 ),
	.datad(!\VGA|Mult7~17 ),
	.datae(!\VGA|Mult3~17 ),
	.dataf(!\VGA|Mult4~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~111 .extended_lut = "off";
defparam \VGA|Add1~111 .lut_mask = 64'h028A46CE139B57DF;
defparam \VGA|Add1~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N18
cyclonev_lcell_comb \VGA|Add1~112 (
// Equation(s):
// \VGA|Add1~112_combout  = ( \VGA|Mult0~17  & ( \VGA|Add20~49_sumout  & ( (!\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add1~111_combout ))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout ) # (\VGA|Mult1~17 )))) ) ) ) # ( 
// !\VGA|Mult0~17  & ( \VGA|Add20~49_sumout  & ( (!\VGA|Add1~123_combout  & (\VGA|Add1~111_combout  & ((!\VGA|Add1~70_combout )))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout ) # (\VGA|Mult1~17 )))) ) ) ) # ( \VGA|Mult0~17  & ( !\VGA|Add20~49_sumout 
//  & ( (!\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add1~111_combout ))) # (\VGA|Add1~123_combout  & (((\VGA|Mult1~17  & \VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult0~17  & ( !\VGA|Add20~49_sumout  & ( (!\VGA|Add1~123_combout  & 
// (\VGA|Add1~111_combout  & ((!\VGA|Add1~70_combout )))) # (\VGA|Add1~123_combout  & (((\VGA|Mult1~17  & \VGA|Add1~70_combout )))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~111_combout ),
	.datac(!\VGA|Mult1~17 ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult0~17 ),
	.dataf(!\VGA|Add20~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~112 .extended_lut = "off";
defparam \VGA|Add1~112 .lut_mask = 64'h220522AF770577AF;
defparam \VGA|Add1~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N24
cyclonev_lcell_comb \VGA|Add1~113 (
// Equation(s):
// \VGA|Add1~113_combout  = ( \VGA|Mult5~17  & ( \VGA|Mult2~17  & ( ((!\VGA|Add1~73_combout  & (\VGA|Add17~45_sumout )) # (\VGA|Add1~73_combout  & ((\VGA|Mult8~17 )))) # (\VGA|Add1~72_combout ) ) ) ) # ( !\VGA|Mult5~17  & ( \VGA|Mult2~17  & ( 
// (!\VGA|Add1~73_combout  & (((\VGA|Add17~45_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & ((\VGA|Mult8~17 )))) ) ) ) # ( \VGA|Mult5~17  & ( !\VGA|Mult2~17  & ( (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & 
// (\VGA|Add17~45_sumout ))) # (\VGA|Add1~73_combout  & (((\VGA|Mult8~17 )) # (\VGA|Add1~72_combout ))) ) ) ) # ( !\VGA|Mult5~17  & ( !\VGA|Mult2~17  & ( (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & (\VGA|Add17~45_sumout )) # (\VGA|Add1~73_combout  & 
// ((\VGA|Mult8~17 ))))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Add17~45_sumout ),
	.datad(!\VGA|Mult8~17 ),
	.datae(!\VGA|Mult5~17 ),
	.dataf(!\VGA|Mult2~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~113 .extended_lut = "off";
defparam \VGA|Add1~113 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \VGA|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N6
cyclonev_lcell_comb \VGA|Add1~110 (
// Equation(s):
// \VGA|Add1~110_combout  = ( \VGA|Mult5~16  & ( \VGA|Add17~41_sumout  & ( (!\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult2~16 )))) # (\VGA|Add1~73_combout  & (((\VGA|Mult8~16 )) # (\VGA|Add1~72_combout ))) ) ) ) # ( !\VGA|Mult5~16  & ( 
// \VGA|Add17~41_sumout  & ( (!\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult2~16 )))) # (\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & ((\VGA|Mult8~16 )))) ) ) ) # ( \VGA|Mult5~16  & ( !\VGA|Add17~41_sumout  & ( (!\VGA|Add1~73_combout  
// & (\VGA|Add1~72_combout  & (\VGA|Mult2~16 ))) # (\VGA|Add1~73_combout  & (((\VGA|Mult8~16 )) # (\VGA|Add1~72_combout ))) ) ) ) # ( !\VGA|Mult5~16  & ( !\VGA|Add17~41_sumout  & ( (!\VGA|Add1~73_combout  & (\VGA|Add1~72_combout  & (\VGA|Mult2~16 ))) # 
// (\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & ((\VGA|Mult8~16 )))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult2~16 ),
	.datad(!\VGA|Mult8~16 ),
	.datae(!\VGA|Mult5~16 ),
	.dataf(!\VGA|Add17~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~110 .extended_lut = "off";
defparam \VGA|Add1~110 .lut_mask = 64'h024613578ACE9BDF;
defparam \VGA|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N54
cyclonev_lcell_comb \VGA|Add1~108 (
// Equation(s):
// \VGA|Add1~108_combout  = ( \VGA|Mult7~16  & ( \VGA|Mult4~16  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~16 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~16 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( !\VGA|Mult7~16  & ( 
// \VGA|Mult4~16  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~16 ))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~16 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( \VGA|Mult7~16  & ( !\VGA|Mult4~16  & ( (!\VGA|Add1~1_combout  & 
// ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~16 )))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & ((\VGA|Mult3~16 )))) ) ) ) # ( !\VGA|Mult7~16  & ( !\VGA|Mult4~16  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~16 ))) # 
// (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & ((\VGA|Mult3~16 )))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult6~16 ),
	.datad(!\VGA|Mult3~16 ),
	.datae(!\VGA|Mult7~16 ),
	.dataf(!\VGA|Mult4~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~108 .extended_lut = "off";
defparam \VGA|Add1~108 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA|Add1~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N6
cyclonev_lcell_comb \VGA|Add1~109 (
// Equation(s):
// \VGA|Add1~109_combout  = ( \VGA|Mult1~16  & ( \VGA|Add20~45_sumout  & ( ((!\VGA|Add1~70_combout  & (\VGA|Add1~108_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~16 )))) # (\VGA|Add1~123_combout ) ) ) ) # ( !\VGA|Mult1~16  & ( \VGA|Add20~45_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~108_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~16 ))))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout )))) ) ) ) # ( \VGA|Mult1~16  & ( !\VGA|Add20~45_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~108_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~16 ))))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult1~16  & ( !\VGA|Add20~45_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~108_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~16 ))))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~108_combout ),
	.datac(!\VGA|Add1~70_combout ),
	.datad(!\VGA|Mult0~16 ),
	.datae(!\VGA|Mult1~16 ),
	.dataf(!\VGA|Add20~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~109 .extended_lut = "off";
defparam \VGA|Add1~109 .lut_mask = 64'h202A252F707A757F;
defparam \VGA|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N24
cyclonev_lcell_comb \VGA|Add1~107 (
// Equation(s):
// \VGA|Add1~107_combout  = ( \VGA|Mult2~15  & ( \VGA|Mult8~15  & ( (!\VGA|Add1~73_combout  & (((\VGA|Add17~37_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult5~15 )))) ) ) ) # ( !\VGA|Mult2~15  & ( 
// \VGA|Mult8~15  & ( (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & (\VGA|Add17~37_sumout ))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult5~15 )))) ) ) ) # ( \VGA|Mult2~15  & ( !\VGA|Mult8~15  & ( (!\VGA|Add1~73_combout  & 
// (((\VGA|Add17~37_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & (\VGA|Add1~72_combout  & ((\VGA|Mult5~15 )))) ) ) ) # ( !\VGA|Mult2~15  & ( !\VGA|Mult8~15  & ( (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & (\VGA|Add17~37_sumout ))) 
// # (\VGA|Add1~73_combout  & (\VGA|Add1~72_combout  & ((\VGA|Mult5~15 )))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Add17~37_sumout ),
	.datad(!\VGA|Mult5~15 ),
	.datae(!\VGA|Mult2~15 ),
	.dataf(!\VGA|Mult8~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~107 .extended_lut = "off";
defparam \VGA|Add1~107 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \VGA|Add1~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N18
cyclonev_lcell_comb \VGA|Add1~105 (
// Equation(s):
// \VGA|Add1~105_combout  = ( \VGA|Mult7~15  & ( \VGA|Mult4~15  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~15 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~15 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( !\VGA|Mult7~15  & ( 
// \VGA|Mult4~15  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~15 ))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~15 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( \VGA|Mult7~15  & ( !\VGA|Mult4~15  & ( (!\VGA|Add1~1_combout  & 
// ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~15 )))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & ((\VGA|Mult3~15 )))) ) ) ) # ( !\VGA|Mult7~15  & ( !\VGA|Mult4~15  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~15 ))) # 
// (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & ((\VGA|Mult3~15 )))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult6~15 ),
	.datad(!\VGA|Mult3~15 ),
	.datae(!\VGA|Mult7~15 ),
	.dataf(!\VGA|Mult4~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~105 .extended_lut = "off";
defparam \VGA|Add1~105 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N0
cyclonev_lcell_comb \VGA|Add1~106 (
// Equation(s):
// \VGA|Add1~106_combout  = ( \VGA|Mult1~15  & ( \VGA|Add20~41_sumout  & ( ((!\VGA|Add1~70_combout  & (\VGA|Add1~105_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~15 )))) # (\VGA|Add1~123_combout ) ) ) ) # ( !\VGA|Mult1~15  & ( \VGA|Add20~41_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~105_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~15 ))))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout )))) ) ) ) # ( \VGA|Mult1~15  & ( !\VGA|Add20~41_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~105_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~15 ))))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult1~15  & ( !\VGA|Add20~41_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~105_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~15 ))))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~105_combout ),
	.datac(!\VGA|Add1~70_combout ),
	.datad(!\VGA|Mult0~15 ),
	.datae(!\VGA|Mult1~15 ),
	.dataf(!\VGA|Add20~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~106 .extended_lut = "off";
defparam \VGA|Add1~106 .lut_mask = 64'h202A252F707A757F;
defparam \VGA|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N48
cyclonev_lcell_comb \VGA|Add1~102 (
// Equation(s):
// \VGA|Add1~102_combout  = ( \VGA|Mult3~14  & ( \VGA|Mult4~14  & ( ((!\VGA|Add1~68_combout  & (\VGA|Mult7~14 )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~14 )))) # (\VGA|Add1~1_combout ) ) ) ) # ( !\VGA|Mult3~14  & ( \VGA|Mult4~14  & ( (!\VGA|Add1~1_combout  
// & ((!\VGA|Add1~68_combout  & (\VGA|Mult7~14 )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~14 ))))) # (\VGA|Add1~1_combout  & (\VGA|Add1~68_combout )) ) ) ) # ( \VGA|Mult3~14  & ( !\VGA|Mult4~14  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & 
// (\VGA|Mult7~14 )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~14 ))))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout )) ) ) ) # ( !\VGA|Mult3~14  & ( !\VGA|Mult4~14  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & (\VGA|Mult7~14 )) # 
// (\VGA|Add1~68_combout  & ((\VGA|Mult6~14 ))))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult7~14 ),
	.datad(!\VGA|Mult6~14 ),
	.datae(!\VGA|Mult3~14 ),
	.dataf(!\VGA|Mult4~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~102 .extended_lut = "off";
defparam \VGA|Add1~102 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \VGA|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N12
cyclonev_lcell_comb \VGA|Add1~103 (
// Equation(s):
// \VGA|Add1~103_combout  = ( \VGA|Mult1~14  & ( \VGA|Add20~37_sumout  & ( ((!\VGA|Add1~70_combout  & (\VGA|Add1~102_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~14 )))) # (\VGA|Add1~123_combout ) ) ) ) # ( !\VGA|Mult1~14  & ( \VGA|Add20~37_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~102_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~14 ))))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout )))) ) ) ) # ( \VGA|Mult1~14  & ( !\VGA|Add20~37_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~102_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~14 ))))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult1~14  & ( !\VGA|Add20~37_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~102_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~14 ))))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~102_combout ),
	.datac(!\VGA|Mult0~14 ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult1~14 ),
	.dataf(!\VGA|Add20~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~103 .extended_lut = "off";
defparam \VGA|Add1~103 .lut_mask = 64'h220A225F770A775F;
defparam \VGA|Add1~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N12
cyclonev_lcell_comb \VGA|Add1~104 (
// Equation(s):
// \VGA|Add1~104_combout  = ( \VGA|Mult8~14  & ( \VGA|Mult2~14  & ( (!\VGA|Add1~73_combout  & (((\VGA|Add17~33_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult5~14 )))) ) ) ) # ( !\VGA|Mult8~14  & ( 
// \VGA|Mult2~14  & ( (!\VGA|Add1~73_combout  & (((\VGA|Add17~33_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & (\VGA|Add1~72_combout  & (\VGA|Mult5~14 ))) ) ) ) # ( \VGA|Mult8~14  & ( !\VGA|Mult2~14  & ( (!\VGA|Add1~73_combout  & 
// (!\VGA|Add1~72_combout  & ((\VGA|Add17~33_sumout )))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout ) # ((\VGA|Mult5~14 )))) ) ) ) # ( !\VGA|Mult8~14  & ( !\VGA|Mult2~14  & ( (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & ((\VGA|Add17~33_sumout 
// )))) # (\VGA|Add1~73_combout  & (\VGA|Add1~72_combout  & (\VGA|Mult5~14 ))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult5~14 ),
	.datad(!\VGA|Add17~33_sumout ),
	.datae(!\VGA|Mult8~14 ),
	.dataf(!\VGA|Mult2~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~104 .extended_lut = "off";
defparam \VGA|Add1~104 .lut_mask = 64'h018945CD23AB67EF;
defparam \VGA|Add1~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N12
cyclonev_lcell_comb \VGA|Add1~101 (
// Equation(s):
// \VGA|Add1~101_combout  = ( \VGA|Mult5~13  & ( \VGA|Mult2~13  & ( ((!\VGA|Add1~73_combout  & ((\VGA|Add17~29_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~13 ))) # (\VGA|Add1~72_combout ) ) ) ) # ( !\VGA|Mult5~13  & ( \VGA|Mult2~13  & ( 
// (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & ((\VGA|Add17~29_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~13 )))) # (\VGA|Add1~72_combout  & (!\VGA|Add1~73_combout )) ) ) ) # ( \VGA|Mult5~13  & ( !\VGA|Mult2~13  & ( (!\VGA|Add1~72_combout  & 
// ((!\VGA|Add1~73_combout  & ((\VGA|Add17~29_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~13 )))) # (\VGA|Add1~72_combout  & (\VGA|Add1~73_combout )) ) ) ) # ( !\VGA|Mult5~13  & ( !\VGA|Mult2~13  & ( (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & 
// ((\VGA|Add17~29_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~13 )))) ) ) )

	.dataa(!\VGA|Add1~72_combout ),
	.datab(!\VGA|Add1~73_combout ),
	.datac(!\VGA|Mult8~13 ),
	.datad(!\VGA|Add17~29_sumout ),
	.datae(!\VGA|Mult5~13 ),
	.dataf(!\VGA|Mult2~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~101 .extended_lut = "off";
defparam \VGA|Add1~101 .lut_mask = 64'h028A139B46CE57DF;
defparam \VGA|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N24
cyclonev_lcell_comb \VGA|Add1~99 (
// Equation(s):
// \VGA|Add1~99_combout  = ( \VGA|Mult7~13  & ( \VGA|Mult4~13  & ( (!\VGA|Add1~68_combout  & (((!\VGA|Add1~1_combout ) # (\VGA|Mult3~13 )))) # (\VGA|Add1~68_combout  & (((\VGA|Add1~1_combout )) # (\VGA|Mult6~13 ))) ) ) ) # ( !\VGA|Mult7~13  & ( \VGA|Mult4~13 
//  & ( (!\VGA|Add1~68_combout  & (((\VGA|Mult3~13  & \VGA|Add1~1_combout )))) # (\VGA|Add1~68_combout  & (((\VGA|Add1~1_combout )) # (\VGA|Mult6~13 ))) ) ) ) # ( \VGA|Mult7~13  & ( !\VGA|Mult4~13  & ( (!\VGA|Add1~68_combout  & (((!\VGA|Add1~1_combout ) # 
// (\VGA|Mult3~13 )))) # (\VGA|Add1~68_combout  & (\VGA|Mult6~13  & ((!\VGA|Add1~1_combout )))) ) ) ) # ( !\VGA|Mult7~13  & ( !\VGA|Mult4~13  & ( (!\VGA|Add1~68_combout  & (((\VGA|Mult3~13  & \VGA|Add1~1_combout )))) # (\VGA|Add1~68_combout  & (\VGA|Mult6~13 
//  & ((!\VGA|Add1~1_combout )))) ) ) )

	.dataa(!\VGA|Mult6~13 ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult3~13 ),
	.datad(!\VGA|Add1~1_combout ),
	.datae(!\VGA|Mult7~13 ),
	.dataf(!\VGA|Mult4~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~99 .extended_lut = "off";
defparam \VGA|Add1~99 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \VGA|Add1~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N30
cyclonev_lcell_comb \VGA|Add1~100 (
// Equation(s):
// \VGA|Add1~100_combout  = ( \VGA|Mult1~13  & ( \VGA|Add20~33_sumout  & ( ((!\VGA|Add1~70_combout  & (\VGA|Add1~99_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~13 )))) # (\VGA|Add1~123_combout ) ) ) ) # ( !\VGA|Mult1~13  & ( \VGA|Add20~33_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~99_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~13 ))))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout )))) ) ) ) # ( \VGA|Mult1~13  & ( !\VGA|Add20~33_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~99_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~13 ))))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult1~13  & ( !\VGA|Add20~33_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~99_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~13 ))))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~99_combout ),
	.datac(!\VGA|Mult0~13 ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult1~13 ),
	.dataf(!\VGA|Add20~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~100 .extended_lut = "off";
defparam \VGA|Add1~100 .lut_mask = 64'h220A225F770A775F;
defparam \VGA|Add1~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N48
cyclonev_lcell_comb \VGA|Add1~96 (
// Equation(s):
// \VGA|Add1~96_combout  = ( \VGA|Mult7~12  & ( \VGA|Mult4~12  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~12 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~12 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( !\VGA|Mult7~12  & ( \VGA|Mult4~12 
//  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~12 ))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~12 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( \VGA|Mult7~12  & ( !\VGA|Mult4~12  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # 
// ((\VGA|Mult6~12 )))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & ((\VGA|Mult3~12 )))) ) ) ) # ( !\VGA|Mult7~12  & ( !\VGA|Mult4~12  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~12 ))) # (\VGA|Add1~1_combout  & 
// (!\VGA|Add1~68_combout  & ((\VGA|Mult3~12 )))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult6~12 ),
	.datad(!\VGA|Mult3~12 ),
	.datae(!\VGA|Mult7~12 ),
	.dataf(!\VGA|Mult4~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~96 .extended_lut = "off";
defparam \VGA|Add1~96 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA|Add1~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N12
cyclonev_lcell_comb \VGA|Add1~97 (
// Equation(s):
// \VGA|Add1~97_combout  = ( \VGA|Mult0~12  & ( \VGA|Mult1~12  & ( ((!\VGA|Add1~123_combout  & (\VGA|Add1~96_combout )) # (\VGA|Add1~123_combout  & ((\VGA|Add20~29_sumout )))) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Mult0~12  & ( \VGA|Mult1~12  & ( 
// (!\VGA|Add1~123_combout  & (\VGA|Add1~96_combout  & ((!\VGA|Add1~70_combout )))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout ) # (\VGA|Add20~29_sumout )))) ) ) ) # ( \VGA|Mult0~12  & ( !\VGA|Mult1~12  & ( (!\VGA|Add1~123_combout  & 
// (((\VGA|Add1~70_combout )) # (\VGA|Add1~96_combout ))) # (\VGA|Add1~123_combout  & (((\VGA|Add20~29_sumout  & !\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult0~12  & ( !\VGA|Mult1~12  & ( (!\VGA|Add1~70_combout  & ((!\VGA|Add1~123_combout  & 
// (\VGA|Add1~96_combout )) # (\VGA|Add1~123_combout  & ((\VGA|Add20~29_sumout ))))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~96_combout ),
	.datac(!\VGA|Add20~29_sumout ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult0~12 ),
	.dataf(!\VGA|Mult1~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~97 .extended_lut = "off";
defparam \VGA|Add1~97 .lut_mask = 64'h270027AA275527FF;
defparam \VGA|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N57
cyclonev_lcell_comb \VGA|Add1~98 (
// Equation(s):
// \VGA|Add1~98_combout  = ( \VGA|Mult5~12  & ( \VGA|Mult2~12  & ( ((!\VGA|Add1~73_combout  & ((\VGA|Add17~25_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~12 ))) # (\VGA|Add1~72_combout ) ) ) ) # ( !\VGA|Mult5~12  & ( \VGA|Mult2~12  & ( 
// (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & ((\VGA|Add17~25_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~12 )))) # (\VGA|Add1~72_combout  & (!\VGA|Add1~73_combout )) ) ) ) # ( \VGA|Mult5~12  & ( !\VGA|Mult2~12  & ( (!\VGA|Add1~72_combout  & 
// ((!\VGA|Add1~73_combout  & ((\VGA|Add17~25_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~12 )))) # (\VGA|Add1~72_combout  & (\VGA|Add1~73_combout )) ) ) ) # ( !\VGA|Mult5~12  & ( !\VGA|Mult2~12  & ( (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & 
// ((\VGA|Add17~25_sumout ))) # (\VGA|Add1~73_combout  & (\VGA|Mult8~12 )))) ) ) )

	.dataa(!\VGA|Add1~72_combout ),
	.datab(!\VGA|Add1~73_combout ),
	.datac(!\VGA|Mult8~12 ),
	.datad(!\VGA|Add17~25_sumout ),
	.datae(!\VGA|Mult5~12 ),
	.dataf(!\VGA|Mult2~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~98 .extended_lut = "off";
defparam \VGA|Add1~98 .lut_mask = 64'h028A139B46CE57DF;
defparam \VGA|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N0
cyclonev_lcell_comb \VGA|Add1~93 (
// Equation(s):
// \VGA|Add1~93_combout  = ( \VGA|Mult7~11  & ( \VGA|Mult4~11  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~11 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~11 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( !\VGA|Mult7~11  & ( \VGA|Mult4~11 
//  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & ((\VGA|Mult6~11 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~11 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( \VGA|Mult7~11  & ( !\VGA|Mult4~11  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # 
// ((\VGA|Mult6~11 )))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & (\VGA|Mult3~11 ))) ) ) ) # ( !\VGA|Mult7~11  & ( !\VGA|Mult4~11  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & ((\VGA|Mult6~11 )))) # (\VGA|Add1~1_combout  & 
// (!\VGA|Add1~68_combout  & (\VGA|Mult3~11 ))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult3~11 ),
	.datad(!\VGA|Mult6~11 ),
	.datae(!\VGA|Mult7~11 ),
	.dataf(!\VGA|Mult4~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~93 .extended_lut = "off";
defparam \VGA|Add1~93 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N18
cyclonev_lcell_comb \VGA|Add1~94 (
// Equation(s):
// \VGA|Add1~94_combout  = ( \VGA|Mult0~11  & ( \VGA|Mult1~11  & ( ((!\VGA|Add1~123_combout  & ((\VGA|Add1~93_combout ))) # (\VGA|Add1~123_combout  & (\VGA|Add20~25_sumout ))) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Mult0~11  & ( \VGA|Mult1~11  & ( 
// (!\VGA|Add1~123_combout  & (((\VGA|Add1~93_combout  & !\VGA|Add1~70_combout )))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add20~25_sumout ))) ) ) ) # ( \VGA|Mult0~11  & ( !\VGA|Mult1~11  & ( (!\VGA|Add1~123_combout  & 
// (((\VGA|Add1~70_combout ) # (\VGA|Add1~93_combout )))) # (\VGA|Add1~123_combout  & (\VGA|Add20~25_sumout  & ((!\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult0~11  & ( !\VGA|Mult1~11  & ( (!\VGA|Add1~70_combout  & ((!\VGA|Add1~123_combout  & 
// ((\VGA|Add1~93_combout ))) # (\VGA|Add1~123_combout  & (\VGA|Add20~25_sumout )))) ) ) )

	.dataa(!\VGA|Add20~25_sumout ),
	.datab(!\VGA|Add1~93_combout ),
	.datac(!\VGA|Add1~123_combout ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult0~11 ),
	.dataf(!\VGA|Mult1~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~94 .extended_lut = "off";
defparam \VGA|Add1~94 .lut_mask = 64'h350035F0350F35FF;
defparam \VGA|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N36
cyclonev_lcell_comb \VGA|Add1~95 (
// Equation(s):
// \VGA|Add1~95_combout  = ( \VGA|Mult2~11  & ( \VGA|Add17~21_sumout  & ( (!\VGA|Add1~73_combout ) # ((!\VGA|Add1~72_combout  & (\VGA|Mult8~11 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~11 )))) ) ) ) # ( !\VGA|Mult2~11  & ( \VGA|Add17~21_sumout  & ( 
// (!\VGA|Add1~73_combout  & (((!\VGA|Add1~72_combout )))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout  & (\VGA|Mult8~11 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~11 ))))) ) ) ) # ( \VGA|Mult2~11  & ( !\VGA|Add17~21_sumout  & ( (!\VGA|Add1~73_combout 
//  & (((\VGA|Add1~72_combout )))) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout  & (\VGA|Mult8~11 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~11 ))))) ) ) ) # ( !\VGA|Mult2~11  & ( !\VGA|Add17~21_sumout  & ( (\VGA|Add1~73_combout  & 
// ((!\VGA|Add1~72_combout  & (\VGA|Mult8~11 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~11 ))))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Mult8~11 ),
	.datac(!\VGA|Mult5~11 ),
	.datad(!\VGA|Add1~72_combout ),
	.datae(!\VGA|Mult2~11 ),
	.dataf(!\VGA|Add17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~95 .extended_lut = "off";
defparam \VGA|Add1~95 .lut_mask = 64'h110511AFBB05BBAF;
defparam \VGA|Add1~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N36
cyclonev_lcell_comb \VGA|Add1~90 (
// Equation(s):
// \VGA|Add1~90_combout  = ( \VGA|Mult7~10  & ( \VGA|Mult4~10  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # ((\VGA|Mult6~10 )))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~10 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( !\VGA|Mult7~10  & ( \VGA|Mult4~10 
//  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~10 ))) # (\VGA|Add1~1_combout  & (((\VGA|Mult3~10 )) # (\VGA|Add1~68_combout ))) ) ) ) # ( \VGA|Mult7~10  & ( !\VGA|Mult4~10  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout ) # 
// ((\VGA|Mult6~10 )))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout  & ((\VGA|Mult3~10 )))) ) ) ) # ( !\VGA|Mult7~10  & ( !\VGA|Mult4~10  & ( (!\VGA|Add1~1_combout  & (\VGA|Add1~68_combout  & (\VGA|Mult6~10 ))) # (\VGA|Add1~1_combout  & 
// (!\VGA|Add1~68_combout  & ((\VGA|Mult3~10 )))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult6~10 ),
	.datad(!\VGA|Mult3~10 ),
	.datae(!\VGA|Mult7~10 ),
	.dataf(!\VGA|Mult4~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~90 .extended_lut = "off";
defparam \VGA|Add1~90 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N42
cyclonev_lcell_comb \VGA|Add1~91 (
// Equation(s):
// \VGA|Add1~91_combout  = ( \VGA|Mult0~10  & ( \VGA|Mult1~10  & ( ((!\VGA|Add1~123_combout  & ((\VGA|Add1~90_combout ))) # (\VGA|Add1~123_combout  & (\VGA|Add20~21_sumout ))) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Mult0~10  & ( \VGA|Mult1~10  & ( 
// (!\VGA|Add1~123_combout  & (((\VGA|Add1~90_combout  & !\VGA|Add1~70_combout )))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )) # (\VGA|Add20~21_sumout ))) ) ) ) # ( \VGA|Mult0~10  & ( !\VGA|Mult1~10  & ( (!\VGA|Add1~123_combout  & 
// (((\VGA|Add1~70_combout ) # (\VGA|Add1~90_combout )))) # (\VGA|Add1~123_combout  & (\VGA|Add20~21_sumout  & ((!\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult0~10  & ( !\VGA|Mult1~10  & ( (!\VGA|Add1~70_combout  & ((!\VGA|Add1~123_combout  & 
// ((\VGA|Add1~90_combout ))) # (\VGA|Add1~123_combout  & (\VGA|Add20~21_sumout )))) ) ) )

	.dataa(!\VGA|Add20~21_sumout ),
	.datab(!\VGA|Add1~90_combout ),
	.datac(!\VGA|Add1~123_combout ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult0~10 ),
	.dataf(!\VGA|Mult1~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~91 .extended_lut = "off";
defparam \VGA|Add1~91 .lut_mask = 64'h350035F0350F35FF;
defparam \VGA|Add1~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N18
cyclonev_lcell_comb \VGA|Add1~92 (
// Equation(s):
// \VGA|Add1~92_combout  = ( \VGA|Mult2~10  & ( \VGA|Add17~17_sumout  & ( (!\VGA|Add1~73_combout ) # ((!\VGA|Add1~72_combout  & ((\VGA|Mult8~10 ))) # (\VGA|Add1~72_combout  & (\VGA|Mult5~10 ))) ) ) ) # ( !\VGA|Mult2~10  & ( \VGA|Add17~17_sumout  & ( 
// (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout )) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout  & ((\VGA|Mult8~10 ))) # (\VGA|Add1~72_combout  & (\VGA|Mult5~10 )))) ) ) ) # ( \VGA|Mult2~10  & ( !\VGA|Add17~17_sumout  & ( (!\VGA|Add1~73_combout  & 
// (\VGA|Add1~72_combout )) # (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout  & ((\VGA|Mult8~10 ))) # (\VGA|Add1~72_combout  & (\VGA|Mult5~10 )))) ) ) ) # ( !\VGA|Mult2~10  & ( !\VGA|Add17~17_sumout  & ( (\VGA|Add1~73_combout  & ((!\VGA|Add1~72_combout  & 
// ((\VGA|Mult8~10 ))) # (\VGA|Add1~72_combout  & (\VGA|Mult5~10 )))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult5~10 ),
	.datad(!\VGA|Mult8~10 ),
	.datae(!\VGA|Mult2~10 ),
	.dataf(!\VGA|Add17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~92 .extended_lut = "off";
defparam \VGA|Add1~92 .lut_mask = 64'h0145236789CDABEF;
defparam \VGA|Add1~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N51
cyclonev_lcell_comb \VGA|Add1~87 (
// Equation(s):
// \VGA|Add1~87_combout  = ( \VGA|Mult8~9  & ( \VGA|Add1~73_combout  & ( (!\VGA|Add1~72_combout ) # (\VGA|Mult5~9 ) ) ) ) # ( !\VGA|Mult8~9  & ( \VGA|Add1~73_combout  & ( (\VGA|Add1~72_combout  & \VGA|Mult5~9 ) ) ) ) # ( \VGA|Mult8~9  & ( 
// !\VGA|Add1~73_combout  & ( (!\VGA|Add1~72_combout  & (\VGA|Add17~13_sumout )) # (\VGA|Add1~72_combout  & ((\VGA|Mult2~9 ))) ) ) ) # ( !\VGA|Mult8~9  & ( !\VGA|Add1~73_combout  & ( (!\VGA|Add1~72_combout  & (\VGA|Add17~13_sumout )) # (\VGA|Add1~72_combout  
// & ((\VGA|Mult2~9 ))) ) ) )

	.dataa(!\VGA|Add17~13_sumout ),
	.datab(!\VGA|Mult2~9 ),
	.datac(!\VGA|Add1~72_combout ),
	.datad(!\VGA|Mult5~9 ),
	.datae(!\VGA|Mult8~9 ),
	.dataf(!\VGA|Add1~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~87 .extended_lut = "off";
defparam \VGA|Add1~87 .lut_mask = 64'h53535353000FF0FF;
defparam \VGA|Add1~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N48
cyclonev_lcell_comb \VGA|Add1~88 (
// Equation(s):
// \VGA|Add1~88_combout  = ( \VGA|Mult4~9  & ( \VGA|Add1~1_combout  & ( (\VGA|Mult3~9 ) # (\VGA|Add1~68_combout ) ) ) ) # ( !\VGA|Mult4~9  & ( \VGA|Add1~1_combout  & ( (!\VGA|Add1~68_combout  & \VGA|Mult3~9 ) ) ) ) # ( \VGA|Mult4~9  & ( !\VGA|Add1~1_combout  
// & ( (!\VGA|Add1~68_combout  & (\VGA|Mult7~9 )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~9 ))) ) ) ) # ( !\VGA|Mult4~9  & ( !\VGA|Add1~1_combout  & ( (!\VGA|Add1~68_combout  & (\VGA|Mult7~9 )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~9 ))) ) ) )

	.dataa(!\VGA|Add1~68_combout ),
	.datab(!\VGA|Mult7~9 ),
	.datac(!\VGA|Mult6~9 ),
	.datad(!\VGA|Mult3~9 ),
	.datae(!\VGA|Mult4~9 ),
	.dataf(!\VGA|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~88 .extended_lut = "off";
defparam \VGA|Add1~88 .lut_mask = 64'h2727272700AA55FF;
defparam \VGA|Add1~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N54
cyclonev_lcell_comb \VGA|Add1~89 (
// Equation(s):
// \VGA|Add1~89_combout  = ( \VGA|Mult1~9  & ( \VGA|Add20~17_sumout  & ( ((!\VGA|Add1~70_combout  & (\VGA|Add1~88_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~9 )))) # (\VGA|Add1~123_combout ) ) ) ) # ( !\VGA|Mult1~9  & ( \VGA|Add20~17_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~88_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~9 ))))) # (\VGA|Add1~123_combout  & (((!\VGA|Add1~70_combout )))) ) ) ) # ( \VGA|Mult1~9  & ( !\VGA|Add20~17_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~88_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~9 ))))) # (\VGA|Add1~123_combout  & (((\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult1~9  & ( !\VGA|Add20~17_sumout  & ( 
// (!\VGA|Add1~123_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add1~88_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~9 ))))) ) ) )

	.dataa(!\VGA|Add1~123_combout ),
	.datab(!\VGA|Add1~88_combout ),
	.datac(!\VGA|Mult0~9 ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult1~9 ),
	.dataf(!\VGA|Add20~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~89 .extended_lut = "off";
defparam \VGA|Add1~89 .lut_mask = 64'h220A225F770A775F;
defparam \VGA|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N12
cyclonev_lcell_comb \VGA|Add1~81 (
// Equation(s):
// \VGA|Add1~81_combout  = ( \VGA|Mult3~8_resulta  & ( \VGA|Mult4~8_resulta  & ( ((!\VGA|Add1~68_combout  & (\VGA|Mult7~8_resulta )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~8_resulta )))) # (\VGA|Add1~1_combout ) ) ) ) # ( !\VGA|Mult3~8_resulta  & ( 
// \VGA|Mult4~8_resulta  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & (\VGA|Mult7~8_resulta )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~8_resulta ))))) # (\VGA|Add1~1_combout  & (\VGA|Add1~68_combout )) ) ) ) # ( \VGA|Mult3~8_resulta  & ( 
// !\VGA|Mult4~8_resulta  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & (\VGA|Mult7~8_resulta )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~8_resulta ))))) # (\VGA|Add1~1_combout  & (!\VGA|Add1~68_combout )) ) ) ) # ( !\VGA|Mult3~8_resulta  & ( 
// !\VGA|Mult4~8_resulta  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & (\VGA|Mult7~8_resulta )) # (\VGA|Add1~68_combout  & ((\VGA|Mult6~8_resulta ))))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult7~8_resulta ),
	.datad(!\VGA|Mult6~8_resulta ),
	.datae(!\VGA|Mult3~8_resulta ),
	.dataf(!\VGA|Mult4~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~81 .extended_lut = "off";
defparam \VGA|Add1~81 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \VGA|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N30
cyclonev_lcell_comb \VGA|Add1~82 (
// Equation(s):
// \VGA|Add1~82_combout  = ( \VGA|Add1~70_combout  & ( \VGA|Mult1~8_resulta  & ( (\VGA|Add1~123_combout ) # (\VGA|Mult0~8_resulta ) ) ) ) # ( !\VGA|Add1~70_combout  & ( \VGA|Mult1~8_resulta  & ( (!\VGA|Add1~123_combout  & ((\VGA|Add1~81_combout ))) # 
// (\VGA|Add1~123_combout  & (\VGA|Add20~13_sumout )) ) ) ) # ( \VGA|Add1~70_combout  & ( !\VGA|Mult1~8_resulta  & ( (\VGA|Mult0~8_resulta  & !\VGA|Add1~123_combout ) ) ) ) # ( !\VGA|Add1~70_combout  & ( !\VGA|Mult1~8_resulta  & ( (!\VGA|Add1~123_combout  & 
// ((\VGA|Add1~81_combout ))) # (\VGA|Add1~123_combout  & (\VGA|Add20~13_sumout )) ) ) )

	.dataa(!\VGA|Add20~13_sumout ),
	.datab(!\VGA|Add1~81_combout ),
	.datac(!\VGA|Mult0~8_resulta ),
	.datad(!\VGA|Add1~123_combout ),
	.datae(!\VGA|Add1~70_combout ),
	.dataf(!\VGA|Mult1~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~82 .extended_lut = "off";
defparam \VGA|Add1~82 .lut_mask = 64'h33550F0033550FFF;
defparam \VGA|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N57
cyclonev_lcell_comb \VGA|Add1~83 (
// Equation(s):
// \VGA|Add1~83_combout  = ( \VGA|Add1~0_combout  & ( (!\VGA|always0~3_combout  & !\VGA|always0~13_combout ) ) ) # ( !\VGA|Add1~0_combout  & ( (!\VGA|always0~18_combout ) # ((!\VGA|always0~3_combout  & !\VGA|always0~13_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~3_combout ),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|always0~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~83 .extended_lut = "off";
defparam \VGA|Add1~83 .lut_mask = 64'hFFC0FFC0C0C0C0C0;
defparam \VGA|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N45
cyclonev_lcell_comb \VGA|Add1~84 (
// Equation(s):
// \VGA|Add1~84_combout  = ( \VGA|always0~3_combout  & ( \VGA|Add1~0_combout  ) ) # ( !\VGA|always0~3_combout  & ( (\VGA|always0~13_combout  & \VGA|Add1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~84 .extended_lut = "off";
defparam \VGA|Add1~84 .lut_mask = 64'h000F000F00FF00FF;
defparam \VGA|Add1~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N30
cyclonev_lcell_comb \VGA|Add1~85 (
// Equation(s):
// \VGA|Add1~85_combout  = ( \VGA|Mult5~8_resulta  & ( \VGA|always0~36_combout  & ( (!\VGA|Add1~1_combout  & \VGA|always0~20_combout ) ) ) ) # ( \VGA|Mult5~8_resulta  & ( !\VGA|always0~36_combout  & ( (!\VGA|Add1~1_combout  & (!\VGA|Add1~84_combout  & 
// (\VGA|Mult8~8_resulta  & \VGA|always0~20_combout ))) ) ) ) # ( !\VGA|Mult5~8_resulta  & ( !\VGA|always0~36_combout  & ( (!\VGA|Add1~1_combout  & (!\VGA|Add1~84_combout  & (\VGA|Mult8~8_resulta  & \VGA|always0~20_combout ))) ) ) )

	.dataa(!\VGA|Add1~1_combout ),
	.datab(!\VGA|Add1~84_combout ),
	.datac(!\VGA|Mult8~8_resulta ),
	.datad(!\VGA|always0~20_combout ),
	.datae(!\VGA|Mult5~8_resulta ),
	.dataf(!\VGA|always0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~85 .extended_lut = "off";
defparam \VGA|Add1~85 .lut_mask = 64'h00080008000000AA;
defparam \VGA|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N0
cyclonev_lcell_comb \VGA|Add1~86 (
// Equation(s):
// \VGA|Add1~86_combout  = ( \VGA|Mult2~8_resulta  & ( \VGA|Add1~85_combout  & ( (!\VGA|Add1~70_combout ) # (\VGA|vga_horizontal|h_Count_Value [0]) ) ) ) # ( !\VGA|Mult2~8_resulta  & ( \VGA|Add1~85_combout  & ( (!\VGA|Add1~70_combout ) # 
// (\VGA|vga_horizontal|h_Count_Value [0]) ) ) ) # ( \VGA|Mult2~8_resulta  & ( !\VGA|Add1~85_combout  & ( (!\VGA|Add1~70_combout  & ((!\VGA|always0~20_combout ) # ((\VGA|vga_horizontal|h_Count_Value [0] & !\VGA|Add1~83_combout )))) # (\VGA|Add1~70_combout  & 
// (\VGA|vga_horizontal|h_Count_Value [0])) ) ) ) # ( !\VGA|Mult2~8_resulta  & ( !\VGA|Add1~85_combout  & ( (\VGA|vga_horizontal|h_Count_Value [0] & (((\VGA|always0~20_combout  & !\VGA|Add1~83_combout )) # (\VGA|Add1~70_combout ))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datab(!\VGA|always0~20_combout ),
	.datac(!\VGA|Add1~83_combout ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult2~8_resulta ),
	.dataf(!\VGA|Add1~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~86 .extended_lut = "off";
defparam \VGA|Add1~86 .lut_mask = 64'h1055DC55FF55FF55;
defparam \VGA|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N30
cyclonev_lcell_comb \VGA|Add1~15 (
// Equation(s):
// \VGA|Add1~15_sumout  = SUM(( \VGA|Add1~86_combout  ) + ( \VGA|Add1~82_combout  ) + ( !VCC ))
// \VGA|Add1~16  = CARRY(( \VGA|Add1~86_combout  ) + ( \VGA|Add1~82_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~82_combout ),
	.datad(!\VGA|Add1~86_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~15_sumout ),
	.cout(\VGA|Add1~16 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~15 .extended_lut = "off";
defparam \VGA|Add1~15 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|Add1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N33
cyclonev_lcell_comb \VGA|Add1~19 (
// Equation(s):
// \VGA|Add1~19_sumout  = SUM(( \VGA|Add1~89_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & (\VGA|Add1~87_combout )) # (\VGA|Add1~67_combout  & ((\VGA|vga_horizontal|h_Count_Value [1]))))) # (\VGA|always0~19_combout  & 
// (((\VGA|vga_horizontal|h_Count_Value [1])))) ) + ( \VGA|Add1~16  ))
// \VGA|Add1~20  = CARRY(( \VGA|Add1~89_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & (\VGA|Add1~87_combout )) # (\VGA|Add1~67_combout  & ((\VGA|vga_horizontal|h_Count_Value [1]))))) # (\VGA|always0~19_combout  & 
// (((\VGA|vga_horizontal|h_Count_Value [1])))) ) + ( \VGA|Add1~16  ))

	.dataa(!\VGA|Add1~87_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(!\VGA|Add1~89_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~67_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~16 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~19_sumout ),
	.cout(\VGA|Add1~20 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~19 .extended_lut = "off";
defparam \VGA|Add1~19 .lut_mask = 64'h0000B8F0000000FF;
defparam \VGA|Add1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N36
cyclonev_lcell_comb \VGA|Add1~23 (
// Equation(s):
// \VGA|Add1~23_sumout  = SUM(( \VGA|Add1~91_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~92_combout ))) # (\VGA|Add1~67_combout  & (\VGA|vga_horizontal|h_Count_Value [2])))) # (\VGA|always0~19_combout  & 
// (((\VGA|vga_horizontal|h_Count_Value [2])))) ) + ( \VGA|Add1~20  ))
// \VGA|Add1~24  = CARRY(( \VGA|Add1~91_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~92_combout ))) # (\VGA|Add1~67_combout  & (\VGA|vga_horizontal|h_Count_Value [2])))) # (\VGA|always0~19_combout  & 
// (((\VGA|vga_horizontal|h_Count_Value [2])))) ) + ( \VGA|Add1~20  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|Add1~91_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~92_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~20 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~23_sumout ),
	.cout(\VGA|Add1~24 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~23 .extended_lut = "off";
defparam \VGA|Add1~23 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N39
cyclonev_lcell_comb \VGA|Add1~27 (
// Equation(s):
// \VGA|Add1~27_sumout  = SUM(( \VGA|Add1~94_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~95_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~13_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~13_sumout )))) ) 
// + ( \VGA|Add1~24  ))
// \VGA|Add1~28  = CARRY(( \VGA|Add1~94_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~95_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~13_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~13_sumout )))) ) + ( 
// \VGA|Add1~24  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Add14~13_sumout ),
	.datad(!\VGA|Add1~94_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~95_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~24 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~27_sumout ),
	.cout(\VGA|Add1~28 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~27 .extended_lut = "off";
defparam \VGA|Add1~27 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N42
cyclonev_lcell_comb \VGA|Add1~31 (
// Equation(s):
// \VGA|Add1~31_sumout  = SUM(( \VGA|Add1~97_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~98_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~17_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~17_sumout )))) ) 
// + ( \VGA|Add1~28  ))
// \VGA|Add1~32  = CARRY(( \VGA|Add1~97_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~98_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~17_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~17_sumout )))) ) + ( 
// \VGA|Add1~28  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Add14~17_sumout ),
	.datad(!\VGA|Add1~97_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~98_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~28 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~31_sumout ),
	.cout(\VGA|Add1~32 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~31 .extended_lut = "off";
defparam \VGA|Add1~31 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N45
cyclonev_lcell_comb \VGA|Add1~35 (
// Equation(s):
// \VGA|Add1~35_sumout  = SUM(( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~101_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~21_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~21_sumout )))) ) + ( \VGA|Add1~100_combout  
// ) + ( \VGA|Add1~32  ))
// \VGA|Add1~36  = CARRY(( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~101_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~21_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~21_sumout )))) ) + ( \VGA|Add1~100_combout  ) + ( 
// \VGA|Add1~32  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Add14~21_sumout ),
	.datad(!\VGA|Add1~101_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~100_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~32 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~35_sumout ),
	.cout(\VGA|Add1~36 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~35 .extended_lut = "off";
defparam \VGA|Add1~35 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N48
cyclonev_lcell_comb \VGA|Add1~39 (
// Equation(s):
// \VGA|Add1~39_sumout  = SUM(( \VGA|Add1~103_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~104_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~25_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~25_sumout )))) 
// ) + ( \VGA|Add1~36  ))
// \VGA|Add1~40  = CARRY(( \VGA|Add1~103_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~104_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~25_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~25_sumout )))) ) + ( 
// \VGA|Add1~36  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Add14~25_sumout ),
	.datad(!\VGA|Add1~103_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~104_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~36 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~39_sumout ),
	.cout(\VGA|Add1~40 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~39 .extended_lut = "off";
defparam \VGA|Add1~39 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N51
cyclonev_lcell_comb \VGA|Add1~43 (
// Equation(s):
// \VGA|Add1~43_sumout  = SUM(( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~107_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~29_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~29_sumout )))) ) + ( \VGA|Add1~106_combout  
// ) + ( \VGA|Add1~40  ))
// \VGA|Add1~44  = CARRY(( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~107_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~29_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~29_sumout )))) ) + ( \VGA|Add1~106_combout  ) + ( 
// \VGA|Add1~40  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Add14~29_sumout ),
	.datad(!\VGA|Add1~107_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~106_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~40 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~43_sumout ),
	.cout(\VGA|Add1~44 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~43 .extended_lut = "off";
defparam \VGA|Add1~43 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N54
cyclonev_lcell_comb \VGA|Add1~47 (
// Equation(s):
// \VGA|Add1~47_sumout  = SUM(( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~110_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~33_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~33_sumout )))) ) + ( \VGA|Add1~109_combout  
// ) + ( \VGA|Add1~44  ))
// \VGA|Add1~48  = CARRY(( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~110_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~33_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~33_sumout )))) ) + ( \VGA|Add1~109_combout  ) + ( 
// \VGA|Add1~44  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Add14~33_sumout ),
	.datad(!\VGA|Add1~110_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~109_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~44 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~47_sumout ),
	.cout(\VGA|Add1~48 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~47 .extended_lut = "off";
defparam \VGA|Add1~47 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N57
cyclonev_lcell_comb \VGA|Add1~51 (
// Equation(s):
// \VGA|Add1~51_sumout  = SUM(( \VGA|Add1~112_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~113_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~37_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~37_sumout )))) 
// ) + ( \VGA|Add1~48  ))
// \VGA|Add1~52  = CARRY(( \VGA|Add1~112_combout  ) + ( (!\VGA|always0~19_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~113_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add14~37_sumout )))) # (\VGA|always0~19_combout  & (((\VGA|Add14~37_sumout )))) ) + ( 
// \VGA|Add1~48  ))

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Add14~37_sumout ),
	.datad(!\VGA|Add1~112_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~113_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~48 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~51_sumout ),
	.cout(\VGA|Add1~52 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~51 .extended_lut = "off";
defparam \VGA|Add1~51 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N0
cyclonev_lcell_comb \VGA|Add1~55 (
// Equation(s):
// \VGA|Add1~55_sumout  = SUM(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~116_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~41_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~41_sumout )))) ) + ( \VGA|Add1~115_combout  
// ) + ( \VGA|Add1~52  ))
// \VGA|Add1~56  = CARRY(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~116_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~41_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~41_sumout )))) ) + ( \VGA|Add1~115_combout  ) + ( 
// \VGA|Add1~52  ))

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(!\VGA|Add14~41_sumout ),
	.datad(!\VGA|Add1~116_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~115_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~52 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~55_sumout ),
	.cout(\VGA|Add1~56 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~55 .extended_lut = "off";
defparam \VGA|Add1~55 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N3
cyclonev_lcell_comb \VGA|Add1~59 (
// Equation(s):
// \VGA|Add1~59_sumout  = SUM(( \VGA|Add1~118_combout  ) + ( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~119_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~45_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~45_sumout )))) 
// ) + ( \VGA|Add1~56  ))
// \VGA|Add1~60  = CARRY(( \VGA|Add1~118_combout  ) + ( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~119_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~45_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~45_sumout )))) ) + ( 
// \VGA|Add1~56  ))

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(!\VGA|Add14~45_sumout ),
	.datad(!\VGA|Add1~118_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~119_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~56 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~59_sumout ),
	.cout(\VGA|Add1~60 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~59 .extended_lut = "off";
defparam \VGA|Add1~59 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N6
cyclonev_lcell_comb \VGA|Add1~63 (
// Equation(s):
// \VGA|Add1~63_sumout  = SUM(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~122_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~49_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~49_sumout )))) ) + ( \VGA|Add1~121_combout  
// ) + ( \VGA|Add1~60  ))
// \VGA|Add1~64  = CARRY(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~122_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~49_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~49_sumout )))) ) + ( \VGA|Add1~121_combout  ) + ( 
// \VGA|Add1~60  ))

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(!\VGA|Add14~49_sumout ),
	.datad(!\VGA|Add1~122_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~121_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~60 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~63_sumout ),
	.cout(\VGA|Add1~64 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~63 .extended_lut = "off";
defparam \VGA|Add1~63 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N9
cyclonev_lcell_comb \VGA|Add1~11 (
// Equation(s):
// \VGA|Add1~11_sumout  = SUM(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~80_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~9_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~9_sumout )))) ) + ( \VGA|Add1~79_combout  ) + 
// ( \VGA|Add1~64  ))
// \VGA|Add1~12  = CARRY(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~80_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~9_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~9_sumout )))) ) + ( \VGA|Add1~79_combout  ) + ( 
// \VGA|Add1~64  ))

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(!\VGA|Add14~9_sumout ),
	.datad(!\VGA|Add1~80_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~79_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~64 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~11_sumout ),
	.cout(\VGA|Add1~12 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~11 .extended_lut = "off";
defparam \VGA|Add1~11 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N33
cyclonev_lcell_comb \VGA|address[13] (
// Equation(s):
// \VGA|address [13] = ( \VGA|address[15]~6_combout  & ( \VGA|Add1~11_sumout  ) ) # ( !\VGA|address[15]~6_combout  & ( \VGA|Add1~11_sumout  & ( \VGA|address [13] ) ) ) # ( !\VGA|address[15]~6_combout  & ( !\VGA|Add1~11_sumout  & ( \VGA|address [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [13]),
	.datae(!\VGA|address[15]~6_combout ),
	.dataf(!\VGA|Add1~11_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[13] .extended_lut = "off";
defparam \VGA|address[13] .lut_mask = 64'h00FF000000FFFFFF;
defparam \VGA|address[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N30
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \VGA|address [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y52_N32
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N33
cyclonev_lcell_comb \VGA|Add14~5 (
// Equation(s):
// \VGA|Add14~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add14~10  ))
// \VGA|Add14~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~5_sumout ),
	.cout(\VGA|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~5 .extended_lut = "off";
defparam \VGA|Add14~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N39
cyclonev_lcell_comb \VGA|Add17~5 (
// Equation(s):
// \VGA|Add17~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add17~10  ))
// \VGA|Add17~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add17~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~5_sumout ),
	.cout(\VGA|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~5 .extended_lut = "off";
defparam \VGA|Add17~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N57
cyclonev_lcell_comb \VGA|Add1~77 (
// Equation(s):
// \VGA|Add1~77_combout  = ( \VGA|Add17~5_sumout  & ( \VGA|Mult5~22  & ( (!\VGA|Add1~72_combout  & (((!\VGA|Add1~73_combout ) # (\VGA|Mult8~22 )))) # (\VGA|Add1~72_combout  & (((\VGA|Add1~73_combout )) # (\VGA|Mult2~22 ))) ) ) ) # ( !\VGA|Add17~5_sumout  & ( 
// \VGA|Mult5~22  & ( (!\VGA|Add1~72_combout  & (((\VGA|Mult8~22  & \VGA|Add1~73_combout )))) # (\VGA|Add1~72_combout  & (((\VGA|Add1~73_combout )) # (\VGA|Mult2~22 ))) ) ) ) # ( \VGA|Add17~5_sumout  & ( !\VGA|Mult5~22  & ( (!\VGA|Add1~72_combout  & 
// (((!\VGA|Add1~73_combout ) # (\VGA|Mult8~22 )))) # (\VGA|Add1~72_combout  & (\VGA|Mult2~22  & ((!\VGA|Add1~73_combout )))) ) ) ) # ( !\VGA|Add17~5_sumout  & ( !\VGA|Mult5~22  & ( (!\VGA|Add1~72_combout  & (((\VGA|Mult8~22  & \VGA|Add1~73_combout )))) # 
// (\VGA|Add1~72_combout  & (\VGA|Mult2~22  & ((!\VGA|Add1~73_combout )))) ) ) )

	.dataa(!\VGA|Mult2~22 ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult8~22 ),
	.datad(!\VGA|Add1~73_combout ),
	.datae(!\VGA|Add17~5_sumout ),
	.dataf(!\VGA|Mult5~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~77 .extended_lut = "off";
defparam \VGA|Add1~77 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \VGA|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N42
cyclonev_lcell_comb \VGA|Add1~75 (
// Equation(s):
// \VGA|Add1~75_combout  = ( \VGA|Mult4~22  & ( \VGA|Mult6~22  & ( ((!\VGA|Add1~1_combout  & (\VGA|Mult7~22 )) # (\VGA|Add1~1_combout  & ((\VGA|Mult3~22 )))) # (\VGA|Add1~68_combout ) ) ) ) # ( !\VGA|Mult4~22  & ( \VGA|Mult6~22  & ( (!\VGA|Add1~68_combout  & 
// ((!\VGA|Add1~1_combout  & (\VGA|Mult7~22 )) # (\VGA|Add1~1_combout  & ((\VGA|Mult3~22 ))))) # (\VGA|Add1~68_combout  & (((!\VGA|Add1~1_combout )))) ) ) ) # ( \VGA|Mult4~22  & ( !\VGA|Mult6~22  & ( (!\VGA|Add1~68_combout  & ((!\VGA|Add1~1_combout  & 
// (\VGA|Mult7~22 )) # (\VGA|Add1~1_combout  & ((\VGA|Mult3~22 ))))) # (\VGA|Add1~68_combout  & (((\VGA|Add1~1_combout )))) ) ) ) # ( !\VGA|Mult4~22  & ( !\VGA|Mult6~22  & ( (!\VGA|Add1~68_combout  & ((!\VGA|Add1~1_combout  & (\VGA|Mult7~22 )) # 
// (\VGA|Add1~1_combout  & ((\VGA|Mult3~22 ))))) ) ) )

	.dataa(!\VGA|Mult7~22 ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Add1~1_combout ),
	.datad(!\VGA|Mult3~22 ),
	.datae(!\VGA|Mult4~22 ),
	.dataf(!\VGA|Mult6~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~75 .extended_lut = "off";
defparam \VGA|Add1~75 .lut_mask = 64'h404C434F707C737F;
defparam \VGA|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N42
cyclonev_lcell_comb \VGA|Add20~5 (
// Equation(s):
// \VGA|Add20~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add20~10  ))
// \VGA|Add20~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add20~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~5_sumout ),
	.cout(\VGA|Add20~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~5 .extended_lut = "off";
defparam \VGA|Add20~5 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N24
cyclonev_lcell_comb \VGA|Add1~76 (
// Equation(s):
// \VGA|Add1~76_combout  = ( \VGA|Add1~123_combout  & ( \VGA|Mult1~22  & ( (\VGA|Add20~5_sumout ) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Add1~123_combout  & ( \VGA|Mult1~22  & ( (!\VGA|Add1~70_combout  & (\VGA|Add1~75_combout )) # (\VGA|Add1~70_combout  & 
// ((\VGA|Mult0~22 ))) ) ) ) # ( \VGA|Add1~123_combout  & ( !\VGA|Mult1~22  & ( (!\VGA|Add1~70_combout  & \VGA|Add20~5_sumout ) ) ) ) # ( !\VGA|Add1~123_combout  & ( !\VGA|Mult1~22  & ( (!\VGA|Add1~70_combout  & (\VGA|Add1~75_combout )) # 
// (\VGA|Add1~70_combout  & ((\VGA|Mult0~22 ))) ) ) )

	.dataa(!\VGA|Add1~70_combout ),
	.datab(!\VGA|Add1~75_combout ),
	.datac(!\VGA|Mult0~22 ),
	.datad(!\VGA|Add20~5_sumout ),
	.datae(!\VGA|Add1~123_combout ),
	.dataf(!\VGA|Mult1~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~76 .extended_lut = "off";
defparam \VGA|Add1~76 .lut_mask = 64'h272700AA272755FF;
defparam \VGA|Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N12
cyclonev_lcell_comb \VGA|Add1~7 (
// Equation(s):
// \VGA|Add1~7_sumout  = SUM(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~77_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~5_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~5_sumout )))) ) + ( \VGA|Add1~76_combout  ) + ( 
// \VGA|Add1~12  ))
// \VGA|Add1~8  = CARRY(( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~77_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~5_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~5_sumout )))) ) + ( \VGA|Add1~76_combout  ) + ( 
// \VGA|Add1~12  ))

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(!\VGA|Add14~5_sumout ),
	.datad(!\VGA|Add1~77_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~76_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~12 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~7_sumout ),
	.cout(\VGA|Add1~8 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~7 .extended_lut = "off";
defparam \VGA|Add1~7 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N27
cyclonev_lcell_comb \VGA|address[14] (
// Equation(s):
// \VGA|address [14] = ( \VGA|address [14] & ( (!\VGA|address[15]~6_combout ) # (\VGA|Add1~7_sumout ) ) ) # ( !\VGA|address [14] & ( (\VGA|Add1~7_sumout  & \VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~7_sumout ),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[14] .extended_lut = "off";
defparam \VGA|address[14] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \VGA|address[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y52_N26
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N36
cyclonev_lcell_comb \VGA|Add14~1 (
// Equation(s):
// \VGA|Add14~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~1 .extended_lut = "off";
defparam \VGA|Add14~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N45
cyclonev_lcell_comb \VGA|Add20~1 (
// Equation(s):
// \VGA|Add20~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add20~6  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~1 .extended_lut = "off";
defparam \VGA|Add20~1 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N42
cyclonev_lcell_comb \VGA|Add1~69 (
// Equation(s):
// \VGA|Add1~69_combout  = ( \VGA|Mult3~23  & ( \VGA|Mult4~23  & ( ((!\VGA|Add1~68_combout  & ((\VGA|Mult7~23 ))) # (\VGA|Add1~68_combout  & (\VGA|Mult6~23 ))) # (\VGA|Add1~1_combout ) ) ) ) # ( !\VGA|Mult3~23  & ( \VGA|Mult4~23  & ( (!\VGA|Add1~68_combout  
// & (((\VGA|Mult7~23  & !\VGA|Add1~1_combout )))) # (\VGA|Add1~68_combout  & (((\VGA|Add1~1_combout )) # (\VGA|Mult6~23 ))) ) ) ) # ( \VGA|Mult3~23  & ( !\VGA|Mult4~23  & ( (!\VGA|Add1~68_combout  & (((\VGA|Add1~1_combout ) # (\VGA|Mult7~23 )))) # 
// (\VGA|Add1~68_combout  & (\VGA|Mult6~23  & ((!\VGA|Add1~1_combout )))) ) ) ) # ( !\VGA|Mult3~23  & ( !\VGA|Mult4~23  & ( (!\VGA|Add1~1_combout  & ((!\VGA|Add1~68_combout  & ((\VGA|Mult7~23 ))) # (\VGA|Add1~68_combout  & (\VGA|Mult6~23 )))) ) ) )

	.dataa(!\VGA|Mult6~23 ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|Mult7~23 ),
	.datad(!\VGA|Add1~1_combout ),
	.datae(!\VGA|Mult3~23 ),
	.dataf(!\VGA|Mult4~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~69 .extended_lut = "off";
defparam \VGA|Add1~69 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \VGA|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N24
cyclonev_lcell_comb \VGA|Add1~71 (
// Equation(s):
// \VGA|Add1~71_combout  = ( \VGA|Mult1~23  & ( \VGA|Add1~123_combout  & ( (\VGA|Add1~70_combout ) # (\VGA|Add20~1_sumout ) ) ) ) # ( !\VGA|Mult1~23  & ( \VGA|Add1~123_combout  & ( (\VGA|Add20~1_sumout  & !\VGA|Add1~70_combout ) ) ) ) # ( \VGA|Mult1~23  & ( 
// !\VGA|Add1~123_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add1~69_combout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult0~23 ))) ) ) ) # ( !\VGA|Mult1~23  & ( !\VGA|Add1~123_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add1~69_combout )) # 
// (\VGA|Add1~70_combout  & ((\VGA|Mult0~23 ))) ) ) )

	.dataa(!\VGA|Add20~1_sumout ),
	.datab(!\VGA|Add1~69_combout ),
	.datac(!\VGA|Add1~70_combout ),
	.datad(!\VGA|Mult0~23 ),
	.datae(!\VGA|Mult1~23 ),
	.dataf(!\VGA|Add1~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~71 .extended_lut = "off";
defparam \VGA|Add1~71 .lut_mask = 64'h303F303F50505F5F;
defparam \VGA|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N42
cyclonev_lcell_comb \VGA|Add17~1 (
// Equation(s):
// \VGA|Add17~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add17~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~1 .extended_lut = "off";
defparam \VGA|Add17~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N18
cyclonev_lcell_comb \VGA|Add1~74 (
// Equation(s):
// \VGA|Add1~74_combout  = ( \VGA|Mult5~23  & ( \VGA|Mult2~23  & ( ((!\VGA|Add1~73_combout  & (\VGA|Add17~1_sumout )) # (\VGA|Add1~73_combout  & ((\VGA|Mult8~23 )))) # (\VGA|Add1~72_combout ) ) ) ) # ( !\VGA|Mult5~23  & ( \VGA|Mult2~23  & ( 
// (!\VGA|Add1~73_combout  & (((\VGA|Add17~1_sumout )) # (\VGA|Add1~72_combout ))) # (\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & ((\VGA|Mult8~23 )))) ) ) ) # ( \VGA|Mult5~23  & ( !\VGA|Mult2~23  & ( (!\VGA|Add1~73_combout  & (!\VGA|Add1~72_combout  & 
// (\VGA|Add17~1_sumout ))) # (\VGA|Add1~73_combout  & (((\VGA|Mult8~23 )) # (\VGA|Add1~72_combout ))) ) ) ) # ( !\VGA|Mult5~23  & ( !\VGA|Mult2~23  & ( (!\VGA|Add1~72_combout  & ((!\VGA|Add1~73_combout  & (\VGA|Add17~1_sumout )) # (\VGA|Add1~73_combout  & 
// ((\VGA|Mult8~23 ))))) ) ) )

	.dataa(!\VGA|Add1~73_combout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Add17~1_sumout ),
	.datad(!\VGA|Mult8~23 ),
	.datae(!\VGA|Mult5~23 ),
	.dataf(!\VGA|Mult2~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~74 .extended_lut = "off";
defparam \VGA|Add1~74 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \VGA|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N15
cyclonev_lcell_comb \VGA|Add1~3 (
// Equation(s):
// \VGA|Add1~3_sumout  = SUM(( \VGA|Add1~71_combout  ) + ( (!\VGA|Add1~67_combout  & ((!\VGA|always0~19_combout  & ((\VGA|Add1~74_combout ))) # (\VGA|always0~19_combout  & (\VGA|Add14~1_sumout )))) # (\VGA|Add1~67_combout  & (((\VGA|Add14~1_sumout )))) ) + ( 
// \VGA|Add1~8  ))

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(!\VGA|Add14~1_sumout ),
	.datad(!\VGA|Add1~71_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~74_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~8 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~3_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~3 .extended_lut = "off";
defparam \VGA|Add1~3 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N27
cyclonev_lcell_comb \VGA|address[15] (
// Equation(s):
// \VGA|address [15] = ( \VGA|Add1~3_sumout  & ( (\VGA|address [15]) # (\VGA|address[15]~6_combout ) ) ) # ( !\VGA|Add1~3_sumout  & ( (!\VGA|address[15]~6_combout  & \VGA|address [15]) ) )

	.dataa(!\VGA|address[15]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|Add1~3_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15] .extended_lut = "off";
defparam \VGA|address[15] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \VGA|address[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y52_N2
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N48
cyclonev_lcell_comb \VGA|red[0]~11 (
// Equation(s):
// \VGA|red[0]~11_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~11 .extended_lut = "off";
defparam \VGA|red[0]~11 .lut_mask = 64'h0000C0C00000C0C0;
defparam \VGA|red[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N42
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( !\VGA|address [14] & ( (!\VGA|address [13] & \VGA|address [15]) ) )

	.dataa(!\VGA|address [13]),
	.datab(!\VGA|address [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'h2222000022220000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N9
cyclonev_lcell_comb \VGA|address[0] (
// Equation(s):
// \VGA|address [0] = ( \VGA|Add1~15_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [0]) ) ) # ( !\VGA|Add1~15_sumout  & ( (\VGA|address [0] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [0]),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~15_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[0] .extended_lut = "off";
defparam \VGA|address[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N6
cyclonev_lcell_comb \VGA|address[1] (
// Equation(s):
// \VGA|address [1] = ( \VGA|address [1] & ( (!\VGA|address[15]~6_combout ) # (\VGA|Add1~19_sumout ) ) ) # ( !\VGA|address [1] & ( (\VGA|Add1~19_sumout  & \VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|Add1~19_sumout ),
	.datac(gnd),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[1] .extended_lut = "off";
defparam \VGA|address[1] .lut_mask = 64'h00330033FF33FF33;
defparam \VGA|address[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N12
cyclonev_lcell_comb \VGA|address[2] (
// Equation(s):
// \VGA|address [2] = ( \VGA|Add1~23_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [2]) ) ) # ( !\VGA|Add1~23_sumout  & ( (\VGA|address [2] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|address [2]),
	.datac(gnd),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~23_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[2] .extended_lut = "off";
defparam \VGA|address[2] .lut_mask = 64'h3300330033FF33FF;
defparam \VGA|address[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N24
cyclonev_lcell_comb \VGA|address[3] (
// Equation(s):
// \VGA|address [3] = ( \VGA|Add1~27_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [3]) ) ) # ( !\VGA|Add1~27_sumout  & ( (\VGA|address [3] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [3]),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~27_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[3] .extended_lut = "off";
defparam \VGA|address[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N0
cyclonev_lcell_comb \VGA|address[4] (
// Equation(s):
// \VGA|address [4] = ( \VGA|Add1~31_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [4]) ) ) # ( !\VGA|Add1~31_sumout  & ( (\VGA|address [4] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [4]),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~31_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[4] .extended_lut = "off";
defparam \VGA|address[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N3
cyclonev_lcell_comb \VGA|address[5] (
// Equation(s):
// \VGA|address [5] = ( \VGA|Add1~35_sumout  & ( (\VGA|address [5]) # (\VGA|address[15]~6_combout ) ) ) # ( !\VGA|Add1~35_sumout  & ( (!\VGA|address[15]~6_combout  & \VGA|address [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~6_combout ),
	.datad(!\VGA|address [5]),
	.datae(gnd),
	.dataf(!\VGA|Add1~35_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[5] .extended_lut = "off";
defparam \VGA|address[5] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \VGA|address[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N27
cyclonev_lcell_comb \VGA|address[6] (
// Equation(s):
// \VGA|address [6] = ( \VGA|Add1~39_sumout  & ( (\VGA|address [6]) # (\VGA|address[15]~6_combout ) ) ) # ( !\VGA|Add1~39_sumout  & ( (!\VGA|address[15]~6_combout  & \VGA|address [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~6_combout ),
	.datad(!\VGA|address [6]),
	.datae(gnd),
	.dataf(!\VGA|Add1~39_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[6] .extended_lut = "off";
defparam \VGA|address[6] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \VGA|address[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N18
cyclonev_lcell_comb \VGA|address[7] (
// Equation(s):
// \VGA|address [7] = ( \VGA|Add1~43_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [7]) ) ) # ( !\VGA|Add1~43_sumout  & ( (\VGA|address [7] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [7]),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~43_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[7] .extended_lut = "off";
defparam \VGA|address[7] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N21
cyclonev_lcell_comb \VGA|address[8] (
// Equation(s):
// \VGA|address [8] = ( \VGA|Add1~47_sumout  & ( (\VGA|address [8]) # (\VGA|address[15]~6_combout ) ) ) # ( !\VGA|Add1~47_sumout  & ( (!\VGA|address[15]~6_combout  & \VGA|address [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~6_combout ),
	.datad(!\VGA|address [8]),
	.datae(gnd),
	.dataf(!\VGA|Add1~47_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[8] .extended_lut = "off";
defparam \VGA|address[8] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \VGA|address[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N15
cyclonev_lcell_comb \VGA|address[9] (
// Equation(s):
// \VGA|address [9] = ( \VGA|Add1~51_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [9]) ) ) # ( !\VGA|Add1~51_sumout  & ( (\VGA|address [9] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [9]),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~51_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[9] .extended_lut = "off";
defparam \VGA|address[9] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N51
cyclonev_lcell_comb \VGA|address[10] (
// Equation(s):
// \VGA|address [10] = ( \VGA|address [10] & ( (!\VGA|address[15]~6_combout ) # (\VGA|Add1~55_sumout ) ) ) # ( !\VGA|address [10] & ( (\VGA|Add1~55_sumout  & \VGA|address[15]~6_combout ) ) )

	.dataa(!\VGA|Add1~55_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[10] .extended_lut = "off";
defparam \VGA|address[10] .lut_mask = 64'h00550055FF55FF55;
defparam \VGA|address[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N24
cyclonev_lcell_comb \VGA|address[11] (
// Equation(s):
// \VGA|address [11] = ( \VGA|Add1~59_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [11]) ) ) # ( !\VGA|Add1~59_sumout  & ( (\VGA|address [11] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [11]),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~59_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[11] .extended_lut = "off";
defparam \VGA|address[11] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N48
cyclonev_lcell_comb \VGA|address[12] (
// Equation(s):
// \VGA|address [12] = ( \VGA|Add1~63_sumout  & ( (\VGA|address[15]~6_combout ) # (\VGA|address [12]) ) ) # ( !\VGA|Add1~63_sumout  & ( (\VGA|address [12] & !\VGA|address[15]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [12]),
	.datad(!\VGA|address[15]~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~63_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[12] .extended_lut = "off";
defparam \VGA|address[12] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[12] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N54
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( \VGA|address [14] & ( !\VGA|address [15] & ( \VGA|address [13] ) ) )

	.dataa(!\VGA|address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address [14]),
	.dataf(!\VGA|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h0000555500000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N54
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( !\VGA|address [14] & ( (\VGA|address [13] & !\VGA|address [15]) ) )

	.dataa(gnd),
	.datab(!\VGA|address [13]),
	.datac(!\VGA|address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h3030303000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFCB5FFFFFFFFFFFEFFFFFFFFBFDEDBFFFFFFFFFFEFFFFFFFFEF7FFFFFFFFFFFFFEFFFFFFFFDF004DFFFFFFFFFFEFFFFFFFFF9A0AFFFFFFFFFFFEFFFFFFF7E6B9A5FFFFFFFFFFEFFFFFFEE6C2A777FFFFFFFFFEFFFFFFCB37A079CFFFFFFFFFEFFFFFFFF4E745F34FFFFFFFFEFFFFFFEAE6E76A2AFFFFFFFFEFFFFFFF21B4F20D8FFFFFFFFEFFFFFFB9A136A924CFFFFFFFEFFFFFFFDB28DBDF55FFFFFFFEFFFFFFF1341F0DE97FFFFFFFEFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N15
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\VGA|address [14] & ( (!\VGA|address [13] & !\VGA|address [15]) ) )

	.dataa(!\VGA|address [13]),
	.datab(!\VGA|address [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'h8888888800000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFA6540455FF22FFFFFFFEFFFFFFEF8CBE47B03FFFFFFFEFFFFFF7AA667E21A29DFFFFFEFFFFFF1605A9C9D0EFFFFFFFEFFFFFFCEBA8D196425FFFFFFEFFFFFFC0962CA38BDE7FFFFFEFFFFFF7EFFF441C05B7FFFFFEFFFFFFDD7726C9005DFFFFFFEFFFFFFCC218B23200DFFFFFFEFFFFFF7173DA866A13FFFFFFEFFFFFFFF4822C7A06CFFFFFFEFFFFFFFD360FF12469BFFFFFEFFFFFFFDE555DD6831FFFFFFEFFFFFFF7E0D35A1C13FFFFFFEFFFFFFF27F55CF933AFFFFFFEFFFFFFFFE695259A5AFFFFFFEFFFFFFFBE08705A492BFFFFFEFFFFFFFAB8F081C1FCFFFFFFEFFFFFFFBC0A2A2BA6FFFFFFFEFFFFFFBC75B6E1DD7FFFFFFFEFFFFFFD5E370DD";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "76AFFFFFFFEFFFFFFE0045583B31FFFFFFFEFFFFFD80C6FCCE9A1FFFFFFFEFFFFFFE9C1DBD02B3FFFFFFFEFFFFFFC1254F422EDFFFFFFFEFFFFFFE055A6E8E83FFFFFFFEFFFFFFA9CFBAFB71BB9FFFFFEFFFFFFDB3AB669A11FFFFFFFEFFFFFFC97F1386798EFFFFFFEFFFFFF891E798614BCFFFFFFEFFFFFF9EEE700CCAAFFFFFFFEFFFFFF09EFF77386B9FFFFFFEFFFFFF53E4C236DB657FFFFFEFFFFFEC82494AB1E48FFFFFFEFFFFF0000C6A4EF736FFFFFFEFFFFF28EE37508713FFFFFFFEFFFFF84E5A15D0DAABFFFFFFEFFFFE8423F05E08405FFFFFFEFFFFACEF410ECE4EF2FFFFFFEFFFFED1AA232301F0EFFFFFFEFFFF7CBFFF54C4C315BFFFFFEF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFDB57563E0DFDB35FFFFFFEFFFFD29E72084FC8C5FD6EBDEFDFFD3645356D5EC11EBFFFFEFAFFD591339B21B4C1FFFBFFEFFDEFBFFDED2CDDFEEFF0F7FEFBDFFF7EFA757A1351FC63FFEFFFFFFFFE587D1C539F2FBEFEF9327F0CD94952B593E0C359EF92F805E1A9E0D2AE174CB5DED9D333AF2C7A470C8994A443EFECE6F8EE534143F7B93A2C9F79CC5BC407BC434296193F9DEFDE0C1B8171C2B3ABB1EFCB9EDB1C7D4D5C1550BEFBC24C7BAFFFC1713BD07AE6119AF51D0EFFFDFD69D8C7B9749ECC9033EFDFE7FF85C7BBF402D51E9FFEFFFFFDA091F9370CE9FDBFDFEFFFFFDDF96E9BF0308B5777FE7FFFFFFA5B5030DF76DEB66FEFFFFFEF8642CC";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "3B5DA80674FEFFFFFFE7E36591D9104599FFEFFFFFFD50B77D1677DE51A5FEFFFFFFC8C8C796CA0DC182FFEFFFFFF858676F0493B4826FFEFFFFFB906679C4DB06EAACFFEFFFFFF98B1B9FC80D0A106FFEFFFFFBC0EC7F8D7C281DFEFFEFFFFFFA3578FE706A7E43DDFEFFFFFAD94EFF7BA23FFFCFFFEFFFFFF60DFFDCFE536FFEFFFEFFFFFDF79FFFD9AC7EBFEFEFEFFFFFFDDFFFFF2095DF7FFFFEFFFFFFFFFFFFF76D5FFFFFFFEFFFFFFFFFFFFFF77DFFFFFFFEFFFFFFFFFFFFF168FFFFFFFFEFFFFFFFFFFFFF9C0FFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFE";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N36
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( \VGA|address [14] & ( (!\VGA|address [13] & !\VGA|address [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [13]),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h00000000F000F000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N0
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N42
cyclonev_lcell_comb \VGA|red[0]~12 (
// Equation(s):
// \VGA|red[0]~12_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~10_combout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~11_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~10_combout  & (\VGA|red[0]~11_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) ) )

	.dataa(!\VGA|red[0]~10_combout ),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~12 .extended_lut = "off";
defparam \VGA|red[0]~12 .lut_mask = 64'h0101010155015501;
defparam \VGA|red[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y52_N23
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N57
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \VGA|address [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N59
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N24
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = ( \VGA|address [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N26
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N36
cyclonev_lcell_comb \VGA|red[0]~15 (
// Equation(s):
// \VGA|red[0]~15_combout  = ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~15 .extended_lut = "off";
defparam \VGA|red[0]~15 .lut_mask = 64'h3300330000000000;
defparam \VGA|red[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "3B241002766F1FCA0100045FC0BA40008CFFE773C6900007F4F1C78000AB853BA32000479FCF91BC00156E2D684000244FEF18918008300801E2000105DEBB2F8C0042F7800020000044B8864080000FC080055000007B99A68C00047C004001000193F7A16CD00540004840A000673F1018F10004201049000020C5795F5681100000000000048CCD316A66500000000000000757D16CD480100000000000002B2D2F5C4CC000000000000055A5D0095DD450000000000000718D9A8BC315000000000000010ED84A9D1B600000000000045EDFF070C0680000000000050419C1481025B0000000000401D58F4043C5880000000000462553885FD23CC00000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000005CF931166272000000000000074ED06CF6455000000000001582C6F15D9418600000000000D0C42B590642010000000000071EFA2E8D969B100000000000C6E96B79D63E90180000000406091BEDCBD26B2202400407041206355AFD1BE00040000220040D550FC937F8430000033C2815F0B01F52EAA0AC840002B851DFD90EF1430C47C80000E0988B17DFDBF5543178860003F401756F849FB7B8402C10027C840B1B9A7D2117B206B1001718005A896DA558582402000037000CB4EA5BA6889034800025B000C0DBF792B35470000000A6C10583143DD8BB601FC0000E79804A68B37B21380CF100024C1003EADA2351679D5D400090880812FC4";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "05A15833D1400041A0001DE1B8F8C3A704014420EB80CF061B683D24220F908041F800AD877DA45070C2D80400168904867D84730744040400802223BEDFEA1339BA80D46E001902517672A30D1810022A1800A01023F2DAC38B49C2408C001153027FB5BD21F4F67061259009BA0DDF0AF6D1ABD060BF00081600C89FD0080E2F80082001FED1179BA7A6AA8C412032000B3580885A99B435AAA01001103CCB8932D7EB25A63800010600E854B2D217D507CA000188808E3E023905C16F802420A099802B413DD71E66802B00031C746D35106D8E5D9A7410503DC24D13217AA54FA2A3064200E0683029EB660E0059A8944047BE0860E062CE8124D1254028";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "964052C48C56170B460703409BD8629B30717FA2065C3F8001FF280DDE0430F8B3DE9BC802594A0061C1E2EBF294DB8C3086FA00037C03BE84E940C3A000CBDA2027C90DEDC23378710007BEC001512285C5BADD80A000C57900000003048C8F3E800006BAC0102800B3760980402000CDE008F1003CCFE7A121C000437A80002085E662C3FD480000770400000817365EFFD8640049E01087600436B52FFD8C00004CC8000000412A43FFC6840003F6100000070EA205FE700000072200000177EBDDFFD32000002D000000852C356001F6000000004000008614CD5F5B300000000000000002ADCDFC68400000400000004CD0B2FFE60B00001100000008DE";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFE2B8BC6BFFFFFFF8BA2CD51FFBCB807AFFFFFFFF8F4338E6FDFC9086BFFFFFFFFBF18B9B1FFE39C5B6FFFFFFFFF1A500A0FFC3F2147D7FFFFFFB2F127FDFF101008B3FFFFFFFD24BD423FF96220B7BFFFFFFFF88B7F03FFA34A00F7FFFFFFFAED04599FF5C2100F3CFFFFFFE3F8480BFF3D1008B5FFFFFFFF4201408FCB4A8000EDFFFFFFBB720018FD2B950816FFFFFFFF1D40A97FC0A71001BFFFF47FA3474406FD1860E00D5EDFFFFFC5DCF5AF95B60000043FFFFFFF2C002AFE3BBC40133FFFFFFD8C300CAF72818000DFFC3FFF35604070F63B8100006FFBECEC6A40013FD";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N18
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h530053F0530F53FF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N48
cyclonev_lcell_comb \VGA|red[0]~16 (
// Equation(s):
// \VGA|red[0]~16_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~15_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~15_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~15_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~16 .extended_lut = "off";
defparam \VGA|red[0]~16 .lut_mask = 64'h03030303FF03FF03;
defparam \VGA|red[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N6
cyclonev_lcell_comb \VGA|red[0]~17 (
// Equation(s):
// \VGA|red[0]~17_combout  = ( \VGA|red[0]~12_combout  & ( \VGA|red[0]~16_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[0]~12_combout  & ( \VGA|red[0]~16_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[0]~12_combout  & ( !\VGA|red[0]~16_combout  & ( ((!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[0]~12_combout  & ( !\VGA|red[0]~16_combout  & ( ((!\VGA|red[0]~14_combout  & (!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|red[0]~14_combout ),
	.datac(!\VGA|red[0]~1_combout ),
	.datad(!\VGA|red[0]~9_combout ),
	.datae(!\VGA|red[0]~12_combout ),
	.dataf(!\VGA|red[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~17 .extended_lut = "off";
defparam \VGA|red[0]~17 .lut_mask = 64'hD555F555D5F5F5F5;
defparam \VGA|red[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF7E5FFFFFFFFFFFFFFFFFFFFDC83BAFFFFFFFFFFFFFFFFFFF8540563FFFFFFFFFFFFFFFFFF258D055FFFFFFFFFFFFFFFFFF2258257FFFFFFFFFFFFFFFFFD83445FD6FFFFFFFFFFFFFFFE9EBD1813BFFFFFFFFFFFFFFFFBC46AB81B3FFFFFFFFFFFFFFFA024A2FD1BFFFFFFFFFFFFFFE051054C6ABFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFEC407758A9BFFFFFFFFFFFFFFFD0FEADF105FFFFFFFFFFFFFFE990C99092C7FFFFFFFFFFFFFEC061B80A8D7FFFFFFFFFFFFFF88033450057FFFFFFFFFFFFFE648C4440DFBFFFFFFFFFFFFFC1885A89405FFFFFFFFFFFFFFF244EADF005FFFFFFFFFFFFFFF834E91C0807FFFFFFFFFFFFFFEF675AC4224FFFFFFFFFFFFFFCF9A3E4202DFFFFFFFFFFFFFFA1451EA205FFFFFFFFFFFFFFF988B4040013FFFFFFFFFFFFFFD825B59B81FFFFFFFFFFFFFFFF14320ACC31FFFFFFFFFFFFFFF26E5C08BBFFFFFFFFFFFFFFFB2315C6B6A7FFFFFFFFFFFFFF3C394747F0FFFFFFFFFFFFFFFA4821EC25DFFFFFFFFFFFFFFF1E594C363FFFFFFFFFFFFFFFF805EFF8";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "CCFFFFFFFFFFFFFFFFB0600AE75FFFFFFFFFFFFFFFE88367198EFFFFFFFFFFFFFFFC0456007EEFFFFFFFFFFFFFFFE424BAD15FFFFFFFFFFFFFFFFD4509FEF99FFFFFFFFFFFFFFFCD0009FA685FFFFFFFFFFFFFFE423501348AFFFFFFFFFFFFFFFE61CCF9807FFFFFFFFFFFFFFE2E98A8D5E1FFFFFFFFFFFFFFE5A77F23A01FFFFFFFFFFFFFFE32C70A77AE7FFFFFFFFFFFFF2F349E209F17FFFFFFFFFFFF92A187558F5AFFFFFFFFFFFFFD3B98308C52D3FFFFFFFFFFFFAC2330279B5EBFFFFFFFFFFFFBE1D2B950A237FFFFFFFFFFFF66873260179C7FFFFFFFFFFFFFC0B944D2B01FFFFFFFFFFFFC7F836EA0F019FFFFFFFFFFFFF7840F6627DFD3FFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFE540B2C7F3FBC3FFFFFFFFFFFE5E663EB234861FFFFFFFFFFFF85FEF0C8F4A30FFFFFFFFFFFFC9AA3C77A0CE8FFFEFFFFFFFBC2377DBD3437FFFFFFFFFFFFFFFF222DE52DF0F81FFFFFFFFFFF764DF664886FC5BFFFFEC0D71F4642AEED5CF178D3FFEDCD2A9025A5F19841288CDFFDE3E90D50319F7E6326245FFF9D9D92FAF6C65C9C7B1D93FFFCC5F31F11EDA63744E12B1DFFCA47BE140C56A0F3E027807FFCFBB9C90BBB246AE90CD301FFFF17FE659C440B5C0A015C7FFFFFFFFFDFEDA27D524A775FFFFFFFFFC2E39C4E47AD3F91FFFFFFFFFC6DC6ED0B44EE2A7FFFFFFFFFD2CB4DE2094AD88BFFFFFFFFF8607BAF25C3502A3FFFFFFFFFA986DB";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0C0F1621AFFFFFFFFFFC091FEF06A7984FFFFFFFFFFE9604DD622129901FFFFFFFFFEB15254981463428FFFFFFFFFE84A1C020C6ABBD3FFFFFFFFFD1987FE710D6118BFFFFFFFFFCAD49FC61F42C93FFFFFFFFFFC4F1FFF04900FA9FFFFFFFFFFED14FFFC11BFEFCFFFFFFFFFFFB99FFF848DFFFFFFFFFFFFFFF613FFFA72FFFFFFFFFFFFFFFFECFFFFC98FFFFFFFFFFFFFFFFFFFFFFCB5BFFFFFFFFFFFFFFFFFFFFFBF33FFFFFFFFFFFFFFFFFFFFF9B77FFFFFFFFFFFFFFFFFFFFFA08BFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N30
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N24
cyclonev_lcell_comb \VGA|red[1]~18 (
// Equation(s):
// \VGA|red[1]~18_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~10_combout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~11_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~11_combout  & (\VGA|red[0]~10_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|red[0]~10_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~18 .extended_lut = "off";
defparam \VGA|red[1]~18 .lut_mask = 64'h000300030A0B0A0B;
defparam \VGA|red[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000085C209B5000000007DC33D7A006A20B491000000030E079BC006F10488100000001BF32504005564230100000000ABDF942006280131000000002F0FDA4600D8B2035000000000CC8B6E800DC00024000000000A42520C00B3B000D80000000100F80020079F8000000000001224348400D808084B000000000C1389900B3F0004540000000A52281E01215D0816000000004242014033C68080FC000000069B4816076150400A81200000CFD0055016870000384000002EE0002A03B9040802E0000000F44409503083C000960000000AA0485F0378B50000F0381804205007E03";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "1B70000120AB1FCD540082E0DA97D00003FF3E8F3280081044B20200081B92D5ED20000980C1A3E00002F08C1BC100203A0FF80C50001D76000400004400CD0B3000008E0010C000003F07D8C440010F20000400000BC0937028000050000001000203179B9A800000000040800092915445700004200001000020530EAD7F020000000000005002A287A6C010000000000000013C09526E840000000000000046C2A739E5900000000000005067073CCFE0400000000000007CC257D6E1280000000000000D0488AC36706000000000000C69300BC6E5CE00000000000023D51DB7CC4530000000000082509A2084050A0000000000083E5AB7A2645E000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000890A363E166C5490000000000006B2A58F9A23E800000000000C5F324B9C421A800000000000D02226EFE4169C0000000000002BC8800B490E8000000000025674411A0BC1D01000000004033E7D3A764C940202000864024A8842EC93BA880040000080223C6148F6DBFC2000000130000024B6890528D02E000002A0140CA700ED1734414000008E080F252F527A7850706200034005DDD2306A076849CC000076800D6A9C61037D52720100015800FCC95EAD681C0028000053800B23E48066CF020880002610013FCFAF52FAD23008000040C8019DBD31BCA1200000000538106672A539029A17080002720085EBF8D3CBFB88B340004112004781A";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "50A5D3204B000001180038FA2DB23A1480901402B10050F9263991FD020D80000222004914783DD88C40100040B4010E8E8587CBC8804000008050226FF01D6A38D080400600190205778116DB86000203C020000007FDB17F880548008E00100002FFB3938602101044638002401BFF6AE22E0710A0072000060289161FA30D2EE018000CCB7007E31F83D79DF0809000C86500C0982A742EF38000500028071610C90079414400C806006E29BFD3E9B5BC270001800004CA8022C64471FF5000608001DC214F12E0D8C8F5D000586002E41BB9A6847223E8504180092E460D459067E230C2002C0801E7C068A1B9A500DC00131C00AF00DBABADD738FF4820";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "B7401576003EFDFC7C4075406C0000AD00B876D5D55AC100B4082004000136BB41D2137009E6B400F640C77ED235D7D04008020003A803288B2F5F864000B42800492003C2360DFF200008018000A02385374E31403001EAC50000002171847F300000054D001008017654F58E092000C21000211001283A1FCA4000413580003803E20A57FCB00000711000000135BC96CFCC020001671001000A5B91DFFC3000007C0100000043F834FFCD0400033A80000000C3A34FFE98000004C80000014F00AB00198000002900000007E67B90015400000082000000FF050B5FE7A000000000000001B8235DFE8640000800000001385807001100000010000000086F";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N36
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N39
cyclonev_lcell_comb \VGA|red[1]~19 (
// Equation(s):
// \VGA|red[1]~19_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout )) # (\VGA|red[0]~15_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|red[0]~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~19 .extended_lut = "off";
defparam \VGA|red[1]~19 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \VGA|red[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N21
cyclonev_lcell_comb \VGA|red[1]~20 (
// Equation(s):
// \VGA|red[1]~20_combout  = ( \VGA|red[1]~18_combout  & ( \VGA|red[1]~19_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[1]~18_combout  & ( \VGA|red[1]~19_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[1]~18_combout  & ( !\VGA|red[1]~19_combout  & ( ((!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[1]~18_combout  & ( !\VGA|red[1]~19_combout  & ( ((!\VGA|red[0]~1_combout  & (!\VGA|red[0]~9_combout  & !\VGA|red[0]~14_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~1_combout ),
	.datab(!\VGA|red[0]~9_combout ),
	.datac(!\VGA|red[0]~14_combout ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(!\VGA|red[1]~18_combout ),
	.dataf(!\VGA|red[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~20 .extended_lut = "off";
defparam \VGA|red[1]~20 .lut_mask = 64'h80FF88FFA2FFAAFF;
defparam \VGA|red[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFB4D5FFFFFFFFFFFE7FFFFFFFF91821FFFFFFFFFFE7FFFFFFFE1A32E3FFFFFFFFFE7FFFFFFF1946378FFFFFFFFFE7FFFFFFEE7439E49FFFFFFFFE7FFFFFFCEBB388F0FFFFFFFFE7FFFFFFC02F6C7DEFFFFFFFFE7FFFFFF983F36FFD3FFFFFFFE7FFFFFF011E32D76DFFFFFFFE7F";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFE743B4923C3FFFFFFFE7FFFFFF20DE6CD988FFFFFFFE7FFFFFF09592201A7FFFFFFFE7FFFFFE401565480F3FFFFFFE7FFFFFF088A1C6802BFFFFFFE7FFFFFF21A98840BEFFFFFFFE7FFFFFF3A4B01C4047FFFFFFE7FFFFFF2BA70C80057FFFFFFE7FFFFFF7DE44E2003FFFFFFFE7FFFFFF893DAF46237FFFFFFE7FFFFFFA2EEBF72023FFFFFFE7FFFFFF9B2C84AA07BFFFFFFE7FFFFFFF758227103FFFFFFFE7FFFFFFE3F3547400FFFFFFFE7FFFFFFDB9DC51F08FFFFFFFE7FFFFFF8791830E857FFFFFFE7FFFFFF9EC001E29EFFFFFFFE7FFFFFF8B4D01852FFFFFFFFE7FFFFFF049D4DD943FFFFFFFE7FFFFFF9E11B598FFFFFFFFFE7FFFFFF402C5CF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "C4FFFFFFFFE7FFFFFE20597AC51FFFFFFFFE7FFFFFF28658E6F3FFFFFFFFE7FFFFFE646B4E5DFFFFFFFFFE7FFFFFEC20B6FFE7FFFFFFFFE7FFFFFE853E13324FFFFFFFFE7FFFFFF5000D00ABBFFFFFFFE7FFFFFFA246DECD1BFFFFFFFE7FFFFFE268BEDC5ADFFFFFFFE7FFFFFEE9DE815D67FFFFFFFE7FFFFFF83AA119EC7FFFFFFFE7FFFFFF64387FCF86FFFFFFFE7FFFFFF4879BCDCF4BFFFFFFE7FFFFF1C6E0D442B67FFFFFFE7FFFFC3E33652427BFFFFFFFE7FFFFF853754EE028FFFFFFFE7FFFFA1852470F1117FFFFFFE7FFFFC3189F23E84D3FFFFFFE7FFFFDC0AAA10F06B7FFFFFFE7FFFF6D0F914DF8B83FFFFFFE7FFFE5706000EFE1D7FFFFFFE7";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFE16F4D307B87E5FFFFFFE7FFFF85C4C048B2DA3FFFFFFE7FFFFB7F20D8A668F3FFFFFFE7FFFFF25B8173ED05BFFFFFFE7FFFFFFF105C37120DFFFFFFE7FFFFFFF751E9C0FEFFFFFFFE7FFFFFFF9397B1BCDDFBC7FFE7EEA87F1B2093109A77E06AFE7B646B6D82B82505C019C33FE78C9CC14467A7F0105E07D09E7E44DB9830EAB9BDF9695B59E7C8DDFDB3CFC1F44215F325BE7E4B9550644D32ACE81D0C75E7E697FE6FF03E723C4F53C87E7FFFFFFB1C3469BA14AD72BFE7FFFFFF82829B6A86ACDB87FE7FFFFFF96229CDDA447B14BFE7FFFFFF94BB1E5F22FE3AEBFE7FFFFFFA53D4B8FD9B1E2F7FE7FFFFFFAF97C20CE26BB54FFE7FFFFFFB26CEA";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "7F9DA2B64FFE7FFFFFF9C6F833F54C6647FFE7FFFFFFA80FDCDED1326E9FFE7FFFFFEA605E8EFC594CF1FFE7FFFFFCB00DBE3E7DCD06DFFE7FFFFFCF06DFF034927A07FFE7FFFFFF7AF7FF974FC93AFFFE7FFFFFF65EFFF25027E20FFFE7FFFFFC237FFFB28DFF3FFFFE7FFFFFE387FFFD80BFFFFFFFE7FFFFFFCDFFFFC051FFFFFFFE7FFFFFFB7FFFFD073FFFFFFFE7FFFFFFFFFFFFDED3FFFFFFFE7FFFFFFFFFFFFBBB5FFFFFFFE7FFFFFFFFFFFFCE6BFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N36
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h000FF0FF35353535;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N3
cyclonev_lcell_comb \VGA|red[2]~21 (
// Equation(s):
// \VGA|red[2]~21_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~10_combout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~11_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~10_combout  & (\VGA|red[0]~11_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )) ) )

	.dataa(!\VGA|red[0]~10_combout ),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~21 .extended_lut = "off";
defparam \VGA|red[2]~21 .lut_mask = 64'h0101010155015501;
defparam \VGA|red[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFE4BF563BFFFFFFFF83F3D2AFFC07FDEBFFFFFFFFF9E039BAFF92CFB2FFFFFFFFFFF0CC1BDFF827BFC7FFFFFFFFF7BDE6FFFF925FEEAFFFFFFFFF1FEE12FFFD0EDFF2BFFFFFFFF6B1AB1FFFE09FFD1FFFFFFFFF2FB21FFFF434DFFEFFFFFFFFF8FE2FF3FFDBF7FFEFFFFFFFFF8DF7377FF986FF7FEFFFFFFFFEE3637BFFE0E7FFAABFFFFFFF172F7E2FE01B2F7ECFFFFFFFFF6FFFE6FEC8B7F7F07FFFFFFFB98BFE9FE2BE7BFF0FFFFFFFF1E2FFA8FEB9FFFFFFFFFFFFFF2DFFFD6FD3873F7FD1FFFFFFF4FBBF7DFD4953FFF7DFFFFFFF09FB7B1FFF9D6FFFFDFC7FFFB37AFF97FF";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "1AABFFFFFFD0E033FBFFFEFFE0A88FFFFE00F9F0C97FFFFBFEB2A8FFF7E4626C5EDFFFF69FE1A94FFFFA0832DE9EFFDFC3FCFAB4EFFFDC47FFDBFFFFB97FED600FFFFEDA7FEE7FFFFFCFFEC273BFFEF0DFFFFBFFFFF4FF5F5563FFFFAFFFFFFEFFFD53F87D4C7FFFFFFFFFBF7FFF609FD394F3FFFBDFFFFEFFFFDF03F47F2FFDFFFFFFFFFFFFAFFF2F200ADFEFFFFFFFFFFFFFFF18FBC36F9BFFFFFFFFFFFFFFA04F18CCFD6FFFFFFFFFFFFFAE7DF9012E3FBFFFFFFFFFFFFFBAAFAFEAFE77FFFFFFFFFFFFF422F1103FDF9FFFFFFFFFFFF3923FABF6FE37FFFFFFFFFFFFFC81DFEFDDC24FFFFFFFFFFF7CB54FDFFBFADBFFFFFFFFFFF7D506B7FDFFFBFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFF76C0A6DFE17BE76FFFFFFFFFFFBADAEE7007FC47FFFFFFFFFFF88FA6E41C6FE27FFFFFFFFFFF2CFA6C8FE3F937FFFFFFFFFFF9E46EE8F73FF17FFFFFFFFFFDAC062E1439FF2FEFFFFFFFFBFE985BC381FFEBFDFDFFF79BFDB98EBE7088FB7FFFBFFFFF7FDE858BFF014FF9DFFFFFFECFFFEC981CE92CE82FE7FFFFFD5FEF8335FEEDCF0BBF3FFFFF7BF7F7464BA366B0AFBC9DFFFE8FFA3DE49F7E6B07B5ABFFFFBAFFF6F4D58106FC6DE7FEFFFEEFFFEE25F0BD263BF917FFFFE87FF6453D83E2427FAFFFFFDA47FEE0D30F6EB619CA3FFFFF97B7FD9E31B67A665FFF7FFFFFEFEFFF827947EE65EBEFFFFD9F7F7D14FF143527670FBFFFBEFDFFA0013";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "976314DEADBFFFFCCFFFE70331C6364B7FFFEBFD4FFFAF003BBE7365FDF27FFFFE3DFFF907E1C3360BBFEFFBBFCBFEF08EF21831457FBFFFFF7FBFDDDFFFA381146F7FAFE1FFE6FDFB77F2B8394BFFFDFF2FDFFFFFE7FFAB81A6FEF7FF69FFEFEFFD7FB21C62CFEFEFBAEC7FFF3FF3FFA2FE26BD2F5FEADFFFEAFF891B9F86DA955FE7FFF335DFEFE3D8805DE06F7F6DFF37BDFE0015C80D9C9CFFFFAFFFD934E803AE7F1B3FE3FF37F9FF37BE40F43F0B62FF7FFF7FFFFBDFF3C2B84368FF67FF1F7FFF3F9EEE1FFFB3BFFE2FFDA79FEEF9E431BE04356FE7AF9E7FF63DB83381C01E6DFF3DFC4DF7E7FA338C207F1C3BBBFFB0E3FFEFFFDCCA5DCB03BCB7DE";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "CABFEBFFFE640D8BABB37EBF980FFF57BF01DF8FC521447F6E00DFF7F3FC38770E2EAAEFF62003FF08BF79925DCBDC3FBFF8027FFD9FFBCA506F40783FFF2007FFAA9FE6A58E0000CFFFF600FFFBBFDE335581EF9FCFFE0046FFFFFFFA25C3FF3DFFFFFD097FEFF7FFA252758096DFFF201FFF5EEFF96A6E000F3FFFBD31FFFFC7FFB627C7FCFFFFFFA0D7FFFFFED0774FFFC8FDFFBE2CEFFEFFF6473CCFFCCFFFFF809EFFFFFF9472ECFFCAFBFFFCAD7FFFFFFCD70ECFFE9FFFFFFBB7FFFFFEAA6A67001DFFFFFFD6FFFFFFFD22D7700183FFFFFF7DFFFFFF1A7F475FF8DFFFFFFFFFFFFFFFE6973DFF3DBFFFF7FFFFFFFEE2BB70FFE27FFFFFEFFFFFFFF649";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N12
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N51
cyclonev_lcell_comb \VGA|red[2]~22 (
// Equation(s):
// \VGA|red[2]~22_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & \VGA|red[0]~15_combout )) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & \VGA|red[0]~15_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(!\VGA|red[0]~15_combout ),
	.datac(gnd),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~22 .extended_lut = "off";
defparam \VGA|red[2]~22 .lut_mask = 64'h11111111FF11FF11;
defparam \VGA|red[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N36
cyclonev_lcell_comb \VGA|red[2]~23 (
// Equation(s):
// \VGA|red[2]~23_combout  = ( \VGA|red[2]~21_combout  & ( \VGA|red[2]~22_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[2]~21_combout  & ( \VGA|red[2]~22_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[2]~21_combout  & ( !\VGA|red[2]~22_combout  & ( ((!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[2]~21_combout  & ( !\VGA|red[2]~22_combout  & ( ((!\VGA|red[0]~1_combout  & (!\VGA|red[0]~9_combout  & !\VGA|red[0]~14_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~1_combout ),
	.datab(!\VGA|red[0]~9_combout ),
	.datac(!\VGA|red[0]~2_combout ),
	.datad(!\VGA|red[0]~14_combout ),
	.datae(!\VGA|red[2]~21_combout ),
	.dataf(!\VGA|red[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~23 .extended_lut = "off";
defparam \VGA|red[2]~23 .lut_mask = 64'h8F0F8F8FAF2FAFAF;
defparam \VGA|red[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFEBFE778EBFFFFFFFFFFFFFFFEDF09E6CEBFFFFFFFFFFFFFFFF36FF687E5FFFFFFFFFFFFFFFF7FFF5F17F1FFFFFFFFFFFFFFE7748EBB7FEFFFFFFFFFFFFFFFDD9133BF41FFFFFFFFFFFFFFF54A197BBFBBFFFFFFFFFFFFFF9CC742BFFABFFFFFFFFFFFFFF826400DFFDBFFFFFFFFFFFFFFFE77E879DCBFFFFFFFFFFFFFFFC8D206DFDBFFFFFFFFFFFFFFE4AA08ADF9FFFFFFFFFFFFFFFF8685C6FFDBFFFFFFFFFFFFFFE4094A19FFFFFFFFFFFFFFFFFFA5A0A5CFE7FFFFFFFFFFFFFFEFEA017DFCFFFFFFFFFFFFFFFB53381F63BFFFFFFFFFFFFFFF8FB2827173FFFFFFFFFFFFFFFCB7C80668FFFFFFFFFFFFFFFF71E003FF3FFFFFFFFFFFFFFFFFFED599";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "3AFFFFFFFFFFFFFFFF9FAE47D8EFFFFFFFFFFFFFFFF17AACA017FFFFFFFFFFFFFFFF5BB4ADA1AFFFFFFFFFFFFFFFEBD8492056FFFFFFFFFFFFFFFFFAC9F786AFFFFFFFFFFFFFFFFAFE2721657FFFFFFFFFFFFFFEDDD5244157FFFFFFFFFFFFFFE99F42000C7FFFFFFFFFFFFFFE36294F6AE5FFFFFFFFFFFFFFFBD586E7C2DFFFFFFFFFFFFFFF4EB0F15FC5FFFFFFFFFFFFFFC01CDB3A515FFFFFFFFFFFFFFC1147BFC223FFFFFFFFFFFFFFC533BFD20A7FFFFFFFFFFFFFABC38EB181ABFFFFFFFFFFFFF5883E1F200A6FFFFFFFFFFFFFCE05E1160A0FFFFFFFFFFFFFFBE04FCEF020B7FFFFFFFFFFFFB101FEF08E673FFFFFFFFFFFF000FFFFC383B3FFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFE011DFDFB90007FFFFFFFFFFFFCCB9FFF7ADD6FFFFFFFFFFFFFC805FDEC295DFFFFFFFFFFFFFFFF4FE8C04217FFFFFFFFFFFFFFFFF8D805093FFFFFFFFFFFFFFFCFCAC0A137FFFFFFFFFFFFFFFD06853241BFDBFFFFFBB1936BD49343A97AB1B9FFFFEA89306DCF097A5749B599FFFE3E399BCBC83B869ED30A75FFFE6171E2C1929C56FA28533FFD20174D408A48B187468B91FFFA017448DB82BB93A518CA3FFEF0733907DAB88DD20C1377FFFFFFFFC03EB69B05948897FFFFFFFFFE05D7B223092793BFFFFFFFFF8E539D206482D157FFFFFFFFFE5520E8005C0BADFFFFFFFFFFC453EA402601E18FFFFFFFFFFC04FDB806009B22FFFFFFFFFF8822FA";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000604781FFFFFFFFFF980BFE40CAF8005FFFFFFFFFFF0093D012FE1C1CFFFFFFFFFFF003AF40A80180DFFFFFFFFFE5003FE61C80136BFFFFFFFFFFA00BFFE307E83FFFFFFFFFFFED0F7FF00836BC9FFFFFFFFFFFDB2FFF820DF12FFFFFFFFFFFFF63FFF8405FFFFFFFFFFFFFFF0CFFFFB007FFFFFFFFFFFFFFFE3FFFFB009FFFFFFFFFFFFFFFFFFFFFB713FFFFFFFFFFFFFFFFFFFFFB2CDFFFFFFFFFFFFFFFFFFFFFDD41FFFFFFFFFFFFFFFFFFFFFE7DFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFD9E83FFFFFFFFFFFFFFFFFFFE6F7517FFFFFFFFFFFFFFFFFFB2A71AFFFFFFFFFFFFFFFFFFF98F6621FFFFFFFFFFFFFFFFFF54795347FFFFFFFFFFFFFFFFFBDCB9F64FFFFFFFFFFFFFFFFF7C35480BFFFFFFFFFFFFFFFFBEEFEE994FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h330033FF0F550F55;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N27
cyclonev_lcell_comb \VGA|red[3]~24 (
// Equation(s):
// \VGA|red[3]~24_combout  = ( \VGA|red[0]~10_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|red[0]~11_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|red[0]~11_combout  & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )))) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~24 .extended_lut = "off";
defparam \VGA|red[3]~24 .lut_mask = 64'h000000000A3B0A3B;
defparam \VGA|red[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000001ADFD744000000003FF3D420000FFEF4000000000C1FC606000EFFF58000000000F0000E900127FFA40000000003BDE77B0022DFFF00000000007FFF2FF00001FFF04000000002F9A7FF00007FFF40000000002FB6FFB00235FFFA0000000004FE3FFB007B9FFFF0000000000FECFF700783FFFD8000000000E37FF20000DFFFE800000000771FFFB00C1CFFFF800000000575FFF20048EFFFF8000000003AFFFF5002B87FFFE0000000039FFFFC00F99FFFFE000000002FFFFF400798FFFFF000000002BFFFEF008997FFFEC000000027FFFE500F91FFFFF000000003FFFFE301";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "1B3FFFFFA00000017FFFFF3018B37FFFFA0000003FFFFFF3003331FFFFD00A8CC0FFFFFC9011B21FFFFD0ABDF7BFFFFFE301FB25FFFFFE7FFFEFFFFFFC700D323FFFFE3DFFFFFFFFFF9F03C361FFFFFFFFFFFFFFFFFEF01F667FFFFFFFFFFFFFFFFF9303FE6DFFFFFFFFFFFFFFFFFC900FE6FBFFFFFFFFFFFFFFFF8300014F7FFFFFFFFFFFFFFFF420000CD1FFFFFFFFFFFFFFFEE007C38FDFFFFFFFFFFFFFFFEF801FF0FEFFFFFFFFFFFFFFFCF906FE0FDFFFFFFFFFFFFFFFD0C04002FE7FFFFFFFFFFFFFF9C404003FE7FFFFFFFFFFFFFFFC50EBF6FFFBFFFFFFFFFFFFFCE727FFDDF7DFFFFFFFFFFFFF7660BFFFFF5FFFFFFFFFFFFFED6447FFFFE4FFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFC0C41FFFFFF87FFFFFFFFFFFFCDCC07FFFFFAFFFFFFFFFFFF79FC417E3FFFEFFFFFFFFFFFFF7FC40701FFFEFFFFFFFFFFFFA9F8C1F00FFFFFFFFFFFFFFFFF5F841E007FF9FFFFFFFFFFFFD879D1C003FFBFFFFFFFFFFFFF870D38087FBDFFFFFFFFFFFFF020D30003FFBFFFFFFFFFFFFF400D00903E87FF9FFFFFE5FFFC03910ED3F07FFDFFFFFEDFFFF07800361F0FFDEFFFFFFAFFF3DF8207E1F03FC67FFFFC67FF3FF160101FCFFCFFFFFFC67FFFFF120BD1E0FFFFFFFFFAF7FF9FA3403E1C17FEBFFFFFB5FFFBF23377E8E33FFBFFFFF9F7FF8603237F9E0FFDFFFFFFBFFFF8002017F1E1FFFFFFFFFFE7FFB00F817F0E0FFFF7FFFFDF7FFC001C";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "17E0D2FFCFFFFFFEFFFFC00301FE0E1FFE6FFFFFF4FFFC00343FF0E1FFE9FFFFFE5FFFE90781FF0E4FFFFFFFFFFFFFFD8EF81FF0C1FFFFFFFFFFFFFFDFFFC3FF0C3FFFFFF9FFFFFFFF77F43FF8C7FFFFFC5FFFFFFFE7FF43FF9E7FFFFFEFFFFFFFFE7FB41FE1C7FFFFFE3FFFFFFFE3FFC2FE1E3F3FFFF5FFFFE4FE091C1F81C3BDFFFFFFFFFDEFFFE3E0803C53BFFFFFFFFFAE7F801E080387FDFFFFFFFFFBF3F803F000F8A7EFFFFFFFFF3FBF80FFC07F1AFEFFFFFFFFFFDBFC02FFBF67BF77FFFFFFFF7FDFD017FFF072FF7FFFFFFFEEFDF3C13E040FCFF7FFFFFFFF3FFF3C09C001E3FF7FFF09FFF7FFFBF0A000FCEFAFFFC94FFFEFDFDF02023F0E7FFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "83FFF7F9F8780277E8E75FFFB81FFF3F9FC1987FC40BF9FFFA01FFFFFFFA3C0F0001FF9FFFA01FFF9FBFA1D1D0002BF7FFF803FFFF5FFE0C3810BFFFFFFFA007FFFEFF98C381FFFBFFFFFA00FFFBBFFFC5347FFF9FFFFF8047FFFFFFFC43BFFF3BFFFFFB097FFFFFFFC431F5809FFFFF800FFFFFFFEE4E1E000FFFFFFC31FFFFFFFEC461C7FCEFFFFFC81FFFFFFFF6523EFFCDFFFFFFE7FFFFFFFC6573CFFCCFFFFFF2EFFFFFFFC6561CFFCFFFFFFFF9FFFFFFFFE561CFFEE7FFFFFFFFFFFFFFEC461F001FFFFFFFFFFFFFFFFEC430F001FFFFFFFFFFFFFFFFEC533F5FFE7FFFFFFFFFFFFFFFC470FDFFCBFFFFFFFFFFFFFFF4D70FFFFCBFFFFFFFFFFFFFFF0D";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N6
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N48
cyclonev_lcell_comb \VGA|red[3]~25 (
// Equation(s):
// \VGA|red[3]~25_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|red[0]~15_combout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|red[0]~15_combout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\VGA|red[0]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~25 .extended_lut = "off";
defparam \VGA|red[3]~25 .lut_mask = 64'h3737373705050505;
defparam \VGA|red[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N18
cyclonev_lcell_comb \VGA|red[3]~26 (
// Equation(s):
// \VGA|red[3]~26_combout  = ( \VGA|red[3]~24_combout  & ( \VGA|red[3]~25_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[3]~24_combout  & ( \VGA|red[3]~25_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[3]~24_combout  & ( !\VGA|red[3]~25_combout  & ( ((!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[3]~24_combout  & ( !\VGA|red[3]~25_combout  & ( ((!\VGA|red[0]~1_combout  & (!\VGA|red[0]~9_combout  & !\VGA|red[0]~14_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~1_combout ),
	.datab(!\VGA|red[0]~9_combout ),
	.datac(!\VGA|red[0]~2_combout ),
	.datad(!\VGA|red[0]~14_combout ),
	.datae(!\VGA|red[3]~24_combout ),
	.dataf(!\VGA|red[3]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~26 .extended_lut = "off";
defparam \VGA|red[3]~26 .lut_mask = 64'h8F0F8F8FAF2FAFAF;
defparam \VGA|red[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFA7FCF7DFFFFFFFFFFFFFFF7FCF7477B9FFFFFFFFFFFFFFFBFDFDFFFFFFFFFFFFFFFFFFFFFFD5FF1FFCFFFFFFFFFFFFFFF7FB6EBFFFEFFFFFFFFFFFFFFFFC7E36FFFFFFFFFFFFFFFFFFF3FFF7F7FFFFFFFFFFFFFFFFFFFFFAFFBFFFBFFFFFFFFFFFFFFDBB9FFBFFFFFFFFFFFFFFFFFFFFEE17BFFF3FFFFFFFFFFFFFFDB333FFFFF3FFFFFFFFFFFFFFEB379F3FFFFFFFFFFFFFFFFFFEFB77FFFFFFFFFFFFFFFFFFFFF7F67FFEFFFFFFFFFFFFFFFFFFCB7FF28FE7FFFFFFFFFFFFFFC5F7FE7F7EFFFFFFFFFFFFFFFB7F7FE7F3BFFFFFFFFFFFFFFF8FF7FCF0C3FFFFFFFFFFFFFFF8FF7FCFE9FFFFFFFFFFFFFFFFBFE7F9FDFFFFFFFFFFFFFFFFFFFE8A1F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "37FFFFFFFFFFFFFFFFFFEEFF88FFFFFFFFFFFFFFFFFBFDACC381FFFFFFFFFFFFFFFF7FDAE7D1BFFFFFFFFFFFFFFFFFFEFFF25BFFFFFFFFFFFFFFFEFFD7F9865FFFFFFFFFFFFFFFEFFE31603FFFFFFFFFFFFFFFFF7FF404078FFFFFFFFFFFFFFFF7F90000EE3FFFFFFFFFFFFFFFFFE8305583FFFFFFFFFFFFFFFEFE0802D81FFFFFFFFFFFFFFFF43401634DFFFFFFFFFFFFFFEF22EB9FA38FFFFFFFFFFFFFFFE9F70F3D20FFFFFFFFFFFFFE3C073FFFE0EFFFFFFFFFFFFFD601DBBB7E16FFFFFFFFFFFFFD502FA9BFC1B7FFFFFFFFFFFFF202FAF7F6377FFFFFFFFFFFFD703FFF3F83B7FFFFFFFFFFFF8205FFFF703F7FFFFFFFFFFFFA007FFFB887FBFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFF2007FFF4001EFFFFFFFFFFFFF8465FCFC40A4FFFFFFFFFFFFFFFFFFCEA03B5FFFFFFFFFFFFFFFFFFFF414FDFFFFFFFFFFFFFFFFDFFEA0AEDFFFFFFFFFFFFFFFFFFFF0E5FFFFFFFFFFFFFFFFFFEBFFF35AB7FE3FFFFFDD9E5FBEBCFE8DB97D241D7FFDECD14DD055E8E3E8AB369FFFDB5DFBECDF788EADB8770D7FFFA1F71F80F3CEEAEF57FD7DFFEBFF74E6FFB82B3679BF577FFFFC777CE97C2C3EDDD2F2BFFFF7E1B66E8CD6A0EB1CBECE7FFFFFFFFDFFCE9040BFF7FEFFFFFFFFFFFF7FA49DC57F86D7FFFFFFFFFF9D362FFA7FEAEF7FFFFFFFFFB86C70FFED3F45D7FFFFFFFFFFA3295FFC3FE1C07FFFFFFFFFBC3424FF87F6021FFFFFFFFFFB01106";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFC7F9803FFFFFFFFFFE801037F871D800FFFFFFFFFFB000C27F8180803FFFFFFFFFF000F8FFF0200E07FFFFFFFFFFC017FF1F42007A7FFFFFFFFFFC00FFF5C87F053FFFFFFFFFFD400FFFAE8451CFFFFFFFFFFFE304FFFE703FDFFFFFFFFFFFFF1D7FFFE003FFFFFFFFFFFFFFFFFFFFFA005FFFFFFFFFFFFFFFFFFFFFE005FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFD03FFFFFFFFFFFFFFFFFFFFFC95BFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5E47FFFFFFFFFFFFFFFFFFFF23776FFFFFFFFFFFFFFFFFFFDBF7DF9FFFFFFFFFFFFFFFFFF3FBFFC47FFFFFFFFFFFFFFFFF7FE1DBF3FFFFFFFFFFFFFFFFEFFFE85F1FFFFFFFFFFFFFFFFFFF0376FE7FFFFFFFFFFFFFFFFFDFC11F6BFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N42
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h00CC33FF47474747;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N45
cyclonev_lcell_comb \VGA|red[4]~27 (
// Equation(s):
// \VGA|red[4]~27_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\VGA|red[0]~10_combout  & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|red[0]~11_combout ))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\VGA|red[0]~10_combout  & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) )

	.dataa(!\VGA|red[0]~10_combout ),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~27 .extended_lut = "off";
defparam \VGA|red[4]~27 .lut_mask = 64'h0500050015111511;
defparam \VGA|red[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFEC01FBFFFFFFFFF3FF3D67FFF1E00B3FFFFFFFFF3FFFF86FFE16005BFFFFFFFFF0FFFFC1FFFD40027FFFFFFFFFC421AC3FFDDC0037FFFFFFFFFC000A07FFDFE000FFFFFFFFFF9065207FFFF80003FFFFFFFFFD04B807FFDCE0007FFFFFFFFFF01B007FFA450002FFFFFFFFFB014003FFA7E00007FFFFFFFFB1F000FFFBF30000FFFFFFFFFA8B0006FFFE300007FFFFFFFF8900007FFB7000005FFFFFFFFC60000FFF94100001FFFFFFFFE60000DFF46080003FFFFFFFFFA00005FF460800017FFFFFFFC000002FFF61000003FFFFFFFC00001EFF06100000FFFFFFFFE000008FE";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "643800001FFFFFFE8000004FEF43800003FFFFFFD800000CFECC3A00002FFD0C38000000EFFE43C00001F36BEDC000001CFE04380000099000000000028FE2C3E00000C0000000000030FD3C7E0000000000000000050FC0878800000000000000004CFE00730000000000000000076FE007080000000000000000BCFC0170800000000000000007DFE00F2C0000000000000000FFF9C3F0600000000000000017FF9FFF0200000000000000007EFFFFF0200000000000000020FFBFFD01000000000000000007FFFFC01000000000000000206F140900460000000000000F06F400220C40000000000000C87FC00000680000000000000A87F8000002800000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000F07E80000038000000000008120FF800000000000000000082007E000000100000000000028007E80000030000000000001000FF000000200000000000004007E00000060000000000002801EF00000060000000000001800EC00800460000000000001000ED00000040000000000001400ED09001780000000002000403EE0ED00F80140000015000707FC03600F803E000000E0003DFFE07E00F002F800000B0003FFE8010003803B800003F8007FFEA0BD01F002B000003F0007FFCE03E03F8013800001D8007FFCC77E81F400B800002F8001FFC837F81E803F000001F8005FFDC17F01F001F800003F8000FF0017F01E001E800001E0003FFE4";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "17E02E003F000001F0003FFC41FE01D001C000000D0001FFC83FF01C000E000000C00036F801FF01C00000000000000371081FF03E00000000000000100003FF03E00000040000000088003FF83E00000280000000080083FF81C000001D0000000080481FE03E000001000000001C0002FE018140000800001500F6E01F803A7C0000000001E0181C00800388200000000020007FE008007C8000000000000407FC000007D0000000000000007F080000F80080000000002207FD80009FD088000000000020FFE0000FF0008000000019020BFE41FBFF00080000000040003FF63FFFE50080004E00000007FF5FFFFC4048001BD00090201FF5FFFF05010003";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "7F000002047F7FFFE840800047E800800001EFFFC404C00007FE000400043FFF00000780001FF800408001EFD00004100003FC000118040FF800004000001FF0001E0020FF800000000001FF8004400206F400004000005FB0000000207F8000C4000000F60000000207F00A7F6000001FE0000000107601FFF0000001CE8000000307E0380320000037E8000000086E010033000001D90000000386F0300330000008D0000000186E0300300000005C0000000106E030011000000000000000107E00FFE0000000000000000007F00FFE0000000000000000106F00A000000000000000000107F00200040000000000000008EF00000040000000000000018E";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N42
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N15
cyclonev_lcell_comb \VGA|red[4]~28 (
// Equation(s):
// \VGA|red[4]~28_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|red[0]~15_combout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|red[0]~15_combout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|red[0]~15_combout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(gnd),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|red[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~28 .extended_lut = "off";
defparam \VGA|red[4]~28 .lut_mask = 64'h555500005F5F0F0F;
defparam \VGA|red[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N39
cyclonev_lcell_comb \VGA|red[4]~29 (
// Equation(s):
// \VGA|red[4]~29_combout  = ( \VGA|red[4]~27_combout  & ( \VGA|red[4]~28_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[4]~27_combout  & ( \VGA|red[4]~28_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[4]~27_combout  & ( !\VGA|red[4]~28_combout  & ( ((!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[4]~27_combout  & ( !\VGA|red[4]~28_combout  & ( ((!\VGA|red[0]~1_combout  & (!\VGA|red[0]~9_combout  & !\VGA|red[0]~14_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~1_combout ),
	.datab(!\VGA|red[0]~9_combout ),
	.datac(!\VGA|red[0]~14_combout ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(!\VGA|red[4]~27_combout ),
	.dataf(!\VGA|red[4]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~29 .extended_lut = "off";
defparam \VGA|red[4]~29 .lut_mask = 64'h80FF88FFA2FFAAFF;
defparam \VGA|red[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFF4002802043FFFFFFFFFFFFFFF8028040043FFFFFFFFFFFFFFF4000000002FFFFFFFFFFFFFFF001400A002FFFFFFFFFFFFFFF801C0800007FFFFFFFFFFFFFF82FF2800007FFFFFFFFFFFFFF81FEFF0000FFFFFFFFFFFFFFF81FDFF4000FFFFFFFFFFFFFFF81DFFF0000BFFFFFFFFFFFFFFC3FDFF80003FFFFFFFFFFFFFFF3BFBF80003FFFFFFFFFFFFFFEFD3BFC000BFFFFFFFFFFFFFFFFFF3F8000FFFFFFFFFFFFFFFF7FFBF80007FFFFFFFFFFFFFFEEEFFF8800FFFFFFFFFFFFFFFCC0FFF0000FFFFFFFFFFFFFFFC00FFF0003FFFFFFFFFFFFFFFA007FE082FFFFFFFFFFFFFFFFD00BFE094FFFFFFFFFFFFFFFF800BFC01AFFFFFFFFFFFFFFFF4003F20";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "73FFFFFFFFFFFFFFFF8000E0211FFFFFFFFFFFFFFFF400131699FFFFFFFFFFFFFFFF000CE3D17FFFFFFFFFFFFFFFF801FFFE63FFFFFFFFFFFFFFFF801BFC87BFFFFFFFFFFFFFFFF8022E6041FFFFFFFFFFFFFFFF0014040937FFFFFFFFFFFFFFF001000126FFFFFFFFFFFFFFFF80580E62E3FFFFFFFFFFFFFFFC0887F4823FFFFFFFFFFFFFFFFEA4FF1C31FFFFFFFFFFFFFFF78F3403E29FFFFFFFFFFFFFFDE0F8007E00FFFFFFFFFFFFFF7A1FC01FE1BFFFFFFFFFFFFF9F003E47FF097FFFFFFFFFFFFBF00C70FFE087FFFFFFFFFFFF9C01FC0FFE1C7FFFFFFFFFFFFC001FEFBFC107FFFFFFFFFFFFE001FEFFFC247FFFFFFFFFFFF8001FEF7F8047FFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFF8007FEF7E0053FFFFFFFFFFFFD41BFFFE004D3FFFFFFFFFFFFFFF9FFFE001C3FFFFFFFFFFFFFFF9FDEC1F1C3FFFFFFFFFFFFFFFAFDEC051C3FFFFFFFFFFFFFFFAFDF9150E3FFFFFFFFFFFFFFFA7DFE7D1A3FFFFFFFFFFFFEF7AA1CF058F9E7CFEFFF9D0FBF5A9C18266C5CA75A7FFEC6D75E9E5B7461AE6279FFFFE74FBEDF453F075D6527CBFFFE2EFB8E56570209FEBA7EFFFFEFC7B89F4D268C565867FFFFFFF3FFF3F37CBB787DFFFFCFFFFFFFFFFF7FF05FD6FFFFF7FFFFFFFFFFEBEC0FF877FFFC7FFFFFFFFFDF0D007FCCFFFF87FFFFFFFFFFE6100FFE3FFFF07FFFFFFFFFBE12C0FFC3FFFE1FFFFFFFFFFB80C30FFC7FE781FFFFFFFFFFBC040E";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFC3FC001FFFFFFFFFFF80503FFE3E8003FFFFFFFFFFD006C17FC1C0005FFFFFFFFFF800BCF3F800000FFFFFFFFFFF000FFF3F8000017FFFFFFFFFE0017FFFF020009FFFFFFFFFFF001FFFBF03963FFFFFFFFFFFF80FFFFD103FE1FFFFFFFFFFFF23FFFF8007FFFFFFFFFFFFFFFE3FFFFC003FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFE405FFFFFFFFFFFFFFFFFFFFFE6DFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9E2FFFFFFFFFFFFFFFFFFFFF20884FFFFFFFFFFFFFFFFFFFF40000FFFFFFFFFFFFFFFFFFF0000019FFFFFFFFFFFFFFFFFF00002403FFFFFFFFFFFFFFFFE00008407FFFFFFFFFFFFFFFFA00008000FFFFFFFFFFFFFFFF800000009FFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N54
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N54
cyclonev_lcell_comb \VGA|red[5]~30 (
// Equation(s):
// \VGA|red[5]~30_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\VGA|red[0]~10_combout  & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|red[0]~11_combout ))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\VGA|red[0]~10_combout  & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) )

	.dataa(!\VGA|red[0]~10_combout ),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~30 .extended_lut = "off";
defparam \VGA|red[5]~30 .lut_mask = 64'h0500050015111511;
defparam \VGA|red[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000001FDFF700000000003FF3D610010FFFB00000000003FFFF9E0010FFFD80000000003FFFFB90000FFFE40000000003FFFE3B00007FFC40000000003FFF8FF00005FFE40000000007FFF1FF00205FFF40000000007FFEFFF00203FFFE0000000007FFAFFF00002FFFC0000000003FF3FFF00000FFFE0000000003FE7FF700001FFFF8000000003FAFFF700400FFFF4000000001F3FFF600401FFFFC000000001EFFFFF00400FFFFC000000001CFFFF700000FFFFD000000001DFFFF5000007FFFF0000000027FFFFF00801FFFFF000000003FFFFEB008013FFFF400000007FFFFEB00";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "803FFFFFC0000000BFFFFFF00003FFFFFE00000017FFFFE7000039FFFFE0000C01FFFFFFF01003FFFFFF03E7F7BFFFFFCF01003FFFFFFF4FFFEFFFFFFEF01003EFFFFFBFFFFFFFFFFFFF00007EFFFFFFFFFFFFFFFFF9F00007E7FFFFFFFFFFFFFFFFDF02007FFFFFFFFFFFFFFFFFFFF02007F7FFFFFFFFFFFFFFFF3F02017FFFFFFFFFFFFFFFFFFFF0000FFBFFFFFFFFFFFFFFFF7F01C3FFFFFFFFFFFFFFFFFFF7F01FFFFDFFFFFFFFFFFFFFFF7F07FFFFFFFFFFFFFFFFFFFFE0F07FFFFEFFFFFFFFFFFFFFFE0703FFFFFFFFFFFFFFFFFFFFC0703FFFFF3BFFFFFFFFFFFFF00707FFFFFBBFFFFFFFFFFFFF0070FFFFFFDBFFFFFFFFFFFFE0070FFFFFFF7FFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFF00707FFFFFF7FFFFFFFFFFF7C00F07FFFFFEFFFFFFFFFFFF7C00707FFFFFFFFFFFFFFFFFFD80070FFFFFFEFFFFFFFFFFFFF000F1FFFFFFDFFFFFFFFFFFFE40071FFFFFFDFFFFFFFFFFFFC801F0FFFFFFFFFFFFFFFFFFFF800F0FF7FFFDFFFFFFFFFFFFF000F1FFFFFFBFFFFFFFFFFFFE400F1F6FFFFBFF9FFFFFF9FFFC03F3F12FFFFFEEFFFFFEEFFFF07F3FC9FFFBFC2FFFFFD3FFF3DFF1F81FFF7FFB7FFFFFBFFFBFFF1FEFFFF7FDFFFFFFDB7FFBFFF3F42FFF7FFFFFFFFFB7FFBFFF7FC1FFFFFEB7FFFFEDFFFFFFF78817FF7FEB7FFFFEFFFF9FFF7C807FE7FFFFFFFFFFFFF9FFF3E80FFEFFDFFFFFFFF7FFDFFF3E80FFEFFFF7FFFFFFFFFFFFF7";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "E81FFFFFDFFFFFFDEFFFDFFF7E01FFDFFEEFFFFFEEFFFFFFFFC00FFCFFF7FFFFFF5FFFFFFFFE00FFDFFFFFFFFFFFFFFDFFF7E00FFDFFFFFFFFFFFFFFFFFF7C00FFFFFFFFEFFFFFFFFEFFF7C007FDFFFFFDDFFFFFFFEFFFFC007FFFFFFFDEFFFFFFFFFFFFE01FFFFFFFFEFFFFFFFFFFFFFD01FF9EFFFFF3FFFFFBFEFFFFE07FF9BFFFFFFFFFFFEFEFFFFF7FFFB03FFFFFFFFFE07F7FFFF7FFFB80FFFFFFFFF803FFFFFFFFFFE00FFFFFFFFF803F7FFFFFFFFA007FFFFFFFF001FFFFFFFFFFB007FFFFFFFF001FFFF7FFFFF6007FFFFFFFF801F3FF7FFFFF6007FFFFFFFF001FBFF7FFFFE7007FFF09FFF001FBFF7FFFFC6007FFE04FFF801FDFF7FFFF0601FFFD";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FCFFF001F87F7FFFE8700FFFBFF7FF003FC1FFFFC40741FFFDFE7FFC03FC3FFF00007BBFFFFFEFFF80FF81FFD00003EFFFFFFFFFFD17F80FF800007FFFFFFFFFFFEFFFC0FF800007FFFFFFFF7FFFFFFC07F400003FFFFFFFFFFFFFFFE07F800001FFFFF9FFFFFFFFFC07F000003FFFFFFFFFFFFFFFE07E000001FFFFFEFEFFFFFFFE07E000001FFFFFCFF7FFFFFFC07E000000FFFFFF3CFFFFFFFC07F000001FFFFFFA8FFFFFFFE07E000000FFFFFFA7FFFFFFFE07E000000FFFFFFFFFFFFFFFF07E0000007FFFFFFFFFFFFFFE07F000000FFFFFFFFFFFFFFFE07F000000FFFFFFFFFFFFFFFE07F0000003FFFFFFFFFFFFFFF0FF0000007FFFFFFFFFFFFFFF0F";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N0
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N12
cyclonev_lcell_comb \VGA|red[5]~31 (
// Equation(s):
// \VGA|red[5]~31_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( \VGA|red[0]~15_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( \VGA|red[0]~15_combout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\VGA|red[0]~15_combout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(gnd),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|red[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~31 .extended_lut = "off";
defparam \VGA|red[5]~31 .lut_mask = 64'h0000CCCC0F0FCFCF;
defparam \VGA|red[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N9
cyclonev_lcell_comb \VGA|red[5]~32 (
// Equation(s):
// \VGA|red[5]~32_combout  = ( \VGA|red[5]~30_combout  & ( \VGA|red[5]~31_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[5]~30_combout  & ( \VGA|red[5]~31_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[5]~30_combout  & ( !\VGA|red[5]~31_combout  & ( ((!\VGA|red[0]~9_combout  & !\VGA|red[0]~1_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[5]~30_combout  & ( !\VGA|red[5]~31_combout  & ( ((!\VGA|red[0]~14_combout  & (!\VGA|red[0]~9_combout  & !\VGA|red[0]~1_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|red[0]~14_combout ),
	.datac(!\VGA|red[0]~9_combout ),
	.datad(!\VGA|red[0]~1_combout ),
	.datae(!\VGA|red[5]~30_combout ),
	.dataf(!\VGA|red[5]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~32 .extended_lut = "off";
defparam \VGA|red[5]~32 .lut_mask = 64'hD555F555DF55FF55;
defparam \VGA|red[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E1FFFFFFFFFFFFFFFFFFFFFA0005FFFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFF8000010FFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFC00008405FFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFF800000000FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFC002000043FFFFFFFFFFFFFFF0008040001FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0014000004FFFFFFFFFFFFFFF003E080000FFFFFFFFFFFFFFF007F1C00007FFFFFFFFFFFFFF80FF7E0000FFFFFFFFFFFFFFF81FEFF0000FFFFFFFFFFFFFFFC3FDFF8000FFFFFFFFFFFFFFFC3BBFF80007FFFFFFFFFFFFFFF79B9F80007FFFFFFFFFFFFFFFFBF3F8000FFFFFFFFFFFFFFFFFF73F8000FFFFFFFFFFFFFFFF7F7FF80007FFFFFFFFFFFFFFFF17FF8800FFFFFFFFFFFFFFFE807FF8001FFFFFFFFFFFFFFFC007FF0001FFFFFFFFFFFFFFFC007FF0027FFFFFFFFFFFFFFF800FFE081FFFFFFFFFFFFFFFF8003FC01BFFFFFFFFFFFFFFFFC001F80";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "73FFFFFFFFFFFFFFFF000000111FFFFFFFFFFFFFFFF000000F93FFFFFFFFFFFFFFFF001F1FF11FFFFFFFFFFFFFFFF801FFFA65FFFFFFFFFFFFFFFF8017FE865FFFFFFFFFFFFFFFF80220604CFFFFFFFFFFFFFFFF00340408CFFFFFFFFFFFFFFFF8010001397FFFFFFFFFFFFFFF805800649FFFFFFFFFFFFFFFFC08800405FFFFFFFFFFFFFFFFBF44011E2FFFFFFFFFFFFFFFF7CE3003F07FFFFFFFFFFFFFFFF070007F0FFFFFFFFFFFFFFFBC0F801FF14FFFFFFFFFFFFFDF80FC03FE16FFFFFFFFFFFFFBE01FFFFFE17FFFFFFFFFFFFFE003FFFBFC13FFFFFFFFFFFFFE001FFFBFC07FFFFFFFFFFFFFE003FFFFF813FFFFFFFFFFFFF8003FFFFF013FFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFC003FFFFF073FFFFFFFFFFFFFE403FFF70033FFFFFFFFFFFFFFFFFFFFC1C63FFFFFFFFFFFFFFFFFFFE801E3FFFFFFFFFFFFFFFFFFFE000E3FFFFFFFFFFFFFFFFFFFFC0AE1FFFFFFFFFFFFFFFFFFFFF8AE5FFFFFFFFFFFFFFFFFDFFFFA607FBDFFFFFF98BBF5F9FDDD96BDF7AEEBFFFFE9BCFF7F35D8CC7A3EBBBFFCF49FFC95F7DD9CCF6BEDFBFFF669FDFC7F37BB4CFFBEFBBFFE699FF1E97C4E00CEFBEFABFFFFFFFFEEFFFC6F00DFFFFFFFFFFFFFFFFFFFFBF81BFFFEFFFFFFFFFFDFFFFF7FC9FFFFEFFFFFFFFFFDE3EFF7FC7FFFFCFFFFFFFFFFFE1EFFFFC5FFFF8FFFFFFFFFFFC2D3EFFE7FFFF0FFFFFFFFFFFC13CEFFE3FFFC1FFFFFFFFFFF80BF0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFE3FE000FFFFFFFFFFB000FDFFC3F0003FFFFFFFFFFA0073EFFC200003FFFFFFFFFF8007F0FFC000003FFFFFFFFFF0007FFFF800001FFFFFFFFFFE000FFFBF800003FFFFFFFFFFF801FFF9F07E417FFFFFFFFFFF005FFF8E07FFFFFFFFFFFFFFF12FFFFC003FFFFFFFFFFFFFFFF7FFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFE22BFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N3
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N57
cyclonev_lcell_comb \VGA|red[6]~33 (
// Equation(s):
// \VGA|red[6]~33_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~10_combout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~11_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~10_combout  & (\VGA|red[0]~11_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) )

	.dataa(!\VGA|red[0]~10_combout ),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~33 .extended_lut = "off";
defparam \VGA|red[6]~33 .lut_mask = 64'h0101010155015501;
defparam \VGA|red[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFC3FFFF80000000FFFFFE800FFC7FFFFE0000001FFFFFE800FFC7FFFFC0000C01FFFFFF001FFC1FFFFF03E007BFFFFFF001FFC3FFFFEF3FFFF7FFFFFD001FFC1FFFFF7FFFFFFFFFFFE001FF80FFFFFFFFFFFFFFFFFE001FF81FFFFFFFFFFFFFFFFFA003FF807FFFFFFFFFFFFFFFFC003FF80FFFFFFFFFFFFFFFFFC003FE803FFFFFFFFFFFFFFFF0003FF007FFFFFFFFFFFFFFFF80023C001FFFFFFFFFFFFFFFE800200003FFFFFFFFFFFFFFFF800400000FFFFFFFFFFFFFFFDF00400001FFFFFFFFFFFFFFFFF804000007FFFFFFFFFFFFFFBF80400000FDFFFFFFFFFFFFFFF800000003BFFFFFFFFFFFFF7F8080000037FFFFFFFFFFFFFFF8080000037FFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFF808000001FFFFFFFFFFFF7DFF008000000FFFFFFFFFFFFBBFF808000000FFFFFFFFFFFFB7FF800000001FFFFFFFFFFFFCFFF010000003FFFFFFFFFFFFDBFF810000001FFFFFFFFFFFFF7FE010000001FFFFFFFFFFFFF7FF010000003FFFFFFFFFFFFEFFF000000007FFFFFFFFFFFFFBFF000000003FF3FFFFFF3FFFBFC020000003FEFFFFFFEFFFF0F8020000007FEAFFFFFEAFFFC2002000000FFDFFFFFFDFFFFC0002000000FFDF7FFFFDFFFFC00000000007FFF7FFFFFFFFF800040000007FFF7FFFFF97FF80004000000FFE37FFFFE77FFE0004000001FFFF7FFFFFF7FFE0004000001FFDF7FFFFFFFFFE0004000000FFDFFFFFFDFFFFE0000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "000000FFFFFFFFFFEFFFC0000000002FFEFFFFFFEFFFFC0008000003FFF5FFFFFF7FFFC0008000003FFFFFFFFFFFFFFE0008000003FFFFFFFFFFFFFFE0008000003FFFFFF3FFFFFFFF0008000001FFFFFFDFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFEFFFFFFFFE0000000007FFFFFFFFFFFFFFF0000000007C3FFFFFFFFFE1FF0000000007FDFFFFFFFFFDFFF80000000077FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000002FFFFFFFFFFFFFFF000800000BFFFFFFFFFFF7FFFC00800000BFFFFFFFFFFFFFFFC00800001AFFFFFF8BFFFFFFFC00800003BFFFFFE79FFF7FFFE0080000FBFEFFFC";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FEFFFFFFFB80800017BFFFFFDFEFFFFFFFBE00003BFBBFFFFBFFFFFBFFFBC000FFFFBC7FFFBFF7FFFF7FFE002FFFFBFFFFFBFF7FFEEFFFF007FFFFFFFFFFBFF7FFF1FFFF007FFFFFFFFFFBFF7FFFFFFFF80BFFFFFFFFFFBFF7FFFFFFFF807FFFFFFFFFFFFF7FFFFFFDF80FFFFFDFFFFFDFF7FFFFFFDF81FFFFFDFFFFFDFF7FFFFFFDF81FFFFFFFFFFFEFEFFFFFFFFF81FFFFFFFFFFFE7EFFFFFFFFF80FFFFFEFFFFFF11FFFFFFFFF81FFFFFEFFFFFFC3FFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFEF80FFFFFF7FFFFFFFFFFFFFFEF80FFFFFFFFFFFFFFFFFFFFFEF80FFFFFFFFFFFFFFFFFFFFFEF00FFFFFFBFFFFFFFFFFFFFFEF0";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000011FFF88000000000400C29F001FDFFC80000000004000076001FDFFE00000000004000059001FDFFFC000000000400017B001FDFFFC00000000040007FF001FDFFFC0000000004000BFF003FDFFFC00000000040017FF003FFFFFA0000000004007FFF003FFFFFC000000000000BFFF003FFFFFE000000000001FFFF003FEFFFF800000000007FFFF007FEFFFFC0000000020BFFFF007FFFFFF800000000217FFF6007FFFFFFC0000000023FFFF6007FF7FFFF0000000027FFFF6007FF7FFFE0000000037FFFFC00FFEFFFFF000000002FFFFFC00FFEFFFFFC00000005FFFFFC00";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N30
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N15
cyclonev_lcell_comb \VGA|red[6]~34 (
// Equation(s):
// \VGA|red[6]~34_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~15_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~15_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~15_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~34 .extended_lut = "off";
defparam \VGA|red[6]~34 .lut_mask = 64'h03030303FF03FF03;
defparam \VGA|red[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N30
cyclonev_lcell_comb \VGA|red[6]~35 (
// Equation(s):
// \VGA|red[6]~35_combout  = ( \VGA|red[6]~33_combout  & ( \VGA|red[6]~34_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[6]~33_combout  & ( \VGA|red[6]~34_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[6]~33_combout  & ( !\VGA|red[6]~34_combout  & ( ((!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[6]~33_combout  & ( !\VGA|red[6]~34_combout  & ( ((!\VGA|red[0]~1_combout  & (!\VGA|red[0]~9_combout  & !\VGA|red[0]~14_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~1_combout ),
	.datab(!\VGA|red[0]~9_combout ),
	.datac(!\VGA|red[0]~2_combout ),
	.datad(!\VGA|red[0]~14_combout ),
	.datae(!\VGA|red[6]~33_combout ),
	.dataf(!\VGA|red[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~35 .extended_lut = "off";
defparam \VGA|red[6]~35 .lut_mask = 64'h8F0F8F8FAF2FAFAF;
defparam \VGA|red[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFBFFDFFFFBFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEBFFFFFBFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFBFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "8DFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFF7FFFFFD9FFFFFFFFFFFFFFFFF7FEFFF79FFFFFFFFFFFFFFFFF7FDDF9FBFFFFFFFFFFFFFFFFFFFCBFBF7FFFFFFFFFFFFFFFFFFFEFFFEDFFFFFFFFFFFFFFFFFFFA7FF987FFFFFFFFFFFFFFFFFF77FFB03FFFFFFFFFFFFFFFFC07BFEE01FFFFFFFFFFFFFFFF807CFFC01FFFFFFFFFFFFFFFE00FFFF801FFFFFFFFFFFFFFFC00FFFE000FFFFFFFFFFFFFFE001FFFC000FFFFFFFFFFFFFFC001FFFC000FFFFFFFFFFFFFFC001FFFC000FFFFFFFFFFFFFFE003FFFC001FFFFFFFFFFFFFFC003FFF8001FFFFFFFFFFFFFFC003FFF8003FFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFF8003FFF8003FFFFFFFFFFFFFFFBFFFFF8007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFC3FFFFFDF7C46BF6FA636902C001D7FFDBEFB7DFEFFFB7D36D806BBFFFBAFB5FFAFFE361368002BBFFEFEFB7DBEFFDD4D360000BBFFF76FB6F16FBD101360000D7FFFFFFFFF1FFFFC01FE0000FFFFFFFFFFE0FFFFC00FC0000FFFFFFFFFFE07FFF800780000FFFFFFFFFFE07FFF800300000FFFFFFFFFFC03FFF000200000FFFFFFFFFFC01FFF000000000FFFFFFFFFFC00FFF000000000FFFFFFFFFFC007FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "000000001FFFFFFFFFFC003FE000000001FFFFFFFFFFC003FF000000003FFFFFFFFFFC007FF000000007FFFFFFFFFF800FFF80000000FFFFFFFFFFF000FFF80000007FFFFFFFFFFE000FFFC003F80FFFFFFFFFFFF803FFFC003FFFFFFFFFFFFFFFE1FFFFC003FFFFFFFFFFFFFFFEFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC013FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N9
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h440344CF770377CF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N0
cyclonev_lcell_comb \VGA|red[7]~36 (
// Equation(s):
// \VGA|red[7]~36_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\VGA|red[0]~10_combout  & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|red[0]~11_combout ))) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\VGA|red[0]~10_combout  & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) )

	.dataa(!\VGA|red[0]~10_combout ),
	.datab(!\VGA|red[0]~11_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~36 .extended_lut = "off";
defparam \VGA|red[7]~36 .lut_mask = 64'h0500050015111511;
defparam \VGA|red[7]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "0007FFFFFFFFFFFF7FFFFF0FF0003FFFFDFFFFFFEFFFFFF0FF0003FFFFFFFFF3FFFFFFFE0FE0003FFFFEFC1FF87FFFFFE0FE0001FFFFF0FFFFFFFFFFFE0FE0001FFFFFFFFFFFFFFFFFC0FE0001FFFFFFFFFFFFFFFFFC0FE0000FFFFFFFFFFFFFFFFFC0FC0000FFFFFFFFFFFFFFFFF80FC00007FFFFFFFFFFFFFFFF80FC00007FFFFFFFFFFFFFFFF80FC00003FFFFFFFFFFFFFFFF00FC00003FFFFFFFFFFFFFFFF00FC00001FFFFFFFFFFFFFFFE00F800001FFFFFFFFFFFFFFFE00F800000FFFFFFFFFFFFFFFC00F800000FFFFFFFFFFFFFFFC00F8000007FFFFFFFFFFFFFF800F8000007FFFFFFFFFFFFFF800F0000003FFFFFFFFFFFFFF000F0000001FFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFE000F0000000FFFFFFFFFFFFFE000F0000001FFFFFFFFFFFFFC000F0000001FFFFFFFFFFFFF8000F0000001FFFFFFFFFFFFF0000E0000001FFFFFFFFFFFFE0000E0000003FFFFFFFFFFFFE0000E0000003FFFFFFFFFFFFE0000E0000003FFFFFFFFFFFFF0000E0000003FFFFFFFFFFFFF0000E0000007FFFFFFFFFFFFF0000C0000007FF1FFFFFF1FFF8000C0000007FFDFFFFFFDFFF8000C0000007FFCFFFFFFCFFF8000C0000007FFCFFFFFFCFFF8000C000000FFDCFFFFFDCFFFC0008000000FFDCFFFFFDEFFFC0008000000FFDCFFFFFD8FFFC0008000000FFC0FFFFFC0FFFC0008000000FFE0FFFFFC0FFFC0008000001FFE0FFFFFE0FFFC0008";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "000001FFE0FFFFFE1FFFE0008000001FFF1FFFFFF1FFFE0000000001FFFBFFFFFFBFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000003FFFFFE3FFFFFFFF0000000003FFFFFE1FFFFFFFF0000000003FFFFFF1FFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFF7FFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFC000000007FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFE03FE07FFFFFFFFF8000000FFE03FF07FFFFFFFFF8000009FFE03FF87FFFFFFFFF800003EFFE03FFC3FFFFFFFFF80000FCFFE03FFE3FFFFFFFFF80001F8FFE03FFF3FFFFFFFFF80007F8FFC03FFFBFFFFFFFFF8000FF8FFC01FFFDFFFFFFFFF8001FF8FFC01FFFFFFFFFFFFFC007FF8FFC01FFFFFFFFFFFFFC00FFF8FFC01FFFF7FFFFFFFFC01FFF8FF801FFFFBFFFFFFFFC07FFF8FF800FFFFFFFFFFFFFC0FFFF8FF800FFFFFFFFFFFFFC1FFFF8FF800FFFFEFFFFFFFFC3FFFF8FF800FFFFFFFFFFFFFCFFFFF0FF0007FFFFFFFFFFFFDFFFFF0FF0007FFFFBFFFFFFFBFFFFF0FF";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N36
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N12
cyclonev_lcell_comb \VGA|red[7]~37 (
// Equation(s):
// \VGA|red[7]~37_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~15_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout )) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~15_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~15_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~37 .extended_lut = "off";
defparam \VGA|red[7]~37 .lut_mask = 64'h03030303ABABABAB;
defparam \VGA|red[7]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N33
cyclonev_lcell_comb \VGA|red[7]~38 (
// Equation(s):
// \VGA|red[7]~38_combout  = ( \VGA|red[7]~36_combout  & ( \VGA|red[7]~37_combout  & ( (!\VGA|red[0]~1_combout ) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|red[7]~36_combout  & ( \VGA|red[7]~37_combout  & ( ((!\VGA|red[0]~1_combout  & 
// ((!\VGA|red[0]~14_combout ) # (\VGA|red[0]~9_combout )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( \VGA|red[7]~36_combout  & ( !\VGA|red[7]~37_combout  & ( ((!\VGA|red[0]~1_combout  & !\VGA|red[0]~9_combout )) # (\VGA|red[0]~2_combout ) ) ) ) # ( 
// !\VGA|red[7]~36_combout  & ( !\VGA|red[7]~37_combout  & ( ((!\VGA|red[0]~1_combout  & (!\VGA|red[0]~9_combout  & !\VGA|red[0]~14_combout ))) # (\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~1_combout ),
	.datab(!\VGA|red[0]~9_combout ),
	.datac(!\VGA|red[0]~14_combout ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(!\VGA|red[7]~36_combout ),
	.dataf(!\VGA|red[7]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~38 .extended_lut = "off";
defparam \VGA|red[7]~38 .lut_mask = 64'h80FF88FFA2FFAAFF;
defparam \VGA|red[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N15
cyclonev_lcell_comb \VGA|blue[0]~1 (
// Equation(s):
// \VGA|blue[0]~1_combout  = ( !\VGA|red[0]~7_combout  & ( !\VGA|red[0]~3_combout  & ( (!\VGA|red[0]~5_combout  & !\VGA|always0~19_combout ) ) ) )

	.dataa(!\VGA|red[0]~5_combout ),
	.datab(!\VGA|always0~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|red[0]~7_combout ),
	.dataf(!\VGA|red[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~1 .extended_lut = "off";
defparam \VGA|blue[0]~1 .lut_mask = 64'h8888000000000000;
defparam \VGA|blue[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N42
cyclonev_lcell_comb \VGA|green[0]~4 (
// Equation(s):
// \VGA|green[0]~4_combout  = ( \VGA|red~13_combout  & ( \VGA|red[0]~8_combout  & ( (!\VGA|red[0]~7_combout  & (!\VGA|red[0]~5_combout  & !\VGA|always0~19_combout )) ) ) ) # ( !\VGA|red~13_combout  & ( \VGA|red[0]~8_combout  & ( (!\VGA|red[0]~7_combout  & 
// (!\VGA|red[0]~5_combout  & !\VGA|always0~19_combout )) ) ) ) # ( \VGA|red~13_combout  & ( !\VGA|red[0]~8_combout  & ( (!\VGA|red[0]~7_combout  & (\VGA|red[0]~3_combout  & (!\VGA|red[0]~5_combout  & !\VGA|always0~19_combout ))) ) ) ) # ( 
// !\VGA|red~13_combout  & ( !\VGA|red[0]~8_combout  & ( (!\VGA|red[0]~7_combout  & (!\VGA|red[0]~5_combout  & !\VGA|always0~19_combout )) ) ) )

	.dataa(!\VGA|red[0]~7_combout ),
	.datab(!\VGA|red[0]~3_combout ),
	.datac(!\VGA|red[0]~5_combout ),
	.datad(!\VGA|always0~19_combout ),
	.datae(!\VGA|red~13_combout ),
	.dataf(!\VGA|red[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~4 .extended_lut = "off";
defparam \VGA|green[0]~4 .lut_mask = 64'hA0002000A000A000;
defparam \VGA|green[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N57
cyclonev_lcell_comb \VGA|blue[0]~0 (
// Equation(s):
// \VGA|blue[0]~0_combout  = ( \VGA|red[0]~8_combout  & ( (!\VGA|red[0]~5_combout  & (!\VGA|red[0]~7_combout  & !\VGA|always0~19_combout )) ) )

	.dataa(!\VGA|red[0]~5_combout ),
	.datab(!\VGA|red[0]~7_combout ),
	.datac(!\VGA|always0~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|red[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~0 .extended_lut = "off";
defparam \VGA|blue[0]~0 .lut_mask = 64'h0000000080808080;
defparam \VGA|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y57_N41
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y57_N44
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N12
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = ( \VGA|address [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N14
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N36
cyclonev_lcell_comb \VGA|green[0]~0 (
// Equation(s):
// \VGA|green[0]~0_combout  = ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~0 .extended_lut = "off";
defparam \VGA|green[0]~0 .lut_mask = 64'h3030303000000000;
defparam \VGA|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFD443559F6EFFFFFFFEFFFFFFFB91ED48B6BFFFFFFFEFFFFFF734763FE1A09FFFFFFEFFFFFF13FD4E0FD0A77FFFFFEFFFFFFDEA24CF964157FFFFFEFFFFFF81B7922B8BDE7FFFFFEFFFFFF7FF9FF6AC0537FFFFFEFFFFFFDD59C75A005DFFFFFFEFFFFFFCCAEBCF82005FFFFFFEFFFFFF7C5195766AEAFFFFFFEFFFFFFFC843262A0D1FFFFFFEFFFFFFFD20E1F02469BFFFFFEFFFFFFFDA312806821FFFFFFEFFFFFFFB22F95ABC03FFFFFFEFFFFFFFA914EBCEF92FFFFFFEFFFFFFF872B47929DEFFFFFFEFFFFFFFBC0170D3516BFFFFFEFFFFFFF9408099BD3DFFFFFFEFFFFFFEFF1CAAD906FFFFFFFEFFFFFFFAF1F770427FFFFFFFEFFFFFFD5E38102";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "A2FFFFFFFFEFFFFFFF414E1BC9DEFFFFFFFEFFFFFD8DC7BBBCEEFFFFFFFFEFFFFFFEDC19038C7FFFFFFFFEFFFFFFC321AA6016FFFFFFFFEFFFFFFEF55F613A57FFFFFFFEFFFFFFB7CC5F3EB1BB9FFFFFEFFFFFFD73E4EED48FFFFFFFFEFFFFFFC47683E8C1CEFFFFFFEFFFFFF9B1C68BEEFFCFFFFFFEFFFFFB9FDEEE481A8FFFFFFFEFFFFFD1A9F8B043A6BFFFFFFEFFFFFF5B08337AF17DFFFFFFEFFFFFECB774AD33E93FFFFFFEFFFFF07A6A2C8C9296FFFFFFEFFFFF07859C9589E9FFFFFFFEFFFFFDB2833F901847FFFFFFEFFFFFBA53DC0907AF5FFFFFFEFFFFA7B186358E6E4AFFFFFFEFFFFFA794DB94846D3FFFFFFEFFFFEE8F08FD7D867DBFFFFFEF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFBA550C4C0874E1DFFFFFEFFFFF6601C5B82C147FF6EFDEFDFFF08715F6E3860B7FFFFFEFAFFF7A7E4A6910693F7FBFFEFFDEFBEB6130BBB144FFFFFFEFBDFFFDB503B692A2BFC1FFFEFFFFFFFBC645B2EA55F1BF7FEF9327F0CD12741A427CA0F59EF92F805E5A56EE04FD82295DED9D333AFACB47489FD3C4B43EFECE6F8EAC124D6A7B8362C9F79CC5BC46C3F6C90293D679DEFDE0C1B85C911E8F0091C5D9EDB1C7D4A6DB72724A78DD97BAFFFC1713EA29A3BF49B7E050EFFFDFD682520B89682DA4613EFDFE7FF8D624A821DEF5E0FFEFFFFFDFDB8778E0DCF6964DFEFFFFFDDCAA8C0A001B25FDDFE7FFFFFF8231995EFACCFBD6FEFFFFFEDA07F94";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "3064898494FEFFFFFFF85502C5C46E165DFFEFFFFFFD3129235648B8BB6DFEFFFFFFDB025F5A9EA2088CFFEFFFFFF9C3316C23726F04EFFEFFFFFBE49839D1E9195F37FFEFFFFFFB421B9FC3DE66F4FFFEFFFFFFD9397FAC4828DBFEFFEFFFFFFBF198FF7CB47A0EDDFEFFFFFEF256FF7FFBBFFFFFFFEFFFFFFD3CFFDEF0216FFFFFFEFFFFFFFF9FEFFA5B1EFFFFEFEFFFFFFFFFFFFFA113DFFFFFFEFFFFFFFFFFFFF8A75FFFFFFFEFFFFFFFFFFFFFE87DFFFFFFFEFFFFFFFFFFFFF5F4FFFFFFFFEFFFFFFFFFFFFFBD2FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFEF7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFCB7FFFFFFFFFFFEFFFFFFFFFFFFDBFFFFFFFFFFEFFFFFFFFEEDFF7FFFFFFFFFFEFFFFFFFFD7FFFDFFFFFFFFFFEFFFFFFFFE9E0EFFFFFFFFFFFEFFFFFFF7E6A5A5FFFFFFFFFFEFFFFFFEFE880977FFFFFFFFFEFFFFFFCB02C986EFFFFFFFFFEFFFFFFFF67B031A7FFFFFFFFEFFFFFFEA82A3A7BAFFFFFFFFEFFFFFFDAD8421A20EFFFFFFFEFFFFFFFDA517D2AACFFFFFFFEFFFFFFFCF343A4AB3FFFFFFFEFFFFFFE81416DAEE7FFFFFFFEFF";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N18
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h5300530F53F053FF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N54
cyclonev_lcell_comb \VGA|green[0]~1 (
// Equation(s):
// \VGA|green[0]~1_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|green[0]~0_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~1 .extended_lut = "off";
defparam \VGA|green[0]~1 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \VGA|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y54_N47
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y54_N5
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y54_N53
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N12
cyclonev_lcell_comb \VGA|green[0]~2 (
// Equation(s):
// \VGA|green[0]~2_combout  = ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~2 .extended_lut = "off";
defparam \VGA|green[0]~2 .lut_mask = 64'h00F000F000000000;
defparam \VGA|green[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000001958AF5400000007B4318B6005AF8D81000000007FA39807021DF0C98000000004C183D60001E7C5A5000000000142F8F30013321C929000000488B1CF400E812084D00000000BDC7B6600525249E4000000005140B0C0054D000A180000005D2B009A00D979009C70000001A62D08F009CB008B410000000936C0870245100051A0000006299881402A8D5081E400000008332A9003FD3908170000B805C9B440C0229D0E004A1200000611CF5506294800013400040040C0011004BE44813C801000248740C0080A58000B403A000CB80086C084991000048061313325007C03";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "CD3C10025B80E036C700049026B030008605A98C0A9000200B30E88008841E3C9D20004B60291E0C001607E3F24100244011F68B9008316080A20001470141460400429401110800002C4438DE800103E0800550000DC4E64DC000047C0040010003AA01B80F800540004840A000F060EC31840000201049000021B28E3BE19310000000000054BB42AEB81D5000000000000006DB2163A304100000000000004C02F8B292D000000000000055B729885A14500000000000006922676B3B0D0000000000000FF420A6DAF34000000000000C7EA0B57A357E000000000005060E14A7DDDDD00000000004875EC0DE583A4800000000004E22F577CD0DD7000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000914B6ADE9C998F100000000001417FEB84F118800000000000157DB41D5F6D46E00000000000EFB705B901B9FD00000000000D4A88E58D6944D0000000000271FFC7F0518174180000000403F1B11ACBE8602202400C67066DFF1AAA74ABC800400002A02442C7AF36AFFA62500003742839919418B36AB0A584000238501EEBEE8F790846E80000C8988454519C04B711436600008C053D8B25E0BDA60BC0100210840295C12AD2B1D27EB1001540009415C3DA60A4262A000029800D2D2194756F10438000235C01488E964C89AE756C0000A44904780FF2B9154041C0000E399075154785BBBA1D090002219080D549ACB0C90D904000D26208120D9";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0254B532C900004350003DC2E807994786715422C180FC0E06E7CACC2214108041BA00BE60875BF88CC2D000403D890D7982BB8DCBC441040080222381201BEC573A00042600190256A985BCFBA2100228F820A010170D2B04D2A84A40A6001147038048BD007B9E7066B790083A1220C8F4852B50E0B720081D00F2E060A49F6F8018A00DFC593B3A5FA7535741A0B800CA34000A4570580348A010511034078F022814BACE6400890600203CCDCD0660E3DA000188808F3E85C485C197203C206099806B20B206018A952A500158747D3D1451F7A29144205053024C916E0260A7851D0C82037668201D60EA2EF7222F94403D1E09C0C0044CBCDB58E4C82D";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "3E4056C08A1454DF4683074082F8627364FE5DF506AEE1009211E80DFE053217AE2D1FD80B46AE00B6E1FFCF19FBA3CC708D078004360174EF0140C62000F4222023A90F60B6F29B69000C41C00041048710B62B60B0014A910000000E467C74CC80000145C0102806A558767FE90000320808711075BB02512F400043458000388575CFB2FCA800007B360000093A51DDBF46660008941087600DE1111FFCDC000078D9000000604020FFF8040003F390000004B2047A07B80000066A0000014882DA00222000003D000000878A911FFFF000000082400000CD7CAE5F787000000000000000783FFDFC5A400008400000011F7982FFE5AB0000110000000874";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N36
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N24
cyclonev_lcell_comb \VGA|green[0]~3 (
// Equation(s):
// \VGA|green[0]~3_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|green[0]~2_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|green[0]~2_combout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~3 .extended_lut = "off";
defparam \VGA|green[0]~3 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|green[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N42
cyclonev_lcell_comb \VGA|green[0]~5 (
// Equation(s):
// \VGA|green[0]~5_combout  = ( \VGA|green[0]~3_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & ((!\VGA|blue[0]~1_combout ) # (\VGA|green[0]~1_combout )))) ) ) # ( !\VGA|green[0]~3_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((\VGA|blue[0]~1_combout  & (\VGA|blue[0]~0_combout  & \VGA|green[0]~1_combout ))) ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|green[0]~4_combout ),
	.datac(!\VGA|blue[0]~0_combout ),
	.datad(!\VGA|green[0]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~5 .extended_lut = "off";
defparam \VGA|green[0]~5 .lut_mask = 64'hCCCDCCCDCECFCECF;
defparam \VGA|green[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFE2BD5667B13FFFFFFFFFFFFFFFF4C64A35B9FFFFFFFFFFFFFFE0A9F4AF9DC7FFFFFFFFFFFFFF00666788FC7FFFFFFFFFFFFFF59F2C185AEBFFFFFFFFFFFFFE21AE358F70BFFFFFFFFFFFFFE783AE58BFB3FFFFFFFFFFFFFE46D9386FFABFFFFFFFFFFFFFF4A5ADBCFFF7FFFFFFFFFFFFFF8A2EEB5730DFFFFFFFFFFFFFFDAF6BFA7F29FFFFFFFFFFFFFFA125B657FEFFFFFFFFFFFFFFF96E565E77E3FFFFFFFFFFFFFFD0E9D572347FFFFFFFFFFFFFFC2E64DDA495FFFFFFFFFFFFFFA95EC54512FFFFFFFFFFFFFFFC7D9036C00FFFFFFFFFFFFFFF675A067AFCFFFFFFFFFFFFFFFBC7D0EC711FFFFFFFFFFFFFFFF79C7CE84FFFFFFFFFFFFFFFF81BF4CA";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "86FFFFFFFFFFFFFFFFBF577D678FFFFFFFFFFFFFFFE83CDD1642FFFFFFFFFFFFFFFC4BC4A1306FFFFFFFFFFFFFFFF4D99FD09CFFFFFFFFFFFFFFFD4E91A8850FFFFFFFFFFFFFFFD8F0B86A88BFFFFFFFFFFFFFFDEC1D5E71CAFFFFFFFFFFFFFFDAE90CB2461FFFFFFFFFFFFFFF38EED496F9FFFFFFFFFFFFFFF6B4255654DFFFFFFFFFFFFFFE4EBDCF633CFFFFFFFFFFFFFF23ED53537277FFFFFFFFFFFFD0CA160E59BBFFFFFFFFFFFFFE285622E6592BFFFFFFFFFFFF0D93C03B0318FFFFFFFFFFFFF9B4DD2008D92BFFFFFFFFFFFF2B5B1A3E063F3FFFFFFFFFFFF880089FAEB6D7FFFFFFFFFFFEED5782685C82FFFFFFFFFFFFD0BFA871E007EFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFEA3EAC74A285D2FFFFFFFFFFFE709DC7926F9EAFFFFFFFFFFFFD2FA12E2C5870FFFFFFFFFFFFA8131DBFE13FCFFFFFFFFFFFBF54410384BD4BFFFFFFFFFFFFFFF613BE9A8EBFF7FFFFFFFFFFFF14FDF178ABF8C7FFFFEC0DF1B7D43A3DAB707D4D3FFEDCD2A914E6578309A727CDFFDE3E90AC0B8111D4D1D4C4FFF9D9D92DCD7683E97AA9353FFFCC5F31826884D27929B9F1DFFCA47BE29BA44DA713C2FD17FFCFBB9CEDF06A0C5D7ACB0E1FFFF17FE82EA335AEC0E7DD07FFFFFFFFF7F42A0769FEA153FFFFFFFFFB0E9FD0409462D09FFFFFFFFFB8DD59D091BEC26BFFFFFFFFFAE2D0EB07ABA700BFFFFFFFFF89D1C90DC1F00857FFFFFFFFF943CCB";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "3C51DCAEEFFFFFFFFFFDDC5CD9CC6ED1CCFFFFFFFFFF1D264D57511557BFFFFFFFFFED62BBBE9116108EFFFFFFFFFD6006404B11345E9FFFFFFFFFC0A61FFEB409581FFFFFFFFFFC8217FE82AD999F7FFFFFFFFFEEA4FFF44230C51FFFFFFFFFFE63AFFFCAC1F7AFFFFFFFFFFFE653FFFEE4DFFFFFFFFFFFFFEE717FFF88CBFFFFFFFFFFFFFFFCAFFFFB613FFFFFFFFFFFFFFFFFFFFFD743FFFFFFFFFFFFFFFFFFFFF82F3FFFFFFFFFFFFFFFFFFFFFD887FFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFDF22E8FFFFFFFFFFFFFFFFFFFFF58E5FFFFFFFFFFFFFFFFFFFCAA3219FFFFFFFFFFFFFFFFFE7469C67FFFFFFFFFFFFFFFFFC5307EA49FFFFFFFFFFFFFFFFA0F49615EFFFFFFFFFFFFFFFFA5E887D823FFFFFFFFFFFFFFF49F0535793FFFFFFFFFFFFFFE1CEEF4A64DFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N24
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0047CC473347FF47;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N57
cyclonev_lcell_comb \VGA|green[1]~6 (
// Equation(s):
// \VGA|green[1]~6_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout )) # (\VGA|green[0]~0_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~6 .extended_lut = "off";
defparam \VGA|green[1]~6 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \VGA|green[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000002C78FB3000000007DFD0DDA007370E9F000000007C8FA611026C90A8E000000004810D6BA0024A44B7000000000908F83300742012300000000097FE664005C700B3400000000EEB00A40052720B4000000000A89CB0C00D8F80178000000004D6B88900B5A000CC20000000CFDB40000C110088B00000000AC3781C024A30001220000000D32801003CA4D0816000000009F3229C03D700001FC000A809DD7481402B150600460000000FFD40500371FC0001E0000000FCC003001E0DC0011E000000280000C909E3E000086038000CEA040450321890000703C0B1F604000702";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "E4500002C93FFFF0D10003B02334600001FB7E73FA80082702E31E80005F91D5FB200001902A3BAC0016ED8E6B2000244100274F80003F0480AA000103D0663DD400015C00030800000E045F3740000FC08004100000F0DEC70800007C00000100015405671B900440004840A0002580F582080004200009000020360B648930000000000000043130A92EAA5000000000000006E128E0FA000000000000000020B0183E8CC000000000000054292D76F200500000000000005DE0FD7F202500000000000007F127F6A343600000000000042D80BBE22F6E00000000000502BA1CFFCC49D0000000000405DC216187C6BE00000000004033931392B658400000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000105C7D950ECE59800000000001C38F5FF86CE778000000000008BDCC72618689600000000000ECE9C79017D74500000000000163444EF4DF8F500000000000679B85EC7CFC30180000000403C14D1776BE7C2202000405003B62CAFC1AA5480040000220006CCBE43F080C4250000134200A27350D859700230000021A14366DFAAB34C043500000FD9882DB99367B2D10450600026C012AC69402249E405C1002708400178994A960723B81001228002194B28B0152048C00003D800AD2A6EBF5541043C00020FC007366B6C099B4723C0000304107E5AD1CF919600D400000B980536A854373C003280002418004316D908FCB8D21C00001280830770";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "52E79432CB80004280009207DDB4487502B04420A280CF0ED53E45C382010000027800948B70E78808C0D800001C010508F68458C640000000803022812F79070CD88000340019024001FF963E920002017000A000340F29B831888240B100115602800AB9B0BF9E7040E5800070062049434D6D10203F00083802050DC8A904B4E008A001FE183B7CDE7D5FAD112070000A0E410064B7E958392000001022C78F68CEE9338920004106006C29B14857F2E615000A80000FAE94E3B6861EBFC0202080000C23DD89D6A719D50001247478CD31C8F0C19033C85005C24B8E08D255A0E93C390200906833F1E6B1FE46A03B0400514E09FF4011F651744CBAC02A";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "EB401870028D94C3D4D0574002F40098406650B8CBFC93800611200A2E056D338C025848020220002001B9F2E33D9F01000F0500070C01F050C522424000A01C005680204AAEF3966D0000414004B0250BAAB914802000B09900000029E0CB881A80000C55C010080C9FADF4013020009210007100478707B13C400043C78000200ED693500598000066F00000081E302500114400001E10810007A7C670015400004FA80000004C3DAD000B040003F91000000310DCCA02A800000522000001668E36FFDC6000002D0000008118C7F0014C00000000400000BCDA95A019E000000000000082004EA201744000004000000031D6F8FFEAE2000010000000094F";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N15
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N27
cyclonev_lcell_comb \VGA|green[1]~7 (
// Equation(s):
// \VGA|green[1]~7_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~2_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~2_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|green[0]~2_combout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~7 .extended_lut = "off";
defparam \VGA|green[1]~7 .lut_mask = 64'h03030303ABABABAB;
defparam \VGA|green[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N45
cyclonev_lcell_comb \VGA|green[1]~8 (
// Equation(s):
// \VGA|green[1]~8_combout  = ( \VGA|blue[0]~0_combout  & ( (!\VGA|green[0]~4_combout ) # ((!\VGA|blue[0]~1_combout  & ((\VGA|green[1]~7_combout ))) # (\VGA|blue[0]~1_combout  & (\VGA|green[1]~6_combout ))) ) ) # ( !\VGA|blue[0]~0_combout  & ( 
// !\VGA|green[0]~4_combout  ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|green[0]~4_combout ),
	.datac(!\VGA|green[1]~6_combout ),
	.datad(!\VGA|green[1]~7_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~8 .extended_lut = "off";
defparam \VGA|green[1]~8 .lut_mask = 64'hCCCCCCCCCDEFCDEF;
defparam \VGA|green[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFF2FF2B48531FFFFFFFE7FFFFFFEFD07DCFF0FFFFFFFE7FFFFFF3E9F4A33FCFFFFFFFE7FFFFFFBF913F7FFA7FFFFFFE7FFFFFF7F79E5F7EFFFFFFFFE7FFFFFF9E6F2DFFFD7FFFFFFE7FFFFFFEF4A747FFFBFFFFFFE7FFFFFF1B41417FFFBFFFFFFE7FFFFFFAC3F215FFF7FFFFFFE7FFFFFF8E7AA077BF3FFFFFFE7FFFFFFB24976EFFF7FFFFFFE7FFFFFFC0C5564FFFBFFFFFFE7FFFFFFF911B4E5FFFFFFFFFE7FFFFFFE4E05459FCFFFFFFFE7FFFFFFFB661856F77FFFFFFE7FFFFFFF85E427D1F7FFFFFFE7FFFFFFFFE50116D6FFFFFFFE7FFFFFFAFF60171EDFFFFFFFE7FFFFFF4F6C0C033FFFFFFFFE7FFFFFF9FCA72FC6FFFFFFFFE7FFFFFFFFA70D3";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "66FFFFFFFFE7FFFFFE1F7F9FAACFFFFFFFFE7FFFFFF5FFD0CF4FFFFFFFFFE7FFFFFE9FF467A30FFFFFFFFE7FFFFFEBF8DFF15BFFFFFFFFE7FFFFFE7FE3FE86BFFFFFFFFE7FFFFFE7FF448C20FFFFFFFFE7FFFFFE7FC741405FFFFFFFFE7FFFFFF3F120E0347FFFFFFFE7FFFFFFBA8C056701FFFFFFFE7FFFFFEEEEC669B73FFFFFFFE7FFFFFF21E6740F86FFFFFFFE7FFFFFD05AC91C4F9FFFFFFFE7FFFFF418269FEF12FFFFFFFE7FFFF963D44EF1B67FFFFFFFE7FFFFC1AC5D8E7C46BFFFFFFE7FFFF8F753C4C7F0F7FFFFFFE7FFFFE9E77D6DFBFE7FFFFFFE7FFFF8AFD7619108ABFFFFFFE7FFFF70287DBF654DFFFFFFFE7FFFE900179B95FE4BFFFFFFE7";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFF0093BB4E6D43FFFFFFE7FFFFE9C4396694D9DFFFFFFE7FFFF853AE90DC366BFFFFFFE7FFFFD7F8E006496CBFFFFFFE7FFFFFFFCED3F627DBFFFFFFE7FFFFFFFFEFE8D47D9FFFFFFE7FFFFFFFB3829B7B6FF95FFFE7EEA87F1D71A281526F83AAFE7B646B6DC18BDC457AD2DB3FE78C9CC1360A36C84D12CCF19E7E44DB99EDA532E45DD01159E7C8DDFDF3CEA4E54C4E4415BE7E4B9552A3E96A3F094F1665E7E697FE533AFAD3F8BF28F47E7FFFFFFF996CE4FBCC1002FFE7FFFFFFB1CC451695C123A7FE7FFFFFFE7F6439FDD3AD4F7FE7FFFFFFC6A1162F404137CFFE7FFFFFFB7D4A01F8945AE9FFE7FFFFFFF20E10733F1ABAAFFE7FFFFFF879C08";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "C3A673B13FFE7FFFFFFBAB812A351D4B34FFE7FFFFFFC6D340A8E42EA04FFE7FFFFFF49F01ED6C6BEB73FFE7FFFFFF2FFDBF74A60B7ABFFE7FFFFFF97B3FE96FBFA73BFFE7FFFFFCC533FF18F3E84BFFFE7FFFFFD22CFFFBB75FC1FFFFE7FFFFFE537FFF8137FFFFFFFE7FFFFFFBEFFFFA033FFFFFFFE7FFFFFF91FFFFAF33FFFFFFFE7FFFFFFF7FFFFF0D5FFFFFFFE7FFFFFFFFFFFFB635FFFFFFFE7FFFFFFFFFFFF8C9BFFFFFFFE7FFFFFFFFFFFFB7DFFFFFFFFE7FFFFFFFFFFFFEFBFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFCE5FFFFFFFFFFFE7FFFFFFFF94973FFFFFFFFFFE7FFFFFFFEBB6827FFFFFFFFFE7FFFFFFFC3FF7E4FFFFFFFFFE7FFFFFFF5BA7EB57FFFFFFFFE7FFFFFFD7F237761FFFFFFFFE7FFFFFFF3EB87EE1FFFFFFFFE7FFFFFF9FFEF2CFA7FFFFFFFE7FFFFFF5DCFE6DFB7FFFFFFFE7F";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N48
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h220A225F770A775F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N54
cyclonev_lcell_comb \VGA|green[2]~9 (
// Equation(s):
// \VGA|green[2]~9_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|green[0]~0_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~9 .extended_lut = "off";
defparam \VGA|green[2]~9 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \VGA|green[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "583FFFFD26C000096EFFFDBFD1F19FFFFA0000000D7FFFC7FD9F017FFFB0626341DFFFFEFFC1FF13FFE80AC0B93FFFDBAFFF9BF97FFFD6FB7F51FFFEFADF99BE8BFFFEA3FFFCF7FFFFDEFB83CDBFFFF03F7FFBEFFFF9FF36788FFFFF83FFFFFEFFFE80F81B027FFBBFFFB7BF5FFFDE0F2C300BFFFFDFFFF6FFFFDFBAF31861CFFFFFFFFFFFFFFBC24F47D915AFFFFFFFFFFFFFF98AD4E253FFFFFFFFFFFFFFFFD86F582B9B3FFFFFFFFFFFFFAB28D70163CFAFFFFFFFFFFFFF871F428C3C5AFFFFFFFFFFFFF8AEDBF743949FFFFFFFFFFFFBF5BF41023A93FFFFFFFFFFFAF0BBE0FFCD968FFFFFFFFFFBF8AA3EBFFFFB6DFFFFFFFFFFBFD4B2E8007F95BFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFE790DE681EBF917FFFFFFFFFFE3A85E0BF9BFD9FFFFFFFFFFFFF155F8B809FE99FFFFFFFFFFF4D74F8A00C7DBAFFFFFFFFFFF0F41F98FC47E8AFFFFFFFFFFF929A788FB47E4FE7FFFFFFFBFF69A2EB81A671DDFDFFFBFAFFDD15A5300A61B7FFBFFFFDDFFE9898173EA409BDAFFFFECBDFE6FA8A2E6F407FD0FFFFFD05EFB1440CD9D437BD6FFFFF06677DDD46581563AF91F9FFFF43FEA7124181707DFC4FEFFDA07BF266A4D8956C0DD1FEFFE9F7FF90FA0F1A54CDF903FFFFC1FFF5F908B3E00C6FD3BFFFD8FBFFC4745F7DCC838D7BFFFFB03EFFFEC3A76C4BBFAD3FFFFC9E7FEE8C2E7EA6B7FD07FFFD80FFFF0187276A9E72F03FFFFD37F7D0795";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "652AC1CD287FFFBE1FFF6FFB1EC2AD1AFD2FBBDF4B7F32F119482A947DE2FFFFFD87FF6013D4812D473F27FFFFE3FEF808FFC83294BFFFFFFF7FCFDD412FED85A947FFFFD1FFE6FDBC01FAD810DFFFFDFE3FFF5FFFD40F7DC2A5777DBF40FFEEB9FC800FDE6952618FBDBA7FFF8FEE201E7E97926FDFD4FFF7D0FC00077095A9047FF75FFE0327D4807783EAFF9EDF8FFFF5813FFF8EC7D95775DFFFFFEFD5F47FEC7F031967D7FFBEF9FF1FB68181F7A7B9FE7FF57FFFF8D36B04477EB5BFE7DFDF7FFFFFDD9E260062BCFEFFFEC38B97F2C25233F0B44FFFAFF93DB47FF7DCEC5FC48DFEFDFE0F97DDFC18CA9E418657E3FFC0D1F63FBFF8AA2FCCCA7E3FD1";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "F9BFEFFFF2D4CCBF3327E8BFA2FBFFAFBF44C5883E7F1FFFFC115FFDD1FDA89F6DE06077FDC22FFFFFBE0C8A907C7452FFF7047FFC93FB5394C2E2BC7FFF2013FFC67FCABC11F26592FFF0413FFB0FF85CCE30FF3FDFFF7096FFFFFFD5FF58FC137FFFF245BFEFF7F33EF77401EFFFFFB207FF8EFF9FBFAE0EC8BFFFBDC77FFFDFF2B79ACFFAE7FFFF9FEFFFFFF7EA25ACFFE7BBFFFE5E6F7EFFFBE21ACFFE9BFFFF8687FFFFFFA82104FFEFFBFFFC12EFFFFFFFF31645FCE7FFFFF8DDFFFFFE8AB356001A1FFFFFD2FFFFFF7BBB157001B3FFFFFFFFBFFFFF57E3D3FFE31FFFFFFFFFFFFF7C5FAB9FFE5FBFFFFFBFFFFFFFD42AA8000DDDFFFFEFFFFFFFF6A0";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFDB6711CFFFFFFFF80C2FD10FF89CF0F0FFFFFFFF836FA025FD9C0F571FFFFFFFFB7EFFD86FFC23BB28FFFFFFFFF108F9CBFF9F3FEE0FFFFFFFFF1FFED98FFB70FF5CBFFFFFFFF7FFE658FF8FCDF6FFFFFFFFFF79FE0F4FF0F0FFEE7FFFFFFFF3FF977DFF4E5FFF23DFFFFFFF3FE9FF0FF5E2FF768FFFFFFFF3F48FF8FDBC7FFFF0DFFFFFFF3FD7FE4FC1C92F7E8FFFFFFFF7E8DD6CFC49A7FFE23FFF57FE1D0BFEBFD8D4F9FFA1FFFFFFF3D6BFA3FCCCBBFFFE1FFFFFFF3D3FFC1FE5CEBFFEE1FFFFFFD2BFFF33F65EDBFFF71FC7FFF32DFFFA7FC1C4AFFFF8FC3FCE00FBFFF3FD";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N42
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N48
cyclonev_lcell_comb \VGA|green[2]~10 (
// Equation(s):
// \VGA|green[2]~10_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|green[0]~2_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|green[0]~2_combout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~10 .extended_lut = "off";
defparam \VGA|green[2]~10 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|green[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N33
cyclonev_lcell_comb \VGA|green[2]~11 (
// Equation(s):
// \VGA|green[2]~11_combout  = ( \VGA|green[2]~10_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & ((!\VGA|blue[0]~1_combout ) # (\VGA|green[2]~9_combout )))) ) ) # ( !\VGA|green[2]~10_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((\VGA|blue[0]~1_combout  & (\VGA|green[2]~9_combout  & \VGA|blue[0]~0_combout ))) ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|green[0]~4_combout ),
	.datac(!\VGA|green[2]~9_combout ),
	.datad(!\VGA|blue[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~11 .extended_lut = "off";
defparam \VGA|green[2]~11 .lut_mask = 64'hCCCDCCCDCCEFCCEF;
defparam \VGA|green[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFF7143FFFFFFFFFFFFFFFFFFFF980177FFFFFFFFFFFFFFFFFFD084C1FFFFFFFFFFFFFFFFFFF24541647FFFFFFFFFFFFFFFFF8083999FFFFFFFFFFFFFFFFFEC1147C12FFFFFFFFFFFFFFFFE018CE50D7FFFFFFFFFFFFFFFE220277017FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFF900F0B508DFFFFFFFFFFFFFFF40071DB003FFFFFFFFFFFFFFFC110B54400FFFFFFFFFFFFFFFC014804003FFFFFFFFFFFFFFF0031280810FFFFFFFFFFFFFFFE16E1000037FFFFFFFFFFFFFF000B3500007FFFFFFFFFFFFFFE3C141C0007FFFFFFFFFFFFFFF65D01E000BFFFFFFFFFFFFFFD27EE04840FFFFFFFFFFFFFFFFE6F96D000BFFFFFFFFFFFFFFFCAB567000FFFFFFFFFFFFFFFF83834DA00BFFFFFFFFFFFFFFE4E8540A027FFFFFFFFFFFFFFEB7E086680FFFFFFFFFFFFFFFF1B642C2E1FFFFFFFFFFFFFFF9415018841FFFFFFFFFFFFFFFF00E00833BFFFFFFFFFFFFFFFE0980CA9AFFFFFFFFFFFFFFFF203E7102EFFFFFFFFFFFFFFFFC055085";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "28FFFFFFFFFFFFFFFFA092085D1FFFFFFFFFFFFFFFFA02255023FFFFFFFFFFFFFFFF201F101E7FFFFFFFFFFFFFFFE8062001F2FFFFFFFFFFFFFFFF0016067D5FFFFFFFFFFFFFFFF001A737CC7FFFFFFFFFFFFFFF000EFFBCA7FFFFFFFFFFFFFFF005FFFE2E7FFFFFFFFFFFFFFF053BB9F42FFFFFFFFFFFFFFFFD017C82929FFFFFFFFFFFFFFF699A08A389FFFFFFFFFFFFFFE808563003AFFFFFFFFFFFFFF81519180023FFFFFFFFFFFFFEA212911013B7FFFFFFFFFFFFC0C1E7F4000CFFFFFFFFFFFFF600730E40248FFFFFFFFFFFFF9800019C0024FFFFFFFFFFFFFF40000140420FFFFFFFFFFFFFA300000C4430FFFFFFFFFFFFF00020005687A7FFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFF60000301002ABFFFFFFFFFFFFFFB6000144423FFFFFFFFFFFFFFFA031811E83FFFFFFFFFFFFFFF8021406503FFFFFFFFFFFFFFFE020A80703FFFFFFFFFFFFFFFC00AADBC27FFFFFFFFFFFFFFF98000B4AABFE3FFFFFBB1936B959109327ADBD1FFFFEA89306918D6B21DE1F659FFFE3E399DA080BD0E627F5E75FFFE6171FF1840B4CD6B78B33FFD20174D4D16D5796E4B8B91FFFA0174782030060668B8BA3FFEF073381C32B0A3339B08B7FFFFFFFFF1000F104760801FFFFFFFFFFE0211FE00080581FFFFFFFFFFE1BF3F4003034057FFFFFFFFFA11E6E800200089FFFFFFFFFFA20D5F000801001FFFFFFFFFF8407D6000401880FFFFFFFFFF8C57F2";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "002002803FFFFFFFFFF8802FF80001B006FFFFFFFFFFE0027E804380803FFFFFFFFFF000FEE804220805FFFFFFFFFE401BFFC04201E97FFFFFFFFFEC00FFFC003B0427FFFFFFFFFD601FFFA1008DCDFFFFFFFFFFFA20FFFCC07F0EFFFFFFFFFFFF06FFFFA003FFFFFFFFFFFFFFFCBFFFFA001FFFFFFFFFFFFFFFEFFFFFC007FFFFFFFFFFFFFFFFFFFFFF835FFFFFFFFFFFFFFFFFFFFFCC33FFFFFFFFFFFFFFFFFFFFFF921FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N24
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N57
cyclonev_lcell_comb \VGA|green[3]~12 (
// Equation(s):
// \VGA|green[3]~12_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~0_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~0_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(!\VGA|green[0]~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~12 .extended_lut = "off";
defparam \VGA|green[3]~12 .lut_mask = 64'h05050505CDCDCDCD;
defparam \VGA|green[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "C157FFFF9FFFFFFEFFFFFE8FF8257FFFFBFFFFFFC7FFFFF0FF0255FFFFCFFC7F39FFFFFD0FE82A7FFFFDF53DD69FFFFFE0FF82ACFFFFFDC7FFCFFFFFFF2FF82AFFFFFF1FFFFFFFFFFFD1FE82A9FFFFFFFFFFFFFFFFFC0FFE6AE7FFFFFFFFFFFFFFFFBFFCFDACFFFFFFFFFFFFFFFFFBFFC3DAFBFFFFFFFFFFFFFFFF7DFF014EFFFFFFFFFFFFFFFFF87FDFEDE5FFFFFFFFFFFFFFFE73FE1C9C5FFFFFFFFFFFFFFFE0BFF83362FFFFFFFFFFFFFFFDCDFCFE7C2FFFFFFFFFFFFFFFE65FC00FC17FFFFFFFFFFFFFF935FBF7FC0FFFFFFFFFFFFFFFF91FBEFDC37BFFFFFFFFFFFFFCD1FB0032175FFFFFFFFFFFFF8C9F800003BBFFFFFFFFFFFFE8D9F8000018FFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFD895F81E801E7FFFFFFFFFFFBF895FBFF801CFFFFFFFFFFFF7AD95FBFF800CFFFFFFFFFFFFF8F95FBFFC01CFFFFFFFFFFFFAAF95FF03C00DFFFFFFFFFFFFE6635FF00C007FFFFFFFFFFFFD2635FC006185FFFFFFFFFFFFFB06DFC0061E1FFFFFFFFFFFFF38EDF83E63F3FFFFFFFFFFFFF1FCDFCFE33FBFE9FFFFFE5FFF8F89F0F733FFFF3FFFFFE1FFFC219F9FF31F7FE3FFFFFF2FFF201BF9FF13F7FCA7FFFFDB7FF2073F1F731CFFCAFFFFFDC7FFB0E3F3E533CFFEFFFFFF9AFFFFFE3F3C133CFF9CFFFFF807FF9F87E783BB9FF80FFFFFB3FFF800FE381B39FFF2FFFFF96FFFA00FF781919FFCFFFFFFFEFFF801FE3819B8FFEE7FFFFCC7FFD07EE";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "7819B2FFC6FFFFFCEFFFFFFCEF019B1FFE6FFFFFF6FFFFFFEE7019B2FFEDFFFFFF9FFFEFFCE7009B0FFFFFFFFFFFFFFDF70CF009B3FFFFFFFFFFFFFFCED0CE049B1FFFFFE9FFFFFFFEFE0CE009B1FFFFFD6FFFFFFFFBF04E01931FFFFFEDFFFFFFFF7FFCE01B33FFFFFF4FFFFFFFF1DF6F81B37F3FFFE1FFFFE7FF7FF67F7363C3FFFFFFFFFD17EFFF67FF265C1FFFFFFFFFE07E7FF707C4CF81FFFFFFFFFC07FFEF700088B007FFFFFFFF001F01F1E8119A00FFFFFFFFF803F80707FE73800FFFFFFFFF003FA030001E7C007FFFFFFFE003F7A30C0F8C0007FFFEFFFE001F9F73FFC38A00FFFFA3FFE003F0F37E4061600FFFC85FFF801FC136003C3E017FFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "F8FFF801F919437F0F680FFFA2FFFF803FF89C7801F301FFFC10FFF803FBCD8F13E07A7FFF8227FFE07FCED98FFC07CFFFFB057FFA07FE65B3C01D3FFFFFE017FFEEFF935A700DFFFFFFFC41FFFFFFFF95A64FFFFFFFFFD09FFFFFFFD95AC7FC1DFFFFF845FFFFFFFDD5ACF4019FFFFFB217FFFFFFD91A9E000DFFFFFDC7FFFFFFFFDDC9C000FFFFFFDFE7FFFFFFEC949C0006FFFFFE1DFFFFFFFCC949C000CFFFFFFEAFFFFFFFEE949C000CFFFFFF93FFFFFFFCD94DC000D7FFFFFFFFFFFFFFEC16CE001CFFFFFFFFFFFFFFFED14CF001DFFFFFFFFFFFFFFFF9564FFFFD7FFFFFFFFFFFFFFF95667FFF9BFFFFFFFFFFFFFFF15667FFF1BFFFFFFFFFFFFFFFB5";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFF99FCDFFFFFFFFFFBC00202FFE61FE17FFFFFFFFFC105FBEFFE37FF17FFFFFFFFFBFFFDEDFFF0FFFA7FFFFFFFFFAF7047CFFE0FFFF3FFFFFFFFFA0013FBFFF09FFFFFFFFFFFFFC000FFFFFE09FFF7FFFFFFFFFC602FFFFFE03FFF9FFFFFFFFFC000FF2FFC07FFFEFFFFFFFFFC001FF3FFC05FFFD7FFFFFFFFC0BFFF2FFE04FFFF7FFFFFFFFC02FFFAFF80EFFFFBFFFFFFFFC09FFFAFFC1EFFFFBFFFFFFFFC17FFF0FF818FFFFFFFFFFFFFE4FFFF4FFC13FFFFEFFFFFFFFE3FFFF6FF816FFFFFFFFFFFFFEBFFFE2FF436FFFFEFFFFFFFFE7FFFF0FF0163FFFF3FFFFFFFBFFFFE4FF";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N12
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h272727270055AAFF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N51
cyclonev_lcell_comb \VGA|green[3]~13 (
// Equation(s):
// \VGA|green[3]~13_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~2_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~2_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|green[0]~2_combout ),
	.datac(gnd),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~13 .extended_lut = "off";
defparam \VGA|green[3]~13 .lut_mask = 64'h00330033AABBAABB;
defparam \VGA|green[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N15
cyclonev_lcell_comb \VGA|green[3]~14 (
// Equation(s):
// \VGA|green[3]~14_combout  = ( \VGA|green[3]~13_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & ((!\VGA|blue[0]~1_combout ) # (\VGA|green[3]~12_combout )))) ) ) # ( !\VGA|green[3]~13_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((\VGA|blue[0]~1_combout  & (\VGA|blue[0]~0_combout  & \VGA|green[3]~12_combout ))) ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|blue[0]~0_combout ),
	.datac(!\VGA|green[3]~12_combout ),
	.datad(!\VGA|green[0]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~14 .extended_lut = "off";
defparam \VGA|green[3]~14 .lut_mask = 64'hFF01FF01FF23FF23;
defparam \VGA|green[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "3E67FFFFC0000000FFFFFFF00FC63FFFFE00000007FFFFFF007C61FFFFC0007F02FFFFFF7017CC7FFFFF065411BFFFFFEF017CCDFFFFF9EFFFFFFFFFFFF007CCDFFFFE3FFFFFFFFFFFCF017CCFFFFFFFFFFFFFFFFFFBF0118CE7FFFFFFFFFFFFFFFF9F0201CFFFFFFFFFFFFFFFFFFFF0201CFFFFFFFFFFFFFFFFFF3F03018F7FFFFFFFFFFFFFFFF8701FF1FFFFFFFFFFFFFFFFFF0301FF1F9FFFFFFFFFFFFFFFE73007C3FFFFFFFFFFFFFFFFFEF100007FCFFFFFFFFFFFFFFFD790000FFFFFFFFFFFFFFFFFFE3907F7FFEFFFFFFFFFFFFFFFE1D07FFFFCB9FFFFFFFFFFFFF71D07FFFFE3BFFFFFFFFFFFFF30D07FFFFC77FFFFFFFFFFFFF71D07FFFFE37FFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFE71907E17FE27FFFFFFFFFFF7F71904007FE1FFFFFFFFFFFF7C21904007FF0FFFFFFFFFFFFDC01904003FE2FFFFFFFFFFFFE601900003FF1FFFFFFFFFFFFEE03900003FF9FFFFFFFFFFFFCE03900001FFBFFFFFFFFFFFFF707100001FF9FFFFFFFFFFFFE78F1003E1FFBFFFFFFFFFFFFEFFF100FE0FFBFFFFFFFFFDFFFFFF100FF0FFFFE3FFFFFE0FFFBFE101FF0FFFFD8FFFFFFDFFF9FE301FF0FF3FC47FFFFE0FFFDF8301FF0FC7FD47FFFFD47FFCF0303FF0FC7FF0FFFFFD47FF800303FF0FC7FCC7FFFFD87FF800707FF879FFC47FFFFE47FFE00F03FF8F87FC0FFFFFC07FF800F07FF8F8FFE07FFFFE0FFFC01F03FF878FFE07FFFFE0FFFF07F0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "7FF871FFC0FFFFFE0FFFDFFF0FFF870FFE3FFFFFF2FFFFFFF07FF872FFF5FFFFFEBFFFDFFF07FF873FFFFFFFFFFFFFFCFFF0FFF871FFFFFFFFFFFFFFEFFF0FFB871FFFFFFBFFFFFFFEFFF0FFF873FFFFFD5FFFFFFFFFFF8FFF8F1FFFFFE0FFFFFFFFFFF0FFF8F1FFFFFFFFFFFFFFEFFF8FFF8F7D7FFFF7FFFFF5FFFFF87FF0E5B9FFFFFFFFFCFFE7FF87FF1E33CFFFFFFFFFBFFF7FF807C3C2FFFFFFFFFFFBFBF7EF8000786FFFFFFFFFFF7FBF01FE000F82FFFFFFFFFFFFFFF807F801F07FF7FFFFFFFF7FDF003FFFFE07FF7FFFFFFFFFFFF403FFFF83BFF7FFFFFFFFFFFF607FFFC073FF7FFF7FFFFFFFFF03FE401FAFFFFFFBFFFFFFDFFE3E0003F3FFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FBFFF7FFFFE1C000FFBFEFFF82E7FF7FDFFF1C07FFFBFCFFFE10FFF7FFFBF180FFE07F9FFF8237FF9FBFEF187FFC03E7FFFF05FFFFFFF8798FC0003FFFFFE017FFF4FFC399F00007FFFFF841FFFFFFFE199E00001FFFFFF09FFFFFFFC199C003E7FFFFFC45FFFFFFFE199C0BFE1FFFFFD21FFFFFFFC1D981FFF3FFFFFCC67FFFFFFC19B83FFF3FFFFFDFF7FFFFFFE0D383FFF8FFFFFE5DFFFFFFFD0D383FFF0FFFFFF8AFFFFFFFD0D383FFF0FFFFFFB1FFFFFFFE1D3C3FFF1FFFFFFFFFFFFFFFE0D1C1FFE1FFFFFFFFFFFFFFFE1D3C0FFE1FFFFFFFFFFFFFFFE191C00001FFFFFFFFFFFFFFFF191E00001BFFFFFFFFFFFFFFF191E000013FFFFFFFFFFFFFFEB9";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000083FF6800000000003FFFEE001F3FFA0000000000400001C00011FFC00000000007FFFD78001FBFFC00000000007FFFF38000F9FFD40000000007FFF9F8000F9FFF80000000003FFFDFC003F3FFF80000000003FFD7F8001FDFFFA0000000003FFAFF8003FAFFFC0000000003FFFFF8001F9FFFF0000000003FD7FF0001F8FFFE0000000003F8FFF8007F0FFFFC000000003FBFFF1007E3FFFFA000000003E7FFF0007E07FFFE000000001BFFFF9007E37FFFD0000000011FFFFB003E77FFFE800000000FFFFF100BC77FFFF800000001FFFFE3007E7BFFFF400000005FFFFF700";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N18
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h22220A5F77770A5F;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N33
cyclonev_lcell_comb \VGA|green[4]~16 (
// Equation(s):
// \VGA|green[4]~16_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|green[0]~2_combout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|green[0]~2_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|green[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~16 .extended_lut = "off";
defparam \VGA|green[4]~16 .lut_mask = 64'h05050505CDCDCDCD;
defparam \VGA|green[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF947FFFFFFFFFFFFFFFFFFFE97F8EFFFFFFFFFFFFFFFFFFFB733FF9FFFFFFFFFFFFFFFFFFDFFBFC9FFFFFFFFFFFFFFFFFF7FECE6EBFFFFFFFFFFFFFFFFFFFCF9BF9FFFFFFFFFFFFFFFFDFF41C3F1FFFFFFFFFFFFFFFFFFEFFA4FEBFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFDFFEFF7FFFFFFFFFFFFFFF3FFAF2EFF9FFFFFFFFFFFFFFFFFEF4F7FFCFFFFFFFFFFFFFFFFFE9FFBFF5FFFFFFFFFFFFFFF7F4E57FFFEFFFFFFFFFFFFFFFBF90B5FFFE7FFFFFFFFFFFFFF3DF50BFFFFFFFFFFFFFFFFFFFFE3CBE3FFF3FFFFFFFFFFFFFFDB80FEBFFFFFFFFFFFFFFFFFFC9F75FFFFFBFFFFFFFFFFFFFFC970893FFFBFFFFFFFFFFFFFFEB94A9BFFF7FFFFFFFFFFFFFFEFC60B3DFFFFFFFFFFFFFFFFFF317ABB7FF7FFFFFFFFFFFFFFEC71F7257E7FFFFFFFFFFFFFFFAF1BDBF7EFFFFFFFFFFFFFFF83F2FE7E39FFFFFFFFFFFFFFF8FF9FE7D93FFFFFFFFFFFFFFF9FEFF1EADFFFFFFFFFFFFFFFFDFE589FF8FFFFFFFFFFFFFFFFFFECF3E";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "57FFFFFFFFFFFFFFFFBFEFAFE05FFFFFFFFFFFFFFFFFFCDBF28DFFFFFFFFFFFFFFFFFFDA0BD0DFFFFFFFFFFFFFFFFFFEFFF609FFFFFFFFFFFFFFFE7FC5F9802FFFFFFFFFFFFFFFE7FC3E4030FFFFFFFFFFFFFFFF7FF0000247FFFFFFFFFFFFFFF3FC0040043FFFFFFFFFFFFFFF9FF0661FCBFFFFFFFFFFFFFFF9F783FD149FFFFFFFFFFFFFFFB985FF7CA9FFFFFFFFFFFFFFEFC9EF8FE20FFFFFFFFFFFFFFCF11EF7FE3BFFFFFFFFFFFFFFBC0AFFDFF23FFFFFFFFFFFFFCF806769FF15FFFFFFFFFFFFFFF061455FC14FFFFFFFFFFFFFA4020507FE20FFFFFFFFFFFFFF202001FF8207FFFFFFFFFFFFE300000F3828BFFFFFFFFFFFFC006000B786A7FFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFF20040204E0427FFFFFFFFFFFF9076030744B23FFFFFFFFFFFFFFFE011E09823FFFFFFFFFFFFFFFC00181E923FFFFFFFFFFFFFFFB000603823FFFFFFFFFFFFFFF800ADC3003FFFFFFFFFFFFFFFD40018F60FFFFFFFFFDD9E5FBD53011AE3FF3A9D7FFDECD14DE19AC38ED2B19E9FFFDB5DFBE990475878F4D3CD7FFFA1F71F73000FCE9E5D7D7DFFEBFF74EA40E5FA28EF57F77FFFFC777ECB8F6D014ED77FBFFFF7E1B66F716951C176266E7FFFFFFFFDF831F0F99BFFFF7FFFFFFFFFDEA05FBF89BFBBDFFFFFFFFFFFEB07F7FCD7D7B9FFFFFFFFFFFC7FFFFFE0FFFF1FFFFFFFFFF9C397EFFCBFE7E07FFFFFFFFFF813DFFFC7FFF00FFFFFFFFFFF81BF1";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFE7FF802FFFFFFFFFFF807FD7FE7E9807FFFFFFFFFF9001BE7F87C0007FFFFFFFFFFC00B917FC620C0BFFFFFFFFFF401FFF7F86015BFFFFFFFFFFEC017FF7F047053FFFFFFFFFFF801FFFFF0327F7FFFFFFFFFFFB28FFF8B07FEDFFFFFFFFFFFF167FFFA007FFFFFFFFFFFFFFFE7FFFFC007FFFFFFFFFFFFFFFFFFFFFE005FFFFFFFFFFFFFFFFFFFFFF015FFFFFFFFFFFFFFFFFFFFFDA2BFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N30
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N39
cyclonev_lcell_comb \VGA|green[4]~15 (
// Equation(s):
// \VGA|green[4]~15_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # (\VGA|green[0]~0_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|green[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~15 .extended_lut = "off";
defparam \VGA|green[4]~15 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \VGA|green[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N6
cyclonev_lcell_comb \VGA|green[4]~17 (
// Equation(s):
// \VGA|green[4]~17_combout  = ( \VGA|green[4]~15_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & ((\VGA|green[4]~16_combout ) # (\VGA|blue[0]~1_combout )))) ) ) # ( !\VGA|green[4]~15_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((!\VGA|blue[0]~1_combout  & (\VGA|green[4]~16_combout  & \VGA|blue[0]~0_combout ))) ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|green[0]~4_combout ),
	.datac(!\VGA|green[4]~16_combout ),
	.datad(!\VGA|blue[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~17 .extended_lut = "off";
defparam \VGA|green[4]~17 .lut_mask = 64'hCCCECCCECCDFCCDF;
defparam \VGA|green[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE86AFFFFFFFFFFFFFFFFFFFFFFC008FFFFFFFFFFFFFFFFFFFE008617FFFFFFFFFFFFFFFFFF0008003FFFFFFFFFFFFFFFFFF800E0003FFFFFFFFFFFFFFFFF0001FE0BFFFFFFFFFFFFFFFFA01CC0100FFFFFFFFFFFFFFFF80203E6007FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFF4007001083FFFFFFFFFFFFFFF80189F8803FFFFFFFFFFFFFFF0020004003FFFFFFFFFFFFFFF0022004004FFFFFFFFFFFFFFF801C1C00017FFFFFFFFFFFFFF81FF6B0000FFFFFFFFFFFFFFFC1FEFF80007FFFFFFFFFFFFFF81FFFF8000FFFFFFFFFFFFFFFA5DFFF4000BFFFFFFFFFFFFFFE7ADBF8000BFFFFFFFFFFFFFFEBDF3FC000BFFFFFFFFFFFFFFEF135FC000BFFFFFFFFFFFFFFFFFF7FC0007FFFFFFFFFFFFFFF7FF3FC300FFFFFFFFFFFFFFFFE6FFFC701FFFFFFFFFFFFFFFCA1FFF8002FFFFFFFFFFFFFFFC80FFF80C5FFFFFFFFFFFFFFF9007FE070FFFFFFFFFFFFFFFFE00BFF002FFFFFFFFFFFFFFFF8013FE023FFFFFFFFFFFFFFFF0017F40";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "B9FFFFFFFFFFFFFFFF8012B8673FFFFFFFFFFFFFFFF001C076F5FFFFFFFFFFFFFFFF000C07DF5FFFFFFFFFFFFFFFF003FFFBCDFFFFFFFFFFFFFFFF802BFCFE7FFFFFFFFFFFFFFFF801F0FFDFFFFFFFFFFFFFFFFF801FFFF387FFFFFFFFFFFFFFF007FFFE1CFFFFFFFFFFFFFFFFC00FCED0C7FFFFFFFFFFFFFFFF0FF7FCEC7FFFFFFFFFFFFFFFA80FFF8147FFFFFFFFFFFFFFF8776FA00E7FFFFFFFFFFFFFFE1E68F000C5FFFFFFFFFFFFFF23E540101D5FFFFFFFFFFFFF80FF5B0E01F27FFFFFFFFFFFFC3F8D34801F3FFFFFFFFFFFFFDBFDF90403C37FFFFFFFFFFFFC9FFFEE403C3FFFFFFFFFFFFFDCFDFEF407D37FFFFFFFFFFFFFFF9FEF14FB1BFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFF9FFBFCF04FB1BFFFFFFFFFFFFDFF1FCF1BB21BFFFFFFFFFFFFFFFBFCEBFEE1BFFFFFFFFFFFFFFF9FDF7F8E1BFFFFFFFFFFFFFFF8FDF1F9F1BFFFFFFFFFFFFFFFAFD5227E1BFFFFFFFFFFFFFFFB3DFEF3C13FFFFFFFFFFFFEF7BF2CE17021E3EFEFFF9D0FBF5884BC166AFDC25A7FFEC6D75EEE5B0169CEE885FFFFE74FBEDE757F335D7E80ABFFFE2EFB8E32515F1CC7C00AFFFFEFC7B8B9651282B44AC0AFFFFFF3FFF2144A2C910F3201CFFFFFFFFFF17CEF606880000FFFFFFFFFFC01E9FC039003807FFFFFFFFFE1717F8030004027FFFFFFFFFE1BEFF8038008067FFFFFFFFFC3DFBF00140000EFFFFFFFFFF83EFEF00180183FFFFFFFFFFF87E7FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0038027FCFFFFFFFFFF8FF9FE00380E7F9FFFFFFFFFF9FFEFF803BFF7F9FFFFFFFFFFFFF7DF0079DF3F3FFFFFFFFFF3FEFFF4079FE847FFFFFFFFFE3FEFFF80780FA5FFFFFFFFFFE3FEFFFE0FFC807FFFFFFFFFFFCD5FFFB9FBFF3FFFFFFFFFFFFC8FFFFDFFBFFFFFFFFFFFFFFFEBFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFCFEBFFFFFFFFFFFFFFFFFFFFFE1D1FFFFFFFFFFFFFFFFFFFFFE71FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N0
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N3
cyclonev_lcell_comb \VGA|green[5]~18 (
// Equation(s):
// \VGA|green[5]~18_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\VGA|green[0]~0_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~18 .extended_lut = "off";
defparam \VGA|green[5]~18 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \VGA|green[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "807FFFFFC0000000BFFFFF000807BFFFFE0000000FFFFFE800007BFFFFC0007F01FFFFFE00000FBFFFFF07CC1BFFFFFFD00000F1FFFFFF5FFFEFFFFFFF00100F0FFFFF7FFFFFFFFFFFC00100F0FFFFFFFFFFFFFFFFFE00100F0FFFFFFFFFFFFFFFFF800001F0FFFFFFFFFFFFFFFFF800001F0FFFFFFFFFFFFFFFFF800101F07FFFFFFFFFFFFFFFFF803FFE07FFFFFFFFFFFFFFFF7C03FFE01FFFFFFFFFFFFFFFEFC03FFC03FFFFFFFFFFFFFFFEFE03FF800FFFFFFFFFFFFFFFD7E03FF001FFFFFFFFFFFFFFFC3E0008000FFFFFFFFFFFFFFFE1E0000000FDFFFFFFFFFFFFF81E00000007FFFFFFFFFFFFFF80E000000053FFFFFFFFFFFFE81E00000001FFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFE01E00000002FFFFFFFFFFFFFD01E00000000FFFFFFFFFFFFFE01E00000000FFFFFFFFFFFFF801E00000003FFFFFFFFFFFFE601E00000001FFFFFFFFFFFFEE03E00000003FFFFFFFFFFFFEE03E00000001FFFFFFFFFFFFEF07E00000003FFFFFFFFFFFFEF8FE003E0003FFFFFFFFFFFFF7FFE00FE0007FF9FFFFFFBFFF7FFE00FF0007FFCFFFFFFFFFFFFFE01FF0003FFEFFFFFDBFFF7FFC01FF0007FCFFFFFFEFFFFBFFC01FF0037FEB7FFFFEFFFFBFFC03FF003FFEBFFFFFCF7FFFFFC03FF0037FF3FFFFFF37FFBFF807FF8067FE7FFFFFC77FF9FF003FF806FFFFFFFFFFF7FFDFF007FF806FFDF7FFFFFF7FFDFE003FF807FFFFFFFFFFFFFFCF800";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "7FF80FFFFEFFFFFDFFFFE0000FFF80EFFFCFFFFFEDFFFE00007FF80DFFFDFFFFFF1FFFC00007FF80DFFFFFFFFFFFFFFE0000FFF80DFFFFFFFFFFFFFFE0000FFF80FFFFFFEBFFFFFFFE0000FFF80FFFFFFE9FFFFFFFE0000FFF80DFFFFFDFFFFFFFFF0000FFF80DFFFFFE3FFFFFFFE0000FFF809EFFFFFBFFFFFBFE00007FF01B87FFFFFFFFFF1FF00007FF01B03FFFFFFFFFC0FF000007C03B01FFFFFFFFFC03F010000007A00FFFFFFFFF807FFE0000007F007FFFFFFFF801FFF800000FE007FFFFFFFF801F7FC00001FE007FFFFFFFF003FBFC00007FA007FFFFFFFF003FBF80003FFA007FFF39FFF003FBFC01BFFFB007FFEFAFFF001FBFC1FFFFFA00FFFC";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FAFFF801FFFE3FFFFFB00FFFC2EFFF003FFFE3FFFFFB03FFFE117FF807FBFE7FFFE0787FFFC237FF807FAFE7FFFC07FFFFFB05FFFE07FE7E7FC0007FFFFFA01FFFEBFFE3E7F00003FFFFFC417FFFFFFC1E7E00007FFFFFF097FFFFFFE1E7C00005FFFFFA457FFFFFFE1E7C00001FFFFFD21FFFFFFFC1E7800003FFFFFFC77FFFFFFC1E7800001FFFFFFFEFFFFFFFC0EF800003FFFFFE5EFFFFFFFF0EF800000FFFFFFD3FFFFFFFF0EF800001FFFFFFEBFFFFFFFF1EFC00000FFFFFFFFFFFFFFFF0EFC000017FFFFFFFFFFFFFFF1EFC00001FFFFFFFFFFFFFFFF1EFC000017FFFFFFFFFFFFFFF1EFE000017FFFFFFFFFFFFFFF1EFE00001BFFFFFFFFFFFFFFEBE";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000007DFEF00000000007FFFFF5000EDFF780000000003FFFFDF0011DFFB8000000000000027B0010FFFD800000000000001FB00007FFF800000000000002FB0000FFFE80000000000000BFF00005FFF400000000000017FF00203FFFA0000000000001FFF00205FFFE000000000000FFFF00002FFFE0000000000017FFF00000FFFF000000000001FFF700003FFFF40000000000FFFF700003FFFFA00000000017FFF600400FFFFC0000000002FFFFE004027FFFF0000000003FFFF600007FFFFE8000000007FFFFC000077FFFF000000003FFFFFC008077FFFFC00000005FFFFEC00";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N30
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N30
cyclonev_lcell_comb \VGA|green[5]~19 (
// Equation(s):
// \VGA|green[5]~19_combout  = ( \VGA|green[0]~2_combout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) # ( !\VGA|green[0]~2_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~19 .extended_lut = "off";
defparam \VGA|green[5]~19 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \VGA|green[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N30
cyclonev_lcell_comb \VGA|green[5]~20 (
// Equation(s):
// \VGA|green[5]~20_combout  = ( \VGA|green[5]~19_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & ((!\VGA|blue[0]~1_combout ) # (\VGA|green[5]~18_combout )))) ) ) # ( !\VGA|green[5]~19_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((\VGA|blue[0]~1_combout  & (\VGA|green[5]~18_combout  & \VGA|blue[0]~0_combout ))) ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|green[0]~4_combout ),
	.datac(!\VGA|green[5]~18_combout ),
	.datad(!\VGA|blue[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~20 .extended_lut = "off";
defparam \VGA|green[5]~20 .lut_mask = 64'hCCCDCCCDCCEFCCEF;
defparam \VGA|green[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "807C00007FFFFFFF0000017FF807C00001FFFFFFF0000017FF007C00001FFF80FE000000FFF00FE00000F83C1C4000000FFF00FE000010C00008000002FFF00FE000000000000000003FFF00FF000000000000000001FFF00FF000000000000000003FFE01FF800000000000000007FFE01FF000000000000000007FFF01FFC0000000000000000FFFFFFFF80000000000000000FFFFFFFFC0000000000000000FFFFFFFFC0000000000000001FFFFFFFFE00000000000000017FFFFFFFE00000000000000023FFFFFFFF80000000000000061FFFFFFFF00000000000000041FFFFFFFFC4000000000000080FFFFFFFF80000000000000081FFFFFFFFE800000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "0000000101FFFFFFFFD0000000000008301FFFFFFFFF0000000000004601FFFFFFFFE0000000000004C01FFFFFFFFC0000000000002E01FFFFFFFFE0000000000003E03FFFFFFFFE0000000000001E03FFFFFFFFC0000000000001F07FFFFFFFFC0000000000000F8FFFFC1FFFC0000000000000FFFFFF01FFFC00C000000C000FFFFFF00FFFC0100000010000FFFFFE00FFF801500000150007FFFFE00FFF801800000380007FFFFE00FFF803C00000380007FFFFC00FFF801C80000380007FFFFC00FFF000880000080003FFFF8007FF001080000100003FFFFC007FF000080000000003FFFF8007FF002000000000003FFFFC007FF002000000200003FFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "8007FF000100000010003FFFF0007FE001000000100003FFFF8007FE0008000000C0001FFFF8007FE000000000000001FFFF0007FE000000000000001FFFF0007FE000000800000001FFFF0007FE000000200000001FFFF0007FC000000000000001FFFF0007FC000001000000000FFFF0007FC000000000000000FFFF800FFC3C0000000001F00FFFF800FFC7E0000000003F80FFFFF83FFCFF0000000007F80FFFFFFFFFCFF0000000007FC0FFFFFFFFFDFF000000000FFC0FFFFFFFFFDFF000000000FFC07FFFFFFFFDFF000000000FFE07FFFFFFFF9FF000000000FFE07FFFFFFFF9FF000044000FFE07FFFFFFFF9FF00017C000FFC07FFFFFFFF8FF0003";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FB000FFC07FFFFFFFF8FE00022F0007FC07FFFFFFFF87E0006110007FC03FFFFFFE043C0004230003F802FFFFFFC04000007058003F0027FFFC0004000006018000E0023FFF0000400000441800000021FFE0000400000709800000021FFC0000400000245800000021FFC0000000000321800000001FF800002000003C7000000001FF800002000000FF000000000FF800002000000DF000000010FF800000000000BC000000010FF80000100000038000000011FFC0000100000000000000010FFC0000100000000000000011FFC0000180000000000000011FFC0000180000000000000011FFE0000180000000000000011FFE000018000000000000000BF";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFE001FFFFFFFFFFFFFFFFF8FFFF000FFFFFFFFFFFFFFFFE8FFF10007FFFFFFFFFFFFFFFA4FFF02003FFFFFFFFFFFFFFE84FFE0A000FFFFFFFFFFFFFFC04FFE0A0007FFFFFFFFFFFFF400FFE020003FFFFFFFFFFFFE000FFE040001FFFFFFFFFFFFE000FFE040003FFFFFFFFFFFF4000FFC000001FFFFFFFFFFFE0000FFC020000FFFFFFFFFFFE0000FFC0300003FFFFFFFFFF40000FFC0200001FFFFFFFFFE00001FFC0100003FFFFFFFFFC00009FFC0300000FFFFFFFFFC00009FF807800007FFFFFFFF800003FF80780000FFFFFFFFD000003FF807800003FFFFFFF8000003FF";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N57
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h02A252F207A757F7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N21
cyclonev_lcell_comb \VGA|green[6]~22 (
// Equation(s):
// \VGA|green[6]~22_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|green[0]~2_combout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|green[0]~2_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(gnd),
	.datac(!\VGA|green[0]~2_combout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~22 .extended_lut = "off";
defparam \VGA|green[6]~22 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|green[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFBFF8FFEF3BFFFFFFFFFFFFFFF7FE76077FDFFFFFFFFFFFFFFF7FDFFFBFFDFFFFFFFFFFFFFFF7FC1FFBFFEFFFFFFFFFFFFFFF7FBEE3FFFEFFFFFFFFFFFFFFF7E7F1CFFFF7FFFFFFFFFFFFFFBEFF7E7FFF7FFFFFFFFFFFFFFBDFEFF7FFF7FFFFFFFFFFFFFFDBFDFFBFFF7FFFFFFFFFFFFFFDB9BFFBFFF7FFFFFFFFFFFFFFE79BDFBFFF7FFFFFFFFFFFFFFFFBF3FBFFF7FFFFFFFFFFFFFFFFF7FFBFFF7FFFFFFFFFFFFFFF7F7FFBCFF7FFFFFFFFFFFFFFFF97FFB8FEFFFFFFFFFFFFFFFEDE7FF7FFDFFFFFFFFFFFFFFFF7F7FF7F3BFFFFFFFFFFFFFFFEFF7FFF8C7FFFFFFFFFFFFFFF9FFFFEF7DFFFFFFFFFFFFFFFFBFEBFDFC5FFFFFFFFFFFFFFFFBFE9FBF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "45FFFFFFFFFFFFFFFF7FEC4790DFFFFFFFFFFFFFFFF7FE3F8F1BFFFFFFFFFFFFFFFF7FFFFFE0BFFFFFFFFFFFFFFFF7FDFFF837FFFFFFFFFFFFFFFF7FD7FE01DFFFFFFFFFFFFFFFF7FC10806EFFFFFFFFFFFFFFFF7FE0000DFFFFFFFFFFFFFFFFFFF80001DBFFFFFFFFFFFFFFFFBFB03F283BFFFFFFFFFFFFFFFCF00FF707FFFFFFFFFFFFFFFFD670FF7E3DFFFFFFFFFFFFFFF786BF9FF3FFFFFFFFFFFFFFFFE0F70FFF1EFFFFFFFFFFFFFFDC0FBFEFE1FFFFFFFFFFFFFFFF00BCF1FE1FFFFFFFFFFFFFFBC01EFBFFE1F7FFFFFFFFFFFFC001FEFBFC0F7FFFFFFFFFFFFE001FFFBFC1FFFFFFFFFFFFFFC003FFFBF81FFFFFFFFFFFFFF8003FFFEB01FFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFF8003FFFFB03FFFFFFFFFFFFFFE00BFFFE007FFFFFFFFFFFFFFFFFDFFF4007FFFFFFFFFFFFFFFFFFFFE800EFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFEFFFF08FFFFFFFFFFFFFFFFFFE8DFFE8FDFFC1FFFFFF98BBF5F9F79C9707FEDEEBFFFFE9BCFD7F35C8D3792F3BBFFCF49FFC96F3DE9C2F3A75FBFFF669FDFC7F326B53F5A75BBFFE699FF36B7D4EBCBF2875ABFFFFFFFFFEBFDC0606CCDFEFFFFFFFFFFEEFFF09F8FFFFFEFFFFFFFFFFFF7FE03FCDFFC7EFFFFFFFFFFDE0E807FC7FFBFCFFFFFFFFFFDE00007FC3FF7F8FFFFFFFFFFFC0000FFE3FFFF0FFFFFFFFFFFC0000FFE3FE7C0FFFFFFFFFFF80000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFC3FC001FFFFFFFFFFF00000FFC3F0001FFFFFFFFFFE003007FC000003FFFFFFFFFF8007E07F8000007FFFFFFFFFF8007FFBF800000FFFFFFFFFFF000FFFBF800003FFFFFFFFFFE000FFF9F03F00FFFFFFFFFFFF003FFFC603FFFFFFFFFFFFFFF21FFFFC003FFFFFFFFFFFFFFFE7FFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF03FF1FFFFFFFFFFFFFFFFFFFCFF79E3FFFFFFFFFFFFFFFFFFBFF7FECFFFFFFFFFFFFFFFFFE7FF1FFF7FFFFFFFFFFFFFFFFCFFFE01F1FFFFFFFFFFFFFFFFDFE33FEFEFFFFFFFFFFFFFFFFBFDFC19FF7FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N9
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N18
cyclonev_lcell_comb \VGA|green[6]~21 (
// Equation(s):
// \VGA|green[6]~21_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|green[0]~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|green[0]~0_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datac(!\VGA|green[0]~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~21 .extended_lut = "off";
defparam \VGA|green[6]~21 .lut_mask = 64'h333F333F000F000F;
defparam \VGA|green[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N9
cyclonev_lcell_comb \VGA|green[6]~23 (
// Equation(s):
// \VGA|green[6]~23_combout  = ( \VGA|green[6]~21_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & ((\VGA|green[6]~22_combout ) # (\VGA|blue[0]~1_combout )))) ) ) # ( !\VGA|green[6]~21_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((!\VGA|blue[0]~1_combout  & (\VGA|blue[0]~0_combout  & \VGA|green[6]~22_combout ))) ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|green[0]~4_combout ),
	.datac(!\VGA|blue[0]~0_combout ),
	.datad(!\VGA|green[6]~22_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~23 .extended_lut = "off";
defparam \VGA|green[6]~23 .lut_mask = 64'hCCCECCCECDCFCDCF;
defparam \VGA|green[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFF7FFBFFFFFFFFFFFFFFFFFFFFF7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFEFFF03FFFFFFFFFFFFFFFFFFFE0F003DFFFFFFFFFFFFFFFFFFC00007CFFFFFFFFFFFFFFFFFFE0000FC7FFFFFFFFFFFFFFFFFE0001FC7FFFFFFFFFFFFFFFFFF0003F83FFFFFFFFFFFFFFFFFF800FFC3FFFFFFFFFFFFFFFFFFC07FFC1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFF7E07FFFFFFFFFFFFFFFFFFFFF7E07FFFFFFFFDF7C46BF6F8636800C321D7FFDBEFB7DFEFFFB7C06FB6EBBFFFBAFB5FF8FFE16106C3EEBBFFEFEFB7DFEFFD94D06BBEEBBFFF76FB6DF4FAD14106D3EED7FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N45
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N0
cyclonev_lcell_comb \VGA|green[7]~24 (
// Equation(s):
// \VGA|green[7]~24_combout  = (!\VGA|green[0]~0_combout  & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) # (\VGA|green[0]~0_combout  & 
// (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout )))

	.dataa(!\VGA|green[0]~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~24 .extended_lut = "off";
defparam \VGA|green[7]~24 .lut_mask = 64'h0C5D0C5D0C5D0C5D;
defparam \VGA|green[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "7F83FFFF800000007FFFFE0007F83FFFFC0000000FFFFFE000FF83FFFFE0000001FFFFFE000FF01FFFFE0003E03FFFFFE000FF01FFFFE03FFFF7FFFFFC000FF01FFFFFFFFFFFFFFFFFC000FF00FFFFFFFFFFFFFFFFFC000FF00FFFFFFFFFFFFFFFFFC001FE007FFFFFFFFFFFFFFFF8001FE007FFFFFFFFFFFFFFFF8000FE003FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE800000000FFFFFFFFFFFFFFFDC000000007FFFFFFFFFFFFFF9E000000007FFFFFFFFFFFFFFBE000000003BFFFFFFFFFFFFF7F000000003FFFFFFFFFFFFFF7E0000000017FFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFEFE000000000FFFFFFFFFFFF7CFE000000000FFFFFFFFFFFFB9FE000000001FFFFFFFFFFFFB3FE000000001FFFFFFFFFFFFD1FE000000001FFFFFFFFFFFFC1FC000000001FFFFFFFFFFFFE1FC000000003FFFFFFFFFFFFE0F8000000003FFFFFFFFFFFFF070000000003FFFFFFFFFFFFF000000000003FF3FFFFFF3FFF000000000003FE1FFFFFE1FFF000000000007FE8FFFFFE8FFF800000000007FFCFFFFFDCFFF800000000007FDCFFFFFDCFFF800000000007FDC7FFFFDCFFF80000000000FFDC7FFFFDCFFFC0000000000FFC87FFFFC8FFFC0000000000FFC07FFFFC0FFFC0000000000FFC0FFFFFC0FFFC0000000000FFC0FFFFFC0FFFC0000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "000000FFE0FFFFFE0FFFC0000000001FFE1FFFFFE1FFFC0000000001FFF3FFFFFF3FFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFF7FFFFFFFE0000000001FFFFFE1FFFFFFFE0000000003FFFFFE1FFFFFFFE0000000003FFFFFE1FFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003C3FFFFFFFFFE0FF000000000381FFFFFFFFFC07F000000000300FFFFFFFFF807F000000000300FFFFFFFFF803F000000000200FFFFFFFFF003F000000000200FFFFFFFFF003F800000000200FFFFFFFFF001F800000000600FFFFFFFFF001F800000000600FFFF83FFF001F800000000600FFFE01FFF003F800000000700FFFC";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "04FFF003F800000000701FFFDD0FFF803F800000000781FFF9EEFFF803FC0000001FBC3FFFBDCFFFC07FD0000003FBFFFFF8FA7FFC0FFD80003FFFBFFFFF9FE7FFF1FFDC000FFFFBFFFFFBBE7FFFFFFDE001FFFFBFFFFF8F67FFFFFFDE003FFFFBFFFFFDBA7FFFFFFDE003FFFFFFFFFFCDE7FFFFFFFE007FFFFDFFFFFC38FFFFFFFFE007FFFFDFFFFFE00FFFFFFFFF007FFFFDFFFFFF20FFFFFFFEF007FFFFFFFFFFF01FFFFFFFEF007FFFFEFFFFFFC7FFFFFFFEE003FFFFEFFFFFFFFFFFFFFFEF003FFFFEFFFFFFFFFFFFFFFEE003FFFFE7FFFFFFFFFFFFFFEE003FFFFE7FFFFFFFFFFFFFFEE001FFFFE7FFFFFFFFFFFFFFEE001FFFFE7FFFFFFFFFFFFFFF40";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000003FE00000000000000000000003FF000000000000000000000E3FF800000000000000018000F1FFC00000000000000078001F1FFE000000000000001F8001F1FFF000000000000003F8001F9FFF80000000000000FF8001F9FFFC0000000000001FF8001F9FFFC0000000000003FF8003FDFFFE000000000000FFF8003FDFFFF000000000001FFF8003FCFFFF800000000003FFF8003FCFFFFC0000000000FFFF8003FEFFFFC0000000001FFFF0003FCFFFFE0000000003FFFF0007F87FFFF0000000007FFFF0007F87FFFF000000000FFFFF0007F87FFFF800000003FFFFF000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N0
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h303F0505303FF5F5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N57
cyclonev_lcell_comb \VGA|green[7]~25 (
// Equation(s):
// \VGA|green[7]~25_combout  = ( \VGA|green[0]~2_combout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) ) ) # ( !\VGA|green[0]~2_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~25 .extended_lut = "off";
defparam \VGA|green[7]~25 .lut_mask = 64'h00F000F055F555F5;
defparam \VGA|green[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N12
cyclonev_lcell_comb \VGA|green[7]~26 (
// Equation(s):
// \VGA|green[7]~26_combout  = ( \VGA|green[7]~25_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & ((!\VGA|blue[0]~1_combout ) # (\VGA|green[7]~24_combout )))) ) ) # ( !\VGA|green[7]~25_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((\VGA|blue[0]~1_combout  & (\VGA|blue[0]~0_combout  & \VGA|green[7]~24_combout ))) ) )

	.dataa(!\VGA|blue[0]~1_combout ),
	.datab(!\VGA|blue[0]~0_combout ),
	.datac(!\VGA|green[7]~24_combout ),
	.datad(!\VGA|green[0]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~26 .extended_lut = "off";
defparam \VGA|green[7]~26 .lut_mask = 64'hFF01FF01FF23FF23;
defparam \VGA|green[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y60_N2
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y60_N14
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y60_N20
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N54
cyclonev_lcell_comb \VGA|blue[1]~2 (
// Equation(s):
// \VGA|blue[1]~2_combout  = (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~2 .extended_lut = "off";
defparam \VGA|blue[1]~2 .lut_mask = 64'h4040404040404040;
defparam \VGA|blue[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFCB7FFFFFFFFFFFEFFFFFFFFFFFFDBFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFDFFFFDFFFFFFFFFFEFFFFFFFFF9664FFFFFFFFFFFEFFFFFFF7E106F7FFFFFFFFFFEFFFFFFEF900304BFFFFFFFFFEFFFFFFCBFC69E82FFFFFFFFFEFFFFFFFE8B93E6E7FFFFFFFFEFFFFFFEB32EF0BDDFFFFFFFFEFFFFFFE9FF325AF5FFFFFFFFEFFFFFFFB39613E6BCFFFFFFFEFFFFFFF2EEE701757FFFFFFFEFFFFFFEAAA1D80F59FFFFFFFEFF";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFF0BA35DF76CFFFFFFFEFFFFFFE6D944A975FFFFFFFFEFFFFFF77C8C6F59D79FFFFFFEFFFFFF1EF032F7D7E3FFFFFFEFFFFFFC3BF6247BEA9FFFFFFEFFFFFFCFAFF05F73067FFFFFEFFFFFF5761F0B13FB77FFFFFEFFFFFFC9AD1EFFFFA1FFFFFFEFFFFFFC723AE88D7C5FFFFFFEFFFFFF7CD1E1977BE7FFFFFFEFFFFFFFD7AEFA3FFD0FFFFFFEFFFFFFF8805650FBB9BFFFFFEFFFFFFFD40377D0FE9FFFFFFEFFFFFFFFC396D13F43FFFFFFEFFFFFFF890C779479EFFFFFFEFFFFFFF9B065B9349EFFFFFFEFFFFFFFB101AED7E5EBFFFFFEFFFFFFFE304CBA3A9DFFFFFFEFFFFFFFC77EB7E87AFFFFFFFEFFFFFFF56D5A14E27FFFFFFFEFFFFFFD9FFA2B8";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "32FFFFFFFFEFFFFFFF2E40B49FEFFFFFFFFEFFFFFD877DAA51C2FFFFFFFFEFFFFFFE33AE9A2C2FFFFFFFFEFFFFFFDBD8436E95FFFFFFFFEFFFFFFE7EE6DBAD97FFFFFFFEFFFFFFBE3DBA17EC5B9FFFFFEFFFFFFFFD880D53C7FFFFFFFEFFFFFFEEF6DF38A06EFFFFFFEFFFFFF8A6CF4CE055CFFFFFFEFFFFFF89EF9714640FFFFFFFEFFFFFF1AD81884A2F3FFFFFFEFFFFFF76C91376DD4DFFFFFFEFFFFFAA6C8DA3A533BFFFFFFEFFFFFFC6A95AB89306FFFFFFEFFFFFAB9971C53581BFFFFFFEFFFFF941E29C9B9E1FFFFFFFEFFFFF89688BFE32361FFFFFFEFFFFA02FB69464ACB6FFFFFFEFFFFD6A64926A97883FFFFFFEFFFFF2F47873F95AA5BFFFFFEF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFBF7F914DC0973AFFFFFFEFFFFF4D8B0D95BE72AFF6EFDEFDFFF7E8118D5B5511FFFFFFEFAFFF3E8D190C65105FFFAFFEFFDEF89DF934315FA3FFFFFFEFBDFFFFF99E22C0106FB7FFFEFFFFFFF7B8725F0132F6E7FFEF93277088983D37FD853BF59EF92F805E2AA7591906D93C5DED9D333A84121830B3BB50D53EFECE6F8C41CE7107AFA49AC9F79CC5BC32AB926DFA0D0EA9DEFDE0C1BA2F1A0BF8A3FC4DA9EDB1C7D4B4D19DF07FB98011BAFFFC171FDC1413C132153590EFFFDFD6BB55955701436E9B3EFDFE7FF8BFE15E01C933ECBFEFFFFFDFD1D459B4F9B905B9FEFFFFFDDD25B086231F0C625FE7FFFFFF83849BA0E4671232FEFFFFFEF8F9B7A";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "4C358473E6FEFFFFFFFAA0CB1220B8F62AFFEFFFFFFC9E927DB15E10779DFEFFFFFFD3FD9BF73098BD2CFFEFFFFFFA6FD0EC9231292E8FFEFFFFFBE9C519D272892593FFEFFFFFF9E46D9DFE45A185FFFEFFFFFFFAA77FA005A0DF3EFFEFFFFFFAFEB8FE7F82739DDDFEFFFFFECE84FF7BCB7FFFFFFFEFFFFFED60BFDEB1CD6FFFFFFEFFFFFFFFFFFFFB073EFFFFEFEFFFFFFFFFFFFFD227DFFFFFFEFFFFFFFFFFFFF975FFFFFFFFEFFFFFFFFFFFFF8289FFFFFFFEFFFFFFFFFFFFF4F5BFFFFFFFEFFFFFFFFFFFFFADAFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N36
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N57
cyclonev_lcell_comb \VGA|blue[0]~3 (
// Equation(s):
// \VGA|blue[0]~3_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & \VGA|blue[1]~2_combout )) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & \VGA|blue[1]~2_combout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|blue[1]~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~3 .extended_lut = "off";
defparam \VGA|blue[0]~3 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|blue[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y54_N23
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "9C781001B67B1FC3C20085FFD6F540008EFBE7F3FE900000FC1CBF0000FB9534A6200043CFCDCE500004F451952000201AFC5B0240083922004C000000AFA5D4B000424581024000002CF979F180000F000005400003CF86571400045000400100005AF64400C001000000408000484F2DE70C000420104100002122F5F2B1A11000000000000093EDCE929710000000000000018FD223132010000000000000312D10B6918000000000000052DBD4425A0440000000000000432DAAA93A000000000000000378D2489288600000000000041AFFBFAA32DA0000000000002B6BC2B7CDAD70000000000001C2CFFE5C3F7C0000000000062F358C7FCD93C00000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "000000801AA4F043D8C000000000000C413A1330718880000000000129532A8B8CD520000000000008D3F7B61703FD0000000000004260C1A809149400000000000F9168A0047033410000000040376A1C514B16202024000060405EB85158D6BC0004000000006F28F3336F7F6000000037808340C118B4AEA60BE84000282505BE327B0E10844F80000B1080415F1DB7D35714B82000270010D9EE69F15BE426C00005E800E9488EDB23D324FB10007A0006C5D0FA7AA4224EE000065000949785BAFA8025CC00026F0000C02D693615432980000FE4004782C3DD599A072800009F800551BE77A13200FD100027E90041AC3134041986EC00090D80025FDA";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "E242B6215BC000017800A8C29606D17604610400F800620E0187DC0BA20F108041C0005E6043DA43B0421804009589077983739A0F040504008002237120E46DAB1280941C00190211A98E40E43010022A28000010270D1506B9C4800081001001028043573AEE18106081900A8A0E202555664050608300003A0172EB6FAACECFA0080000C891059AC8D9866A40005A0008694108408AECFDC2001001003917083B07E75A6E080000060006348E61B8015CE9000A8880847618C035032C30AC00A099813B2302A9360A5109800224600A563A31AC42B194105035400E7321DF27205EFA0702031C08022BC4BE07C78AC41C400A7C0030A0B44CFEBCDDA34024";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "174059D08D669D78095F8140D43C62CE045E79DA16A4A3002208E80FD8044A7B6F2D97C0002482001460CF4FDBBBB30D308B04000562015CDC5B3D83E000F4362078496D68FE0D923C00064080001120138549CAC0A000DA0500000026467308D4000008008010280D459B7E70902000D00808A1004BA51A5FDBC00040838000208AD8CAFBFAF000006D2E0000001558ECFFE3200048D010076000105E9FFEB8000044F00000005F443AFFDA84000372000000057B45F5FDD000000680000001478D82003740000039000000045AD11FFFEC000000000000008D5AF1A084B000000000000083315E020390400000000000001F5F8D001F4900001100000009EC";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFE4C0CF2BFFFFFFF8F43D2F3FFB68816EFFFFFFFF8F6CC79BFDFC7029BFFFFFFFFB3042A5BFF8FBC302FFFFFFFFFD42E3C2FFEAD21DFFFFFFFFFFE8A1C4FFF1B3000FFFFFFFFFDA92DA2DFFBBE042DFFFFFFFFFC32B207FFB3920177FFFFFFFEE221C14FF4CE10013DFFFFFFE0428C0EFF3AB8084DFFFFFFFF6205C06FC8048000E9FFFFFFFC562017FDDCE5081BFFFFFFFF2A8081FFD1C11000DBFFF57F64DB440DFC4F48C007DEDFFFFFC1D8F59FD9E74000253FFFFFFC60002AFCDE5C4002FFFFFFFDD43009CF45DF4000E3FC3FFF3BE04062FC5ED10000AFFBECEC9A40006FD";
// synopsys translate_on

// Location: FF_X28_Y54_N41
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N6
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y54_N11
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N39
cyclonev_lcell_comb \VGA|blue[0]~4 (
// Equation(s):
// \VGA|blue[0]~4_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~4 .extended_lut = "off";
defparam \VGA|blue[0]~4 .lut_mask = 64'h0F0F0F0F22002200;
defparam \VGA|blue[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N36
cyclonev_lcell_comb \VGA|blue[0]~5 (
// Equation(s):
// \VGA|blue[0]~5_combout  = ( \VGA|blue[0]~3_combout  & ( \VGA|blue[0]~4_combout  & ( (!\VGA|green[0]~4_combout ) # (\VGA|blue[0]~0_combout ) ) ) ) # ( !\VGA|blue[0]~3_combout  & ( \VGA|blue[0]~4_combout  & ( (!\VGA|green[0]~4_combout ) # 
// ((\VGA|blue[0]~0_combout  & !\VGA|blue[0]~1_combout )) ) ) ) # ( \VGA|blue[0]~3_combout  & ( !\VGA|blue[0]~4_combout  & ( (!\VGA|green[0]~4_combout ) # ((\VGA|blue[0]~0_combout  & \VGA|blue[0]~1_combout )) ) ) ) # ( !\VGA|blue[0]~3_combout  & ( 
// !\VGA|blue[0]~4_combout  & ( !\VGA|green[0]~4_combout  ) ) )

	.dataa(!\VGA|blue[0]~0_combout ),
	.datab(!\VGA|green[0]~4_combout ),
	.datac(!\VGA|blue[0]~1_combout ),
	.datad(gnd),
	.datae(!\VGA|blue[0]~3_combout ),
	.dataf(!\VGA|blue[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~5 .extended_lut = "off";
defparam \VGA|blue[0]~5 .lut_mask = 64'hCCCCCDCDDCDCDDDD;
defparam \VGA|blue[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N6
cyclonev_lcell_comb \VGA|blue[1]~9 (
// Equation(s):
// \VGA|blue[1]~9_combout  = ( \VGA|red[0]~0_combout  & ( (\VGA|always0~18_combout  & (\VGA|always0~13_combout  & ((!\VGA|always0~17_combout ) # (\VGA|LessThan3~3_combout )))) ) ) # ( !\VGA|red[0]~0_combout  & ( (\VGA|always0~18_combout  & 
// \VGA|always0~13_combout ) ) )

	.dataa(!\VGA|always0~18_combout ),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|LessThan3~3_combout ),
	.datad(!\VGA|always0~17_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~9 .extended_lut = "off";
defparam \VGA|blue[1]~9 .lut_mask = 64'h1111111111011101;
defparam \VGA|blue[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N51
cyclonev_lcell_comb \VGA|blue[1]~11 (
// Equation(s):
// \VGA|blue[1]~11_combout  = ( \VGA|always0~20_combout  & ( (!\VGA|always0~22_combout  & !\VGA|red~13_combout ) ) ) # ( !\VGA|always0~20_combout  & ( \VGA|always0~27_combout  ) )

	.dataa(!\VGA|always0~27_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~22_combout ),
	.datad(!\VGA|red~13_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~11 .extended_lut = "off";
defparam \VGA|blue[1]~11 .lut_mask = 64'h55555555F000F000;
defparam \VGA|blue[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N30
cyclonev_lcell_comb \VGA|blue[7]~6 (
// Equation(s):
// \VGA|blue[7]~6_combout  = ( \VGA|Add1~1_combout  & ( \VGA|always0~20_combout  & ( (\VGA|red[0]~6_combout  & !\VGA|always0~34_combout ) ) ) ) # ( !\VGA|Add1~1_combout  & ( \VGA|always0~20_combout  & ( (!\VGA|always0~34_combout  & (((\VGA|red[0]~6_combout 
// )))) # (\VGA|always0~34_combout  & (\VGA|always0~35_combout  & ((\VGA|always0~36_combout )))) ) ) ) # ( \VGA|Add1~1_combout  & ( !\VGA|always0~20_combout  & ( (\VGA|red[0]~6_combout  & !\VGA|always0~34_combout ) ) ) ) # ( !\VGA|Add1~1_combout  & ( 
// !\VGA|always0~20_combout  & ( (\VGA|red[0]~6_combout  & !\VGA|always0~34_combout ) ) ) )

	.dataa(!\VGA|always0~35_combout ),
	.datab(!\VGA|red[0]~6_combout ),
	.datac(!\VGA|always0~34_combout ),
	.datad(!\VGA|always0~36_combout ),
	.datae(!\VGA|Add1~1_combout ),
	.dataf(!\VGA|always0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~6 .extended_lut = "off";
defparam \VGA|blue[7]~6 .lut_mask = 64'h3030303030353030;
defparam \VGA|blue[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N9
cyclonev_lcell_comb \VGA|blue[7]~7 (
// Equation(s):
// \VGA|blue[7]~7_combout  = ( \VGA|always0~17_combout  & ( (\VGA|always0~18_combout  & !\VGA|always0~13_combout ) ) )

	.dataa(!\VGA|always0~18_combout ),
	.datab(!\VGA|always0~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~7 .extended_lut = "off";
defparam \VGA|blue[7]~7 .lut_mask = 64'h0000000044444444;
defparam \VGA|blue[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N42
cyclonev_lcell_comb \VGA|blue[7]~8 (
// Equation(s):
// \VGA|blue[7]~8_combout  = ( \VGA|always0~21_combout  & ( \VGA|blue[7]~7_combout  & ( (!\VGA|always0~34_combout  & (!\VGA|red[0]~6_combout )) # (\VGA|always0~34_combout  & ((\VGA|always0~20_combout ))) ) ) ) # ( !\VGA|always0~21_combout  & ( 
// \VGA|blue[7]~7_combout  & ( (!\VGA|always0~34_combout  & (((!\VGA|red[0]~6_combout )))) # (\VGA|always0~34_combout  & (!\VGA|always0~35_combout  & ((\VGA|always0~20_combout )))) ) ) ) # ( \VGA|always0~21_combout  & ( !\VGA|blue[7]~7_combout  & ( 
// (!\VGA|always0~34_combout  & (!\VGA|red[0]~6_combout )) # (\VGA|always0~34_combout  & ((\VGA|always0~20_combout ))) ) ) ) # ( !\VGA|always0~21_combout  & ( !\VGA|blue[7]~7_combout  & ( (!\VGA|red[0]~6_combout  & !\VGA|always0~34_combout ) ) ) )

	.dataa(!\VGA|always0~35_combout ),
	.datab(!\VGA|red[0]~6_combout ),
	.datac(!\VGA|always0~34_combout ),
	.datad(!\VGA|always0~20_combout ),
	.datae(!\VGA|always0~21_combout ),
	.dataf(!\VGA|blue[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~8 .extended_lut = "off";
defparam \VGA|blue[7]~8 .lut_mask = 64'hC0C0C0CFC0CAC0CF;
defparam \VGA|blue[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N0
cyclonev_lcell_comb \VGA|blue[1]~12 (
// Equation(s):
// \VGA|blue[1]~12_combout  = ( \VGA|always0~33_combout  & ( \VGA|blue[7]~8_combout  & ( (!\VGA|always0~19_combout  & \VGA|blue[7]~6_combout ) ) ) ) # ( !\VGA|always0~33_combout  & ( \VGA|blue[7]~8_combout  & ( (!\VGA|always0~19_combout  & 
// \VGA|blue[7]~6_combout ) ) ) ) # ( \VGA|always0~33_combout  & ( !\VGA|blue[7]~8_combout  & ( (!\VGA|always0~19_combout  & (((\VGA|blue[7]~6_combout ) # (\VGA|blue[1]~11_combout )) # (\VGA|blue[1]~9_combout ))) ) ) ) # ( !\VGA|always0~33_combout  & ( 
// !\VGA|blue[7]~8_combout  & ( (!\VGA|always0~19_combout  & (((!\VGA|blue[1]~9_combout  & \VGA|blue[1]~11_combout )) # (\VGA|blue[7]~6_combout ))) ) ) )

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|blue[1]~9_combout ),
	.datac(!\VGA|blue[1]~11_combout ),
	.datad(!\VGA|blue[7]~6_combout ),
	.datae(!\VGA|always0~33_combout ),
	.dataf(!\VGA|blue[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~12 .extended_lut = "off";
defparam \VGA|blue[1]~12 .lut_mask = 64'h08AA2AAA00AA00AA;
defparam \VGA|blue[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N27
cyclonev_lcell_comb \VGA|blue[1]~10 (
// Equation(s):
// \VGA|blue[1]~10_combout  = ( !\VGA|always0~19_combout  & ( \VGA|blue[7]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|blue[7]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~10 .extended_lut = "off";
defparam \VGA|blue[1]~10 .lut_mask = 64'h0F0F0F0F00000000;
defparam \VGA|blue[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFCA0354E3ADFFFFFFFFFFFFFFFDDC669560D7FFFFFFFFFFFFFFE9290C8AE0D7FFFFFFFFFFFFFE1037DDA089FFFFFFFFFFFFFFED3167644553FFFFFFFFFFFFFEA2945BCC40FFFFFFFFFFFFFFE78222A78007FFFFFFFFFFFFFF5CC8ADF060FFFFFFFFFFFFFFF78084D328ABEFFFFFFFFFFFFF5AF81B9C40CFFFFFFFFFFFFFFF4E2D9F0025FFFFFFFFFFFFFF2BFC82904FAFFFFFFFFFFFFFF9424107B0B3EFFFFFFFFFFFFFC0162AD003FFFFFFFFFFFFFFFA79CEBF366DFFFFFFFFFFFFFFC130E6BBCDFFFFFFFFFFFFFFFB34245A3F96FFFFFFFFFFFFFF42DD305D12FFFFFFFFFFFFFFF045DAA7549FFFFFFFFFFFFFFFC87D4BB63FFFFFFFFFFFFFFFDA175296";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "DCFFFFFFFFFFFFFFFED50035ED1FFFFFFFFFFFFFFFFC07A633D6FFFFFFFFFFFFFFFC483CCB2CBFFFFFFFFFFFFFFFF44D9B22D2FFFFFFFFFFFFFFFCC0021FC05DFFFFFFFFFFFFFFC0C1E0CA5B97FFFFFFFFFFFFFC403AC1EF06FFFFFFFFFFFFFFC91AB4B9B2DFFFFFFFFFFFFFFD31EE2F92A9FFFFFFFFFFFFFFFA91CEA6CEAFFFFFFFFFFFFFFF65B7F801AB5FFFFFFFFFFFFF151BDA6540FEFFFFFFFFFFFFC51DAEDFEBFCFFFFFFFFFFFFFD2DA3B4F1AD56EFFFFFFFFFFE549E17EF3D0D3FFFFFFFFFFFF4974798C703DFFFFFFFFFFFF8B8D229ABF171BFFFFFFFFFFFCB371E637B04FFFFFFFFFFFFFF8C8BB65FC6387EFFFFFFFFFFF0E7EBE77E17A3FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFF32E3F1B99C9BFFFFFFFFFFFFE66AADAD59B35DFFFDFFFFFFFF8C64B718BFF98BFFFFFFFFFFFDEB0AD39F6CD4DFFFFFFFFFFBEF733D3B9A223FFFFFFFFFFFFFFF7D5C231C5DB9FCFFFFFFFFFFFD090133932BCC7FFFFEC0DF1F62F67DF09EC431D3FFEDCD2A947ED42E6C9867C4DFFDE3E908716AB6263336BDDFFF9D9D92B17F4A2BE2CEE687FFFCC5F31079D518A7D018DE1DFFCA47BE18D54F32DE1ADC287FFCFBB9C81E607C4CC8E90C41FFFF17FE47FD9D9D1859ADA87FFFFFFFF94B8B85A853FEFDBFFFFFFFFF3C8C6254DE7C5039FFFFFFFFB9EE441FF705E2E79FFFFFFFFDC5B425CF86B27B5CFFFFFFFFD93A613FF4D67DF57FFFFFFFFF960204";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "78DC79A517FFFFFFFFFDC7FD3BE04327DAFFFFFFFFFE5453B4AF7D1CB94FFFFFFFFFFF020F7FBD2D4A03FFFFFFFF7EE03543FC1DEAC81FFFFFFFFFE918483BF1226E8FFFFFFFFFFCEB9B81A2941102BFFFFFFFFFD14D97F5BA642533FFFFFFFFF7944FF9CE738AEFFFFFFFFFFDE11BFFFBBB3FFFFFFFFFFFFFFC2BBF9F90A9FEFFFFFFFFFFFFFEB377EA161FFBFFFFFFFFFFFF7DFFFDDCD9FFDFFFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFDF43FFFFFFFFFFFFFFFFFFFFFE98FFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF8DFFFFFFFFFFFFFFFFFFFFDE3CCABFFFFFFFFFFFFFFFFFFEBEB997FFFFFFFFFFFFFFFFFF1F8334BFFFFFFFFFFFFFFFFFD9BC7784FFFFFFFFFFFFFFFFFC16428B44FFFFFFFFFFFFFFFFED7180199FFFFFFFFFFFFFFFF141DD22CBBFFFFFFFFFFFFFFF930CDCC5BFFFFFFFFFFFFFFFFF797314031FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N27
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0A0A22775F5F2277;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N36
cyclonev_lcell_comb \VGA|blue[1]~13 (
// Equation(s):
// \VGA|blue[1]~13_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|blue[1]~2_combout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|blue[1]~10_combout )) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~2_combout  & \VGA|blue[1]~10_combout )) ) ) 
// ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( !\VGA|blue[1]~12_combout  ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\VGA|blue[1]~12_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|blue[1]~10_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~13 .extended_lut = "off";
defparam \VGA|blue[1]~13 .lut_mask = 64'hCCCCCCDDCCFCCCFD;
defparam \VGA|blue[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFE906A6712C9FFFFFFFE7FFFFFEE3F2B8886AFFFFFFFE7FFFFFFFFDC7E4809FFFFFFFE7FFFFFFBF07D50006FFFFFFFE7FFFFFF21D78DC0037FFFFFFE7FFFFFF5074CCC4037FFFFFFE7FFFFFFC9E84CE0017FFFFFFE7FFFFFF20C4F4E0407FFFFFFE7FFFFFF8FBC343000FFFFFFFE7FFFFFFC48CE7440F2FFFFFFE7FFFFFF9F8CB0900F6FFFFFFE7FFFFFFCC1C89F0053FFFFFFE7FFFFFFF4E3B050097FFFFFFE7FFFFFFE2CA092E017FFFFFFE7FFFFFFC99F9CB7DBBFFFFFFE7FFFFFFC8295BCB4A7FFFFFFE7FFFFFFE7946D2B91FFFFFFFE7FFFFFFBB80780289FFFFFFFE7FFFFFF078E3E2F7FFFFFFFFE7FFFFFFF1192B0C8FFFFFFFFE7FFFFFEC10D3E7";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "CEDFFFFFFFE7FFFFFD711A49DC9FFFFFFFFE7FFFFFE702FB164FFFFFFFFFE7FFFFFEF022AE934FFFFFFFFE7FFFFFF3040BF833FFFFFFFFE7FFFFFE7054EE1E5FFFFFFFFE7FFFFFEE01581E75BFFFFFFFE7FFFFFED05537E19FFFFFFFFE7FFFFFF7044FD19D9FFFFFFFE7FFFFFEA68EDE1855FFFFFFFE7FFFFFF83A2A9FAE9FFFFFFFE7FFFFFF2ED5C742CCFFFFFFFE7FFFFFD4DD60E8074FFFFFFFE7FFFFF53AA6867DB9FFFFFFFE7FFFF8B5B76CC07843FFFFFFE7FFFFFAE5ED4907567FFFFFFE7FFFFC63DA70602A43FFFFFFE7FFFF60FDE92507BB7FFFFFFE7FFFF3D90FF804463BFFFFFFE7FFFF3A77FC33A96A3FFFFFFE7FFFF0C70FDB98F753FFFFFFE7";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFE8D59F9BB9BDD3FFFFFFE7FFFF9637F9A861959FFFFFFE7FFFFB77BFD07C5EB5FFFFFFE7FFFFC7AE7EC6A3BBDFFFFFFE7FFFFF7F6457007217FFFFFFE7FFFFFFFB21526F02DFEFFFFE7FFFFFFF6C82EAB6E3F91FFFE7EEA87F12F2CFDC1D31A5BAFE7B646B6DADCB3D011E24D93FE78C9CC11B2209AA94D183189E7E44DB9C1879D32607419959E7C8DDFDF1F11A8C33797585BE7E4B9551DFB9853DFFF76C15E7E697FE0FAD38A6319C92C07E7FFFFFFA88FD3F4F3E1590FFE7FFFFFFAC864158D1A1F02BFE7FFFFFFED691B5C241250E7FE7FFFFFD9C88395006A0763FFE7FFFFFFFAACFE80687C06F7FE7FFFFFFCD5FD9809F208FDFFE7FFFFFFAE3CA5";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "800FB64D9FFE7FFFFFF844F3880203BE3AFFE7FFFFFFCC40CF9048D0352FFE7FFFFFF4208F8C1E3C12E0FFE7FFFFFC0053BD073C97A1BFFE7FFFFFEBE0BFF439FD7D97FFE7FFFFFE1BFFFF978E97577FFE7FFFFFF449FFFB82DF1EFFFFE7FFFFFFD7DFFEBC21FFFFFFFE7FFFFFD0AFFFF9FFBFFFFFFFE7FFFFFEA07FFFBE81FFFFFFFE7FFFFFFF4DFFFC84DFFFFFFFE7FFFFFFFFFFFFAE5DFFFFFFFE7FFFFFFFFFFFFD2A3FFFFFFFE7FFFFFFFFFFFFEB5FFFFFFFFE7FFFFFFFFFFFFFFBFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFD61FFFFFFFFFFFE7FFFFFFFFBD38BFFFFFFFFFFE7FFFFFFFEC20D27FFFFFFFFFE7FFFFFFF8B4D66EFFFFFFFFFE7FFFFFFE964CB323FFFFFFFFE7FFFFFFC4093B2E2FFFFFFFFE7FFFFFFAC0603EFE7FFFFFFFE7FFFFFFBC09EF623FFFFFFFFE7FFFFFE339060B0C7FFFFFFFE7F";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N6
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N30
cyclonev_lcell_comb \VGA|blue[2]~14 (
// Equation(s):
// \VGA|blue[2]~14_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|blue[1]~2_combout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|blue[1]~10_combout )) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~2_combout  & \VGA|blue[1]~10_combout )) ) ) 
// ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( !\VGA|blue[1]~12_combout  ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\VGA|blue[1]~12_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|blue[1]~10_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~14 .extended_lut = "off";
defparam \VGA|blue[2]~14 .lut_mask = 64'hCCCCCCDDCCFCCCFD;
defparam \VGA|blue[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFDBABFFFFFFFFFFFFFFFFFFFFAFFFB7FFFFFFFFFFFFFFFFFF8572A77FFFFFFFFFFFFFFFFFFA9BBBFA7FFFFFFFFFFFFFFFFF5FECE467FFFFFFFFFFFFFFFFF3FAFC334FFFFFFFFFFFFFFFFFFF63D8FAFFFFFFFFFFFFFFFFDC5F5D8FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFD8BFFDFDFFFFFFFFFFFFFFF3FFA6D6FF9FFFFFFFFFFFFFFFBF2FBFB7FFFFFFFFFFFFFFFFFBF3AD8FFFF7FFFFFFFFFFFFFF3FA257BFFFFFFFFFFFFFFFFFFFFE5E3BBFE7FFFFFFFFFFFFFF76EB0E9FFF3FFFFFFFFFFFFFFFFAF3C7FBFBFFFFFFFFFFFFFFD18C649FFF3FFFFFFFFFFFFFF8CBE0EBBFF7FFFFFFFFFFFFFFE3C038EFFF3FFFFFFFFFFFFFFF134A9AFFA7FFFFFFFFFFFFFFF1F7D12DF7BFFFFFFFFFFFFFFE4D6C9D0FE7FFFFFFFFFFFFFFE01C9D983FFFFFFFFFFFFFFFFBC387FBCBFFFFFFFFFFFFFFFF86F46C3C8CFFFFFFFFFFFFFFFCDF47BFC3FFFFFFFFFFFFFFFFDBEA3ED547FFFFFFFFFFFFFFF7FED30FB4FFFFFFFFFFFFFFFFFEE8298";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "F6FFFFFFFFFFFFFFFEFEFCB19CAFFFFFFFFFFFFFFFFFFED1E6DFFFFFFFFFFFFFFFFF7FD9E791BFFFFFFFFFFFFFFFFFF81BF902FFFFFFFFFFFFFFFFFFD389834FFFFFFFFFFFFFFFFFFF0360597FFFFFFFFFFFFFFFBFC0041A43FFFFFFFFFFFFFFF5FD30F9D0FFFFFFFFFFFFFFFF3D1187AD8BFFFFFFFFFFFFFFFAF3F5674CDFFFFFFFFFFFFFFF729532F69AFFFFFFFFFFFFFFE879B82E88E7FFFFFFFFFFFFF8063A8080D67FFFFFFFFFFFFE4D5F9C301E2FFFFFFFFFFFFFFCBFAA4205F77FFFFFFFFFFFF64CF1DB603C57FFFFFFFFFFFFB72DBB3307D17FFFFFFFFFFFFDCE4F604064F7FFFFFFFFFFFFBFFFFEBF038EFFFFFFFFFFFFFAFFFFCB62C247FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFF9FF1F8FC43DDFFFFFFFFFFFFF9677F7EEBFDD7FFFFFFFFFFFFFFF1FF43F9413FFFFFFFFFFFFFE537E1FF255BFFFFFFFFFFFFFFF6FD4533C11FFFFFFFFFFFFFFF2E5419F7E7FFFFFFFFFFFFFFF65E2E5BCC3FC3FFFFFBB1936B79BADBAC62D808FFFFEA893060CBF73EA2253879FFFE3E399F6F0610AE66C794F5FFFE6171F477E8D4AFAB78333FFD20174D5C0867C90277C291FFFA017443C8B92B7EA38CE83FFEF0733C3383A97389DA0AF7FFFFFFFFF03FFCE430610207FFFFFFFFFE37DDF302521E467FFFFFFFFFA3927E64311006E7FFFFFFFFFB2ADFD403800461FFFFFFFFFFD197B8802B0144C7FFFFFFFFF92E483802D18BFAFFFFFFFFFF89F589";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "0038437ECFFFFFFFFFFF3BCBBC0140DBFAFFFFFFFFFF8BBBFEC07C9EFBFFFFFFFFFFE3FFF6F41273F12DFFFFFFFFFEFFEFFE84BBDFACFFFFFFFFFFC3FC7FFE77849F0FFFFFFFFFFDBBD7FF2EFC8431FFFFFFFFFFEBF0FFFF5DFFD0FFFFFFFFFFFF4E3FFF9FD7FFFFFFFFFFFFFFFD7FFFFBC09FFFFFFFFFFFFFFFEFFFFFDF75FFFFFFFFFFFFFFFFFFFFFE5BBFFFFFFFFFFFFFFFFFFFFFC0B9FFFFFFFFFFFFFFFFFFFFFA391FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N48
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N9
cyclonev_lcell_comb \VGA|blue[3]~15 (
// Equation(s):
// \VGA|blue[3]~15_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|blue[1]~2_combout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~2_combout  & \VGA|blue[1]~10_combout )) ) ) 
// ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( !\VGA|blue[1]~12_combout  ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\VGA|blue[1]~12_combout ),
	.datac(!\VGA|blue[1]~10_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~15 .extended_lut = "off";
defparam \VGA|blue[3]~15 .lut_mask = 64'hCCCCCDCDCFCCCFCD;
defparam \VGA|blue[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFFFF800500100FFFFFFFFFFFFFFFF0000128005FFFFFFFFFFFFFFFC000B0C003FFFFFFFFFFFFFFFC0C2200009FFFFFFFFFFFFFFF4080000001FFFFFFFFFFFFFFFC1E53C00007FFFFFFFFFFFFFF43EB8E0000FFFFFFFFFFFFFFFC0EF3C0000BFFFFFFFFFFFFFFC38E6480007FFFFFFFFFFFFFFC0BE4E4000BFFFFFFFFFFFFFFCBC498C000BFFFFFFFFFFFFFFE9D0C9C0007FFFFFFFFFFFFFFE9EBD14000FFFFFFFFFFFFFFFF8CA0943007FFFFFFFFFFFFFFE8149D9C01FFFFFFFFFFFFFFFF0D07F8080FFFFFFFFFFFFFFFA00C6CC185FFFFFFFFFFFFFFF80087A8113FFFFFFFFFFFFFFF800E3E1E9FFFFFFFFFFFFFFFFA00132008FFFFFFFFFFFFFFFFC006240";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "B1FFFFFFFFFFFFFFFFC001BE63FFFFFFFFFFFFFFFFF8020054B1FFFFFFFFFFFFFFFF8032E45F5FFFFFFFFFFFFFFFE802E40FC9FFFFFFFFFFFFFFFE800470FE2FFFFFFFFFFFFFFFE800DA7FC3FFFFFFFFFFFFFFFF803FFBF107FFFFFFFFFFFFFFF001FF0F543FFFFFFFFFFFFFFFA05F78D107FFFFFFFFFFFFFFFF00D01A14DFFFFFFFFFFFFFFFAB96030D23FFFFFFFFFFFFFFEBC84DA1E12FFFFFFFFFFFFFFDE0A8107E13FFFFFFFFFFFFFF9A05433FF007FFFFFFFFFFFFF781E813FA047FFFFFFFFFFFFFB037DB3FC15FFFFFFFFFFFFFBC00BAD4FA017FFFFFFFFFFFFF200F707F9877FFFFFFFFFFFFC307FDB07C2E3FFFFFFFFFFFFD001FDB5D8A4FFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFF0003F9F8E4553FFFFFFFFFFFFF9F3FFE200857FFFFFFFFFFFFFFFFFF4E01D17FFFFFFFFFFFFFFF97C181B0DFFFFFFFFFFFFFFFFFFF54C0017FFFFFFFFFFFFFFFBE74A0E2E7FFFFFFFFFFFFFFFBDE2E52AEFFFFFFFFFDD9E5FBD5D25F061FF3B1D7FFDECD14D899B6FF532F9BE9FFFDB5DFBEC106820E5BE56657FFFA1F71FC85B6FCD0E5D7D7DFFEBFF74E982E409B86F53E77FFFFC777CFB274EC0EEE53A9FFFF7E1B66DF21B9FA9D2264E7FFFFFFFFDEBEEF2B999EFFE7FFFFFFFFFDF3C1FAF8A9E5FCFFFFFFFFFFFEF4FF3BCD6F7B0FFFFFFFFFFEC4DFDBFE4FFB9DFFFFFFFFFFEE07BF7FF3FE3A1FFFFFFFFFFE806D27FF6FFF40FFFFFFFFFFF401AD";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFE7FF001FFFFFFFFFFB002BB7FEFF8407FFFFFFFFFFA0001E7F84E1007FFFFFFFFFFC00BE1BE9C0041BFFFFFFFFFFC007FF3BC42000FFFFFFFFFFE0027FF7807C011FFFFFFFFFFFC41FFFF9072F3FFFFFFFFFFFF108FFF8307FFDFFFFFFFFFFFF167FFF800FFFFFFFFFFFFFFFFEFFFFFE007FFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFF201FFFFFFFFFFFFFFFFFFFFFC621FFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7B8FFFFFFFFFFFFFFFFFFFFEF0076FFFFFFFFFFFFFFFFFFFF840599FFFFFFFFFFFFFFFFFF6000433FFFFFFFFFFFFFFFFFF2010000BFFFFFFFFFFFFFFFFE00201805FFFFFFFFFFFFFFFFE013219037FFFFFFFFFFFFFFFC030A3C013FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N39
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N39
cyclonev_lcell_comb \VGA|blue[4]~16 (
// Equation(s):
// \VGA|blue[4]~16_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|blue[1]~2_combout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~2_combout  & \VGA|blue[1]~10_combout )) ) ) 
// ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\VGA|blue[1]~12_combout  ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\VGA|blue[1]~12_combout ),
	.datac(!\VGA|blue[1]~10_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~16 .extended_lut = "off";
defparam \VGA|blue[4]~16 .lut_mask = 64'hCCCCCDCDCFCCCFCD;
defparam \VGA|blue[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8467FFFFFFFFFFFFFFFFFFFF9C078FFFFFFFFFFFFFFFFFFFE848617FFFFFFFFFFFFFFFFFF2008031FFFFFFFFFFFFFFFFFF801E0003FFFFFFFFFFFFFFFFF0021FE0FFFFFFFFFFFFFFFFF801FE1902FFFFFFFFFFFFFFFF80303FE017FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFF400700008BFFFFFFFFFFFFFFF80189F8807FFFFFFFFFFFFFFF0020B0C000FFFFFFFFFFFFFFF002000400CFFFFFFFFFFFFFFF80A21C00007FFFFFFFFFFFFFFC1651D0000FFFFFFFFFFFFFFF82EB0F80007FFFFFFFFFFFFFF80EE3C00007FFFFFFFFFFFFFFA7AC64C000BFFFFFFFFFFFFFFE0BA4E0000BFFFFFFFFFFFFFFEFC0988000BFFFFFFFFFFFFFFE9FCE98000BFFFFFFFFFFFFFFF9E39100007FFFFFFFFFFFFFFF8C2C90300FFFFFFFFFFFFFFFF9F49DDF007FFFFFFFFFFFFFFCE107F0082FFFFFFFFFFFFFFFE8046C0141FFFFFFFFFFFFFFF90007B870FFFFFFFFFFFFFFFFE00E3F142FFFFFFFFFFFFFFFFA01130023FFFFFFFFFFFFFFFF0014280";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "39FFFFFFFFFFFFFFFFC01048679FFFFFFFFFFFFFFFF003C072E5FFFFFFFFFFFFFFFF002CE3DE5FFFFFFFFFFFFFFFF003FFF3CDFFFFFFFFFFFFFFFF002BFCFC7FFFFFFFFFFFFFFFF001D4FF9CFFFFFFFFFFFFFFFF001FFFF2B7FFFFFFFFFFFFFFF407FFFFCF7FFFFFFFFFFFFFFFE00FFFD6FBFFFFFFFFFFFFFFFD0FFFFEFF7FFFFFFFFFFFFFFFAA1FFE81DDFFFFFFFFFFFFFFF8787FC00DFFFFFFFFFFFFFFFF0FA0F000FFFFFFFFFFFFFFFF03E500301FFFFFFFFFFFFFFFB0FFE91801FBFFFFFFFFFFFFFC3FD7DB201FAFFFFFFFFFFFFFDBFCBBF003EE7FFFFFFFFFFFFC9FCF70003E87FFFFFFFFFFFFFCFBFDB407D9FFFFFFFFFFFFFFFF9FDB5CFF3BFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFBFF9F9F84FAABFFFFFFFFFFFFDFF3FFE0FF2AFFFFFFFFFFFFFFFFFFF4BFEBEFFFFFFFFFFFFFFFFF7E07FDE27FFFFFFFFFFFFFFFBFF53FAFEFFFFFFFFFFFFFFFFFE742E8D1FFFFFFFFFFFFFFFFFDE2EEC51BFFFFFFFFFFFFEF7D7F25CC1F9E3EFEFFF9D0FBF589BD5C97CF9C25A7FFEC6D75EA92A21D1BE608DFFFFE74FBEDC1776CA4F7E80ABFFFE2EFB8E3024F9C5FFC00BFFFFEFC7B89BDAC67AB948E0BDFFFFF3FFF20FA3C6D5E53201CFFFFFFFFFF0BFF0406E80001FFFFFFFFFFC17D60C03F007C17FFFFFFFFFE14F000034004037FFFFFFFFFE1B202803C008067FFFFFFFFF83D841003C0000EFFFFFFFFFF83E92C00380187FFFFFFFFFFF87F652";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "003802FFEFFFFFFFFFF87FB4500380F7FDFFFFFFFFFF8FFE618038FF7F9FFFFFFFFFFFFF7B0003BFFBF3FFFFFFFFFFBFF7FF007BFFDF7FFFFFFFFFEFFFFFF80783FE7FFFFFFFFFFE3FEFFFE0FBC8C7FFFFFFFFFFF6F5FFFB1FBFE3FFFFFFFFFFFFC8FFFFFFFBFFFFFFFFFFFFFFFEBFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF9D3FFFFFFFFFFFFFFFFFFFFFEF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N24
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N6
cyclonev_lcell_comb \VGA|blue[5]~17 (
// Equation(s):
// \VGA|blue[5]~17_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|blue[1]~2_combout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|blue[1]~10_combout )) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~2_combout  & \VGA|blue[1]~10_combout )) ) ) 
// ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\VGA|blue[1]~12_combout  ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\VGA|blue[1]~12_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|blue[1]~10_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~17 .extended_lut = "off";
defparam \VGA|blue[5]~17 .lut_mask = 64'hCCCCCCDDCCFCCCFD;
defparam \VGA|blue[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF03F81FFFFFFFFFFFFFFFFFFFC7B79E3FFFFFFFFFFFFFFFFFF9FF7FDCFFFFFFFFFFFFFFFFFE7FE1FFF7FFFFFFFFFFFFFFFFCFFDE01F5FFFFFFFFFFFFFFFFDFE01E6FCFFFFFFFFFFFFFFFFBFCFC01FE7FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFBFF8FFEF33FFFFFFFFFFFFFFF7FE76077F9FFFFFFFFFFFFFFF7FDF4F3FFDFFFFFFFFFFFFFFF7FC1FFBFF6FFFFFFFFFFFFFFF7F1CE3FFFEFFFFFFFFFFFFFFF3E1A00FFFF7FFFFFFFFFFFFFFBC14707FFF7FFFFFFFFFFFFFFBD10C37FFF7FFFFFFFFFFFFFFD8519B3FFF7FFFFFFFFFFFFFFDB01B1BFFF7FFFFFFFFFFFFFFE01B473FFF7FFFFFFFFFFFFFFFE43963FFF7FFFFFFFFFFFFFFFE146EBFFF7FFFFFFFFFFFFFFFF3536BCFF7FFFFFFFFFFFFFFFE036220FEFFFFFFFFFFFFFFFE9E7807F7DFFFFFFFFFFFFFFFD7F3937E3BFFFFFFFFFFFFFFFEFF78478C7FFFFFFFFFFFFFFF9FF9C0E3DFFFFFFFFFFFFFFFF9FEACDFC5FFFFFFFFFFFFFFFFBFE9D3F";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "45FFFFFFFFFFFFFFFF3FEE07905FFFFFFFFFFFFFFFF7FC3F8F1BFFFFFFFFFFFFFFFF7FDF1FE0BFFFFFFFFFFFFFFFF7FDFFF837FFFFFFFFFFFFFFFF7FD7FE01DFFFFFFFFFFFFFFFF7FC30806EFFFFFFFFFFFFFFFF7FE0000DCFFFFFFFFFFFFFFFFBF8000018FFFFFFFFFFFFFFFF9FB0002803FFFFFFFFFFFFFFFCF00005043FFFFFFFFFFFFFFFD400017E21FFFFFFFFFFFFFFF788A05FF01FFFFFFFFFFFFFFEF0A70FFF00FFFFFFFFFFFFFFFC053FCFE11FFFFFFFFFFFFFCF01E8E1FE10FFFFFFFFFFFFFBC017DB1FE107FFFFFFFFFFFFC000BBF3FC007FFFFFFFFFFFFE000F703FC10FFFFFFFFFFFFFC003FDB3F8107FFFFFFFFFFFF8001FDB230187FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFF8001F9FFB0307FFFFFFFFFFFFE00BFFE700703FFFFFFFFFFFFFFFBFF4400603FFFFFFFFFFFFFFFB7E0801E03FFFFFFFFFFFFFFFBFF5002F03FFFFFFFFFFFFFFFBE7420EE03FFFFFFFFFFFFFFFBDE2EF6E07FFFFFFFFFFFFFFF97F25F6E07FC1FFFFFF98BBF5C6BAE36607FEDEEBFFFFE9BCFE82EA77D079AF3BBFFCF49FFC8E7F737C0F3A75FBFFF669FDFD92CDF740F5A75BBFFE699FF156ABD93C0F28758BFFFFFFFFFEFA3FE208ECDFEFFFFFFFFFFEFBFFFDF89FFFFEFFFFFFFFFFFE7D7FBFCBFF83EFFFFFFFFFFDE7FFF7FC3FFBFCFFFFFFFFFFDE3FFF7FC7FF7F8FFFFFFFFFFFC1FFFFFC3FFFF0FFFFFFFFFFFC0FFEFFC3FE780FFFFFFFFFFF807FE";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFC3FC001FFFFFFFFFFF803FFFFC3F0001FFFFFFFFFFF0037F7FC300003FFFFFFFFFF8007C07FC000007FFFFFFFFFF000FFFFF800000FFFFFFFFFFF000FFFBF800003FFFFFFFFFFE000FFF9F03F00FFFFFFFFFFFF803FFFCE03FFFFFFFFFFFFFFF21FFFFC003FFFFFFFFFFFFFFFE7FFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N42
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0530F530053FF53F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N33
cyclonev_lcell_comb \VGA|blue[6]~18 (
// Equation(s):
// \VGA|blue[6]~18_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # (\VGA|blue[1]~2_combout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~2_combout  & \VGA|blue[1]~10_combout )) ) ) 
// ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( !\VGA|blue[1]~12_combout  ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\VGA|blue[1]~12_combout ),
	.datac(!\VGA|blue[1]~10_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~18 .extended_lut = "off";
defparam \VGA|blue[6]~18 .lut_mask = 64'hCCCCCDCDCFCCCFCD;
defparam \VGA|blue[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFF7BF3FFFFFFFFFFFFFFFFFFFFF7FF3FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFEFFF03FFFFFFFFFFFFFFFFFFFE0F003DFFFFFFFFFFFFFFFFFFC00007CFFFFFFFFFFFFFFFFFFE0000FC7FFFFFFFFFFFFFFFFFE0001FC7FFFFFFFFFFFFFFFFFF0003F83FFFFFFFFFFFFFFFFFF800FFC3FFFFFFFFFFFFFFFFF7C03FFE1FFFFFFFFFFFFFFFFF5FFFFFE1FFFFFFFFFFFFFFFFFAFFFFFE0FFFFFFFFFFFFFFFFE17FFFFE0FFFFFFFFFFFFFFFFE824FFFE0FFFFFFFFFFFFFFFFF440FFFF0FFFFFFFFFFFFFFFFF08FFFFF07FFFFFFFFFFFFFFFC024FFFF07FFFFFFFFFFFFFFFE024FFFF07FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFE0607FFF07FFFFFFFFFFFFFFFC001FFFF07FFFFFFFFFFFFFFFC00BFFFF07FFFFFFFFFFFFFFFC81FFFEF07FFFFFFFFFFFFFFFC00AFFDE07FFFFFFFFFFFFFFFC18BDF1E07FFFFFFFFFFFFFFFC21D101E07FFFFFFFFFFFFFFFE80DA01E07FFFFFFFFDF7C46BF040000800C321D7FFDBEFB7DD6D1580C06FB6EBBFFFBAFB5FF080800106C3EEBBFFEFEFB7DE6D3000D06BBEEBBFFF76FB6FE050004106D3EEF7FFFFFFFFFF05C01FF1FFFFFFFFFFFFFFFFF40003FF1FFFFFFFFFFFFFFFFF82807FF1FFFFFFFFFFFFFFFFF8000FFFBFFFFFFFFFFFFFFFFFC000FFFBFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFF801";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N21
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y60_N15
cyclonev_lcell_comb \VGA|blue[7]~19 (
// Equation(s):
// \VGA|blue[7]~19_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~2_combout  & 
// \VGA|blue[1]~10_combout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\VGA|blue[1]~2_combout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\VGA|blue[1]~12_combout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\VGA|blue[1]~12_combout ) # ((\VGA|blue[1]~10_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\VGA|blue[1]~2_combout ),
	.datab(!\VGA|blue[1]~12_combout ),
	.datac(!\VGA|blue[1]~10_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~19 .extended_lut = "off";
defparam \VGA|blue[7]~19 .lut_mask = 64'hCCCFCCCCCDCFCDCD;
defparam \VGA|blue[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
