[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS131A04IPBSR production of TEXAS INSTRUMENTS from the text:SCLK \nDOUTDINControl and \nSerial Interface\nGND AVSSDRDYAVDD\nVNCPXTAL1/CLKINCS\nNegative \nCharge \nPumpVoltage \nReferenceADS131A04 OnlyReference \nMuxREFEXT IOVDD\nCLK/XTAL\nXTAL2M[2:0]\nRESET \nDONE\'6 ADC\n\'6 ADC\n\'6 ADC\n\'6 ADCAIN4N\nAIN4PAIN3N\nAIN3PAIN2N\nAIN2PAIN1N\nAIN1PREFN REFP\nOut-of-Range \nDetect\nData IntegrityWatchdog\nTimer\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020\nADS131A0x 2-or4-Channel, 24-Bit, 128-kSPS, Simultaneous-Sampling, Delta-Sigma ADC\n11Features\n1•2or4simultaneous-sampling differential inputs\n•Data rates upto128kSPS\n•High performance:\n–Single-channel accuracy: better than 0.1% at\n10,000:1 dynamic range\n–Effective resolution: 20.6 bitsat8kSPS\n–THD: –100dBat50Hzand60Hz\n•Integrated negative charge pump allows absolute\ninput voltages below ground\n•Flexible analog power-supply operation:\n–Using negative charge pump: 3.0Vto3.45 V\n–Unipolar supply: 3.3Vto5.5V\n–Bipolar supply: ±2.5V\n•Digital supply: 1.65 Vto3.6V\n•Low-drift internal voltage reference: 6ppm/ °C\n•ADC selfchecks\n•Cyclic redundancy check (CRC) andhamming\ncode error correction oncommunications\n•Multiple SPIdata interface modes:\n–Asynchronous interrupt\n–Synchronous master andslave\n•Package: 32-pin TQFP\n•Operating temperature range:\n–40°Cto+125 °C\n2Applications\n•Electricity meters: commercial andresidential\n•Circuit breakers\n•Battery testequipment\n•Battery management systems\n•Data acquisition systems3Description\nThe ADS131A02 and ADS131A04 devices aretwo-\nand four-channel, simultaneous-sampling, 24-bit,\ndelta-sigma (ΔΣ),analog-to-digital converters (ADCs).\nThe wide dynamic range, with scalable data rates up\nto128 kSPS, and internal fault monitors make the\nADS131A02 orADS131A04 agood choice when\ndesigning forenergy monitoring, grid protection, and\ncontrol applications. The ADC inputs can be\nindependently and directly interfaced toaresistor-\ndivider network, acurrent transformer, oraRogowski\ncoiltomeasure voltage orcurrent. Flexible power-\nsupply options, including aninternal negative charge\npump, are available tomaximize the effective\nresolution forhigh dynamic range applications.\nAsynchronous and synchronous master and slave\ninterface options are available, providing ADC\nconfiguration flexibility when chaining multiple devices\ninasingle system. Several interface checks, ADC\nstartup checks, and data integrity checks can be\nenabled ontheinterface toreport errors intheADC\nandduring data transfer.\nThe complete analog front-end (AFE) solutions are\npackaged ina32-pin TQFP package and are\nspecified over theindustrial temperature range of\n–40°Cto+125 °C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS131A0x TQFP (32) 5.00 mm×5.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Block Diagram\n2ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 6\n6PinConfiguration andFunctions ......................... 6\n7Specifications ......................................................... 8\n7.1 Absolute Maximum Ratings ...................................... 8\n7.2 ESD Ratings .............................................................. 8\n7.3 Recommended Operating Conditions ....................... 9\n7.4 Thermal Information .................................................. 9\n7.5 Electrical Characteristics ......................................... 10\n7.6 Timing Requirements: Asynchronous Interrupt\nInterface Mode ......................................................... 13\n7.7 Switching Characteristics: Asynchronous Interrupt\nInterface Mode ......................................................... 13\n7.8 Timing Requirements: Synchronous Master Interface\nMode ........................................................................ 14\n7.9 Switching Characteristics: Synchronous Master\nInterface Mode ......................................................... 14\n7.10 Timing Requirements: Synchronous Slave Interface\nMode ........................................................................ 15\n7.11 Switching Characteristics: Synchronous Slave\nInterface Mode ......................................................... 15\n7.12 Typical Characteristics .......................................... 18\n8Parameter Measurement Information ................ 23\n8.1 Noise Measurements .............................................. 23\n9Detailed Description ............................................ 26\n9.1 Overview ................................................................. 269.2 Functional Block Diagram ....................................... 26\n9.3 Feature Description ................................................. 27\n9.4 Device Functional Modes ........................................ 37\n9.5 Programming ........................................................... 38\n9.6 Register Maps ........................................................ 59\n10Application andImplementation ........................ 71\n10.1 Application Information .......................................... 71\n10.2 Typical Application ................................................ 77\n10.3 What ToDoandWhat NotToDo......................... 79\n10.4 Initialization SetUp.............................................. 81\n11Power Supply Recommendations ..................... 83\n11.1 Negative Charge Pump ......................................... 83\n11.2 Internal Digital LDO ............................................... 83\n11.3 Power-Supply Sequencing .................................... 83\n11.4 Power-Supply Decoupling ..................................... 84\n12Layout ................................................................... 85\n12.1 Layout Guidelines ................................................. 85\n12.2 Layout Example .................................................... 86\n13Device andDocumentation Support ................. 87\n13.1 Documentation Support ....................................... 87\n13.2 Related Links ........................................................ 87\n13.3 Receiving Notification ofDocumentation Updates 87\n13.4 Support Resources ............................................... 87\n13.5 Trademarks ........................................................... 87\n13.6 Electrostatic Discharge Caution ............................ 87\n13.7 Glossary ................................................................ 87\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 87\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(January 2018) toRevision E Page\n•Changed Applications section ................................................................................................................................................ 1\n•Changed pindiagrams toorient pinnames ............................................................................................................................ 6\n•Changed NCandXTAL2 pindescriptions tomatch Unused Connections section ............................................................... 7\n•Deleted common-mode input voltage from Recommended Operating Conditions table ....................................................... 9\n•Added reference toData Rate Settings table inData Rate section ..................................................................................... 28\n•Changed Sinc3Filter Settling figure anddescription inDigital Decimation Filter section toshow ADC conversion\nstart anddata availability ...................................................................................................................................................... 35\n•Changed Watchdog Timer section forclarity ....................................................................................................................... 36\n•Changed description ofLow-Power andHigh-Resolution Mode andPower-Up sections forclarity .................................... 37\n•Changed RESET section forclarity ...................................................................................................................................... 37\n•Changed Device Word Length andFixed versus Dynamic-Frame Mode sections forclarity .............................................. 38\n•Added description of16-and24-bit data word formats toData Words section ................................................................... 40\n•Added Communication Methods forData Integrity Using Delta-Sigma Data Converters application report linkto\nHamming Code section ........................................................................................................................................................ 42\n•Changed Cyclic Redundancy Check section........................................................................................................................ 43\n•Changed CRC withCRC_MODE =1,CRC withCRC_MODE =0,andCRC Using theWREGS Command figures to\nclarify CRC modes ................................................................................................................................................................ 44\n3ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedRevision History (continued)\n•Changed Asynchronous Interrupt Mode section .................................................................................................................. 46\n•Changed Synchronous Master Mode section....................................................................................................................... 48\n•Changed Synchronous Slave Mode section......................................................................................................................... 50\n•Added address location todescription ofRREG and0000 0000 todevice word inCommand Definitions table ................ 52\n•Changed STANDBY: Enter Standby Mode section forclarity .............................................................................................. 54\n•Changed ADCx registers toADC_ENA register inWAKEUP: ExitSTANDBY Mode section ............................................. 55\n•Changed RREGS toRREG inRREG Command Status Response (Single Register Read) figure caption ........................ 56\n•Changed firstcommand status response from 001a aaaa nnnn nnnn to011a aaaa nnnn nnnn inRREGS: Read\nMultiple Registers section ..................................................................................................................................................... 56\n•Changed F_DRDY description inSTAT_1: Status 1Register section ................................................................................. 61\n•Added AllDevices Configured inSynchronous Slave Mode toinclude discussion ofsynchronization toamaster clock ...76\n•Changed Bipolar Analog Power Supply toUnipolar Analog Power Supply withNegative Charge Pump Enabled\nfigures tocorrect power supply connections ........................................................................................................................ 84\nChanges from Revision C(November 2016) toRevision D Page\n•Changed document titlefrom 2-or4-Channel, 24-Bit, Simultaneously-Sampling, Delta-Sigma ADC to2-or4-\nChannel, 24-Bit, 128-kSPS, Simultaneous-Sampling, Delta-Sigma ADC .............................................................................. 1\n•Changed VAVDD toAVDD, VAVSS toAVSS, VGNDtoGND, andVIOVDD toIOVDD throughout document ................................ 1\n•Changed Features section .................................................................................................................................................... 1\n•Changed Description section .................................................................................................................................................. 1\n•Deleted footnote 2................................................................................................................................................................. 7\n•Changed AVDD, AVSS, VNCP, andXTAL2 pindescriptions andfootnote 1forclarity ....................................................... 7\n•Changed CAP toGND Power supply voltage parameter specifications from GND –0.3Vto0.3Vfortheminimum\nspecification andfrom GND +2.0Vto2.0Vforthemaximum specification ........................................................................ 8\n•Changed Analog input voltage parameter descriptions from REFEXT toAVDD toREFEXT andfrom REFN input to\nAVSS toREFN ....................................................................................................................................................................... 8\n•Changed Digital input voltage parameter description toinclude thenames ofthedigital input pins..................................... 8\n•Deleted CMRR footnote from Recommended Operating Conditions table ............................................................................ 9\n•Added symbol toReference input voltage parameter ............................................................................................................ 9\n•Changed Offset driftparameter typical specification from 1.2µV/°Cto2.5µV/°Candmaximum specification from 3\nµV/°Cto4µV/°C................................................................................................................................................................... 10\n•Changed Gain driftparameter typical specification from 0.25 ppm/ °Cto0.5ppm/ °C........................................................ 10\n•Deleted separate AVDD PSRR specification fortheADS131A02 ...................................................................................... 10\n•Changed Reference buffer offset parameter typical specification from 170µVto250µV.................................................. 10\n•Changed Reference buffer offset driftparameter typical specification from 1.1µV/°Cto4µV/°Candmaximum\nspecification from 4.3µV/°Cto7µV/°C............................................................................................................................... 10\n•Changed Temperature driftparameter typical specification from 4ppm/ °Cto6ppm/ °C.................................................... 11\n•Deleted VNCP parameter minimum specification andchanged typical specification from –1.95 Vto–2V........................ 11\n•Changed Electrical Characteristics table soallPower-Supply subsections arecondensed toonePower-Supply\nsubsection ............................................................................................................................................................................. 11\n•Changed free-air toambient incondition statements ofTiming Requirements tables ......................................................... 13\n•Changed location ofseveral interface timing parameters totheTiming Requirements andSwitching Characteristics\ntables from theDetailed Description section ....................................................................................................................... 13\n•Changed unitfrom nstotCLKIN intc(SC)andtw(SCHL) rows ofTiming Requirements: Synchronous Master Interface\nMode table ............................................................................................................................................................................ 14\n•Added DRDY Synchronization Timing forSynchronous Slave Mode (CLKSRC =0)toRESET PinandCommand\nTiming figures ....................................................................................................................................................................... 17\n4ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated•Changed Clock section forclarification andchanged setting ofXTAL2 pin........................................................................ 27\n•Changed Clock Mode Configurations figure toinclude load capacitors forclarity ............................................................... 28\n•Changed Analog Input section forclarity .............................................................................................................................. 29\n•Changed Equivalent Analog Input Circuitry figure ................................................................................................................ 29\n•Changed Input Overrange andUnderrange Detection section forclarity ............................................................................ 31\n•Changed location ofReference section .............................................................................................................................. 31\n•Changed External Reference Driver figure........................................................................................................................... 32\n•Changed Internal Reference figure ..................................................................................................................................... 32\n•Changed Digital Decimation Filter section forclarity ............................................................................................................ 33\n•Deleted figure andtable from Reset (RESET) section ......................................................................................................... 37\n•Changed Fixed versus Dynamic-Frame Mode section forclarity ......................................................................................... 38\n•Changed Data Ready (DRDY) section forclarity ................................................................................................................. 47\n•Changed pulldown topullup inbulleted listofADC Frame Complete (DONE) section ...................................................... 51\n•Changed description ofUNLOCK from POR orRESET section .......................................................................................... 56\n•Changed description ofRREG: Read aSingle Register section ......................................................................................... 56\n•Changed number ofregisters written plus one(n+1) tonumber ofregisters written minus oneinWREGS: Write\nMultiple Registers section ..................................................................................................................................................... 58\n•Changed User Register Description section forclarity ......................................................................................................... 60\n•Changed Unused Inputs andOutputs section forclarity ...................................................................................................... 71\n•Changed titleofMultiple Device Configuration section andchanged description forclarity ............................................... 72\n•Changed firstparagraph ofFirst Device Configured inAsynchronous Interrupt Mode tocondense data from last\nthree paragraphs intoone ................................................................................................................................................... 72\n•Changed description ofFirst Device Configured inSynchronous Master Mode section tocondense allparagraphs\nintoone................................................................................................................................................................................. 74\n•Changed description ofAllDevices Configured inSynchronous Slave Mode section tocondense allparagraphs into\none....................................................................................................................................................................................... 76\n•Changed ADS131A0x Configuration Sequence figure ......................................................................................................... 82\n•Changed GND toAVSS inVNCP pindescription ofNegative Charge Pump section ......................................................... 83\n•Changed titleofInternal Digital LDO section ....................................................................................................................... 83\n•Changed description ofPower-Supply Sequencing section ................................................................................................. 83\n•Changed Bipolar Analog Power Supply toUnipolar Analog Power Supply withNegative Charge Pump Enabled figures .84\n•Changed firstsentence ofLayout Example section ............................................................................................................. 86\n•Changed ADS131A0x Layout Example figure toimprove layout ......................................................................................... 86\nChanges from Revision B(September 2016) toRevision C Page\n•Changed document titlefrom Analog Front-Ends forPower Monitoring, Control, andProtection toSimultaneously-\nSampling, Delta-Sigma ADC .................................................................................................................................................. 1\n•Changed ENOB toEffective Resolution insecond sub-bullet ofNoise Performance Features bullet ................................... 1\n•Changed effective number ofbitstoeffective resolution inDescription section ................................................................... 1\n•Changed format ofAbsolute Maximum Ratings table; specification values didnotchange .................................................. 8\n•Changed titleofMultiple Device Effective Resolution Histogram figure .............................................................................. 18\n•Changed Noise Measurements section ............................................................................................................................... 23\nChanges from Revision A(March 2016) toRevision B Page\n•Released ADS131A02 toproduction ...................................................................................................................................... 1\n•Changed ACPerformance, PSRR ,THD ,andSFDR parameters inElectrical Characteristics table: added rows for\nADS131A02 andadded ADS131A04 torows specific tothatdevice ................................................................................. 10\n5ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated•Changed titleofFigure 31andFigure 32:added ADS131A04 ........................................................................................... 21\n•Added Figure 33andFigure 34........................................................................................................................................... 22\n•Changed Noise Measurements section: changed Equation 1,Equation 2,Table 1,andTable 3...................................... 23\n•Added footnote toFigure 43................................................................................................................................................ 32\n•Changed R2andR3values infootnote ofFigure 44.......................................................................................................... 32\n•Changed Cyclic Redundancy Check (CRC) section ............................................................................................................ 41\n•Changed description ofM2pinfunctionality inHamming Code Error Correction section ................................................... 41\n•Changed description ofM0pinfunctionality inSPIInterface section .................................................................................. 46\n•Changed firstcommand status response value inRREGS: Read Multiple Registers section ............................................. 56\n•Changed Table 15:changed register bitsofrow00h, default setting andregister bitsofrow01h, andchanged bits\n2-0of11h, 12h, 13h, and14hrows .................................................................................................................................... 59\n•Changed ID_MSB: IDControl Register MSB andID_LSB: IDControl Register LSB registers ........................................... 60\n•Changed bits2-0ofallADCx: ADC Channel Digital Gain Configuration Registers ............................................................ 70\nChanges from Original (March 2016) toRevision A Page\n•Released ADS131A04 toproduction ..................................................................................................................................... 1\nADS131A0425 26 27 28 29 30 31 32\n1\n2\n3\n4\n5\n6\n7\n8\n9 10 11 12 13 14 16 151718192021222324XTAL1 / CLKINXTAL2M0M1M2 GNDIOVDD CAPNC\nCS\nSCLK\nDOUT\nDIN\nDRDYAIN1N\nAIN1P\nAIN2N\nAIN2P\nAIN3N\nAIN3P\nAIN4N\nAVSS\nVNCPAVDDAIN4P\nREFP\nREFN\nREFEXT\nIOVDDRESETDONERESV\nADS131A0225 26 27 28 29 30 31 32\n1\n2\n3\n4\n5\n6\n7\n8\n9 10 11 12 13 14 16 151718192021222324XTAL1 / CLKINXTAL2M0M1M2 GNDIOVDD CAPNC\nCS\nSCLK\nDOUT\nDIN\nDRDYAIN1N\nAIN1P\nAIN2N\nAIN2P\nNC\nNC\nNC\nAVSS\nVNCPAVDDNC\nREFP\nREFN\nREFEXT\nIOVDDRESETDONERESV\n6ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated5Device Comparison Table\nPRODUCT NO.OFADC CHANNELS MAXIMUM SAMPLE RATE (kSPS)\nADS131A02 2 128\nADS131A04 4 128\n6PinConfiguration andFunctions\nADS131A02: PBS Package\n32-Pin TQFP\nTopViewADS131A04: PBS Package\n32-Pin TQFP\nTopView\n(1) See theUnused Inputs andOutputs section forunused pinconnections.PinFunctions\nPIN\nI/O DESCRIPTION(1)\nNAMENO.\nADS131A02 ADS131A04\nAIN1N 1 1 Analog input Negative analog input 1\nAIN1P 2 2 Analog input Positive analog input 1\nAIN2N 3 3 Analog input Negative analog input 2\nAIN2P 4 4 Analog input Positive analog input 2\nAIN3N — 5 Analog input Negative analog input 3\nAIN3P — 6 Analog input Positive analog input 3\nAIN4N — 7 Analog input Negative analog input 4\nAIN4P — 8 Analog input Positive analog input 4\nAVDD 9 9 Supply Positive analog power supply. Connect a1-µFcapacitor toAVSS.\nAVSS 10 10 Supply Negative analog power supply\nCAP 28 28 Analog outputDigital low-dropout (LDO) regulator output. Connect a1-µF\ncapacitor toGND.\nCS 23 23 Digital input Chip select; active low\n7ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION(1)\nNAMENO.\nADS131A02 ADS131A04\n(2) Mode signal states arelatched following apower-on-reset (POR). Tiethese pins high orlowwith aresistance less than 1-kΩresistor.DIN 20 20 Digital input Serial data input\nDONE 18 18 Digital output Communication done signal; active low\nDOUT 21 21 Digital output Serial data output. Connect a100-kΩpullup resistor toIOVDD.\nDRDY 19 19Digital\ninput/outputData ready; active low; host interrupt andsynchronization formulti-\ndevices\nGND 27 27 Supply Digital ground\nIOVDD15 15\nSupply Digital I/Osupply voltage. Connect a1-µFcapacitor toGND.\n29 29\nM0(2)30 30 Digital inputSerial peripheral interface (SPI) configuration mode.\nIOVDD: Asynchronous interrupt mode\nGND: Synchronous master mode\nNoconnection: Synchronous slave mode; useformulti-device\nmode\nM1(2)31 31 Digital inputSPIword transfer size.\nIOVDD: 32bit\nGND: 24bit\nNoconnection: 16bit\nM2(2)32 32 Digital inputHamming code enable.\nIOVDD: Hamming code word validation on\nGND: Hamming code word validation off\nNoconnection: reserved; donotuse\nNC 5-8 — — Leave floating orconnect directly toAVSS.\nNC 24 24 Digital output Leave floating ortietoGND through a10-kΩpulldown resistor.\nREFEXT 14 14 Analog inputBuffered external reference voltage input.\nConnect a1-µFcapacitor toAVSS when using theinternal\nreference.\nREFN 13 13 Analog input Negative reference voltage. Connect toAVSS.\nREFP 12 12 Analog outputPositive reference voltage output. Connect a1-µFcapacitor to\nREFN.\nRESET 17 17 Digital input System reset; active low\nRESV 16 16 Digital input Reserved pin;connect toIOVDD\nSCLK 22 22Digital\ninput/outputSerial data clock\nVNCP 11 11 Analog outputNegative charge pump voltage output.\nConnect a270-nF capacitor toAVSS when enabling thenegative\ncharge pump. Connect directly toAVSS ifthenegative charge\npump isunused.\nXTAL1/CLKIN 25 25 Digital input Master clock input, crystal oscillator buffer input\nXTAL2 26 26 Digital outputCrystal oscillator connection. Leave thispinfloating ifthecrystal\noscillator isunused.\n8ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nPower supply voltageAVDD toAVSS (charge pump enabled) –0.3 3.6\nVAVDD toAVSS (charge pump disabled) –0.3 6.0\nIOVDD toGND –0.3 3.9\nAVSS toGND –3.0 0.3\nVNCP toAVSS –2.5 0.3\nVNCP toAVDD –6.0 0.3\nCAP toGND –0.3 2.0\nAnalog input voltageAnalog input voltage (charge pump enabled) AVSS –1.65 AVDD +0.3\nVAnalog input voltage (charge pump disabled) AVSS –0.3 AVDD +0.3\nREFEXT AVSS –0.3 AVDD +0.3\nREFN AVSS –0.05 AVSS +0.05\nDigital input voltageCS,DIN, DRDY, RESET, SCLK, XTAL1/CLKIN,\nM0,M1,M2,RESVGND –0.3 IOVDD +0.3 V\nInput current Continuous, anypinexcept supply pins –10 10 mA\nTemperatureJunction, TJ 150\n°C\nStorage, Tstg –60 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n9ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated(1) VNCPEN isbit7oftheA_SYS_CFG register.\n(2) TieIOVDD totheCAP pinifIOVDD≤2.0V.\n(3) SetIOVDD >3.0Vtouseacrystal across theXTAL1/CLKIN andXTAL2 pins.7.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nNegative Charge Pump Enabled (VNCPEN(1)=1)\nAnalog supply voltageAVDD toAVSS 3.0 3.3 3.45\nV AVDD toGND 3.0 3.3 3.45\nAVSS toGND –0.05 0 0.05\nDigital supply voltage(2)IOVDD toGND 1.65 3.3 3.6 V\nNegative Charge Pump Disabled (VNCPEN =0)\nAnalog supply voltageAVDD toAVSS 3.0 5.0 5.5\nV AVDD toGND 1.5 2.5 5.5\nAVSS toGND –2.75 –2.5 0.05\nDigital supply voltage(2)IOVDD toGND 1.65 3.3 3.6 V\nANALOG INPUTS\nVIN Differential input voltage VIN=VAINxP –VAINxN –VREF/Gain VREF/Gain V\nVAINxP,VAINxN Absolute input voltageVNCPEN =0 AVSS AVDD V\nVNCPEN =1 AVSS –1.5 AVDD V\nEXTERNAL REFERENCE\nVREF Reference input voltage REFEXT –REFN 2.0 2.5 AVDD –0.5 V\nVREFN Reference negative input AVSS V\nVREFEXT External reference positive input VREFN +2.0 VREFN +2.5 AVDD –0.5 V\nEXTERNAL CLOCK SOURCE\nfCLKIN External clock input frequencyIOVDD >2.7V 0.4 16.384 25\nMHz\nIOVDD≤2.7V 0.4 8.192 15.6\nXTAL clock frequency(3)16.384 16.5 MHz\nfSCLK SCLK input toderive fMODCLKSRC bit=1,fSCLK =fICLK,\nIOVDD >2.7V0.2 16.384 25\nMHz\nCLKSRC bit=1,fSCLK =fICLK,\nIOVDD≤2.7V0.2 8.192 15.6\nDIGITAL INPUTS\nDigital input voltage GND IOVDD V\nTEMPERATURE\nTA Operating ambient temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)ADS131A0x\nUNIT PBS (TQFP)\n32PINS\nRθJA Junction-to-ambient thermal resistance 77.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 19.0 °C/W\nRθJB Junction-to-board thermal resistance 30.2 °C/W\nψJT Junction-to-top characterization parameter 0.5 °C/W\nψJB Junction-to-board characterization parameter 30.0 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n10ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated7.5 Electrical Characteristics\nminimum andmaximum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C;all\nspecifications areatIOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=\n2.442 V,fCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, andgain =1(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nCs Input capacitance 3.5 pF\nZin Differential input impedance fMOD=4.096 MHz 130 kΩ\nADC PERFORMANCE\nResolution 24 Bits\nGain 1,2,4,8,16\nData rate fMOD=4.096 MHz 1 128 kSPS\nDCPERFORMANCE\nDynamic range105 111\ndB\nAVDD –AVSS =5V,VREF=4V,VNCPEN bit=0 115\nAllother settingsSeeNoise Measurements\nsection\nINL Integral nonlinearity Best fit 8 20 ppm\nOffset error 500 µV\nOffset drift 2.5 4 µV/°C\nGain error Excluding voltage reference andreference buffer error ±0.03 %ofFS\nGain drift Excluding voltage reference andreference buffer error 0.5 2ppm/ °C\nACPERFORMANCE\nCMRR Common-mode rejection ratio fCM=50Hzor60Hz 100 dB\nPSRR Power-supply rejection ratioAVDD supply, fPS=50Hzand60Hz 80\ndB\nIOVDD supply, fPS=50Hzand60Hz 105\nCrosstalk fIN=50Hzand60Hz –125 dB\nSNR Signal-to-noise ratiofIN=50Hzor60Hz,VREF=2.442 V,VIN=–20dBFS,\nnormalized111\ndB\nfIN=50Hzor60Hz,VREF=4.0V,VIN=–20dBFS,\nnormalized115\nTHD Total harmonic distortionfIN=50Hzor60Hz(upto50harmonics), VIN=–0.5dBFS,\nADS131A02–101.5\ndB\nfIN=50Hzor60Hz(upto50harmonics), VIN=–0.5dBFS,\nADS131A04–103.5\nSINAD Signal-to-noise +distortion fIN=50Hzor60Hz(upto50harmonics), VIN=–0.5dBFS 101 dB\nSFDR Spurious-free dynamic rangefIN=50Hzor60Hz(upto50harmonics), VIN=–0.5dBFS,\nADS131A02102.5\ndB\nfIN=50Hzor60Hz(upto50harmonics), VIN=–0.5dBFS,\nADS131A04105\nEXTERNAL REFERENCE\nReference buffer offset TA=25°C 250 µV\nReference buffer offset drift –40°C≤TA≤+125 °C 4 7 µV/°C\nREFEXT input impedance 50 MΩ\n11ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C;all\nspecifications areatIOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=\n2.442 V,fCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, andgain =1(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINTERNAL REFERENCE VOLTAGE (REFP –REFN)\nVREF Reference output voltageVREF_4V bit=0 2.442\nV\nVREF_4V bit=1,AVDD –AVSS >4.5V 4.0\nAccuracy ±0.1%\nTemperature drift Including reference buffer drift, –40°C≤TA≤+125 °C 6 20 ppm/ °C\nStart-up timeREFEXT =1-µFtoAVSS, settled to1% 0.2\nms REFEXT =1-µFtoAVSS, settled to0.1% 1.2\nREFEXT =1-µFtoAVSS, settled to0.01% 250\nREFP source capability 100 µA\nEXTERNAL CLOCK SOURCE\nfICLKInternal ICLK frequency (SCLK output\ninmaster mode)CLKSRC bit=0 0.2 8.192 12.5 MHz\nfMOD ADC modulator frequencyHigh-resolution modeVNCPEN bit=0 0.1 4.096 4.25\nMHzVNCPEN bit=1 0.512 4.096 4.25\nLow-power modeVNCPEN bit=0 0.1 1.024 1.05\nVNCPEN bit=1 0.512 1.024 1.05\nDIGITAL INPUT/OUTPUT\nVIH High-level input voltage 0.8IOVDD IOVDD V\nVIL Low-level input voltage GND 0.2IOVDD V\nVOH High-level output voltage IOH=1mA 0.8IOVDD V\nVOL Low-level output voltage IOL=–1mA 0.2IOVDD V\nIIN Input current 0V<VDigital Input<IOVDD –10 10μA\nPOWER-SUPPLY\nVNCP Negative charge pump output voltage –2 –1.65 V\nAVDD currentADS131A02, high-resolution\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled3.2\nmANegative charge pump\ndisabled3 3.75\nADS131A04, high-resolution\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled4\nNegative charge pump\ndisabled4 4.7\nADS131A02, low-power mode 0.9\nADS131A04, low-power mode 1.1\nIOVDD currentADS131A02, high-resolution\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled0.6\nmANegative charge pump\ndisabled0.6 0.8\nADS131A04, high-resolution\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled0.8\nNegative charge pump\ndisabled0.8 1.0\nADS131A02, low-power mode 0.5\nADS131A04, low-power mode 0.5\n12ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C;all\nspecifications areatIOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=\n2.442 V,fCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, andgain =1(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPower dissipationADS131A02, high-resolution\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled12.5\nmWNegative charge pump\ndisabled17 21\nADS131A04, high-resolution\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled15.8\nNegative charge pump\ndisabled22.7 26.8\nADS131A02, low-power\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled4.6\nNegative charge pump\ndisabled6.5\nADS131A04, low-power\nmodeAVDD =3.3V,AVSS =0V,\nnegative charge pump\nenabled5.3\nNegative charge pump\ndisabled7.2\nStandby mode, fCLKIN =16.384 MHz 2.6\n13ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated7.6 Timing Requirements: Asynchronous Interrupt Interface Mode\nover operating ambient temperature range (unless otherwise noted)\n1.65 V≤IOVDD≤2.7V 2.7V<IOVDD≤3.6V\nUNIT MIN MAX MIN MAX\ntc(CLKIN) External clock periodSingle device 64 40\nns\nMultiple device chaining 88 56\ntw(CP)Pulse duration,\nCLKIN high orlowSingle device 32 20\nns\nMultiple device chaining 44 28\ntd(CSSC) Delay time, CSfalling edge tofirstSCLK rising edge 16 16 ns\ntd(SCS) Delay time, SCLK falling edge toCSfalling edge 5 4 ns\ntc(SC) SCLK periodSingle device 64 40\nns\nMultiple device chaining 88 64\ntw(SCHL)Pulse duration,\nSCLK high orlowSingle device 32 20\nns\nMultiple device chaining 44 32\ntd(SCCS) Delay time, final SCLK falling edge toCSrising edge 5 5 ns\ntsu(DI) Setup time, DINvalid before SCLK falling edge 5 5 ns\nth(DI) Hold time, DINvalid after SCLK falling edge 8 8 ns\ntw(CSH) Pulse duration, CShigh 20 15 ns\ntw(RSL) Pulse duration, RESET low 800 800 ns\n7.7 Switching Characteristics: Asynchronous Interrupt Interface Mode\nover operating ambient temperature range (unless otherwise noted)\n1.65 V≤IOVDD≤2.7V 2.7V<IOVDD≤3.6V\nUNIT MIN MAX MIN MAX\ntp(SCDOD)Propagation delay time,\nfirstSCLK rising edge toDOUT driven28 15 ns\ntp(SCDO)Propagation delay time,\nSCLK rising edge tovalid new DOUT26 15 ns\nth(LSB)Hold time, lastSCLK falling edge\ntoDOUT 3-stateHIZDLY =00 6 30 6 20\nnsHIZDLY =01 8 37 8 27\nHIZDLY =10 10 43 10 43\nHIZDLY =11 12 47 12 47\ntp(DN)Propagation delay time, SCLK\nfalling edge toDONE falling edgeDNDLY =00 6 33 6 21\nnsDNDLY =01 8 39 8 27\nDNDLY =10 10 44 10 32\nDNDLY =11 12 48 12 36\ntp(CSDN)Propagation delay time,\nCSrising edge toDONE rising edge32 32 ns\ntp(CSDR)Propagation delay time,\nCSrising edge toDRDY rising edge2.0 2.0 tICLK\ntd(RSSC)Delay time,\nRESET rising edge toREADY response4.5 4.5 ms\n14ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated7.8 Timing Requirements: Synchronous Master Interface Mode\nover operating ambient temperature range (unless otherwise noted)\n1.65 V≤IOVDD≤2.7V 2.7V<IOVDD≤3.6V\nUNIT MIN MAX MIN MAX\ntc(CLKIN) External clock periodSingle device 64 40\nns\nMultiple device chaining 88 56\ntw(CP)Pulse duration,\nCLKIN high orlowSingle device 32 20\nns\nMultiple device chaining 44 28\ntc(SC) SCLK period 2 2 tCLKIN\ntw(SCHL) Pulse duration, SCLK high orlow 1 1 tCLKIN\ntsu(DI) Setup time, DINvalid before SCLK falling edge 5 5 ns\nth(DI) Hold time, DINvalid after SCLK falling edge 8 8 ns\ntw(RSL) Pulse duration, RESET low 800 800 ns\n7.9 Switching Characteristics: Synchronous Master Interface Mode\nover operating ambient temperature range (unless otherwise noted)\n1.65 V≤IOVDD≤2.7V 2.7V<IOVDD≤3.6V\nUNIT MIN MAX MIN MAX\ntp(SCDOD)Propagation delay time,\nfirstSCLK rising edge toDOUT driven28 15 ns\ntp(SCDO)Propagation delay time,\nSCLK rising edge tovalid new DOUT26 15 ns\ntp(SDR)Propagation delay time,\nSCLK falling edge toDRDY falling edge31 20 ns\nth(LSB)Hold time, lastSCLK falling edge\ntoDOUT 3-stateHIZDLY =00 6 30 6 20\nnsHIZDLY =01 8 37 8 27\nHIZDLY =10 10 43 10 43\nHIZDLY =11 12 47 12 47\ntp(DN)Propagation delay time, SCLK\nfalling edge toDONE falling edgeDNDLY =00 6 33 6 21\nnsDNDLY =01 8 39 8 27\nDNDLY =10 10 44 10 32\nDNDLY =11 12 48 12 36\ntp(CSDN)Propagation delay time,\nCSrising edge toDONE rising edge32 32 ns\ntp(DRS)Delay time,\nlastSCLK rising edge toDRDY rising edge17 15 ns\ntd(RSSC)Delay time,\nRESET rising edge toREADY response4.5 4.5 ms\n15ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated(1) Only valid ifCLKSRC =07.10 Timing Requirements: Synchronous Slave Interface Mode\nover operating ambient temperature range (unless otherwise noted)\n1.65 V≤IOVDD≤2.7V 2.7V<IOVDD≤3.6V\nUNIT MIN MAX MIN MAX\ntc(CLKIN) External clock period(1)Single device 64 40\nns\nMultiple device chaining 88 56\ntw(CP)Pulse duration,\nCLKIN high orlow(1)Single device 32 20\nns\nMultiple device chaining 44 28\ntd(SCS) Delay time, SCLK falling edge toCSfalling edge 6 4 ns\ntd(CSSC) Delay time, CSfalling edge tofirstSCLK rising edge 16 16 ns\ntc(SC) SCLK periodSingle device 64 40\nns\nMultiple device chaining 88 64\ntw(SCHL)Pulse duration,\nSCLK high orlowSingle device 32 20\nns\nMultiple device chaining 44 32\ntsu(DI) Setup time, DINvalid before SCLK falling edge 5 5 ns\nth(DI) Hold time, DINvalid after SCLK falling edge 8 6 ns\ntd(SCCS) Delay time, lastSCLK falling edge toCSrising edge 5 5 ns\ntsu(sync)Setup time, DRDY falling edge tomaster clock falling\nedge10 10 ns\nth(sync) Hold time, DRDY lowafter master clock falling edge 10 10 ns\ntDATA Data rateperiod SetbytheCLK1 register andtheCLK2 register\ntw(RSL) Pulse duration RESET low 800 800 ns\n7.11 Switching Characteristics: Synchronous Slave Interface Mode\nover operating ambient temperature range (unless otherwise noted)\n1.65 V≤IOVDD≤2.7V 2.7V<IOVDD≤3.6V\nUNIT MIN MAX MIN MAX\ntp(SCDOD)Propagation delay time,\nfirstSCLK rising edge toDOUT driven28 15 ns\ntp(SCDO)Propagation delay time,\nSCLK rising edge tovalid new DOUT26 15 ns\nth(LSB)Hold time, lastSCLK falling edge\ntoDOUT 3-stateHIZDLY =00 6 30 6 20\nnsHIZDLY =01 8 37 8 27\nHIZDLY =10 10 43 10 43\nHIZDLY =11 12 47 12 47\ntp(DN)Propagation delay time, SCLK\nfalling edge toDONE falling edgeDNDLY =00 6 33 6 21\nnsDNDLY =01 8 39 8 27\nDNDLY =10 10 44 10 32\nDNDLY =11 12 48 12 36\ntp(CSDN)Propagation delay time,\nCSrising edge toDONE rising edge32 32 ns\ntd(RSSC)Delay time,\nRESET rising edge toREADY response4.5 4.5 ms\nCS\nSCLK\nDINtd(SCS)\ntp(SCDO)tw(SCHL)\nDOUTtsu(DI)th(DI)§\x03§\x03 §\x03§\x03\nMSB MSB - 1 LSB + 1 LSB\n§\x03§tp(SCCS)tc(SC)CLKINtc(CLKIN)tw(CP)§\x03§\x03§\x03 §\x03th(LSB)§\x03\ntp(SCDOD)td(CSSC)\nDRDY\nSCLK\nDINtp(SDR)\ntp(SCDO)tw(SCHL)\nDOUTtsu(DI)th(DI)§\x03§\x03 §\x03§\x03\nMSB MSB - 1 LSB + 1 LSB\n§\x03§tp(DRS)tc(SC)CLKINtc(CLKIN)tw(CP)§\x03§\x03§\x03 §\x03th(LSB)§\x03\ntp(SCDOD)\nCS\nSCLK\nDINtd(CSSC)\ntp(SCDO)tw(SCHL)\ntsu(DI)th(DI)§\x03§\x03 §\x03§\x03td(SCCS)DRDY§\x03\ntp(CSDR)\ntc(SC)CLKINtc(CLKIN)tw(CP)\nDOUT MSB MSB - 1 LSB + 1 LSB\n§\x03§th(LSB)td(SCS)\ntp(SCDOD)tw(CSH)\n16ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedNOTE: SPIsettings areCPOL =0andCPHA =1.CStransitions must take place when SCLK islow.\nFigure 1.Asynchronous Interrupt Mode SPITiming Diagram\nNOTE: SPIsettings areCPOL =0andCPHA =1.\nFigure 2.Synchronous Master Mode SPITiming Diagram\nNOTE: SPIsettings areCPOL =0andCPHA =1.CScanbetieddirectly toDRDY.\nFigure 3.Synchronous Slave Mode SPITiming Diagram\nDIN\nDOUTtw(RSL) RESET§\x03§\x03 §\x03\n§\x03td(RSSC)or\nRESET  §Ready\n§\x03§\x03\nCS\nSCLK\nDIN, DOUTtp(DN)\nLSB + 1 LSBDONE\ntp(CSDN)\nDRDY\nSCLKOptional Pulse\ntsu(sync)\nth(sync)tDATAOptional Pulse\ntDATA\nDRDY\nCLKINOptional Pulse\ntsu(sync)\nth(sync)tDATAOptional Pulse\ntDATA\n17ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedFigure 4.DRDY Synchronization Timing forSynchronous Slave Mode (CLKSRC =0)\nFigure 5.DRDY Synchronization Timing forSynchronous Slave Mode (CLKSRC =1)\nFigure 6.DONE Signal Timing\nFigure 7.RESET PinandCommand Timing\nFrequency (Hz)Amplitude (dB)\n0 500 1000 1500 2000 2500 3000 3500 4000-180-160-140-120-100-80-60-40-200\nD011\nFrequency (Hz)Amplitude (dB)\n0 500 1000 1500 2000 2500 3000 3500 4000-180-160-140-120-100-80-60-40-200\nD012\nInput Referred Voltage ( PV)Number of Occurrences\n050001000015000200002500030000\n-20 -15 -10 -5 0 5 10 15 20\nD001\nEffective Number of BitsNumber of Occurrences\n051015202530354045505560657075\n18 18.1 18.2 18.3 18.4\nD001\nTime (s)Input-Referred Noise ( PV)\n0 1 2 3 4 5 6 7 8-25-20-15-10-50510152025\nD008\nInput Referred Voltage ( PV)Number of Occurrences\n0200040006000800010000120001400016000\n-10 -5 0 5 10\nD001\n18ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated7.12 Typical Characteristics\natTA=25°C,IOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=2.442 V,\nfCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, HRmode, andgain =1(unless otherwise noted)\nShorted inputs, 65536 points\nFigure 8.Input-Referred Noise vsTimeShorted inputs, 1kSPS, 65536 points, offset removed\nFigure 9.Single Device Noise Histogram\nShorted inputs, 8kSPS, 262144 points, offset removed\nFigure 10.Single Device Noise HistogramShorted inputs, 8kSPS, 560devices, multiple lots\nFigure 11.Multiple Device Effective Resolution Histogram\nfIN=60Hz,32768 points\nFigure 12.THD FFTPlot at8kSPS and–0.5dBFSfIN=60Hz,32768 points\nFigure 13.THD FFTPlot at8kSPS and–20dBFS\nInput Voltage (V)Integral Nonlinearity (ppm)\n-2.5 -2 -1.5 -1 -0.5 0 0.5 1 1.5 2 2.5-7-6-5-4-3-2-101234\nD001Ta = -40\nTa = 25\nTa = 125\nTemperature ( qC)Noise (PVrms)\n-50 -25 0 25 50 75 100 1254.44.64.855.25.4\nD018Ch 1\nCh 2\nCh 3\nCh 4\nFrequency (Hz)Amplitude (dB)\n0 1000 2000 3000 4000 5000 6000 7000 8000-180-160-140-120-100-80-60-40-200\nD028\nInput Frequency (Hz)THD (dB)\n0 500 1000 1500 2000 2500 3000 3500 4000-150-145-140-135-130-125-120-115-110-105-100-95-90\nD001\nFrequency (Hz)Amplitude (dB)\n0 1000 2000 3000 4000 5000 6000 7000 8000-180-160-140-120-100-80-60-40-200\nD029\nFrequency (Hz)Amplitude (dB\n05101520253035404550556065 70-180-160-140-120-100-80-60-40-200\nD001\n19ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,IOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=2.442 V,\nfCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, HRmode, andgain =1(unless otherwise noted)\nfIN=60Hz,8kSPS\nFigure 14.Low-Frequency FFTPlotfIN=60Hz,32768 points\nFigure 15.THD FFTPlot at16kSPS and–0.5dBFS\nfIN=60Hz,32768 points\nFigure 16.THD FFTPlot at16kSPS and–20dBFS Figure 17.THD vsInput Frequency\nFigure 18.INLvsTemperature Figure 19.Noise RMS vsTemperature\nInput Voltage (dBFS)Normalized THD (dB)\n-35 -30 -25 -20 -15 -10 -5 0-135-130-125-120-115-110-105-100\nD001Ta = -40qC\nTa = 25qC\nTa = 125qC\nFrequency (Hz)CMRR (dB)\n0 2000 4000 6000 800090100110120130140\nD009Ta = -40 qC\nTa = 25 qC\nTa = 125 qC\nTemperature ( qC)Reference Votlage (V)\n-50 -25 0 25 50 75 100 1252.442.4422.4442.4462.448\nD013\nInput Voltage (dBFS)Normalized SNR (dB)\n-120 -100 -80 -60 -40 -20 0107107.5108108.5109109.5110110.5111111.5112\nD001Ta = -40qC\nTa = 25qC\nTa = 125qC\nTemperature ( qC)Offset Error ( PV)\n-50 -25 0 25 50 75 100 125400500600700800900\nD020Ch 1\nCh 2\nCh 3\nCh 4\nTemperature ( qC)Gain Error (% of FS)\n-50 -25 0 25 50 75 100 125-0.05-0.02500.0250.05\nD021Ch 1\nCh 2\nCh 3\nCh 4\n20ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,IOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=2.442 V,\nfCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, HRmode, andgain =1(unless otherwise noted)\nFigure 20.Offset Error vsTemperature Figure 21.Gain Error vsTemperature\n30units, multiple lots\nFigure 22.Internal VREFvsTemperature Figure 23.Normalized SNR vsAmplitude\nFigure 24.Normalized THD vsAmplitude Figure 25.CMRR vsFrequency\nTemperature ( qC)Differential Input Impedance (k :)\n-40 -20 0 20 40 60 80 100 120559559.5560560.5561561.5562562.5563563.5564564.5\nD001\nfMOD (MHz)AVDD Current ( PA)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5050010001500200025003000350040004500\nD001ADS131A04 LPM\nADS131A04 HRM\nfMOD (Hz)Differential Input Impedance (k :)\n0 1000000 2000000 3000000 400000005001000150020002500300035004000450050005500600065007000\nD001\nTemperature ( qC)Differential Input Impedance (k :)\n-40 -20 0 20 40 60 80 100 120140140.1140.2140.3140.4140.5140.6140.7140.8140.9141141.1141.2141.3\nD001\nFrequency (Hz)AC PSRR (dB)\n1020 100 1000 10000 100000 1000000 1E+7020406080100120\nD019AVDD\nIOVDD\nCrosstalk (dB)Number of Occurrences\n0510152025303540\n-135 -130 -125 -120\nD001Channel 1\nChannel 2\nChannel 3\nChannel 4\n21ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,IOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=2.442 V,\nfCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, HRmode, andgain =1(unless otherwise noted)\nFigure 26.PSRR vsFrequency Figure 27.Crosstalk Histogram\nFigure 28.Differential Input Impedance vs\nModulator ClockFigure 29.Differential Input Impedance vs\nTemperature at4.096-MHz fMOD\nFigure 30.Differential Input Impedance vs\nTemperature at1.024-MHz fMODLPM =low-power mode, HRM =high-resolution mode\nFigure 31.ADS131A04 AVDD Current vsfMOD\nfMOD (MHz)IOVDD Current ( PA)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 550100150200250300350400450500550600650700750800\nD001ADS131A02 HRM\nADS131A02 LPM\nfMOD (MHz)IOVDD Current ( PA)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.50100200300400500600700800900\nD001ADS131A04 LPM\nADS131A04 HRM\nfMOD (MHz)AVDD Current ( PA)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5300600900120015001800210024002700300033003600\nD001ADS131A02 HRM\nADS131A02 LPM\n22ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,IOVDD =3.3V,AVDD =2.5V,AVSS =–2.5V,VNCPEN (register 0Bh, bit7)=0,internal VREF=2.442 V,\nfCLKIN =16.384 MHz, fMOD=4.096 MHz, data rate=8kSPS, HRmode, andgain =1(unless otherwise noted)\nLPM =low-power mode, HRM =high-resolution mode\nFigure 32.ADS131A04 IOVDD Current vsfMODLPM =low-power mode, HRM =high-resolution mode\nFigure 33.ADS131A02 AVDD Current vsfMOD\nLPM =low-power mode, HRM =high-resolution mode\nFigure 34.ADS131A02 IOVDD Current vsfMOD\nREF\nRMSVDynamic Range = 20 log\n2 Gain V§ · \nu¨ ¸ ¨ ¸ u u © ¹ \nREF\n2\nRMS2 V Effective Resolution = logGain V§ · u\n¨ ¸ u© ¹ \n23ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Noise Measurements\nAdjust thedata rate andgain tooptimize theADS131A02 andADS131A04 noise performance. When averaging\nisincreased byreducing thedata rate, noise drops correspondingly. Table 1and Table 2summarize the\nADS131A0x noise performance with a2.442-V reference anda3.3-V analog power supply. Table 3andTable 4\nsummarize theADS131A02 andADS131A04 noise performance with a4.0-V reference anda5-Vanalog power\nsupply (orusing ±2.5-V bipolar analog power supplies). The data arerepresentative oftypical noise performance\natTA=25°Cwhen fMOD=4.096 MHz. The data shown aretypical results with theanalog inputs shorted together\nandtaking anaverage ofmultiple readings across allchannels. Aminimum 1second ofconsecutive readings are\nused tocalculate theRMS noise foreach reading. The data arealso representative oftheADS131A0x noise\nperformance when using alow-noise external reference, such astheREF5025 orREF5040 .The effective\nresolution data and dynamic range data inTable 1,Table 2,Table 3,and Table 4arecalculated using\nEquation 1andEquation 2.TheμVrmsnoise numbers inthetables areinput-referred.\n(1)\n(2)\nTable 1.Dynamic Range, Effective Resolution, andNoise inμVrmsat3.3-V Analog Supply, and2.442-V\nReference forGain =1,2,and4\nOSR\nSETTINGfDATAAT\n4.096-MHz\nfMOD(kHz)GAIN\nx1 x2 x4\nDYNAMIC\nRANGE (dB)EFFECTIVE\nRESOLUTION\n(Bits) μVrmsDYNAMIC\nRANGE (dB)EFFECTIVE\nRESOLUTION\n(Bits) μVrmsDYNAMIC\nRANGE (dB)EFFECTIVE\nRESOLUTION\n(Bits) μVrms\n4096 1.000 119.49 21.35 1.82 113.49 20.35 1.82 108.08 19.46 1.70\n2048 2.000 116.47 20.85 2.58 110.97 19.94 2.44 105.22 18.98 2.36\n1024 4.000 113.85 20.41 3.49 107.91 19.43 3.47 101.77 18.41 3.52\n800 5.120 112.93 20.26 3.88 106.72 19.23 3.98 101.05 18.29 3.82\n768 5.333 112.90 20.25 3.90 106.69 19.22 3.99 100.76 18.24 3.95\n512 8.000 110.73 19.89 5.01 104.83 18.91 4.95 98.75 17.91 4.97\n400 10.240 109.74 19.73 5.61 103.69 18.72 5.64 97.76 17.74 5.58\n384 10.667 109.53 19.70 5.75 103.65 18.72 5.66 97.58 17.71 5.69\n256 16.000 107.74 19.40 7.07 101.67 18.39 7.11 95.72 17.40 7.06\n200 20.480 106.48 19.19 8.17 100.55 18.20 8.09 94.54 17.21 8.08\n192 21.333 106.28 19.16 8.36 100.17 18.14 8.45 94.11 17.13 8.49\n128 32.000 104.05 18.78 10.81 97.98 17.78 10.88 92.00 16.78 10.82\n96 42.667 101.90 18.43 13.85 95.95 17.44 13.74 89.90 16.43 13.79\n64 64.000 97.63 17.72 22.64 91.61 16.72 22.64 85.52 15.71 22.83\n48 85.333 92.58 16.88 40.50 86.62 15.89 40.22 80.59 14.89 40.26\n32 128.000 85.12 15.62 96.82 78.96 14.62 97.12 73.02 13.61 97.51\n24ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTable 2.Dynamic Range, Effective Resolution, andNoise inμVrmsat3.3-V Analog Supply, and2.442-V\nReference forGain =8and16\nOSR SETTINGfDATAAT4.096-MHz\nfMOD(kHz)GAIN\nx8 x16\nDYNAMIC RANGE\n(dB)EFFECTIVE\nRESOLUTION (Bits) μVrmsDYNAMIC RANGE\n(dB)EFFECTIVE\nRESOLUTION (Bits) μVrms\n4096 1.000 101.72 18.40 1.77 95.45 17.36 1.82\n2048 2.000 98.88 17.93 2.45 93.07 16.96 2.39\n1024 4.000 95.97 17.44 3.43 89.82 16.42 3.48\n800 5.120 95.03 17.29 3.82 88.66 16.23 3.98\n768 5.333 94.63 17.22 4.00 88.41 16.19 4.09\n512 8.000 92.75 16.91 4.96 87.00 15.95 4.81\n400 10.240 91.84 16.76 5.51 85.62 15.72 5.64\n384 10.667 91.52 16.70 5.72 85.50 15.70 5.72\n256 16.000 89.57 16.38 7.16 83.58 15.38 7.14\n200 20.480 88.44 16.19 8.16 82.45 15.20 8.12\n192 21.333 88.26 16.16 8.32 82.12 15.14 8.44\n128 32.000 86.02 15.79 10.77 79.80 14.76 11.02\n96 42.667 83.91 15.44 13.74 77.72 14.41 14.00\n64 64.000 79.52 14.71 22.78 73.45 13.70 22.92\n48 85.333 74.60 13.89 40.14 68.47 12.87 40.66\n32 128.000 66.93 12.62 97.05 60.97 11.61 97.61\nTable 3.Dynamic Range, Effective Resolution, andNoise inμVrmsat±2.5-V Analog Supply, and4.0-V\nReference forGain =1,2,and4\nOSR\nSETTINGfDATAAT\n4.096-MHz\nfMOD(kHz)GAIN\nx1 x2 x4\nDYNAMIC\nRANGE (dB)EFFECTIVE\nRESOLUTION\n(Bits) μVrmsDYNAMIC\nRANGE (dB)EFFECTIVE\nRESOLUTION\n(Bits) μVrmsDYNAMIC\nRANGE (dB)EFFECTIVE\nRESOLUTION\n(Bits) μVrms\n4096 1.000 124.55 22.19 1.66 118.69 21.22 1.64 112.32 20.16 1.71\n2048 2.000 121.47 21.68 2.38 114.98 20.60 2.51 109.58 19.70 2.34\n1024 4.000 118.44 21.18 3.37 112.48 20.18 3.36 106.31 19.16 3.41\n800 5.120 117.58 21.03 3.72 111.46 20.02 3.77 105.29 18.99 3.84\n768 5.333 116.75 20.89 4.10 110.88 19.92 4.03 105.06 18.95 3.94\n512 8.000 115.16 20.63 4.93 109.23 19.65 4.88 103.10 18.63 4.94\n400 10.240 114.15 20.46 5.53 108.33 19.50 5.41 102.28 18.49 5.43\n384 10.667 113.88 20.42 5.71 107.83 19.41 5.73 101.70 18.39 5.80\n256 16.000 112.09 20.12 7.02 105.76 19.07 7.27 99.83 18.08 7.19\n200 20.480 110.71 19.89 8.22 104.65 18.88 8.27 98.37 17.84 8.51\n192 21.333 110.13 19.79 8.79 104.10 18.79 8.80 97.99 17.78 8.90\n128 32.000 106.93 19.26 12.72 100.76 18.24 12.94 94.59 17.21 13.15\n96 42.667 104.17 18.80 17.47 98.18 17.81 17.41 92.00 16.78 17.74\n64 64.000 98.84 17.92 32.27 92.74 16.91 32.58 86.50 15.87 33.40\n48 85.333 93.30 17.00 61.06 87.45 16.03 59.91 81.31 15.01 60.74\n32 128.000 85.10 15.64 156.92 78.87 14.60 160.84 73.35 13.67 153.69\n25ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTable 4.Dynamic Range, Effective Resolution, andNoise inμVrmsat±2.5-V Analog Supply, and4.0-V\nReference forGain =8and16\nOSR SETTINGfDATAAT4.096-MHz\nfMOD(kHz)GAIN\nx8 x16\nDYNAMIC RANGE\n(dB)EFFECTIVE\nRESOLUTION (Bits) μVrmsDYNAMIC RANGE\n(dB)EFFECTIVE\nRESOLUTION (Bits) μVrms\n4096 1.000 106.35 19.17 1.70 100.66 18.22 1.63\n2048 2.000 103.40 18.68 2.38 97.37 17.68 2.39\n1024 4.000 100.46 18.19 3.35 94.59 17.21 3.29\n800 5.120 99.53 18.04 3.72 93.28 17.00 3.83\n768 5.333 99.19 17.98 3.87 93.09 16.97 3.91\n512 8.000 97.31 17.67 4.81 91.08 16.63 4.93\n400 10.240 96.23 17.49 5.45 90.16 16.48 5.48\n384 10.667 95.84 17.42 5.70 89.85 16.43 5.68\n256 16.000 93.87 17.09 7.15 87.73 16.07 7.25\n200 20.480 92.70 16.90 8.18 86.43 15.86 8.41\n192 21.333 92.10 16.80 8.77 85.68 15.73 9.17\n128 32.000 88.58 16.22 13.14 82.42 15.19 13.36\n96 42.667 86.27 15.83 17.15 80.00 14.79 17.64\n64 64.000 80.60 14.89 32.92 74.48 13.87 33.31\n48 85.333 75.29 14.01 60.68 69.10 12.98 61.90\n32 128.000 67.06 12.64 156.51 61.17 11.64 156.32\nSCLK \nDOUTDINControl and \nSerial Interface\nGND AVSSDRDYAVDD\nVNCPXTAL1/CLKINCS\nNegative \nCharge \nPumpVoltage \nReferenceADS131A04 OnlyReference \nMuxREFEXT IOVDD\nCLK/XTAL\nXTAL2M[2:0]\nRESET \nDONE\'6 ADC\n\'6 ADC\n\'6 ADC\n\'6 ADCAIN4N\nAIN4PAIN3N\nAIN3PAIN2N\nAIN2PAIN1N\nAIN1PREFN REFP\nOut-of-Range \nDetect\nData IntegrityWatchdog\nTimer\n26ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe ADS131A02 and ADS131A04 arelow-power, two- and four-channel, simultaneous-sampling, 24-bit, delta-\nsigma (ΔΣ),analog-to-digital converters (ADCs) with anintegrated low-drift internal reference voltage. Data rate\nflexibility, wide dynamic range, and interface options make these devices good choices when designing for\nsmart-grid and other industrial power monitor, control, and protection applications. The ADC interface data\nintegrity features provide foravery lowrate oftransmission errors. Throughout thisdocument, theADS131A02\nandADS131A04 arereferred toastheADS131A0x.\nThe ADS131A0x hasvery flexible power-supply options. A5-Vsingle-supply (or±2.5-V bipolar-supply) operation\nisavailable tosupport uptoa4.5-V external reference tomaximize thedynamic range oftheconverter.\nAlternatively, anegative charge pump canbeenabled toaccept absolute input signals down to–1.5Vbelow\nground when powered from asingle 3.3-V supply. Five gain options areavailable tohelp maximize theADC\ncode range and 16selectable oversampling ratio (OSR) options areselectable tooptimize theconverter fora\nspecific data rate. The low-drift internal reference canbeprogrammed toeither 2.442 Vor4V.Input signal out-\nof-range detection canbeaccomplished byusing theintegrated comparators, with programmable trigger-point\nsettings. Adetailed diagram oftheADS131A0x isshown intheFunctional Block Diagram section.\nThe device offers multiple serial peripheral interface (SPI) communication options toprovide flexibility for\ninterfacing tomicroprocessors orfield-programmable gate arrays (FPGAs). Synchronous real-time and\nasynchronous interrupt communication modes areavailable using theSPI-compatible interface. Multiple devices\ncan share acommon SPI port and aresynchronized byusing theDRDY signal. Device communication is\nspecified through configuration oftheM0interface mode pinand chaining oftheDONE signal. Optional cyclic\nredundancy check (CRC) andHamming code correction ontheinterface enhance communication integrity.\n9.2 Functional Block Diagram\nSinc3 LPF\nSPI\n+\nCtrlCS\nDONE\nDIN\n XTAL1/CLKIN\nXTAL2XMCLK_DIV \n[2:0]ICLK_DIV\n[2:0]OSR \n[3:0]AINxP\nAINxN\nDRDY\nM0syncADC\nfICLK\nfMODfDATAfCLKINCLKSRC DOUT\nSCLK\n27ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.3 Feature Description\nThis section contains details oftheADS131A0x internal feature elements. The ADC clocking isdiscussed first,\nfollowed bytheanalog blocks andthedigital filter.\n9.3.1 Clock\nMultiple clocks are created from one external master clock source intheADS131A0x tocreate device\nconfiguration flexibility. TheADC operates from theinternal system clock, ICLK, which isprovided inoneofthree\nways.\n•Anexternal master clock, CLKIN, can beapplied directly totheXTAL1/CLKIN pintobedivided down to\ngenerate ICLK using theCLK_DIV[2:0] bitsintheCLK1 register .Inthiscase, leave theXTAL2 pinfloating.\n•Acrystal oscillator can beapplied between XTAL1/CLKIN and XTAL2, generating amaster clock tobe\ndivided down using theCLK_DIV[2:0] bitsintheCLK1 register togenerate ICLK.\n•Afree-running SCLK canbeinternally routed tobesetasICLK. This mode isonly available insynchronous\nslave interface mode. TietheCLKIN/XTAL1 pintoGND. Leave theXTAL2 pinunconnected.\nThe system ICLK ispassed through asecond 3-bit clock divider (ICLK_DIV[2:0] intheCLK2 register )tocreate\nthemodulator clock, MODCLK. MODCLK isused fortiming ofthedelta-sigma (ΔΣ)modulator sampling and\ndigital filter.\nThe interface operation mode determines theoptions forsourcing ICLK. When inasynchronous interrupt or\nsynchronous master mode, generate ICLK byapplying adirect external master clock signal totheXTAL1/CLKIN\npinorbyusing acrystal oscillator across theXTAL1/CLKIN andXTAL2 pins. Ifdirectly applying amaster clock to\ntheXTAL1/CLKIN pin, leave XTAL2 floating. Insynchronous slave mode, afree-running SCLK line can be\nconnected directly intotheICLK_DIV block inplace ofthedivided XTAL orCLKIN source. Use theCLKSRC bit\nintheCLK1 register toselect between theXTAL1/CLKIN orSCLK input asthemaster clock source fortheADC.\nThe CLKSRC bitmust besetprior topowering uptheADC channels. Using SCLK asICLK isuseful ingalvanic\nisolated applications tolimit thedigital I/Olines crossing theisolation barrier. Figure 35shows theclock dividers\nandclocking names.\nFigure 35.ADC Clock Generation\nXTAL1/CLKINXTAL2\na) External Clock Mode16.384-MHz\nClockXTAL1/CLKIN XTAL2\nb) Crystal Oscillator Mode50 \x9f\x03\n28ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedFeature Description (continued)\n9.3.1.1 XTAL1/CLKIN andXTAL2\nXTAL1/CLKIN istheexternal clock input totheADC and can besupplied from aclock source orbyusing a\ncrystal (along with theXTAL2 pin). Figure 36shows theconfiguration forthetwoclock input options.\nFigure 36.Clock Mode Configurations\nInput theclock directly totheXTAL1/CLKIN pinand leave theXTAL2 pinfloating when using adirect clock\nsource.\nConnect thecrystal andload capacitors asshown inFigure 36btotheXTAL1/CLKIN andXTAL2 pins. Place the\ncrystal andcrystal load capacitors close totheADC pins using short, direct traces. Connect theload capacitors\ntothedigital ground. Donotconnect anyother external circuit tothecrystal oscillator. Table 5listsrecommended\ncrystals foruse with theADS131A0x. The crystal oscillator start-up time istypically 5ms, butcan belonger\ndepending onthecrystal characteristics.\nTable 5.Recommended Crystals\nMANUFACTURER FREQUENCYOPERATING TEMPERATURE\nRANGE PART NUMBER\nAbracon 16.384 MHz –40°Cto+125 °C ABLS-16.384MHZ-L4Q-T\nAbracon 16.384 MHz –40°Cto+85°C ABM3C-16.384MHZ-D4Y-T\nECS 16.384 MHz –40°Cto+85°C ECS-163-18-5PXEN-TR\n9.3.1.2 ICLK\nICLK istheinternal system clock totheADC. ICLK isderived from CLKIN setthrough theCLK_DIV[2:0] bitsin\ntheCLK1 register orissetasSCLK when operating insynchronous slave mode. ICLK isused astheSCLK\noutput when operating insynchronous master mode inaddition tobeing used fortheinternal ADC clock timing.\nUse theCLKSRC bittosetthesource forICLK.\n9.3.1.3 MODCLK\nMODCLKis themodulator clock used fortheADC sampling. MODCLK isderived from ICLK setthrough the\nICLK_DIV[2:0] bits intheCLK2 register .Verify that thefMOD minimum and maximum limits aremet inthe\nElectrical Characteristics table byadjusting theCLK_DIV[2:0] andICLK_DIV[2:0] clock dividers.\n9.3.1.4 Data Rate\nThe data rate istherate atwhich conversion results aregenerated bytheADC. Inadelta-sigma ADC, the\noversampling ratio (OSR) istheratio between themodulator frequency and theoutput data rate. The OSR[3:0]\nbitsintheCLK2 register settheOSR ontheADS131A0x. The output data rate isthefrequency ofMODCLK\n(fMOD)divided bytheOSR. The ADC data rate isshown inTable 30based ontheOSR setting and thefMOD\nfrequency.\nin\nMOD s2Zf C  u\nAINxP\nAINxNCsVNCPAVDD\nS1\nS1S2\n2\nVNCP\nAVDD\nOn\nOffS1\nOn\nOffS2tMOD = 1 / f MOD\n29ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.3.2 Analog Input\nThe ADS131A0x analog inputs aredirectly connected totheswitched-capacitor sampling network oftheΔΣ\nmodulator without amultiplexer orintegrated buffer. The device inputs aremeasured differentially (VIN=VAINxP –\nVAINxN)andcanspan from –VREF/Gain toVREF/Gain. Figure 38shows aconceptual diagram ofthemodulator\ncircuit charging anddischarging thesampling capacitor through switches, although theactual implementation is\nslightly different. Thetiming forswitches S1andS2,asshown inFigure 37,are180degrees out-of-phase ofone\nanother.\nFigure 37.S1andS2Switch Timing\nElectrostatic discharge (ESD) circuitry protects theinputs. Figure 38shows asimplified representation ofthe\nESD circuit. Protection forinput voltages exceeding AVDD canbemodeled asasimple diode.\nThe negative charge pump voltage, VNCP, controls thevoltage atwhich thelow-side protection devices begin\nconducting. TieVNCP toAVSS ifthecharge pump isnotused toensure theclamping voltage isproperly set.\nThecharge pump cannot provide alarge amount ofcurrent. The mechanism shown inFigure 38ensures current\nprovided bythecharge pump islimited inthecase ofanovervoltage event.\nFigure 38.Equivalent Analog Input Circuitry\nToprevent theESD diodes from being enabled, theabsolute voltage onanyinput must stay within therange\nprovided byEquation 3when theinternal charge pump isdisabled andwithin therange inEquation 4when the\ninternal charge pump isenabled:\nAVSS –0.3V<VAINxP orVAINxN <AVDD +0.3V (3)\nAVSS –1.65 V<VAINxP orVAINxN <AVDD +0.3V (4)\nIfthevoltages ontheinput pins have anypotential toviolate these conditions, external clamp diodes orseries\nresistors may berequired tolimit theinput currents tosafe values (see theAbsolute Maximum Ratings table).\nThe charging oftheinput capacitors draws atransient current from thesensor driving theADS131A0x inputs.\nThe average value ofthiscurrent can beused tocalculate aneffective impedance ofZIN,where ZIN=VIN/\nIAVERAGE .This effective input impedance isafunction ofthemodulator sampling frequency and Equation 5can\nbeused tocalculate anestimate value. When using fMOD =4.096 MHz, theinput impedance isapproximately\n130kΩ.\nwhere\n•fMOD=modulator clock and\n•CS=3.5pF (5)\nAINxP\nAINxNVCM\nAINxP\nAINxNVCM\na) Psuedo-Differential Input b) Differential InputVREF / Gain\nPeak-to-PeakVREF / Gain\nPeak-to-Peak\nCommon\nVoltageDevice\x10VREF / Gain\nto\nVREF / Gain\nCommon\nVoltageDevice\n30ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedThere aretwo general methods ofdriving theADS131A0x analog inputs, asshown inFigure 39:pseudo-\ndifferential orfully-differential.\nFigure 39.Pseudo-Differential andFully-Differential Inputs\nToapply apseudo-differential signal tothefully-differential inputs, apply adcvoltage toAINxN, preferably tothe\nanalog mid-supply [(AVDD +AVSS) /2]or[(AVDD +VNCP) /2]when thenegative charge pump isenabled.\nThe AINxP pins canswing between –VREF/Gain toVREF/Gain (asshown inFigure 40)around thecommon\nvoltage. Thecommon-mode voltage, VCM,changes with VAINxP.\nConfigure thesignals atAINxP andAINxN tobe180°out-of-phase centered around acommon-mode voltage to\nuseafully-differential input method. Both theAINxP andAINxN inputs swing from VCM+½VREF/Gain toVCM–½\nVREF/Gain, asshown inFigure 41.Thedifferential voltage atthemaximum andminimum points isequal toVREF\n/Gain to–VREF/Gain, respectively. The VCMvoltage remains fixed when AINxP and AINxN swing. Use the\nADS131A0x inadifferential configuration tomaximize thedynamic range ofthedata converter. Foroptimal\nperformance, theVCMisrecommended tobesetatthemidpoint oftheanalog supplies.\nTieanyunused analog input channels directly toAVSS.\nFigure 40.Pseudo-Differential Input ModeFigure 41.Fully-Differential Input Mode\nAINxP\nS Q\nQR+±\n  ADC    ADCDigital\nFilter\n+±\nConversion \nStart ResetStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nData\nLatchCRCCOMP_TH[2:0]\nS Q\nQR+±\n+±\nConversion \nStart ResetLatch\nAINxNCOMP_TH[2:0]\nCOMP_TH[2:0]\nCOMP_TH[2:0]DOUT Data Frame\n31ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.3.3 Input Overrange andUnderrange Detection\nEach ADS131A0x channel hastwointegrated comparators todetect overrange and underrange conditions on\ntheinput signals. Use theCOMP_TH[2:0] bitsintheA_SYS_CFG register tosetahigh andlowthreshold level\nusing a3-bit digital-to-analog converter (DAC). This threshold voltage iscompared tothevoltage ontheinput\npins. The voltage monitor triggers analarm bysetting theF_ADCIN bitoftheSTAT_1 register when the\nindividual voltage onAINxP orAINxN exceeds thethreshold setbytheCOMP_TH[2:0] bits. When theF_ADCIN\nbitoftheSTAT_1 register isset,indicating anout-of-range event, read theSTAT_P register orSTAT_N register\ntodetermine exactly which input pinexceeded thesetthreshold. Figure 42shows aninput overrange and\nunderrange detection block diagram.\nFigure 42.ADC Out-of-Range Detection Monitor\n9.3.4 Reference\nThe ADS131A0x offers anintegrated low-drift, 2.442-V or4.0-V reference option. Forapplications thatrequire a\ndifferent reference voltage, thedevice offers areference input option forusewith anexternal reference voltage.\nThe reference source isselected bytheINT_REFEN bitintheA_SYS_CFG register .Bydefault, theexternal\nreference isselected (INT_REFEN =0).The internal voltage reference requires 0.2mstosettle to1%and250\nmstofully settle to0.01% when switching from anexternal reference source totheinternal reference (using the\nrecommended bypass capacitor values). The external reference input isinternally buffered toincrease input\nimpedance. Therefore, additional reference buffers areusually notrequired when using anexternal reference.\nConnect thereference voltage totheREFEXT pinwhen using anexternal reference.\nExternal band-limiting capacitors determine theamount ofreference noise contribution. Forhigh-end systems,\nchoose capacitor values such thatthebandwidth islimited toless than 10Hzsothat thereference noise does\nnotdominate thesystem noise. Insystems with strict ADC power-on requirements, using alarge capacitor onthe\nreference increases thetime forthevoltage tomeet thedesired value, thus increasing system power-on time.\nFigure 43illustrates atypical external reference drive circuitry with recommended filtering options.\nREFPREFEXT\n+R1\nBandgap\nREFN\nAVSS1 µF\nTo ADC1 µF\nINT_REFEN = 1\nVREF_4V = 0\nR2\nR3VREF_4V = 1AVSS\nREFPREFEXT\n+\nREFN1 µFREF50xxVOUT\nGNDAVDD5 V\nAVSS\nAVSS10 µF\nAVSSAVSS1 µF\n100 \x9f\x03\nR2\nR3\nTo ADC\n32ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedNOTE: R2=62.3 kΩ,R3=97.5 kΩ.\nFigure 43.External Reference Driver\nSettheINTREF_EN bitto1intheA_SYS_CFG register touse theinternal reference. When theinternal\nreference isselected, use theVREF_4V bittoselect between a2.442-V or4.0-V reference. Bydefault, the\ndevice issettouse the2.442-V reference. The VREF_4V bithas nofunction when settouse theexternal\nreference. When enabling thenegative charge pump with a3.0-V to3.45-V analog supply, theinternal reference\nmust besetto2.442 V.Figure 44shows asimplified block diagram oftheinternal ADS131A0x reference. The\nreference voltage isgenerated with respect toAVSS requiring adirect connection between REFN andAVSS.\nNOTE: R1=20kΩ,R2=62.3 kΩ,R3=97.5 kΩ.\nFigure 44.Internal Reference\n\x0b \x0c3\nMOD\nMODN f sinfH f K\nfN sinfª º S\n« » \n¬ ¼  u \nª º Su« » \n¬ ¼ \n\x0b \x0c\x0b \x0c\n\x0b \x0c3N\n11 Z \nH z K\nN 1 Z\x10\n\x10\x10\n u \nu \x10 \n33ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.3.5ΔΣModulator\nThe ADS131A0x isamultichannel, simultaneous sampling ΔΣADC where each channel has anindividual\nmodulator anddigital filter. Themodulator samples theinput signal attherateoffMODderived asafunction ofthe\nADC operating clock, fICLK.Asinthecase ofanyΔΣmodulator, theADS131A0x noise isshaped until fMOD/2.\nThe modulator converts theanalog input voltage intoapulse-code modulated (PCM) data stream. The on-chip\ndigital decimation filters take thisbitstream and provide attenuation tothenow shaped, higher frequency noise.\nThisΔΣsample and conversion process drastically reduces thecomplexity oftheanalog antialiasing filters\ntypically required with Nyquist ADCs.\n9.3.6 Digital Decimation Filter\nThe digital filter receives themodulator output and decimates thedata stream tocreate thefinal conversion\nresult. The digital filter oneach channel consists ofathird-order sinc filter. The oversampling ratio (OSR)\ndetermines thenumber ofsamples taken tocreate theoutput data word, andissetbythemodulator rate divided\nbythedata rate (fMOD/fDATA).The OSR ofthesinc filters isadjusted bytheOSR[3:0] bitsintheCLK2 register .\nTheOSR setting isaglobal setting thataffects allchannels and, therefore, allchannels operate atthesame data\nrate inthedevice. Byadjusting theOSR, tradeoffs canbemade between noise and data rate tooptimize the\nsignal chain: filter more forlower noise (thus creating lower data rates), filter less forhigher data rates.\nThe sinc filter isavariable decimation rate, third-order, low-pass filter. Data aresupplied tothissection ofthe\nfilter from themodulator attherate offMOD.Equation 6shows thescaled sinc3filter Z-domain transfer function.\nAsshown inTable 6,theinteger NisthesetOSR andtheinteger Kisascaling factor forOSR values thatare\nnotaninteger power of2.\n(6)\nEquation 7shows thesinc filter frequency domain transfer function. Asshown inTable 6,theinteger Nistheset\nOSR andtheinteger Kisascaling factor forOSR values thatarenotaninteger power of2.\nwhere:\nN=oversampling ratio (7)\nTable 6.KScaling Factor\nOSR (N) KSCALING VALUE\n800, 400, 200 0.9983778\n4096, 2048, 1024, 512, 256, 128, 64,32 1.0\n768, 384, 192, 96,48 1.00195313\nThe sinc3filter has notches (orzeroes) that occur attheoutput data rate and multiples thereof. Atthese\nfrequencies, thefilter has infinite attenuation. Figure 45and Figure 46illustrate thedigital filter frequency\nresponse outtoanormalized input frequency (fIN/fDATA)of5and 0.5, respectively. Figure 47,Figure 48,and\nFigure 49illustrate thefrequency response forOSR =32,OSR =512, andOSR =4096 uptofMOD,respectively.\nNormalized Frequency (f IN/fDATA)Amplitude (dB)\n0 400 800 1200 1600 2000 2400 2800 3200 3600 4000-250-225-200-175-150-125-100-75-50-250\nD005\nNormalized Frequency (f IN/fDATA)Amplitude (dB)\n024681012141618202224262830 32-140-130-120-110-100-90-80-70-60-50-40-30-20-100\nD003\nNormalized Frequency (f IN/fDATA)Amplitude (dB)\n0 60 120 180 240 300 360 420 480-180-160-140-120-100-80-60-40-200\nD004\nNormalized Frequency (f IN/fDATA)Amplitude (dB)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5-140-130-120-110-100-90-80-70-60-50-40-30-20-100\nD001\nNormalized Frequency (f IN/fDATA)Amplitude (dB)\n0 0.1 0.2 0.3 0.4 0.5-20-18-16-14-12-10-8-6-4-20\nD002\n34ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedFigure 45.Sinc3Filter Frequency Response Figure 46.Sinc3Filter Roll-Off\nFigure 47.Sinc3Filter Frequency Response (OSR 32) Figure 48.Sinc3Filter Frequency Response (OSR 512)\nFigure 49.Sinc3Filter Frequency Response (OSR 4096)\nADC_EN WAKEUP\n1 2 3DIN\nDRDYADCs enabled ADCs wakeup Data period 1 Data period 2 Data period 3 Data period 4\ntSETTLE\nSettled data \navailable for \ndata period 3One data period delay for \nconversion to reach DOUT bufferData available \nfor data period 1Data available \nfor data period 2Sinc3 filter settles in three conversion cycles\nADC\nStatusADC starts conversions\n0\nNormalized Frequency (f IN/fDATA)Amplitude (dB)\n00.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1-0.5-0.45-0.4-0.35-0.3-0.25-0.2-0.15-0.1-0.0500.05\nD006OSR 512\nOSR 768\nOSR 800\n35ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedThe Kscaling factor forOSR values that arenotaninteger power oftwoadds anon-integer gain factor tothe\nsinc3frequency response across allfrequencies. The host must account fortheKscaling factor toobtain the\nADC gain error given intheElectrical Characteristics table. Figure 50overlays thedigital filter frequency\nresponse forthethree Kscaling options inTable 6.Graph scaling issettoanarrow limit toshow thesmall gain\nvariation between OSR values.\nFigure 50.Non-Binary OSR Sinc3Filter Frequency Response\nThe ADS131A0x immediately begins ADC conversions when powered upand brought outofstandby mode\nusing theWAKEUP command. The DRDY falling edge indicates when each ADC conversion completes. The\nsinc3digital filter requires three conversion cycles tosettle (tSETTLE ),assuming theanalog input hassettled toits\nfinal value. The output data arenotgated when thedigital filter settles, meaning that thefirst two ADC\nconversion results show unsettled data from thefilter path before settled data areavailable forthethird ADC\nconversion. The firsttwounsettled ADC conversions, though unsettled, canbeused fordiagnostic purposes to\nensure theADC iscoming outofstandby asexpected.\nInaddition tothesinc3filter settling, theADC requires anextra data period toreport theconversion data. After\ntheADC accumulates thedigital filter data, anadditional data period isrequired fortheADC data toreach the\nDOUT buffer. Because ofthedigital filter settling andtheDOUT buffer, thedevice requires four data periods to\nretrieve data from DOUT. Figure 51shows thedata ready behavior andtime needed forthedigital filter settling\nanddata retrieval coming outofstandby.\nFigure 51.Sinc3Filter Settling\nThe digital filter uses amultiple stage linear-phase digital filter. Linear-phase filters exhibit constant delay time\nacross allinput frequencies (also known asconstant group delay ).This behavior results inzero-phase error\nwhen measuring multi-tone signals. Formore information about group delay indelta-sigma ADCs, see the\nAccounting fordelay from multiple sources indelta-sigma ADCs white paper.\n36ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.3.7 Watchdog Timer\nThe ADS131A0x offers anintegrated watchdog timer toprotect thedevice from entering anunresponsive state.\nEnable thewatchdog timer bysetting theWDT_EN bitintheD_SYS_CFG register .The timer resets with each\ndata frame when theCSsignal transitions from high tolow. Ifatimer reset does nottake place, thewatchdog\ntimer expires after 500msandchecks thestatus oftheDONE pin.\nIfDONE ishigh when thewatchdog timer expires, thedevice assumes thatanunresponsive state hasoccurred\nandissues awatchdog timer reset. Following thereset, thedevice enters thepower-up state (see thePower-Up\nsection) andsets theF_WDT bitintheSTAT_1 register ,indicating thatawatchdog timer reset hastaken place.\nAfter thiswatchdog reset, thedevice requires re-initialization, asifpowering upthedevice forthefirsttime.\nIfDONE islowwhen thewatchdog timer expires, thedevice itself hascompleted thecommunication frame and\nassumes thatthere isanissue inthesystem itself outside thedevice. Inthiscase, thedevice sets theF_WDT bit\nintheSTAT_1 register without resetting thedevice topreserve theconfiguration.\nThe watchdog timer feature isuseful fordevices connected inadaisy-chain communication. With asynchronous\nmaster and synchronous slaves inchain, the watchdog timer can determine ifadevice has become\nunresponsive sothat thedevice can bereset and then re-initialized. Bydefault, thewatchdog timer isnot\nenabled.\n37ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.4 Device Functional Modes\n9.4.1 Low-Power andHigh-Resolution Mode\nThe ADS131A0x offers two modes ofoperation: high-resolution and low-power mode. High-resolution mode\nrequires afaster modulator clock, uptofMOD=4.25 MHz, tomaximize performance athigher data rates. Low-\npower mode scales theanalog and digital currents and restricts themaximum fMOD to1.05 MHz. Select the\noperating mode using theHRM bitintheA_SYS_CFG register .\n9.4.2 Power-Up\nAfter allsupplies areestablished andtheRESET pingoes high, aninternal power-on-reset (POR) isperformed.\nAspart ofthePOR process, allregisters areinitialized tothedefault states, thestates oftheM0, M1, and M2\npins arelatched, theinterface isplaced inalocked state, andthedevice enters standby mode. POR cantake up\nto4.5mstocomplete.\nWhen thehost firstcommunicates with theADS131A0x, theSPIinterface requires oneSCLK pulse towake up.\nTostart communications, NULL commands canbesent tothedevice tocheck thedevice response. The device\nisready toaccept commands when thepower-on cycle iscompleted andtheSPIresponds with aREADY status\nword. The STAT_S register indicates iftheADC powered upproperly orifafault occurred during device\ninitialization. Send anUNLOCK command toenable theinterface andbegin communicating with thedevice. See\nTable 14formore information ontheREADY status word and theUNLOCK from POR orRESET orRESET:\nReset toPOR Values sections formore information onbringing thedevice outofPOR.\n9.4.3 Standby andWake-Up Mode\nAfter being unlocked from POR orafter reset, thedevice enters alow-power standby mode with allADC\nchannels powered down. After theregisters areproperly configured, enable alltheADC channels together by\nwriting totheADC_ENA register and issue aWAKEUP command tostart conversions. Toenter standby mode\nagain, send theSTANDBY command and disable allADC channels bywriting totheADC_ENA register. The\nADS131A0x requires using theWAKEUP and STANDBY commands together with writing totheADC_ENA\nregister todisable orenable ADC channels tostart andstop conversions.\n9.4.4 Conversion Mode\nThe device runs incontinuous conversion mode. When aconversion completes, thedevice places theresult in\ntheoutput buffer andimmediately begins another conversion. Data areavailable atthenext data-ready indicator,\nalthough data may notbefully settled through thedigital filter (see theDigital Decimation Filter section formore\ninformation onsettled data).\n9.4.5 Reset (RESET)\nThere aretwomethods toreset theADS131A0x: pulltheRESET pinlowforatleast tw(RSL) orsend theRESET\ncommand. TheRESET pinmust betiedhigh iftheRESET command isused. TheRESET command takes effect\natthecompletion ofthecommand (see theRESET: Reset toPOR Values section formore information). Aspart\nofthereset process, allregisters areinitialized tothedefault states, thestatus oftheM0,M1,andM2pins are\nlatched, theinterface isplaced inalocked state, andthedevice enters standby mode. Reset cantake upto4.5\nmstocomplete. The device outputs aREADY status word indicating thatthereset iscompleted andthedevice\nisready toaccept commands. Send anUNLOCK command toenable theinterface and begin communicating\nwith thedevice. See Table 13formore information ontheREADY status word, theUNLOCK from POR\ncommand, andtheRESET command. Figure 7illustrates thecritical timing relationship oftaking theADS131A0x\nintoreset andbringing thedevice outofreset.\nDIN\nDOUTData Frame\nDevice Word 1\nDevice Word 1 Device Word 3 Device Word 2Device Word 3 Device Word 2\na) Frame b) Single Device WordDIN, DOUTSCLK§\x03§\x03§\x03\nDevice word is length set by M1: 16, 24, or 32 bits.\n38ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5 Programming\n9.5.1 Interface Protocol\nThe ADS131A0x isdesigned with aninterface protocol that expands thecapability ofoutputting more ADC\nsystem monitors without disrupting data flow. This protocol communicates through standard serial peripheral\ninterface (SPI) methods, using allocated device words within asingle data transmission frame topass\ninformation. Asingle data frame starts when theinterface isenabled, typically done bypulling theCSlinelow.\nThe duration ofadata frame ismade upofseveral device words with programmable bitlengths. Avisual\nrepresentation showing how adata frame ismade upofmultiple device words isshown inFigure 52.\nFigure 52.Data Frame andDevice Word\n9.5.1.1 Device Word Length\nThe interface isfullduplex, allowing thedevice toberead from andwritten towithin thesame data frame. The\nlength oftheindividual device words isprogrammable through thestate oftheM1pin.This pinmust besetto\noneofthree states atpower-up. The pinstate islatched atpower-up andchanging thepinstate after power-up\nhasnoeffect. Table 7lists themodes associated with theM1pinstate. The M1pinmust betiedhigh toIOVDD\nthrough a<1-kΩresistor, lowtoGND through a<1-kΩresistor, orleftfloating.\nTable 7.M1PinSetting\nM1STATE DEVICE WORD LENGTH (Bits)\nIOVDD 32\nGND 24\nFloat 16\n9.5.1.2 Fixed versus Dynamic-Frame Mode\nThe device hastwodata frame size options tosetthenumber ofdevice words perframe: fixed and dynamic-\nframe mode, controlled bytheFIXED bitintheD_SYS_CFG register .Bydefault, theADS131A0x powers upin\ndynamic-frame mode.\nInfixed-frame mode, there arealways sixdevice words foreach data frame fortheADS131A04. The firstdevice\nword isreserved forthestatus word, thenext four device words arereserved fortheconversion data foreach of\nthefour channels, and thelastword isreserved forthecyclic redundancy check (CRC) data word. Forthe\nADS131A02, there aretwofewer words because there aretwofewer channels reporting data words.\nIndynamic-frame mode, thenumber ofdevice words perdata frame isdependent oniftheADCs areenabled\nandifCRC data integrity isenabled. The device words inadata frame ofthecommand orstatus word, thedata\nwords forenabled ADC channels, andtheCRC word ifenabled.\na) Fixed-Frame Size (CRC Disabled) b) Dynamic Frame Size (CRC Disabled)\nc) Fixed-Frame Size (CRC Enabled) d) Dynamic Frame Size (CRC Enabled)Command\nStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nData0000 DIN\nDOUTData Frame\n00 00 00 00\nCommand\nStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nDataCRCCRC DIN\nDOUTData Frame\n00 00 00 00Command\nStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nDataDIN\nDOUTData Frame\n00 00 00 00\nCommand\nStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nDataCRCCRC DIN\nDOUTData Frame\n00 00 00 00\na) Fixed-Frame Size (CRC Disabled)\nc) Fixed-Frame Size (CRC Enabled)b) Dynamic Frame Size (CRC Disabled)\nd) Dynamic Frame Size (CRC Enabled)Command\nStatus 00 00 00 00 0000 DIN\nDOUTData Frame\n00 00 00 00\nCommand\nStatus 00 00 00 00 CRCCRC DIN\nDOUTData Frame\n00 00 00 00Command\nStatusDIN\nDOUTData Frame\nCommand\nStatus CRCDIN\nDOUTData Frame\nCRC\n39ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedFigure 53shows thefixed-frame anddynamic-frame modes fortheADS131A04 instandby mode with CRC data\nintegrity enabled anddisabled. Figure 54shows thefixed-frame anddynamic-frame modes fortheADS131A04\nwith ADC channels andCRC data integrity enabled anddisabled.\nFigure 53.Fixed versus Dynamic-Frame Modes inStandby Mode\nFigure 54.Fixed versus Dynamic-Frame Modes With ADCs Enabled\nEnabling theADCs intheADC_ENA register changes theSPIframe size when using dynamic-frame mode. This\nchange may result inanF_FRAME error ifthenext command frame isnotadjusted. The number ofwords ina\nframe isdependent onhow many ADCs areenabled andiftheCRC isenabled.\n40ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.1.3 Command Word\nThe command word isthefirstdevice word onevery DIN data frame. This frame isreserved forsending user\ncommands towrite orread from registers (see theSPICommand Definitions section). The commands arestand-\nalone, 16-bit words that appear inthe16most significant bits(MSBs) ofthefirstdevice word oftheDIN data\nframe. Write zeroes totheremaining unused least significant bits(LSBs) when operating ineither 24-bit or32-bit\nword size modes.\n9.5.1.4 Status Word\nThe status word isthefirstdevice word inevery DOUT data frame. The status word either provides astatus\nupdate oftheADC internal system monitors orfunctions asastatus response toaninput command; seetheSPI\nCommand Definitions section. The contents ofthestatus word arealways 16bitsinlength with theremaining\nLSBs settozeroes depending onthedevice word length; seeTable 7.\n9.5.1.5 Data Words\nADC conversion data words follow thestatus word inthecommunication data frame. The device outputs\nindividual channel data inseparate device words. The ADS131A0x converter is24-bit resolution regardless of\nthedevice word length setbypinM1shown inTable 7.However, theADC conversion data aretruncated to16\nbitswhen using a16-bit device word length setting, orwhen using the24-bit device word length setting with the\nHamming code enabled setbytheM2pin.\n9.5.1.5.1 ADC Data Word 16-Bit Format\nThe ADC conversion data word issettoa16-bit format with either oftwoconditions. First, iftheM1pininput is\nleftfloating, thedevice word format issettoa16-bit word length. This sets theADC output data length to16-bits.\nSecond, iftheM1pininput issettoGND andtheM2pinissettoIOVDD, thedevice word format issettoa24-\nbitword length. Inthissecond condition, thefirst16bitsareused fortheADC data, while thelasteight bitsare\nused fortheHamming code. The 16bitsofdata perchannel aresent inbinary two\'s complement format, MSB\nfirst. Thesize ofonecode (LSB) iscalculated using Equation 8:\n1LSB =(2×VREF/Gain) /216=FS/215(8)\nApositive full-scale input [VIN≥(FS–1LSB) =(VREF/Gain –1LSB)] produces anoutput code of7FFFh anda\nnegative full-scale input (VIN≤–FS=–VREF/Gain) produces anoutput code of8000h. The output clips atthese\ncodes forsignals thatexceed full-scale.\nTable 8summarizes theideal output codes fordifferent input signals.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 8.16-Bit Ideal Output Code versus Input Signal\nINPUT SIGNAL, VIN\nVAINxP -VAINxNIDEAL OUTPUT CODE(1)\n≥FS(215–1)/2157FFFh\nFS/2150001h\n0 0000h\n–FS/215FFFFh\n≤–FS 8000h\n41ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.1.5.2 ADC Data Word 24-Bit Format\nForallother configurations, theADC conversion data issettoa24-bit data format. IftheM1pinissettoGND,\nthedevice word isa24-bit word length. However, iftheM1pinissettoIOVDD, thedevice data word is32bits.\nWith the32-bit device word length, thelasteight bitsareused fortheHamming code when enabled, andare0s\nwhen theHamming code isdisabled. Inthese settings, theADS131A0x outputs 24bitsofdata perchannel in\nbinary two\'s complement format, MSB first. Thesize ofonecode (LSB) iscalculated using Equation 9:\n1LSB =(2×VREF/Gain) /224=FS/223(9)\nApositive full-scale input [VIN≥(FS–1LSB) =(VREF/Gain –1LSB)] produces anoutput code of7FFFFFh and\nanegative full-scale input (VIN≤–FS=–VREF/Gain) produces anoutput code of800000h. The output clips at\nthese codes forsignals thatexceed full-scale.\nTable 9summarizes theideal output codes fordifferent input signals.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 9.24-Bit Ideal Output Code versus Input Signal\nINPUT SIGNAL, VIN\nVAINxP -VAINxN IDEAL OUTPUT CODE(1)\n≥FS(223–1)/2237FFFFFh\nFS/223000001h\n0 000000h\n–FS/223FFFFFFh\n≤–FS 800000h\n9.5.1.6 Hamming Code Error Correction\nHamming code isanoptional data integrity feature used tocorrect forsingle-bit errors and detect multiple-bit\nerrors ineach device word. Enable Hamming code with M2pinsettings (see Table 10fordetails). TietheM2pin\ntoIOVDD through a<1-kΩresistor toenable Hamming code, ortietheM2pintoGND through a<1-kΩresistor\ntodisable Hamming code.\nHamming code isonly supported in24-bit and 32-bit device word sizes. The ADS131A0x outputs 24bitsof\nconversion data and an8-bit Hamming code perchannel when operating in32-bit word size. The ADS131A0x\noutputs 16bitsofconversion data andan8-bit Hamming code perchannel when operating in24-bit word size.\nTable 10lists theconfiguration options oftheM1and M2hardware pins and theassociated device word size.\nThe status and command words arealways 16bits inlength, reserving theeight least significant bits for\nHamming code.\nTable 10.M2PinSetting Options\nM2STATE M1STATE DEVICE WORD SIZE CONVERSION DATA HAMMING DATA\nIOVDDIOVDD 32bits 24bits On:8bits\nGND 24bits 16bits On:8bits\nFloat Notavailable Notavailable Notavailable\nGNDIOVDD 32bits 24bit+8zeroes Off\nGND 24bits 24bit Off\nFloat 16bits 16bit Off\nFloat N/A Notavailable Notavailable Notavailable\n5 Hamming Bits2 ChS\nBits0 Bits\n32-Bit ADC Data\nDevice Word 24 Data Bits 8 HC Bits\n16 Data Bits 8 HC Bits24-Bit ADC Data\nDevice Word 16 Command, Status Bits 8 HC Bits\n16 Command, Status Bits 8 HC Bits32-Bit Command, Status\nDevice Word \n24-Bit Command, Status\nDevice Word 00h\n16 CRC Bits 8 HC Bits\n16 CRC Bits 8 HC Bits32-Bit CRC\nDevice Word\n24-Bit CRC\nDevice Word00h\n42ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedWhen enabled, theHamming code byte isanadditional 8-bits appended totheendofeach device word onboth\nthedevice input onDIN and theoutput onDOUT, asshown inFigure 55.This additional eight bits area\ncombination offiveHamming code (Hamming) bits, twochecksum (ChS) bits, and one zero bit,asshown in\nFigure 56.\nFigure 55.Hamming Code onEach Device Word\nFigure 56.Hamming Code BitAllocation\nCRC canbeused with theHamming code error correction enabled. When theHamming code error correction is\nenabled with CRC, the8-bit Hamming data perdevice word isnotprotected bytheCRC and isignored inthe\ncalculation. Forexample, ifthe32-bit word size isused with Hamming code enabled, theCRC check only uses\nthemost significant 24bitsofeach device word andignores thelasteight bitsused fortheHamming code. The\nCRC considers each device word asbeing 24bits.\nTable 11shows theHamming bitcoverage for24-bit data. The encoded data bit00corresponds totheLSB of\nthedata andbit23istheMSB ofthedata. The Hamming code bitsareinterleaved within thedata bits. H0isthe\nleast significant bitoftheHamming code andH4isthemost significant bit.\nTable 11.ADS131A0x Hamming Codes\nHAMMING OR\nDATA D D D D D D D D D D D D D H D D D D D D D H D D D H D H H\nEncoded data\nbits00 01 02 03 04 05 06 07 08 09 10 11 12 04 13 14 15 16 17 18 19 03 20 21 22 02 23 01 00\nParity bit\ncoverageH0 x x x x x x x x x x x x x x x\nH1 x x x x x x x x x x x x x x\nH2 x x x x x x x x x x x x x x\nH3 x x x x x x x x x x x x x x\nH4 x x x x x x x x x x x x x x\nFormore information about Hamming code implementation, seetheCommunication Methods forData Integrity\nUsing Delta-Sigma Data Converters application report .\n43ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.1.7 Cyclic Redundancy Check (CRC)\nCyclic redundancy check (CRC) isamethod fordetecting errors indata communication between thedevice and\nthemaster. The CRC uses apolynomial division with binary data and theremainder word becomes acheck to\nverify thatthecommunication iscorrect. The ADS131A0x implements astandard CRC16-CCITT algorithm using\napolynomial of11021h andaninitial remainder ofFFFFh.\nTheCRC word isthelastdevice word intheDINandDOUT data frame. TheCRC device word isoptional andis\nenabled bytheCRC_EN control bitintheD_SYS_CFG register .When enabled, a16-bit CRC data check word\nispresent inthe16most significant bitsofthelastdevice word inthedata frame onboth DIN andDOUT. Use\ntheCRC toprovide detection ofsingle andmultiple biterrors during data transmission.\nThe CRC onallDIN commands isverified bythedevice prior tocommand execution except fortheWREGS\ncommand; seetheWREGS: Write Multiple Registers section. The WREGS command does notcheck theCRC\nprior towriting registers butdoes indicate ifanerror occurred. IftheCRC onDIN isincorrect, F_CHECK inthe\nSTAT_1 register issetto1andtheinput command does notexecute (forallcommands except WREGS). Fillthe\nunused device words onDINwith zeroes, placing theCRC word inthelastdevice word.\nThe number ofinput CRC errors iscounted andstored intheerror count register. The register counts errors up\nto255before rolling over to0.Thecounter iscleared byreading theerror count register.\n9.5.1.7.1 Computing theCRC\nThe CRC byte isthe16-bit remainder ofthebitwise exclusive-OR (XOR) operation ofthedata bytes byaCRC\npolynomial. TheCRC isbased ontheCRC-CCITT polynomial X16+X12+X5+1.\nThe binary coefficients ofthepolynomial are: 10001 0000 0010 0001. Calculate theCRC bydividing thedata\nbytes (with theXOR operation, thus excluding theCRC) with thepolynomial and compare thecalculated CRC\nvalues totheprovided CRC value. Ifthevalues donotmatch, then adata transmission error hasoccurred. Inthe\nevent ofadata transmission error, read orwrite thedata again.\nThefollowing shows ageneral procedure tocompute theCRC value. Assume theshift register is16bitswide:\n1.Setthepolynomial value to1021h\n2.Settheshift register toFFFFh\n3.Foreach byte inthedata stream:\n–Shift thenext data byte leftbyeight bitsandXOR theresult with theshift register, placing theresult into\ntheshift register\n–Dothefollowing eight times:\n1.Ifthemost significant bitoftheshift register isset,shift theregister leftbyonebitandXOR theresult\nwith thepolynomial, placing theresult intotheshift register\n2.Ifthemost significant bitoftheshift register isnotset,shift theregister leftbyonebit\n4.Theresult intheshift register istheCRC check value\nNOTE\nThe CRC algorithm used here employs anassumed setX16bit.This bitisdivided outby\nleft-shifting theX16bit16times outoftheregister prior toXORing with thepolynomial\nregister. This process makes theCRC calculable with a16-bit word size.\nThe Communication Methods forData Integrity Using Delta-Sigma Data Converters application report provides\nmore information about CRC implementation, including example code.\nCommand\nStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nDataCRCZero Zero Zero Zero CRCDevice words used to generate CRC\nZero bit words not used to generate CRC\nDIN\nDOUTData Frame\nCRC_MODE = 0 DOUT words used to generate CRC\nCommand\nStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nDataCRCCRCDIN words used to generate CRC\nDIN\nDOUTData Frame\nCRC_MODE = 1 DOUT words used to generate CRCZero Zero Zero Zero\n44ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.1.7.2 CRC With CRC_MODE =1\nThe CRC iscalculated using specific device words inthedata frame determined bytheCRC_MODE bitinthe\nD_SYS_CFG register .When theCRC_MODE =1,theCRC iscalculated using allofthebitssent tothedevice\npreceding theCRC word. ForDIN thisincludes anycommand word, device words, andanyzero words sent to\nthedevices. ForDOUT, alldevice words sent areused fortheCRC. This includes theresponse word, device\nwords, and ADC data words. However, when Hamming codes areenabled, theHamming byte ofeach word is\nnotused intheCRC calculation.\nFigure 57shows thedevice words used forcalculating theCRC when theCRC_MODE issetto1.\nFigure 57.CRC with CRC_MODE =1\nInaddition totheCRC_MODE bit,theFIXED bitintheD_SYS_CFG register determines thenumber ofwords in\nthecommunication frame. When theFIXED bitis1,theADS131A04 hassixdevice words perframe and the\nADS131A02 hasfour device words perframe. When theFIXED bitis0,each disabled ADC reduces thenumber\nofdevice words inthecommunication frame by1.\n9.5.1.7.3 CRC with CRC_MODE =0\nWhen CRC_MODE =0,theCRC iscomputed from only device words. ForDIN, thisincludes commands andany\nadditional device words. However, any zero-valued words (not part ofthecommand ordevice words) sent to\nDIN, arenotused forCRC calculation. ForDOUT, alldevice words sent areused fortheCRC. When Hamming\ncodes areenabled, theHamming byte ofeach word isnotused intheCRC calculation.\nFigure 58shows thedevice words used forcalculating theCRC when theCRC_MODE issetto0.\nFigure 58.CRC with CRC_MODE =0\nSimilar totheCRC_MODE =1case, theFIXED bitdetermines thenumber ofwords inthecommunication frame.\nWhen theFIXED bitis1,theADS131A04 hassixdevice words perframe andtheADS131A02 hasfour device\nwords perframe. When theFIXED bitis0,thenumber ofdevice words depends onthenumber ofADCs\nenabled.\nCommand\nStatusChannel 1\nDataChannel 2\nDataChannel 3\nDataChannel 4\nDataCRCRegisters\n9, 10DIN words used to generate CRC\nDIN\nDOUTData Frame\nDOUT words used to generate CRCZeroCRCRegisters\n1, 2Registers\n3, 4Registers\n5, 6Registers\n7, 8\nZero padding\n45ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.1.7.4 CRC Using theWREGS Command\nAsmentioned previously, theWREGS command does notcheck theCRC prior towriting registers butdoes\nindicate ifanerror occurred. The CRC onallother DIN commands isverified bythedevice prior tocommand\nexecution.\nThe WREGS command causes thedata frame toextend until thelastregister iswritten (see theWREGS: Write\nMultiple Registers section formore details), thus requiring theCRC tobeplaced onDIN after thedata frame\nextension. The ADS131A0x places theCRC word onDOUT attheend ofallADC data. When sending the\nWREGS command, thedevice words following theCRC onDOUT arepadded with zeroes andarenotincluded\nintheCRC calculation. Thedevice words thatarenotchecked arehighlighted inred.\nFigure 59shows thedevice words used forcalculating theCRC when using theWREGS command.\nFigure 59.CRC Using theWREGS Command\nThe WREGS command does notcheck theCRC prior towriting registers. IfCRC verification isdesired before\nexecuting aregister write operation, theuser should avoid using theWREGS command, and use individual\nWREG commands instead.\nDevice\nM0CS\nDINSCLK\nCLKINMPU, DSP\nIRQCS\nMOSISCLK\nMaster\nCLKMISO DOUT\nDONEDRDYIOVDD IOVDD\nSlaveMaster\n46ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.2 SPIInterface\nThe device SPI-compatible serial interface isused toread conversion data, read and write the device\nconfiguration registers, andcontrol device operation. Only CPOL =0andCPHA =1aresupported. The interface\nconsists offivecontrol lines (CS,SCLK, DIN, DOUT, andDRDY) butcanbeused with only four signals aswell.\nThree interface configurations areselectable intheADS131A0x byM0pinsettings, asshown inTable 12:\nasynchronous interrupt mode, synchronous master mode, andsynchronous slave mode.\nThe M0pinsettings (listed inTable 12)arelatched onpower-up tosettheinterface. The same communication\nlines areused forallthree interface modes: SCLK, DIN, DOUT, andDRDY, with CSasanoption in5-wire mode.\nAnoptional sixth signal (DONE) isavailable forusewhen chaining multiple devices, asdiscussed intheADC\nFrame Complete (DONE) section. TietheM0pinhigh toIOVDD through a<1-kΩresistor, lowtoGND through a\n<1-kΩresistor, orleave theM0pinfloating.\nTable 12.M0PinSettings\nM0STATE INTERFACE MODE\nIOVDD Asynchronous interrupt mode\nGND Synchronous master mode\nFloat Synchronous slave mode\n9.5.2.1 Asynchronous Interrupt Mode\nAsynchronous interrupt mode isthepreferred mode fortheoperation ofasingle device. After theADCs are\nenabled andconverting, theDRDY pincanbeused asaninterrupt forthemaster toread theconversion data.\nThe DRDY indication isoutput bytheADC atthedata rate programmed intothedevice setbythemodulator\nclock (fMOD)andtheOSR. Because theDRDY pincanbeused asaninterrupt, thedevice andthemaster donot\nrequire asynchronous master clock.\nTheSPIuses fiveinterface signals: CS,SCLK, DIN, DOUT, andDRDY inasynchronous interrupt mode. Use the\nfour interface lines, CS, SCLK, DIN, and DOUT toread conversion data, read and write registers, and send\ncommands totheADS131A0x. Use theDRDY output asastatus signal toindicate when new conversion data\nareready. Figure 60shows typical device connections fortheADS131A0x toahost microprocessor ordigital\nsignal processor (DSP) inasynchronous interrupt mode.\nFigure 60.Asynchronous Interrupt Mode Device Connections\n9.5.2.1.1 Chip Select (CS)\nChip select (CS) isanactive-low input thatselects thedevice forSPIcommunication andcontrols thebeginning\nandendofadata frame inasynchronous interrupt mode. CSmust remain lowfortheentire duration oftheserial\ncommunication tocomplete acommand ordata readback. When CSistaken high, theserial interface (including\nthedata frame) isreset, SCLK andDINareignored, andDOUT enters ahigh-impedance state. DRDY transitions\nlowwhen data conversion iscomplete, regardless ofwhether CSishigh orlow. Aswith other SPI devices,\nmultiple ADS131A0x devices inasynchronous interrupt mode canbecontrolled atthesame time buteach device\nrequires itsown CSline.\n9.5.2.1.2 Serial Clock (SCLK)\nTheserial clock (SCLK) features aSchmitt-triggered input andisused toclock data intoandoutofthedevice on\nDIN and DOUT, respectively. SCLKs canbesent continuously orinbyte increments totheADC. Even though\ntheinput hashysteresis, keeping theSCLK signal asclean aspossible isrecommended toprevent glitches from\naccidentally shifting data. When theserial interface isidle, hold SCLK low.\nCS\nSCLK\nDIN§\x03§\x03 §\x03§\x03DRDY§\x03\nDOUT§\x03§\x03\nDOUTCSDRDY\nNew data are lost,\nF_DRDY = 1.fDATA\nChannel 1 \nDataStatusChannel 2 \nDataChannel 3 \nData\n47ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.2.1.3 Data Input (DIN)\nUse thedata input (DIN) pinand SCLK tocommunicate with theADS131A0x (user commands and register\ndata). The device latches data onDIN ontheSCLK falling edge. The command orregister write takes effect\nfollowing completion ofthedata frame.\n9.5.2.1.4 Data Output (DOUT)\nUse thedata output (DOUT) pinwith SCLK toread conversion andregister data from theADS131A0x. Data on\nDOUT areshifted outontheSCLK rising edge. DOUT goes toahigh-impedance state when CSishigh orafter\ntheleast significant bitisshifted from theoutput shift register (see theth(LSB) specification intheSwitching\nCharacteristics: Asynchronous Interrupt Interface Mode table).\n9.5.2.1.5 Data Ready (DRDY)\nDRDY indicates when anew conversion result isready forretrieval. When DRDY transitions from high tolow,\nnew conversion data areready. TheDRDY signal remains lowfortheduration ofthedata frame andreturns high\neither when CSreturns high (signaling thecompletion oftheframe), orprior tonew data being available. The\nhigh-to-low DRDY transition occurs atthesetdata rate regardless oftheCSstate. Ifdata arenotcompletely\nshifted outwhen new data areready, theDRDY signal toggles high foraduration of0.5×tMODand back low.\nThe device sets theF_DRDY bitintheSTAT_1 register indicating that theDOUT output shift register isnot\nupdated with thenew conversion result. Figure 61shows anexample ofnew data being ready before previous\ndata areshifted out,causing thenew conversion result tobelost. The DRDY pinisalways actively driven, even\nwhen CSishigh.\nFigure 61.Asynchronous Interrupt Mode Conversion Update During aRead Operation\n9.5.2.1.6 Asynchronous Interrupt Mode Data Retrieval\nFigure 62shows therelationship between DRDY, CS,SCLK, DIN, andDOUT during data retrieval. The high-to-\nlowDRDY transition indicates thatnew data areavailable. Transition CSfrom high tolowtobegin adata frame.\nAttheendofthedata frame, CSreturns high andbrings DRDY high.\nFigure 62.DRDY Behavior with Data Retrieval inAsynchronous Interrupt Mode\nDevice\nM0\nDINSCLK\nCLKINMPU, DSP\nIRQCS\nMOSISCLK\nMaster\nCLKMISO DOUT\nDONEDRDYIOVDD\nCS\nMasterSlave\n48ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.2.2 Synchronous Master Mode\nSynchronous master mode canbeused with theADS131A0x device asthemaster, using themicrocontroller as\ntheslave toread thedata after each conversion. Devices insynchronous master mode and inasynchronous\ninterrupt mode may beused tosynchronize theconversions forslave devices setinsynchronous slave mode.\nThe SPIuses four interface signals: SCLK, DIN, DOUT, and DRDY insynchronous master mode. Connect the\nCSsignal totheDONE signal when using asingle device insynchronous master mode. The SCLK, DRDY, and\nDOUT signals areoutputs from thedevice. Provide DIN from themicroprocessor (MPU) orDSP using theSCLK\nedge timing oftheADS131A0x. Figure 63shows typical device connections fortheADS131A0x insynchronous\nmaster mode toahost microprocessor orDSP.\nFigure 63.Synchronous Master Mode Device Connections\n9.5.2.2.1 Serial Clock (SCLK)\nSCLK istheserial peripheral interface (SPI) serial clock. Use SCLK toshift incommands andshift outdata from\nthedevice, similar tothedescription provided intheAsynchronous Interrupt Mode section. The SCLK output\nequals theICLK derived from theinput clock, CLKIN, using theclock divider control intheCLK1 register .SCLKs\ncontinuously output attheICLK ratewith thebeginning ofadata frame setbyaDRDY falling edge.\n9.5.2.2.2 Data Input (DIN)\nUse thedata input (DIN) pinand SCLK tocommunicate with theADS131A0x (user commands and register\ndata). The device latches data onDIN ontheSCLK falling edge. The command orregister write takes effect\nfollowing completion ofthedata frame.\n9.5.2.2.3 Data Output (DOUT)\nUse thedata output pin(DOUT) with SCLK toread conversion andregister data from theADS131A0x. Data on\nDOUT areshifted outontheSCLK rising edge. DOUT goes toahigh impedance state when CSishigh orafter\ntheleast significant bitisshifted from theoutput shift register (see theth(LSB) specification intheSwitching\nCharacteristics: Synchronous Master Interface Mode table).\n9.5.2.2.4 Data Ready (DRDY)\nThe DRDY signal isanoutput that functions asanew data ready indicator and asthecontrol forthestart and\nstop ofadata frame. Ahigh-to-low transition ofDRDY from theADC indicates that theoutput shift register is\nupdated with new data and begins anew data frame. Subsequent SCLKs shift outthefirst device word on\nDOUT.\n9.5.2.2.5 Chip Select (CS)\nForsingle device operation insynchronous master mode, tietheCSlinetotheDONE output signal.\nSCLK\nDIN§\x03§\x03 §\x03§\x03DRDY\nDOUT§\x03§\n49ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.2.2.6 Synchronous Master Mode Data Retrieval\nFigure 64shows therelationship between DRDY, DOUT, DIN, and SCLK during data retrieval insynchronous\nmaster mode. The high-to-low DRDY transition from theADS131A0x starts adata frame andindicates thatnew\ndata areavailable. DIN andDOUT transition ontheSCLK rising edge. After theLSB isshifted outDRDY returns\nhigh, completing thedata frame. The ICLK speed must befastenough toshift outtherequired bitsbefore new\ndata areavailable because ICLK determines theSCLK output rate, asdescribed intheSerial Clock (SCLK)\nsection. TietheCSsignal totheDONE signal insingle device synchronous master mode.\nFigure 64.Data Retrieval inSynchronous Master Mode\nDevice\nM0\nDINSCLK\nCLKINMPU, DSP\nnIRQCS\nMOSISCLK\nMaster\nCLKMISO DOUT\nDONEDRDYIOVDD\nCS\nFloat\nSlaveMaster\n50ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.2.3 Synchronous Slave Mode\nSynchronous slave mode can beused when there isasynchronous master clock and amaster available to\ncontrol theslave device. This mode ofoperation canbebest used tocontrol oneormore slave devices and to\ncollect data from alldevices similar toadaisy-chain configuration. The master can beadevice used in\nasynchronous interrupt mode, adevice used insynchronous master mode, oramicrocontroller. Regardless of\ntheselected interface type, themaster must have asynchronous clock and must beable tosend clocks at\nexactly theproper timing tomaintain synchronization.\nThe SPIuses fiveinterface signals: CS, SCLK, DIN, DOUT, and DRDY insynchronous slave mode. The CS,\nSCLK, DIN, and DRDY signals areinputs tothedevice and theDOUT signal isanoutput. DRDY canbetied\ndirectly toCS(foratotal offour interface lines) orcan beused independently asafourth input signal for\nsynchronization toanexternal event; see theData Ready (DRDY) section formore information onusing the\nDRDY lineforsynchronization. Figure 65shows typical device connections fortheADS131A0x insynchronous\nslave mode toahost microprocessor orDSP.\nFigure 65.Synchronous Slave Mode Device Connections\n9.5.2.3.1 Chip Select (CS)\nChip select (CS) isanactive-low input thatselects thedevice forSPIcommunication andcontrols thebeginning\nand end ofadata frame insynchronous slave mode. CSmust remain lowfortheentire duration oftheserial\ncommunication tocomplete acommand ordata readback. When CSistaken high, theserial interface (including\nthedata frame) isreset, SCLK andDINareignored, andDOUT enters ahigh-impedance state. TieCSdirectly to\ntheDRDY input signal tominimize communication lines aslong asthesynchronization timing inFigure 5ismet.\nOtherwise, theCSlinecanbeused independent ofDRDY.\n9.5.2.3.2 Serial Clock (SCLK)\nSCLK istheSPI serial clock. Use SCLK toshift incommands onDIN and shift outdata from thedevice on\nDOUT, similar tothedescription intheAsynchronous Interrupt Mode section.\nIftheSCLK source isfree-running, theSCLK input signal canbesetastheADC ICLK, removing theneed ofa\nseparate CLKIN. The CLKSRC bitintheCLK1 register controls thesource fortheADC ICLK. The modulator\nclock isderived from theICLK using theICLK_DIV[2:0] bitsintheCLK2 register ;seeFigure 35foradiagram of\nhow SCLK isrouted intothedevice when serving astheICLK. Setting SCLK astheinternal ICLK requires that\nclocks aresent continuously without anydelay orstop periods. Care must betaken toprevent glitches onSCLK\natalltimes.\n9.5.2.3.3 Data Input (DIN)\nUse thedata input pin(DIN) along with SCLK tocommunicate with theADS131A0x (user commands and\nregister data). The device latches data onDIN ontheSCLK falling edge. The command orregister write takes\neffect following thecompletion ofthedata frame.\n9.5.2.3.4 Data Output (DOUT)\nUse thedata output pin(DOUT) with SCLK toread conversion andregister data from theADS131A0x. Data on\nDOUT areshifted outontheSCLK rising edge. DOUT goes toahigh impedance state when CSishigh orafter\ntheleast significant bitisshifted from theoutput shift register (see theth(LSB) specification intheSwitching\nCharacteristics: Synchronous Slave Interface Mode table).\nCS\nSCLK\nDINDRDY\nDOUT tDATA   \n51ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.2.3.5 Data Ready (DRDY)\nInsynchronous slave mode, DRDY isaninput signal thatmust bepulsed atthedevice setdata rate. The DRDY\ninput signal iscompared toaninternally-generated data update signal toverify that these two signals are\nsynchronized. Ahigh-to-low DRDY transition isexpected attheprogrammed data rate oratmultiples thereof. In\ntheevent ofanunexpected DRDY input pulse, theF_RESYNC bitflags intheSTAT_1 register and theADC\ndigital filter resets. Use theDRDY input signal asasynchronization method toalign new data ready with an\nexternal event orwith asecond ADS131A0x device. See theTiming Requirements: Synchronous Slave Interface\nMode table forthetiming requirements oftheDRDY input insynchronous slave mode.\n9.5.2.3.6 Synchronous Slave Mode Data Retrieval\nFigure 66shows the relationship between DRDY, CS, SCLK, DIN, and DOUT during data retrieval in\nsynchronous slave mode. Insynchronous slave mode, thehigh-to-low DRDY transition sent from theprocessor\nmust besynchronized with thedata rate programmed, ormultiples thereof, toavoid adigital filter reset. The data\nframe begins with ahigh-to-low CStransition with orafter DRDY transitions low. The DIN and DOUT signals\ntransition ontheSCLK rising edge. DRDY canreturn high atanypoint butmust maintain ahigh-to-low transition\natthesetdata rate toavoid aresynchronization event. Tominimize interface lines, theCSsignal canbetied\ndirectly totheDRDY signal; thetiming specifications intheTiming Requirements: Synchronous Slave Interface\nMode table arestillmaintained.\nFigure 66.Data Retrieval inSynchronous Slave Mode\n9.5.2.4 ADC Frame Complete (DONE)\nThe DONE output signal isanoptional interface linethatenables chaining multiple devices together toincrease\nchannel count. Connect theDONE signal totheCSofthenext chained data converter inthesystem tocontrol\nthestart andstop ofthesubsequent converter interface. The DONE signal transitions from high tolowfollowing\ntheLSB being shifted out. The delay time from theSCLK falling edge shifting outtheLSB tothehigh-to-low\nDONE transition isconfigured using theDNDLY[1:0] bitsintheD_SYS_CFG register .See Figure 6fordetails of\nthesignals andtimings oftheDONE signal.\nForsingle device operation, configure DONE inthefollowing ways:\n•Inasynchronous slave mode, either float theDONE output signal orpulltheDONE output signal toIOVDD\nthrough a100-kΩpullup resistor.\n•Insynchronous master mode, tietheDONE output signal totheCSinput line.\n•Insynchronous slave mode, either float theDONE output signal orpulltheDONE output signal toIOVDD\nthrough a100-kΩpullup resistor.\nSee theMultiple Device Configuration section formore information onusing theDONE signal formultiple device\nchaining.\n52ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.3 SPICommand Definitions\nTheADS131A0x device operation iscontrolled andconfigured through tencommands. Table 13summarizes the\navailable commands. Thecommands arestand-alone, 16-bit words andreside inthefirstdevice word ofthedata\nframe. Write zeroes totheremaining LSBs when operating ineither 24-bit or32-bit word sizes because each\ncommand is16-bits inlength. The commands aredecoded following thecompletion ofadata frame and take\neffect immediately. Each recognized command isacknowledged with astatus output inthefirstdevice word of\nthenext data frame.\nTable 13.Command Definitions\nCOMMAND DESCRIPTION DEVICE WORDADDITIONAL\nDEVICE WORDCOMMAND\nSTATUS\nRESPONSE\nSYSTEM COMMANDS\nNULL Nullcommand 0000h STATUS\nRESET Software reset 0011h READY\nSTANDBY Enter low-power standby mode 0022h ACK =0022h\nWAKEUP Wake-up from standby mode 0033h ACK =0033h\nLOCKPlaces theinterface inalocked state and\nignores allcommands except NULL, RREGS,\nandUNLOCK0555h ACK =0555h\nUNLOCKBrings thedevice outofanunconfigured POR\nstate oralocked state0655h ACK =0655h\nREGISTER WRITE AND READ COMMANDS\nRREG Read asingle register ataddress aaaaa(001a aaaa 0000\n0000)bREG\nRREGSRead (nnnn nnnn +1)registers starting at\naddress aaaaa(001a aaaa nnnn\nnnnn)bRREGS\nWREGWrite asingle register ataddress aaaaa with\ndata dddd dddd(010a aaaa dddd\ndddd)bREG (updated\nregister)\nWREGSWrite (nnnn nnnn +1)registers beginning at\naddress aaaaa .Additional device words are\nrequired tosend data (dddd dddd )toregister\naddress (a)anddata (eeee eeee )toregister\naddress (a+1).Each device word contains data\nfortworegisters.\nThedata frame size isextended by(n/2)device\nwords toallow forcommand completion.(011a aaaa nnnn\nnnnn)b(dddd dddd eeee\neeee)bACK =\n(010a_aaaa_nnnn_n\nnnn)b\nDIN\nDOUTData Frame\nUser Command\nStatus Response Channel DataUser Command\nStatus Response Channel Data\n53ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedAcommand status response is16bitsinlength, located intheMSBs ofthefirstdevice word intheDOUT data\nframe. The response indicates thatthecommand intheprevious data frame isexecuted. When operating in24-\nbitor32-bit word size modes, theremaining LSBs ofthecommand status response device word read back as\nzero unless Hamming code isused. Anexample showing theacknowledgment toauser input command is\nshown inFigure 67.\nFigure 67.User Command Status Response\nSome user commands require multiple data words over multiple device frames. This section describes the\ncommands anddetails which commands require multiple data words.\nThe command status responses totheuser commands arelisted inTable 14.Every data frame begins with one\nofthelisted command status responses onDOUT.\nTable 14.Command Status Responses\nRESPONSE DESCRIPTION DEVICE WORDADDITIONAL\nDEVICE WORD\nSYSTEM RESPONSE\nREADYFixed-status word stating thatthedevice isinapower-up ready\nstate orstandby mode andisready foruse. Theleast significant\nbyte ofthedevice word indicates theaddress 0hardware device ID\ncode (dd).IntheREADY state, thedevice transmits only oneword,\nallowing a1-word command tobereceived. AnUNLOCK command\nmust beissued before thedevice responds toother commands.(FFdd)h —\nACKAcknowledgment response. Thedevice hasreceived andexecuted\nthecommand andrepeats thereceived command (cccc)asthe\ncommand status response. (ANULL input does notresult inanACK\nresponse).(cccc)h —\nSTATUS/REGStatus byte update. Register address aaaaa contains data dddd\ndddd .This command status response istheresponse toa\nrecognized RREGS orWREG command.\nAnautomatic status update ofregister address (02h) issent when\ntheNULL command issent.(001a aaaa dddd\ndddd)b—\nRREGSResponse forread (nnnn nnnn +1)registers starting ataddress a\naaaa .Data fortworegisters areoutput perdevice word. Ifthe\nresulting address extends beyond theusable register space, zeroes\narereturned forremaining non-existent registers. During anRREGS\nresponse, anynew input commands areignored until theRREGS\nstatus response completes.(011a aaaa nnnn\nnnnn)b(dddd dddd eeee\neeee)b\nDIN\nDOUTData Frame\nSTANDBY  \n(0022h)\nStatus\nResponseChannel DataUser Command\nACK (0022h)Status\nResponseRREG\n(STAT_1)NULLWAKEUP\n(0033h)\nStandby Standby Standby\nDIN\nDOUTData Frame\nRESET  (0011h)\nStatus Response Channel DataNULL\nREADY (FFxx)\nLocked State Reset Delay\nDIN\nDOUTData Frame\nNULL  (0000h)\nStatus Response Channel DataUser Command\nChannel Data REG(STAT_1)\n54ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.3.1 NULL: Null Command\nTheNULL command hasnoeffect onADC registers ordata. Rather than producing anACK response onDOUT,\nthecommand issues aregister readback oftheSTAT_1 register tomonitor forgeneral fault updates. Anexample\noftheresponse toaNULL command isshown inFigure 68.\nFigure 68.NULL Command Status Response\n9.5.3.2 RESET: Reset toPOR Values\nThe RESET command places theADC into apower-on reset (POR) state, resetting alluser registers tothe\ndefault states. The reset begins following thecompletion oftheframe attherising edge ofCS. When reset\ncompletes, theADC enters areset locked state and outputs theREADY status response onDOUT asthe\ncommand status response. Anexample oftheresponse toaRESET command isshown inFigure 69.\nFigure 69.RESET Command Status Response\n9.5.3.3 STANDBY: Enter Standby Mode\nThe STANDBY command places theADC inalow-power standby mode, halting conversions. The digital\ninterface remains powered, allowing allregisters toretain theprevious states. When instandby mode, writing\nandreading from registers ispossible andanyprogrammable bitsthatactivate circuitry take effect inthedevice\nafter theWAKEUP command isissued. The command status response following aSTANDBY command is\n0022h. Instandby mode, thecommand status response isdependent ontheuser command thatissent. AllADC\nchannels must bedisabled bywriting totheADC_ENA register prior toentering standby mode toreduce current\nconsumption. Anexample fortheresponse totheSTANDBY command and behavior when instandby mode is\nshown inFigure 70.\nFigure 70.STANDBY Command Status Response\nDIN\nDOUTData Frame\nNULL\nACK (STAT_1) Data ACK (0655h)\nLockedData DataUNLOCK (0655h)\nACK (STAT_1)\nLocked UnlockedUser Command\nDIN\nDOUTData Frame\nStatus ResponseLOCK (0555h)\nACK (STAT_1) Data ACK (0555h)\nLocked LockedData DataNULL NULL\nDIN\nDOUTData Frame\nRREG (STAT_1)NULL WAKEUP  (0033h)\nStandby ACK (0033h) Data RREG (STAT_1)\nStandby Normal\n55ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.3.4 WAKEUP: ExitStandby Mode\nThe WAKEUP command brings theADC outofstandby mode. The ADC channels must beenabled bywriting to\ntheADC_ENA register before bringing thedevice outofstandby mode. Allow enough time forallcircuits in\nstandby mode topower-up (see theElectrical Characteristics table fordetails). The command status response\nfollowing aWAKEUP command is0033h. Anexample showing theresponse toexiting standby mode using the\nWAKEUP command isshown inFigure 71.\nFigure 71.WAKEUP Command Status Response\n9.5.3.5 LOCK: Lock ADC Registers\nThe LOCK command places theconverter interface inalocked state where theinterface becomes unresponsive\ntomost input commands. The UNLOCK, NULL, RREG, andRREGS commands aretheonly commands thatare\nrecognized when reading back data. Following theLOCK command, thefirstDOUT status response reads 0555h\nfollowed bythecommand status response ofaNULL command (byreading theSTAT_1 register ).Anexample\nshowing theresponse tosending aLOCK command andentering aregister locked state isshown inFigure 72.\nFigure 72.LOCK Command Status Response\n9.5.3.6 UNLOCK: Unlock ADC Registers\nThe UNLOCK command brings theconverter outofthelocked state, allowing allregisters tobeaccessed inthe\nnext data frame. The command status response associated with theUNLOCK command is0655h. Anexample\nofbringing theinterface outofthelocked state using theUNLOCK command isshown inFigure 73.\nFigure 73.UNLOCK Command Status Response\nDIN\nDOUTData Frame\nRREG REG(a)\nStatus Word DataRREG REG(b)\nREG(a) Data Data REG(b)NULL\nDIN\nDOUTData Frame\nNULL\nREADY (FFxx) Data ACK (0655h)\nLockedUNLOCK (0655h)\nREADY (FFxx)\nLocked UnlockedUser CommandPOR_EVENT\nPOR_EVENTPOR_EVENT\n56ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.3.6.1 UNLOCK from POR orRESET\nWhen powering upthedevice orcoming outofapower-on reset (POR) state, theADC does notaccept any\ncommands. During thistime, thehost canpolltheADC until thecommand status response reads back FFDDh\n(DD denotes thechannel count defined bytheNU_CH[3:0] bitsintheID_MSB register ),indicating thattheADC\npower-on reset cycle iscomplete andthattheADC isready toaccept commands. Use theUNLOCK command\ntoenable theSPIinterface andbegin communication with thedevice. The command status response associated\nwith theUNLOCK command is0655h. Figure 74shows anexample ofunlocking thedevice after POR using the\nUNLOCK command.\nFigure 74.UNLOCK from aPOR Command Status Response\n9.5.3.7 RREG: Read aSingle Register\nThe RREG command reads register data from theADC. RREG isa16-bit command containing thecommand,\ntheregister address, andthenumber ofregisters tobetoread. Thecommand details areshown below:\nFirst byte: 001aaaaa ,where aaaaa istheregister address\nSecond byte: 00h\nThe ADC executes thecommand upon completion ofthedata frame and theregister data transmission begins\nonthefirstdevice word ofthefollowing data frame. The response contains an8-bit acknowledgment byte with\ntheregister address and an8-bit data byte with theregister content. Figure 75shows anexample command\nresponse toasingle register read.\nFigure 75.RREG Command Status Response (Single Register Read)\n9.5.3.8 RREGS: Read Multiple Registers\nForamultiple register read back, thecommand status response exceeds the16-bit reserved device word space,\ncausing anoverflow toadditional command status words. The first command status response isan\nacknowledgment ofmultiple registers toberead back and theadditional command status responses shift out\nregister data. Thecommand status response details areshown below:\nFirst command status response: 011aaaaa nnnn nnnn ,where aaaaa isthestarting register address and\nnnnn nnnn isthenumber ofregisters toread minus one(n-1).\nAdditional command status responses: dddd dddd eeee eeee ,where dddd dddd istheregister data from the\nfirstregister read back andeeee eeee istheregister data from thesecond read back register.\nDIN\nDOUTData Frame\nWREG REG(a)\nStatus Response DataWREG REG(b)\nREG(a) Data Data REG(b)NULL\nDIN\nDOUTData Frame\nRREGS (2003h)\nStatus Word DataNULL\nAck (RREGS) Data Data Data REG (00h+01h) REG (02h+03h)NULL NULL\n57ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedThe number ofadditional command status responses across multiple frames isdependent onthenumber of\nregisters toberead back. During aRREGS command status response, anynew input commands areignored\nuntil thecommand completes byshifting outallnecessary command status responses. Iftheresulting address\nextends beyond theusable register space, zeroes arereturned forany remaining non-existent registers. An\nexample ofthecommand response toreading fourregisters using aRREGS command isshown inFigure 76.\nFigure 76.RREGS Command Status Response (Multiple Register Read)\n9.5.3.9 WREG: Write Single Register\nTheWREG command writes data toasingle register. The single register write command isatwo-byte command\ncontaining theaddress andthedata towrite totheaddress. Thecommand details areshown below:\nFirst byte: 010aaaaa ,where aaaaa istheregister address.\nSecond byte: dddd dddd ,where dddd dddd isthedata towrite totheaddress.\nThe resulting command status response isaregister read back from theupdated register. Anexample ofa\nsingle register write andresponse isshown inFigure 77.\nFigure 77.WREG Command Status Response (Single Register Write)\nDIN\nDOUTData Frame\nWREGS\nCommandNULL\nStatus ResponseREG (a+b) REG (c+d) REG (m+n)\nWREGS\nResponseChannel 1 Data Channel 2 Data 00h Data Data\n58ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.5.3.10 WREGS: Write Multiple Registers\nThe WREGS command writes data tomultiple registers. The command steps through each register\nincrementally, thus allowing theuser toincrementally write toeach register. This process extends thedata frame\nby(n)device words tocomplete thecommand. Iftheresulting address extends beyond theusable register\nspace, anyfollowing data fornon-existent registers areignored. The 16bitscontained inthefirstdevice word\ncontain thecommand, thestarting register address, andthenumber ofregisters towrite, followed byadditional\ndevice words fortheregister data. Thecommand details areshown below:\nFirst user command device word: 011aaaaa nnnn nnnn ,where aaaaa isthestarting register address and\nnnnn nnnn isthenumber ofregisters towrite minus one(n-1).\nAdditional user command device words: dddd dddd eeee eeee ,where dddd dddd isthedata towrite tothe\nfirstregister andeeee eeee istheregister data forthesecond register.\nThe user command device word uses the16MSBs regardless ofword length (that is,only the16MSBs are\nused in16-bit, 24-bit, or32-bit word lengths). When additional command device words arerequired, only a\nmaximum oftwo8-bit registers canbewritten percommand andanyadditional LSBs beyond 16bitsareignored.\nThe command status response fortheWREGS command is010aaaaa nnnn nnnn ,where aaaaa isthestarting\nregister address andnnnn nnnn isthenumber ofregisters written minus one. Anexample ofamultiple register\nwrite andthecommand status response isshown inFigure 78.\nFigure 78.WREGS Command Status Response (Multiple Register Write)\nADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\n59\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated(1) This register isfortheADS131A04 only. This register isreserved fortheADS131A02.9.6 Register Maps\nTable 15.Register Map\nADDRESS\n(Hex) REGISTER NAMEDEFAULT\nSETTINGREGISTER BITS\n7 6 5 4 3 2 1 0\nRead Only IDRegisters\n00h ID_MSB xxh NU_CH[7:0]\n01h ID_LSB xxh REV_ID[7:0]\nStatus Registers\n02h STAT_1 00h 0 F_OPC F_SPI F_ADCIN F_WDT F_RESYNC F_DRDY F_CHECK\n03h STAT_P 00h 0 0 0 0 F_IN4P F_IN3P F_IN2P F_IN1P\n04h STAT_N 00h 0 0 0 0 F_IN4N F_IN3N F_IN2N F_IN1N\n05h STAT_S 00h 0 0 0 0 0 F_STARTUP F_CS F_FRAME\n06h ERROR_CNT 00h ER[7:0]\n07h STAT_M2 xxh 0 0 M2PIN[1:0] M1PIN[1:0] M0PIN[1:0]\n08h Reserved 00h 0 0 0 0 0 0 0 0\n09h Reserved 00h 0 0 0 0 0 0 0 0\nUser Configuration Registers\n0Ah Reserved 00h 0 0 0 0 0 0 0 0\n0Bh A_SYS_CFG 60h VNCPEN HRM 1 VREF_4V INT_REFEN COMP_TH[2:0]\n0Ch D_SYS_CFG 3Ch WDT_EN CRC_MODE DNDLY[1:0] HIZDLY[1:0] FIXED CRC_EN\n0Dh CLK1 08h CLKSRC 0 0 0 CLK_DIV[2:0] 0\n0Eh CLK2 86h ICLK_DIV[2:0] 0 OSR[3:0]\n0Fh ADC_ENA 00h 0 0 0 0 ENA[3:0]\n10h Reserved 00h 0 0 0 0 0 0 0 0\n11h ADC1 00h 0 0 0 0 0 GAIN1_[2:0]\n12h ADC2 00h 0 0 0 0 0 GAIN2_[2:0]\n13h ADC3(1)00h 0 0 0 0 0 GAIN3_[2:0]\n14h ADC4(1)00h 0 0 0 0 0 GAIN4_[2:0]\n60ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1 User Register Description\n9.6.1.1 ID_MSB: IDControl Register MSB (address =00h) [reset =xxh]\nThis register isprogrammed during device manufacture toindicate device characteristics.\nFigure 79.ID_MSB Register\n7 6 5 4 3 2 1 0\nNU_CH[7:0]\nR-xxh\nLEGEND: R=Read only; -n=value after reset\nTable 16.ID_MSB Register Field Descriptions\nBit Field Type Reset Description\n7:0 NU_CH[7:0] R xxh Channel count identification bits.\nThese bitsindicate thedevice channel count.\n02h:2-channel device\n04h:4-channel device\n9.6.1.2 ID_LSB: IDControl Register LSB (address =01h) [reset =xxh]\nThis register isreserved forfuture use.\nFigure 80.ID_LSB Register\n7 6 5 4 3 2 1 0\nREV_ID[7:0]\nR-xxh\nLEGEND: R=Read only; -n=value after reset\nTable 17.ID_LSB Register Field Descriptions\nBit Field Type Reset Description\n7:0 REV_ID[7:0] R xxh Reserved .\nThese bitsindicate therevision ofthedevice andaresubject tochange\nwithout notice.\n61ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.3 STAT_1: Status 1Register (address =02h) [reset =00h]\nThis register contains general fault updates. This register isautomatically transferred onthecommand status\nresponse when theNULL command issent.\nFigure 81.STAT_1 Register\n7 6 5 4 3 2 1 0\n0 F_OPC F_SPI F_ADCIN F_WDT F_RESYNC F_DRDY F_CHECK\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R=Read only; -n=value after reset\nTable 18.STAT_1 Register Field Descriptions\nBit Field Type Reset Description\n7 Reserved R 0h Reserved .\nAlways read 0.\n6 F_OPC R 0h Command fault.\nThis bitindicates thatareceived command isnotrecognized asvalid and\nthecommand isignored. This bitauto-clears onaSTAT_1 data transfer,\nunless thecondition remains.\nWhen inalocked state, thisbitissetifanycommand other than LOCK,\nUNLOCK, NULL, orRREGS iswritten tothedevice.\n0:Nofault hasoccurred\n1:Possible invalid command isignored\n5 F_SPI R 0h SPIfault.\nThis bitindicates thatoneofthestatus bitsintheSTAT_S register isset.\nRead theSTAT_S register toclear thebit.\n0:Nofault hasoccurred\n1:AbitintheSTAT_S register issethigh\n4 F_ADCIN R 0h ADC input fault.\nThis bitindicates thatoneoftheADC input fault detection bitsinthe\nSTAT_P orSTAT_N register isset.Read theSTAT_P andSTAT_N\nregisters toclear thebit.\n0:Nofault hasoccurred\n1:AbitintheSTAT_P orSTAT_N register issethigh\n3 F_WDT R 0h Watchdog timer timeout.\nThis bitindicates ifthewatchdog timer times outbefore anew data frame\ntransfer occurs.\n0:Nofault hasoccurred\n1:Timer hasrunout(resets following register read back)\n2 F_RESYNC R 0h Resynchronization fault.\nThis bitissetwhenever thesignal path ismomentarily reset resulting from\naDRDY synchronization event. This fault isonly possible insynchronous\nslave mode.\n0:Devices areinsync\n1:Signal path ismomentarily reset tomaintain synchronization\n1 F_DRDY R 0h Data ready fault.\nThis bitissetifdata shifted outfrom theprevious result arenotcomplete\nbythetime new ADC data areready. This bitauto-clears onaSTAT_1\ntransfer, unless thecondition remains.\n0:Data read back complete before new data update\n1:New data update during DOUT data transmission\n0 F_CHECK R 0h DINcheck fault.\nThis bitissetifeither ofthefollowing conditions aredetected:\n•Uncorrectable Hamming error correction state isdetermined forany\nDINword transfer when Hamming code isenabled.\n•CRC check word onDIN fails. The input command that triggered this\nerror isignored.\nThis bitauto-clears onaSTAT_S transfer, unless thecondition remains.\n0:Noerror inDINtransmission\n1:DINtransmission error\n62ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.4 STAT_P: Positive Input Fault Detect Status Register (address =03h) [reset =00h]\nThis register stores thestatus ofwhether thepositive input oneach channel exceeds thethreshold setbythe\nCOMP_TH[2:0] bits; seetheInput Overrange andUnderrange Detection section fordetails.\nFigure 82.STAT_P Register\n7 6 5 4 3 2 1 0\n0 0 0 0 F_IN4P F_IN3P F_IN2P F_IN1P\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R=Read only; -n=value after reset\n(1) This bitisnotavailable intheADS131A02 andalways read 0.Table 19.STAT_P Register Field Descriptions\nBit Field Type Reset Description\n7:4 Reserved R 0h Reserved .\nAlways read 0h.\n3 F_IN4P(1)R 0h AIN4P threshold detect.\n0:Thechannel 4positive input pindoes notexceed thesetthreshold\n1:Thechannel 4positive input pinexceeds thesetthreshold\n2 F_IN3P(1)R 0h AIN3P threshold detect.\n0:Thechannel 3positive input pindoes notexceed thesetthreshold\n1:Thechannel 3positive input pinexceeds thesetthreshold\n1 F_IN2P R 0h AIN2P threshold detect .\n0:Thechannel 2positive input pindoes notexceed thesetthreshold\n1:Thechannel 2positive input pinexceeds thesetthreshold\n0 F_IN1P R 0h AIN1P threshold detect.\n0:Thechannel 1positive input pindoes notexceed thesetthreshold\n1:Thechannel 1positive input pinexceeds thesetthreshold\n9.6.1.5 STAT_N: Negative Input Fault Detect Status Register (address =04h) [reset =00h]\nThis register stores thestatus ofwhether thenegative input oneach channel exceeds thethreshold setbythe\nCOMP_TH[2:0] bits; seetheInput Overrange andUnderrange Detection section fordetails.\nFigure 83.STAT_N Register\n7 6 5 4 3 2 1 0\n0 0 0 0 F_IN4N F_IN3N F_IN2N F_IN1N\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R=Read only; -n=value after reset\n(1) This bitisnotavailable intheADS131A02 andalways read 0.Table 20.STAT_N Register Field Descriptions\nBit Field Type Reset Description\n7:4 Reserved R 0h Reserved .\nAlways read 0h.\n3 F_IN4N(1)R 0h AIN4N threshold detect.\n0:Thechannel 4negative input pindoes notexceed thesetthreshold\n1:Thechannel 4negative input pinexceeds thesetthreshold\n2 F_IN3N(1)R 0h AIN3N threshold detect.\n0:Thechannel 3negative input pindoes notexceed thesetthreshold\n1:Thechannel 3negative input pinexceeds thesetthreshold\n1 F_IN2N R 0h AIN2N threshold detect.\n0:Thechannel 2negative input pindoes notexceed thesetthreshold\n1:Thechannel 2negative input pinexceeds thesetthreshold\n0 F_IN1N R 0h AIN1N threshold detect.\n0:Thechannel 1negative input pindoes notexceed thesetthreshold\n1:Thechannel 1negative input pinexceeds thesetthreshold\n63ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.6 STAT_S: SPIStatus Register (address =05h) [reset =00h]\nThis register indicates thedetection ofSPIfault conditions.\nFigure 84.STAT_S Register\n7 6 5 4 3 2 1 0\n0 0 0 0 0 F_STARTUP F_CS F_FRAME\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R=Read only; -n=value after reset\nTable 21.STAT_S Register Field Descriptions\nBit Field Type Reset Description\n7:3 Reserved R 00h Reserved .\nAlways read 00h.\n2 F_STARTUP R 0h ADC startup fault.\nThis bitindicates ifanerror isdetected during power-up. This bitclears\nonly when power isrecycled.\n0:Nofault hasoccurred\n1:Afault hasoccurred\n1 F_CS R 0h Chip-select fault.\nThis bitissetifCStransitions when theSCLK pinishigh. This bitauto-\nclears onaSTAT_S transfer, unless thecondition remains.\n0:CSisasserted ordeasserted when SCLK islow\n1:CSisasserted ordeasserted when SCLK ishigh\n0 F_FRAME R 0h Frame fault.\nThis bitissetifthedevice detects thatnotenough SCLK cycles aresent in\nadata frame fortheexisting mode ofoperation. This bitauto-clears ona\nSTAT_S transfer, unless thecondition remains.\n0:Enough SCLKs aresent perframe\n1:Notenough SCLKs aresent perframe\n9.6.1.7 ERROR_CNT: Error Count Register (address =06h) [reset =00h]\nThis register counts theHamming andCRC errors. This register iscleared when read.\nFigure 85.ERROR_CNT Register\n7 6 5 4 3 2 1 0\nER7 ER6 ER5 ER4 ER3 ER2 ER1 ER0\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R=Read only; -n=value after reset\nTable 22.ERROR_CNT Register Field Descriptions\nBit Field Type Reset Description\n7:0 ER[7:0] R 00h Error tracking count.\nThese bitscount thenumber ofHamming andCRC errors ontheinput.\nThecounter saturates ifthenumber oferrors exceeds 255, FFh. This\nregister iscleared when read.\n64ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.8 STAT_M2: Hardware Mode PinStatus Register (address =07h) [reset =xxh]\nThis register indicates detection ofthecaptured states ofthehardware mode pins.\n(1) Reset values aredependent onthestate ofthehardware pin.Figure 86.STAT_M2 Register\n7 6 5 4 3 2 1 0\n0 0 M2PIN[1:0] M1PIN[1:0] M0PIN[1:0]\nR-0h R-0h R-xh(1)R-xh(1)R-xh(1)\nLEGEND: R=Read only; -n=value after reset\n(1) Reset values aredependent onthestate ofthehardware pin.Table 23.STAT_M2 Register Field Descriptions\nBit Field Type Reset Description\n7:6 Reserved R 0h Reserved .\nAlways read 0h.\n5:4 M2PIN[1:0] R xh(1)M2captured state.\nThese bitsindicate thecaptured state oftheM2hardware control pin.\n00:GND (Hamming code word validation off)\n01:IOVDD (Hamming code word validation on)\n10:Noconnection\n11:Reserved\n3:2 M1PIN[1:0] R xh(1)M1captured state.\nThese bitsindicate thecaptured state oftheM1hardware control pin.\n00:GND (24-bit device word)\n01:IOVDD (32-bit device word)\n10:Noconnection (16-bit device word)\n11:Reserved\n1:0 M0PIN[1:0] R xh(1)M0captured state.\nThese bitsindicate thecaptured state oftheM0hardware control pin.\n00:GND (synchronous master mode)\n01:IOVDD (asynchronous slave mode )\n10:Noconnection (synchronous slave mode )\n11:Reserved\n9.6.1.9 Reserved Registers (address =08hto0Ah) [reset =00h]\nThis register isreserved forfuture use.\nFigure 87.Reserved Registers\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R=Read only; -n=value after reset\nTable 24.Reserved Registers Field Descriptions\nBit Field Type Reset Description\n7:0 Reserved R 00h Reserved .\nAlways read 00h.\n65ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.10 A_SYS_CFG: Analog System Configuration Register (address =0Bh) [reset =60h]\nThis register configures theanalog features intheADS131A0x.\nFigure 88.A_SYS_CFG Register\n7 6 5 4 3 2 1 0\nVNCPEN HRM 1 VREF_4V INT_REFEN COMP_TH[2:0]\nR/W-0h R/W-1h R/W-1h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 25.A_SYS_CFG Register Field Descriptions\nBit Field Type Reset Description\n7 VNCPEN R/W 0h Negative charge pump enable.\nThis bitenables thenegative charge pump when using a3.0-V to3.45-V\nunipolar power supply.\n0:Negative charge pump powered down (default)\n1:Negative charge pump enabled\n6 HRM R/W 1h High-resolution mode.\nThis bitselects between high-resolution andlow-power mode.\n0:Low-power mode\n1:High-resolution mode (default)\n5 Reserved R/W 1h Reserved .\nAlways write 1h.\n4 VREF_4V R/W 0h REFP reference voltage level.\nThis bitdetermines theREFP reference voltage level when using the\ninternal reference.\n0:REFP issetto2.442 V(default)\n1:REFP issetto4.0V\n3 INT_REFEN R/W 0h Internal reference enable.\nThis bitconnects theinternal reference voltage tothereference buffer to\nusetheinternal reference\n0:External reference voltage selected (default)\n1:Internal reference voltage enabled andselected\n2:0 COMP_TH[2:0] R/W 0h Fault detect comparator threshold.\nThese bitsdetermine thefault detect comparator threshold level settings;\nseethe\nInput Overrange andUnderrange Detection section fordetails.\nTable 26liststhebitsettings forthehigh- andlow-side thresholds. Values\nareapproximate andarereferenced tothedevice analog supply range.\nWhen VNCPEN =0,AVDD andAVSS areused forthehigh andlow\nthreshold.\nWhen VNCPEN =1,AVDD isused forthehigh threshold value. A–1.5-V\nsupply, generated from thenegative charge pump, isused forthelow\nthreshold value.\nTable 26.COMP_TH[2:0] BitSettings\nCOMP_TH[2:0]COMPARATOR HIGH-SIDE THRESHOLD\n(%)COMPARATOR LOW-SIDE THRESHOLD\n(%)\n000(default) 95 5\n001 92.5 7.5\n010 90 10\n011 87.5 12.5\n100 85 15\n101 80 20\n110 75 25\n111 70 30\n66ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.11 D_SYS_CFG: Digital System Configuration Register (address =0Ch) [reset =3Ch]\nThis register configures thedigital features intheADS131A0x.\nFigure 89.D_SYS_CFG Register\n7 6 5 4 3 2 1 0\nWDT_EN CRC_MODE DNDLY[1:0] HIZDLY[1:0] FIXED CRC_EN\nR/W-0h R/W-0h R/W-3h R/W-3h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 27.D_SYS_CFG Register Field Descriptions\nBit Field Type Reset Description\n7 WDT_EN R/W 0h Watchdog timer enable.\nThis bitenables thewatchdog timeout counter when set.\nIssue ahardware orsoftware reset when disabling thewatchdog timer for\ninternal device synchronization; seetheWatchdog Timer section.\n0:Watchdog disabled (default)\n1:Watchdog enabled\n6 CRC_MODE R/W 0h CRC mode select.\nThis bitdetermines which bitsintheframe theCRC isvalid for;seethe\nCyclic Redundancy Check (CRC) section.\n0:CRC isvalid ononly thedevice words being sent andreceived (default)\n1:CRC isvalid onallbitsreceived andtransmitted\n5:4 DNDLY[1:0] R/W 3h DONE delay.\nThese bitsconfigure thetime before thedevice asserts DONE after the\nLSB isshifted out.\n00:≥6-ns delay\n01:≥8-ns delay\n10:≥10-ns delay\n11:≥12-ns delay (default)\n3:2 HIZDLY[1:0] R/W 3h Hi-Z delay.\nThese bitsconfigure thetime thatthedevice asserts Hi-Z onDOUT after\ntheLSB ofthedata frame isshifted out.\n00:≥6-ns delay\n01:≥8-ns delay\n10:≥10-ns delay\n11:≥12-ns delay (default)\n1 FIXED R/W 0h Fixed word size enable.\nThis bitsets thedata frame size.\n0:Device words perdata frame depends onwhether theCRC andADCs\nareenabled (default)\n1:Fixed sixdevice words perframe fortheADS131A04 orfixed four\ndevice words perdata frame fortheADS131A02\n0 CRC_EN R/W 0h Cyclic redundancy check enable.\nThis bitenables theCRC data word forboth theDINandDOUT data frame\ntransfers. When enabled, DINcommands must pass theCRC checks tobe\nrecognized bythedevice.\n0:CRC disabled (default)\n1:CRC enabled\n67ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.12 CLK1: Clock Configuration 1Register (address =0Dh) [reset =08h]\nThis register configures theADC clocking andsets theinternal clock dividers.\nFigure 90.CLK1 Register\n7 6 5 4 3 2 1 0\nCLKSRC 0 0 0 CLK_DIV[2:0] 0\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-4h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 28.CLK1 Register Field Descriptions\nBit Field Type Reset Description\n7 CLKSRC R/W 0h ADC clock source.\nThis bitselects thesource forICLK; seetheClock section formore\ninformation onADC clocking.\n0:XTAL1/CLKIN pinorXTAL1/CLKIN andXTAL2 pins (default)\n1:SCLK pin\n6:4 Reserved R/W 0h Reserved .\nAlways write 0h.\n3:1 CLK_DIV[2:0] R/W 4h CLKIN divider ratio.\nThese bitssettheCLKIN divider ratio togenerate theinternal fICLK\nfrequency. ICLK isused asthefSCLK output when theADC isoperating in\nsynchronous master mode.\n000:Reserved\n001:fICLK=fCLKIN /2\n010:fICLK=fCLKIN /4\n011:fICLK=fCLKIN /6\n100:fICLK=fCLKIN /8(default)\n101:fICLK=fCLKIN /10\n110:fICLK=fCLKIN /12\n111:fICLK=fCLKIN /14\n0 Reserved R/W 0h Reserved .\nAlways write 0.\n68ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.13 CLK2: Clock Configuration 2Register (address =0Eh) [reset =86h]\nThis register configures theADC modulator clock andoversampling ratio fortheconverter.\nFigure 91.CLK2 Register\n7 6 5 4 3 2 1 0\nICLK_DIV[2:0] 0 OSR[3:0]\nR/W-4h R/W-0h R/W-6h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 29.CLK2 Register Field Descriptions\nBit Field Type Reset Description\n7:5 ICLK_DIV[2:0] R/W 4h ICLK divider ratio.\nThese bitssetthedivider ratio togenerate theADC modulator clock, fMOD,\nfrom thefICLKsignal.\n000:Reserved\n001:fMOD=fICLK/2\n010:fMOD=fICLK/4\n011:fMOD=fICLK/6\n100:fMOD=fICLK/8(default)\n101:fMOD=fICLK/10\n110:fMOD=fICLK/12\n111:fMOD=fICLK/14\n4 Reserved R/W 0h Reserved .\nAlways write 0h.\n3:0 OSR[3:0] R/W 6h Oversampling ratio.\nThese bitssettheOSR tocreate theADC output data rate, fDATA;see\nTable 30formore details.\n0000 :fDATA =fMOD/4096\n0001 :fDATA =fMOD/2048\n0010 :fDATA =fMOD/1024\n0011 :fDATA =fMOD/800\n0100 :fDATA =fMOD/768\n0101 :fDATA =fMOD/512\n0110 :fDATA =fMOD/400(default)\n0111 :fDATA =fMOD/384\n1000 :fDATA =fMOD/256\n1001 :fDATA =fMOD/200\n1010 :fDATA =fMOD/192\n1011 :fDATA =fMOD/128\n1100 :fDATA =fMOD/96\n1101 :fDATA =fMOD/64\n1110 :fDATA =fMOD/48\n1111 :fDATA =fMOD/32\n69ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedTable 30.Data Rate Settings\nOSR[3:0] OSRfDATA AT2.048-MHz fMOD\n(kHz)fDATA AT4.096-MHz fMOD\n(kHz)fDATA AT4-MHz fMOD\n(kHz)\n0000 4096 0.500 1.000 0.977\n0001 2048 1.000 2.000 1.953\n0010 1024 2.000 4.000 3.906\n0011 800 2.560 5.120 5.000\n0100 768 2.667 5.333 5.208\n0101 512 4.000 8.000 7.813\n0110 400 5.120 10.240 10.000\n0111 384 5.333 10.667 10.417\n1000 256 8.000 16.000 15.625\n1001 200 10.240 20.480 20.000\n1010 192 10.667 21.333 20.833\n1011 128 16.000 32.000 31.250\n1100 96 21.333 42.667 41.667\n1101 64 32.000 64.000 62.500\n1110 48 42.667 85.333 83.333\n1111 32 64.000 128.000 125.000\n9.6.1.14 ADC_ENA: ADC Channel Enable Register (address =0Fh) [reset =00h]\nThis register controls theenabling ofADC channels.\nFigure 92.ADC_ENA Register\n7 6 5 4 3 2 1 0\n0 0 0 0 ENA[3:0]\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 31.ADC_ENA Register Field Descriptions\nBit Field Type Reset Description\n7:4 Reserved R/W 0h Reserved .\nAlways write 0h.\n3:0 ENA[3:0] R/W 0h Enable ADC channels.\nThese bitspower-up orpower-down theADC channels. This setting is\nglobal forallchannels.\n0000 :AllADC channels powered down (default)\n1111 :AllADC channels powered up\nAllother settings: Donotuse\n70ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated9.6.1.15 Reserved Register (address =10h) [reset =00h]\nThis register isreserved forfuture use.\nFigure 93.Reserved Register\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R=Read only; -n=value after reset\nTable 32.Reserved Register Field Descriptions\nBit Field Type Reset Description\n7:0 Reserved R/W 00h Reserved .\nAlways write 00h.\n9.6.2 ADCx: ADC Channel Digital Gain Configuration Registers (address =11hto14h) [reset =00h]\nThese registers control thedigital gain setting fortheindividual ADC channel (xdenotes theADC channel).\nFortheADS131A02, these registers arereserved.\nFigure 94.ADCx Register\n7 6 5 4 3 2 1 0\n0 0 0 0 0 GAINx_[2:0]\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; -n=value after reset\nTable 33.ADCx Registers Field Descriptions\nBit Field Type Reset Description\n7:3 Reserved R/W 00h Reserved .\nAlways write 00h.\n2:0 GAINx_[2:0] R/W 0h Gain control (digital scaling).\nThese bitsdetermine thedigital gain oftheADC output.\n000:Gain =1(default)\n001:Gain =2\n010:Gain =4\n011:Gain =8\n100:Gain =16\n101, 110, 111:Reserved\nDevicePhase A Phase B\n2.5 V\n-2.5 VAVDD\nAVSSAIN1P\nAIN1N\nAIN2P\nAIN2NR1\nR2\nR3RFILT\nRFILT\nCFILTCFILT\nRFILT\nCFILTR1R2\nCT\n71ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\n10.1.1 Unused Inputs andOutputs\nTominimize leakage currents ontheanalog inputs, leave any unused analog inputs floating orconnected to\nAVSS. FortheADS131A02, theNCpins (pins 5-8) canbeleftfloating ortieddirectly toAVSS.\nPin24isadigital output unconnected (NC) pin.Leave pin24floating ortiedtoGND through a10-kΩpulldown\nresistor.\nDonotfloat unused digital inputs because excessive power-supply leakage current can result. Tieallunused\ndigital inputs totheappropriate levels, IOVDD orDGND, even when inpower-down mode.\nIftheDONE orDRDY outputs arenotused, leave these pins (pins 18and19,respectively) unconnected ortie\nthese pins toIOVDD using aweak pullup resistor. Current consumed bythepullup resistor flows intothedevice\nandtherefore increases power consumption.\n10.1.2 Power Monitoring Specific Applications\nEach channel oftheADS131A0x isidentical, giving designers theflexibility tosense voltage orcurrent with any\nchannel. Simultaneous sampling allows theapplication tocalculate instantaneous power forany simultaneous\nvoltage and current measurement. Figure 95shows anexample system that measures voltage and current\nsimultaneously.\nFigure 95.Example Power-Monitoring System\nInFigure 95,channel 1isdedicated tomeasuring thevoltage between phase Aandphase Band channel 2is\ndedicated tomeasuring thecurrent onphase A.\nThe resistors R1andR2form avoltage divider thatsteps thelinevoltage down towithin themeasurement range\noftheADC. R1canbeformed bymultiple resistors inseries todissipate power across several components. This\nconfiguration isalso valid ifthevoltage ismeasured with respect toneutral instead ofbetween phases.\nCS\nSCLK\nDIN\nDOUT\nDRDY\nDONEM0\nCLKINIOVDD\nCLKCS\nSCLK\nMOSI\nMISO\nIRQ\nCS\nSCLK\nDIN\nDOUT\nDRDY\nDONEM0\nCLKIN\nTo Next DeviceADS131A0x \nDevice 1MCU/DSP/FPGA\nADS131A0x \nDevice 2Asynchronous \nInterrupt Mode\nSynchronous \nSlave ModeFloatIOVDD\n72ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedApplication Information (continued)\nChannel 2isdedicated tomeasuring current thatflows onphase A.Resistor R3serves asaburden resistor that\nshunts thecurrent flowing across thesecondary coil ofthecurrent transformer (CT). Current can also be\nmeasured using aRogowski coil and ananalog integrator orbyperforming integration digitally after a\nconversion.\nThe RCfilters formed byRFILTandCFILTserve asantialiasing filters fortheconverter. Ifanapplication requires a\nsteeper filter roll-off, asecond-order RCfilter canbeused.\n10.1.3 Multiple Device Configuration\nThe ADS131A0x allows thedesigner toaddchannels tothesystem byplacing anadditional device ontheSPI\nbus. The firstdevice inthechain ofdevices canbeconfigured using anyoftheinterface modes. Allsubsequent\ndevices must beconfigured insynchronous slave mode. Inallcases, however, thechain ofADS131A0x devices\nappear tothehost asasingle device with extra channels with theexception that each device sends individual\nstatus anddata integrity words. Inthismanner, noadditional pins onthehost arerequired formore devices on\nthechain. There arenospecial provisions thatmust bemade intheinterface except forextending theframe to\ntheappropriate length.\n10.1.3.1 First Device Configured inAsynchronous Interrupt Mode\nFigure 96illustrates amultiple device configuration where thefirstdevice isconfigured inasynchronous interrupt\nmode asindicated bythestate oftheM0pin.The second ADS131A0x device and anyadditional devices are\nconfigured insynchronous slave mode. The DONE pinofeach device connects totheCSofthesubsequent\ndevice. Ineach case, after adevice shifts outallofitsdata, thedevice deasserts DONE, selecting the\nsubsequent device forcommunication. TheDOUT ofadevice whose contents arealready shifted outassumes a\nhigh-impedance state, allowing theDOUT pins ofalldevices tobetiedtogether. Tosend commands tospecific\ndevices, send therespective command ofthedevice when thatdevice isselected forcommunication. The DRDY\noutput ofthefirstdevice serves astheDRDY input toallother devices tosynchronize conversions. Figure 97\nillustrates anexample interface timing diagram forthisconfiguration.\nFigure 96.Multiple Device Configuration Using Asynchronous Interrupt Mode\nDRDY\nCS (1)\nSCLK\nDOUT\nDONE (1), CS (2)MSB (1) LSB (1)MSB (2) LSB (N)DIN\n73ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedApplication Information (continued)\nNOTE: (1)denotes device 1,(2)denotes device 2,and (N)denotes device N.\nFigure 97.Multiple Device Configuration Timing Diagram when Using Asynchronous Interrupt Mode\nCS\nSCLK\nDIN\nDOUT\nDRDY\nDONEM0\nCLKIN CLKCS, FSYNCSCLK\nMISO\nMOSI\nCS\nSCLK\nDIN\nDOUT\nDRDY\nDONEM0\nCLKINADS131A0x \nDevice 1MCU/DSP/FPGA\nADS131A0x \nDevice 2Synchronous \nMaster Mode\nSynchronous \nSlave Mode\nCS\nSCLK\nDIN\nDOUT\nDRDY\nDONEM0\nCLKINADS131A0x \nDevice N\nSynchronous \nSlave ModeDevices 3 \nthrough N-1Float\nFloatIOVDD\n74ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedApplication Information (continued)\n10.1.3.2 First Device Configured inSynchronous Master Mode\nFigure 98shows amultiple device configuration where thefirstdevice isconfigured insynchronous master mode\nasindicated bythestate oftheM0pin. The second ADS131A0x device and any additional devices are\nconfigured insynchronous slave mode. The DONE pinofeach device connects totheCSpinofthesubsequent\ndevice. Ineach case, after adevice shifts outallofitsdata, thedevice deasserts DONE, selecting the\nsubsequent device forcommunication. TietheDONE pinofthelastdevice totheCSpinofthefirstdevice to\nallow foranimmediate second read back ofconversion data inthecase adata integrity testfailed. The DOUT of\nadevice whose contents arealready shifted outassumes ahigh-impedance state, allowing theDOUT pins ofall\ndevices tobetiedtogether. Tosend commands tospecific devices, send therespective command ofthedevice\nwhen thatdevice isselected forcommunication. The DRDY output ofthefirstdevice serves astheDRDY input\ntoallother devices tosynchronize conversions. DRDY also serves asthechip-select orframe sync signal forthe\nhost. SCLK isfree running with thesame frequency asICLK inthis configuration. Figure 99illustrates an\nexample interface timing diagram forthisconfiguration.\nFigure 98.Multiple Device Configuration Using Synchronous Master Mode\nDRDY\nSCLK\nDOUT\nDONE (1), CS (2)MSB (1) LSB (1)MSB (2) LSB (N)DIN\n75ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedApplication Information (continued)\nNOTE: (1)denotes device 1,(2)denotes device 2,and (N)denotes device N.\nFigure 99.Multiple Device Configuration Timing Diagram When Using Synchronous Master Mode\nDRDY, CS (1)\nSCLK\nDOUT\nDONE (1), CS (2)MSB (1) LSB (1)MSB (2) LSB (N)DIN\nCS\nSCLK\nDIN\nDOUT\nDRDY\nDONEM0\nCLKIN CLKCS, FSYNC\nSCLK\nMOSI\nMISO\nCS\nSCLK\nDIN\nDOUT\nDRDY\nDONEM0\nCLKIN\nTo Next DeviceADS131A0x \nDevice 1MCU/DSP/FPGA\nADS131A0x \nDevice 2Synchronous \nSlave Mode\nSynchronous \nSlave ModeFloatFloatIOVDD\n76ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedApplication Information (continued)\n10.1.3.3 AllDevices Configured inSynchronous Slave Mode\nFigure 100 illustrates amultiple device configuration where alldevices areconfigured insynchronous slave\nmode. Figure 100illustrates amaster clock attheCLKIN pin,butafree-running SCLK canalso beused asthe\nconversion clock inthismode. SCLK must befree-running ifthemodulator clock isderived from theserial clock\n(CLKSRC =1).See theSynchronous Slave Mode section formore information about clocking thedevice using\nSCLK. The DONE pinofeach device connects totheCSpinofthesubsequent device forcommunication. The\nDOUT pinofadevice whose contents arealready shifted outassumes ahigh-impedance state, allowing the\nDOUT pins ofalldevices tobetied together. Tosend commands tospecific devices, send therespective\ncommand tothedevice when thatdevice isselected forcommunication. Inthisconfiguration, conversions must\nbesynchronized bythemaster. Synchronization isaccomplished bytying thechip select orframe sync output of\nthehost totheDRDY input ofeach device. The master must have asynchronous clock and must beable to\nsend clocks atexactly theproper timing tomaintain synchronization. See theSynchronous Slave Mode section\nformore information about conversion synchronization using slave mode. Figure 101 illustrates anexample\ninterface timing diagram forthisconfiguration.\nFigure 100. Multiple Device Configuration Using Synchronous Slave Mode\nNOTE: (1)denotes device 1,(2)denotes device 2,and (N)denotes device N.\nFigure 101. Multiple Device Configuration Timing Diagram When Using Synchronous Slave Mode\nADS131A04AVDD\nINxN2.5 V\nINxP\nINxN\n-2.5 V AVSSC1\nC1R1 R1 R1\nR2\nR3\nR3R3\nR3\nR4\nR4INxP Line\nNeutral\nLine Current IN\nLine Current OUT2000:1\n77ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated10.2 Typical Application\nFigure 102shows anADS131A0x device used aspart ofapower-metering application. The ADS131A0x device\nisideal because thisdevice allows forsimultaneous sampling ofvoltage andcurrent. The upper channel isused\ntomeasure voltage, accomplished bystepping down thelinevoltage with avoltage divider. The lower channel\nmeasures current directly from thelinebymeasuring voltage across theburden resistors R4.\nFigure 102. Typical Power Metering Connections\n10.2.1 Design Requirements\nTable 34.Power Metering Design Requirements\nDESIGN PARAMETER VALUE\nVoltage input 230VRMSat50Hz\nCurrent input range 0.05 ARMSto100ARMS\nActive power measurement error <0.2%\n3dB\n3 1 1f4 R C\x10§ ·  ¨ ¸ uSu u© ¹ \nLINE 4\nIN2 I RVNu u § ·  ¨ ¸ © ¹ \n2\nIN LINE\n1 2 RV V 3 R R§ ·  ¨ ¸ u \x0e © ¹ \n78ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated10.2.2 Detailed Design Procedure\nInthisconfiguration, linevoltage ismeasured asasingle-ended input. The 230-V RMSsignal must bestepped\ndown such that thesignal peaks fallwithin themeasurement range oftheADS131A04 when using theinternal\n2.442-V reference. Avoltage divider using theseries combination ofmultiple R1resistors and theR2resistor\nsteps theinput towithin anacceptable range. Using multiple R1resistors along with proper spacing disperses\nenergy among several components and provides aline ofdefense against short-circuits caused when one\nresistor fails. Theoutput ofthisvoltage divider canbecalculated using Equation 10:\n(10)\nIfR1andR2arechosen as330kΩand3.9kΩ,respectively, thevoltage attheinput oftheADS131A0x is0.9025\nVRMS,corresponding toa1.276 Vpeakthatiswithin themeasurement range oftheADC.\nLine current ismeasured bystepping theinput current down through acurrent transformer (CT) then shunting\nthecurrent onthesecondary side through burden resistors. Then, thevoltage ismeasured across theresistors\nand current isback calculated intheprocessor. The voltage across theburden resistors R4ismeasured\ndifferentially bygrounding thenode between thetworesistors. Equation 11relates thevoltage attheinput tothe\nADS131A0x tothelinecurrent.\n(11)\nIfaCTwith a2000:1 turns ratio isused andR4ischosen tobe8.2Ω,then 100ARMSoflinecurrent corresponds\nto0.82 VRMS (1.16 Vpeak)attheinput totheADS131A0x. The design minimum line current of50mA RMS\ncorresponds to0.41 mV RMS(0.58 mV peak).\nThe combination ofR3and C1oneach lineserves asanantialiasing filter. Having C1populated differentially\nbetween theinputs helps improve common-mode rejection because thetolerance ofthecapacitor isshared\nbetween theinputs. Thehalf-power frequency ofthisfilter canbecalculated according toEquation 12:\n(12)\nAfilter with R3populated as100Ωand C1as2.7nFgives acutoff frequency ofapproximately 295 kHz. This\nfilter provides nearly 17dBofattenuation atthemodulator frequency when theADS131A04 modulator frequency\nissetto2.048 MHz. R3must bekept relatively lowbecause large series resistance degrades THD.\nTogetanaccurate picture ofinstantaneous power, thephase delay ofthecurrent transformer must betaken into\naccount. Many kinds ofdigital filters can beimplemented intheapplication processor todelay thecurrent\nmeasurement tobetter align with theinput voltage.\nCurrent Magnitude (A)Error (%)\n0 10 20 30 40 50 60 70 80 90 100-0.5-0.4-0.3-0.2-0.100.10.20.30.40.5\nD007Power Factor\nUnity\n0.5 Lead\n0.5 Lag\n79ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated10.2.3 Application Curve\nFigure 103 shows theactive power measurement accuracy fortheADS131A0x across varying currents. Data\nwas taken fora0.5lead, 0.5lag, and unity power factors. For this test, theexternal 16.384-MHz crystal\nfrequency was divided togive amodulator frequency of2.048 MHz. Finally, anOSR of256was chosen togive\ntheADS131A04 anoutput data rateof8kSPS.\nFigure 103. Active Power Measurement Error\n10.3 What ToDoandWhat NotToDo\n•Dopartition theanalog, digital, andpower-supply circuitry intoseparate sections ontheprinted circuit board\n(PCB).\n•Douseasingle ground plane foranalog anddigital grounds.\n•Doplace theanalog components close totheADC pins using short, direct connections.\n•Dokeep theSCLK pinfreeofglitches andnoise.\n•Doverify thattheanalog input voltages arewithin thespecified voltage range under allinput conditions.\n•Dotieunused analog input pins toGND.\n•Doprovide current limiting totheanalog inputs incase overvoltage faults occur.\n•Douse alow-dropout (LDO) regulator toreduce ripple voltage generated byswitch-mode power supplies.\nThis reduction isespecially trueforAVDD where thesupply noise canaffect performance.\n•Dokeep theinput series resistance lowtomaximize THD performance.\n•Donotcross analog anddigital signals.\n•Donotallow theanalog power supply voltages (AVDD –AVSS) toexceed 3.6Vunder any conditions,\nincluding during power-up andpower-down when thenegative charge pump isenabled.\n•Donotallow theanalog power supply voltages (AVDD –AVSS) toexceed 6Vunder any conditions,\nincluding during power-up andpower-down when thenegative charge pump isdisabled.\n•Donotallow thedigital supply voltage toexceed 3.9Vunder anyconditions, including during power-up and\npower-down.\nFigure 104andFigure 105illustrate correct andincorrect ADC circuit connections.\n24-Bit\nû\x08 ADCDevice AVDD\nAVSSIOVDD\nGND3.3 V 5 V\nLow-impedance supply connections.24-Bit\nû\x08 ADCDevice AVDD\nAVSSIOVDD\nGND3.3 V 2.5 V\nLow-impedance supply connections.-2.5 V\n24-Bit\nû\x08 ADCDevice AVDD\nAVSSIOVDD\nGND\nInductive supply or ground connections.5 V 3.3 V\n24-Bit\nû\x08 ADCDevice AVDD\nAVSSIOVDD\nGND3.3 V 5 V\nAGND, DGND isolation.\n24-Bit\nû\x08 ADCDevice AVDD\nAVSS5 V\nVNCPEN = 1\nCharge pump enabled with unipolar analog supply, \nAVDD > 3.6 V.24-Bit\nû\x08 ADCDevice AVDD\nAVSS5 V\nVNCPEN = 0\nCharge pump disabled with unipolar analog supply, \nAVDD > 3.6 V.CORRECTCORRECT CORRECT\nINCORRECTINCORRECT INCORRECT\n24-Bit\nû\x08 ADCDevice AVDD\nAVSS3.3 V\nVNCPEN = 1\nCharge pump enabled with unipolar analog supply, \nAVDD < 3.6 V.CORRECT\n80ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedWhat ToDoandWhat NotToDo(continued)\nFigure 104. Correct andIncorrect Circuit Connections\n24-Bit\nû\x08 ADCDevice AVDD\nAVSS2.5 V\nVNCPEN = 1\nCharge pump is enabled with a bipolar analog supply.-2.5 V24-Bit\nû\x08 ADCDevice AVDD\nAVSS2.5 V\nVNCPEN = 0\nCharge pump is disabled with a bipolar analog supply .-2.5 V\n24-Bit\nû\x08 ADCDevice AVDD\nAVSS3.3 VCORRECT\nVNCPEN = 1\nInput swings below ground, charge pump is enabled.+\n±AIN1P\nAIN1N\n-1 V24-Bit\nû\x08 ADCDevice AVDD\nAVSS3.3 VINCORRECT\nVNCPEN = 0\nInput swings below ground, charge pump is disabled.AINxP\nAINxNCORRECT INCORRECT\n+\n±-1 V\n81ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedWhat ToDoandWhat NotToDo(continued)\nFigure 105. Correct andIncorrect Circuit Connections, Continued\n10.4 Initialization SetUp\nFigure 106illustrates ageneral procedure toconfigure theADS131A0x tocollect data.\nPower Off\nSET\nRESET = 1// RESET can come up with Power Supply\nReceive Command Status \nResponse\nWrite another register?\nCapture Data// Analog and Digital supply can come up together\n// Use the WREG or WREGS commands\n// Send WAKEUP command 0x0033\n// Start conversions\n// Use DRDY indicator to indicate new data is available// Verify registers are written successfully\n// Device Data Frame or Data Rate may change if coresponding \nregister is changedSet M0 mode pin\nPower up\nAnalog + Digital Supply\nUnlock DeviceWait\nYN\nReceive READY Word?\nWrite Registers\nY\nEnable ADCs // Write 0Fh to the ADC_ENA register to enable ADCsN// Configure Int/Ext reference, CLK dividers, OSR, comparator \nthreshold, negative charge pump, and power mode setting// Send UNLOCK command 0x0655\n// Receive Command Status Response 0x0655// Monitor serial output for 0xFF02 (ADS131A02) or 0xFF04 \n(ADS131A04) \n// Send LOCK command 0x0555  // Pull up, pull down or float the M0 pin\nWakeup DeviceConfigure Device\nLock Registers\n82ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments IncorporatedInitialization SetUp(continued)\nFigure 106. ADS131A0x Configuration Sequence\n83ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated11Power Supply Recommendations\nThe device requires twopower supplies: analog (AVDD, AVSS) and digital (IOVDD, GND). The analog power\nsupply canbebipolar (forexample, AVDD =2.5V,AVSS =–2.5V),unipolar (forexample, AVDD =5V,AVSS =\n0V),orunipolar using thenegative charge pump (for example, AVDD =3.3V,AVSS =VNCP), and is\nindependent ofthedigital power supply. Thedigital supply range sets thedigital I/Olevels.\n11.1 Negative Charge Pump\nAnoptional negative charge pump isavailable topower AVSS with anoperating voltage of–1.95 V.Enabling the\nnegative charge pump allows forinput signals below analog ground when using aunipolar analog supply (for\nexample, AVDD =3.3V,AVSS =0V).The VNCPEN bitintheA_SYS_CFG register must besethigh bythe\nuser toenable thenegative charge pump. The VNCP pinoutputs thenominal –1.95-V negative charge pump\noutput and requires acapacitor toAVSS intherange of220 pFto470 pF.The charge pump operates ata\nswitching frequency of2fMOD.Theminimum ADC absolute input voltage range is–1.5Vwith thenegative charge\npump enabled. Themaximum analog supply limit (AVDD –AVSS) isrestricted to3.6Vmaximum. Exceeding this\nlimit canpermanently damage thedevice.\nThe negative charge pump isinternally activated when theVNCPEN bitissetto1andthedevice isinwake-up\nmode with allADC channels enabled (ADC_ENA =0Fh).\nConnect VNCP directly toAVSS when notusing thenegative charge pump.\n11.2 Internal Digital LDO\nThe ADS131A0x digital core voltage operates from 1.8V,created from aninternal LDO from IOVDD. The CAP\npinoutputs theLDO voltage created from theIOVDD supply and requires anexternal bypass capacitor. When\noperating from VIOVDD >2V,place a1-µFcapacitor ontheCAP pintoGND. IfVIOVDD≤2V,tietheCAP pin\ndirectly totheIOVDD pinanddecouple both pins using a1-µFcapacitor toGND.\n11.3 Power-Supply Sequencing\nThe power supplies can besequenced inany order buttheanalog ordigital inputs must never exceed the\nrespective analog ordigital power-supply voltage limits.\n3.3V 3.3 V\nADS131A0xAVDD\nVNCP AVSS GNDIOVDD\nREFP\nREFNCAPRESV1 PF\nREFEXT\n1 PF1 PF1 PF1 PF\n270 nF\n2.5 V 3.3 V\nADS131A0xAVDD\nVNCP AVSS GNDIOVDD\nREFP\nREFNCAPRESV1 PF\nREFEXT\n1 PF1 PF\n±2.5 V±2.5 V\n±2.5 V1 PF1 PF\n±2.5 V\n5 V 3.3 V\nADS131A0xAVDD\nVNCP AVSS GNDIOVDD\nREFP\nREFNCAPRESV1 PF\nREFEXT\n1 PF1 PF1 PF1 PF\n84ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated11.4 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. AVDD, AVSS (when using a\nbipolar supply), and IOVDD must bedecoupled with atleast a1-µFcapacitor, asshown inFigure 107,\nFigure 108,and Figure 109.A270-nF capacitor isrequired ontheVNCP pinwhen using thenegative charge\npump. Place thebypass capacitors asclose tothepower-supply pins ofthedevice aspossible with low-\nimpedance connections. Using multi-layer ceramic chip capacitors (MLCCs) that offer lowequivalent series\nresistance (ESR) andinductance (ESL) characteristics arerecommended forpower-supply decoupling purposes.\nForvery sensitive systems, orforsystems inharsh noise environments, avoiding theuseofvias forconnecting\nthecapacitors tothedevice pins canoffer superior noise immunity. Theuseofmultiple vias inparallel lowers the\noverall inductance and isbeneficial forconnections toground planes. The analog and digital ground are\nrecommended tobeconnected together asclose tothedevice aspossible.\nFigure 107. Bipolar Analog Power SupplyFigure 108. Unipolar Analog Power Supply\nFigure 109. Unipolar Analog Power Supply with Negative Charge Pump Enabled\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n85ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nUse alow-impedance connection forground sothat return currents flow undisturbed back totherespective\nsources. Forbest performance, dedicate anentire PCB layer toaground plane anddonotroute anyother signal\ntraces onthislayer. Keep connections totheground plane asshort and direct aspossible. When using vias to\nconnect totheground layer, usemultiple vias inparallel toreduce impedance toground. Figure 110shows the\nproper component placement forthesystem.\nAmixed-signal layout sometimes incorporates separate analog anddigital ground planes thataretiedtogether at\none location; however, separating theground planes isnotnecessary when analog, digital, and power-supply\ncomponents areproperly placed. Proper placement ofcomponents partitions theanalog, digital, and power-\nsupply circuitry intodifferent PCB regions toprevent digital return currents from coupling intosensitive analog\ncircuitry. Ifground plane separation isnecessary, then make theconnection attheADC. Connecting individual\nground planes atmultiple locations creates ground loops, andisnotrecommended. Asingle ground plane forthe\nanalog anddigital grounds avoids ground loops.\nBypass thesupply pins with alow-ESR ceramic capacitor. The placement ofthebypass capacitors must beas\nclose aspossible tothesupply pins using short, direct traces. For optimum performance, theground-side\nconnections ofthebypass capacitors must also bemade with low-impedance connections. The supply current\nflows through thebypass capacitor pinfirstandthen tothesupply pintomake thebypassing most effective (also\nknown asaKelvin connection). Ifmultiple ADCs areonthesame PCB, use wide power-supply traces or\ndedicated power-supply planes tominimize thepotential ofcrosstalk between ADCs.\nIfexternal filtering isused fortheanalog inputs, use C0G-type ceramic capacitors when possible. C0G\ncapacitors have stable properties and low-noise characteristics. Ideally, route differential signals aspairs to\nminimize theloop area between thetraces. Route digital circuit traces (such asclock signals) away from all\nanalog pins. Note that theinternal reference output return shares thesame pinastheAVSS power supply. To\nminimize coupling between thepower-supply trace and reference return trace, route thetwotraces separately;\nideally, asastarconnection attheAVSS pin.\nTreat theAVSS pinasasensitive analog signal andconnect directly tothesupply ground with proper shielding.\nLeakage currents between thePCB traces canexceed theinput bias current oftheADS131A0x ifshielding isnot\nimplemented. Keep digital signals asfaraspossible from theanalog input signals onthePCB.\nThe SCLK input oftheserial interface must befree from noise andglitches when thisdevice isconfigured ina\nslave mode. This configuration isespecially true when SCLK isused asthemaster clock forthisdevice. Even\nwith relatively slow SCLK frequencies, short digital signal rise and falltimes can cause excessive ringing and\nnoise. Forbest performance, keep thedigital signal traces short, using termination resistors asneeded, and\nmake sure alldigital signals arerouted directly above theground plane with minimal useofvias.\nFigure 110. System Component Placement\n1: AIN1N\n2: AIN1P\n3: AIN2N\n4: AIN2P\n5: AIN3N\n6: AIN3P\n7: AIN4N\n8: AIN4P\n9: AVDD\n10: AVSS 13: REFN11: VNCP12: REFP\n14: REFEXT\n15: IOVDD16: RESV17: RESET18: DONE19: DRDY20:DIN21:DOUT22: SCLK23: CS24: NC25: XTAL126: XTAL227: GND28: CAP29: IOVDD30: M031: M132: M2\n+2.5 V\n-2.5 V+3.3 V\n-2.5 V-2.5 VDevice+3.3 V Via to corresponding \nvoltage plane or pour\nVia to ground plane \nor pour\nInputs filtered with \ndifferential capacitors\nReference, CAP, and power \nsupply decoupling capacitors \nclose to pinsLong digital input lines \nterminated with resistors to \nprevent reflection\n+3.3 V\n86ADS131A02 ,ADS131A04\nSBAS590E –MARCH 2016 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated12.2 Layout Example\nFigure 111 isanexample layout oftheADS131A04. This example shows thedevice supplied with abipolar\nsupply, though thelayout can bereplicated foraunipolar case. Ingeneral, analog signals and planes are\npartitioned totheleftanddigital signals andplanes totheright.\nFigure 111. ADS131A0x Layout Example\n87ADS131A02 ,ADS131A04\nwww.ti.com SBAS590E –MARCH 2016 –REVISED JUNE 2020\nProduct Folder Links: ADS131A02 ADS131A04Submit Documentation Feedback Copyright ©2016 –2020, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet\n•Texas Instruments, THS4531A Ultra Low-Power, Rail-to-Rail Output, Fully Differential Amplifier data sheet\n•Texas Instruments, REF60xx High-Precision Voltage Reference With Integrated ADC Drive Buffer data sheet\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 35.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nADS131A02 Click here Click here Click here Click here Click here\nADS131A04 Click here Click here Click here Click here Click here\n13.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n13.4 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n13.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS131A02IPBS ACTIVE TQFP PBS 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 131A02\nADS131A02IPBSR ACTIVE TQFP PBS 321000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 131A02\nADS131A04IPBS ACTIVE TQFP PBS 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 131A04\nADS131A04IPBSR ACTIVE TQFP PBS 321000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 131A04\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 24-Feb-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS131A02IPBSR TQFP PBS321000 330.0 16.4 7.27.21.512.016.0 Q2\nADS131A04IPBSR TQFP PBS321000 330.0 16.4 7.27.21.512.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 24-Feb-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS131A02IPBSR TQFP PBS 321000 350.0 350.0 43.0\nADS131A04IPBSR TQFP PBS 321000 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 24-Feb-2023\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nADS131A02IPBS PBS TQFP 3225010 X 25 150 315135.9762012.211.111.25\nADS131A04IPBS PBS TQFP 3225010 X 25 150 315135.9762012.211.111.25\nPack Materials-Page 3\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS131A04IPBSR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 3.0V to 5.5V (unipolar), ±2.5V (bipolar)
  - Digital Supply Voltage (IOVDD): 1.65V to 3.6V
- **Current Ratings:**
  - AVDD Current (high-resolution mode): 4.0 mA (ADS131A04)
  - IOVDD Current (high-resolution mode): 0.8 mA (ADS131A04)
- **Power Consumption:**
  - Power dissipation (high-resolution mode): 15.8 mW (ADS131A04)
  - Power dissipation (low-power mode): 5.3 mW (ADS131A04)
- **Operating Temperature Range:**
  - -40°C to +125°C
- **Package Type:**
  - 32-pin TQFP (Thin Quad Flat Package)
- **Special Features:**
  - 24-bit resolution, simultaneous sampling of 4 channels
  - Integrated negative charge pump for input voltages below ground
  - Low-drift internal voltage reference (6 ppm/°C)
  - Multiple SPI data interface modes (asynchronous interrupt, synchronous master/slave)
  - Built-in watchdog timer and data integrity checks (CRC and Hamming code)
- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **ADS131A04** is a high-performance, 4-channel, 24-bit delta-sigma analog-to-digital converter (ADC) designed for simultaneous sampling applications. It features a wide dynamic range and supports data rates up to 128 kSPS. The device is particularly suitable for applications requiring high accuracy and low noise, such as energy monitoring, grid protection, and control systems. The integrated negative charge pump allows for measuring signals below ground, enhancing its versatility in various applications.

#### Typical Applications:
- **Electricity Meters:** Used in both commercial and residential settings for accurate energy measurement.
- **Circuit Breakers:** Provides precise monitoring of electrical parameters for safety and efficiency.
- **Battery Test Equipment:** Facilitates accurate measurement of battery performance and health.
- **Battery Management Systems:** Monitors battery voltage and current for optimal performance and safety.
- **Data Acquisition Systems:** Collects and processes data from multiple sensors in industrial and research applications.

This summary encapsulates the essential specifications and applications of the ADS131A04IPBSR, making it a valuable component for high-precision measurement systems.