{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592331396126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592331396133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 20:16:36 2020 " "Processing started: Tue Jun 16 20:16:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592331396133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331396133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sycy_projekt -c sycy_projekt " "Command: quartus_map --read_settings_files=on --write_settings_files=off sycy_projekt -c sycy_projekt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331396133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592331396739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592331396739 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331405007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:48 Progress: Loading sycy_projekt/cpu.qsys " "2020.06.16.20:16:48 Progress: Loading sycy_projekt/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331408394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:48 Progress: Reading input file " "2020.06.16.20:16:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331408960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Adding clk_0 \[clock_source 19.1\] " "2020.06.16.20:16:49 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Parameterizing module clk_0 " "2020.06.16.20:16:49 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Adding hulk_finder_0 \[hulk_finder 1.0\] " "2020.06.16.20:16:49 Progress: Adding hulk_finder_0 \[hulk_finder 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Parameterizing module hulk_finder_0 " "2020.06.16.20:16:49 Progress: Parameterizing module hulk_finder_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Adding hulk_finder_v2_0 \[hulk_finder_v2 1.0\] " "2020.06.16.20:16:49 Progress: Adding hulk_finder_v2_0 \[hulk_finder_v2 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Parameterizing module hulk_finder_v2_0 " "2020.06.16.20:16:49 Progress: Parameterizing module hulk_finder_v2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 19.1\] " "2020.06.16.20:16:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Parameterizing module jtag_uart_0 " "2020.06.16.20:16:49 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:49 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 19.1\] " "2020.06.16.20:16:49 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331409829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Parameterizing module nios2_gen2_0 " "2020.06.16.20:16:50 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\] " "2020.06.16.20:16:50 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Parameterizing module onchip_memory2_0 " "2020.06.16.20:16:50 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 19.1\] " "2020.06.16.20:16:50 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Parameterizing module performance_counter_0 " "2020.06.16.20:16:50 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Adding pio_0 \[altera_avalon_pio 19.1\] " "2020.06.16.20:16:50 Progress: Adding pio_0 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Parameterizing module pio_0 " "2020.06.16.20:16:50 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Adding pio_1 \[altera_avalon_pio 19.1\] " "2020.06.16.20:16:50 Progress: Adding pio_1 \[altera_avalon_pio 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Parameterizing module pio_1 " "2020.06.16.20:16:50 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Building connections " "2020.06.16.20:16:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Parameterizing connections " "2020.06.16.20:16:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:50 Progress: Validating " "2020.06.16.20:16:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331410133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.16.20:16:51 Progress: Done reading input file " "2020.06.16.20:16:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331411226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331412021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331412022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331412800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331417117 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331417117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hulk_finder_v2_0: \"cpu\" instantiated hulk_finder_v2 \"hulk_finder_v2_0\" " "Hulk_finder_v2_0: \"cpu\" instantiated hulk_finder_v2 \"hulk_finder_v2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331417419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331417430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0003_jtag_uart_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0003_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0003_jtag_uart_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0003_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331417431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331417719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331417749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331418283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331418292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0004_onchip_memory2_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0004_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0004_onchip_memory2_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0004_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331418292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331418772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331418788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'cpu_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'cpu_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331418797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=cpu_performance_counter_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0005_performance_counter_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0005_performance_counter_0_gen//cpu_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=cpu_performance_counter_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0005_performance_counter_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0005_performance_counter_0_gen//cpu_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331418797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'cpu_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'cpu_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"cpu\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"cpu\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'cpu_pio_0' " "Pio_0: Starting RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0006_pio_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0006_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0006_pio_0_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0006_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'cpu_pio_0' " "Pio_0: Done RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'cpu_pio_1' " "Pio_1: Starting RTL generation for module 'cpu_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_1 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0007_pio_1_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0007_pio_1_gen//cpu_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec E:/quartuslite/quartus/bin64/perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_1 --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0007_pio_1_gen/ --quartus_dir=E:/quartuslite/quartus --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0007_pio_1_gen//cpu_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'cpu_pio_1' " "Pio_1: Done RTL generation for module 'cpu_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"cpu\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"cpu\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"cpu\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"cpu\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"cpu\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\" " "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"cpu\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"cpu\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"cpu\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331419508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331422466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331422767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331423221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331423493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331423810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331424109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331426153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331426160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331426165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331426180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec E:/QuartusLite/quartus/bin64//perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0013_cpu_gen/ --quartus_bindir=E:/QuartusLite/quartus/bin64/ --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0013_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec E:/QuartusLite/quartus/bin64//perl/bin/perl.exe -I E:/quartuslite/quartus/sopc_builder/bin/europa -I E:/quartuslite/quartus/sopc_builder/bin -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0013_cpu_gen/ --quartus_bindir=E:/QuartusLite/quartus/bin64/ --verilog --config=C:/Users/Gisher/AppData/Local/Temp/alt8429_6110277398950089949.dir/0013_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331426180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:17:06 (*) Starting Nios II generation " "Cpu: # 2020.06.16 20:17:06 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:17:06 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.06.16 20:17:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:17:06 (*)   Creating all objects for CPU " "Cpu: # 2020.06.16 20:17:06 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:17:07 (*)   Generating RTL from CPU objects " "Cpu: # 2020.06.16 20:17:07 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:17:07 (*)   Creating plain-text RTL " "Cpu: # 2020.06.16 20:17:07 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.16 20:17:07 (*) Done Nios II generation " "Cpu: # 2020.06.16 20:17:07 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331427991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331428007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331428008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331428021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331428022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331428520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331428525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done \"cpu\" with 33 modules, 46 files " "Cpu: Done \"cpu\" with 33 modules, 46 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331428525 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331429612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teadecryptor.v 1 1 " "Found 1 design units, including 1 entities, in source file teadecryptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 teaDecryptor " "Found entity 1: teaDecryptor" {  } { { "teaDecryptor.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/teaDecryptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleteablock.v 1 1 " "Found 1 design units, including 1 entities, in source file singleteablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleTeaBlock " "Found entity 1: singleTeaBlock" {  } { { "singleTeaBlock.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/singleTeaBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdfcheckerfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file pdfcheckerfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdfCheckerFsm " "Found entity 1: pdfCheckerFsm" {  } { { "pdfCheckerFsm.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/pdfCheckerFsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hulkfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file hulkfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hulkFinder " "Found entity 1: hulkFinder" {  } { { "hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/hulkFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebittoasciidecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebittoasciidecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitToAsciiDecoder " "Found entity 1: fiveBitToAsciiDecoder" {  } { { "fiveBitToAsciiDecoder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sycy_projekt.v 1 1 " "Found 1 design units, including 1 entities, in source file sycy_projekt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sycy_projekt " "Found entity 1: sycy_projekt" {  } { { "sycy_projekt.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/sycy_projekt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/cpu/cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/cpu/submodules/altera_customins_master_translator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429763 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429842 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_0_scfifo_w " "Found entity 2: cpu_jtag_uart_0_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429842 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429842 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_0_scfifo_r " "Found entity 4: cpu_jtag_uart_0_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429842 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart_0 " "Found entity 5: cpu_jtag_uart_0" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cpu_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429899 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429903 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_001 " "Found entity 2: cpu_mm_interconnect_0_router_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429906 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592331429908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429909 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_004 " "Found entity 2: cpu_mm_interconnect_0_router_004" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0 " "Found entity 1: cpu_nios2_gen2_0" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_gen2_0_cpu " "Found entity 21: cpu_nios2_gen2_0_cpu" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpu_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331429999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331429999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_onchip_memory2_0 " "Found entity 1: cpu_onchip_memory2_0" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_performance_counter_0 " "Found entity 1: cpu_performance_counter_0" {  } { { "db/ip/cpu/submodules/cpu_performance_counter_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_0 " "Found entity 1: cpu_pio_0" {  } { { "db/ip/cpu/submodules/cpu_pio_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_1 " "Found entity 1: cpu_pio_1" {  } { { "db/ip/cpu/submodules/cpu_pio_1.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/hulkfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/hulkfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hulkFinder " "Found entity 1: hulkFinder" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultA hulkFinder.v(168) " "Verilog HDL Implicit Net warning at hulkFinder.v(168): created implicit net for \"resultA\"" {  } { { "hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/hulkFinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultB hulkFinder.v(168) " "Verilog HDL Implicit Net warning at hulkFinder.v(168): created implicit net for \"resultB\"" {  } { { "hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/hulkFinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultC hulkFinder.v(168) " "Verilog HDL Implicit Net warning at hulkFinder.v(168): created implicit net for \"resultC\"" {  } { { "hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/hulkFinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultD hulkFinder.v(168) " "Verilog HDL Implicit Net warning at hulkFinder.v(168): created implicit net for \"resultD\"" {  } { { "hulkFinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/hulkFinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultA hulkfinder.v(168) " "Verilog HDL Implicit Net warning at hulkfinder.v(168): created implicit net for \"resultA\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultB hulkfinder.v(168) " "Verilog HDL Implicit Net warning at hulkfinder.v(168): created implicit net for \"resultB\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultC hulkfinder.v(168) " "Verilog HDL Implicit Net warning at hulkfinder.v(168): created implicit net for \"resultC\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultD hulkfinder.v(168) " "Verilog HDL Implicit Net warning at hulkfinder.v(168): created implicit net for \"resultD\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sycy_projekt " "Elaborating entity \"sycy_projekt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592331430158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:u0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:u0\"" {  } { { "sycy_projekt.v" "u0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/sycy_projekt.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hulkFinder cpu:u0\|hulkFinder:hulk_finder_v2_0 " "Elaborating entity \"hulkFinder\" for hierarchy \"cpu:u0\|hulkFinder:hulk_finder_v2_0\"" {  } { { "db/ip/cpu/cpu.v" "hulk_finder_v2_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hulkfinder.v(132) " "Verilog HDL assignment warning at hulkfinder.v(132): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592331430224 "|sycy_projekt|cpu:u0|hulkFinder:hulk_finder_v2_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode_reg hulkfinder.v(137) " "Verilog HDL Always Construct warning at hulkfinder.v(137): inferring latch(es) for variable \"mode_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592331430224 "|sycy_projekt|cpu:u0|hulkFinder:hulk_finder_v2_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode_reg\[0\] hulkfinder.v(137) " "Inferred latch for \"mode_reg\[0\]\" at hulkfinder.v(137)" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430234 "|sycy_projekt|cpu:u0|hulkFinder:hulk_finder_v2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_generator cpu:u0\|hulkFinder:hulk_finder_v2_0\|random_generator:gen0 " "Elaborating entity \"random_generator\" for hierarchy \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|random_generator:gen0\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "gen0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 random_generator.v(14) " "Verilog HDL assignment warning at random_generator.v(14): truncated value with size 2 to match size of target (1)" {  } { { "random_generator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/random_generator.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592331430350 "|sycy_projekt|cpu:u0|hulkFinder:hulk_finder_v2_0|random_generator:gen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 random_generator.v(25) " "Verilog HDL assignment warning at random_generator.v(25): truncated value with size 32 to match size of target (31)" {  } { { "random_generator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/random_generator.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592331430350 "|sycy_projekt|cpu:u0|hulkFinder:hulk_finder_v2_0|random_generator:gen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pdfCheckerFsm cpu:u0\|hulkFinder:hulk_finder_v2_0\|pdfCheckerFsm:fsm0 " "Elaborating entity \"pdfCheckerFsm\" for hierarchy \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|pdfCheckerFsm:fsm0\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "fsm0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitToAsciiDecoder cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec0 " "Elaborating entity \"fiveBitToAsciiDecoder\" for hierarchy \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec0\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "dec0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleTeaBlock cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0 " "Elaborating entity \"singleTeaBlock\" for hierarchy \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0\"" {  } { { "db/ip/cpu/submodules/hulkfinder.v" "tea0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/hulkfinder.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0 cpu:u0\|cpu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"cpu_jtag_uart_0\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/cpu/cpu.v" "jtag_uart_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_w cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w " "Elaborating entity \"cpu_jtag_uart_0_scfifo_w\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_w" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "wfifo" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331430686 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331430686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartuslite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331430984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331430984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331430985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_r cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r " "Elaborating entity \"cpu_jtag_uart_0_scfifo_r\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_r" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331431001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "cpu_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331431284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331431314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331431314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331431314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331431314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331431314 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331431314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/quartuslite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331431841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:u0\|cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331431989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0 cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"cpu_nios2_gen2_0\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu " "Elaborating entity \"cpu_nios2_gen2_0_cpu\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "cpu" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_test_bench cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"cpu_nios2_gen2_0_cpu_test_bench\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_test_bench" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_a_module cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432308 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331432308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331432359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331432359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_b_module cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_debug cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432501 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331432501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_break cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_xbrk cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dbrk cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_itrace cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dtrace cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_td_mode cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_pib cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_im cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_avalon_reg cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_ocimem cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_ociram_sp_ram_module cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331432945 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331432945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331432996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331432996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331432997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_wrapper cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_tck cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_sysclk cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "cpu_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433179 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331433179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartuslite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartuslite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/quartuslite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_onchip_memory2_0 cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"cpu_onchip_memory2_0\" for hierarchy \"cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/cpu/cpu.v" "onchip_memory2_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_onchip_memory2_0.hex " "Parameter \"init_file\" = \"cpu_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331433277 ""}  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331433277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_grg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grg1 " "Found entity 1: altsyncram_grg1" {  } { { "db/altsyncram_grg1.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/altsyncram_grg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331433333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331433333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_grg1 cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_grg1:auto_generated " "Elaborating entity \"altsyncram_grg1\" for hierarchy \"cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_grg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331433826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331433826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_grg1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_grg1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_grg1.tdf" "decode3" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/altsyncram_grg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331433884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331433884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_grg1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"cpu:u0\|cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_grg1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_grg1.tdf" "mux2" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/altsyncram_grg1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331433885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_performance_counter_0 cpu:u0\|cpu_performance_counter_0:performance_counter_0 " "Elaborating entity \"cpu_performance_counter_0\" for hierarchy \"cpu:u0\|cpu_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/cpu/cpu.v" "performance_counter_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_0 cpu:u0\|cpu_pio_0:pio_0 " "Elaborating entity \"cpu_pio_0\" for hierarchy \"cpu:u0\|cpu_pio_0:pio_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_1 cpu:u0\|cpu_pio_1:pio_1 " "Elaborating entity \"cpu_pio_1\" for hierarchy \"cpu:u0\|cpu_pio_1:pio_1\"" {  } { { "db/ip/cpu/cpu.v" "pio_1" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator cpu:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"cpu:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434287 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "db/ip/cpu/submodules/altera_customins_master_translator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1592331434290 "|sycy_projekt|cpu:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect cpu:u0\|cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"cpu:u0\|cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator cpu:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"cpu:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592331434338 "|sycy_projekt|cpu:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592331434338 "|sycy_projekt|cpu:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592331434338 "|sycy_projekt|cpu:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "pio_0_s1_translator" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_mm_interconnect_0_router_001\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_001_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_001:router_001\|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cpu_mm_interconnect_0_router_004\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_004" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_004_default_decode cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_004:router_004\|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331434998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux_001 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux_002 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux_001 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu:u0\|cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu:u0\|cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu:u0\|cpu_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/cpu.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331435355 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592331436849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.16.20:17:20 Progress: Loading sld711cba4c/alt_sld_fab_wrapper_hw.tcl " "2020.06.16.20:17:20 Progress: Loading sld711cba4c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331441012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331443638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331443777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331446526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331446702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331446846 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331447002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331447007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331447008 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592331447730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld711cba4c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld711cba4c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld711cba4c/alt_sld_fab.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/sld711cba4c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331447998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331447998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331448205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331448205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331448226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331448226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331448325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331448325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331448429 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331448429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331448429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/sld711cba4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331448568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331448568 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec5\|Ram0 " "RAM logic \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "fiveBitToAsciiDecoder.v" "Ram0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592331453736 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec4\|Ram0 " "RAM logic \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "fiveBitToAsciiDecoder.v" "Ram0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592331453736 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec3\|Ram0 " "RAM logic \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "fiveBitToAsciiDecoder.v" "Ram0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592331453736 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec2\|Ram0 " "RAM logic \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "fiveBitToAsciiDecoder.v" "Ram0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592331453736 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec1\|Ram0 " "RAM logic \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "fiveBitToAsciiDecoder.v" "Ram0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592331453736 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec0\|Ram0 " "RAM logic \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|fiveBitToAsciiDecoder:dec0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "fiveBitToAsciiDecoder.v" "Ram0" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/fiveBitToAsciiDecoder.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1592331453736 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1592331453736 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0\|lfsrStateReg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0\|lfsrStateReg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592331457152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592331457152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 30 " "Parameter WIDTH set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1592331457152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592331457152 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592331457152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0\|altshift_taps:lfsrStateReg_rtl_0 " "Elaborated megafunction instantiation \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0\|altshift_taps:lfsrStateReg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331457634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0\|altshift_taps:lfsrStateReg_rtl_0 " "Instantiated megafunction \"cpu:u0\|hulkFinder:hulk_finder_v2_0\|singleTeaBlock:tea0\|altshift_taps:lfsrStateReg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331457634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331457634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592331457634 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592331457634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q7m " "Found entity 1: shift_taps_q7m" {  } { { "db/shift_taps_q7m.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/shift_taps_q7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331457711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331457711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h81 " "Found entity 1: altsyncram_0h81" {  } { { "db/altsyncram_0h81.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/altsyncram_0h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331457780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331457780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331457851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331457851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592331457925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331457925 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592331459532 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "e:/quartuslite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartuslite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2912 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3945 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3553 -1 0 } } { "random_generator.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/random_generator.v" 23 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 398 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartuslite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/db/ip/cpu/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592331459930 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592331459931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331464131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592331469427 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartuslite/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592331469986 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592331469986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331470166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/output_files/sycy_projekt.map.smsg " "Generated suppressed messages file E:/Polibuda/SYCY/Sycy_Reference_Model_6-master/sopc/sycy_projekt/output_files/sycy_projekt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331471344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592331473479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592331473479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14945 " "Implemented 14945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592331475359 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592331475359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14716 " "Implemented 14716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592331475359 ""} { "Info" "ICUT_CUT_TM_RAMS" "206 " "Implemented 206 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592331475359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592331475359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592331475486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 20:17:55 2020 " "Processing ended: Tue Jun 16 20:17:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592331475486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592331475486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592331475486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592331475486 ""}
