Source Block: hdl/library/common/ad_axis_inf_rx.v@103:113@HdlIdDef
  reg             inf_last = 'd0;
  reg     [DW:0]  inf_data = 'd0;

  // internal signals

  wire            inf_ready_s;

  // write interface

  always @(posedge clk) begin
    if (rst == 1'b1) begin

Diff Content:
+ 108   reg             inf_last_s;
+ 108   reg     [DW:0]  inf_data_s;

Clone Blocks:
