{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 19:12:07 2012 " "Info: Processing started: Wed Dec 12 19:12:07 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_1_out\[0\] " "Warning: Node \"mem_intercept:inst27\|display_1_out\[0\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_1_out\[1\] " "Warning: Node \"mem_intercept:inst27\|display_1_out\[1\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_1_out\[2\] " "Warning: Node \"mem_intercept:inst27\|display_1_out\[2\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_1_out\[3\] " "Warning: Node \"mem_intercept:inst27\|display_1_out\[3\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_2_out\[0\] " "Warning: Node \"mem_intercept:inst27\|display_2_out\[0\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_2_out\[1\] " "Warning: Node \"mem_intercept:inst27\|display_2_out\[1\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_2_out\[2\] " "Warning: Node \"mem_intercept:inst27\|display_2_out\[2\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|display_2_out\[3\] " "Warning: Node \"mem_intercept:inst27\|display_2_out\[3\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|read_switch\[0\] " "Warning: Node \"mem_intercept:inst27\|read_switch\[0\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|read_switch\[1\] " "Warning: Node \"mem_intercept:inst27\|read_switch\[1\]\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|decimal_1 " "Warning: Node \"mem_intercept:inst27\|decimal_1\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mem_intercept:inst27\|decimal_2 " "Warning: Node \"mem_intercept:inst27\|decimal_2\" is a latch" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock3 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock3\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mem_intercept:inst27\|decimal_2~3 " "Info: Detected gated clock \"mem_intercept:inst27\|decimal_2~3\" as buffer" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_intercept:inst27\|decimal_2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mem_intercept:inst27\|decimal_1~3 " "Info: Detected gated clock \"mem_intercept:inst27\|decimal_1~3\" as buffer" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_intercept:inst27\|decimal_1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mem_intercept:inst27\|Mux0~1 " "Info: Detected gated clock \"mem_intercept:inst27\|Mux0~1\" as buffer" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_intercept:inst27\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mem_intercept:inst27\|Mux0~0 " "Info: Detected gated clock \"mem_intercept:inst27\|Mux0~0\" as buffer" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_intercept:inst27\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mem_intercept:inst27\|process_0~0 " "Info: Detected gated clock \"mem_intercept:inst27\|process_0~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_intercept:inst27\|process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst3\|MemWrite " "Info: Detected ripple clock \"controller:inst3\|MemWrite\" as buffer" {  } { { "controller.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/controller.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|MemWrite" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst3\|MemtoReg " "Info: Detected ripple clock \"controller:inst3\|MemtoReg\" as buffer" {  } { { "controller.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/controller.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|MemtoReg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mem_intercept:inst27\|display_1_out\[3\]~3 " "Info: Detected gated clock \"mem_intercept:inst27\|display_1_out\[3\]~3\" as buffer" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_intercept:inst27\|display_1_out\[3\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mem_intercept:inst27\|display_1_out\[3\]~8 " "Info: Detected gated clock \"mem_intercept:inst27\|display_1_out\[3\]~8\" as buffer" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_intercept:inst27\|display_1_out\[3\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[0\] " "Info: Detected ripple clock \"alu:inst12\|output\[0\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[1\] " "Info: Detected ripple clock \"alu:inst12\|output\[1\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[2\] " "Info: Detected ripple clock \"alu:inst12\|output\[2\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[3\] " "Info: Detected ripple clock \"alu:inst12\|output\[3\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[4\] " "Info: Detected ripple clock \"alu:inst12\|output\[4\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[5\] " "Info: Detected ripple clock \"alu:inst12\|output\[5\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[6\] " "Info: Detected ripple clock \"alu:inst12\|output\[6\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "alu:inst12\|output\[7\] " "Info: Detected ripple clock \"alu:inst12\|output\[7\]\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|output\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock2 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock2\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock1 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock1\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock0 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock0\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator register mem_intercept:inst27\|display_2_out\[1\] memory lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra1 14.41 MHz 69.4 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 14.41 MHz between source register \"mem_intercept:inst27\|display_2_out\[1\]\" and destination memory \"lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra1\" (period= 69.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.300 ns + Longest register memory " "Info: + Longest register to memory delay is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_intercept:inst27\|display_2_out\[1\] 1 REG LC1_D26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D26; Fanout = 7; REG Node = 'mem_intercept:inst27\|display_2_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_intercept:inst27|display_2_out[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.000 ns) 4.300 ns lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra1 2 MEM EC7_C 1 " "Info: 2: + IC(4.300 ns) + CELL(0.000 ns) = 4.300 ns; Loc. = EC7_C; Fanout = 1; MEM Node = 'lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { mem_intercept:inst27|display_2_out[1] lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 100.00 % ) " "Info: Total interconnect delay = 4.300 ns ( 100.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { mem_intercept:inst27|display_2_out[1] lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { mem_intercept:inst27|display_2_out[1] {} lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 {} } { 0.000ns 4.300ns } { 0.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-28.600 ns - Smallest " "Info: - Smallest clock skew is -28.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 14.700 ns + Shortest memory " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination memory is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock2 2 REG LC4_I24 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_I24; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(0.000 ns) 14.700 ns lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra1 3 MEM EC7_C 1 " "Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 14.700 ns; Loc. = EC7_C; Fanout = 1; MEM Node = 'lpm_rom2:inst31\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Clock1Hz:inst21|clock2 lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.25 % ) " "Info: Total cell delay = 4.300 ns ( 29.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.400 ns ( 70.75 % ) " "Info: Total interconnect delay = 10.400 ns ( 70.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 43.300 ns - Longest register " "Info: - Longest clock path from clock \"on-board_oscillator\" to source register is 43.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock2 2 REG LC4_I24 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_I24; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(1.400 ns) 17.800 ns alu:inst12\|output\[6\] 3 REG LC4_B51 20 " "Info: 3: + IC(8.000 ns) + CELL(1.400 ns) = 17.800 ns; Loc. = LC4_B51; Fanout = 20; REG Node = 'alu:inst12\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Clock1Hz:inst21|clock2 alu:inst12|output[6] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 21.000 ns mem_intercept:inst27\|Mux0~0 4 COMB LC8_B51 3 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 21.000 ns; Loc. = LC8_B51; Fanout = 3; COMB Node = 'mem_intercept:inst27\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|output[6] mem_intercept:inst27|Mux0~0 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.400 ns) 28.600 ns mem_intercept:inst27\|Mux0~1 5 COMB LC4_F51 1 " "Info: 5: + IC(5.200 ns) + CELL(2.400 ns) = 28.600 ns; Loc. = LC4_F51; Fanout = 1; COMB Node = 'mem_intercept:inst27\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 31.500 ns mem_intercept:inst27\|display_1_out\[3\]~3 6 COMB LC5_F51 3 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 31.500 ns; Loc. = LC5_F51; Fanout = 3; COMB Node = 'mem_intercept:inst27\|display_1_out\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 34.400 ns mem_intercept:inst27\|display_1_out\[3\]~8 7 COMB LC8_F51 8 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 34.400 ns; Loc. = LC8_F51; Fanout = 8; COMB Node = 'mem_intercept:inst27\|display_1_out\[3\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.700 ns) 43.300 ns mem_intercept:inst27\|display_2_out\[1\] 8 REG LC1_D26 7 " "Info: 8: + IC(6.200 ns) + CELL(2.700 ns) = 43.300 ns; Loc. = LC1_D26; Fanout = 7; REG Node = 'mem_intercept:inst27\|display_2_out\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.300 ns ( 42.26 % ) " "Info: Total cell delay = 18.300 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.000 ns ( 57.74 % ) " "Info: Total interconnect delay = 25.000 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.300 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|output[6] mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|output[6] {} mem_intercept:inst27|Mux0~0 {} mem_intercept:inst27|Mux0~1 {} mem_intercept:inst27|display_1_out[3]~3 {} mem_intercept:inst27|display_1_out[3]~8 {} mem_intercept:inst27|display_2_out[1] {} } { 0.000ns 0.000ns 4.100ns 8.000ns 0.500ns 5.200ns 0.500ns 0.500ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.300 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|output[6] mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|output[6] {} mem_intercept:inst27|Mux0~0 {} mem_intercept:inst27|Mux0~1 {} mem_intercept:inst27|display_1_out[3]~3 {} mem_intercept:inst27|display_1_out[3]~8 {} mem_intercept:inst27|display_2_out[1] {} } { 0.000ns 0.000ns 4.100ns 8.000ns 0.500ns 5.200ns 0.500ns 0.500ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { mem_intercept:inst27|display_2_out[1] lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { mem_intercept:inst27|display_2_out[1] {} lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 {} } { 0.000ns 4.300ns } { 0.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom2:inst31|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra1 {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.300 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|output[6] mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|output[6] {} mem_intercept:inst27|Mux0~0 {} mem_intercept:inst27|Mux0~1 {} mem_intercept:inst27|display_1_out[3]~3 {} mem_intercept:inst27|display_1_out[3]~8 {} mem_intercept:inst27|display_2_out[1] {} } { 0.000ns 0.000ns 4.100ns 8.000ns 0.500ns 5.200ns 0.500ns 0.500ns 6.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "on-board_oscillator 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"on-board_oscillator\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[4\] mem_intercept:inst27\|display_2_out\[3\] on-board_oscillator 21.8 ns " "Info: Found hold time violation between source  pin or register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[4\]\" and destination pin or register \"mem_intercept:inst27\|display_2_out\[3\]\" for clock \"on-board_oscillator\" (Hold time is 21.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "30.000 ns + Largest " "Info: + Largest clock skew is 30.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 44.400 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 44.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock2 2 REG LC4_I24 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_I24; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(1.400 ns) 17.800 ns alu:inst12\|output\[6\] 3 REG LC4_B51 20 " "Info: 3: + IC(8.000 ns) + CELL(1.400 ns) = 17.800 ns; Loc. = LC4_B51; Fanout = 20; REG Node = 'alu:inst12\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Clock1Hz:inst21|clock2 alu:inst12|output[6] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 21.000 ns mem_intercept:inst27\|Mux0~0 4 COMB LC8_B51 3 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 21.000 ns; Loc. = LC8_B51; Fanout = 3; COMB Node = 'mem_intercept:inst27\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst12|output[6] mem_intercept:inst27|Mux0~0 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.400 ns) 28.600 ns mem_intercept:inst27\|Mux0~1 5 COMB LC4_F51 1 " "Info: 5: + IC(5.200 ns) + CELL(2.400 ns) = 28.600 ns; Loc. = LC4_F51; Fanout = 1; COMB Node = 'mem_intercept:inst27\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 31.500 ns mem_intercept:inst27\|display_1_out\[3\]~3 6 COMB LC5_F51 3 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 31.500 ns; Loc. = LC5_F51; Fanout = 3; COMB Node = 'mem_intercept:inst27\|display_1_out\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 34.400 ns mem_intercept:inst27\|display_1_out\[3\]~8 7 COMB LC8_F51 8 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 34.400 ns; Loc. = LC8_F51; Fanout = 8; COMB Node = 'mem_intercept:inst27\|display_1_out\[3\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(2.700 ns) 44.400 ns mem_intercept:inst27\|display_2_out\[3\] 8 REG LC1_C23 7 " "Info: 8: + IC(7.300 ns) + CELL(2.700 ns) = 44.400 ns; Loc. = LC1_C23; Fanout = 7; REG Node = 'mem_intercept:inst27\|display_2_out\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[3] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.300 ns ( 41.22 % ) " "Info: Total cell delay = 18.300 ns ( 41.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.100 ns ( 58.78 % ) " "Info: Total interconnect delay = 26.100 ns ( 58.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.400 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|output[6] mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|output[6] {} mem_intercept:inst27|Mux0~0 {} mem_intercept:inst27|Mux0~1 {} mem_intercept:inst27|display_1_out[3]~3 {} mem_intercept:inst27|display_1_out[3]~8 {} mem_intercept:inst27|display_2_out[3] {} } { 0.000ns 0.000ns 4.100ns 8.000ns 0.500ns 5.200ns 0.500ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 14.400 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to source register is 14.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock1 2 REG LC3_I24 32 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_I24; Fanout = 32; REG Node = 'Clock1Hz:inst21\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock1 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 14.400 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[4\] 3 REG LC1_B26 5 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 14.400 ns; Loc. = LC1_B26; Fanout = 5; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.86 % ) " "Info: Total cell delay = 4.300 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.100 ns ( 70.14 % ) " "Info: Total interconnect delay = 10.100 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { on-board_oscillator Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.400 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|output[6] mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|output[6] {} mem_intercept:inst27|Mux0~0 {} mem_intercept:inst27|Mux0~1 {} mem_intercept:inst27|display_1_out[3]~3 {} mem_intercept:inst27|display_1_out[3]~8 {} mem_intercept:inst27|display_2_out[3] {} } { 0.000ns 0.000ns 4.100ns 8.000ns 0.500ns 5.200ns 0.500ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { on-board_oscillator Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns - Shortest register register " "Info: - Shortest register to register delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[4\] 1 REG LC1_B26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B26; Fanout = 5; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.400 ns) 6.800 ns mem_intercept:inst27\|display_2_out\[3\] 2 REG LC1_C23 7 " "Info: 2: + IC(4.400 ns) + CELL(2.400 ns) = 6.800 ns; Loc. = LC1_C23; Fanout = 7; REG Node = 'mem_intercept:inst27\|display_2_out\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] mem_intercept:inst27|display_2_out[3] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 35.29 % ) " "Info: Total cell delay = 2.400 ns ( 35.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 64.71 % ) " "Info: Total interconnect delay = 4.400 ns ( 64.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] mem_intercept:inst27|display_2_out[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] {} mem_intercept:inst27|display_2_out[3] {} } { 0.000ns 4.400ns } { 0.000ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.400 ns" { on-board_oscillator Clock1Hz:inst21|clock2 alu:inst12|output[6] mem_intercept:inst27|Mux0~0 mem_intercept:inst27|Mux0~1 mem_intercept:inst27|display_1_out[3]~3 mem_intercept:inst27|display_1_out[3]~8 mem_intercept:inst27|display_2_out[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} alu:inst12|output[6] {} mem_intercept:inst27|Mux0~0 {} mem_intercept:inst27|Mux0~1 {} mem_intercept:inst27|display_1_out[3]~3 {} mem_intercept:inst27|display_1_out[3]~8 {} mem_intercept:inst27|display_2_out[3] {} } { 0.000ns 0.000ns 4.100ns 8.000ns 0.500ns 5.200ns 0.500ns 0.500ns 7.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { on-board_oscillator Clock1Hz:inst21|clock1 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] mem_intercept:inst27|display_2_out[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[4] {} mem_intercept:inst27|display_2_out[3] {} } { 0.000ns 4.400ns } { 0.000ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[4\]\[1\] right_in on-board_oscillator 18.800 ns register " "Info: tsu for register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[4\]\[1\]\" (data pin = \"right_in\", clock pin = \"on-board_oscillator\") is 18.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.000 ns + Longest pin register " "Info: + Longest pin to register delay is 34.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns right_in 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'right_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_in } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 992 2824 2992 1008 "right_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(2.700 ns) 21.400 ns read_mux:inst34\|Mux7~0 2 COMB LC2_F27 1 " "Info: 2: + IC(8.400 ns) + CELL(2.700 ns) = 21.400 ns; Loc. = LC2_F27; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { right_in read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 24.600 ns read_mux:inst34\|Mux7~1 3 COMB LC4_F27 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 24.600 ns; Loc. = LC4_F27; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 29.800 ns mux:inst16\|mux1_out\[0\]~23 4 COMB LC2_F29 10 " "Info: 4: + IC(2.800 ns) + CELL(2.400 ns) = 29.800 ns; Loc. = LC2_F29; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.700 ns) 34.000 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[4\]\[1\] 5 REG LC7_F28 2 " "Info: 5: + IC(2.500 ns) + CELL(1.700 ns) = 34.000 ns; Loc. = LC7_F28; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[4\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { mux:inst16|mux1_out[0]~23 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.800 ns ( 58.24 % ) " "Info: Total cell delay = 19.800 ns ( 58.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.200 ns ( 41.76 % ) " "Info: Total interconnect delay = 14.200 ns ( 41.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.000 ns" { right_in read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "34.000 ns" { right_in {} right_in~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] {} } { 0.000ns 0.000ns 8.400ns 0.500ns 2.800ns 2.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 17.800 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to destination register is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock3 2 REG LC1_I24 64 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I24; Fanout = 64; REG Node = 'Clock1Hz:inst21\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock3 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(0.000 ns) 17.800 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[4\]\[1\] 3 REG LC7_F28 2 " "Info: 3: + IC(9.400 ns) + CELL(0.000 ns) = 17.800 ns; Loc. = LC7_F28; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[4\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Clock1Hz:inst21|clock3 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.16 % ) " "Info: Total cell delay = 4.300 ns ( 24.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.500 ns ( 75.84 % ) " "Info: Total interconnect delay = 13.500 ns ( 75.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { on-board_oscillator Clock1Hz:inst21|clock3 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock3 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] {} } { 0.000ns 0.000ns 4.100ns 9.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.000 ns" { right_in read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "34.000 ns" { right_in {} right_in~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] {} } { 0.000ns 0.000ns 8.400ns 0.500ns 2.800ns 2.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { on-board_oscillator Clock1Hz:inst21|clock3 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock3 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[4][1] {} } { 0.000ns 0.000ns 4.100ns 9.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator mux_less_than\[0\] mem_intercept:inst27\|read_switch\[1\] 52.800 ns register " "Info: tco from clock \"on-board_oscillator\" to destination pin \"mux_less_than\[0\]\" through register \"mem_intercept:inst27\|read_switch\[1\]\" is 52.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 29.100 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to source register is 29.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock1 2 REG LC3_I24 32 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_I24; Fanout = 32; REG Node = 'Clock1Hz:inst21\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock1 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.400 ns) 16.600 ns controller:inst3\|MemtoReg 3 REG LC1_B37 18 " "Info: 3: + IC(6.800 ns) + CELL(1.400 ns) = 16.600 ns; Loc. = LC1_B37; Fanout = 18; REG Node = 'controller:inst3\|MemtoReg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { Clock1Hz:inst21|clock1 controller:inst3|MemtoReg } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(2.400 ns) 25.900 ns mem_intercept:inst27\|process_0~0 4 COMB LC5_F27 2 " "Info: 4: + IC(6.900 ns) + CELL(2.400 ns) = 25.900 ns; Loc. = LC5_F27; Fanout = 2; COMB Node = 'mem_intercept:inst27\|process_0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { controller:inst3|MemtoReg mem_intercept:inst27|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.100 ns mem_intercept:inst27\|read_switch\[1\] 5 REG LC3_F27 9 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 29.100 ns; Loc. = LC3_F27; Fanout = 9; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mem_intercept:inst27|process_0~0 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 37.11 % ) " "Info: Total cell delay = 10.800 ns ( 37.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.300 ns ( 62.89 % ) " "Info: Total interconnect delay = 18.300 ns ( 62.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.100 ns" { on-board_oscillator Clock1Hz:inst21|clock1 controller:inst3|MemtoReg mem_intercept:inst27|process_0~0 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} controller:inst3|MemtoReg {} mem_intercept:inst27|process_0~0 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 6.800ns 6.900ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.700 ns + Longest register pin " "Info: + Longest register to pin delay is 23.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_intercept:inst27\|read_switch\[1\] 1 REG LC3_F27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_F27; Fanout = 9; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns read_mux:inst34\|Mux7~0 2 COMB LC2_F27 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC2_F27; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 6.400 ns read_mux:inst34\|Mux7~1 3 COMB LC4_F27 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 6.400 ns; Loc. = LC4_F27; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 11.600 ns mux:inst16\|mux1_out\[0\]~23 4 COMB LC2_F29 10 " "Info: 4: + IC(2.800 ns) + CELL(2.400 ns) = 11.600 ns; Loc. = LC2_F29; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.700 ns) 16.800 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC1_F28 1 " "Info: 5: + IC(2.500 ns) + CELL(2.700 ns) = 16.800 ns; Loc. = LC1_F28; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(5.000 ns) 23.700 ns mux_less_than\[0\] 6 PIN PIN_88 0 " "Info: 6: + IC(1.900 ns) + CELL(5.000 ns) = 23.700 ns; Loc. = PIN_88; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.500 ns ( 65.40 % ) " "Info: Total cell delay = 15.500 ns ( 65.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 34.60 % ) " "Info: Total interconnect delay = 8.200 ns ( 34.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.700 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.700 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 0.500ns 0.500ns 2.800ns 2.500ns 1.900ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.100 ns" { on-board_oscillator Clock1Hz:inst21|clock1 controller:inst3|MemtoReg mem_intercept:inst27|process_0~0 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.100 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock1 {} controller:inst3|MemtoReg {} mem_intercept:inst27|process_0~0 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 6.800ns 6.900ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.700 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.700 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 0.500ns 0.500ns 2.800ns 2.500ns 1.900ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "right_in mux_less_than\[0\] 41.900 ns Longest " "Info: Longest tpd from source pin \"right_in\" to destination pin \"mux_less_than\[0\]\" is 41.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns right_in 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'right_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_in } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 992 2824 2992 1008 "right_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(2.700 ns) 21.400 ns read_mux:inst34\|Mux7~0 2 COMB LC2_F27 1 " "Info: 2: + IC(8.400 ns) + CELL(2.700 ns) = 21.400 ns; Loc. = LC2_F27; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { right_in read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 24.600 ns read_mux:inst34\|Mux7~1 3 COMB LC4_F27 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 24.600 ns; Loc. = LC4_F27; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 29.800 ns mux:inst16\|mux1_out\[0\]~23 4 COMB LC2_F29 10 " "Info: 4: + IC(2.800 ns) + CELL(2.400 ns) = 29.800 ns; Loc. = LC2_F29; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.700 ns) 35.000 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC1_F28 1 " "Info: 5: + IC(2.500 ns) + CELL(2.700 ns) = 35.000 ns; Loc. = LC1_F28; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(5.000 ns) 41.900 ns mux_less_than\[0\] 6 PIN PIN_88 0 " "Info: 6: + IC(1.900 ns) + CELL(5.000 ns) = 41.900 ns; Loc. = PIN_88; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.800 ns ( 61.58 % ) " "Info: Total cell delay = 25.800 ns ( 61.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.100 ns ( 38.42 % ) " "Info: Total interconnect delay = 16.100 ns ( 38.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.900 ns" { right_in read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~23 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.900 ns" { right_in {} right_in~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~23 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 0.000ns 8.400ns 0.500ns 2.800ns 2.500ns 1.900ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[5\] dip_in\[4\] on-board_oscillator -0.700 ns register " "Info: th for register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[5\]\" (data pin = \"dip_in\[4\]\", clock pin = \"on-board_oscillator\") is -0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 17.800 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock3 2 REG LC1_I24 64 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I24; Fanout = 64; REG Node = 'Clock1Hz:inst21\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock3 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(0.000 ns) 17.800 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[5\] 3 REG LC2_F33 2 " "Info: 3: + IC(9.400 ns) + CELL(0.000 ns) = 17.800 ns; Loc. = LC2_F33; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Clock1Hz:inst21|clock3 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.16 % ) " "Info: Total cell delay = 4.300 ns ( 24.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.500 ns ( 75.84 % ) " "Info: Total interconnect delay = 13.500 ns ( 75.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { on-board_oscillator Clock1Hz:inst21|clock3 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock3 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] {} } { 0.000ns 0.000ns 4.100ns 9.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 21.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_in\[4\] 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'dip_in\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_in[4] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1024 2824 2992 1040 "dip_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.700 ns) 16.500 ns mux:inst16\|mux1_out\[4\]~15 2 COMB LC7_F33 2 " "Info: 2: + IC(3.500 ns) + CELL(2.700 ns) = 16.500 ns; Loc. = LC7_F33; Fanout = 2; COMB Node = 'mux:inst16\|mux1_out\[4\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { dip_in[4] mux:inst16|mux1_out[4]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 19.400 ns mux:inst17\|mux1_out\[4\]~11 3 COMB LC1_F33 9 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 19.400 ns; Loc. = LC1_F33; Fanout = 9; COMB Node = 'mux:inst17\|mux1_out\[4\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { mux:inst16|mux1_out[4]~15 mux:inst17|mux1_out[4]~11 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 21.600 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[5\] 4 REG LC2_F33 2 " "Info: 4: + IC(0.500 ns) + CELL(1.700 ns) = 21.600 ns; Loc. = LC2_F33; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { mux:inst17|mux1_out[4]~11 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.100 ns ( 79.17 % ) " "Info: Total cell delay = 17.100 ns ( 79.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 20.83 % ) " "Info: Total interconnect delay = 4.500 ns ( 20.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.600 ns" { dip_in[4] mux:inst16|mux1_out[4]~15 mux:inst17|mux1_out[4]~11 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.600 ns" { dip_in[4] {} dip_in[4]~out {} mux:inst16|mux1_out[4]~15 {} mux:inst17|mux1_out[4]~11 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] {} } { 0.000ns 0.000ns 3.500ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { on-board_oscillator Clock1Hz:inst21|clock3 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock3 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] {} } { 0.000ns 0.000ns 4.100ns 9.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.600 ns" { dip_in[4] mux:inst16|mux1_out[4]~15 mux:inst17|mux1_out[4]~11 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.600 ns" { dip_in[4] {} dip_in[4]~out {} mux:inst16|mux1_out[4]~15 {} mux:inst17|mux1_out[4]~11 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][5] {} } { 0.000ns 0.000ns 3.500ns 0.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 19:12:08 2012 " "Info: Processing ended: Wed Dec 12 19:12:08 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
