#ifndef CHIP_IRQ_VECTOR_H
#define CHIP_IRQ_VECTOR_H

enum CHIP_IRQ_VECTOR {
    VAD_TDVAD_INT                  = 0,
    WDG0_TIMEOUT_INT               = 1,
    RTC_TMR0_INT1                  = 2,
    RTC_TMR0_INT0                  = 3,
    GTMR0_INT                      = 4,
    GPIO_INT                       = 5,
    ASRC1_INT                      = 6,
    GPIO_WAKEUP                    = 7,
    VAD_GMM_INT                    = 8,
    I2C1_INT                       = 9,
    I2C0_INT                       = 10,
    DIG_RTC_TIMER_INT0_VLD         = 11,
    DIG_RTC_TIMER_INT1_VLD         = 12,
    GPIO_DEB_INT0                  = 13,
    GPIO_DEB_INT1                  = 14,
    GPIO_DEB_INT2                  = 15,
    GPIO_DEB_INT3                  = 16,
    UART0_INT                      = 17,
    UART1_INT                      = 18,
    MADC_INT                       = 19,
    WDG0_INT                       = 20,
    MAILBOX0_INT0                  = 21,
    MAILBOX0_INT1                  = 22,
    MAILBOX0_INT2                  = 23,
    MAILBOX0_INT3                  = 24,
    MAILBOX0_INT4                  = 25,
    MAILBOX0_INT5                  = 26,
    ASRC0_INT                      = 27,
    BT_PD_EARLY_WAKEUP_BY_BT_TMR   = 28,
    VAD_BUF_INT                    = 29,
    SPI_M1_INT                     = 30,
    SPI_M0_INT                     = 31,
    TK_INT                         = 32,
    CHARGER_ON_FLAG_INT            = 33,
    FIREWALL_MTX_MIX_INT           = 34,
    DMA0_INT0                      = 35,
    DMA0_INT1                      = 36,
    DMA0_INT2                      = 37,
    DMA0_INT3                      = 38,
    PMM_GPIO_DEB_INT_ALL           = 39,
    PMM_BOD_INT                    = 40,
    DIG_GPIO_WAKEUP                = 41,
    ADA_INT                        = 42,
    PMM_LEDC_INT                   = 43,
    PMM_WDG_DTOP_INT               = 44,
    PMM_WDG_DTOP_TIMEOUT_INT       = 45,
    ANC_INT                        = 46,
    PMM_GPIO_INT                   = 47,
    DM_INT                         = 48,
    BT_INT                         = 49,
    BLE_INT                        = 50,
    BLE_ISO_INT                    = 51,
    BT_RAW_INT                     = 52,
    PHY_INT_0                      = 53,
    PHY_INT_1                      = 54,
    BT_NAK_INT                     = 55,
    DM_TIMESTAMP_TARG3_INT         = 56,
    DM_FIFO_INT                    = 57,
    DM_ERROR_INT                   = 58,
    DM_FINETGT_INT                 = 59,
    DM_TIMESTAMP_TARG2_INT         = 60,
    DM_TIMESTAMP_TARG1_INT         = 61,
    DM_CRYPT_INT                   = 62,
    DM_SLP_INT                     = 63,
    DM_HSLOT_INT                   = 64,
    DM_SW_INT                      = 65,
    BT_ERROR_INT                   = 66,
    BT_AUDIO2_INT                  = 67,
    BT_AUDIO1_INT                  = 68,
    BT_AUDIO0_INT                  = 69,
    BLE_HOP_INT                    = 70,
    BLE_ERROR_INT                  = 71,
    BLT_ISO_INT_0                  = 72,
    BLT_ISO_INT_1                  = 73,
    BLT_ISO_INT_2                  = 74,
    BLT_ISO_INT_3                  = 75,
    BLT_ISO_INT_4                  = 76,
    BLT_ISO_INT_5                  = 77,
    BLT_ISO_INT_6                  = 78,
    BLT_ISO_INT_7                  = 79,
    WDG1_INT                       = 80,
    WDG1_TIMEOUT_INT               = 81,
    RTC_TMR1_INT1                  = 82,
    RTC_TMR1_INT0                  = 83,
    GTMR1_INT                      = 84,
    RTC_MON_INT                    = 85,
    MAILBOX1_INT0                  = 86,
    MAILBOX1_INT1                  = 87,
    DMA1_INT0                      = 88,
    DMA1_INT1                      = 89,
    DMA1_INT2                      = 90,
    DMA1_INT3                      = 91,
    WDG2_INT                       = 92,
    WDG2_TIMEOUT_INT               = 93,
    BTR_TRIGGER_HW_ERR_INT         = 94,
    BCP_FIREWALL_INT               = 95,
    WDG3_INT                       = 96,
    WDG3_TIMEOUT_INT               = 97,
    RTC_TMR2_INT1                  = 98,
    RTC_TMR2_INT0                  = 99,
    GTMR2_INT                      = 100,
    PMC_INT                        = 101,
    PFATALERROR_INT                = 102,
    DOUBLEEXCEPTIONERROR_INT       = 103,
    DMA2_INT0                      = 104,
    DMA2_INT1                      = 105,
    DMA2_INT2                      = 106,
    DMA2_INT3                      = 107,
    ACP_FIREWALL_INT               = 108,
    WIC_WAKEN_UP_INT_BT2AUD        = 109,
    WIC_WAKEN_UP_INT_DCORE2AUD     = 110,
    WIC_QUERY_INT_AUD2BT           = 111,
    WIC_QUERY_INT_AUD2DCORE        = 112,
    SMC_CACHE_MON_ERR_INT          = 113,
    WIC_QUERY_INT_DCORE2AUD        = 114,
    WIC_QUERY_INT_DCORE2BT         = 115,
    WIC_WAKEN_UP_INT_AUD2DCORE     = 116,
    WIC_WAKEN_UP_INT_BT2DCORE      = 117,
    WIC_WAKEN_UP_INT_AUD2BT        = 118,
    WIC_WAKEN_UP_INT_DCORE2BT      = 119,
    WIC_QUERY_INT_BT2AUD           = 120,
    WIC_QUERY_INT_BT2DCORE         = 121,
    EQ_DONE_INT                    = 122,
    FFT_INT                        = 123,
    SDM_DAC_REG_INT                = 124,
    AUDIO_INF_REG_INT              = 125,
    VAD_TDVAD_DBG_INT              = 126,
    WAKEUP_INT                     = 127,

    CHIP_IRQ_VECTOR_MAX,
};

#endif