# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../16Bit_FPU.srcs/sources_1/new/add_sub.v" \
"../../../../16Bit_FPU.srcs/sources_1/new/exception.v" \
"../../../../16Bit_FPU.srcs/sources_1/new/divide.v" \
"../../../../16Bit_FPU.srcs/sources_1/new/fpu.v" \
"../../../../16Bit_FPU.srcs/sources_1/new/mult.v" \
"../../../../16Bit_FPU.srcs/sim_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
