============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           Aug 04 2024  07:10:00 am
  Module:                 asynchronous_fifo
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[0]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[0] (P)     clk1->dout1[0] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[0]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[1]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[1] (P)     clk1->dout1[1] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[1]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[2]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[2] (P)     clk1->dout1[2] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[2]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[3]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[3] (P)     clk1->dout1[3] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[3]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[4]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[4] (P)     clk1->dout1[4] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[4]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[5]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[5] (P)     clk1->dout1[5] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[5]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[6]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[6] (P)     clk1->dout1[6] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[6]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[7]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[7] (P)     clk1->dout1[7] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[7]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (1 ps) Setup Check with Pin wptr_h/full_reg/CLK->D
     Startpoint: (R) w_en
          Clock: (R) wclk
       Endpoint: (R) wptr_h/full_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      73                  
       Uncertainty:-      20                  
     Required Time:=    1907                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     907                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  w_en              -       -       R     (arrival)                       5 17.7     0     0    1000 
  wptr_h/g349/Y     -       A->Y    F     sky130_fd_sc_hd__nand2_1        2  5.1    59    45    1045 
  wptr_h/g345/Y     -       B2->Y   R     sky130_fd_sc_hd__o2bb2ai_1      2  7.1   188   186    1231 
  wptr_h/g340/Y     -       A->Y    F     sky130_fd_sc_hd__inv_2          4  9.9    55    75    1306 
  wptr_h/g339/Y     -       A->Y    R     sky130_fd_sc_hd__nand2_1        1  2.3    45    58    1364 
  wptr_h/g336/Y     -       B1->Y   F     sky130_fd_sc_hd__o21ai_1        3  7.2    87    85    1448 
  wptr_h/g253/Y     -       A2_N->Y F     sky130_fd_sc_hd__a2bb2oi_1      1  1.8    57   138    1586 
  wptr_h/g3/X       -       A->X    F     sky130_fd_sc_hd__or2_0          1  2.6    53   218    1805 
  wptr_h/g2/Y       -       A->Y    R     sky130_fd_sc_hd__nor2_1         1  2.3    71    98    1903 
  wptr_h/full_reg/D -       -       R     sky130_fd_sc_hd__dfrtp_1        1    -     -     4    1907 
#----------------------------------------------------------------------------------------------------



Path 10: MET (6 ps) Setup Check with Pin rptr_h/empty_reg/CLK->D
     Startpoint: (R) r_en
          Clock: (R) rclk
       Endpoint: (R) rptr_h/empty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      76                  
       Uncertainty:-      20                  
     Required Time:=    1904                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     897                  
             Slack:=       6                  

#---------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  r_en               -       -      R     (arrival)                      5 19.9     0     0    1000 
  rptr_h/g343/Y      -       A->Y   F     sky130_fd_sc_hd__nand2_2       3  7.5    41    43    1043 
  rptr_h/g342/Y      -       A->Y   R     sky130_fd_sc_hd__inv_1         1  2.7    34    49    1092 
  rptr_h/g338/Y      -       A->Y   F     sky130_fd_sc_hd__nand2_1       2  6.9    58    66    1158 
  rptr_h/g329/Y      -       A2->Y  R     sky130_fd_sc_hd__o21ai_2       4 13.2   192   188    1346 
  rptr_h/g324/X      -       B->X   R     sky130_fd_sc_hd__xor2_1        3  6.5   182   216    1563 
  rptr_h/g231/Y      -       A_N->Y R     sky130_fd_sc_hd__nand2b_1      1  2.7    49   130    1692 
  rptr_h/g220/Y      -       A->Y   F     sky130_fd_sc_hd__nand4_1       1  4.3    84    86    1778 
  rptr_h/g219/Y      -       C->Y   R     sky130_fd_sc_hd__nor3_2        1  2.8   116   115    1893 
  rptr_h/empty_reg/D -       -      R     sky130_fd_sc_hd__dfstp_2       1    -     -     4    1897 
#---------------------------------------------------------------------------------------------------

