SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,fpga_top_design_0.flag_out[0:2],OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,TBEC_RSC_decoder|un1_quad118_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit3,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
2,fpga_top_design_0.flag_out[0:2],OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,TBEC_RSC_decoder|un1_quad118_2_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit2,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
3,fpga_top_design_0.flag_out[0:2],OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock,TBEC_RSC_decoder|un1_quad118_3_inferred_clock,fpga_top_design_0.modulo.decodificador1.bit1,Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.