<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/sam3/include/periph_cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:25 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('sam3_2include_2periph__cpu_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__sam3.html">Atmel SAM3</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions for internal peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions for internal peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Hauke Petersen <a href="#" onclick="location.href='mai'+'lto:'+'hau'+'ke'+'.pe'+'te'+'rse'+'n@'+'fu-'+'be'+'rli'+'n.'+'de'; return false;">hauke<span class="obfuscator">.nosp@m.</span>.pet<span class="obfuscator">.nosp@m.</span>ersen<span class="obfuscator">.nosp@m.</span>@fu-<span class="obfuscator">.nosp@m.</span>berli<span class="obfuscator">.nosp@m.</span>n.de</a> </dd>
<dd>
Tobias Fredersdorf <a href="#" onclick="location.href='mai'+'lto:'+'tob'+'ia'+'s.f'+'re'+'der'+'sd'+'orf'+'@h'+'aw-'+'ha'+'mbu'+'rg'+'.de'; return false;">tobia<span class="obfuscator">.nosp@m.</span>s.fr<span class="obfuscator">.nosp@m.</span>eders<span class="obfuscator">.nosp@m.</span>dorf<span class="obfuscator">.nosp@m.</span>@haw-<span class="obfuscator">.nosp@m.</span>hamb<span class="obfuscator">.nosp@m.</span>urg.d<span class="obfuscator">.nosp@m.</span>e</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &quot;cpu.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="sam3_2include_2periph__cpu_8h__incl.svg" width="191" height="131"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="sam3_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtimer__conf__t.html">timer_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho">Timer</a> device configuration.  <a href="structtimer__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwm__chan__conf__t.html">pwm_chan_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM channel configuration.  <a href="structpwm__chan__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device configuration.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca" id="r_a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1943715eaeaa63e28b7b4e207f655fca">CPUID_LEN</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the CPU_ID in octets.  <br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fbc8c6dd2fb353c99701d0a651f3fc" id="r_a22fbc8c6dd2fb353c99701d0a651f3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22fbc8c6dd2fb353c99701d0a651f3fc">TIMER_MAX_VAL</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="memdesc:a22fbc8c6dd2fb353c99701d0a651f3fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">All SAM3 timers are 32-bit wide.  <br /></td></tr>
<tr class="separator:a22fbc8c6dd2fb353c99701d0a651f3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87241cfc8f0eb706ef97888f30ed0d" id="r_a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b87241cfc8f0eb706ef97888f30ed0d">TIMER_CHANNEL_NUMOF</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">We use one channel for each defined timer.  <br /></td></tr>
<tr class="separator:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52361a9d3a3feb0326302e40e7515771" id="r_a52361a9d3a3feb0326302e40e7515771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52361a9d3a3feb0326302e40e7515771">GPIO_MODE</a>(io,  pu,  od)</td></tr>
<tr class="memdesc:a52361a9d3a3feb0326302e40e7515771"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate GPIO mode bitfields.  <br /></td></tr>
<tr class="separator:a52361a9d3a3feb0326302e40e7515771"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RTT configuration</h2></td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6" id="r_a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57f384110fe2e8f4b3c4b9ba246517c6">RTT_MAX_VALUE</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599739d7c50c77442f6c0fc8f50488d1" id="r_a599739d7c50c77442f6c0fc8f50488d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a599739d7c50c77442f6c0fc8f50488d1">RTT_CLOCK_FREQUENCY</a>&#160;&#160;&#160;(CHIP_FREQ_XTAL_32K)          /* in Hz */</td></tr>
<tr class="separator:a599739d7c50c77442f6c0fc8f50488d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639ca831f0c64ac1e563dc2b8946d1b8" id="r_a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a639ca831f0c64ac1e563dc2b8946d1b8">RTT_MIN_FREQUENCY</a>&#160;&#160;&#160;(1) /* in Hz */</td></tr>
<tr class="separator:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062fc1b3bb06996dd08f8c5ab52912f1" id="r_a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a062fc1b3bb06996dd08f8c5ab52912f1">RTT_MAX_FREQUENCY</a>&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY)         /* in Hz */</td></tr>
<tr class="separator:a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ADC configuration, valid for all boards using this CPU</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>The sam3 has a fixed mapping of ADC pins and a fixed number of ADC channels, so this ADC configuration is valid for all boards using this CPU.</p>
<p>No need for any board specific configuration. </p>
</td></tr>
<tr class="memitem:a2f0c741db24aa2ccded869ba53f6a302" id="r_a2f0c741db24aa2ccded869ba53f6a302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f0c741db24aa2ccded869ba53f6a302">ADC_NUMOF</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a2f0c741db24aa2ccded869ba53f6a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6ae6694d0a51952fb26d994de93d12" id="r_a2d6ae6694d0a51952fb26d994de93d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d6ae6694d0a51952fb26d994de93d12">DAC_NUMOF</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a2d6ae6694d0a51952fb26d994de93d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC configuration, valid for all boards using this CPU.  <br /></td></tr>
<tr class="separator:a2d6ae6694d0a51952fb26d994de93d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d44341ce767c5dfc737d622fc97ba1" id="r_a29d44341ce767c5dfc737d622fc97ba1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="#a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db">PA</a> = 0
, <a class="el" href="#a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139">PB</a> = 1
, <a class="el" href="#a29d44341ce767c5dfc737d622fc97ba1aa2c62b62b658ac45e83749e9e9c1cb46">PC</a> = 2
, <a class="el" href="#a29d44341ce767c5dfc737d622fc97ba1aefbc069e0ac4cd293f3ba527bec2befe">PD</a> = 3
 }</td></tr>
<tr class="memdesc:a29d44341ce767c5dfc737d622fc97ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available ports on the SAM3X8E.  <a href="#a29d44341ce767c5dfc737d622fc97ba1">More...</a><br /></td></tr>
<tr class="separator:a29d44341ce767c5dfc737d622fc97ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86e130e5617ffe35f2aa1169d8a67c0" id="r_ac86e130e5617ffe35f2aa1169d8a67c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a> { <a class="el" href="#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a> = 0
, <a class="el" href="#ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413">GPIO_MUX_B</a> = 1
 }</td></tr>
<tr class="memdesc:ac86e130e5617ffe35f2aa1169d8a67c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO mux configuration.  <a href="#ac86e130e5617ffe35f2aa1169d8a67c0">More...</a><br /></td></tr>
<tr class="separator:ac86e130e5617ffe35f2aa1169d8a67c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444741edfb203e5956e8459181ae1a16" id="r_a444741edfb203e5956e8459181ae1a16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a444741edfb203e5956e8459181ae1a16">gpio_init_mux</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin, <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a> mux)</td></tr>
<tr class="memdesc:a444741edfb203e5956e8459181ae1a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the given GPIO pin to be used with the given MUX setting.  <br /></td></tr>
<tr class="separator:a444741edfb203e5956e8459181ae1a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f0c741db24aa2ccded869ba53f6a302" name="a2f0c741db24aa2ccded869ba53f6a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0c741db24aa2ccded869ba53f6a302">&#9670;&#160;</a></span>ADC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_NUMOF&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00097">97</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1943715eaeaa63e28b7b4e207f655fca" name="a1943715eaeaa63e28b7b4e207f655fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1943715eaeaa63e28b7b4e207f655fca">&#9670;&#160;</a></span>CPUID_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_LEN&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of the CPU_ID in octets. </p>

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00053">53</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2d6ae6694d0a51952fb26d994de93d12" name="a2d6ae6694d0a51952fb26d994de93d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6ae6694d0a51952fb26d994de93d12">&#9670;&#160;</a></span>DAC_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_NUMOF&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC configuration, valid for all boards using this CPU. </p>
<p>The sam3 has a fixed mapping of DAC pins and a fixed number of DAC channels, so this DAC configuration is valid for all boards using this CPU. No need for any board specific configuration.</p>
<p>The sam3's DAC channels are mapped to the following fixed pins:</p><ul>
<li>line 0 (ch0): PB15</li>
<li>line 1 (ch1): PB16 </li>
</ul>

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00110">110</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a52361a9d3a3feb0326302e40e7515771" name="a52361a9d3a3feb0326302e40e7515771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52361a9d3a3feb0326302e40e7515771">&#9670;&#160;</a></span>GPIO_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="atxmega_2include_2periph__cpu_8h.html#a201df5e2845212d28c89e2cf3fdaa642">GPIO_MODE</a></td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>io</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>pu</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>od</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(io | (pu &lt;&lt; 1) | (od &lt;&lt; 2))</div>
</div><!-- fragment -->
<p>Generate GPIO mode bitfields. </p>
<p>We use 3 bit to determine the pin functions:</p><ul>
<li>bit 0: in/out</li>
<li>bit 1: PU enable</li>
<li>bit 2: OD enable </li>
</ul>

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00088">88</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7bd1b3321b66208c3499e83d495333cd" name="a7bd1b3321b66208c3499e83d495333cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd1b3321b66208c3499e83d495333cd">&#9670;&#160;</a></span>PERIPH_SPI_NEEDS_INIT_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_INIT_CS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00044">44</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af3d9c2b9cf24ed0b13807d63f5e9b11f" name="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d9c2b9cf24ed0b13807d63f5e9b11f">&#9670;&#160;</a></span>PERIPH_SPI_NEEDS_TRANSFER_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_TRANSFER_BYTE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00045">45</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac68c30cec18f4abf11cc4bb09c13df17" name="ac68c30cec18f4abf11cc4bb09c13df17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68c30cec18f4abf11cc4bb09c13df17">&#9670;&#160;</a></span>PERIPH_SPI_NEEDS_TRANSFER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_TRANSFER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00046">46</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afeb6291046cbd0102e8c87af75e4200d" name="afeb6291046cbd0102e8c87af75e4200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb6291046cbd0102e8c87af75e4200d">&#9670;&#160;</a></span>PERIPH_SPI_NEEDS_TRANSFER_REGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_TRANSFER_REGS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00047">47</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a599739d7c50c77442f6c0fc8f50488d1" name="a599739d7c50c77442f6c0fc8f50488d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599739d7c50c77442f6c0fc8f50488d1">&#9670;&#160;</a></span>RTT_CLOCK_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_CLOCK_FREQUENCY&#160;&#160;&#160;(CHIP_FREQ_XTAL_32K)          /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00075">75</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a062fc1b3bb06996dd08f8c5ab52912f1" name="a062fc1b3bb06996dd08f8c5ab52912f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062fc1b3bb06996dd08f8c5ab52912f1">&#9670;&#160;</a></span>RTT_MAX_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_FREQUENCY&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY)         /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00077">77</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a57f384110fe2e8f4b3c4b9ba246517c6" name="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f384110fe2e8f4b3c4b9ba246517c6">&#9670;&#160;</a></span>RTT_MAX_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_VALUE&#160;&#160;&#160;(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00074">74</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a639ca831f0c64ac1e563dc2b8946d1b8" name="a639ca831f0c64ac1e563dc2b8946d1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639ca831f0c64ac1e563dc2b8946d1b8">&#9670;&#160;</a></span>RTT_MIN_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MIN_FREQUENCY&#160;&#160;&#160;(1) /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00076">76</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4b87241cfc8f0eb706ef97888f30ed0d" name="a4b87241cfc8f0eb706ef97888f30ed0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b87241cfc8f0eb706ef97888f30ed0d">&#9670;&#160;</a></span>TIMER_CHANNEL_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CHANNEL_NUMOF&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>We use one channel for each defined timer. </p>
<p>While the peripheral provides three channels, the current interrupt flag handling leads to a race condition where calling <a class="el" href="group__drivers__periph__timer.html#ga3ef6a48915b57707513ff17c0463a277" title="Clear the given channel of the given timer device.">timer_clear()</a> on one channel can disable a pending flag for other channels. Until resolved, limit the peripheral to only one channel. </p>

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00068">68</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a22fbc8c6dd2fb353c99701d0a651f3fc" name="a22fbc8c6dd2fb353c99701d0a651f3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22fbc8c6dd2fb353c99701d0a651f3fc">&#9670;&#160;</a></span>TIMER_MAX_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MAX_VAL&#160;&#160;&#160;(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All SAM3 timers are 32-bit wide. </p>

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00058">58</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a29d44341ce767c5dfc737d622fc97ba1" name="a29d44341ce767c5dfc737d622fc97ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d44341ce767c5dfc737d622fc97ba1">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available ports on the SAM3X8E. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db" name="a29d44341ce767c5dfc737d622fc97ba1ae3d8a811f3bf7196f361be4104db68db"></a>PA&#160;</td><td class="fielddoc"><p>port A </p>
</td></tr>
<tr><td class="fieldname"><a id="a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139" name="a29d44341ce767c5dfc737d622fc97ba1a8b7dd81ba2f0d15957795457d92ce139"></a>PB&#160;</td><td class="fielddoc"><p>port B </p>
</td></tr>
<tr><td class="fieldname"><a id="a29d44341ce767c5dfc737d622fc97ba1aa2c62b62b658ac45e83749e9e9c1cb46" name="a29d44341ce767c5dfc737d622fc97ba1aa2c62b62b658ac45e83749e9e9c1cb46"></a>PC&#160;</td><td class="fielddoc"><p>port C </p>
</td></tr>
<tr><td class="fieldname"><a id="a29d44341ce767c5dfc737d622fc97ba1aefbc069e0ac4cd293f3ba527bec2befe" name="a29d44341ce767c5dfc737d622fc97ba1aefbc069e0ac4cd293f3ba527bec2befe"></a>PD&#160;</td><td class="fielddoc"><p>port D </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00134">134</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac86e130e5617ffe35f2aa1169d8a67c0" name="ac86e130e5617ffe35f2aa1169d8a67c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac86e130e5617ffe35f2aa1169d8a67c0">&#9670;&#160;</a></span>gpio_mux_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO mux configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731" name="ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731"></a>GPIO_MUX_A&#160;</td><td class="fielddoc"><p>alternate function A </p>
</td></tr>
<tr><td class="fieldname"><a id="ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413" name="ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413"></a>GPIO_MUX_B&#160;</td><td class="fielddoc"><p>alternate function B </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="sam3_2include_2periph__cpu_8h_source.html#l00144">144</a> of file <a class="el" href="sam3_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a444741edfb203e5956e8459181ae1a16" name="a444741edfb203e5956e8459181ae1a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444741edfb203e5956e8459181ae1a16">&#9670;&#160;</a></span>gpio_init_mux()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_init_mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a></td>          <td class="paramname"><span class="paramname"><em>pin</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a></td>          <td class="paramname"><span class="paramname"><em>mux</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the given GPIO pin to be used with the given MUX setting. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>GPIO pin to configure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mux</td><td>MUX setting to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
