//
// Verilog Module mopshub_lib.tb_data_generator
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 21:15:56 03/24/21
//
// using Mentor Graphics HDL Designer(TM) 2018.1 (Build 12)
//

`resetall
`timescale 1ns/10ps
module tb_data_generator ;
   reg clk_usr;            // write FIFO clk
   reg enable;            // should be used through VIO
   reg loop_en; 
   reg tx_fifo_pfull;  // pfull from Tx FIFO
   wire done;               // dbg
   wire [17:0] dout;
   wire wen_i;
   wire [2:0] sel_cnt;
   wire [2:0] state_o;
   
  assign sel_cnt = MUT.sel_cnt;
data_generator MUT(.clk_usr(clk_usr),
                    .enable(enable),
                    .loop_en(loop_en),
                    .done(done),
                    .tx_fifo_pfull(tx_fifo_pfull),
                    .dout(dout),
                    .wen_i(wen_i),
                    .state_o (state_o )
                    );   

  initial begin 
    clk_usr=0; 
    forever #1 clk_usr=~clk_usr; 
  end 
  initial 
    begin 
    enable= 0;
    loop_en= 0;
    tx_fifo_pfull=0;
#50;
enable = 1;
loop_en = 1;
  
end
endmodule
