{
  "module_name": "fusb300_udc.h",
  "hash_id": "0d59c4396d2350b7449aad6ca66a193195543252fa4a040108f25f98846017d0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/gadget/udc/fusb300_udc.h",
  "human_readable_source": "\n \n\n\n#ifndef __FUSB300_UDC_H__\n#define __FUSB300_UDC_H__\n\n#include <linux/kernel.h>\n\n#define FUSB300_OFFSET_GCR\t\t0x00\n#define FUSB300_OFFSET_GTM\t\t0x04\n#define FUSB300_OFFSET_DAR\t\t0x08\n#define FUSB300_OFFSET_CSR\t\t0x0C\n#define FUSB300_OFFSET_CXPORT\t\t0x10\n#define FUSB300_OFFSET_EPSET0(n)\t(0x20 + (n - 1) * 0x30)\n#define FUSB300_OFFSET_EPSET1(n)\t(0x24 + (n - 1) * 0x30)\n#define FUSB300_OFFSET_EPSET2(n)\t(0x28 + (n - 1) * 0x30)\n#define FUSB300_OFFSET_EPFFR(n)\t\t(0x2c + (n - 1) * 0x30)\n#define FUSB300_OFFSET_EPSTRID(n)\t(0x40 + (n - 1) * 0x30)\n#define FUSB300_OFFSET_HSPTM\t\t0x300\n#define FUSB300_OFFSET_HSCR\t\t0x304\n#define FUSB300_OFFSET_SSCR0\t\t0x308\n#define FUSB300_OFFSET_SSCR1\t\t0x30C\n#define FUSB300_OFFSET_TT\t\t0x310\n#define FUSB300_OFFSET_DEVNOTF\t\t0x314\n#define FUSB300_OFFSET_DNC1\t\t0x318\n#define FUSB300_OFFSET_CS\t\t0x31C\n#define FUSB300_OFFSET_SOF\t\t0x324\n#define FUSB300_OFFSET_EFCS\t\t0x328\n#define FUSB300_OFFSET_IGR0\t\t0x400\n#define FUSB300_OFFSET_IGR1\t\t0x404\n#define FUSB300_OFFSET_IGR2\t\t0x408\n#define FUSB300_OFFSET_IGR3\t\t0x40C\n#define FUSB300_OFFSET_IGR4\t\t0x410\n#define FUSB300_OFFSET_IGR5\t\t0x414\n#define FUSB300_OFFSET_IGER0\t\t0x420\n#define FUSB300_OFFSET_IGER1\t\t0x424\n#define FUSB300_OFFSET_IGER2\t\t0x428\n#define FUSB300_OFFSET_IGER3\t\t0x42C\n#define FUSB300_OFFSET_IGER4\t\t0x430\n#define FUSB300_OFFSET_IGER5\t\t0x434\n#define FUSB300_OFFSET_DMAHMER\t\t0x500\n#define FUSB300_OFFSET_EPPRDRDY\t\t0x504\n#define FUSB300_OFFSET_DMAEPMR\t\t0x508\n#define FUSB300_OFFSET_DMAENR\t\t0x50C\n#define FUSB300_OFFSET_DMAAPR\t\t0x510\n#define FUSB300_OFFSET_AHBCR\t\t0x514\n#define FUSB300_OFFSET_EPPRD_W0(n)\t(0x520 + (n - 1) * 0x10)\n#define FUSB300_OFFSET_EPPRD_W1(n)\t(0x524 + (n - 1) * 0x10)\n#define FUSB300_OFFSET_EPPRD_W2(n)\t(0x528 + (n - 1) * 0x10)\n#define FUSB300_OFFSET_EPRD_PTR(n)\t(0x52C + (n - 1) * 0x10)\n#define FUSB300_OFFSET_BUFDBG_START\t0x800\n#define FUSB300_OFFSET_BUFDBG_END\t0xBFC\n#define FUSB300_OFFSET_EPPORT(n)\t(0x1010 + (n - 1) * 0x10)\n\n \n#define FUSB300_GCR_SF_RST\t\t(1 << 8)\n#define FUSB300_GCR_VBUS_STATUS\t\t(1 << 7)\n#define FUSB300_GCR_FORCE_HS_SUSP\t(1 << 6)\n#define FUSB300_GCR_SYNC_FIFO1_CLR\t(1 << 5)\n#define FUSB300_GCR_SYNC_FIFO0_CLR\t(1 << 4)\n#define FUSB300_GCR_FIFOCLR\t\t(1 << 3)\n#define FUSB300_GCR_GLINTEN\t\t(1 << 2)\n#define FUSB300_GCR_DEVEN_FS\t\t0x3\n#define FUSB300_GCR_DEVEN_HS\t\t0x2\n#define FUSB300_GCR_DEVEN_SS\t\t0x1\n#define FUSB300_GCR_DEVDIS\t\t0x0\n#define FUSB300_GCR_DEVEN_MSK\t\t0x3\n\n\n \n#define FUSB300_GTM_TST_DIS_SOFGEN\t(1 << 16)\n#define FUSB300_GTM_TST_CUR_EP_ENTRY(n)\t((n & 0xF) << 12)\n#define FUSB300_GTM_TST_EP_ENTRY(n)\t((n & 0xF) << 8)\n#define FUSB300_GTM_TST_EP_NUM(n)\t((n & 0xF) << 4)\n#define FUSB300_GTM_TST_FIFO_DEG\t(1 << 1)\n#define FUSB300_GTM_TSTMODE\t\t(1 << 0)\n\n \n#define FUSB300_DAR_SETCONFG\t(1 << 7)\n#define FUSB300_DAR_DRVADDR(x)\t(x & 0x7F)\n#define FUSB300_DAR_DRVADDR_MSK\t0x7F\n\n \n#define FUSB300_CSR_LEN(x)\t((x & 0xFFFF) << 8)\n#define FUSB300_CSR_LEN_MSK\t(0xFFFF << 8)\n#define FUSB300_CSR_EMP\t\t(1 << 4)\n#define FUSB300_CSR_FUL\t\t(1 << 3)\n#define FUSB300_CSR_CLR\t\t(1 << 2)\n#define FUSB300_CSR_STL\t\t(1 << 1)\n#define FUSB300_CSR_DONE\t(1 << 0)\n\n \n#define FUSB300_EPSET0_STL_CLR\t\t(1 << 3)\n#define FUSB300_EPSET0_CLRSEQNUM\t(1 << 2)\n#define FUSB300_EPSET0_STL\t\t(1 << 0)\n\n \n#define FUSB300_EPSET1_START_ENTRY(x)\t((x & 0xFF) << 24)\n#define FUSB300_EPSET1_START_ENTRY_MSK\t(0xFF << 24)\n#define FUSB300_EPSET1_FIFOENTRY(x)\t((x & 0x1F) << 12)\n#define FUSB300_EPSET1_FIFOENTRY_MSK\t(0x1f << 12)\n#define FUSB300_EPSET1_INTERVAL(x)\t((x & 0x7) << 6)\n#define FUSB300_EPSET1_BWNUM(x)\t\t((x & 0x3) << 4)\n#define FUSB300_EPSET1_TYPEISO\t\t(1 << 2)\n#define FUSB300_EPSET1_TYPEBLK\t\t(2 << 2)\n#define FUSB300_EPSET1_TYPEINT\t\t(3 << 2)\n#define FUSB300_EPSET1_TYPE(x)\t\t((x & 0x3) << 2)\n#define FUSB300_EPSET1_TYPE_MSK\t\t(0x3 << 2)\n#define FUSB300_EPSET1_DIROUT\t\t(0 << 1)\n#define FUSB300_EPSET1_DIRIN\t\t(1 << 1)\n#define FUSB300_EPSET1_DIR(x)\t\t((x & 0x1) << 1)\n#define FUSB300_EPSET1_DIRIN\t\t(1 << 1)\n#define FUSB300_EPSET1_DIR_MSK\t\t((0x1) << 1)\n#define FUSB300_EPSET1_ACTDIS\t\t0\n#define FUSB300_EPSET1_ACTEN\t\t1\n\n \n#define FUSB300_EPSET2_ADDROFS(x)\t((x & 0x7FFF) << 16)\n#define FUSB300_EPSET2_ADDROFS_MSK\t(0x7fff << 16)\n#define FUSB300_EPSET2_MPS(x)\t\t(x & 0x7FF)\n#define FUSB300_EPSET2_MPS_MSK\t\t0x7FF\n\n \n#define FUSB300_FFR_RST\t\t(1 << 31)\n#define FUSB300_FF_FUL\t\t(1 << 30)\n#define FUSB300_FF_EMPTY\t(1 << 29)\n#define FUSB300_FFR_BYCNT\t0x1FFFF\n\n \n#define FUSB300_STRID_STREN\t(1 << 16)\n#define FUSB300_STRID_STRID(x)\t(x & 0xFFFF)\n\n \n#define FUSB300_HSPTM_TSTPKDONE\t\t(1 << 4)\n#define FUSB300_HSPTM_TSTPKT\t\t(1 << 3)\n#define FUSB300_HSPTM_TSTSET0NAK\t(1 << 2)\n#define FUSB300_HSPTM_TSTKSTA\t\t(1 << 1)\n#define FUSB300_HSPTM_TSTJSTA\t\t(1 << 0)\n\n \n#define FUSB300_HSCR_HS_LPM_PERMIT\t(1 << 8)\n#define FUSB300_HSCR_HS_LPM_RMWKUP\t(1 << 7)\n#define FUSB300_HSCR_CAP_LPM_RMWKUP\t(1 << 6)\n#define FUSB300_HSCR_HS_GOSUSP\t\t(1 << 5)\n#define FUSB300_HSCR_HS_GORMWKU\t\t(1 << 4)\n#define FUSB300_HSCR_CAP_RMWKUP\t\t(1 << 3)\n#define FUSB300_HSCR_IDLECNT_0MS\t0\n#define FUSB300_HSCR_IDLECNT_1MS\t1\n#define FUSB300_HSCR_IDLECNT_2MS\t2\n#define FUSB300_HSCR_IDLECNT_3MS\t3\n#define FUSB300_HSCR_IDLECNT_4MS\t4\n#define FUSB300_HSCR_IDLECNT_5MS\t5\n#define FUSB300_HSCR_IDLECNT_6MS\t6\n#define FUSB300_HSCR_IDLECNT_7MS\t7\n\n \n#define FUSB300_SSCR0_MAX_INTERVAL(x)\t((x & 0x7) << 4)\n#define FUSB300_SSCR0_U2_FUN_EN\t\t(1 << 1)\n#define FUSB300_SSCR0_U1_FUN_EN\t\t(1 << 0)\n\n \n#define FUSB300_SSCR1_GO_U3_DONE\t(1 << 8)\n#define FUSB300_SSCR1_TXDEEMPH_LEVEL\t(1 << 7)\n#define FUSB300_SSCR1_DIS_SCRMB\t\t(1 << 6)\n#define FUSB300_SSCR1_FORCE_RECOVERY\t(1 << 5)\n#define FUSB300_SSCR1_U3_WAKEUP_EN\t(1 << 4)\n#define FUSB300_SSCR1_U2_EXIT_EN\t(1 << 3)\n#define FUSB300_SSCR1_U1_EXIT_EN\t(1 << 2)\n#define FUSB300_SSCR1_U2_ENTRY_EN\t(1 << 1)\n#define FUSB300_SSCR1_U1_ENTRY_EN\t(1 << 0)\n\n \n#define FUSB300_SSCR2_SS_TX_SWING\t\t(1 << 25)\n#define FUSB300_SSCR2_FORCE_LINKPM_ACCEPT\t(1 << 24)\n#define FUSB300_SSCR2_U2_INACT_TIMEOUT(x)\t((x & 0xFF) << 16)\n#define FUSB300_SSCR2_U1TIMEOUT(x)\t\t((x & 0xFF) << 8)\n#define FUSB300_SSCR2_U2TIMEOUT(x)\t\t(x & 0xFF)\n\n \n#define FUSB300_DEVNOTF_CONTEXT0(x)\t\t((x & 0xFFFFFF) << 8)\n#define FUSB300_DEVNOTF_TYPE_DIS\t\t0\n#define FUSB300_DEVNOTF_TYPE_FUNCWAKE\t\t1\n#define FUSB300_DEVNOTF_TYPE_LTM\t\t2\n#define FUSB300_DEVNOTF_TYPE_BUSINT_ADJMSG\t3\n\n \n#define FUSB300_BFMARB_ARB_M1\t(1 << 3)\n#define FUSB300_BFMARB_ARB_M0\t(1 << 2)\n#define FUSB300_BFMARB_ARB_S1\t(1 << 1)\n#define FUSB300_BFMARB_ARB_S0\t1\n\n \n#define FUSB300_VSIC_VCTLOAD_N\t(1 << 8)\n#define FUSB300_VSIC_VCTL(x)\t(x & 0x3F)\n\n \n#define FUSB300_SOF_MASK_TIMER_HS\t0x044c\n#define FUSB300_SOF_MASK_TIMER_FS\t0x2710\n\n \n#define FUSB300_EFCS_PM_STATE_U3\t3\n#define FUSB300_EFCS_PM_STATE_U2\t2\n#define FUSB300_EFCS_PM_STATE_U1\t1\n#define FUSB300_EFCS_PM_STATE_U0\t0\n\n \n#define FUSB300_IGR0_EP15_PRD_INT\t(1 << 31)\n#define FUSB300_IGR0_EP14_PRD_INT\t(1 << 30)\n#define FUSB300_IGR0_EP13_PRD_INT\t(1 << 29)\n#define FUSB300_IGR0_EP12_PRD_INT\t(1 << 28)\n#define FUSB300_IGR0_EP11_PRD_INT\t(1 << 27)\n#define FUSB300_IGR0_EP10_PRD_INT\t(1 << 26)\n#define FUSB300_IGR0_EP9_PRD_INT\t(1 << 25)\n#define FUSB300_IGR0_EP8_PRD_INT\t(1 << 24)\n#define FUSB300_IGR0_EP7_PRD_INT\t(1 << 23)\n#define FUSB300_IGR0_EP6_PRD_INT\t(1 << 22)\n#define FUSB300_IGR0_EP5_PRD_INT\t(1 << 21)\n#define FUSB300_IGR0_EP4_PRD_INT\t(1 << 20)\n#define FUSB300_IGR0_EP3_PRD_INT\t(1 << 19)\n#define FUSB300_IGR0_EP2_PRD_INT\t(1 << 18)\n#define FUSB300_IGR0_EP1_PRD_INT\t(1 << 17)\n#define FUSB300_IGR0_EPn_PRD_INT(n)\t(1 << (n + 16))\n\n#define FUSB300_IGR0_EP15_FIFO_INT\t(1 << 15)\n#define FUSB300_IGR0_EP14_FIFO_INT\t(1 << 14)\n#define FUSB300_IGR0_EP13_FIFO_INT\t(1 << 13)\n#define FUSB300_IGR0_EP12_FIFO_INT\t(1 << 12)\n#define FUSB300_IGR0_EP11_FIFO_INT\t(1 << 11)\n#define FUSB300_IGR0_EP10_FIFO_INT\t(1 << 10)\n#define FUSB300_IGR0_EP9_FIFO_INT\t(1 << 9)\n#define FUSB300_IGR0_EP8_FIFO_INT\t(1 << 8)\n#define FUSB300_IGR0_EP7_FIFO_INT\t(1 << 7)\n#define FUSB300_IGR0_EP6_FIFO_INT\t(1 << 6)\n#define FUSB300_IGR0_EP5_FIFO_INT\t(1 << 5)\n#define FUSB300_IGR0_EP4_FIFO_INT\t(1 << 4)\n#define FUSB300_IGR0_EP3_FIFO_INT\t(1 << 3)\n#define FUSB300_IGR0_EP2_FIFO_INT\t(1 << 2)\n#define FUSB300_IGR0_EP1_FIFO_INT\t(1 << 1)\n#define FUSB300_IGR0_EPn_FIFO_INT(n)\t(1 << n)\n\n \n#define FUSB300_IGR1_INTGRP5\t\t(1 << 31)\n#define FUSB300_IGR1_VBUS_CHG_INT\t(1 << 30)\n#define FUSB300_IGR1_SYNF1_EMPTY_INT\t(1 << 29)\n#define FUSB300_IGR1_SYNF0_EMPTY_INT\t(1 << 28)\n#define FUSB300_IGR1_U3_EXIT_FAIL_INT\t(1 << 27)\n#define FUSB300_IGR1_U2_EXIT_FAIL_INT\t(1 << 26)\n#define FUSB300_IGR1_U1_EXIT_FAIL_INT\t(1 << 25)\n#define FUSB300_IGR1_U2_ENTRY_FAIL_INT\t(1 << 24)\n#define FUSB300_IGR1_U1_ENTRY_FAIL_INT\t(1 << 23)\n#define FUSB300_IGR1_U3_EXIT_INT\t(1 << 22)\n#define FUSB300_IGR1_U2_EXIT_INT\t(1 << 21)\n#define FUSB300_IGR1_U1_EXIT_INT\t(1 << 20)\n#define FUSB300_IGR1_U3_ENTRY_INT\t(1 << 19)\n#define FUSB300_IGR1_U2_ENTRY_INT\t(1 << 18)\n#define FUSB300_IGR1_U1_ENTRY_INT\t(1 << 17)\n#define FUSB300_IGR1_HOT_RST_INT\t(1 << 16)\n#define FUSB300_IGR1_WARM_RST_INT\t(1 << 15)\n#define FUSB300_IGR1_RESM_INT\t\t(1 << 14)\n#define FUSB300_IGR1_SUSP_INT\t\t(1 << 13)\n#define FUSB300_IGR1_HS_LPM_INT\t\t(1 << 12)\n#define FUSB300_IGR1_USBRST_INT\t\t(1 << 11)\n#define FUSB300_IGR1_DEV_MODE_CHG_INT\t(1 << 9)\n#define FUSB300_IGR1_CX_COMABT_INT\t(1 << 8)\n#define FUSB300_IGR1_CX_COMFAIL_INT\t(1 << 7)\n#define FUSB300_IGR1_CX_CMDEND_INT\t(1 << 6)\n#define FUSB300_IGR1_CX_OUT_INT\t\t(1 << 5)\n#define FUSB300_IGR1_CX_IN_INT\t\t(1 << 4)\n#define FUSB300_IGR1_CX_SETUP_INT\t(1 << 3)\n#define FUSB300_IGR1_INTGRP4\t\t(1 << 2)\n#define FUSB300_IGR1_INTGRP3\t\t(1 << 1)\n#define FUSB300_IGR1_INTGRP2\t\t(1 << 0)\n\n \n#define FUSB300_IGR2_EP6_STR_ACCEPT_INT\t\t(1 << 29)\n#define FUSB300_IGR2_EP6_STR_RESUME_INT\t\t(1 << 28)\n#define FUSB300_IGR2_EP6_STR_REQ_INT\t\t(1 << 27)\n#define FUSB300_IGR2_EP6_STR_NOTRDY_INT\t\t(1 << 26)\n#define FUSB300_IGR2_EP6_STR_PRIME_INT\t\t(1 << 25)\n#define FUSB300_IGR2_EP5_STR_ACCEPT_INT\t\t(1 << 24)\n#define FUSB300_IGR2_EP5_STR_RESUME_INT\t\t(1 << 23)\n#define FUSB300_IGR2_EP5_STR_REQ_INT\t\t(1 << 22)\n#define FUSB300_IGR2_EP5_STR_NOTRDY_INT\t\t(1 << 21)\n#define FUSB300_IGR2_EP5_STR_PRIME_INT\t\t(1 << 20)\n#define FUSB300_IGR2_EP4_STR_ACCEPT_INT\t\t(1 << 19)\n#define FUSB300_IGR2_EP4_STR_RESUME_INT\t\t(1 << 18)\n#define FUSB300_IGR2_EP4_STR_REQ_INT\t\t(1 << 17)\n#define FUSB300_IGR2_EP4_STR_NOTRDY_INT\t\t(1 << 16)\n#define FUSB300_IGR2_EP4_STR_PRIME_INT\t\t(1 << 15)\n#define FUSB300_IGR2_EP3_STR_ACCEPT_INT\t\t(1 << 14)\n#define FUSB300_IGR2_EP3_STR_RESUME_INT\t\t(1 << 13)\n#define FUSB300_IGR2_EP3_STR_REQ_INT\t\t(1 << 12)\n#define FUSB300_IGR2_EP3_STR_NOTRDY_INT\t\t(1 << 11)\n#define FUSB300_IGR2_EP3_STR_PRIME_INT\t\t(1 << 10)\n#define FUSB300_IGR2_EP2_STR_ACCEPT_INT\t\t(1 << 9)\n#define FUSB300_IGR2_EP2_STR_RESUME_INT\t\t(1 << 8)\n#define FUSB300_IGR2_EP2_STR_REQ_INT\t\t(1 << 7)\n#define FUSB300_IGR2_EP2_STR_NOTRDY_INT\t\t(1 << 6)\n#define FUSB300_IGR2_EP2_STR_PRIME_INT\t\t(1 << 5)\n#define FUSB300_IGR2_EP1_STR_ACCEPT_INT\t\t(1 << 4)\n#define FUSB300_IGR2_EP1_STR_RESUME_INT\t\t(1 << 3)\n#define FUSB300_IGR2_EP1_STR_REQ_INT\t\t(1 << 2)\n#define FUSB300_IGR2_EP1_STR_NOTRDY_INT\t\t(1 << 1)\n#define FUSB300_IGR2_EP1_STR_PRIME_INT\t\t(1 << 0)\n\n#define FUSB300_IGR2_EP_STR_ACCEPT_INT(n)\t(1 << (5 * n - 1))\n#define FUSB300_IGR2_EP_STR_RESUME_INT(n)\t(1 << (5 * n - 2))\n#define FUSB300_IGR2_EP_STR_REQ_INT(n)\t\t(1 << (5 * n - 3))\n#define FUSB300_IGR2_EP_STR_NOTRDY_INT(n)\t(1 << (5 * n - 4))\n#define FUSB300_IGR2_EP_STR_PRIME_INT(n)\t(1 << (5 * n - 5))\n\n \n#define FUSB300_IGR3_EP12_STR_ACCEPT_INT\t(1 << 29)\n#define FUSB300_IGR3_EP12_STR_RESUME_INT\t(1 << 28)\n#define FUSB300_IGR3_EP12_STR_REQ_INT\t\t(1 << 27)\n#define FUSB300_IGR3_EP12_STR_NOTRDY_INT\t(1 << 26)\n#define FUSB300_IGR3_EP12_STR_PRIME_INT\t\t(1 << 25)\n#define FUSB300_IGR3_EP11_STR_ACCEPT_INT\t(1 << 24)\n#define FUSB300_IGR3_EP11_STR_RESUME_INT\t(1 << 23)\n#define FUSB300_IGR3_EP11_STR_REQ_INT\t\t(1 << 22)\n#define FUSB300_IGR3_EP11_STR_NOTRDY_INT\t(1 << 21)\n#define FUSB300_IGR3_EP11_STR_PRIME_INT\t\t(1 << 20)\n#define FUSB300_IGR3_EP10_STR_ACCEPT_INT\t(1 << 19)\n#define FUSB300_IGR3_EP10_STR_RESUME_INT\t(1 << 18)\n#define FUSB300_IGR3_EP10_STR_REQ_INT\t\t(1 << 17)\n#define FUSB300_IGR3_EP10_STR_NOTRDY_INT\t(1 << 16)\n#define FUSB300_IGR3_EP10_STR_PRIME_INT\t\t(1 << 15)\n#define FUSB300_IGR3_EP9_STR_ACCEPT_INT\t\t(1 << 14)\n#define FUSB300_IGR3_EP9_STR_RESUME_INT\t\t(1 << 13)\n#define FUSB300_IGR3_EP9_STR_REQ_INT\t\t(1 << 12)\n#define FUSB300_IGR3_EP9_STR_NOTRDY_INT\t\t(1 << 11)\n#define FUSB300_IGR3_EP9_STR_PRIME_INT\t\t(1 << 10)\n#define FUSB300_IGR3_EP8_STR_ACCEPT_INT\t\t(1 << 9)\n#define FUSB300_IGR3_EP8_STR_RESUME_INT\t\t(1 << 8)\n#define FUSB300_IGR3_EP8_STR_REQ_INT\t\t(1 << 7)\n#define FUSB300_IGR3_EP8_STR_NOTRDY_INT\t\t(1 << 6)\n#define FUSB300_IGR3_EP8_STR_PRIME_INT\t\t(1 << 5)\n#define FUSB300_IGR3_EP7_STR_ACCEPT_INT\t\t(1 << 4)\n#define FUSB300_IGR3_EP7_STR_RESUME_INT\t\t(1 << 3)\n#define FUSB300_IGR3_EP7_STR_REQ_INT\t\t(1 << 2)\n#define FUSB300_IGR3_EP7_STR_NOTRDY_INT\t\t(1 << 1)\n#define FUSB300_IGR3_EP7_STR_PRIME_INT\t\t(1 << 0)\n\n#define FUSB300_IGR3_EP_STR_ACCEPT_INT(n)\t(1 << (5 * (n - 6) - 1))\n#define FUSB300_IGR3_EP_STR_RESUME_INT(n)\t(1 << (5 * (n - 6) - 2))\n#define FUSB300_IGR3_EP_STR_REQ_INT(n)\t\t(1 << (5 * (n - 6) - 3))\n#define FUSB300_IGR3_EP_STR_NOTRDY_INT(n)\t(1 << (5 * (n - 6) - 4))\n#define FUSB300_IGR3_EP_STR_PRIME_INT(n)\t(1 << (5 * (n - 6) - 5))\n\n \n#define FUSB300_IGR4_EP15_RX0_INT\t\t(1 << 31)\n#define FUSB300_IGR4_EP14_RX0_INT\t\t(1 << 30)\n#define FUSB300_IGR4_EP13_RX0_INT\t\t(1 << 29)\n#define FUSB300_IGR4_EP12_RX0_INT\t\t(1 << 28)\n#define FUSB300_IGR4_EP11_RX0_INT\t\t(1 << 27)\n#define FUSB300_IGR4_EP10_RX0_INT\t\t(1 << 26)\n#define FUSB300_IGR4_EP9_RX0_INT\t\t(1 << 25)\n#define FUSB300_IGR4_EP8_RX0_INT\t\t(1 << 24)\n#define FUSB300_IGR4_EP7_RX0_INT\t\t(1 << 23)\n#define FUSB300_IGR4_EP6_RX0_INT\t\t(1 << 22)\n#define FUSB300_IGR4_EP5_RX0_INT\t\t(1 << 21)\n#define FUSB300_IGR4_EP4_RX0_INT\t\t(1 << 20)\n#define FUSB300_IGR4_EP3_RX0_INT\t\t(1 << 19)\n#define FUSB300_IGR4_EP2_RX0_INT\t\t(1 << 18)\n#define FUSB300_IGR4_EP1_RX0_INT\t\t(1 << 17)\n#define FUSB300_IGR4_EP_RX0_INT(x)\t\t(1 << (x + 16))\n#define FUSB300_IGR4_EP15_STR_ACCEPT_INT\t(1 << 14)\n#define FUSB300_IGR4_EP15_STR_RESUME_INT\t(1 << 13)\n#define FUSB300_IGR4_EP15_STR_REQ_INT\t\t(1 << 12)\n#define FUSB300_IGR4_EP15_STR_NOTRDY_INT\t(1 << 11)\n#define FUSB300_IGR4_EP15_STR_PRIME_INT\t\t(1 << 10)\n#define FUSB300_IGR4_EP14_STR_ACCEPT_INT\t(1 << 9)\n#define FUSB300_IGR4_EP14_STR_RESUME_INT\t(1 << 8)\n#define FUSB300_IGR4_EP14_STR_REQ_INT\t\t(1 << 7)\n#define FUSB300_IGR4_EP14_STR_NOTRDY_INT\t(1 << 6)\n#define FUSB300_IGR4_EP14_STR_PRIME_INT\t\t(1 << 5)\n#define FUSB300_IGR4_EP13_STR_ACCEPT_INT\t(1 << 4)\n#define FUSB300_IGR4_EP13_STR_RESUME_INT\t(1 << 3)\n#define FUSB300_IGR4_EP13_STR_REQ_INT\t\t(1 << 2)\n#define FUSB300_IGR4_EP13_STR_NOTRDY_INT\t(1 << 1)\n#define FUSB300_IGR4_EP13_STR_PRIME_INT\t\t(1 << 0)\n\n#define FUSB300_IGR4_EP_STR_ACCEPT_INT(n)\t(1 << (5 * (n - 12) - 1))\n#define FUSB300_IGR4_EP_STR_RESUME_INT(n)\t(1 << (5 * (n - 12) - 2))\n#define FUSB300_IGR4_EP_STR_REQ_INT(n)\t\t(1 << (5 * (n - 12) - 3))\n#define FUSB300_IGR4_EP_STR_NOTRDY_INT(n)\t(1 << (5 * (n - 12) - 4))\n#define FUSB300_IGR4_EP_STR_PRIME_INT(n)\t(1 << (5 * (n - 12) - 5))\n\n \n#define FUSB300_IGR5_EP_STL_INT(n)\t(1 << n)\n\n \n#define FUSB300_IGER0_EEP15_PRD_INT\t(1 << 31)\n#define FUSB300_IGER0_EEP14_PRD_INT\t(1 << 30)\n#define FUSB300_IGER0_EEP13_PRD_INT\t(1 << 29)\n#define FUSB300_IGER0_EEP12_PRD_INT\t(1 << 28)\n#define FUSB300_IGER0_EEP11_PRD_INT\t(1 << 27)\n#define FUSB300_IGER0_EEP10_PRD_INT\t(1 << 26)\n#define FUSB300_IGER0_EEP9_PRD_INT\t(1 << 25)\n#define FUSB300_IGER0_EP8_PRD_INT\t(1 << 24)\n#define FUSB300_IGER0_EEP7_PRD_INT\t(1 << 23)\n#define FUSB300_IGER0_EEP6_PRD_INT\t(1 << 22)\n#define FUSB300_IGER0_EEP5_PRD_INT\t(1 << 21)\n#define FUSB300_IGER0_EEP4_PRD_INT\t(1 << 20)\n#define FUSB300_IGER0_EEP3_PRD_INT\t(1 << 19)\n#define FUSB300_IGER0_EEP2_PRD_INT\t(1 << 18)\n#define FUSB300_IGER0_EEP1_PRD_INT\t(1 << 17)\n#define FUSB300_IGER0_EEPn_PRD_INT(n)\t(1 << (n + 16))\n\n#define FUSB300_IGER0_EEP15_FIFO_INT\t(1 << 15)\n#define FUSB300_IGER0_EEP14_FIFO_INT\t(1 << 14)\n#define FUSB300_IGER0_EEP13_FIFO_INT\t(1 << 13)\n#define FUSB300_IGER0_EEP12_FIFO_INT\t(1 << 12)\n#define FUSB300_IGER0_EEP11_FIFO_INT\t(1 << 11)\n#define FUSB300_IGER0_EEP10_FIFO_INT\t(1 << 10)\n#define FUSB300_IGER0_EEP9_FIFO_INT\t(1 << 9)\n#define FUSB300_IGER0_EEP8_FIFO_INT\t(1 << 8)\n#define FUSB300_IGER0_EEP7_FIFO_INT\t(1 << 7)\n#define FUSB300_IGER0_EEP6_FIFO_INT\t(1 << 6)\n#define FUSB300_IGER0_EEP5_FIFO_INT\t(1 << 5)\n#define FUSB300_IGER0_EEP4_FIFO_INT\t(1 << 4)\n#define FUSB300_IGER0_EEP3_FIFO_INT\t(1 << 3)\n#define FUSB300_IGER0_EEP2_FIFO_INT\t(1 << 2)\n#define FUSB300_IGER0_EEP1_FIFO_INT\t(1 << 1)\n#define FUSB300_IGER0_EEPn_FIFO_INT(n)\t(1 << n)\n\n \n#define FUSB300_IGER1_EINT_GRP5\t\t(1 << 31)\n#define FUSB300_IGER1_VBUS_CHG_INT\t(1 << 30)\n#define FUSB300_IGER1_SYNF1_EMPTY_INT\t(1 << 29)\n#define FUSB300_IGER1_SYNF0_EMPTY_INT\t(1 << 28)\n#define FUSB300_IGER1_U3_EXIT_FAIL_INT\t(1 << 27)\n#define FUSB300_IGER1_U2_EXIT_FAIL_INT\t(1 << 26)\n#define FUSB300_IGER1_U1_EXIT_FAIL_INT\t(1 << 25)\n#define FUSB300_IGER1_U2_ENTRY_FAIL_INT\t(1 << 24)\n#define FUSB300_IGER1_U1_ENTRY_FAIL_INT\t(1 << 23)\n#define FUSB300_IGER1_U3_EXIT_INT\t(1 << 22)\n#define FUSB300_IGER1_U2_EXIT_INT\t(1 << 21)\n#define FUSB300_IGER1_U1_EXIT_INT\t(1 << 20)\n#define FUSB300_IGER1_U3_ENTRY_INT\t(1 << 19)\n#define FUSB300_IGER1_U2_ENTRY_INT\t(1 << 18)\n#define FUSB300_IGER1_U1_ENTRY_INT\t(1 << 17)\n#define FUSB300_IGER1_HOT_RST_INT\t(1 << 16)\n#define FUSB300_IGER1_WARM_RST_INT\t(1 << 15)\n#define FUSB300_IGER1_RESM_INT\t\t(1 << 14)\n#define FUSB300_IGER1_SUSP_INT\t\t(1 << 13)\n#define FUSB300_IGER1_LPM_INT\t\t(1 << 12)\n#define FUSB300_IGER1_HS_RST_INT\t(1 << 11)\n#define FUSB300_IGER1_EDEV_MODE_CHG_INT\t(1 << 9)\n#define FUSB300_IGER1_CX_COMABT_INT\t(1 << 8)\n#define FUSB300_IGER1_CX_COMFAIL_INT\t(1 << 7)\n#define FUSB300_IGER1_CX_CMDEND_INT\t(1 << 6)\n#define FUSB300_IGER1_CX_OUT_INT\t(1 << 5)\n#define FUSB300_IGER1_CX_IN_INT\t\t(1 << 4)\n#define FUSB300_IGER1_CX_SETUP_INT\t(1 << 3)\n#define FUSB300_IGER1_INTGRP4\t\t(1 << 2)\n#define FUSB300_IGER1_INTGRP3\t\t(1 << 1)\n#define FUSB300_IGER1_INTGRP2\t\t(1 << 0)\n\n \n#define FUSB300_IGER2_EEP_STR_ACCEPT_INT(n)\t(1 << (5 * n - 1))\n#define FUSB300_IGER2_EEP_STR_RESUME_INT(n)\t(1 << (5 * n - 2))\n#define FUSB300_IGER2_EEP_STR_REQ_INT(n)\t(1 << (5 * n - 3))\n#define FUSB300_IGER2_EEP_STR_NOTRDY_INT(n)\t(1 << (5 * n - 4))\n#define FUSB300_IGER2_EEP_STR_PRIME_INT(n)\t(1 << (5 * n - 5))\n\n \n\n#define FUSB300_IGER3_EEP_STR_ACCEPT_INT(n)\t(1 << (5 * (n - 6) - 1))\n#define FUSB300_IGER3_EEP_STR_RESUME_INT(n)\t(1 << (5 * (n - 6) - 2))\n#define FUSB300_IGER3_EEP_STR_REQ_INT(n)\t(1 << (5 * (n - 6) - 3))\n#define FUSB300_IGER3_EEP_STR_NOTRDY_INT(n)\t(1 << (5 * (n - 6) - 4))\n#define FUSB300_IGER3_EEP_STR_PRIME_INT(n)\t(1 << (5 * (n - 6) - 5))\n\n \n\n#define FUSB300_IGER4_EEP_RX0_INT(n)\t\t(1 << (n + 16))\n#define FUSB300_IGER4_EEP_STR_ACCEPT_INT(n)\t(1 << (5 * (n - 6) - 1))\n#define FUSB300_IGER4_EEP_STR_RESUME_INT(n)\t(1 << (5 * (n - 6) - 2))\n#define FUSB300_IGER4_EEP_STR_REQ_INT(n)\t(1 << (5 * (n - 6) - 3))\n#define FUSB300_IGER4_EEP_STR_NOTRDY_INT(n)\t(1 << (5 * (n - 6) - 4))\n#define FUSB300_IGER4_EEP_STR_PRIME_INT(n)\t(1 << (5 * (n - 6) - 5))\n\n \n\n#define FUSB300_EPPRDR_EP15_PRD_RDY\t\t(1 << 15)\n#define FUSB300_EPPRDR_EP14_PRD_RDY\t\t(1 << 14)\n#define FUSB300_EPPRDR_EP13_PRD_RDY\t\t(1 << 13)\n#define FUSB300_EPPRDR_EP12_PRD_RDY\t\t(1 << 12)\n#define FUSB300_EPPRDR_EP11_PRD_RDY\t\t(1 << 11)\n#define FUSB300_EPPRDR_EP10_PRD_RDY\t\t(1 << 10)\n#define FUSB300_EPPRDR_EP9_PRD_RDY\t\t(1 << 9)\n#define FUSB300_EPPRDR_EP8_PRD_RDY\t\t(1 << 8)\n#define FUSB300_EPPRDR_EP7_PRD_RDY\t\t(1 << 7)\n#define FUSB300_EPPRDR_EP6_PRD_RDY\t\t(1 << 6)\n#define FUSB300_EPPRDR_EP5_PRD_RDY\t\t(1 << 5)\n#define FUSB300_EPPRDR_EP4_PRD_RDY\t\t(1 << 4)\n#define FUSB300_EPPRDR_EP3_PRD_RDY\t\t(1 << 3)\n#define FUSB300_EPPRDR_EP2_PRD_RDY\t\t(1 << 2)\n#define FUSB300_EPPRDR_EP1_PRD_RDY\t\t(1 << 1)\n#define FUSB300_EPPRDR_EP_PRD_RDY(n)\t\t(1 << n)\n\n \n#define FUSB300_AHBBCR_S1_SPLIT_ON\t\t(1 << 17)\n#define FUSB300_AHBBCR_S0_SPLIT_ON\t\t(1 << 16)\n#define FUSB300_AHBBCR_S1_1entry\t\t(0 << 12)\n#define FUSB300_AHBBCR_S1_4entry\t\t(3 << 12)\n#define FUSB300_AHBBCR_S1_8entry\t\t(5 << 12)\n#define FUSB300_AHBBCR_S1_16entry\t\t(7 << 12)\n#define FUSB300_AHBBCR_S0_1entry\t\t(0 << 8)\n#define FUSB300_AHBBCR_S0_4entry\t\t(3 << 8)\n#define FUSB300_AHBBCR_S0_8entry\t\t(5 << 8)\n#define FUSB300_AHBBCR_S0_16entry\t\t(7 << 8)\n#define FUSB300_AHBBCR_M1_BURST_SINGLE\t\t(0 << 4)\n#define FUSB300_AHBBCR_M1_BURST_INCR\t\t(1 << 4)\n#define FUSB300_AHBBCR_M1_BURST_INCR4\t\t(3 << 4)\n#define FUSB300_AHBBCR_M1_BURST_INCR8\t\t(5 << 4)\n#define FUSB300_AHBBCR_M1_BURST_INCR16\t\t(7 << 4)\n#define FUSB300_AHBBCR_M0_BURST_SINGLE\t\t0\n#define FUSB300_AHBBCR_M0_BURST_INCR\t\t1\n#define FUSB300_AHBBCR_M0_BURST_INCR4\t\t3\n#define FUSB300_AHBBCR_M0_BURST_INCR8\t\t5\n#define FUSB300_AHBBCR_M0_BURST_INCR16\t\t7\n#define FUSB300_IGER5_EEP_STL_INT(n)\t\t(1 << n)\n\n \n#define FUSB300_EPPRD0_M\t\t\t(1 << 30)\n#define FUSB300_EPPRD0_O\t\t\t(1 << 29)\n \n#define FUSB300_EPPRD0_F\t\t\t(1 << 28)\n#define FUSB300_EPPRD0_I\t\t\t(1 << 27)\n#define FUSB300_EPPRD0_A\t\t\t(1 << 26)\n \n#define FUSB300_EPPRD0_L\t\t\t(1 << 25)\n#define FUSB300_EPPRD0_H\t\t\t(1 << 24)\n#define FUSB300_EPPRD0_BTC(n)\t\t\t(n & 0xFFFFFF)\n\n \n#define FUSB300_MAX_NUM_EP\t\t16\n\n#define FUSB300_FIFO_ENTRY_NUM\t\t8\n#define FUSB300_MAX_FIFO_ENTRY\t\t8\n\n#define SS_CTL_MAX_PACKET_SIZE\t\t0x200\n#define SS_BULK_MAX_PACKET_SIZE\t\t0x400\n#define SS_INT_MAX_PACKET_SIZE\t\t0x400\n#define SS_ISO_MAX_PACKET_SIZE\t\t0x400\n\n#define HS_BULK_MAX_PACKET_SIZE\t\t0x200\n#define HS_CTL_MAX_PACKET_SIZE\t\t0x40\n#define HS_INT_MAX_PACKET_SIZE\t\t0x400\n#define HS_ISO_MAX_PACKET_SIZE\t\t0x400\n\nstruct fusb300_ep_info {\n\tu8\tepnum;\n\tu8\ttype;\n\tu8\tinterval;\n\tu8\tdir_in;\n\tu16\tmaxpacket;\n\tu16\taddrofs;\n\tu16\tbw_num;\n};\n\nstruct fusb300_request {\n\n\tstruct usb_request\treq;\n\tstruct list_head\tqueue;\n};\n\n\nstruct fusb300_ep {\n\tstruct usb_ep\t\tep;\n\tstruct fusb300\t\t*fusb300;\n\n\tstruct list_head\tqueue;\n\tunsigned\t\tstall:1;\n\tunsigned\t\twedged:1;\n\tunsigned\t\tuse_dma:1;\n\n\tunsigned char\t\tepnum;\n\tunsigned char\t\ttype;\n};\n\nstruct fusb300 {\n\tspinlock_t\t\tlock;\n\tvoid __iomem\t\t*reg;\n\n\tunsigned long\t\tirq_trigger;\n\n\tstruct usb_gadget\t\tgadget;\n\tstruct usb_gadget_driver\t*driver;\n\n\tstruct fusb300_ep\t*ep[FUSB300_MAX_NUM_EP];\n\n\tstruct usb_request\t*ep0_req;\t \n\t__le16\t\t\tep0_data;\n\tu32\t\t\tep0_length;\t \n\tu8\t\t\tep0_dir;\t \n\n\tu8\t\t\tfifo_entry_num;\t \n\tu32\t\t\taddrofs;\t \n\tu8\t\t\treenum;\t\t \n};\n\n#define to_fusb300(g)\t\t(container_of((g), struct fusb300, gadget))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}