# compile vhdl design source files
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/SignExtender.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/RegFile.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/InstMem.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/IFIDReg.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/IDEXReg.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/EXMEMReg.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/Decoder.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/ALU.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/DataMem.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/PC.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/PCAdder.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/Mux2to1.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/MEMWBReg.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/new/BranchCond.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.ip_user_files/bd/CPU/ip/CPU_BranchCond_0_0/sim/CPU_BranchCond_0_0.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd"
vhdl xil_defaultlib  "../../../Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd"

# Do not sort compile order
nosort
