// Seed: 3494657449
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    output tri id_3
);
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri1 id_3
);
  always @(posedge id_3++
  or negedge 1 == 1)
  begin
    `define pp_5 0
    id_0 <= `pp_5 < `pp_5;
    `pp_5 = 1;
  end
  module_0(
      id_2, id_1, id_3, id_2
  );
  wire id_6;
  assign id_2 = 1;
  wire id_7;
endmodule
module module_2 (
    output tri  id_0,
    input  tri1 id_1,
    input  wire id_2
);
  id_4(
      .id_0(1), .id_1(~id_2), .id_2(1), .id_3()
  ); module_0(
      id_0, id_2, id_0, id_0
  );
endmodule
