{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511449857054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511449857055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 12:10:56 2017 " "Processing started: Thu Nov 23 12:10:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511449857055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511449857055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511449857055 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511449857473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 1 1 " "Found 1 design units, including 1 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511449857522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511449857522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_codec_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec_control " "Found entity 1: i2c_codec_control" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511449857527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511449857527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511449857562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano.v(63) " "Verilog HDL assignment warning at piano.v(63): truncated value with size 32 to match size of target (20)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857564 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(82) " "Verilog HDL assignment warning at piano.v(82): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857565 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano.v(97) " "Verilog HDL assignment warning at piano.v(97): truncated value with size 32 to match size of target (9)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857565 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(120) " "Verilog HDL assignment warning at piano.v(120): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857566 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(126) " "Verilog HDL assignment warning at piano.v(126): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857566 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(132) " "Verilog HDL assignment warning at piano.v(132): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857566 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(138) " "Verilog HDL assignment warning at piano.v(138): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857567 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(144) " "Verilog HDL assignment warning at piano.v(144): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857567 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(150) " "Verilog HDL assignment warning at piano.v(150): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857567 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(156) " "Verilog HDL assignment warning at piano.v(156): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857567 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 piano.v(162) " "Verilog HDL assignment warning at piano.v(162): truncated value with size 32 to match size of target (12)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857568 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(178) " "Verilog HDL assignment warning at piano.v(178): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857568 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(179) " "Verilog HDL assignment warning at piano.v(179): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857568 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 piano.v(180) " "Verilog HDL assignment warning at piano.v(180): truncated value with size 32 to match size of target (16)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857569 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 piano.v(190) " "Verilog HDL assignment warning at piano.v(190): truncated value with size 32 to match size of target (2)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857570 "|piano"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 piano.v(197) " "Verilog HDL assignment warning at piano.v(197): truncated value with size 32 to match size of target (4)" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857570 "|piano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec_control i2c_codec_control:u1 " "Elaborating entity \"i2c_codec_control\" for hierarchy \"i2c_codec_control:u1\"" {  } { { "piano.v" "u1" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511449857641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDO i2c_codec_control.v(16) " "Verilog HDL or VHDL warning at i2c_codec_control.v(16): object \"SDO\" assigned a value but never read" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511449857642 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_codec_control.v(19) " "Verilog HDL assignment warning at i2c_codec_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857642 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_codec_control.v(33) " "Verilog HDL assignment warning at i2c_codec_control.v(33): truncated value with size 32 to match size of target (16)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857643 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_codec_control.v(48) " "Verilog HDL assignment warning at i2c_codec_control.v(48): truncated value with size 32 to match size of target (6)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857643 "|piano|i2c_codec_control:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_codec_control.v(145) " "Verilog HDL assignment warning at i2c_codec_control.v(145): truncated value with size 32 to match size of target (4)" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511449857646 "|piano|i2c_codec_control:u1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1511449858397 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1511449858397 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 9 -1 0 } } { "i2c_codec_control.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/i2c_codec_control.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511449858404 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511449858404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511449858806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511449859213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511449859213 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511449859307 "|piano|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511449859307 "|piano|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "piano.v" "" { Text "C:/Users/guga_/Documents/Estudos/UFPB/Engenharia de Computação/P2/Circuitos Lógicos II/Projeto/TesteGIT/piano.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511449859307 "|piano|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511449859307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511449859308 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511449859308 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1511449859308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511449859308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511449859308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511449859360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 12:10:59 2017 " "Processing ended: Thu Nov 23 12:10:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511449859360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511449859360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511449859360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511449859360 ""}
