<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Reset, Halt,	and Init Problems with AT91SAM9G20
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-March/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Reset%2C%20Halt%2C%0A%09and%20Init%20Problems%20with%20AT91SAM9G20&In-Reply-To=%3C49ACF6EC.7040108%40gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004859.html">
   <LINK REL="Next"  HREF="004862.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Reset, Halt,	and Init Problems with AT91SAM9G20</H1>
    <B>Karl Beldan</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Reset%2C%20Halt%2C%0A%09and%20Init%20Problems%20with%20AT91SAM9G20&In-Reply-To=%3C49ACF6EC.7040108%40gmail.com%3E"
       TITLE="[Openocd-development] Reset, Halt,	and Init Problems with AT91SAM9G20">karl.beldan at gmail.com
       </A><BR>
    <I>Tue Mar  3 10:22:52 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="004859.html">[Openocd-development] Reset, Halt,	and Init Problems with 	AT91SAM9G20
</A></li>
        <LI>Next message: <A HREF="004862.html">[Openocd-development] Reset, Halt,	and Init Problems with 	AT91SAM9G20
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4860">[ date ]</a>
              <a href="thread.html#4860">[ thread ]</a>
              <a href="subject.html#4860">[ subject ]</a>
              <a href="author.html#4860">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Rob Emanuele wrote:
&gt;<i> Greetings,
</I>&gt;<i> 
</I>&gt;<i> I've been using OpenOCD for a few years now.  I've had great success
</I>&gt;<i> using it with the STM32 family of processors.  I've just moved to a
</I>&gt;<i> new platform with the AT91SAM9G20 processor from Atmel.
</I>&gt;<i> 
</I>&gt;<i> I'm having a bit of trouble using the new processor in combination
</I>&gt;<i> with the Amontec JTAGKey.  I'm sourcing the config from
</I>&gt;<i> target/at91sam9260.cfg.
</I>&gt;<i> 
</I>&gt;<i> If I power off the board and JTAGKey then start OpenOCD it starts
</I>&gt;<i> cleanly.  It will function fine until I wish to &quot;reset init&quot; to get
</I>&gt;<i> the processor to load any configuration I need to do and get the
</I>&gt;<i> processor to a known state.
</I>&gt;<i> 
</I>&gt;<i> A &quot;reset init&quot; returns this:
</I>&gt;<i> ------------------ snip -----------------------------------
</I>&gt;<i> JTAG tap: at91sam9g20.cpu tap/device found: 0x0792603f (Manufacturer:
</I>&gt;<i> 0x01f, Part: 0x7926, Version: 0x0)
</I>&gt;<i> JTAG Tap/device matched
</I>&gt;<i> BUG: debug re-entry from system speed access shouldn't be handled here
</I>&gt;<i> PC was not 0. Does this target need srst_pulls_trst?
</I>&gt;<i> target state: halted
</I>&gt;<i> target halted in ARM state due to debug-request, current mode: Undefined
</I>&gt;<i> cpsr: 0x6000009b pc: 0x00000650
</I>&gt;<i> MMU: disabled, D-Cache: disabled, I-Cache: disabled
</I>&gt;<i> -------------------snip -------------------------------
</I>&gt;<i> 
</I>&gt;<i> Any further &quot;reset&quot; will give:
</I>&gt;<i> ------------------ snip -------------------
</I>&gt;<i> JTAG communication failure, check connection, JTAG interface, target power etc.
</I>&gt;<i> trying to validate configured JTAG chain anyway...
</I>&gt;<i> Could not validate JTAG scan chain, IR mismatch, scan returned 0x3F.
</I>&gt;<i> tap=at91sam9g20.cpu pos=0 expected 0x1 got 3
</I>&gt;<i> Could not validate JTAG chain, continuing anyway...
</I>&gt;<i> TAP at91sam9g20.cpu:
</I>&gt;<i> value captured during scan didn't pass the requested check:
</I>&gt;<i> captured: 0x0F check_value: 0x01 check_mask: 0x0F
</I>&gt;<i> in_handler: w/o &quot;in_value&quot;, mismatch in SIR
</I>&gt;<i> TAP at91sam9g20.cpu:
</I>&gt;<i> value captured during scan didn't pass the requested check:
</I>&gt;<i> captured: 0x0F check_value: 0x01 check_mask: 0x0F
</I>&gt;<i> in_handler: w/o &quot;in_value&quot;, mismatch in SIR
</I>&gt;<i> Runtime error, file &quot;embedded:startup.tcl&quot;, line 176:
</I>&gt;<i>     examine-fails: -104
</I>&gt;<i> in procedure 'ocd_process_reset'
</I>&gt;<i> called at file &quot;embedded:startup.tcl&quot;, line 175
</I>&gt;<i> Runtime error, file &quot;command.c&quot;, line 456:
</I>&gt;<i> ------------------snip ------------------
</I>&gt;<i> 
</I>&gt;<i> Now if I try to restart OpenOCD I get:
</I>&gt;<i> --------------------snip ------------------
</I>&gt;<i> Open On-Chip Debugger 1.0 (2009-03-02-12:42) svn:1395
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> BUGS? Read <A HREF="http://svn.berlios.de/svnroot/repos/openocd/trunk/BUGS">http://svn.berlios.de/svnroot/repos/openocd/trunk/BUGS</A>
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> $URL: <A HREF="svn://svn.berlios.de/openocd/trunk/src/openocd.c">svn://svn.berlios.de/openocd/trunk/src/openocd.c</A> $
</I>&gt;<i> jtag_speed: 5
</I>&gt;<i> use of EmbeddedICE dbgrq instead of breakpoint for target halt enabled
</I>&gt;<i> Error: JTAG communication failure, check connection, JTAG interface,
</I>&gt;<i> target power etc.
</I>&gt;<i> Error: trying to validate configured JTAG chain anyway...
</I>&gt;<i> Error: Could not validate JTAG scan chain, IR mismatch, scan returned
</I>&gt;<i> 0x3F. tap=at91sam9g20.cpu pos=0 expected 0x1 got 3
</I>&gt;<i> Warn : Could not validate JTAG chain, continuing anyway...
</I>&gt;<i> Warn : TAP at91sam9g20.cpu:
</I>&gt;<i> Warn : value captured during scan didn't pass the requested check:
</I>&gt;<i> Warn : captured: 0x0F check_value: 0x01 check_mask: 0x0F
</I>&gt;<i> Warn : in_handler: w/o &quot;in_value&quot;, mismatch in SIR
</I>&gt;<i> Warn : TAP at91sam9g20.cpu:
</I>&gt;<i> Warn : value captured during scan didn't pass the requested check:
</I>&gt;<i> Warn : captured: 0x0F check_value: 0x01 check_mask: 0x0F
</I>&gt;<i> Warn : in_handler: w/o &quot;in_value&quot;, mismatch in SIR
</I>&gt;<i> Warn : no tcl port specified, using default port 6666
</I>&gt;<i> --------------------snip -----------------
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> My config looks like this:
</I>&gt;<i> ------------snip -------------
</I>&gt;<i> #daemon configuration
</I>&gt;<i> telnet_port 4444
</I>&gt;<i> gdb_port 3333
</I>&gt;<i> 
</I>&gt;<i> #interface
</I>&gt;<i> interface ft2232
</I>&gt;<i> ft2232_device_desc &quot;Amontec JTAGkey&quot;
</I>&gt;<i> ft2232_vid_pid 0x0403 0xcff8
</I>&gt;<i> ft2232_layout jtagkey
</I>&gt;<i> 
</I>&gt;<i> set CHIPNAME at91sam9g20
</I>&gt;<i> set ENDIAN little
</I>&gt;<i> set CPUTAPID 0x0792603f
</I>&gt;<i> # chip
</I>&gt;<i> source [find target/at91sam9260.cfg]
</I>&gt;<i> 
</I>&gt;<i> jtag_speed 5
</I>&gt;<i> 
</I>&gt;<i> $_TARGETNAME configure -event reset-init {
</I>&gt;<i>         # at reset chip runs at 32khz
</I>&gt;<i>         jtag_khz 8
</I>&gt;<i>         mww 0xfffffd08 0xa5000501         # RSTC_MR : enable user reset
</I>&gt;<i>         mww 0xfffffd44 0x00008000         # WDT_MR : disable watchdog
</I>&gt;<i> 
</I>&gt;<i>         mww 0xfffffc20 0x00004001         # CKGR_MOR : enable the main
</I>&gt;<i> oscillator
</I>&gt;<i>         sleep 20                          # wait 20 ms
</I>&gt;<i>         mww 0xfffffc30 0x00000001         # PMC_MCKR : switch to main oscillator
</I>&gt;<i>         sleep 10                          # wait 10 ms
</I>&gt;<i>         mww 0xfffffc28 0x2060bf09         # CKGR_PLLAR: Set PLLA
</I>&gt;<i> Register for 198,656MHz
</I>&gt;<i>         sleep 20                          # wait 20 ms
</I>&gt;<i>         mww 0xfffffc30 0x00000101         # PMC_MCKR : Select prescaler
</I>&gt;<i>         sleep 10                          # wait 10 ms
</I>&gt;<i>         mww 0xfffffc30 0x00000102         # PMC_MCKR : Clock from PLLA
</I>&gt;<i> is selected
</I>&gt;<i>         sleep 10                          # wait 10 ms
</I>&gt;<i> 
</I>&gt;<i>         # Now run at anything fast... ie: 10mhz!
</I>&gt;<i>         jtag_khz 10000                    # Increase JTAG Speed to 6 MHz
</I>&gt;<i>         arm7_9 dcc_downloads enable       # Enable faster DCC downloads
</I>&gt;<i> }
</I>&gt;<i> 
</I>&gt;<i> #this chip has more sram
</I>&gt;<i> # Internal sram2 memory
</I>&gt;<i> $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x00200000
</I>&gt;<i> -work-area-size 0x1000 -work-area-backup 1
</I>&gt;<i> 
</I>&gt;<i> #gdb
</I>&gt;<i> gdb_memory_map enable
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> arm7_9 dbgrq enable
</I>&gt;<i> 
</I>&gt;<i> ------------------------snip --------------------
</I>&gt;<i> 
</I>&gt;<i> Another error on startup that can happen is this:
</I>&gt;<i> --------- Startup Error 2--------
</I>&gt;<i> 
</I>&gt;<i> Open On-Chip Debugger 1.0 (2009-03-02-12:42) svn:1395
</I>&gt;<i> 
</I>&gt;<i> BUGS? Read <A HREF="http://svn.berlios.de/svnroot/repos/openocd/trunk/BUGS">http://svn.berlios.de/svnroot/repos/openocd/trunk/BUGS</A>
</I>&gt;<i> 
</I>&gt;<i> $URL: <A HREF="svn://svn.berlios.de/openocd/trunk/src/openocd.c">svn://svn.berlios.de/openocd/trunk/src/openocd.c</A> $
</I>&gt;<i> jtag_speed: 5
</I>&gt;<i> use of EmbeddedICE dbgrq instead of breakpoint for target halt enabled
</I>&gt;<i> Info : JTAG tap: at91sam9g20.cpu tap/device found: 0x0792603f
</I>&gt;<i> (Manufacturer: 0x01f, Part: 0x7926, Version: 0x0)
</I>&gt;<i> Info : JTAG Tap/device matched
</I>&gt;<i> Warn : no tcl port specified, using default port 6666
</I>&gt;<i> Warn : DBGACK set while target was in unknown state. Reset or initialize target.
</I>&gt;<i> Error: BUG: debug re-entry from system speed access shouldn't be handled here
</I>&gt;<i> Error: unknown debug reason: 6
</I>&gt;<i> target state: halted
</I>&gt;<i> target halted in ARM state due to undefined, current mode: Undefined
</I>&gt;<i> cpsr: 0x6000009b pc: 0x000004cc
</I>&gt;<i> MMU: disabled, D-Cache: disabled, I-Cache: enabled
</I>&gt;<i> 
</I>&gt;<i> ----------------------------------- End Startup Error 2
</I>&gt;<i> ---------------------------
</I>&gt;<i> 
</I>&gt;<i> Any help with this processor will be greatly appreciated.  I'm trying
</I>&gt;<i> to load and debug my bootloader with this jtag.
</I>&gt;<i> 
</I>
Some ideas:
 - try using low jtag_speed before resetting - even without RTCK, 
   jtag_speed 1200 (&lt;&lt; 32k/6) should be enough.
 - on the at91sam920 you have a reset manager and you must configure it 
   (prior to resetting) so that pulling the reset line effectively resets
   the processor.
 - you have predefined events reset-assert-pre and reset-deassert-post to
   set things up.

HTH,

-- 
Karl

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004859.html">[Openocd-development] Reset, Halt,	and Init Problems with 	AT91SAM9G20
</A></li>
	<LI>Next message: <A HREF="004862.html">[Openocd-development] Reset, Halt,	and Init Problems with 	AT91SAM9G20
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4860">[ date ]</a>
              <a href="thread.html#4860">[ thread ]</a>
              <a href="subject.html#4860">[ subject ]</a>
              <a href="author.html#4860">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
