rc file Version 1.0

[Design]
COMPILE_PATH=/home/ICer/xilinx_prj/latch/vcs
SystemC=FALSE
UUM=TRUE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
SYNOPSYS_SIM_SETUP=/home/ICer/xilinx_prj/latch/vcs/synopsys_sim.setup 
TOP=XIL_DEFAULTLIB.tb_latch XIL_DEFAULTLIB.glbl 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
