Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "system.ngc"
Target Device                      : xc6slx4-2tqg144

---- Source Options
Top Module Name                    : system
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : AREA
Optimization Effort                : 2
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" into library work
Parsing module <system>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" into library work
Parsing module <lac>.
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 23. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 24. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 25. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 86. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 87. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 88. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 89. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 90. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 91. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/lac.v" Line 92. parameter declaration becomes local in lac with formal parameter declaration list
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v" into library work
Parsing module <uart>.
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v" Line 24. parameter declaration becomes local in uart with formal parameter declaration list
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/dp_ram.v" into library work
Parsing module <dp_ram>.
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/dp_ram.v" Line 20. parameter declaration becomes local in dp_ram with formal parameter declaration list
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_cpu.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system_conf.v" included at line 28.
Parsing module <lm32_cpu>.
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_functions.v" included at line 423.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_instruction_unit>.
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_functions.v" included at line 291.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_decoder.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_decoder>.
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_functions.v" included at line 298.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_simtrace.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 10.
Parsing module <lm32_simtrace>.
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_functions.v" included at line 63.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_load_store_unit>.
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_functions.v" included at line 208.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_adder.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_addsub.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 23.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_logic_op.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_shifter.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_multiplier.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_interrupt.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system_conf.v" included at line 24.
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 25.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_ram.v" into library work
Parsing verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_include.v" included at line 23.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_bram/wb_bram.v" into library work
Parsing module <wb_bram>.
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_bram/wb_bram.v" Line 25. parameter declaration becomes local in wb_bram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_bram/wb_bram.v" Line 26. parameter declaration becomes local in wb_bram with formal parameter declaration list
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_uart/wb_uart.v" into library work
Parsing module <wb_uart>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_timer/wb_timer.v" into library work
Parsing module <wb_timer>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_gpio/wb_gpio.v" into library work
Parsing module <wb_gpio>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_conbus/conbus.v" into library work
Parsing module <conbus>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_conbus/conbus_arb.v" into library work
Parsing module <conbus_arb>.
Analyzing Verilog file "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_sram/wb_sram32.v" into library work
Parsing module <wb_sram32>.
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_sram/wb_sram32.v" Line 52. parameter declaration becomes local in wb_sram32 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_sram/wb_sram32.v" Line 53. parameter declaration becomes local in wb_sram32 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_sram/wb_sram32.v" Line 54. parameter declaration becomes local in wb_sram32 with formal parameter declaration list

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 126: Port m0_cti_i is not connected to this instance

Elaborating module <system>.

Elaborating module <conbus(s_addr_w=2,s0_addr=2'b0,s1_addr=2'b01,s2_addr=2'b11,s3_addr=2'b10)>.

Elaborating module <conbus_arb>.
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 216: Assignment to gpio0_sel ignored, since the identifier is never used

Elaborating module <lm32_cpu>.

Elaborating module <lm32_instruction_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.
"/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_instruction_unit.v" Line 699. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_cpu.v" Line 461: Assignment to pc_x ignored, since the identifier is never used

Elaborating module <lm32_simtrace>.
WARNING:HDLCompiler:1499 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_simtrace.v" Line 20: Empty module <lm32_simtrace> remains a black box.

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:413 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_decoder.v" Line 559: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_cpu.v" Line 1138: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 240: Assignment to lm32i_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 241: Assignment to lm32i_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 242: Assignment to lm32i_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 254: Assignment to lm32d_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 255: Assignment to lm32d_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 256: Assignment to lm32d_bte ignored, since the identifier is never used

Elaborating module <wb_bram(adr_width=12,mem_file_name="../firmware/boot0-serial/image.ram")>.
Reading initialization file \"../firmware/boot0-serial/image.ram\".

Elaborating module <wb_uart(clk_freq=50000000,baud=57600)>.

Elaborating module <uart(freq_hz=50000000,baud=57600)>.
WARNING:HDLCompiler:413 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v" Line 39: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v" Line 88: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v" Line 135: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v" Line 138: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <wb_timer(clk_freq=50000000)>.

Elaborating module <wb_gpio>.
WARNING:HDLCompiler:634 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 98: Net <lm32i_rty> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 99: Net <lm32d_rty> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 101: Net <lm32i_err> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 102: Net <lm32d_err> does not have a driver.
WARNING:HDLCompiler:634 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 119: Net <gpio0_intr> does not have a driver.
WARNING:HDLCompiler:552 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" Line 132: Input port m0_cti_i[2] is not connected on this instance
WARNING:Xst:2972 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_cpu.v" line 483. All outputs of instance <simtrace> of block <lm32_simtrace> are unconnected in block <lm32_cpu>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v".
        bootram_file = "../firmware/boot0-serial/image.ram"
        clk_freq = 50000000
        uart_baud_rate = 57600
WARNING:Xst:2898 - Port 'm0_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm1_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm6_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 's4_dat_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm2_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm3_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm4_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm5_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm6_we_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 's4_ack_i', unconnected in block instance 'conbus0', is tied to GND.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m2_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m3_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m4_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m5_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m6_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s0_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s1_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s2_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s3_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s3_sel_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s4_dat_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s4_adr_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s4_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s4_sel_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m2_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m3_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m4_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m5_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <m6_ack_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s4_we_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s4_cyc_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 132: Output port <s4_stb_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 227: Output port <I_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 227: Output port <I_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 227: Output port <D_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 227: Output port <D_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 227: Output port <I_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/system.v" line 227: Output port <D_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <lm32i_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32d_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32i_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32d_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gpio0_intr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <led>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_1_o_add_3_OUT> created at line 358.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <system> synthesized.

Synthesizing Unit <conbus>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_conbus/conbus.v".
        s_addr_w = 2
        s0_addr = 2'b00
        s1_addr = 2'b01
        s2_addr = 2'b11
        s3_addr = 2'b10
        s4_addr = 4'b0100
    Summary:
	no macro.
Unit <conbus> synthesized.

Synthesizing Unit <conbus_arb>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_conbus/conbus_arb.v".
        grant0 = 7'b0000001
        grant1 = 7'b0000010
        grant2 = 7'b0000100
        grant3 = 7'b0001000
        grant4 = 7'b0010000
        grant5 = 7'b0100000
        grant6 = 7'b1000000
    Found 7-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 56                                             |
    | Inputs             | 8                                              |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <conbus_arb> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 512
        icache_bytes_per_line = 16
        icache_base_address = 0
        icache_limit = 0
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 4'b0000
        breakpoints = 4'b0000
        interrupts = 32
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_cpu.v" line 436: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_cpu.v" line 495: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 32-bit register for signal <operand_m>.
    Found 32-bit register for signal <operand_w>.
    Found 30-bit register for signal <branch_target_x>.
    Found 30-bit register for signal <branch_target_m>.
    Found 5-bit register for signal <write_idx_x>.
    Found 5-bit register for signal <write_idx_m>.
    Found 5-bit register for signal <write_idx_w>.
    Found 3-bit register for signal <csr_x>.
    Found 3-bit register for signal <condition_x>.
    Found 2-bit register for signal <size_x>.
    Found 4-bit register for signal <logic_op_x>.
    Found 24-bit register for signal <eba>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_shift_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <system_call_exception>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <instruction_bus_error_exception>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit adder for signal <pc_d[31]_branch_offset_d[31]_add_146_OUT> created at line 1228.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 785.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 812.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 729
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 730
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 731
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 732
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 733
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 734
    Found 32-bit comparator equal for signal <cmp_zero> created at line 806
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_45_o> created at line 819
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 307 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  33 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_instruction_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <valid_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 32-bit register for signal <i_adr_o>.
    Found 32-bit register for signal <wb_data_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 1-bit register for signal <bus_error_f>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit adder for signal <pc_f[31]_GND_5_o_add_1_OUT> created at line 397.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_load_store_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 32-bit register for signal <data_w>.
    Found 4-bit register for signal <d_sel_o>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 2-bit register for signal <size_m>.
    Found 2-bit register for signal <size_w>.
    Found 1-bit register for signal <d_stb_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 309.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT> created at line 63.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 63.
    Found 33-bit adder for signal <n0025> created at line 62.
    Found 33-bit adder for signal <tmp_addResult> created at line 62.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 67.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lm32/lm32_interrupt.v".
        interrupts = 32
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <ip>.
    Found 1-bit register for signal <eie>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 97.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_bram>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_bram/wb_bram.v".
        mem_file_name = "../firmware/boot0-serial/image.ram"
        adr_width = 12
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <wb_dat_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
Unit <wb_bram> synthesized.

Synthesizing Unit <wb_uart>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_uart/wb_uart.v".
        clk_freq = 50000000
        baud = 57600
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 1-bit register for signal <tx_wr>.
    Found 1-bit register for signal <rx_ack>.
    Found 1-bit register for signal <ack>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<27><2:2>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<12><27:27>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<16><12:12>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<13><16:16>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31><13:13>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<29><31:31>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<28><29:29>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<26><28:28>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<23><26:26>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<22><23:23>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<20><22:22>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<19><20:20>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<18><19:19>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<15><18:18>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<14><15:15>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<11><14:14>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<9><11:11>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<8><9:9>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<30><8:8>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<25><30:30>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<24><25:25>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<21><24:24>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<17><21:21>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<10><17:17>> (without init value) have a constant value of 0 in block <wb_uart>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_uart> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/lac/uart.v".
        freq_hz = 50000000
        baud = 57600
    Found 1-bit register for signal <uart_rxd1>.
    Found 1-bit register for signal <uart_rxd2>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_count16>.
    Found 4-bit register for signal <rx_bitcount>.
    Found 1-bit register for signal <rx_avail>.
    Found 1-bit register for signal <rx_error>.
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <rxd_reg>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <uart_txd>.
    Found 8-bit register for signal <txd_reg>.
    Found 4-bit register for signal <tx_bitcount>.
    Found 4-bit register for signal <tx_count16>.
    Found 16-bit register for signal <enable16_counter>.
    Found 4-bit adder for signal <rx_count16[3]_GND_20_o_add_11_OUT> created at line 88.
    Found 4-bit adder for signal <rx_bitcount[3]_GND_20_o_add_13_OUT> created at line 91.
    Found 4-bit adder for signal <tx_count16[3]_GND_20_o_add_41_OUT> created at line 135.
    Found 4-bit adder for signal <tx_bitcount[3]_GND_20_o_add_43_OUT> created at line 138.
    Found 16-bit subtractor for signal <GND_20_o_GND_20_o_sub_3_OUT<15:0>> created at line 39.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <wb_timer>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_timer/wb_timer.v".
        clk_freq = 50000000
WARNING:Xst:647 - Input <wb_adr_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <en0>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <ar0>.
    Found 1-bit register for signal <ar1>.
    Found 1-bit register for signal <trig0>.
    Found 1-bit register for signal <trig1>.
    Found 32-bit register for signal <counter0>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit register for signal <compare0>.
    Found 32-bit register for signal <compare1>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <irqen0>.
    Found 1-bit register for signal <irqen1>.
    Found 1-bit register for signal <ack>.
    Found 32-bit adder for signal <counter0[31]_GND_21_o_add_6_OUT> created at line 92.
    Found 32-bit adder for signal <counter1[31]_GND_21_o_add_9_OUT> created at line 98.
    Found 32-bit 7-to-1 multiplexer for signal <_n0180> created at line 109.
    Found 32-bit comparator equal for signal <match0> created at line 64
    Found 32-bit comparator equal for signal <match1> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <wb_timer> synthesized.

Synthesizing Unit <wb_gpio>.
    Related source file is "/home/nixtropy/Documentos/Digital_II_NC/UNDron/Design/LM32/rtl/wb_gpio/wb_gpio.v".
        gpio_io_width = 8
        gpio_dir_reset_val = 0
        gpio_o_reset_val = 0
        wb_dat_width = 32
        wb_adr_width = 32
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <gpio_dir>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 8-bit register for signal <gpio_o>.
    Found 1-bit tristate buffer for signal <gpio_io<0>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<1>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<2>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<3>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<4>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<5>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<6>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<7>> created at line 90
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <wb_gpio> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port RAM                           : 1
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 14
 16-bit subtractor                                     : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 3
 33-bit adder                                          : 2
 33-bit subtractor                                     : 2
 4-bit adder                                           : 4
# Registers                                            : 130
 1-bit register                                        : 78
 16-bit register                                       : 1
 2-bit register                                        : 3
 24-bit register                                       : 1
 3-bit register                                        : 2
 30-bit register                                       : 7
 32-bit register                                       : 23
 4-bit register                                        : 7
 5-bit register                                        : 3
 8-bit register                                        : 5
# Comparators                                          : 10
 1-bit comparator equal                                : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 124
 1-bit 2-to-1 multiplexer                              : 37
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 40
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <wb_dat_o_8> in Unit <gpio0> is equivalent to the following 23 FFs/Latches, which will be removed : <wb_dat_o_9> <wb_dat_o_10> <wb_dat_o_11> <wb_dat_o_12> <wb_dat_o_13> <wb_dat_o_14> <wb_dat_o_15> <wb_dat_o_16> <wb_dat_o_17> <wb_dat_o_18> <wb_dat_o_19> <wb_dat_o_20> <wb_dat_o_21> <wb_dat_o_22> <wb_dat_o_23> <wb_dat_o_24> <wb_dat_o_25> <wb_dat_o_26> <wb_dat_o_27> <wb_dat_o_28> <wb_dat_o_29> <wb_dat_o_30> <wb_dat_o_31> 
WARNING:Xst:1710 - FF/Latch <bus_error_x> (without init value) has a constant value of 0 in block <lm0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_8> (without init value) has a constant value of 0 in block <gpio0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_adr_o_12> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_13> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_14> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_15> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_16> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_17> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_18> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_19> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_20> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_21> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_22> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_23> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_24> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_25> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_26> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_27> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_28> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_31> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <d_adr_o_12> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_13> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_14> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_15> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_16> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_17> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_18> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_19> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_20> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_21> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_22> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_23> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_24> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_25> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_26> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_27> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_28> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_31> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31:8>> (without init value) have a constant value of 0 in block <wb_gpio>.

Synthesizing (advanced) Unit <lm32_cpu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <system>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <system> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <enable16_counter>: 1 register on signal <enable16_counter>.
The following registers are absorbed into counter <rx_count16>: 1 register on signal <rx_count16>.
The following registers are absorbed into counter <rx_bitcount>: 1 register on signal <rx_bitcount>.
The following registers are absorbed into counter <tx_count16>: 1 register on signal <tx_count16>.
The following registers are absorbed into counter <tx_bitcount>: 1 register on signal <tx_bitcount>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <wb_bram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <wb_we_i>       | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i>      |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <wb_bram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port block RAM                     : 1
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 7
 30-bit adder                                          : 2
 32-bit adder                                          : 3
 33-bit adder carry in                                 : 1
 33-bit subtractor borrow in                           : 1
# Counters                                             : 6
 16-bit down counter                                   : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 1039
 Flip-Flops                                            : 1039
# Comparators                                          : 10
 1-bit comparator equal                                : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 153
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 39
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <conbus0/FSM_0> on signal <state[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 000
 0000010 | 001
 0000100 | 011
 0001000 | 010
 0010000 | 110
 0100000 | 111
 1000000 | 101
---------------------
WARNING:Xst:1710 - FF/Latch <conbus_arb/state_FSM_FFd1> (without init value) has a constant value of 0 in block <conbus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conbus_arb/state_FSM_FFd2> (without init value) has a constant value of 0 in block <conbus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit wb_gpio: 8 internal tristates are replaced by logic (pull-up yes): gpio_io<0>, gpio_io<1>, gpio_io<2>, gpio_io<3>, gpio_io<4>, gpio_io<5>, gpio_io<6>, gpio_io<7>.

Optimizing unit <system> ...

Optimizing unit <conbus> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_load_store_unit> ...
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_uart> ...

Optimizing unit <uart> ...

Optimizing unit <wb_timer> ...

Optimizing unit <wb_gpio> ...
WARNING:Xst:1710 - FF/Latch <lm0/bus_error_x> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_12> of sequential type is unconnected in block <system>.
WARNING:Xst:1710 - FF/Latch <uart0/uart0/enable16_counter_14> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_13> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_15> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_11> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_10> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_12> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_8> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_9> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lm0/sign_extend_x> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_2> <lm0/condition_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/load_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <lm0/size_x_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_0> <lm0/condition_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/size_x_1> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_1> <lm0/condition_x_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 83.
INFO:Xst:2261 - The FF/Latch <lm0/m_result_sel_compare_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/m_bypass_enable_x_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm0/x_bypass_enable_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/m_bypass_enable_x_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm0/load_m> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_0> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_8_BRB2> <lm0/load_store_unit/store_data_m_16_BRB0> <lm0/load_store_unit/store_data_m_24_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_1> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_9_BRB2> <lm0/load_store_unit/store_data_m_17_BRB0> <lm0/load_store_unit/store_data_m_25_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_2> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_10_BRB2> <lm0/load_store_unit/store_data_m_18_BRB0> <lm0/load_store_unit/store_data_m_26_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_3> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_11_BRB2> <lm0/load_store_unit/store_data_m_19_BRB0> <lm0/load_store_unit/store_data_m_27_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_4> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_12_BRB2> <lm0/load_store_unit/store_data_m_20_BRB0> <lm0/load_store_unit/store_data_m_28_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_5> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_13_BRB2> <lm0/load_store_unit/store_data_m_21_BRB0> <lm0/load_store_unit/store_data_m_29_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_6> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_14_BRB2> <lm0/load_store_unit/store_data_m_22_BRB0> <lm0/load_store_unit/store_data_m_30_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_7> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_15_BRB2> <lm0/load_store_unit/store_data_m_23_BRB0> <lm0/load_store_unit/store_data_m_31_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/size_m_1> in Unit <system> is equivalent to the following 16 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_15_BRB0> <lm0/load_store_unit/store_data_m_14_BRB0> <lm0/load_store_unit/store_data_m_13_BRB0> <lm0/load_store_unit/store_data_m_12_BRB0> <lm0/load_store_unit/store_data_m_11_BRB0> <lm0/load_store_unit/store_data_m_10_BRB0> <lm0/load_store_unit/store_data_m_9_BRB0> <lm0/load_store_unit/store_data_m_8_BRB0> <lm0/load_store_unit/store_data_m_31_BRB0> <lm0/load_store_unit/store_data_m_30_BRB0> <lm0/load_store_unit/store_data_m_29_BRB0> <lm0/load_store_unit/store_data_m_28_BRB0> <lm0/load_store_unit/store_data_m_27_BRB0> <lm0/load_store_unit/store_data_m_26_BRB0> <lm0/load_store_unit/store_data_m_25_BRB0> <lm0/load_store_unit/store_data_m_24_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <system> :
	Register(s) lm0/operand_w_1 lm0/load_store_unit/data_w_0 lm0/load_store_unit/data_w_16 has(ve) been forward balanced into : lm0/mux322_SW0_FRB.
	Register(s) lm0/operand_w_1 lm0/load_store_unit/data_w_8 lm0/load_store_unit/data_w_24 has(ve) been forward balanced into : lm0/mux321_FRB.
	Register(s) lm0/operand_w_1 lm0/operand_w_0 lm0/load_store_unit/data_w_15 lm0/load_store_unit/data_w_7 lm0/load_store_unit/data_w_23 lm0/load_store_unit/data_w_31 has(ve) been forward balanced into : lm0/load_store_unit/load_data_w<10>41_FRB.
	Register(s) bram0/ack has(ve) been backward balanced into : bram0/ack_BRB0 bram0/ack_BRB1.
	Register(s) led has(ve) been backward balanced into : led_BRB0 led_BRB1 led_BRB2 led_BRB3 led_BRB4 led_BRB5.
	Register(s) lm0/branch_target_m_10 has(ve) been backward balanced into : lm0/branch_target_m_10_BRB1 lm0/branch_target_m_10_BRB2.
	Register(s) lm0/branch_target_m_11 has(ve) been backward balanced into : lm0/branch_target_m_11_BRB1 lm0/branch_target_m_11_BRB2.
	Register(s) lm0/branch_target_m_12 has(ve) been backward balanced into : lm0/branch_target_m_12_BRB1 lm0/branch_target_m_12_BRB2.
	Register(s) lm0/branch_target_m_13 has(ve) been backward balanced into : lm0/branch_target_m_13_BRB1 lm0/branch_target_m_13_BRB2.
	Register(s) lm0/branch_target_m_14 has(ve) been backward balanced into : lm0/branch_target_m_14_BRB1 lm0/branch_target_m_14_BRB2.
	Register(s) lm0/branch_target_m_15 has(ve) been backward balanced into : lm0/branch_target_m_15_BRB1 lm0/branch_target_m_15_BRB2.
	Register(s) lm0/branch_target_m_16 has(ve) been backward balanced into : lm0/branch_target_m_16_BRB1 lm0/branch_target_m_16_BRB2.
	Register(s) lm0/branch_target_m_17 has(ve) been backward balanced into : lm0/branch_target_m_17_BRB1 lm0/branch_target_m_17_BRB2.
	Register(s) lm0/branch_target_m_18 has(ve) been backward balanced into : lm0/branch_target_m_18_BRB1 lm0/branch_target_m_18_BRB2.
	Register(s) lm0/branch_target_m_19 has(ve) been backward balanced into : lm0/branch_target_m_19_BRB1 lm0/branch_target_m_19_BRB2.
	Register(s) lm0/branch_target_m_2 has(ve) been backward balanced into : lm0/branch_target_m_2_BRB0 .
	Register(s) lm0/branch_target_m_20 has(ve) been backward balanced into : lm0/branch_target_m_20_BRB1 lm0/branch_target_m_20_BRB2.
	Register(s) lm0/branch_target_m_21 has(ve) been backward balanced into : lm0/branch_target_m_21_BRB1 lm0/branch_target_m_21_BRB2.
	Register(s) lm0/branch_target_m_22 has(ve) been backward balanced into : lm0/branch_target_m_22_BRB1 lm0/branch_target_m_22_BRB2.
	Register(s) lm0/branch_target_m_23 has(ve) been backward balanced into : lm0/branch_target_m_23_BRB1 lm0/branch_target_m_23_BRB2.
	Register(s) lm0/branch_target_m_24 has(ve) been backward balanced into : lm0/branch_target_m_24_BRB1 lm0/branch_target_m_24_BRB2.
	Register(s) lm0/branch_target_m_25 has(ve) been backward balanced into : lm0/branch_target_m_25_BRB1 lm0/branch_target_m_25_BRB2.
	Register(s) lm0/branch_target_m_26 has(ve) been backward balanced into : lm0/branch_target_m_26_BRB1 lm0/branch_target_m_26_BRB2.
	Register(s) lm0/branch_target_m_27 has(ve) been backward balanced into : lm0/branch_target_m_27_BRB1 lm0/branch_target_m_27_BRB2.
	Register(s) lm0/branch_target_m_3 has(ve) been backward balanced into : lm0/branch_target_m_3_BRB0 .
	Register(s) lm0/branch_target_m_31 has(ve) been backward balanced into : lm0/branch_target_m_31_BRB1 lm0/branch_target_m_31_BRB2.
	Register(s) lm0/branch_target_m_4 has(ve) been backward balanced into : lm0/branch_target_m_4_BRB0 lm0/branch_target_m_4_BRB1.
	Register(s) lm0/branch_target_m_5 has(ve) been backward balanced into : lm0/branch_target_m_5_BRB0 lm0/branch_target_m_5_BRB1 lm0/branch_target_m_5_BRB2.
	Register(s) lm0/branch_target_m_6 has(ve) been backward balanced into : lm0/branch_target_m_6_BRB0 lm0/branch_target_m_6_BRB1.
	Register(s) lm0/branch_target_m_7 has(ve) been backward balanced into : lm0/branch_target_m_7_BRB0 lm0/branch_target_m_7_BRB1 lm0/branch_target_m_7_BRB2.
	Register(s) lm0/branch_target_m_8 has(ve) been backward balanced into : lm0/branch_target_m_8_BRB1 lm0/branch_target_m_8_BRB2.
	Register(s) lm0/branch_target_m_9 has(ve) been backward balanced into : lm0/branch_target_m_9_BRB1 lm0/branch_target_m_9_BRB2.
	Register(s) lm0/branch_target_x_10 has(ve) been backward balanced into : lm0/branch_target_x_10_BRB1 lm0/branch_target_x_10_BRB2.
	Register(s) lm0/branch_target_x_11 has(ve) been backward balanced into : lm0/branch_target_x_11_BRB1 lm0/branch_target_x_11_BRB2.
	Register(s) lm0/branch_target_x_12 has(ve) been backward balanced into : lm0/branch_target_x_12_BRB1 lm0/branch_target_x_12_BRB2.
	Register(s) lm0/branch_target_x_13 has(ve) been backward balanced into : lm0/branch_target_x_13_BRB1 lm0/branch_target_x_13_BRB2.
	Register(s) lm0/branch_target_x_14 has(ve) been backward balanced into : lm0/branch_target_x_14_BRB1 lm0/branch_target_x_14_BRB2.
	Register(s) lm0/branch_target_x_15 has(ve) been backward balanced into : lm0/branch_target_x_15_BRB1 lm0/branch_target_x_15_BRB2.
	Register(s) lm0/branch_target_x_16 has(ve) been backward balanced into : lm0/branch_target_x_16_BRB1 lm0/branch_target_x_16_BRB2.
	Register(s) lm0/branch_target_x_17 has(ve) been backward balanced into : lm0/branch_target_x_17_BRB1 lm0/branch_target_x_17_BRB2.
	Register(s) lm0/branch_target_x_18 has(ve) been backward balanced into : lm0/branch_target_x_18_BRB1 lm0/branch_target_x_18_BRB2.
	Register(s) lm0/branch_target_x_19 has(ve) been backward balanced into : lm0/branch_target_x_19_BRB1 lm0/branch_target_x_19_BRB2.
	Register(s) lm0/branch_target_x_2 has(ve) been backward balanced into : lm0/branch_target_x_2_BRB1 lm0/branch_target_x_2_BRB2.
	Register(s) lm0/branch_target_x_20 has(ve) been backward balanced into : lm0/branch_target_x_20_BRB1 lm0/branch_target_x_20_BRB2.
	Register(s) lm0/branch_target_x_21 has(ve) been backward balanced into : lm0/branch_target_x_21_BRB1 lm0/branch_target_x_21_BRB2.
	Register(s) lm0/branch_target_x_22 has(ve) been backward balanced into : lm0/branch_target_x_22_BRB1 lm0/branch_target_x_22_BRB2.
	Register(s) lm0/branch_target_x_23 has(ve) been backward balanced into : lm0/branch_target_x_23_BRB1 lm0/branch_target_x_23_BRB2.
	Register(s) lm0/branch_target_x_24 has(ve) been backward balanced into : lm0/branch_target_x_24_BRB1 lm0/branch_target_x_24_BRB2.
	Register(s) lm0/branch_target_x_25 has(ve) been backward balanced into : lm0/branch_target_x_25_BRB1 lm0/branch_target_x_25_BRB2.
	Register(s) lm0/branch_target_x_26 has(ve) been backward balanced into : lm0/branch_target_x_26_BRB1 lm0/branch_target_x_26_BRB2.
	Register(s) lm0/branch_target_x_27 has(ve) been backward balanced into : lm0/branch_target_x_27_BRB1 lm0/branch_target_x_27_BRB2.
	Register(s) lm0/branch_target_x_28 has(ve) been backward balanced into : lm0/branch_target_x_28_BRB1 lm0/branch_target_x_28_BRB2.
	Register(s) lm0/branch_target_x_29 has(ve) been backward balanced into : lm0/branch_target_x_29_BRB1 lm0/branch_target_x_29_BRB2.
	Register(s) lm0/branch_target_x_3 has(ve) been backward balanced into : lm0/branch_target_x_3_BRB1 lm0/branch_target_x_3_BRB2.
	Register(s) lm0/branch_target_x_30 has(ve) been backward balanced into : lm0/branch_target_x_30_BRB1 lm0/branch_target_x_30_BRB2.
	Register(s) lm0/branch_target_x_31 has(ve) been backward balanced into : lm0/branch_target_x_31_BRB0 lm0/branch_target_x_31_BRB1 lm0/branch_target_x_31_BRB2.
	Register(s) lm0/branch_target_x_4 has(ve) been backward balanced into : lm0/branch_target_x_4_BRB1 lm0/branch_target_x_4_BRB2.
	Register(s) lm0/branch_target_x_5 has(ve) been backward balanced into : lm0/branch_target_x_5_BRB1 lm0/branch_target_x_5_BRB2.
	Register(s) lm0/branch_target_x_6 has(ve) been backward balanced into : lm0/branch_target_x_6_BRB1 lm0/branch_target_x_6_BRB2.
	Register(s) lm0/branch_target_x_7 has(ve) been backward balanced into : lm0/branch_target_x_7_BRB1 lm0/branch_target_x_7_BRB2.
	Register(s) lm0/branch_target_x_8 has(ve) been backward balanced into : lm0/branch_target_x_8_BRB1 lm0/branch_target_x_8_BRB2.
	Register(s) lm0/branch_target_x_9 has(ve) been backward balanced into : lm0/branch_target_x_9_BRB1 lm0/branch_target_x_9_BRB2.
	Register(s) lm0/branch_x has(ve) been backward balanced into : lm0/branch_x_BRB0 lm0/branch_x_BRB1 lm0/branch_x_BRB2 lm0/branch_x_BRB3 lm0/branch_x_BRB4 lm0/branch_x_BRB5.
	Register(s) lm0/condition_met_m has(ve) been backward balanced into : lm0/condition_met_m_BRB0 lm0/condition_met_m_BRB1 lm0/condition_met_m_BRB2 lm0/condition_met_m_BRB3 lm0/condition_met_m_BRB4 lm0/condition_met_m_BRB5.
	Register(s) lm0/instruction_unit/pc_f_12 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_12_BRB1 lm0/instruction_unit/pc_f_12_BRB2.
	Register(s) lm0/instruction_unit/pc_f_13 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_13_BRB1 lm0/instruction_unit/pc_f_13_BRB2.
	Register(s) lm0/instruction_unit/pc_f_14 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_14_BRB1 lm0/instruction_unit/pc_f_14_BRB2.
	Register(s) lm0/instruction_unit/pc_f_15 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_15_BRB1 lm0/instruction_unit/pc_f_15_BRB2.
	Register(s) lm0/instruction_unit/pc_f_16 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_16_BRB1 lm0/instruction_unit/pc_f_16_BRB2.
	Register(s) lm0/instruction_unit/pc_f_17 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_17_BRB1 lm0/instruction_unit/pc_f_17_BRB2.
	Register(s) lm0/instruction_unit/pc_f_18 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_18_BRB1 lm0/instruction_unit/pc_f_18_BRB2.
	Register(s) lm0/instruction_unit/pc_f_19 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_19_BRB1 lm0/instruction_unit/pc_f_19_BRB2.
	Register(s) lm0/instruction_unit/pc_f_20 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_20_BRB1 lm0/instruction_unit/pc_f_20_BRB2.
	Register(s) lm0/instruction_unit/pc_f_21 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_21_BRB1 lm0/instruction_unit/pc_f_21_BRB2.
	Register(s) lm0/instruction_unit/pc_f_22 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_22_BRB1 lm0/instruction_unit/pc_f_22_BRB2.
	Register(s) lm0/instruction_unit/pc_f_23 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_23_BRB1 lm0/instruction_unit/pc_f_23_BRB2.
	Register(s) lm0/instruction_unit/pc_f_24 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_24_BRB1 lm0/instruction_unit/pc_f_24_BRB2.
	Register(s) lm0/instruction_unit/pc_f_25 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_25_BRB1 lm0/instruction_unit/pc_f_25_BRB2.
	Register(s) lm0/instruction_unit/pc_f_26 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_26_BRB1 lm0/instruction_unit/pc_f_26_BRB2.
	Register(s) lm0/instruction_unit/pc_f_27 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_27_BRB1 lm0/instruction_unit/pc_f_27_BRB2.
	Register(s) lm0/instruction_unit/pc_f_28 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_28_BRB1 lm0/instruction_unit/pc_f_28_BRB2.
	Register(s) lm0/instruction_unit/pc_f_31 has(ve) been backward balanced into : lm0/instruction_unit/pc_f_31_BRB0 lm0/instruction_unit/pc_f_31_BRB1 lm0/instruction_unit/pc_f_31_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_10 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_10_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_11 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_11_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_12 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_12_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_13 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_13_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_14 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_14_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_15 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_15_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_16 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_16_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_17 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_17_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_18 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_18_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_19 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_19_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_20 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_20_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_21 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_21_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_22 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_22_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_23 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_23_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_24 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_24_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_25 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_25_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_26 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_26_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_27 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_27_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_28 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_28_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_29 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_29_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_30 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_30_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_31 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_31_BRB1 lm0/load_store_unit/store_data_m_31_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_8 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_8_BRB1 .
	Register(s) lm0/load_store_unit/store_data_m_9 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_9_BRB1 .
	Register(s) lm0/load_store_unit/wb_load_complete has(ve) been backward balanced into : lm0/load_store_unit/wb_load_complete_BRB0 lm0/load_store_unit/wb_load_complete_BRB1 lm0/load_store_unit/wb_load_complete_BRB2 lm0/load_store_unit/wb_load_complete_BRB3 lm0/load_store_unit/wb_load_complete_BRB4.
	Register(s) lm0/operand_0_x_31 has(ve) been backward balanced into : lm0/operand_0_x_31_BRB0 lm0/operand_0_x_31_BRB1 lm0/operand_0_x_31_BRB2.
	Register(s) lm0/operand_1_x_31 has(ve) been backward balanced into : lm0/operand_1_x_31_BRB0 lm0/operand_1_x_31_BRB1 lm0/operand_1_x_31_BRB2 lm0/operand_1_x_31_BRB3 lm0/operand_1_x_31_BRB4 lm0/operand_1_x_31_BRB5.
	Register(s) lm0/store_x has(ve) been backward balanced into : lm0/store_x_BRB0 lm0/store_x_BRB5.
	Register(s) lm0/valid_d has(ve) been backward balanced into : lm0/valid_d_BRB0 lm0/valid_d_BRB1 lm0/valid_d_BRB2 lm0/valid_d_BRB3 lm0/valid_d_BRB4.
	Register(s) timer0/ack has(ve) been backward balanced into : timer0/ack_BRB0 timer0/ack_BRB1.
	Register(s) timer0/ar0 has(ve) been backward balanced into : timer0/ar0_BRB0 timer0/ar0_BRB1 timer0/ar0_BRB2 timer0/ar0_BRB3 timer0/ar0_BRB5.
	Register(s) timer0/ar1 has(ve) been backward balanced into : timer0/ar1_BRB0 timer0/ar1_BRB1 timer0/ar1_BRB2 timer0/ar1_BRB3.
	Register(s) timer0/en0 has(ve) been backward balanced into : timer0/en0_BRB0 timer0/en0_BRB1 timer0/en0_BRB2 timer0/en0_BRB3 timer0/en0_BRB4.
	Register(s) timer0/en1 has(ve) been backward balanced into : timer0/en1_BRB2 timer0/en1_BRB3 timer0/en1_BRB4 timer0/en1_BRB8 timer0/en1_BRB9.
	Register(s) timer0/irqen0 has(ve) been backward balanced into : timer0/irqen0_BRB0 timer0/irqen0_BRB3 timer0/irqen0_BRB5.
	Register(s) timer0/trig0 has(ve) been backward balanced into : timer0/trig0_BRB2 timer0/trig0_BRB3 timer0/trig0_BRB4 timer0/trig0_BRB5.
	Register(s) timer0/trig1 has(ve) been backward balanced into : timer0/trig1_BRB0 timer0/trig1_BRB1 timer0/trig1_BRB2 timer0/trig1_BRB3 timer0/trig1_BRB4 timer0/trig1_BRB5.
	Register(s) timer0/wb_dat_o_1 has(ve) been backward balanced into : timer0/wb_dat_o_1_BRB2 timer0/wb_dat_o_1_BRB4 timer0/wb_dat_o_1_BRB5.
	Register(s) timer0/wb_dat_o_10 has(ve) been backward balanced into : timer0/wb_dat_o_10_BRB2 timer0/wb_dat_o_10_BRB4 timer0/wb_dat_o_10_BRB5.
	Register(s) timer0/wb_dat_o_11 has(ve) been backward balanced into : timer0/wb_dat_o_11_BRB2 timer0/wb_dat_o_11_BRB4 timer0/wb_dat_o_11_BRB5.
	Register(s) timer0/wb_dat_o_12 has(ve) been backward balanced into : timer0/wb_dat_o_12_BRB2 timer0/wb_dat_o_12_BRB4 timer0/wb_dat_o_12_BRB5.
	Register(s) timer0/wb_dat_o_13 has(ve) been backward balanced into : timer0/wb_dat_o_13_BRB2 timer0/wb_dat_o_13_BRB4 timer0/wb_dat_o_13_BRB5.
	Register(s) timer0/wb_dat_o_14 has(ve) been backward balanced into : timer0/wb_dat_o_14_BRB2 timer0/wb_dat_o_14_BRB4 timer0/wb_dat_o_14_BRB5.
	Register(s) timer0/wb_dat_o_15 has(ve) been backward balanced into : timer0/wb_dat_o_15_BRB2 timer0/wb_dat_o_15_BRB4 timer0/wb_dat_o_15_BRB5.
	Register(s) timer0/wb_dat_o_16 has(ve) been backward balanced into : timer0/wb_dat_o_16_BRB2 timer0/wb_dat_o_16_BRB4 timer0/wb_dat_o_16_BRB5.
	Register(s) timer0/wb_dat_o_17 has(ve) been backward balanced into : timer0/wb_dat_o_17_BRB2 timer0/wb_dat_o_17_BRB4 timer0/wb_dat_o_17_BRB5.
	Register(s) timer0/wb_dat_o_18 has(ve) been backward balanced into : timer0/wb_dat_o_18_BRB2 timer0/wb_dat_o_18_BRB4 timer0/wb_dat_o_18_BRB5.
	Register(s) timer0/wb_dat_o_19 has(ve) been backward balanced into : timer0/wb_dat_o_19_BRB2 timer0/wb_dat_o_19_BRB4 timer0/wb_dat_o_19_BRB5.
	Register(s) timer0/wb_dat_o_2 has(ve) been backward balanced into : timer0/wb_dat_o_2_BRB2 timer0/wb_dat_o_2_BRB4 timer0/wb_dat_o_2_BRB5.
	Register(s) timer0/wb_dat_o_20 has(ve) been backward balanced into : timer0/wb_dat_o_20_BRB2 timer0/wb_dat_o_20_BRB4 timer0/wb_dat_o_20_BRB5.
	Register(s) timer0/wb_dat_o_21 has(ve) been backward balanced into : timer0/wb_dat_o_21_BRB2 timer0/wb_dat_o_21_BRB4 timer0/wb_dat_o_21_BRB5.
	Register(s) timer0/wb_dat_o_22 has(ve) been backward balanced into : timer0/wb_dat_o_22_BRB2 timer0/wb_dat_o_22_BRB4 timer0/wb_dat_o_22_BRB5.
	Register(s) timer0/wb_dat_o_23 has(ve) been backward balanced into : timer0/wb_dat_o_23_BRB2 timer0/wb_dat_o_23_BRB4 timer0/wb_dat_o_23_BRB5.
	Register(s) timer0/wb_dat_o_24 has(ve) been backward balanced into : timer0/wb_dat_o_24_BRB2 timer0/wb_dat_o_24_BRB4 timer0/wb_dat_o_24_BRB5.
	Register(s) timer0/wb_dat_o_25 has(ve) been backward balanced into : timer0/wb_dat_o_25_BRB2 timer0/wb_dat_o_25_BRB4 timer0/wb_dat_o_25_BRB5.
	Register(s) timer0/wb_dat_o_26 has(ve) been backward balanced into : timer0/wb_dat_o_26_BRB2 timer0/wb_dat_o_26_BRB4 timer0/wb_dat_o_26_BRB5.
	Register(s) timer0/wb_dat_o_27 has(ve) been backward balanced into : timer0/wb_dat_o_27_BRB2 timer0/wb_dat_o_27_BRB4 timer0/wb_dat_o_27_BRB5.
	Register(s) timer0/wb_dat_o_28 has(ve) been backward balanced into : timer0/wb_dat_o_28_BRB2 timer0/wb_dat_o_28_BRB4 timer0/wb_dat_o_28_BRB5.
	Register(s) timer0/wb_dat_o_29 has(ve) been backward balanced into : timer0/wb_dat_o_29_BRB2 timer0/wb_dat_o_29_BRB4 timer0/wb_dat_o_29_BRB5.
	Register(s) timer0/wb_dat_o_3 has(ve) been backward balanced into : timer0/wb_dat_o_3_BRB0 timer0/wb_dat_o_3_BRB1 timer0/wb_dat_o_3_BRB2 timer0/wb_dat_o_3_BRB3 timer0/wb_dat_o_3_BRB4 timer0/wb_dat_o_3_BRB5.
	Register(s) timer0/wb_dat_o_30 has(ve) been backward balanced into : timer0/wb_dat_o_30_BRB2 timer0/wb_dat_o_30_BRB4 timer0/wb_dat_o_30_BRB5.
	Register(s) timer0/wb_dat_o_31 has(ve) been backward balanced into : timer0/wb_dat_o_31_BRB0 timer0/wb_dat_o_31_BRB1 timer0/wb_dat_o_31_BRB2 timer0/wb_dat_o_31_BRB4 timer0/wb_dat_o_31_BRB5.
	Register(s) timer0/wb_dat_o_4 has(ve) been backward balanced into : timer0/wb_dat_o_4_BRB2 timer0/wb_dat_o_4_BRB4 timer0/wb_dat_o_4_BRB5.
	Register(s) timer0/wb_dat_o_5 has(ve) been backward balanced into : timer0/wb_dat_o_5_BRB2 timer0/wb_dat_o_5_BRB4 timer0/wb_dat_o_5_BRB5.
	Register(s) timer0/wb_dat_o_6 has(ve) been backward balanced into : timer0/wb_dat_o_6_BRB2 timer0/wb_dat_o_6_BRB4 timer0/wb_dat_o_6_BRB5.
	Register(s) timer0/wb_dat_o_7 has(ve) been backward balanced into : timer0/wb_dat_o_7_BRB2 timer0/wb_dat_o_7_BRB4 timer0/wb_dat_o_7_BRB5.
	Register(s) timer0/wb_dat_o_8 has(ve) been backward balanced into : timer0/wb_dat_o_8_BRB2 timer0/wb_dat_o_8_BRB4 timer0/wb_dat_o_8_BRB5.
	Register(s) timer0/wb_dat_o_9 has(ve) been backward balanced into : timer0/wb_dat_o_9_BRB2 timer0/wb_dat_o_9_BRB4 timer0/wb_dat_o_9_BRB5.
	Register(s) uart0/rx_ack has(ve) been backward balanced into : uart0/rx_ack_BRB0 uart0/rx_ack_BRB1.
	Register(s) uart0/tx_wr has(ve) been backward balanced into : uart0/tx_wr_BRB0 uart0/tx_wr_BRB1.
Unit <system> processed.
FlipFlop uart0/uart0/uart_txd has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1185
 Flip-Flops                                            : 1185

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1892
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 154
#      LUT2                        : 157
#      LUT3                        : 140
#      LUT4                        : 179
#      LUT5                        : 225
#      LUT6                        : 475
#      MUXCY                       : 284
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 259
# FlipFlops/Latches                : 1185
#      FD                          : 62
#      FDC                         : 91
#      FDCE                        : 546
#      FDE                         : 217
#      FDP                         : 19
#      FDPE                        : 17
#      FDR                         : 51
#      FDRE                        : 109
#      FDS                         : 5
#      FDSE                        : 68
# RAMS                             : 66
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1183  out of   4800    24%  
 Number of Slice LUTs:                 1472  out of   2400    61%  
    Number used as Logic:              1344  out of   2400    56%  
    Number used as Memory:              128  out of   1200    10%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1702
   Number with an unused Flip Flop:     519  out of   1702    30%  
   Number with an unused LUT:           230  out of   1702    13%  
   Number of fully used LUT-FF pairs:   953  out of   1702    55%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    102     4%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     12    16%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1251  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.474ns (Maximum Frequency: 95.476MHz)
   Minimum input arrival time before clock: 5.926ns
   Maximum output required time after clock: 5.553ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.474ns (frequency: 95.476MHz)
  Total number of paths / destination ports: 95257 / 3035
-------------------------------------------------------------------------
Delay:               10.474ns (Levels of Logic = 5)
  Source:            conbus0/conbus_arb/state_FSM_FFd3 (FF)
  Destination:       timer0/compare1_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: conbus0/conbus_arb/state_FSM_FFd3 to timer0/compare1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            123   0.525   2.280  conbus0/conbus_arb/state_FSM_FFd3 (conbus0/conbus_arb/state_FSM_FFd3)
     LUT2:I1->O            4   0.254   0.912  conbus0/s0_stb_o21 (conbus0/s0_stb_o2)
     LUT6:I4->O            5   0.250   0.841  conbus0/s2_stb_o1 (timer0_stb)
     LUT6:I5->O           67   0.254   1.953  timer0/_n0232_inv11 (timer0/_n0232_inv1)
     LUT6:I5->O            6   0.254   0.876  timer0/Mmux_en1_en1_MUX_313_o1111 (timer0/Mmux_en1_en1_MUX_313_o111)
     LUT6:I5->O           32   0.254   1.519  timer0/_n0325_inv1 (timer0/_n0325_inv)
     FDSE:CE                   0.302          timer0/compare1_0
    ----------------------------------------
    Total                     10.474ns (2.093ns logic, 8.381ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1033 / 1033
-------------------------------------------------------------------------
Offset:              5.926ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       conbus0/conbus_arb/state_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: rst to conbus0/conbus_arb/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.333  rst_IBUF (rst_IBUF)
     INV:I->O            840   0.255   2.551  rst_INV_15_o1_INV_0 (rst_INV_15_o)
     FDR:R                     0.459          conbus0/conbus_arb/state_FSM_FFd3
    ----------------------------------------
    Total                      5.926ns (2.042ns logic, 3.884ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 2
-------------------------------------------------------------------------
Offset:              5.553ns (Levels of Logic = 2)
  Source:            led_BRB0 (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: led_BRB0 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   1.137  led_BRB0 (led_BRB0)
     LUT6:I0->O            2   0.254   0.725  counter[31]_GND_1_o_Select_7_o9 (led_OBUF)
     OBUF:I->O                 2.912          led_OBUF (led)
    ----------------------------------------
    Total                      5.553ns (3.691ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.474|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.61 secs
 
--> 


Total memory usage is 397100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  276 (   0 filtered)
Number of infos    :   53 (   0 filtered)

