{
  "file_name": "Intel 5th Generation Processor Family - Specification Update - Revision 029 - July 2017 (330836-029).pdf",
  "task_id": "68ed781f-81d9-41cc-b930-732bfbec9b91",
  "output": {
    "chunks": [
      {
        "segments": [
          {
            "segment_id": "05192c10-78c6-4eaf-9fb9-0c10f16702b0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 1,
            "page_width": 612,
            "page_height": 792,
            "content": "Document Number: 330836-029\r\n5th Generation Intel® Core™ \r\nProcessor Family, Intel® Core™ \r\nM-Processor Family, Mobile Intel® \r\nPentium® Processor Family, and \r\nMobile Intel® Celeron® Processor \r\nFamily\r\nSpecification Update \r\nJuly 2017\r\nRevision -029",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/05192c10-78c6-4eaf-9fb9-0c10f16702b0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f71fcb24637f1fb1f9f4e4ca9b69acfcdfe703c41379f8a1efeed6cf9ddd56aa",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "29d327d6-38e6-40e1-a031-1afad2e092fb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 2,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n2 Document Number: 330836-029\r\nYou may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel \r\nproducts described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted \r\nwhich includes subject matter disclosed herein.\r\nNo license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.\r\nIntel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service \r\nactivation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with \r\nyour system manufacturer or retailer or learn more at intel.com.\r\nIntel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer\r\nor retailer.\r\nThe products described may contain design defects or errors known as errata which may cause the product to deviate from \r\npublished specifications. Current characterized errata are available on request.\r\nIntel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for \r\na particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or \r\nusage in trade.\r\nAll information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel\r\nproduct specifications and roadmaps\r\nCopies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-\r\n4725 or visit www.intel.com/design/literature.htm.\r\nIntel, Intel Core, Pentium, Celeron and the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries.\r\n*Other names and brands may be claimed as the property of others.\r\n© 2014 – 2017 Intel Corporation. All rights reserved.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/29d327d6-38e6-40e1-a031-1afad2e092fb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=708f0f16c439cf948c69735c5964000424110b0f5f05650a3c53ebde3d6eae86",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a1fe8fdb-dab2-45d3-afa6-819c2f681932",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 3,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 3\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nSummary Tables of Changes..........................................................................................8\r\nIdentification Information ..............................................................................................13\r\nErrata...............................................................................................................................17\r\nSpecification Changes...................................................................................................49\r\nSpecification Clarifications ...........................................................................................50\r\nDocumentation Changes...............................................................................................51\r\n§ §",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/a1fe8fdb-dab2-45d3-afa6-819c2f681932.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=fca32c107ffd484a7656dee140abecb23a1999f37b96a2e3e1f68b2d9d313248",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 405
      },
      {
        "segments": [
          {
            "segment_id": "b76c97cb-c1a4-4030-950f-8c9f8cf37b84",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 4,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n4 Document Number: 330836-029\r\nRevision History\r\nRevision Description Date\r\n001 • Initial Release. September \r\n2014\r\n002\r\n• Added F-0 Stepping\r\n• Errata\r\n— Added errata BDM58-66\r\n• Component Marking Information\r\n— Updated Table 2\r\n— Updated Table 3\r\nNovember \r\n2014\r\n003 • Errata\r\n— Added errata BDM67-75\r\nDecember \r\n2014\r\n004\r\n• Added U-Processor \r\n— 5th Generation Intel® Core™ processor family\r\n— Mobile Intel® Pentium® processor family\r\n— Mobile Intel® Celeron® processor family\r\n• Errata\r\n— Added errata BDM76-81\r\n• Identification Information \r\n— Updated Table 2, Processor Identification by Register Contents\r\n— Added Figure 1, 5th Generation Intel® Core™ Processor Family, \r\nMobile Intel® Pentium® Processor Family, and Mobile Intel®\r\nCeleron® Processor Family Multi-Chip Package BGA Top-Side \r\nMarkings\r\n— Added Table 3, 5th Generation Intel® Core™ Processor Family, \r\nMobile Intel® Pentium® Processor Family, and Mobile Intel®\r\nCeleron® Processor Family\r\nJanuary \r\n2015\r\n005\r\n• Errata\r\n— Added errata BDM82-86\r\n— Removed Errata Summary Table Note 1. This note affects BDM53 \r\nand BDM64\r\n— Updated Errata Summary Table Note 2 (Note 1 in this document \r\nrevision).\r\n— Modified BDM64 \r\n• Identification Information\r\n— Added Note 1 to Table 4\r\nFebruary \r\n2015\r\n006\r\n• Errata\r\n— Added errata BDM87-89\r\n— Modified BDM70-71\r\nMarch 2015\r\n007 • Identification Information\r\n— Updated Table 3 March 2015\r\n008 • Errata\r\n— Added errata BDM90-91 April 2015\r\n009 • Errata\r\n— Added BDM93-94 May 2015\r\n010 • Identification Information\r\n— Updated Table 3 June 2015\r\n011 • Errata\r\n— Added BDM95-96 June 2015\r\n012 • Errata\r\n— Added BDM97 July 2015\r\n013 • Errata\r\n— Added BDM98-103 August 2015",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/b76c97cb-c1a4-4030-950f-8c9f8cf37b84.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8f8ce44f94d52bbcee7a2a3f29dfed78ccaf8208014282a165e5b3d4939a9dba",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "7fa869b3-6b17-4d16-9e5b-55690b9e11e0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 5,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 5\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\n014 • Errata\r\n— Added BDM104\r\nSeptember \r\n2015\r\n015 • Errata\r\n— Added BDM105-108\r\nOctober \r\n2015\r\n016 • Skipped N/A\r\n017\r\n• Errata\r\n— Added BDM109-111\r\n— Modified BDM69, BDM94\r\nFebruary \r\n2016\r\n018 • Errata\r\n— Added BDM112-114 March 2016\r\n019\r\n• Errata\r\n— Modified BDM29, BDM104\r\n— Added BDM115-116\r\nApril 2016\r\n020 • Errata\r\n— Added BDM117-118 May 2016\r\n021 • Errata\r\n— Added BDM119 June 2016\r\n022 • Errata\r\n— Added BDM120 July 2016\r\n023 • Errata\r\n— Added BDM121 August 2016\r\n024 • Errata\r\n— Added BDM122-123\r\nSeptember \r\n2016\r\n025 • Errata\r\n— Modified BDM115\r\nOctober \r\n2016\r\n026\r\n• Errata\r\n— Modified BDM120\r\n— Added BDM124-125\r\nNovember \r\n2016\r\n027\r\n• Errata\r\n— Removed BDM13, BDM78\r\n— Added BDM126-127\r\nJanuary \r\n2017\r\n028 • Errata\r\n— Added BDM128 and BDM129 May 2017\r\n029 • Errata\r\n— Removed BDM129 July 2017\r\nRevision Description Date",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/7fa869b3-6b17-4d16-9e5b-55690b9e11e0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6a632d3a0f08074ac0b73a9b0b340b6b95fa1cc364e629e3d9d286c814994e1d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 476
      },
      {
        "segments": [
          {
            "segment_id": "a32e71d2-69a3-454b-b759-197a8a7e7800",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 6,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n6 Document Number: 330836-029\r\nPreface\r\nThis document is an update to the specifications contained in the Affected Documents table below. \r\nThis document is a compilation of device and documentation errata, specification clarifications and \r\nchanges. It is intended for hardware system manufacturers and software developers of applications, \r\noperating systems, or tools.\r\nInformation types defined in Nomenclature are consolidated into the specification update and are no \r\nlonger published in other documents.\r\nThis document may also contain information that was not previously published.\r\nAffected Documents\r\nRelated Documents\r\nDocument Title Document Number\r\n5th Generation Intel® Core™ Processor Family, Intel® Core™ M Processor Family, Mobile Intel®\r\nPentium® Processor Family, and Mobile Intel® Celeron® Processor Family Datasheet, Volume 1 of 2 330834\r\n5th Generation Intel® Core™ Processor Family, Intel® Core™ M Processor Family, Mobile Intel®\r\nPentium® Processor Family, Mobile Intel® Celeron® Processor Family Datasheet, Volume 2of 2 330835\r\nDocument Title Document Number/\r\nLocation\r\nAP-485, Intel® Processor Identification and the CPUID Instruction\r\nhttp://\r\nwww.intel.com/\r\ndesign/processor/\r\napplnots/\r\n241618.htm\r\nIntel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture\r\nIntel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A: Instruction Set \r\nReference Manual A-M\r\nIntel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B: Instruction Set \r\nReference Manual N-Z\r\nIntel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System Programming \r\nGuide\r\nIntel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B: System Programming \r\nGuide\r\nIntel® 64 and IA-32 Intel Architecture Optimization Reference Manual\r\nhttp://\r\nwww.intel.com/\r\nproducts/processor/\r\nmanuals/index.htm\r\nIntel® 64 and IA-32 Architectures Software Developer’s Manual Documentation Changes\r\nhttp://\r\nwww.intel.com/\r\ncontent/www/us/en/\r\nprocessors/architec\u0002tures-software\u0002developer\u0002manuals.html\r\nACPI Specifications www.acpi.info",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/a32e71d2-69a3-454b-b759-197a8a7e7800.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c9990e7df5538254475c68272832cc6da1127c9396f649fcb12bb75c86e8b485",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 292
      },
      {
        "segments": [
          {
            "segment_id": "a6e5413c-1bae-462f-8ded-d6ab06ebe1a9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 7,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 7\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nNomenclature\r\nErrata are design defects or errors. These may cause the processor behavior to deviate from \r\npublished specifications. Hardware and software designed to be used with any given stepping must \r\nassume that all errata documented for that stepping are present on all devices.\r\nS-Spec Number is a five-digit code used to identify products. Products are differentiated by their \r\nunique characteristics such as, core speed, L2 cache size, package type, etc. as described in the \r\nprocessor identification information table. Read all notes associated with each S-Spec number.\r\nSpecification Changes are modifications to the current published specifications. These changes will \r\nbe incorporated in any new release of the specification.\r\nSpecification Clarifications describe a specification in greater detail or further highlight a \r\nspecification’s impact to a complex design situation. These clarifications will be incorporated in any \r\nnew release of the specification.\r\nDocumentation Changes include typos, errors, or omissions from the current published \r\nspecifications. These will be incorporated in any new release of the specification.\r\nNote: Errata remain in the specification update throughout the product’s lifecycle, or until a \r\nparticular stepping is no longer commercially available. Under these circumstances, \r\nerrata removed from the specification update are archived and available upon request. \r\nSpecification changes, specification clarifications and documentation changes are \r\nremoved from the specification update when the appropriate changes are made to the \r\nappropriate product specification or user documentation (datasheets, manuals, and so \r\non).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/a6e5413c-1bae-462f-8ded-d6ab06ebe1a9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=97d0889d32f99069f734b04c7a0714d45e83d294991e311363430b99ca4efd5b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b25e7bc7-1f97-41f4-b7b9-ae78c8165fd4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 8,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n8 Document Number: 330836-029\r\nSummary Tables of Changes\r\nThe following tables indicate the errata, specification changes, specification clarifications, or \r\ndocumentation changes which apply to the processor. Intel may fix some of the errata in a future \r\nstepping of the component, and account for the other outstanding issues through documentation or \r\nspecification changes as noted. These tables uses the following notations.\r\nCodes Used in Summary Tables\r\nStepping\r\nX: Errata exists in the stepping indicated. Specification Change or Clarification \r\nthat applies to this stepping.\r\n(No mark)\r\nor (Blank box): This erratum is fixed in listed stepping or specification change does not apply \r\nto listed stepping.\r\nPage\r\n(Page): Page location of item in this document.\r\nStatus\r\nDoc: Document change or update will be implemented.\r\nPlan Fix: This erratum may be fixed in a future stepping of the product.\r\nFixed: This erratum has been previously fixed.\r\nNo Fix: There are no plans to fix this erratum.\r\nRow\r\nChange bar to left of a table row indicates this erratum is either new or modified from the previous \r\nversion of the document.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/b25e7bc7-1f97-41f4-b7b9-ae78c8165fd4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4924d951604f47afacccfd3acadb66fedcda3e93dd571587a67540a5292262c7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 477
      },
      {
        "segments": [
          {
            "segment_id": "d081e007-e9ba-4b0a-b84c-706c29240ccc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 9,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 9\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nErrata (Sheet 1 of 4)\r\nNumber\r\nSteppings\r\nStatus ERRATA\r\nE-0 F-0\r\nBDM1 X X No Fix LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-\r\nbit Mode\r\nBDM2 X X No Fix EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation \r\nChange\r\nBDM3 X X No Fix MCi_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error\r\nBDM4 X X No Fix LER MSRs May Be Unreliable\r\nBDM5 X X No Fix MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang\r\nBDM6 X X No Fix An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May also Result in a System \r\nHang\r\nBDM7 X X No Fix #GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide \r\nCorrect Exception Error Code\r\nBDM8 X X No Fix FREEZE_WHILE_SMM Does Not Prevent Event From Pending PEBS During SMM\r\nBDM9 X X No Fix APIC Error “Received Illegal Vector” May be Lost\r\nBDM10 X X No Fix Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering \r\nViolations\r\nBDM11 X X No Fix Performance Monitor Precise Instruction Retired Event May Present Wrong Indications\r\nBDM12 X X No Fix CR0.CD Is Ignored in VMX Operation\r\nBDM13 X X No Fix N/A. Erratum has been Removed\r\nBDM14 X X No Fix Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv May \r\nProduce a #NM Exception\r\nBDM15 X X No Fix Processor May Fail to Acknowledge a TLP Request\r\nBDM16 X X No Fix Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered\r\nBDM17 X X No Fix PCIe* Root-port Initiated Compliance State Transmitter Equalization Settings May be \r\nIncorrect\r\nBDM18 X X No Fix PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s\r\nBDM19 X X No Fix Unused PCIe* Lanes May Report Correctable Errors\r\nBDM20 X X No Fix PCIe Root Port May Not Initiate Link Speed Change\r\nBDM21 X X No Fix Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than Expected\r\nBDM22 X X No Fix DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a \r\nStore or an MMX Instruction\r\nBDM23 X X No Fix VEX.L is Not Ignored with VCVT*2SI Instructions\r\nBDM24 X X No Fix PCIe* Atomic Transactions From Two or More PCIe Controllers May Cause Starvation\r\nBDM25 X X No Fix The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not Updated When The \r\nUC Bit is Set\r\nBDM26 X X No Fix PCIe* Controller May Initiate Speed Change While in DL_Init State Causing Certain PCIe \r\nDevices to Fail to Train\r\nBDM27 X X No Fix Spurious VT-d Interrupts May Occur When the PFO Bit is Set\r\nBDM28 X X No Fix Processor May Livelock During On Demand Clock Modulation\r\nBDM29 X X No Fix Internal Parity Errors May Incorrectly Report Overflow in The IA32_MC2_STATUS MSR\r\nBDM30 X X No Fix Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And \r\nOTHER_ASSISTS.SSE_TO_AVX May Over Count\r\nBDM31 X X No Fix Performance Monitor Event DSB2MITE_SWITCHES.COUNT May Over Count\r\nBDM32 X X No Fix Timed MWAIT May Use Deadline of a Previous Execution\r\nBDM33 X X No Fix IA32_VMX_VMCS_ENUM MSR (48AH) Does Not Properly Report The Highest Index Value \r\nUsed For VMCS Encoding\r\nBDM34 X X No Fix Incorrect FROM_IP Value For an RTM Abort in BTM or BTS May be Observed\r\nBDM35 X X No Fix Locked Load Performance Monitoring Events May Under Count",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/d081e007-e9ba-4b0a-b84c-706c29240ccc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b0a7cb944c3dc754042f842d0bc0dd71ab7ce10539c0c27aa5261170691c19de",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 619
      },
      {
        "segments": [
          {
            "segment_id": "d081e007-e9ba-4b0a-b84c-706c29240ccc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 9,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 9\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nErrata (Sheet 1 of 4)\r\nNumber\r\nSteppings\r\nStatus ERRATA\r\nE-0 F-0\r\nBDM1 X X No Fix LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-\r\nbit Mode\r\nBDM2 X X No Fix EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation \r\nChange\r\nBDM3 X X No Fix MCi_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error\r\nBDM4 X X No Fix LER MSRs May Be Unreliable\r\nBDM5 X X No Fix MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang\r\nBDM6 X X No Fix An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May also Result in a System \r\nHang\r\nBDM7 X X No Fix #GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide \r\nCorrect Exception Error Code\r\nBDM8 X X No Fix FREEZE_WHILE_SMM Does Not Prevent Event From Pending PEBS During SMM\r\nBDM9 X X No Fix APIC Error “Received Illegal Vector” May be Lost\r\nBDM10 X X No Fix Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering \r\nViolations\r\nBDM11 X X No Fix Performance Monitor Precise Instruction Retired Event May Present Wrong Indications\r\nBDM12 X X No Fix CR0.CD Is Ignored in VMX Operation\r\nBDM13 X X No Fix N/A. Erratum has been Removed\r\nBDM14 X X No Fix Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value for VEX.vvvv May \r\nProduce a #NM Exception\r\nBDM15 X X No Fix Processor May Fail to Acknowledge a TLP Request\r\nBDM16 X X No Fix Interrupt From Local APIC Timer May Not Be Detectable While Being Delivered\r\nBDM17 X X No Fix PCIe* Root-port Initiated Compliance State Transmitter Equalization Settings May be \r\nIncorrect\r\nBDM18 X X No Fix PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s\r\nBDM19 X X No Fix Unused PCIe* Lanes May Report Correctable Errors\r\nBDM20 X X No Fix PCIe Root Port May Not Initiate Link Speed Change\r\nBDM21 X X No Fix Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than Expected\r\nBDM22 X X No Fix DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP SS is Followed by a \r\nStore or an MMX Instruction\r\nBDM23 X X No Fix VEX.L is Not Ignored with VCVT*2SI Instructions\r\nBDM24 X X No Fix PCIe* Atomic Transactions From Two or More PCIe Controllers May Cause Starvation\r\nBDM25 X X No Fix The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not Updated When The \r\nUC Bit is Set\r\nBDM26 X X No Fix PCIe* Controller May Initiate Speed Change While in DL_Init State Causing Certain PCIe \r\nDevices to Fail to Train\r\nBDM27 X X No Fix Spurious VT-d Interrupts May Occur When the PFO Bit is Set\r\nBDM28 X X No Fix Processor May Livelock During On Demand Clock Modulation\r\nBDM29 X X No Fix Internal Parity Errors May Incorrectly Report Overflow in The IA32_MC2_STATUS MSR\r\nBDM30 X X No Fix Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And \r\nOTHER_ASSISTS.SSE_TO_AVX May Over Count\r\nBDM31 X X No Fix Performance Monitor Event DSB2MITE_SWITCHES.COUNT May Over Count\r\nBDM32 X X No Fix Timed MWAIT May Use Deadline of a Previous Execution\r\nBDM33 X X No Fix IA32_VMX_VMCS_ENUM MSR (48AH) Does Not Properly Report The Highest Index Value \r\nUsed For VMCS Encoding\r\nBDM34 X X No Fix Incorrect FROM_IP Value For an RTM Abort in BTM or BTS May be Observed\r\nBDM35 X X No Fix Locked Load Performance Monitoring Events May Under Count",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/d081e007-e9ba-4b0a-b84c-706c29240ccc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b0a7cb944c3dc754042f842d0bc0dd71ab7ce10539c0c27aa5261170691c19de",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 619
      },
      {
        "segments": [
          {
            "segment_id": "6ddb5d43-949f-4903-8670-bee4bb8b4432",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 10,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n10 Document Number: 330836-029\r\nBDM36 X X No Fix Transactional Abort May Produce an Incorrect Branch Record\r\nBDM37 X X No Fix SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System \r\nBehavior\r\nBDM38 X X No Fix PMI May be Signaled More Than Once For Performance Monitor Counter Overflow\r\nBDM39 X X No Fix Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception\r\nBDM40 X X No Fix Intel® Turbo Boost Technology May be Incorrectly Reported as Supported on 5th Generation Intel® Core™ i3 \r\nU-series, and select Mobile Intel® Pentium® processors and Mobile Intel® Celeron® processors\r\nBDM41 X X No Fix The SAMPLE/PRELOAD JTAG Command Does Not Sample The Display Transmit Signals\r\nBDM42 X X No Fix VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is Set to 1\r\nBDM43 X X No Fix CHAP Counter Values May be Cleared After Package C7 or Deeper C-State\r\nBDM44 X X No Fix Opcode Bytes F3 0F BC May Execute As TZCNT Even When TZCNT Not Enumerated by \r\nCPUID\r\nBDM45 X X No Fix Back to Back Updates of The VT-d Root Table Pointer May Lead to an Unexpected DMA \r\nRemapping Fault\r\nBDM46 X X No Fix A MOV to CR3 When EPT is Enabled May Lead to an Unexpected Page Fault or an Incorrect \r\nPage Translation\r\nBDM47 X X No Fix Peer IO Device Writes to The GMADR May Lead to a System Hang\r\nBDM48 X X No Fix Spurious Corrected Errors May be Reported\r\nBDM49 X X No Fix Intel® PT Packet Generation May Stop Sooner Than Expected\r\nBDM50 X X No Fix PEBS Eventing IP Field May be Incorrect After Not-Taken Branch\r\nBDM51 X X No Fix Reading The Memory Destination of an Instruction That Begins an HLE Transaction May \r\nReturn The Original Value\r\nBDM52 X X No Fix Package C7 Entry May Cause Display Artifact\r\nBDM53 X Fixed Intel® TSX Instructions Not Available\r\nBDM54 X X No Fix Spurious Corrected Errors May be Reported\r\nBDM55 X X No Fix Performance Monitoring Event INSTR_RETIRED.ALL May Generate Redundant PEBS \r\nRecords For an Overflow\r\nBDM56 X X No Fix Concurrent Core And Graphics Operation at Turbo Ratios May Lead to System Hang\r\nBDM57 X X No Fix The System May Hang on First Package C6 or deeper C-State\r\nBDM58 X X No Fix SVM Doorbells Are Not Correctly Preserved Across Package C-States\r\nBDM59 X X No Fix Using The FIVR Spread Spectrum Control Mailbox May Not Produce The Requested Range\r\nBDM60 X X No Fix Intel® Processor Trace (Intel® PT) MODE.Exec, PIP, and CBR Packets Are Not Generated as Expected\r\nBDM61 X X No Fix Performance Monitor Instructions Retired Event May Not Count Consistently\r\nBDM62 X X No Fix General-Purpose Performance Counters May be Inaccurate with Any Thread\r\nBDM63 X Fixed Glitches on Internal Voltage Planes During Package C9/C10 Exit May Cause a System \r\nHang\r\nBDM64 X No Fix An Incorrect LBR or Intel® Processor Trace Packet May Be Recorded Following a Transactional Abort\r\nBDM65 X X No Fix Executing an RSM Instruction With Intel® Processor Trace Enabled Will Signal a #GP\r\nBDM66 X Fixed Intel® Processor Trace PIP May be Unexpectedly Generated\r\nBDM67 X Fixed A #VE May Not Invalidate Cached Translation Information\r\nBDM68 X Fixed Frequent Entries Into Package C8, C9, or C10 May Cause a Hang\r\nBDM69 X Fixed Some Performance Monitor Events May Overcount During TLB Misses\r\nBDM70 X X No Fix Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets\r\nBDM71 X X No Fix Writing Non-Zero Value to IA32_RTIT_CR3_MATCH [63:48] Will Cause #GP\r\nBDM72 X Fixed Core C6 May Cause Interrupts to be Serviced Out of Order\r\nBDM73 X Fixed The Display May Not Resume Correctly After Package C8-C10 Exit\r\nErrata (Sheet 2 of 4)\r\nNumber\r\nSteppings\r\nStatus ERRATA\r\nE-0 F-0",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/6ddb5d43-949f-4903-8670-bee4bb8b4432.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4577b34af2d0ec260f5cc05d99fe3636dfac50ac4d1d77d5dd1a1cd488ae22d5",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 668
      },
      {
        "segments": [
          {
            "segment_id": "6ddb5d43-949f-4903-8670-bee4bb8b4432",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 10,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n10 Document Number: 330836-029\r\nBDM36 X X No Fix Transactional Abort May Produce an Incorrect Branch Record\r\nBDM37 X X No Fix SMRAM State-Save Area Above the 4GB Boundary May Cause Unpredictable System \r\nBehavior\r\nBDM38 X X No Fix PMI May be Signaled More Than Once For Performance Monitor Counter Overflow\r\nBDM39 X X No Fix Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a #NM Exception\r\nBDM40 X X No Fix Intel® Turbo Boost Technology May be Incorrectly Reported as Supported on 5th Generation Intel® Core™ i3 \r\nU-series, and select Mobile Intel® Pentium® processors and Mobile Intel® Celeron® processors\r\nBDM41 X X No Fix The SAMPLE/PRELOAD JTAG Command Does Not Sample The Display Transmit Signals\r\nBDM42 X X No Fix VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is Set to 1\r\nBDM43 X X No Fix CHAP Counter Values May be Cleared After Package C7 or Deeper C-State\r\nBDM44 X X No Fix Opcode Bytes F3 0F BC May Execute As TZCNT Even When TZCNT Not Enumerated by \r\nCPUID\r\nBDM45 X X No Fix Back to Back Updates of The VT-d Root Table Pointer May Lead to an Unexpected DMA \r\nRemapping Fault\r\nBDM46 X X No Fix A MOV to CR3 When EPT is Enabled May Lead to an Unexpected Page Fault or an Incorrect \r\nPage Translation\r\nBDM47 X X No Fix Peer IO Device Writes to The GMADR May Lead to a System Hang\r\nBDM48 X X No Fix Spurious Corrected Errors May be Reported\r\nBDM49 X X No Fix Intel® PT Packet Generation May Stop Sooner Than Expected\r\nBDM50 X X No Fix PEBS Eventing IP Field May be Incorrect After Not-Taken Branch\r\nBDM51 X X No Fix Reading The Memory Destination of an Instruction That Begins an HLE Transaction May \r\nReturn The Original Value\r\nBDM52 X X No Fix Package C7 Entry May Cause Display Artifact\r\nBDM53 X Fixed Intel® TSX Instructions Not Available\r\nBDM54 X X No Fix Spurious Corrected Errors May be Reported\r\nBDM55 X X No Fix Performance Monitoring Event INSTR_RETIRED.ALL May Generate Redundant PEBS \r\nRecords For an Overflow\r\nBDM56 X X No Fix Concurrent Core And Graphics Operation at Turbo Ratios May Lead to System Hang\r\nBDM57 X X No Fix The System May Hang on First Package C6 or deeper C-State\r\nBDM58 X X No Fix SVM Doorbells Are Not Correctly Preserved Across Package C-States\r\nBDM59 X X No Fix Using The FIVR Spread Spectrum Control Mailbox May Not Produce The Requested Range\r\nBDM60 X X No Fix Intel® Processor Trace (Intel® PT) MODE.Exec, PIP, and CBR Packets Are Not Generated as Expected\r\nBDM61 X X No Fix Performance Monitor Instructions Retired Event May Not Count Consistently\r\nBDM62 X X No Fix General-Purpose Performance Counters May be Inaccurate with Any Thread\r\nBDM63 X Fixed Glitches on Internal Voltage Planes During Package C9/C10 Exit May Cause a System \r\nHang\r\nBDM64 X No Fix An Incorrect LBR or Intel® Processor Trace Packet May Be Recorded Following a Transactional Abort\r\nBDM65 X X No Fix Executing an RSM Instruction With Intel® Processor Trace Enabled Will Signal a #GP\r\nBDM66 X Fixed Intel® Processor Trace PIP May be Unexpectedly Generated\r\nBDM67 X Fixed A #VE May Not Invalidate Cached Translation Information\r\nBDM68 X Fixed Frequent Entries Into Package C8, C9, or C10 May Cause a Hang\r\nBDM69 X Fixed Some Performance Monitor Events May Overcount During TLB Misses\r\nBDM70 X X No Fix Intel® Processor Trace PSB+ Packets May Contain Unexpected Packets\r\nBDM71 X X No Fix Writing Non-Zero Value to IA32_RTIT_CR3_MATCH [63:48] Will Cause #GP\r\nBDM72 X Fixed Core C6 May Cause Interrupts to be Serviced Out of Order\r\nBDM73 X Fixed The Display May Not Resume Correctly After Package C8-C10 Exit\r\nErrata (Sheet 2 of 4)\r\nNumber\r\nSteppings\r\nStatus ERRATA\r\nE-0 F-0",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/6ddb5d43-949f-4903-8670-bee4bb8b4432.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4577b34af2d0ec260f5cc05d99fe3636dfac50ac4d1d77d5dd1a1cd488ae22d5",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 668
      },
      {
        "segments": [
          {
            "segment_id": "650b7687-399c-4821-b8b8-d536d1b1f192",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 11,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 11\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM74 X Fixed LPDDR3 Memory Training May Cause Platform Boot Failure\r\nBDM75 X No Fix Aggressive Ramp Down of Voltage May Result in Unpredictable Behavior\r\nBDM76 X No Fix Performance Monitor Event For Outstanding Offcore Requests And Snoop Requests May \r\nbe Incorrect\r\nBDM77 X No Fix DR6 Register May Contain an Incorrect Value When a MOV to SS or POP SS Instruction is \r\nFollowed by an XBEGIN Instruction\r\nBDM78 X No Fix N/A. Erratum has been Removed\r\nBDM79 X No Fix The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not Updated After a UC \r\nError is Logged\r\nBDM80 X X No Fix Processor May Incorrectly Enter Into Package-C States C8, C9, or C10\r\nBDM81 1 X X No Fix Certain LLC Frequency Changes May Result in Unpredictable System Behavior\r\nBDM82 X X No Fix Operand-Size Override Prefix Causes 64-bit Operand Form of MOVBE Instruction to Cause \r\na #UD\r\nBDM83 X X No Fix Processor Operation at Turbo Frequencies Above 3.2 GHz May Cause The Processor to \r\nHang\r\nBDM84 X X No Fix DDR-1600 With a Reference Clock of 100 MHz May Cause S3 Entry Failure\r\nBDM85 X X No Fix POPCNT Instruction May Take Longer to Execute Than Expected\r\nBDM86 X X No Fix System May Hang or Video May be Distorted After Graphics RC6 Exit\r\nBDM87 X X No Fix Certain eDP* Displays May Not Function as Expected\r\nBDM88 X X No Fix Instruction Fetch Power Saving Feature May Cause Unexpected Instruction Execution\r\nBDM89 X X No Fix C8 or Deeper Sleep State Exit May Result in an Incorrect HDCP Key\r\nBDM90 X X No Fix IA Core Ratio Change Coincident With Outstanding Read to the DE May Cause a System \r\nHang\r\nBDM91 2 X No Fix DDR1600 Clocking Marginality May Lead to Unpredictable System Behavior\r\nBDM92 3 X X No Fix Package C9/C10 Exit May Cause a System Hang\r\nBDM93 X X No Fix PL3 Power Limit Control Mechanism May Not Release Frequency Restrictions\r\nBDM94 X X No Fix Frequency Difference Between IA Core(s) and Ring Domains May Cause Unpredictable \r\nSystem Behavior\r\nBDM95 X X No Fix I/O Subsystem Clock Gating May Cause a System Hang\r\nBDM96 X X No Fix Intel® Trusted Execution Technology Uses Incorrect TPM 2.0 NV Space Index Handles\r\nBDM97 X X No Fix Transitions Through Package C7 or Deeper May Result in a System Hang\r\nBDM98 X X No Fix PAGE_WALKER_LOADS Performance Monitoring Event May Count Incorrectly\r\nBDM99 X X No Fix The System May Hang When Exiting From Deep Package C-States\r\nBDM100 X X No Fix Certain Local Memory Read/Load Retired PerfMon Events May Undercount\r\nBDM101 3 X X No Fix The System May Hang When Executing a Complex Sequence of Locked Instructions\r\nBDM102 X X No Fix Certain Settings of VM-Execution Controls May Result in Incorrect Linear-Address \r\nTranslations\r\nBDM103 X X No Fix An IRET Instruction That Results in a Task Switch Does Not Serialize The Processor\r\nBDM104 X X No Fix Attempting Concurrent Enabling of Intel® PT With LBR, BTS, or BTM Results in a #GP\r\nBDM105 2 X X No Fix Processor May Hang When Package C-states Are Enabled\r\nBDM106 X X No Fix Setting TraceEn While Clearing BranchEn in IA32_RTIT_CTL Causes a #GP\r\nBDM107 X X No Fix Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults\r\nBDM108 X X No Fix Processor Graphics IOMMU Unit May Report Spurious Faults\r\nBDM109 X X No Fix PECI Frequency Limited to 1 MHz\r\nBDM110 X X No Fix Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP\r\nBDM111 X X No Fix Graphics Configuration May Not be Correctly Restored After a Package C7 Exit\r\nErrata (Sheet 3 of 4)\r\nNumber\r\nSteppings\r\nStatus ERRATA\r\nE-0 F-0",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/650b7687-399c-4821-b8b8-d536d1b1f192.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ece0bc77db66815489ca7ffad51f0eee780367cf9efc93e701b678d8ad0fc31e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 661
      },
      {
        "segments": [
          {
            "segment_id": "650b7687-399c-4821-b8b8-d536d1b1f192",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 11,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 11\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM74 X Fixed LPDDR3 Memory Training May Cause Platform Boot Failure\r\nBDM75 X No Fix Aggressive Ramp Down of Voltage May Result in Unpredictable Behavior\r\nBDM76 X No Fix Performance Monitor Event For Outstanding Offcore Requests And Snoop Requests May \r\nbe Incorrect\r\nBDM77 X No Fix DR6 Register May Contain an Incorrect Value When a MOV to SS or POP SS Instruction is \r\nFollowed by an XBEGIN Instruction\r\nBDM78 X No Fix N/A. Erratum has been Removed\r\nBDM79 X No Fix The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not Updated After a UC \r\nError is Logged\r\nBDM80 X X No Fix Processor May Incorrectly Enter Into Package-C States C8, C9, or C10\r\nBDM81 1 X X No Fix Certain LLC Frequency Changes May Result in Unpredictable System Behavior\r\nBDM82 X X No Fix Operand-Size Override Prefix Causes 64-bit Operand Form of MOVBE Instruction to Cause \r\na #UD\r\nBDM83 X X No Fix Processor Operation at Turbo Frequencies Above 3.2 GHz May Cause The Processor to \r\nHang\r\nBDM84 X X No Fix DDR-1600 With a Reference Clock of 100 MHz May Cause S3 Entry Failure\r\nBDM85 X X No Fix POPCNT Instruction May Take Longer to Execute Than Expected\r\nBDM86 X X No Fix System May Hang or Video May be Distorted After Graphics RC6 Exit\r\nBDM87 X X No Fix Certain eDP* Displays May Not Function as Expected\r\nBDM88 X X No Fix Instruction Fetch Power Saving Feature May Cause Unexpected Instruction Execution\r\nBDM89 X X No Fix C8 or Deeper Sleep State Exit May Result in an Incorrect HDCP Key\r\nBDM90 X X No Fix IA Core Ratio Change Coincident With Outstanding Read to the DE May Cause a System \r\nHang\r\nBDM91 2 X No Fix DDR1600 Clocking Marginality May Lead to Unpredictable System Behavior\r\nBDM92 3 X X No Fix Package C9/C10 Exit May Cause a System Hang\r\nBDM93 X X No Fix PL3 Power Limit Control Mechanism May Not Release Frequency Restrictions\r\nBDM94 X X No Fix Frequency Difference Between IA Core(s) and Ring Domains May Cause Unpredictable \r\nSystem Behavior\r\nBDM95 X X No Fix I/O Subsystem Clock Gating May Cause a System Hang\r\nBDM96 X X No Fix Intel® Trusted Execution Technology Uses Incorrect TPM 2.0 NV Space Index Handles\r\nBDM97 X X No Fix Transitions Through Package C7 or Deeper May Result in a System Hang\r\nBDM98 X X No Fix PAGE_WALKER_LOADS Performance Monitoring Event May Count Incorrectly\r\nBDM99 X X No Fix The System May Hang When Exiting From Deep Package C-States\r\nBDM100 X X No Fix Certain Local Memory Read/Load Retired PerfMon Events May Undercount\r\nBDM101 3 X X No Fix The System May Hang When Executing a Complex Sequence of Locked Instructions\r\nBDM102 X X No Fix Certain Settings of VM-Execution Controls May Result in Incorrect Linear-Address \r\nTranslations\r\nBDM103 X X No Fix An IRET Instruction That Results in a Task Switch Does Not Serialize The Processor\r\nBDM104 X X No Fix Attempting Concurrent Enabling of Intel® PT With LBR, BTS, or BTM Results in a #GP\r\nBDM105 2 X X No Fix Processor May Hang When Package C-states Are Enabled\r\nBDM106 X X No Fix Setting TraceEn While Clearing BranchEn in IA32_RTIT_CTL Causes a #GP\r\nBDM107 X X No Fix Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults\r\nBDM108 X X No Fix Processor Graphics IOMMU Unit May Report Spurious Faults\r\nBDM109 X X No Fix PECI Frequency Limited to 1 MHz\r\nBDM110 X X No Fix Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP\r\nBDM111 X X No Fix Graphics Configuration May Not be Correctly Restored After a Package C7 Exit\r\nErrata (Sheet 3 of 4)\r\nNumber\r\nSteppings\r\nStatus ERRATA\r\nE-0 F-0",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/650b7687-399c-4821-b8b8-d536d1b1f192.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ece0bc77db66815489ca7ffad51f0eee780367cf9efc93e701b678d8ad0fc31e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 661
      },
      {
        "segments": [
          {
            "segment_id": "46d44e9f-8362-433b-86e1-85db6faf61cf",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 12,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n12 Document Number: 330836-029\r\nNotes:\r\n1. Affects 5th Generation Intel® Core™ processor family and Intel® Core™ M processor family.\r\n2. Affects Intel® Core™ M processor family. \r\n3. Affects 5th Generation Intel® Core™ processor family, Mobile Intel® Pentium® processor family, and Mobile Intel®\r\nCeleron® processor family. \r\nBDM112 X X No Fix MTF VM Exit on XBEGIN Instruction May Save State Incorrectly\r\nBDM113 X X No Fix Back-to-Back Page Walks Due to Instruction Fetches May Cause a System Hang\r\nBDM114 X X No Fix PEBS Record May Be Generated After Being Disabled\r\nBDM115 X X No Fix Some OFFCORE_RESPONSE Performance Monitoring Events Related to RFO Request \r\nTypes May Count Incorrectly\r\nBDM116 X X No Fix MOVNTDQA From WC Memory May Pass Earlier Locked Instructions\r\nBDM117 X X No Fix Data Breakpoint Coincident With a Machine Check Exception May be Lost\r\nBDM118 X X No Fix Internal Parity Errors May Incorrectly Report Overflow in the IA32_MC0_STATUS MSR\r\nBDM119 X X No Fix An Intel® Hyper-Threading Technology Enabled Processor May Exhibit Internal Parity \r\nErrors or Unpredictable System Behavior\r\nBDM120 X X No Fix Performance Monitoring Counters May Undercount When Using CPL Filtering\r\nBDM121 X X No Fix PEBS EventingIP Field May Be Incorrect Under Certain Conditions\r\nBDM122 X X No Fix RF May be Incorrectly Set in The EFLAGS That is Saved on a Fault in PEBS or BTS\r\nBDM123 X X No Fix Some Memory Performance Monitoring Events May Produce Incorrect Results When \r\nFiltering on Either OS or USR Modes\r\nBDM124 X X No Fix Some DRAM And L3 Cache Performance Monitoring Events May Undercount\r\nBDM125 X X No Fix An x87 Store Instruction Which Pends #PE While EPT is Enabled May Lead to an \r\nUnexpected Machine Check and/or Incorrect x87 State Information\r\nBDM126 X X No Fix General-Purpose Performance Monitoring Counters 4-7 Do Not Count With USR Mode \r\nOnly Filtering\r\nBDM127 X X No Fix Writing MSR_LASTBRANCH_x_FROM_IP May #GP When Intel® TSX is Not Supported\r\nBDM128 X X No Fix APIC Timer Interrupt May Not be Generated at The Correct Time In TSC-Deadline Mode\r\nBDM129 X X No Fix N/A. Erratum has been Removed\r\nSpecification Changes\r\nNumber SPECIFICATION CHANGES\r\nNone for this revision of this specification update.\r\nSpecification Clarifications\r\nNumber SPECIFICATION CLARIFICATIONS\r\nNone for this revision of this specification update.\r\nDocumentation Changes\r\nNumber DOCUMENTATION CHANGES\r\nNone for this revision of this specification update.\r\nErrata (Sheet 4 of 4)\r\nNumber\r\nSteppings\r\nStatus ERRATA\r\nE-0 F-0",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/46d44e9f-8362-433b-86e1-85db6faf61cf.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=94d86123147143ad7015ad4b28cad97b1cb1e8909aa8eeb3bcac08f3ec0d023c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 436
      },
      {
        "segments": [
          {
            "segment_id": "7e1e109e-09a1-4fdd-8d96-0ddaf976ec7b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 13,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 13\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nIdentification Information\r\nComponent Identification Using Programming Interface\r\nThe processor stepping can be identified by the following register contents.\r\nNotes:\r\n1. The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits[11:8], to indicate whether \r\nthe processor belongs to the Intel386™, Intel486™, Pentium®, Pentium 4, or Intel® Core™ processor family.\r\n2. The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model \r\nof the processor within the processor’s family.\r\n3. The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits [11:8] of the EAX register after the CPUID \r\ninstruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through \r\nBoundary Scan.\r\n4. The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID \r\ninstruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary\r\nScan.\r\n5. The Stepping ID in Bits [3:0] indicates the revision number of that model. See the processor Identification table for the \r\nprocessor stepping ID number in the CPUID information.\r\nWhen EAX is initialized to a value of ‘1’, the CPUID instruction returns the Extended Family, Extended \r\nModel, Processor Type, Family Code, Model Number, and Stepping ID value in the EAX register. \r\nNote that the EDX processor signature value after reset is equivalent to the processor signature \r\noutput value in the EAX register.\r\nCache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the \r\nCPUID instruction is executed with a 2 in the EAX register.\r\nThe processor can be identified by the following register contents.\r\nTable 1. Component Identification\r\nReserved Extended\r\nFamily\r\nExtended\r\nModel Reserved ProcessorType\r\nFamily\r\nCode\r\nModel\r\nNumber\r\nStepping\r\nID\r\n31:28 27:20 19:16 15:14 13:12 11:8 7:4 3:0\r\n00000000b 0011b 00b 0110b 1101b xxxxb\r\nTable 2. Processor Identification by Register Contents\r\nProcessor Line Stepping Vendor \r\nID\r\nHost \r\nDevice ID\r\nProcessor \r\nGraphics \r\nDevice ID\r\nRevision \r\nID\r\nCompatibility \r\nRevision ID\r\n5th Generation Intel®\r\nCore™ Processor E-0 8086h 1604h\r\nGT1 = \r\n1606h\r\nGT2 = \r\n1616h\r\n8 8\r\n5th Generation Intel®\r\nCore™ Processor F-0 8086h 1604h\r\nGT1 = \r\n1606h\r\nGT2 = \r\n1616h\r\n9 9\r\nIntel® Core™ M \r\nProcessor E-0 8086h 1604h GT2 = \r\n161Eh 8 8\r\nIntel® Core™ M \r\nProcessor F-0 8086h 1604h GT2 = \r\n161Eh 9 9",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/7e1e109e-09a1-4fdd-8d96-0ddaf976ec7b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0c66ca327937a5c3d93618da2fbbd3df0fa93e76fc425c9db843cae2c36695fa",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 444
      },
      {
        "segments": [
          {
            "segment_id": "bc4cc730-5e93-471a-b5df-4c4b4901460e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 14,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n14 Document Number: 330836-029\r\nComponent Marking Information\r\nThe processor stepping can be identified by the following component markings.\r\nPin Count: 1168Package Size: 40 mm x 24 mm\r\nProduction (SSPEC):Max. Characters/Line:\r\nGRP2LINE1:{eX}2\r\nGRP1LINE1:i{M}{C}YYFPOxxxxxSSPEC22\r\nGRP1LINE1:xxxxxxxxxxxxxx15\r\nFigure 1. 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium®\r\nProcessor Family, and Mobile Intel® Celeron® Processor Family Multi-Chip \r\nPackage BGA Top-Side Markings\r\nTable 3. 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium®\r\nProcessor Family, and Mobile Intel® Celeron® Processor Family (Sheet 1 of 2)\r\nS-Spec. \r\nNumber\r\nProcessor \r\nNumber Stepping\r\nCache \r\nSize \r\n(MB)\r\nFunctional \r\nCore\r\nIntegrated \r\nGraphics \r\nCores\r\nMax. Turbo \r\nFrequency \r\nRate (GHz)\r\nMemory \r\n(MHz)\r\nCore \r\nFrequency \r\n(GHz)\r\nThermal \r\nDesign \r\nPower \r\n(W)\r\nR26E I7-5557U F-0 4 2 3 3.4 1866 3.1 28\r\nR26H I5-5287U F-0 3 2 3 3.3 1866 2.9 28\r\nR26K I5-5257U F-0 3 2 3 3.1 1866 2.7 28\r\nR26M I3-5157U F-0 3 2 3 2.5 1866 2.5 28\r\nR27G I3-5005U F-0 3 2 2 2.0 1600 2 15\r\nR23V I7-5600U F-0 4 2 2 3.2 1600 2.6 15\r\nR23W I7-5500U F-0 4 2 2 3.0 1600 2.4 15\r\nR23Y I5-5200U F-0 3 2 2 2.7 1600 2.2 15 GRP1LINE1SN G2L1 LOT#",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/bc4cc730-5e93-471a-b5df-4c4b4901460e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=09138fc1b635fb4503d9f7270cdbb2b4835fd499808191a4f77daa45f1761274",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2546f227-663a-4494-8aae-8f0849f0d180",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 15,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 15\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nPin Count: 1234Package Size: 30 mm x 16.5 mm\r\nProduction (SSPEC)Max. Characters/ Line:\r\nG1L1: Intel logo15\r\nG2L1: {FPO} 15\r\nG3L1: SSPEC 15\r\nG4L1: {e1} 15\r\nR23Z I3-5010U F-0 3 2 2 2.1 1600 2.1 15\r\nR244 I3-5005U F-0 3 2 2 2.0 1600 2 15\r\nR245 I3-5015U F-0 3 2 2 2.1 1600 2.1 15\r\nR240 I3-5020U F-0 3 2 2 2.2 1600 2.2 15\r\nR24B Celeron \r\n3825U F-0 2 2 1 1.9 1600 1.9 15\r\nR242\r\nCeleron\r\n3765U\r\nF-0 2 2 1 1.9 1600 1.9 15\r\nR243\r\nCeleron\r\n3215U\r\nF-0 2 2 1 1.7 1600 1.7 15\r\nFigure 2. Intel® Core™ M Processor Family Multi-Chip Package BGA Top-Side Markings\r\nTable 3. 5th Generation Intel® Core™ Processor Family, Mobile Intel® Pentium®\r\nProcessor Family, and Mobile Intel® Celeron® Processor Family (Sheet 2 of 2)\r\nS-Spec. \r\nNumber\r\nProcessor \r\nNumber Stepping\r\nCache \r\nSize \r\n(MB)\r\nFunctional \r\nCore\r\nIntegrated \r\nGraphics \r\nCores\r\nMax. Turbo \r\nFrequency \r\nRate (GHz)\r\nMemory \r\n(MHz)\r\nCore \r\nFrequency \r\n(GHz)\r\nThermal \r\nDesign \r\nPower \r\n(W)\r\nG3L1 SN G4L1\r\nG1L1 G2L1",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/2546f227-663a-4494-8aae-8f0849f0d180.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f2d9a3a34295bfe58287ec3edd6a4e852342dbc0ec330fac834e437b9b803b8d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 427
      },
      {
        "segments": [
          {
            "segment_id": "7bcd893f-9662-4d0c-b683-7d547a38d79b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 16,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n16 Document Number: 330836-029\r\nNote:\r\n1. Intel® Transactional Synchronization Extensions (Intel® TSX) is supported on this E-0 stepping SKU. \r\n§ §\r\nTable 4. Intel® Core™ M Processor Family Processor Identification\r\nS-Spec \r\nNumber\r\nProcessor \r\nNumber Stepping\r\nCache \r\nSize \r\n(MB)\r\nFunctional \r\nCore\r\nIntegrated \r\nGraphics \r\nCores\r\nMax Turbo \r\nFrequency \r\nRate (GHz)\r\nMemory \r\n(MHz)\r\nCore \r\nFrequency \r\n(GHz)\r\nThermal \r\nDesign \r\nPower \r\n(W)\r\nR216 5Y70 E-0 4 2 2 2.6 1600 1.1 4.5\r\nR217 5Y10 E-0 4 2 2 2.0 1600 0.8 4.5\r\nR218 5Y10A E-0 4 2 2 2.0 1600 0.8 4.5\r\nR23Q 5Y71 F-0 4 2 2 2.9 1600 1.2 4.5\r\nR23L 5Y51 F-0 4 2 2 2.6 1600 1.1 4.5\r\nR23G 5Y31 F-0 4 2 2 2.4 1600 0.9 4.5\r\nR23C 5Y10C F-0 4 2 2 2.0 1600 0.8 4.5",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/7bcd893f-9662-4d0c-b683-7d547a38d79b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=27ace75b34addd7b115c98bfd31b795f4a82678dfb4cf689786fa45750fc8f9c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 161
      },
      {
        "segments": [
          {
            "segment_id": "367c5045-5f4e-4bc6-ae36-e872eb33cced",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 17,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 17\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nErrata\r\nBDM1. LBR, BTS, BTM May Report a Wrong Address when an Exception/\r\nInterrupt Occurs in 64-bit Mode\r\nProblem: An exception/interrupt event should be transparent to the LBR (Last Branch Record),\r\nBTS (Branch Trace Store) and BTM (Branch Trace Message) mechanisms. However,\r\nduring a specific boundary condition where the exception/interrupt occurs right after\r\nthe execution of an instruction at the lower canonical boundary (0x00007FFFFFFFFFFF)\r\nin 64-bit mode, the LBR return registers will save a wrong return address with bits 63\r\nto 48 incorrectly sign extended to all 1’s. Subsequent BTS and BTM operations which\r\nreport the LBR will also be incorrect.\r\nImplication: LBR, BTS and BTM may report incorrect information in the event of an exception/\r\ninterrupt.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM2. EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits \r\nafter a Translation Change\r\nProblem: This erratum is regarding the case where paging structures are modified to change a\r\nlinear address from writable to non-writable without software performing an\r\nappropriate TLB invalidation. When a subsequent access to that address by a specific\r\ninstruction (ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR,\r\nSAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD) causes a page fault or an EPT\u0002induced VM exit, the value saved for EFLAGS may incorrectly contain the arithmetic flag\r\nvalues that the EFLAGS register would have held had the instruction completed without\r\nfault or VM exit. For page faults, this can occur even if the fault causes a VM exit or if\r\nits delivery causes a nested fault.\r\nImplication: None identified. Although the EFLAGS value saved by an affected event (a page fault or\r\nan EPT-induced VM exit) may contain incorrect arithmetic flag values, Intel has not\r\nidentified software that is affected by this erratum. This erratum will have no further\r\neffects once the original instruction is restarted because the instruction will produce the\r\nsame results as if it had initially completed without fault or VM exit.\r\nWorkaround: If the handler of the affected events inspects the arithmetic portion of the saved\r\nEFLAGS value, then system software should perform a synchronized paging structure\r\nmodification and TLB invalidation.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM3. MCi_Status Overflow Bit May Be Incorrectly Set on a Single Instance \r\nof a DTLB Error\r\nProblem: A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the\r\nOverflow (bit [62]) in the MCi_Status register. A DTLB error is indicated by MCA error\r\ncode (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in the MCi_Status\r\nregister.\r\nImplication: Due to this erratum, the Overflow bit in the MCi_Status register may not be an\r\naccurate indication of multiple occurrences of DTLB errors. There is no other impact to\r\nnormal processor functionality.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/367c5045-5f4e-4bc6-ae36-e872eb33cced.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e24b0a8ba7359ca3551c1cac25625866a1f9faa6d949114e76d1c23bc2c1c126",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 518
      },
      {
        "segments": [
          {
            "segment_id": "367c5045-5f4e-4bc6-ae36-e872eb33cced",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 17,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 17\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nErrata\r\nBDM1. LBR, BTS, BTM May Report a Wrong Address when an Exception/\r\nInterrupt Occurs in 64-bit Mode\r\nProblem: An exception/interrupt event should be transparent to the LBR (Last Branch Record),\r\nBTS (Branch Trace Store) and BTM (Branch Trace Message) mechanisms. However,\r\nduring a specific boundary condition where the exception/interrupt occurs right after\r\nthe execution of an instruction at the lower canonical boundary (0x00007FFFFFFFFFFF)\r\nin 64-bit mode, the LBR return registers will save a wrong return address with bits 63\r\nto 48 incorrectly sign extended to all 1’s. Subsequent BTS and BTM operations which\r\nreport the LBR will also be incorrect.\r\nImplication: LBR, BTS and BTM may report incorrect information in the event of an exception/\r\ninterrupt.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM2. EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits \r\nafter a Translation Change\r\nProblem: This erratum is regarding the case where paging structures are modified to change a\r\nlinear address from writable to non-writable without software performing an\r\nappropriate TLB invalidation. When a subsequent access to that address by a specific\r\ninstruction (ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR,\r\nSAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD) causes a page fault or an EPT\u0002induced VM exit, the value saved for EFLAGS may incorrectly contain the arithmetic flag\r\nvalues that the EFLAGS register would have held had the instruction completed without\r\nfault or VM exit. For page faults, this can occur even if the fault causes a VM exit or if\r\nits delivery causes a nested fault.\r\nImplication: None identified. Although the EFLAGS value saved by an affected event (a page fault or\r\nan EPT-induced VM exit) may contain incorrect arithmetic flag values, Intel has not\r\nidentified software that is affected by this erratum. This erratum will have no further\r\neffects once the original instruction is restarted because the instruction will produce the\r\nsame results as if it had initially completed without fault or VM exit.\r\nWorkaround: If the handler of the affected events inspects the arithmetic portion of the saved\r\nEFLAGS value, then system software should perform a synchronized paging structure\r\nmodification and TLB invalidation.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM3. MCi_Status Overflow Bit May Be Incorrectly Set on a Single Instance \r\nof a DTLB Error\r\nProblem: A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the\r\nOverflow (bit [62]) in the MCi_Status register. A DTLB error is indicated by MCA error\r\ncode (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in the MCi_Status\r\nregister.\r\nImplication: Due to this erratum, the Overflow bit in the MCi_Status register may not be an\r\naccurate indication of multiple occurrences of DTLB errors. There is no other impact to\r\nnormal processor functionality.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/367c5045-5f4e-4bc6-ae36-e872eb33cced.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e24b0a8ba7359ca3551c1cac25625866a1f9faa6d949114e76d1c23bc2c1c126",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 518
      },
      {
        "segments": [
          {
            "segment_id": "1f85f73f-0d14-4b3c-b7b5-937780c01dd2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 18,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n18 Document Number: 330836-029\r\nBDM4. LER MSRs May Be Unreliable\r\nProblem: Due to certain internal processor events, updates to the LER (Last Exception Record)\r\nMSRs, MSR_LER_FROM_LIP (1DDH) and MSR_LER_TO_LIP (1DEH), may happen when\r\nno update was expected.\r\nImplication: The values of the LER MSRs may be unreliable.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM5. MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in \r\nHang\r\nProblem: If the target linear address range for a MONITOR or CLFLUSH is mapped to the local\r\nxAPIC's address space, the processor will hang.\r\nImplication: When this erratum occurs, the processor will hang. The local xAPIC's address space\r\nmust be uncached. The MONITOR instruction only functions correctly if the specified\r\nlinear address range is of the type write-back. CLFLUSH flushes data from the cache.\r\nIntel has not observed this erratum with any commercially available software.\r\nWorkaround: Do not execute MONITOR or CLFLUSH instructions on the local xAPIC address space. \r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM6. An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May also \r\nResult in a System Hang\r\nProblem: Uncorrectable errors logged in IA32_CR_MC2_STATUS MSR (409H) may also result in a\r\nsystem hang causing an Internal Timer Error (MCACOD = 0x0400h) to be logged in\r\nanother machine check bank (IA32_MCi_STATUS). \r\nImplication: Uncorrectable errors logged in IA32_CR_MC2_STATUS can further cause a system hang\r\nand an Internal Timer Error to be logged.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM7. #GP on Segment Selector Descriptor that Straddles Canonical \r\nBoundary May Not Provide Correct Exception Error Code\r\nProblem: During a #GP (General Protection Exception), the processor pushes an error code on to\r\nthe exception handler’s stack. If the segment selector descriptor straddles the\r\ncanonical boundary, the error code pushed onto the stack may be incorrect.\r\nImplication: An incorrect error code may be pushed onto the stack. Intel has not observed this\r\nerratum with any commercially available software.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/1f85f73f-0d14-4b3c-b7b5-937780c01dd2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d52d281a20107169fcbbd162558a9d3f4814638b192384d4e1cfc2be4c704a25",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 379
      },
      {
        "segments": [
          {
            "segment_id": "2d89b0a4-f9f8-454e-9634-fdf2660b560f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 19,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 19\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM8. FREEZE_WHILE_SMM Does Not Prevent Event From Pending \r\nPEBS During SMM\r\nProblem: In general, a PEBS record should be generated on the first count of the event after the\r\ncounter has overflowed. However, IA32_DEBUGCTL_MSR.FREEZE_WHILE_SMM\r\n(MSR 1D9H, bit [14]) prevents performance counters from counting during SMM\r\n(System Management Mode). Due to this erratum, if \r\n1.A performance counter overflowed before an SMI\r\n2.A PEBS record has not yet been generated because another count of the event has not \r\noccurred\r\n3.The monitored event occurs during SMM then a PEBS record will be saved after the \r\nnext RSM instruction. \r\nWhen FREEZE_WHILE_SMM is set, a PEBS should not be generated until the event \r\noccurs outside of SMM.\r\nImplication: A PEBS record may be saved after an RSM instruction due to the associated\r\nperformance counter detecting the monitored event during SMM; even when\r\nFREEZE_WHILE_SMM is set. \r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM9. APIC Error “Received Illegal Vector” May be Lost\r\nProblem: APIC (Advanced Programmable Interrupt Controller) may not update the ESR (Error\r\nStatus Register) flag Received Illegal Vector bit [6] properly when an illegal vector error\r\nis received on the same internal clock that the ESR is being written (as part of the\r\nwrite-read ESR access flow). The corresponding error interrupt will also not be\r\ngenerated for this case.\r\nImplication: Due to this erratum, an incoming illegal vector error may not be logged into ESR\r\nproperly and may not generate an error interrupt.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM10. Changing the Memory Type for an In-Use Page Translation May Lead \r\nto Memory-Ordering Violations\r\nProblem: Under complex microarchitectural conditions, if software changes the memory type for\r\ndata being actively used and shared by multiple threads without the use of semaphores\r\nor barriers, software may see load operations execute out of order. \r\nImplication: Memory ordering may be violated. Intel has not observed this erratum with any\r\ncommercially available software. \r\nWorkaround: Software should ensure pages are not being actively used before requesting their\r\nmemory type be changed.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/2d89b0a4-f9f8-454e-9634-fdf2660b560f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f4044c6b11c60198db540a66c2c532f8d88c90de8d068cf71a080e4842a1b244",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 395
      },
      {
        "segments": [
          {
            "segment_id": "61cad5dd-ea0b-44fd-8c36-7c9db424c1e7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 20,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n20 Document Number: 330836-029\r\nBDM11. Performance Monitor Precise Instruction Retired Event May Present \r\nWrong Indications\r\nProblem: When the PDIR (Precise Distribution for Instructions Retired) mechanism is activated\r\n(INST_RETIRED.ALL (event C0H, umask value 00H) on Counter 1 programmed in PEBS\r\nmode), the processor may return wrong PEBS/PMI interrupts and/or incorrect counter\r\nvalues if the counter is reset with a SAV below 100 (Sample-After-Value is the counter\r\nreset value software programs in MSR IA32_PMC1[47:0] in order to control interrupt\r\nfrequency).\r\nImplication: Due to this erratum, when using low SAV values, the program may get incorrect PEBS\r\nor PMI interrupts and/or an invalid counter state. \r\nWorkaround: The sampling driver should avoid using SAV<100.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM12. CR0.CD Is Ignored in VMX Operation\r\nProblem: If CR0.CD=1, the MTRRs and PAT should be ignored and the UC memory type should be\r\nused for all memory accesses. Due to this erratum, a logical processor in VMX\r\noperation will operate as if CR0.CD=0 even if that bit is set to 1.\r\nImplication: Algorithms that rely on cache disabling may not function properly in VMX operation.\r\nWorkaround: Algorithms that rely on cache disabling should not be executed in VMX root operation.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM13. N/A. Erratum has been Removed\r\nBDM14. Execution of VAESIMC or VAESKEYGENASSIST With An Illegal Value \r\nfor VEX.vvvv May Produce a #NM Exception\r\nProblem: The VAESIMC and VAESKEYGENASSIST instructions should produce a #UD (Invalid\u0002Opcode) exception if the value of the vvvv field in the VEX prefix is not 1111b. Due to\r\nthis erratum, if CR0.TS is “1”, the processor may instead produce a #NM (Device-Not\u0002Available) exception.\r\nImplication: Due to this erratum, some undefined instruction encodings may produce a #NM instead\r\nof a #UD exception.\r\nWorkaround: Software should always set the vvvv field of the VEX prefix to 1111b for instances of\r\nthe VAESIMC and VAESKEYGENASSIST instructions.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM15. Processor May Fail to Acknowledge a TLP Request\r\nProblem: When a PCIe root port’s receiver is in Receiver L0s power state and the port initiates a\r\nRecovery event, it will issue Training Sets to the link partner. The link partner will\r\nrespond by initiating an L0s exit sequence. Prior to transmitting its own Training Sets,\r\nthe link partner may transmit a TLP (Transaction Layer Packet) request. Due to this\r\nerratum, the root port may not acknowledge the TLP request.\r\nImplication: After completing the Recovery event, the PCIe link partner will replay the TLP request.\r\nThe link partner may set a Correctable Error status bit, which has no functional effect.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/61cad5dd-ea0b-44fd-8c36-7c9db424c1e7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=559546ee45e0c5244a2d4d589f5f5dae89c00879a0e7dfdf2258feca7b8419d9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 488
      },
      {
        "segments": [
          {
            "segment_id": "f9136861-76f8-49bf-8bbb-f0bcb4fb99c1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 21,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 21\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM16. Interrupt From Local APIC Timer May Not Be Detectable While Being \r\nDelivered\r\nProblem: If the local-APIC timer’s CCR (current-count register) is 0, software should be able to\r\ndetermine whether a previously generated timer interrupt is being delivered by first\r\nreading the delivery-status bit in the LVT timer register and then reading the bit in the\r\nIRR (interrupt-request register) corresponding to the vector in the LVT timer register. If\r\nboth values are read as 0, no timer interrupt should be in the process of being\r\ndelivered. Due to this erratum, a timer interrupt may be delivered even if the CCR is 0\r\nand the LVT and IRR bits are read as 0. This can occur only if the DCR (Divide\r\nConfiguration Register) is greater than or equal to 4. The erratum does not occur if\r\nsoftware writes zero to the Initial Count Register before reading the LVT and IRR bits.\r\nImplication: Software that relies on reads of the LVT and IRR bits to determine whether a timer\r\ninterrupt is being delivered may not operate properly.\r\nWorkaround: Software that uses the local-APIC timer must be prepared to handle the timer\r\ninterrupts, even those that would not be expected based on reading CCR and the LVT\r\nand IRR bits; alternatively, software can avoid the problem by writing zero to the Initial\r\nCount Register before reading the LVT and IRR bits.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM17. PCIe* Root-port Initiated Compliance State Transmitter Equalization \r\nSettings May be Incorrect\r\nProblem: If the processor is directed to enter PCIe Polling.Compliance at 5.0 GT/s or 8.0 GT/s\r\ntransfer rates, it should use the Link Control 2 Compliance Preset/De-emphasis field\r\n(bits [15:12]) to determine the correct de-emphasis level. Due to this erratum, when\r\nthe processor is directed to enter Polling.Compliance from 2.5 GT/s transfer rate, it\r\nretains 2.5 GT/s de-emphasis values.\r\nImplication: The processor may operate in Polling.Compliance mode with an incorrect transmitter\r\nde-emphasis level. \r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM18. PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s\r\nProblem: Due to this erratum, if a link partner transitions to RxL0s state within 20 ns of entering\r\nL0 state, the PCIe controller may incorrectly log an error in “Correctable Error\r\nStatus.Receiver Error Status” field (Bus 0, Device 2, Function 0, 1, 2 and Device 6,\r\nFunction 0, offset 1D0H, bit 0).\r\nImplication: Correctable receiver errors may be incorrectly logged. Intel has not observed any\r\nfunctional impact due to this erratum with any commercially available add-in cards.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM19. Unused PCIe* Lanes May Report Correctable Errors\r\nProblem: Due to this erratum, during PCIe* link down configuration, unused lanes may report a\r\nCorrectable Error Detected in Bus 0, Device 1, Function 0-2, and Device 6, Function 0,\r\nOffset 158H, Bit 0.\r\nImplication: Correctable Errors may be reported by a PCIe controller for unused lanes.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/f9136861-76f8-49bf-8bbb-f0bcb4fb99c1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=978e28ce684b018b3cf4be2f12d117d6b0a06176294377e301890a4cf2ef8b5b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 547
      },
      {
        "segments": [
          {
            "segment_id": "f9136861-76f8-49bf-8bbb-f0bcb4fb99c1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 21,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 21\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM16. Interrupt From Local APIC Timer May Not Be Detectable While Being \r\nDelivered\r\nProblem: If the local-APIC timer’s CCR (current-count register) is 0, software should be able to\r\ndetermine whether a previously generated timer interrupt is being delivered by first\r\nreading the delivery-status bit in the LVT timer register and then reading the bit in the\r\nIRR (interrupt-request register) corresponding to the vector in the LVT timer register. If\r\nboth values are read as 0, no timer interrupt should be in the process of being\r\ndelivered. Due to this erratum, a timer interrupt may be delivered even if the CCR is 0\r\nand the LVT and IRR bits are read as 0. This can occur only if the DCR (Divide\r\nConfiguration Register) is greater than or equal to 4. The erratum does not occur if\r\nsoftware writes zero to the Initial Count Register before reading the LVT and IRR bits.\r\nImplication: Software that relies on reads of the LVT and IRR bits to determine whether a timer\r\ninterrupt is being delivered may not operate properly.\r\nWorkaround: Software that uses the local-APIC timer must be prepared to handle the timer\r\ninterrupts, even those that would not be expected based on reading CCR and the LVT\r\nand IRR bits; alternatively, software can avoid the problem by writing zero to the Initial\r\nCount Register before reading the LVT and IRR bits.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM17. PCIe* Root-port Initiated Compliance State Transmitter Equalization \r\nSettings May be Incorrect\r\nProblem: If the processor is directed to enter PCIe Polling.Compliance at 5.0 GT/s or 8.0 GT/s\r\ntransfer rates, it should use the Link Control 2 Compliance Preset/De-emphasis field\r\n(bits [15:12]) to determine the correct de-emphasis level. Due to this erratum, when\r\nthe processor is directed to enter Polling.Compliance from 2.5 GT/s transfer rate, it\r\nretains 2.5 GT/s de-emphasis values.\r\nImplication: The processor may operate in Polling.Compliance mode with an incorrect transmitter\r\nde-emphasis level. \r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM18. PCIe* Controller May Incorrectly Log Errors on Transition to RxL0s\r\nProblem: Due to this erratum, if a link partner transitions to RxL0s state within 20 ns of entering\r\nL0 state, the PCIe controller may incorrectly log an error in “Correctable Error\r\nStatus.Receiver Error Status” field (Bus 0, Device 2, Function 0, 1, 2 and Device 6,\r\nFunction 0, offset 1D0H, bit 0).\r\nImplication: Correctable receiver errors may be incorrectly logged. Intel has not observed any\r\nfunctional impact due to this erratum with any commercially available add-in cards.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM19. Unused PCIe* Lanes May Report Correctable Errors\r\nProblem: Due to this erratum, during PCIe* link down configuration, unused lanes may report a\r\nCorrectable Error Detected in Bus 0, Device 1, Function 0-2, and Device 6, Function 0,\r\nOffset 158H, Bit 0.\r\nImplication: Correctable Errors may be reported by a PCIe controller for unused lanes.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/f9136861-76f8-49bf-8bbb-f0bcb4fb99c1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=978e28ce684b018b3cf4be2f12d117d6b0a06176294377e301890a4cf2ef8b5b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 547
      },
      {
        "segments": [
          {
            "segment_id": "6393ea9e-00ff-4b3e-99c9-58af32d45573",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 22,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n22 Document Number: 330836-029\r\nBDM20. PCIe Root Port May Not Initiate Link Speed Change \r\nProblem: The PCIe Base specification requires the upstream component to maintain the PCIe link\r\nat the target link speed or the highest speed supported by both components on the\r\nlink, whichever is lower. PCIe root port will not initiate the link speed change without\r\nbeing triggered by the software when the root port maximum link speed is configured\r\nto be 5.0 GT/s. System BIOS will trigger the link speed change under normal boot\r\nscenarios. However, BIOS is not involved in some scenarios such as link disable/re\u0002enable or secondary bus reset and therefore the speed change may not occur unless\r\ninitiated by the downstream component. This erratum does not affect the ability of the\r\ndownstream component to initiate a link speed change. All known 5.0Gb/s-capable\r\nPCIe downstream components have been observed to initiate the link speed change\r\nwithout relying on the root port to do so.\r\nImplication: Due to this erratum, the PCIe root port may not initiate a link speed change during\r\nsome hardware scenarios causing the PCIe link to operate at a lower than expected\r\nspeed. Intel has not observed this erratum with any commercially available platform.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM21. Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than \r\nExpected\r\nProblem: x87 instructions that trigger #MF normally service interrupts before the #MF. Due to\r\nthis erratum, if an instruction that triggers #MF is executed while Enhanced Intel\r\nSpeedStep® Technology transitions, Intel® Turbo Boost Technology transitions, or\r\nThermal Monitor events occur, the pending #MF may be signaled before pending\r\ninterrupts are serviced.\r\nImplication: Software may observe #MF being signaled before pending interrupts are serviced.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM22. DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP \r\nSS is Followed by a Store or an MMX Instruction\r\nProblem: Normally, data breakpoints matches that occur on a MOV SS, r/m or POP SS will not\r\ncause a debug exception immediately after MOV/POP SS but will be delayed until the\r\ninstruction boundary following the next instruction is reached. After the debug\r\nexception occurs, DR6.B0-B3 bits will contain information about data breakpoints\r\nmatched during the MOV/POP SS as well as breakpoints detected by the following\r\ninstruction. Due to this erratum, DR6.B0-B3 bits may not contain information about\r\ndata breakpoints matched during the MOV/POP SS when the following instruction is\r\neither an MMX instruction that uses a memory addressing mode with an index or a\r\nstore instruction.\r\nImplication: When this erratum occurs, DR6 may not contain information about all breakpoints\r\nmatched. This erratum will not be observed under the recommended usage of the MOV\r\nSS,r/m or POP SS instructions (i.e., following them only with an instruction that writes\r\n(E/R)SP). \r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/6393ea9e-00ff-4b3e-99c9-58af32d45573.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b4f100a429c3e566c64ff9962e9c2cb615e2c193c1aa274c7959d01e1a587b96",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 522
      },
      {
        "segments": [
          {
            "segment_id": "6393ea9e-00ff-4b3e-99c9-58af32d45573",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 22,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n22 Document Number: 330836-029\r\nBDM20. PCIe Root Port May Not Initiate Link Speed Change \r\nProblem: The PCIe Base specification requires the upstream component to maintain the PCIe link\r\nat the target link speed or the highest speed supported by both components on the\r\nlink, whichever is lower. PCIe root port will not initiate the link speed change without\r\nbeing triggered by the software when the root port maximum link speed is configured\r\nto be 5.0 GT/s. System BIOS will trigger the link speed change under normal boot\r\nscenarios. However, BIOS is not involved in some scenarios such as link disable/re\u0002enable or secondary bus reset and therefore the speed change may not occur unless\r\ninitiated by the downstream component. This erratum does not affect the ability of the\r\ndownstream component to initiate a link speed change. All known 5.0Gb/s-capable\r\nPCIe downstream components have been observed to initiate the link speed change\r\nwithout relying on the root port to do so.\r\nImplication: Due to this erratum, the PCIe root port may not initiate a link speed change during\r\nsome hardware scenarios causing the PCIe link to operate at a lower than expected\r\nspeed. Intel has not observed this erratum with any commercially available platform.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM21. Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than \r\nExpected\r\nProblem: x87 instructions that trigger #MF normally service interrupts before the #MF. Due to\r\nthis erratum, if an instruction that triggers #MF is executed while Enhanced Intel\r\nSpeedStep® Technology transitions, Intel® Turbo Boost Technology transitions, or\r\nThermal Monitor events occur, the pending #MF may be signaled before pending\r\ninterrupts are serviced.\r\nImplication: Software may observe #MF being signaled before pending interrupts are serviced.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM22. DR6.B0-B3 May Not Report All Breakpoints Matched When a MOV/POP \r\nSS is Followed by a Store or an MMX Instruction\r\nProblem: Normally, data breakpoints matches that occur on a MOV SS, r/m or POP SS will not\r\ncause a debug exception immediately after MOV/POP SS but will be delayed until the\r\ninstruction boundary following the next instruction is reached. After the debug\r\nexception occurs, DR6.B0-B3 bits will contain information about data breakpoints\r\nmatched during the MOV/POP SS as well as breakpoints detected by the following\r\ninstruction. Due to this erratum, DR6.B0-B3 bits may not contain information about\r\ndata breakpoints matched during the MOV/POP SS when the following instruction is\r\neither an MMX instruction that uses a memory addressing mode with an index or a\r\nstore instruction.\r\nImplication: When this erratum occurs, DR6 may not contain information about all breakpoints\r\nmatched. This erratum will not be observed under the recommended usage of the MOV\r\nSS,r/m or POP SS instructions (i.e., following them only with an instruction that writes\r\n(E/R)SP). \r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/6393ea9e-00ff-4b3e-99c9-58af32d45573.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b4f100a429c3e566c64ff9962e9c2cb615e2c193c1aa274c7959d01e1a587b96",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 522
      },
      {
        "segments": [
          {
            "segment_id": "8c325933-fc15-4c54-a000-e04424de6be8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 23,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 23\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM23. VEX.L is Not Ignored with VCVT*2SI Instructions\r\nProblem: The VEX.L bit should be ignored for the VCVTSS2SI, VCVTSD2SI, VCVTTSS2SI, and\r\nVCVTTSD2SI instructions, however due to this erratum the VEX.L bit is not ignored and\r\nwill cause a #UD.\r\nImplication: Unexpected #UDs will be seen when the VEX.L bit is set to 1 with VCVTSS2SI,\r\nVCVTSD2SI, VCVTTSS2SI, and VCVTTSD2SI instructions.\r\nWorkaround: Software should ensure that the VEX.L bit is set to 0 for all scalar instructions.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM24. PCIe* Atomic Transactions From Two or More PCIe Controllers May \r\nCause Starvation\r\nProblem: On a Processor PCIe controller configuration in which two or more controllers receive\r\nconcurrent atomic transactions, a PCIe controller may experience starvation which\r\neventually can lead to a completion timeout.\r\nImplication: Atomic transactions from two or more PCIe controllers may lead to a completion\r\ntimeout. Atomic transactions from only one controller will not be affected by this\r\nerratum. Intel has not observed this erratum with any commercially available device.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM25. The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not \r\nUpdated When The UC Bit is Set\r\nProblem: After a UC (uncorrected) error is logged in the IA32_MC0_STATUS MSR (401H),\r\ncorrected errors will continue to be counted in the lower 14 bits (bits 51:38) of the\r\nCorrected Error Count. Due to this erratum, the sticky count overflow bit (bit 52) of the\r\nCorrected Error Count will not get updated when the UC bit (bit 61) is set to 1.\r\nImplication: The Corrected Error Count Overflow indication will be lost if the overflow occurs after an\r\nuncorrectable error has been logged.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM26. PCIe* Controller May Initiate Speed Change While in DL_Init State \r\nCausing Certain PCIe Devices to Fail to Train\r\nProblem: The PCIe controller supports hardware autonomous speed change capabilities. Due to\r\nthis erratum, the PCIe controller may initiate speed change while in the DL_Init state\r\nwhich may prevent link training for certain PCIe devices.\r\nImplication: Certain PCIe devices may fail to complete DL_Init causing the PCIe link to fail to train.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM27. Spurious VT-d Interrupts May Occur When the PFO Bit is Set\r\nProblem: When the PFO (Primary Fault Overflow) field (bit [0] in the VT-d FSTS [Fault Status]\r\nregister) is set to 1, further faults should not generate an interrupt. Due to this\r\nerratum, further interrupts may still occur.\r\nImplication: Unexpected Invalidation Queue Error interrupts may occur. Intel has not observed this\r\nerratum with any commercially available software.\r\nWorkaround: Software should be written to handle spurious VT-d fault interrupts.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/8c325933-fc15-4c54-a000-e04424de6be8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ae35a18cfa2af697f16ddf03441ac922c163c5fad8fcf211425303dfe70f1de7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 513
      },
      {
        "segments": [
          {
            "segment_id": "8c325933-fc15-4c54-a000-e04424de6be8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 23,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 23\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM23. VEX.L is Not Ignored with VCVT*2SI Instructions\r\nProblem: The VEX.L bit should be ignored for the VCVTSS2SI, VCVTSD2SI, VCVTTSS2SI, and\r\nVCVTTSD2SI instructions, however due to this erratum the VEX.L bit is not ignored and\r\nwill cause a #UD.\r\nImplication: Unexpected #UDs will be seen when the VEX.L bit is set to 1 with VCVTSS2SI,\r\nVCVTSD2SI, VCVTTSS2SI, and VCVTTSD2SI instructions.\r\nWorkaround: Software should ensure that the VEX.L bit is set to 0 for all scalar instructions.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM24. PCIe* Atomic Transactions From Two or More PCIe Controllers May \r\nCause Starvation\r\nProblem: On a Processor PCIe controller configuration in which two or more controllers receive\r\nconcurrent atomic transactions, a PCIe controller may experience starvation which\r\neventually can lead to a completion timeout.\r\nImplication: Atomic transactions from two or more PCIe controllers may lead to a completion\r\ntimeout. Atomic transactions from only one controller will not be affected by this\r\nerratum. Intel has not observed this erratum with any commercially available device.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM25. The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not \r\nUpdated When The UC Bit is Set\r\nProblem: After a UC (uncorrected) error is logged in the IA32_MC0_STATUS MSR (401H),\r\ncorrected errors will continue to be counted in the lower 14 bits (bits 51:38) of the\r\nCorrected Error Count. Due to this erratum, the sticky count overflow bit (bit 52) of the\r\nCorrected Error Count will not get updated when the UC bit (bit 61) is set to 1.\r\nImplication: The Corrected Error Count Overflow indication will be lost if the overflow occurs after an\r\nuncorrectable error has been logged.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM26. PCIe* Controller May Initiate Speed Change While in DL_Init State \r\nCausing Certain PCIe Devices to Fail to Train\r\nProblem: The PCIe controller supports hardware autonomous speed change capabilities. Due to\r\nthis erratum, the PCIe controller may initiate speed change while in the DL_Init state\r\nwhich may prevent link training for certain PCIe devices.\r\nImplication: Certain PCIe devices may fail to complete DL_Init causing the PCIe link to fail to train.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM27. Spurious VT-d Interrupts May Occur When the PFO Bit is Set\r\nProblem: When the PFO (Primary Fault Overflow) field (bit [0] in the VT-d FSTS [Fault Status]\r\nregister) is set to 1, further faults should not generate an interrupt. Due to this\r\nerratum, further interrupts may still occur.\r\nImplication: Unexpected Invalidation Queue Error interrupts may occur. Intel has not observed this\r\nerratum with any commercially available software.\r\nWorkaround: Software should be written to handle spurious VT-d fault interrupts.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/8c325933-fc15-4c54-a000-e04424de6be8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ae35a18cfa2af697f16ddf03441ac922c163c5fad8fcf211425303dfe70f1de7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 513
      },
      {
        "segments": [
          {
            "segment_id": "8a86eb87-15f3-400a-932f-1603681bc23f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 24,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n24 Document Number: 330836-029\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM28. Processor May Livelock During On Demand Clock Modulation\r\nProblem: The processor may livelock when (1) a processor thread has enabled on demand clock\r\nmodulation via bit 4 of the IA32_CLOCK_MODULATION MSR (19AH) and the clock\r\nmodulation duty cycle is set to 12.5% (02H in bits 3:0 of the same MSR), and (2) the\r\nother processor thread does not have on demand clock modulation enabled and that\r\nthread is executing a stream of instructions with the lock prefix that either split a\r\ncacheline or access UC memory.\r\nImplication: Program execution may stall on both threads of the core subject to this erratum.\r\nWorkaround: This erratum will not occur if clock modulation is enabled on all threads when using on\r\ndemand clock modulation or if the duty cycle programmed in the\r\nIA32_CLOCK_MODULATION MSR is 18.75% or higher.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM29. Internal Parity Errors May Incorrectly Report Overflow in The \r\nIA32_MC2_STATUS MSR\r\nProblem: Due to this erratum, uncorrectable internal parity error reports with an\r\nIA32_MC2_STATUS.MCACOD (bits [15:0]) value of 0005H and an\r\nIA32_MC2_STATUS.MSCOD (bits [31:16]) value of 0004H may incorrectly set the\r\nIA32_MC2_STATUS.OVER flag (bit 62) indicating an overflow even when only a single\r\nerror has been observed.\r\nImplication: IA32_MC2_STATUS.OVER may not accurately indicate multiple occurrences of\r\nuncorrectable internal parity errors. There is no other impact to normal processor\r\nfunctionality.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM30. Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And \r\nOTHER_ASSISTS.SSE_TO_AVX May Over Count\r\nProblem: The Performance Monitor events OTHER_ASSISTS.AVX_TO_SSE (Event C1H; Umask\r\n08H) and OTHER_ASSISTS.SSE_TO_AVX (Event C1H; Umask 10H) incorrectly\r\nincrement and over count when an HLE (Hardware Lock Elision) abort occurs. \r\nImplication: The Performance Monitor Events OTHER_ASSISTS.AVX_TO_SSE And\r\nOTHER_ASSISTS.SSE_TO_AVX may over count.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM31. Performance Monitor Event DSB2MITE_SWITCHES.COUNT May Over \r\nCount\r\nProblem: The Performance Monitor Event DSB2MITE_SWITCHES.COUNT (Event ABH; Umask\r\n01H) should count the number of DSB (Decode Stream Buffer) to MITE (Macro\r\nInstruction Translation Engine) switches. Due to this erratum, the\r\nDSB2MITE_SWITCHES.COUNT event will count speculative switches and cause the\r\ncount to be higher than expected.\r\nImplication: The Performance Monitor Event DSB2MITE_SWITCHES.COUNT may report count higher\r\nthan expected.\r\nWorkaround: None identified.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/8a86eb87-15f3-400a-932f-1603681bc23f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=41842773e71a68f5f318d100db442cdd5bf10ab7096097d29f692c924d98949a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 423
      },
      {
        "segments": [
          {
            "segment_id": "6b6bc1bf-705c-49a8-b369-de58f6d706f2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 25,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 25\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM32. Timed MWAIT May Use Deadline of a Previous Execution\r\nProblem: A timed MWAIT instruction specifies a TSC deadline for execution resumption. If a wake\r\nevent causes execution to resume before the deadline is reached, a subsequent timed\r\nMWAIT instruction may incorrectly use the deadline of the previous timed MWAIT when\r\nthat previous deadline is earlier than the new one.\r\nImplication: A timed MWAIT may end earlier than expected.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM33. IA32_VMX_VMCS_ENUM MSR (48AH) Does Not Properly Report The \r\nHighest Index Value Used For VMCS Encoding\r\nProblem: IA32_VMX_VMCS_ENUM MSR (48AH) bits 9:1 report the highest index value used for\r\nany VMCS encoding. Due to this erratum, the value 21 is returned in bits 9:1 although\r\nthere is a VMCS field whose encoding uses the index value 23.\r\nImplication: Software that uses the value reported in IA32_VMX_VMCS_ENUM[9:1] to read and\r\nwrite all VMCS fields may omit one field.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM34. Incorrect FROM_IP Value For an RTM Abort in BTM or BTS May be \r\nObserved\r\nProblem: During RTM (Restricted Transactional Memory) operation when branch tracing is\r\nenabled using BTM (Branch Trace Message) or BTS (Branch Trace Store), the incorrect\r\nEIP value (From_IP pointer) may be observed for an RTM abort.\r\nImplication: Due to this erratum, the From_IP pointer may be the same as that of the immediately\r\npreceding taken branch.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM35. Locked Load Performance Monitoring Events May Under Count\r\nProblem: The performance monitoring events MEM_TRANS_RETIRED.LOAD_LATENCY (Event\r\nCDH; Umask 01H), MEM_LOAD_RETIRED.L2_HIT (Event D1H; Umask 02H), and\r\nMEM_UOPS_RETIRED.LOCKED (Event DOH; Umask 20H) should count the number of\r\nlocked loads. Due to this erratum, these events may under count for locked\r\ntransactions that hit the L2 cache.\r\nImplication: The above event count will under count on locked loads hitting the L2 cache.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM36. Transactional Abort May Produce an Incorrect Branch Record\r\nProblem: If an Intel® TSX transactional abort event occurs during a string instruction, the From\u0002IP in the LBR (Last Branch Record) is not correctly reported.\r\nImplication: Due to this erratum, an incorrect From-IP on the LBR stack may be observed.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/6b6bc1bf-705c-49a8-b369-de58f6d706f2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=30a3bb2850316552520e8e8dc5610dcf94eedff41804b3452f71301746a7ea77",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 464
      },
      {
        "segments": [
          {
            "segment_id": "d658a848-3fc1-465b-a1d7-e95952239694",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 26,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n26 Document Number: 330836-029\r\nBDM37. SMRAM State-Save Area Above the 4GB Boundary May Cause \r\nUnpredictable System Behavior\r\nProblem: If BIOS uses the RSM instruction to load the SMBASE register with a value that would\r\ncause any part of the SMRAM state-save area to have an address above 4-GBytes,\r\nsubsequent transitions into and out of SMM (system-management mode) might save\r\nand restore processor state from incorrect addresses.\r\nImplication: This erratum may cause unpredictable system behavior. Intel has not observed this\r\nerratum with any commercially available system.\r\nWorkaround: Ensure that the SMRAM state-save area is located entirely below the 4GB address\r\nboundary.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM38. PMI May be Signaled More Than Once For Performance Monitor \r\nCounter Overflow\r\nProblem: Due to this erratum, PMI (Performance Monitoring Interrupt) may be repeatedly issued\r\nuntil the counter overflow bit is cleared in the overflowing counter.\r\nImplication: Multiple PMIs may be received when a performance monitor counter overflows.\r\nWorkaround: None identified. If the PMI is programmed to generate an NMI, software may delay the\r\nEOI (end-of- Interrupt) register write for the interrupt until after the overflow\r\nindications have been cleared.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM39. Execution of FXSAVE or FXRSTOR With the VEX Prefix May Produce a \r\n#NM Exception \r\nProblem: Attempt to use FXSAVE or FXRSTOR with a VEX prefix should produce a #UD (Invalid\u0002Opcode) exception. If either the TS or EM flag bits in CR0 are set, a #NM (device-not\u0002available) exception will be raised instead of #UD exception.\r\nImplication: Due to this erratum a #NM exception may be signaled instead of a #UD exception on\r\nan FXSAVE or an FXRSTOR with a VEX prefix.\r\nWorkaround: Software should not use FXSAVE or FXRSTOR with the VEX prefix.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM40. Intel® Turbo Boost Technology May be Incorrectly Reported as \r\nSupported on 5th Generation Intel® Core™ i3 U-series, and select \r\nMobile Intel® Pentium® processors and Mobile Intel® Celeron®\r\nprocessors\r\nProblem: The 5th Generation Intel Core™ i3 U-series, and select Mobile Intel Pentium and Intel\r\nCeleron processors may incorrectly report support for Intel Turbo Boost Technology via\r\nCPUID.06H.EAX bit 1.\r\nImplication: The CPUID instruction may report Turbo Boost Technology as supported even though\r\nthe processor does not permit operation above the Maximum Non-Turbo Frequency.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM41. The SAMPLE/PRELOAD JTAG Command Does Not Sample The Display \r\nTransmit Signals\r\nProblem: The Display Transmit signals are not correctly sampled by the SAMPLE/PRELOAD JTAG\r\nCommand, violating the Boundary Scan specification (IEEE 1149.1).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/d658a848-3fc1-465b-a1d7-e95952239694.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=68cd2fe312a075d3cf0cd5bfc0f12ef801b1a705164a3c05322a0ef792b08de9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 471
      },
      {
        "segments": [
          {
            "segment_id": "648b2253-1df8-4a38-a715-171db0bb4819",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 27,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 27\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nImplication: The SAMPLE/PRELOAD command cannot be used to sample Display Transmit signals.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM42. VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is \r\nSet to 1\r\nProblem: When “XD Bit Disable” in the IA32_MISC_ENABLE MSR (1A0H) bit 34 is set to 1, it\r\nshould not be possible to enable the “execute disable” feature by setting\r\nIA32_EFER.NXE. Due to this erratum, a VM exit that occurs with the 1-setting of the\r\n“load IA32_EFER” VM-exit control may set IA32_EFER.NXE even if IA32_MISC_ENABLE\r\nbit 34 is set to 1. This erratum can occur only if IA32_MISC_ENABLE bit 34 was set by\r\nguest software in VMX non-root operation.\r\nImplication: Software in VMX root operation may execute with the “execute disable” feature enabled\r\ndespite the fact that the feature should be disabled by the IA32_MISC_ENABLE\r\nMSR. Intel has not observed this erratum with any commercially available software.\r\nWorkaround: A virtual-machine monitor should not allow guest software to write to the\r\nIA32_MISC_ENABLE MSR.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM43. CHAP Counter Values May be Cleared After Package C7 or Deeper C\u0002State\r\nProblem: The CHAP (Chipset Hardware Architecture Performance) counters which do not have a\r\n\"Start\" OpCode present in the CMD register will not be preserved across a Package C7\r\nor deeper C-State.\r\nImplication: CHAP Counter data is not saved/restored after Package C7 or deeper C-state causing\r\ncounts to be lost; actions based on those counts may not occur as expected.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM44. Opcode Bytes F3 0F BC May Execute As TZCNT Even When TZCNT Not \r\nEnumerated by CPUID\r\nProblem: If CPUID.(EAX=07H, ECX=0):EBX.BMI1 (bit 3) is 1 then opcode bytes F3 0F BC should\r\nbe interpreted as TZCNT otherwise they will be interpreted as REP BSF. Due to this\r\nerratum, opcode bytes F3 0F BC may execute as TZCNT even if CPUID.(EAX=07H,\r\nECX=0):EBX.BMI1 (bit 3) is 0.\r\nImplication: Software that expects REP prefix before a BSF instruction to be ignored may not\r\noperate correctly since there are cases in which BSF and TZCNT differ with regard to\r\nthe flags that are set and how the destination operand is established.\r\nWorkaround: Software should use the opcode bytes F3 0F BC only if CPUID.(EAX=07H,\r\nECX=0):EBX.BMI1 (bit 3) is 1 and only if the functionality of TZCNT (and not BSF) is\r\ndesired.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM45. Back to Back Updates of The VT-d Root Table Pointer May Lead to an \r\nUnexpected DMA Remapping Fault\r\nProblem: A VT-d (Intel® Virtualization Technology for Directed I/O) Root Table Pointer update\r\nthat completes followed by a second Root Table Pointer update that also completes,\r\nwithout performing a global invalidation of either the context-cache or the IOTLB\r\nbetween the two updates, may lead to an unexpected DMA remapping fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/648b2253-1df8-4a38-a715-171db0bb4819.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e9ef1fa1b2d3f70f2446142f8b74979b4337aeefa616f84c9dab150d99d16ab0",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 523
      },
      {
        "segments": [
          {
            "segment_id": "648b2253-1df8-4a38-a715-171db0bb4819",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 27,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 27\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nImplication: The SAMPLE/PRELOAD command cannot be used to sample Display Transmit signals.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM42. VM Exit May Set IA32_EFER.NXE When IA32_MISC_ENABLE Bit 34 is \r\nSet to 1\r\nProblem: When “XD Bit Disable” in the IA32_MISC_ENABLE MSR (1A0H) bit 34 is set to 1, it\r\nshould not be possible to enable the “execute disable” feature by setting\r\nIA32_EFER.NXE. Due to this erratum, a VM exit that occurs with the 1-setting of the\r\n“load IA32_EFER” VM-exit control may set IA32_EFER.NXE even if IA32_MISC_ENABLE\r\nbit 34 is set to 1. This erratum can occur only if IA32_MISC_ENABLE bit 34 was set by\r\nguest software in VMX non-root operation.\r\nImplication: Software in VMX root operation may execute with the “execute disable” feature enabled\r\ndespite the fact that the feature should be disabled by the IA32_MISC_ENABLE\r\nMSR. Intel has not observed this erratum with any commercially available software.\r\nWorkaround: A virtual-machine monitor should not allow guest software to write to the\r\nIA32_MISC_ENABLE MSR.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM43. CHAP Counter Values May be Cleared After Package C7 or Deeper C\u0002State\r\nProblem: The CHAP (Chipset Hardware Architecture Performance) counters which do not have a\r\n\"Start\" OpCode present in the CMD register will not be preserved across a Package C7\r\nor deeper C-State.\r\nImplication: CHAP Counter data is not saved/restored after Package C7 or deeper C-state causing\r\ncounts to be lost; actions based on those counts may not occur as expected.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM44. Opcode Bytes F3 0F BC May Execute As TZCNT Even When TZCNT Not \r\nEnumerated by CPUID\r\nProblem: If CPUID.(EAX=07H, ECX=0):EBX.BMI1 (bit 3) is 1 then opcode bytes F3 0F BC should\r\nbe interpreted as TZCNT otherwise they will be interpreted as REP BSF. Due to this\r\nerratum, opcode bytes F3 0F BC may execute as TZCNT even if CPUID.(EAX=07H,\r\nECX=0):EBX.BMI1 (bit 3) is 0.\r\nImplication: Software that expects REP prefix before a BSF instruction to be ignored may not\r\noperate correctly since there are cases in which BSF and TZCNT differ with regard to\r\nthe flags that are set and how the destination operand is established.\r\nWorkaround: Software should use the opcode bytes F3 0F BC only if CPUID.(EAX=07H,\r\nECX=0):EBX.BMI1 (bit 3) is 1 and only if the functionality of TZCNT (and not BSF) is\r\ndesired.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM45. Back to Back Updates of The VT-d Root Table Pointer May Lead to an \r\nUnexpected DMA Remapping Fault\r\nProblem: A VT-d (Intel® Virtualization Technology for Directed I/O) Root Table Pointer update\r\nthat completes followed by a second Root Table Pointer update that also completes,\r\nwithout performing a global invalidation of either the context-cache or the IOTLB\r\nbetween the two updates, may lead to an unexpected DMA remapping fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/648b2253-1df8-4a38-a715-171db0bb4819.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e9ef1fa1b2d3f70f2446142f8b74979b4337aeefa616f84c9dab150d99d16ab0",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 523
      },
      {
        "segments": [
          {
            "segment_id": "0af15067-8e5b-4454-b3a2-be59b58a1c3f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 28,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n28 Document Number: 330836-029\r\nImplication: Back to back Root Table Pointer updates may cause an unexpected DMA remapping\r\nfault. Intel has not observed this erratum with any commercially available software.\r\nWorkaround: Software must not perform a second Root Table Pointer update before doing a global\r\ninvalidation of either the context-cache or the IOTLB.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM46. A MOV to CR3 When EPT is Enabled May Lead to an Unexpected Page \r\nFault or an Incorrect Page Translation\r\nProblem: If EPT (extended page tables) is enabled, a MOV to CR3 or VMFUNC may be followed by\r\nan unexpected page fault or the use of an incorrect page translation.\r\nImplication: Guest software may crash or experience unpredictable behavior as a result of this\r\nerratum.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM47. Peer IO Device Writes to The GMADR May Lead to a System Hang\r\nProblem: The system may hang when a peer IO device uses the peer aperture to directly write\r\ninto the GMADR (Graphics Memory Address range).\r\nImplication: Due to this erratum, the system may hang.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM48. Spurious Corrected Errors May be Reported\r\nProblem: Due this erratum, spurious corrected errors may be logged in the IA32_MC0_STATUS\r\nregister with the valid field (bit 63) set, the uncorrected error field (bit 61) not set, a\r\nModel Specific Error Code (bits [31:16]) of 0x000F, and an MCA Error Code (bits\r\n[15:0]) of 0x0005. If CMCI is enabled, these spurious corrected errors also signal\r\ninterrupts.\r\nImplication: When this erratum occurs, software may see corrected errors that are benign. These\r\ncorrected errors may be safely ignored.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM49. Intel® PT Packet Generation May Stop Sooner Than Expected\r\nProblem: Setting the STOP bit (bit 4) in a Table of Physical Addresses entry directs the processor\r\nto stop Intel PT (Processor Trace) packet generation when the associated output region\r\nis filled. The processor indicates this has occurred by setting the Stopped bit (bit 5) of\r\nIA32_RTIT_STATUS MSR (571H). Due to this erratum, packet generation may stop\r\nearlier than expected.\r\nImplication: When this erratum occurs, the OutputOffset field (bits [62:32]) of the\r\nIA32_RTIT_OUTPUT_MASK_PTRS MSR (561H) holds a value that is less than the size of\r\nthe output region which triggered the STOP condition; Intel PT analysis software should\r\nnot attempt to decode packet data bytes beyond the OutputOffset.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/0af15067-8e5b-4454-b3a2-be59b58a1c3f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=18e12c2f1f18a88f5c202936d2bb7e5180eddc9b88eb669087ed39914c1ac4c8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 492
      },
      {
        "segments": [
          {
            "segment_id": "92ec58da-47a7-40c0-8f2c-136c1312e8d5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 29,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 29\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM50. PEBS Eventing IP Field May be Incorrect After Not-Taken Branch\r\nProblem: When a PEBS (Precise-Event-Based-Sampling) record is logged immediately after a\r\nnot-taken conditional branch (Jcc instruction), the Eventing IP field should contain the\r\naddress of the first byte of the Jcc instruction. Due to this erratum, it may instead\r\ncontain the address of the instruction preceding the Jcc instruction.\r\nImplication: Performance monitoring software using PEBS may incorrectly attribute PEBS events\r\nthat occur on a Jcc to the preceding instruction.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM51. Reading The Memory Destination of an Instruction That Begins an HLE \r\nTransaction May Return The Original Value\r\nProblem: An HLE (Hardware Lock Elision) transactional region begins with an instruction with the\r\nXACQUIRE prefix. Due to this erratum, reads from within the transactional region of the\r\nmemory destination of that instruction may return the value that was in memory before\r\nthe transactional region began.\r\nImplication: Due to this erratum, unpredictable system behavior may occur.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM52. Package C7 Entry May Cause Display Artifact\r\nProblem: Due to this erratum, Package C7 entry may exceed published latencies.\r\nImplication: When this erratum occurs, it is possible that isochronous requirements may not be met.\r\nIntel has not observed this erratum to affect isochronous elements other than display.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM53. Intel® TSX Instructions Not Available\r\nProblem: Intel TSX (Transactional Synchronization Extensions) instructions are not supported\r\nand not reported by CPUID.\r\nImplication: The Intel TSX feature is not available.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM54. Spurious Corrected Errors May be Reported\r\nProblem: Due this erratum, spurious corrected errors may be logged in the MC0_STATUS register\r\nwith the valid (bit 63) set, the uncorrected error (bit 61) not set, a Model Specific Error\r\nCode (bits [31:16]) of 0x000F, and an MCA Error Code (bits [15:0]) of 0x0005. If CMCI\r\nis enabled, these spurious corrected errors also signal interrupts.\r\nImplication: When this erratum occurs, software may see corrected errors that are benign. These\r\ncorrected errors may be safely ignored.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/92ec58da-47a7-40c0-8f2c-136c1312e8d5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=445b00cbef676b90eb79e77c8232ab3f58e99e0798839525fab9a516931669e1",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 455
      },
      {
        "segments": [
          {
            "segment_id": "fc619283-a8c6-467e-83bc-003a5d193d2d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 30,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n30 Document Number: 330836-029\r\nBDM55. Performance Monitoring Event INSTR_RETIRED.ALL May Generate \r\nRedundant PEBS Records For an Overflow\r\nProblem: Due to this erratum, the performance monitoring feature PDIR (Precise Distribution of\r\nInstructions Retired) for INSTR_RETIRED.ALL (Event C0H; Umask 01H) will generate\r\nredundant PEBS (Precise Event Based Sample) records for a counter overflow. This can\r\noccur if the lower 6 bits of the performance monitoring counter are not initialized or\r\nreset to 0, in the PEBS counter reset field of the DS Buffer Management Area.\r\nImplication: The performance monitor feature PDIR, may generate redundant PEBS records for an\r\noverflow.\r\nWorkaround: Initialize or reset the counters such that lower 6 bits are 0.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM56. Concurrent Core And Graphics Operation at Turbo Ratios May Lead to \r\nSystem Hang\r\nProblem: Workloads that attempt concurrent operation of cores and graphics in their respective\r\nturbo ranges, under certain conditions may result in a system hang.\r\nImplication: Concurrent core and graphics operation may hang the system.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM57. The System May Hang on First Package C6 or deeper C-State\r\nProblem: Under certain conditions following a cold boot, exiting the first package C6 or deeper C\u0002state may hang the system. \r\nImplication: Due to this erratum, the system may hang exiting a package C6 or deeper C-State.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM58. SVM Doorbells Are Not Correctly Preserved Across Package C-States\r\nProblem: SVM (Shared Virtual Memory) doorbell registers are incorrectly preserved across\r\npackage C-states (C7 and deeper).\r\nImplication: Due to this erratum, software that uses SVM may experience unreliable behavior from\r\nthe graphics device.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM59. Using The FIVR Spread Spectrum Control Mailbox May Not Produce \r\nThe Requested Range\r\nProblem: Values programmed into the FIVR SSC (Fully Integrated Voltage Regulator Spread\r\nSpectrum Control) Mailbox may not result in the expected spread spectrum range.\r\nImplication: The actual FIVR spread spectrum range may not be the same as the programmed\r\nvalues affecting the usefulness of FIVR SSC Mailbox as a means to reduce EMI\r\n(Electromagnetic Interference).\r\nWorkaround: It is possible for BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/fc619283-a8c6-467e-83bc-003a5d193d2d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4bd343d78cb84b7859f17a1c3e179b02b65f417c00b4cc620207407f48c27521",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 462
      },
      {
        "segments": [
          {
            "segment_id": "38e752b1-0405-4c63-9364-aae0b0ac3c90",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 31,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 31\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM60. Intel® Processor Trace (Intel® PT) MODE.Exec, PIP, and CBR Packets \r\nAre Not Generated as Expected\r\nProblem: The Intel® PT MODE.Exec (MODE packet – Execution mode leaf), PIP (Paging\r\nInformation Packet), and CBR (Core:Bus Ratio) packets are generated at the following\r\nPSB+ (Packet Stream Boundary) event rather than at the time of the originating event\r\nas expected.\r\nImplication: The decoder may not be able to properly disassemble portions of the binary or interpret\r\nportions of the trace because many packets may be generated between the\r\nMODE.Exec, PIP, and CBR events and the following PSB+ event.\r\nWorkaround: The processor inserts these packets as status packets in the PSB+ block. The decoder\r\nmay have to skip forward to the next PSB+ block in the trace to obtain the proper\r\nupdated information to continue decoding.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM61. Performance Monitor Instructions Retired Event May Not Count \r\nConsistently\r\nProblem: The Performance Monitor Instructions Retired event (Event C0H; Umask 00H) and the\r\ninstruction retired fixed counter IA32_FIXED_CTR0 MSR (309H) are used to count the\r\nnumber of instructions retired. Due to this erratum, certain internal conditions may\r\ncause the counter(s) to increment when no instruction has retired or to intermittently\r\nnot increment when instructions have retired.\r\nImplication: A performance counter counting instructions retired may over count or under count.\r\nThe count may not be consistent between multiple executions of the same code.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM62. General-Purpose Performance Counters May be Inaccurate with Any \r\nThread\r\nProblem: The IA32_PMCx MSR (C1H - C8H) general-purpose performance counters may report\r\ninaccurate counts when the associated event selection IA32_PERFEVTSELx MSR’s\r\n(186H - 18DH) AnyThread field (bit 21) is set and either the OS field (bit 17) or USR\r\nfield (bit 16) is set (but not both set). \r\nImplication: Due to this erratum, IA32_PMCx counters may be inaccurate.\r\nWorkaround: None identified\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM63. Glitches on Internal Voltage Planes During Package C9/C10 Exit May \r\nCause a System Hang\r\nProblem: Internally generated processor voltage planes may exhibit unexpected voltage glitches\r\nduring a package C9/C10 exit.\r\nImplication: When this erratum occurs, the system may hang. Intel has not observed this erratum\r\nwith any commercially available system.\r\nWorkaround: It is possible for BIOS to contain a workaround for this erratum\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/38e752b1-0405-4c63-9364-aae0b0ac3c90.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=48aa300f7b957d38d185db10f2e2a008ee9ba358ee174bf851413488fd6ceb19",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 444
      },
      {
        "segments": [
          {
            "segment_id": "2eef85f8-8b5c-47ff-b563-c088991fb3a9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 32,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n32 Document Number: 330836-029\r\nBDM64. An Incorrect LBR or Intel® Processor Trace Packet May Be Recorded \r\nFollowing a Transactional Abort\r\nProblem: Use of Intel® Transactional Synchronization Extensions (Intel® TSX) may result in a\r\ntransactional abort. If an abort occurs immediately following a branch instruction, an\r\nincorrect branch target may be logged in an LBR (Last Branch Record) or in an Intel®\r\nProcessor Trace (Intel® PT) packet before the LBR or Intel PT packet produced by the\r\nabort.\r\nImplication: The LBR or Intel PT packet immediately preceding a transactional abort may indicate an\r\nunexpected branch target.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM65. Executing an RSM Instruction With Intel® Processor Trace Enabled \r\nWill Signal a #GP\r\nProblem: Upon delivery of a System Management Interrupt (SMI), the processor saves and then\r\nclears TraceEn in the IA32_RTIT_CTL MSR (570H), thus disabling Intel® Processor\r\nTrace (Intel® PT). If the SMI handler enables Intel PT and it remains enabled when an\r\nRSM instruction is executed, a shutdown event should occur. Due to this erratum, the\r\nprocessor does not shutdown but instead generates a #GP (general-protection\r\nexception).\r\nImplication: When this erratum occurs, a #GP will be signaled.\r\nWorkaround: If software enables Intel® PT in system-management mode, it should disable Intel® PT\r\nbefore executing RSM.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM66. Intel® Processor Trace PIP May be Unexpectedly Generated\r\nProblem: When Intel® Processor Trace (Intel® PT) is enabled, PSB+ (Packet Stream Boundary)\r\npackets may include a PIP (Paging Information Packet) even though the OS field (bit 2)\r\nof IA32_RTIT_CTL MSR (570H) is 0.\r\nImplication: When this erratum occurs, user-mode tracing (indicated by IA32_RTIT_CTL.OS = 0)\r\nmay include CR3 address information. This may be an undesirable leakage of kernel\r\ninformation.\r\nWorkaround: It is possible for BIOS to contain a workaround for this erratum\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM67. A #VE May Not Invalidate Cached Translation Information\r\nProblem: An EPT (Extended Page Table) violation that causes a #VE (virtualization exception)\r\nmay not invalidate the guest-physical mappings that were used to translate the guest\u0002physical address that caused the EPT violation.\r\nImplication: Due to this erratum, the system may hang.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/2eef85f8-8b5c-47ff-b563-c088991fb3a9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d3173ecc1970f3e4f38e19cf95f3710c87af099aad859df696faf3d932f1a2aa",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 429
      },
      {
        "segments": [
          {
            "segment_id": "a383b340-f321-4544-bbb4-6c8d770ddb56",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 33,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 33\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM68. Frequent Entries Into Package C8, C9, or C10 May Cause a Hang\r\nProblem: It is possible for the processor to signal a machine check exception when deep\r\npackages C-states, C8, C9, or C10, are entered too frequently, typically less than 200us\r\napart. The processor will not be able to process the machine check and will hang.\r\nImplication: Due to this erratum, the processor may signal a machine check exception\r\n(IA32_MCi_STATUS.MCCOD = 0x0400) and the processor will hang.\r\nWorkaround: It is possible for BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM69. Some Performance Monitor Events May Overcount During TLB Misses\r\nProblem: The following Performance Monitor Events may significantly overcount when multiple\r\nTLB misses happen nearly concurrently:\r\n1.ITLB_MISSES (Event 85H, Umask 01H, 02H, 04H, 08H, 10H)\r\n2.DTLB_LOAD_MISSES (Event 08H, Umask 01H, 02H, 04H, 08H, 10H)\r\n3.DTLB_STORE_MISSES (Event 49H, Umask 01H, 02H, 04H, 08H, 10H)\r\n4.PAGE_WALKER_LOADS (Event BCH, all Umasks)\r\nImplication: When this erratum occurs, counts accumulated for the listed events may significantly\r\nexceed the correct counts.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM70. Intel® Processor Trace PSB+ Packets May Contain Unexpected \r\nPackets\r\nProblem: Some Intel Processor Trace packets should be issued only between TIP.PGE (Target IP\r\nPacket.Packet Generation Enable) and TIP.PGD (Target IP Packet.Packet Generation\r\nDisable) packets. Due to this erratum, when a TIP.PGE packet is generated it may be\r\npreceded by a PSB+ (Packet Stream Boundary) that incorrectly includes FUP (Flow\r\nUpdate Packet) and MODE.Exec packets.\r\nImplication: Due to this erratum, FUP and MODE.Exec may be generated unexpectedly.\r\nWorkaround: Decoders should ignore FUP and MODE.Exec packets that are not between TIP.PGE and\r\nTIP.PGD packets.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM71. Writing Non-Zero Value to IA32_RTIT_CR3_MATCH [63:48] Will Cause \r\n#GP\r\nProblem: Bits [63:48] of the IA32_RTIT_CR3_MATCH MSR (0572H) are incorrectly treated as\r\nreserved and therefore writing non-zero values to them will cause a #GP\r\nImplication: Due to this erratum, a #GP fault will occur if a non-zero value is written to\r\nIA32_RTIT_CR3_MATCH[63:48].\r\nWorkaround: Software should avoid writing non-zero values to bits [63:48] of the\r\nIA32_RTIT_CR3_MATCH MSR.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/a383b340-f321-4544-bbb4-6c8d770ddb56.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e1f67f049b533afe71ff359ed6d4f7a99505da9f44733318d0d0444fcad1125c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 421
      },
      {
        "segments": [
          {
            "segment_id": "9f584c26-1c09-4307-91fd-a21046e03ed7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 34,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n34 Document Number: 330836-029\r\nBDM72. Core C6 May Cause Interrupts to be Serviced Out of Order\r\nProblem: If the APIC ISR (In-Service Register) indicates in-progress interrupt(s) at Core C6\r\nentry, a lower priority interrupt pending in the IRR (Interrupt Request Register) may be\r\nexecuted after Core C6 exit, delaying completion of the higher priority interrupt’s\r\nservice routine.\r\nImplication: An interrupt may be processed out of its intended priority order immediately after Core\r\nC6 exit.\r\nWorkaround: It is possible for BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM73. The Display May Not Resume Correctly After Package C8-C10 Exit\r\nProblem: Display configuration is not properly restored after a package C8-C10 exit.\r\nImplication: The display engine may not function correctly after package C8-C10 exit leading to an\r\nincorrect display.\r\nWorkaround: It is possible for BIOS to contain a workaround for this erratum\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM74. LPDDR3 Memory Training May Cause Platform Boot Failure\r\nProblem: Due to this erratum, LPDDR3 memory sub-systems may not successfully complete\r\ntraining.\r\nImplication: When this erratum occurs, the platform may fail to boot successfully\r\nWorkaround: A BIOS code change has been identified and may be implemented as a workaround for\r\nthis erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM75. Aggressive Ramp Down of Voltage May Result in Unpredictable \r\nBehavior\r\nProblem: Aggressive ramp down of Vcc voltage may result in insufficient voltage to meet power\r\ndemand. \r\nImplication: Due to this erratum, unpredictable system behavior or hangs may be observed.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM76. Performance Monitor Event For Outstanding Offcore Requests And \r\nSnoop Requests May be Incorrect\r\nProblem: The performance monitor event OFFCORE_REQUESTS_OUTSTANDING (Event 60H, any\r\nUmask Value) should count the number of offcore outstanding transactions each cycle.\r\nDue to this erratum, the counts may be higher or lower than expected.\r\nImplication: The performance monitor event OFFCORE_REQUESTS_OUTSTANDING may reflect an\r\nincorrect count.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/9f584c26-1c09-4307-91fd-a21046e03ed7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=930f8d7f5f3d087d7b7eda0a7259cb6585eeaabe78316e9559929a3bf7876e68",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 397
      },
      {
        "segments": [
          {
            "segment_id": "3d72dab6-4feb-4ff3-9587-7e06db21bbfd",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 35,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 35\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM77. DR6 Register May Contain an Incorrect Value When a MOV to SS or \r\nPOP SS Instruction is Followed by an XBEGIN Instruction\r\nProblem: If XBEGIN is executed immediately after an execution of MOV to SS or POP SS, a\r\ntransactional abort occurs and the logical processor restarts execution from the fallback\r\ninstruction address. If execution of the instruction at that address causes a debug\r\nexception, bits [3:0] of the DR6 register may contain an incorrect value.\r\nImplication: When the instruction at the fallback instruction address causes a debug exception, DR6\r\nmay report a breakpoint that was not triggered by that instruction, or it may fail to\r\nreport a breakpoint that was triggered by the instruction.\r\nWorkaround: Avoid following a MOV SS or POP SS instruction immediately with an XBEGIN\r\ninstruction.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM78. N/A. Erratum has been Removed\r\nBDM79. The Corrected Error Count Overflow Bit in IA32_ MC0_STATUS is Not \r\nUpdated After a UC Error is Logged\r\nProblem: When a UC (uncorrected) error is logged in the IA32_MC0_STATUS MSR (401H),\r\ncorrected errors will continue to update the lower 14 bits (bits 51:38) of the Corrected\r\nError Count. Due to this erratum, the sticky count overflow bit (bit 52) of the Corrected\r\nError Count will not get updated after a UC error is logged. \r\nImplication: The Corrected Error Count Overflow indication will be lost if the overflow occurs after an\r\nuncorrectable error has been logged.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM80. Processor May Incorrectly Enter Into Package-C States C8, C9, or C10\r\nProblem: The processor may not fully honor all LTR (Latency Tolerance Register) values when\r\nselecting the Package C-state level. \r\nImplication: Due to this erratum, the exit latency of an incorrect Package C-state may lead to media\r\nartifacts such as audio glitching. Intel has not observed this erratum with any\r\ncommercially available software\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM81. Certain LLC Frequency Changes May Result in Unpredictable System \r\nBehavior\r\nProblem: A large frequency or voltage change for the LLC (Last Level Cache) and associated logic\r\ncan lead to unpredictable system behavior\r\nImplication: Due to this erratum, unpredictable system behavior may be observed.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/3d72dab6-4feb-4ff3-9587-7e06db21bbfd.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a1465c2138830177882b1c50a0204974b0c8dd37cc2ec3f8713e3388211aee9e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 454
      },
      {
        "segments": [
          {
            "segment_id": "16c99e27-1279-48c1-b3c3-8e77ed6047db",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 36,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n36 Document Number: 330836-029\r\nBDM82. Operand-Size Override Prefix Causes 64-bit Operand Form of MOVBE \r\nInstruction to Cause a #UD\r\nProblem: Execution of a 64 bit operand MOVBE instruction with an operand-size override\r\ninstruction prefix (66H) may incorrectly cause an invalid-opcode exception (#UD).\r\nImplication: A MOVBE instruction with both REX.W=1 and a 66H prefix will unexpectedly cause an\r\ninvalid-opcode exception (#UD). Intel has not observed this erratum with any\r\ncommercially available software.\r\nWorkaround: Do not use a 66H instruction prefix with a 64-bit operand MOVBE instruction.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM83. Processor Operation at Turbo Frequencies Above 3.2 GHz May Cause \r\nThe Processor to Hang\r\nProblem: The processor may not run reliably when operating at turbo frequencies above 3.2 GHz.\r\nImplication: Due to this erratum, the processor may hang.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM84. DDR-1600 With a Reference Clock of 100 MHz May Cause S3 Entry \r\nFailure\r\nProblem: Due to this erratum, Platform State S3 entry with a DDR-1600 memory subsystem may\r\ncause the DDR reference clock, when configured at 100 MHz, to briefly switch to 133\r\nMHz resulting in unpredictable system behavior.\r\nImplication: When this erratum occurs, the system may experience unpredictable system behavior.\r\nWorkaround: A BIOS code change has been identified and may be implemented as a workaround for\r\nthis erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM85. POPCNT Instruction May Take Longer to Execute Than Expected\r\nProblem: POPCNT instruction execution with a 32 or 64 bit operand may be delayed until\r\nprevious non-dependent instructions have executed.\r\nImplication: Software using the POPCNT instruction may experience lower performance than\r\nexpected.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM86. System May Hang or Video May be Distorted After Graphics RC6 Exit\r\nProblem: In a specific scenario, when the processor graphics exits RC6 and a processor core exits\r\nC6 at the same time, the system may become unresponsive or the video may become\r\ndistorted.\r\nImplication: The system may hang or video may be distorted.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/16c99e27-1279-48c1-b3c3-8e77ed6047db.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=79e84fde20d87a5122cfe1734d3670e44916de6d712a5238ad47f9eab82d9cba",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 421
      },
      {
        "segments": [
          {
            "segment_id": "25e97884-1152-472c-aee2-641bfa7090a6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 37,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 37\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM87. Certain eDP* Displays May Not Function as Expected\r\nProblem: When the processor attempts to receive data on the eDP AUX bus, the impedance seen\r\nby the display’s AUX bus drivers will be significantly below the VESA* eDP* (embedded\r\nDisplayPort*) specification’s requirement for the Vaux(Rx) (eDP Auxiliary Channel)\r\ninput impedance.\r\nImplication: Certain eDP displays may not operate as expected.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM88. Instruction Fetch Power Saving Feature May Cause Unexpected \r\nInstruction Execution\r\nProblem: Under a complex set of micro-architectural conditions, an instruction fetch dynamic\r\npower savings feature may cause the processor to execute unexpected instructions.\r\nImplication: When this erratum occurs, instances of unexpected #GP (General Protection fault) or\r\n#PF (Page fault) have been observed. Unexpected faults may lead to an application or\r\noperating system crash.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM89. C8 or Deeper Sleep State Exit May Result in an Incorrect HDCP Key\r\nProblem: The HDCP (High-bandwidth Digital Content Protection) key may be incorrect after a\r\npackage C8 or deeper sleep state exit.\r\nImplication: When this erratum occurs, DRM (Digital Rights Management) video playback may not\r\nbehave as expected.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM90. IA Core Ratio Change Coincident With Outstanding Read to the DE May \r\nCause a System Hang\r\nProblem: An outstanding read from an IA core to the DE (Display Engine) that is coincident with\r\nan IA core ratio change may result in a system hang.\r\nImplication: Due to this erratum, the system may hang.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM91. DDR1600 Clocking Marginality May Lead to Unpredictable System \r\nBehavior\r\nProblem: The memory controller’s DDR clock, when operating at DDR1600 frequencies and at\r\nelevated temperatures, may not operate within tolerance and may lead to\r\nunpredictable system behavior.\r\nImplication: Due to this erratum, unpredictable system behavior may occur.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/25e97884-1152-472c-aee2-641bfa7090a6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ca13d1f3fedb3661fc3e68d32358d592a7055a84b4c61a0f198ae688a8a6651d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 426
      },
      {
        "segments": [
          {
            "segment_id": "725320c7-95fd-405c-8dd2-c327c84fa8bb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 38,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n38 Document Number: 330836-029\r\nBDM92. Package C9/C10 Exit May Cause a System Hang\r\nProblem: Certain processors may not reliably exit Package C9/C10 states.\r\nImplication: Due to this erratum, the system may hang.\r\nWorkaround: It is possible for BIOS to contain processor configuration data and code changes as a\r\nworkaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM93. PL3 Power Limit Control Mechanism May Not Release Frequency \r\nRestrictions\r\nProblem: The PL3 mechanism imposes peak frequency constraints on all domains (Core,\r\nGraphics, and Ring) when a current spike that might cause accelerated battery aging is\r\ndetected. Due to this erratum, these constraints may not be released when the current\r\nspike has ended.\r\nImplication: The processor clock frequencies may be unnecessarily limited.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM94. Frequency Difference Between IA Core(s) and Ring Domains May \r\nCause Unpredictable System Behavior\r\nProblem: Operating one or more of the IA (Intel® Architecture) cores at a frequency significantly\r\nhigher than the ring operating frequency may cause unpredictable system behavior.\r\nIntel has observed this erratum to occur when the software explicitly requests the ring\r\nand IA core(s) to operate at different frequencies or when IA core(s) are transitioning\r\nin and out of C-states with the IA core(s) operating at frequencies much higher than\r\nthe ring frequency. Exposure to this erratum may be increased when the IA cores run\r\nat or close to P0 P-state frequency.\r\nImplication: Due to this erratum, system may hang or experience unpredictable system behavior.\r\nWorkaround: It is possible for BIOS to contain processor a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM95. I/O Subsystem Clock Gating May Cause a System Hang\r\nProblem: Certain complex internal conditions and timing relationships during clock gating of the\r\nI/O subsystem may cause a system hang and may lead to a timeout machine check\r\nwith an IA32_MCi_STATUS.MCACOD of 0400H.\r\nImplication: Due to this erratum, the processor may hang and may report a machine check.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/725320c7-95fd-405c-8dd2-c327c84fa8bb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e131497c62f114c77c65148e72f7eed5fe2e0d9e80a9e2f20d248d2005b1a9b5",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 411
      },
      {
        "segments": [
          {
            "segment_id": "b77636a2-8353-4cdd-9d67-42a8d33fc883",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 39,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 39\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM96. Intel® Trusted Execution Technology Uses Incorrect TPM 2.0 NV Space \r\nIndex Handles\r\nProblem: Intel® TXT (Trusted Execution Technology) uses TPM (Trusted Platform Module) 2.0\r\ndraft specification handles (indices) AUX 01800003, PS 01800001, and PO\r\n01400003. Those handles conflict with the released TCG (Trusted Computing Group)\r\n“Registry of reserved TPM 2.0 handles and localities”, version 1.0, revision 1.\r\nImplication: TXT TPM 2.0 handles may conflict with platform manufacturer or owner usage of TPM\r\nNV space. Intel has not identified any functional impact due to this erratum.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM97. Transitions Through Package C7 or Deeper May Result in a System \r\nHang\r\nProblem: Under certain conditions, entry into a Package C7 or deeper C-State may result in a\r\nsystem hang on the subsequent C-State exit\r\nImplication: Due to this erratum, the processor may experience a system hang.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM98. PAGE_WALKER_LOADS Performance Monitoring Event May Count \r\nIncorrectly\r\nProblem: Due to this erratum, the PAGE_WALKER_LOADS (Event BCH) performance monitoring\r\nevent may overcount or may undercount\r\nImplication: These performance monitoring events may not produce reliable results\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM99. The System May Hang When Exiting From Deep Package C-States\r\nProblem: When exiting from Package C7-C10, the system may hang. \r\nImplication: The system may hang when exiting from Package C-states\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/b77636a2-8353-4cdd-9d67-42a8d33fc883.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d2a3a69102da847bd1c1ed78621186f4fcc8993b03aa5fbfdfd8b61482394af9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 316
      },
      {
        "segments": [
          {
            "segment_id": "0f86bae5-1865-415e-9376-153c8911c4be",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 40,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n40 Document Number: 330836-029\r\nBDM100. Certain Local Memory Read/Load Retired PerfMon Events May \r\nUndercount\r\nProblem: Due to this erratum, the Local Memory Read/Load Retired PerfMon events listed below\r\nmay undercount.\r\n•MEM_LOAD_UOPS_RETIRED.L3_HIT (Event D1H Umask 04H)\r\n•MEM_LOAD_UOPS_RETIRED.L3_MISS (Event D1H Umask 20H)\r\n•MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS (Event D2H Umask 01H)\r\n•MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT (Event D2H Umask 02H)\r\n•MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM (Event D2H Umask 04H)\r\n•MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE (Event D2H Umask 08H)\r\n•MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM (Event D3H Umask 01H)\r\n•MEM_TRANS_RETIRED.LOAD_LATENCY (Event CDH Umask 01H) \r\nImplication:The affected events may undercount, resulting in inaccurate memory\r\nprofiles. Intel has observed under counts by as much as 20%. \r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM101. The System May Hang When Executing a Complex Sequence of Locked \r\nInstructions\r\nProblem: Under certain internal timing conditions while executing a complex sequence of locked\r\ninstructions, the system may hang\r\nImplication: The system may hang while executing a complex sequence of locked instructions and\r\ncause an Internal Timeout Error Machine Check (IA32_MCi_STATUS.MCACOD=0400H).\r\nWorkaround: It is possible for the BIOS to contain a workaround for this problem.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM102. Certain Settings of VM-Execution Controls May Result in Incorrect \r\nLinear-Address Translations\r\nProblem: If VM exit occurs from a guest with primary processor-based VM-execution control\r\n“activate secondary controls” set to 0 and the secondary processor-based VM\u0002execution control “enable VPID” set to 1, then after a later VM entry with VPID fully\r\nenabled (“activate secondary controls” and “enable VPID” set to 1), the processor may\r\nuse stale linear address translations.\r\nImplication: The processor may incorrectly translate linear addresses. Intel has not observed this\r\nerratum with any commercially available software.\r\nWorkaround: Software should not enter a guest with “enable VPID” set to 1 when “activate\r\nsecondary controls” is set to 0.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/0f86bae5-1865-415e-9376-153c8911c4be.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a87af4168c21a33a0440abe8cacac4af5b0d043fe77a66e3167563f6ceeebe2e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 336
      },
      {
        "segments": [
          {
            "segment_id": "e36ddd41-9ceb-4f93-a705-d0597e045dd2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 41,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 41\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM103. An IRET Instruction That Results in a Task Switch Does Not Serialize \r\nThe Processor\r\nProblem: An IRET instruction that results in a task switch by returning from a nested task does\r\nnot serialize the processor (contrary to the Software Developer’s Manual Vol. 3 section\r\ntitled \"Serializing Instructions\"). \r\nImplication: Software which depends on the serialization property of IRET during task switching\r\nmay not behave as expected. Intel has not observed this erratum to impact the\r\noperation of any commercially available software.\r\nWorkaround: None identified. Software can execute an MFENCE instruction immediately prior to the\r\nIRET instruction if serialization is needed.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM104. Attempting Concurrent Enabling of Intel® PT With LBR, BTS, or BTM \r\nResults in a #GP\r\nProblem: If LBR (Last Branch Records), BTS (Branch Trace Store), or BTM (Branch Trace\r\nMessages) are enabled in the IA32_DEBUGCTL MSR (1D9H), an attempt to enable Intel\r\nPT (Intel® Processor Trace) in IA32_RTIT_CTL MSR (570H) results in a #GP (general\r\nprotection exception). (Note that the BTM enable bit in IA32_DEBUGCTL MSR is named\r\n“TR”.) Correspondingly, if Intel PT was previously enabled when an attempt is made to\r\nenable LBR, BTS, or BTM, a #GP will occur.\r\nImplication: An unexpected #GP may occur when concurrently enabling any one of LBR, BTS, or\r\nBTM with Intel PT.\r\nWorkaround: None identified\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM105. Processor May Hang When Package C-states Are Enabled\r\nProblem: When Package C6 or deeper C-States are enabled, certain micro-architectural\r\nconditions during a C-State exit may cause the processor to hang.\r\nImplication: Due to this erratum, a system hang may occur.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM106. Setting TraceEn While Clearing BranchEn in IA32_RTIT_CTL Causes a \r\n#GP\r\nProblem: A WRMSR to IA32_RTIT_CTL (MSR 0570H) that sets TraceEn (bit 0) and clears\r\nBranchEn (bit 13) will cause a #GP (General Protection exception)\r\nImplication: Intel® Processor Trace cannot be enabled without enabling control flow trace packets.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/e36ddd41-9ceb-4f93-a705-d0597e045dd2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d342d869277a4264cfd1ed75fd9c7d647e3b348cc9fa6b4cbf36377566f57a2b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 402
      },
      {
        "segments": [
          {
            "segment_id": "cb6c5ce9-7a2f-4aca-9628-c8aa9dca2052",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 42,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n42 Document Number: 330836-029\r\nBDM107. Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults\r\nProblem: Intel® Virtualization Technology for Directed I/O specification specifies setting the FPD\r\n(Fault Processing Disable) field in the context (or extended-context) entry of IOMMU to\r\nmask recording of qualified DMA remapping faults for DMA requests processed through\r\nthat context entry. Due to this erratum, the IOMMU unit for Processor Graphics device\r\nmay record DMA remapping faults from Processor Graphics device (Bus: 0; Device: 2;\r\nFunction: 0) even when the FPD field is set to 1.\r\nImplication: Software may continue to observe DMA remapping faults recorded in the IOMMU Fault\r\nRecording Register even after setting the FPD field.\r\nWorkaround: None identified. Software may mask the fault reporting event by setting the IM\r\n(Interrupt Mask) field in the IOMMU Fault Event Control register (Offset 038H in\r\nGFXVTBAR).\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM108. Processor Graphics IOMMU Unit May Report Spurious Faults\r\nProblem: The IOMMU unit for Processor Graphics pre-fetches context (or extended-context)\r\nentries to improve performance. Due to the erratum, the IOMMU unit may report\r\nspurious DMA remapping faults if prefetching encounters a context (or extended\u0002context) entry which is not marked present. \r\nImplication: Software may observe spurious DMA remapping faults when the present bit for the\r\ncontext (or extended-context) entry corresponding to the Processor Graphics device\r\n(Bus: 0; Device: 2; Function: 0) is cleared. These faults may be reported when the\r\nProcessor Graphics device is quiescent.\r\nWorkaround: None identified. Instead of marking a context not present, software should mark the\r\ncontext (or extended-context) entry present while using the page table to indicate all\r\nthe memory pages referenced by the context entry is not present.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM109. PECI Frequency Limited to 1 MHz\r\nProblem: The processor should ensure internal graphics configuration is restored during a\r\nPackage C7 or deeper exit event. Due to this erratum, some internal graphics\r\nconfigurations may not be correctly restored.\r\nImplication: When this erratum occurs, a graphics driver restart may lead to system instability. Such\r\na restart may occur when upgrading the graphics driver.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM110. Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP\r\nProblem: On processors where the use of Intel PT (Intel® Processor Trace) and LBRs (Last\r\nBranch Records) are mutually exclusive, reads of the LBR MSRs should return 0s and\r\nwrites to them should be ignored. Due to this erratum, reads and writes to the LBR\r\nMSRs while IA32_RTIT_CTL MSR (570H) TraceEn bit 0 is 1 will result in a #GP.\r\nImplication: When this erratum occurs, a #GP will occur. LBRs are not available when Intel PT is\r\nenabled.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/cb6c5ce9-7a2f-4aca-9628-c8aa9dca2052.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f3ffa13b7c417393980a0f3d18802ce3146182f03cd020bc91869b0a1c842611",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 522
      },
      {
        "segments": [
          {
            "segment_id": "cb6c5ce9-7a2f-4aca-9628-c8aa9dca2052",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 42,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n42 Document Number: 330836-029\r\nBDM107. Processor Graphics IOMMU Unit May Not Mask DMA Remapping Faults\r\nProblem: Intel® Virtualization Technology for Directed I/O specification specifies setting the FPD\r\n(Fault Processing Disable) field in the context (or extended-context) entry of IOMMU to\r\nmask recording of qualified DMA remapping faults for DMA requests processed through\r\nthat context entry. Due to this erratum, the IOMMU unit for Processor Graphics device\r\nmay record DMA remapping faults from Processor Graphics device (Bus: 0; Device: 2;\r\nFunction: 0) even when the FPD field is set to 1.\r\nImplication: Software may continue to observe DMA remapping faults recorded in the IOMMU Fault\r\nRecording Register even after setting the FPD field.\r\nWorkaround: None identified. Software may mask the fault reporting event by setting the IM\r\n(Interrupt Mask) field in the IOMMU Fault Event Control register (Offset 038H in\r\nGFXVTBAR).\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM108. Processor Graphics IOMMU Unit May Report Spurious Faults\r\nProblem: The IOMMU unit for Processor Graphics pre-fetches context (or extended-context)\r\nentries to improve performance. Due to the erratum, the IOMMU unit may report\r\nspurious DMA remapping faults if prefetching encounters a context (or extended\u0002context) entry which is not marked present. \r\nImplication: Software may observe spurious DMA remapping faults when the present bit for the\r\ncontext (or extended-context) entry corresponding to the Processor Graphics device\r\n(Bus: 0; Device: 2; Function: 0) is cleared. These faults may be reported when the\r\nProcessor Graphics device is quiescent.\r\nWorkaround: None identified. Instead of marking a context not present, software should mark the\r\ncontext (or extended-context) entry present while using the page table to indicate all\r\nthe memory pages referenced by the context entry is not present.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM109. PECI Frequency Limited to 1 MHz\r\nProblem: The processor should ensure internal graphics configuration is restored during a\r\nPackage C7 or deeper exit event. Due to this erratum, some internal graphics\r\nconfigurations may not be correctly restored.\r\nImplication: When this erratum occurs, a graphics driver restart may lead to system instability. Such\r\na restart may occur when upgrading the graphics driver.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM110. Reads or Writes to LBRs with Intel® PT Enabled Will Result in a #GP\r\nProblem: On processors where the use of Intel PT (Intel® Processor Trace) and LBRs (Last\r\nBranch Records) are mutually exclusive, reads of the LBR MSRs should return 0s and\r\nwrites to them should be ignored. Due to this erratum, reads and writes to the LBR\r\nMSRs while IA32_RTIT_CTL MSR (570H) TraceEn bit 0 is 1 will result in a #GP.\r\nImplication: When this erratum occurs, a #GP will occur. LBRs are not available when Intel PT is\r\nenabled.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/cb6c5ce9-7a2f-4aca-9628-c8aa9dca2052.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f3ffa13b7c417393980a0f3d18802ce3146182f03cd020bc91869b0a1c842611",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 522
      },
      {
        "segments": [
          {
            "segment_id": "3d2ffc22-859e-4e52-9908-0aee4bc8a0c4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 43,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 43\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM111. Graphics Configuration May Not be Correctly Restored After a Package \r\nC7 Exit\r\nProblem: The processor should ensure internal graphics configuration is restored during a\r\nPackage C7 or deeper exit event. Due to this erratum, some internal graphics\r\nconfigurations may not be correctly restored.\r\nImplication: When this erratum occurs, a graphics driver restart may lead to system instability. Such\r\na restart may occur when upgrading the graphics driver.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM112. MTF VM Exit on XBEGIN Instruction May Save State Incorrectly\r\nProblem: Execution of an XBEGIN instruction while the “monitor trap flag” VM-execution control\r\nis 1 will be immediately followed by an MTF VM exit. If advanced debugging of RTM\r\ntransactional regions has been enabled, the VM exit will erroneously save the address\r\nof the XBEGIN instruction as the instruction pointer (instead of the fallback instruction\r\naddress specified by the XBEGIN instruction). In addition, it will erroneously set bit 16\r\nof the pending-debug-exceptions field in the VMCS indicating that a debug exception or\r\na breakpoint exception occurred.\r\nImplication: Software using the monitor trap flag to debug or trace transactional regions may not\r\noperate properly. Intel has not observed this erratum with any commercially available\r\nsoftware.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM113. Back-to-Back Page Walks Due to Instruction Fetches May Cause a \r\nSystem Hang\r\nProblem: Multiple code fetches in quick succession that generate page walks may result in a\r\nsystem hang causing an Internal Timer Error (an MCACOD value of 0400H) logged into\r\nIA32_MCi_STATUS bits [15:0].\r\nImplication: Due to this erratum, the processor may hang and report a machine check.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM114. PEBS Record May Be Generated After Being Disabled\r\nProblem: A performance monitoring counter may generate a PEBS (Precise Event Based\r\nSampling) record after disabling PEBS or the performance monitoring counter by\r\nclearing the corresponding enable bit in IA32_PEBS_ENABLE MSR (3F1H) or\r\nIA32_PERF_GLOBAL_CTRL MSR (38FH).\r\nImplication: A PEBS record generated after a VMX transition will store into memory according to the\r\npost-transition DS (Debug Store) configuration. These stores may be unexpected if\r\nPEBS is not enabled following the transition.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum. A software\r\nworkaround is possible through disallowing PEBS during VMX non-root operation and\r\ndisabling PEBS prior to VM entry.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/3d2ffc22-859e-4e52-9908-0aee4bc8a0c4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=cb27d9b2ff5073015a946f58224fbcf3edd7dec4e8fb8870be2bd3887ab36047",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 477
      },
      {
        "segments": [
          {
            "segment_id": "1eeade12-af4e-4079-ab38-8616799a5e3a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 44,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n44 Document Number: 330836-029\r\nBDM115. Some OFFCORE_RESPONSE Performance Monitoring Events Related to \r\nRFO Request Types May Count Incorrectly\r\nProblem: The performance monitoring events OFFCORE_RESPONSE (Events B7H and BBH)\r\nshould count uncore responses matching the request-response configuration specified\r\nin MSR_OFFCORE_RSP_0 (1A6H) and MSR_OFFCORE_RSP_1 (1A7H) for core\u0002originated requests. However, due to this erratum, response type NO_SUPP bit [17]\r\nmay be reported instead of LOCAL bit [26] for request types DMND_RFO bit [1] and\r\nPF_RFO bit [5].\r\nImplication: The specified performance monitoring events may count incorrectly.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM116. MOVNTDQA From WC Memory May Pass Earlier Locked Instructions\r\nProblem: An execution of (V)MOVNTDQA (streaming load instruction) that loads from WC (write\r\ncombining) memory may appear to pass an earlier locked instruction that accesses a\r\ndifferent cache line.\r\nImplication: Software that expects a lock to fence subsequent (V)MOVNTDQA instructions may not\r\noperate properly.\r\nWorkaround: None identified. Software that relies on a locked instruction to fence subsequent\r\nexecutions of (V)MOVNTDQA should insert an MFENCE instruction between the locked\r\ninstruction and subsequent (V)MOVNTDQA instruction.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM117. Data Breakpoint Coincident With a Machine Check Exception May be \r\nLost\r\nProblem: If a data breakpoint occurs coincident with a machine check exception, then the data\r\nbreakpoint may be lost.\r\nImplication: Due to this erratum, a valid data breakpoint may be lost.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM118. Internal Parity Errors May Incorrectly Report Overflow in the \r\nIA32_MC0_STATUS MSR\r\nProblem: Due to this erratum, an uncorrectable internal parity error with an\r\nIA32_MC0_STATUS.MCACOD (bits [15:0]) value of 0005H may incorrectly set the\r\nIA32_MC0_STATUS.OVER flag (bit 62) indicating an overflow when a single error has\r\nbeen observed.\r\nImplication: IA32_MC0_STATUS.OVER may not accurately indicate multiple occurrences of errors.\r\nThere is no other impact to normal processor functionality.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/1eeade12-af4e-4079-ab38-8616799a5e3a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a974e08c99cda9093df6ab96fed1b16b4b425b12ca9b9c67f1c64b2b66cb141b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 363
      },
      {
        "segments": [
          {
            "segment_id": "ba4258a6-81ba-498c-8212-27ade4ec686e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 45,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 45\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM119. An Intel® Hyper-Threading Technology Enabled Processor May Exhibit \r\nInternal Parity Errors or Unpredictable System Behavior\r\nProblem: Under a complex series of microarchitectural events while running Hyper-Threading\r\nTechnology, a correctable internal parity error or unpredictable system behavior may\r\noccur.\r\nImplication: A correctable error (IA32_MC0_STATUS.MCACOD=0005H and\r\nIA32_MC0_STATUS.MSCOD=0001H) may be logged. The unpredictable system\r\nbehavior frequently leads to faults (e.g. #UD, #PF, #GP). \r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM120. Performance Monitoring Counters May Undercount When Using CPL \r\nFiltering\r\nProblem: Performance Monitoring counters configured to count only OS or only USR events by\r\nsetting exactly one of bits 16 or 17 in IA32_PERFEVTSELx MSRs (186H-18DH) may not\r\ncount for a brief period during the transition to a new CPL.\r\nImplication: Due to this erratum, Performance Monitoring counters may report counts lower than\r\nexpected.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM121. PEBS EventingIP Field May Be Incorrect Under Certain Conditions\r\nProblem: The EventingIP field in the PEBS (Processor Event-Based Sampling) record reports the\r\naddress of the instruction that triggered the PEBS event. Under certain complex\r\nmicroarchitectural conditions, the EventingIP field may be incorrect.\r\nImplication: A measurement of ring transitions (using the edge-detect bit 18 in IA32_PERFEVTSELx)\r\nmay undercount, such as CPL_CYCLES.RING0_TRANS (Event 5CH, Umask 01H).\r\nAdditionally, the sum of an OS-only event and a USR-only event may not exactly equal\r\nan event counting both OS and USR. Intel has not observed any other software-visible\r\nimpact.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM122. RF May be Incorrectly Set in The EFLAGS That is Saved on a Fault in \r\nPEBS or BTS\r\nProblem: After a fault due to a failed PEBS (Processor Event Based Sampling) or BTS (Branch\r\nTrace Store) address translation, the RF (resume flag) may be incorrectly set in the\r\nEFLAGS image that is saved.\r\nImplication: When this erratum occurs, a code breakpoint on the instruction following the return\r\nfrom handling the fault will not be detected. This erratum only happens when the user\r\ndoes not prevent faults on PEBS or BTS.\r\nWorkaround: Software should always prevent faults on PEBS or BTS.\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/ba4258a6-81ba-498c-8212-27ade4ec686e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e5d2c90a5a43a970e7ef17353b40046e80f1286adb2290ac0f19b9e522225102",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 423
      },
      {
        "segments": [
          {
            "segment_id": "304c4555-abdf-45cd-9c29-8510484bcc3b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 46,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n46 Document Number: 330836-029\r\nBDM123. Some Memory Performance Monitoring Events May Produce Incorrect \r\nResults When Filtering on Either OS or USR Modes\r\nProblem: The memory at-retirement performance monitoring events (listed below) may produce\r\nincorrect results when a performance counter is configured in OS-only or USR-only\r\nmodes (bits 17 or 16 in IA32_PERFEVTSELx MSR). Counters with both OS and USR bits\r\nset are not affected by this erratum.\r\nThe list of affected memory at-retirement events for BDW is as follows:\r\nMEM_UOPS_RETIRED.STLB_MISS_LOADS event D0H, umask 11H\r\nMEM_UOPS_RETIRED.STLB_MISS_STORES event D0H, umask 12H\r\nMEM_UOPS_RETIRED.LOCK_LOADS event D0H, umask 21H \r\nMEM_UOPS_RETIRED.SPLIT_LOADS event D0H, umask 41H\r\nMEM_UOPS_RETIRED.SPLIT_STORES event D0H, umask 42H\r\nMEM_LOAD_UOPS_RETIRED.L2_HIT event D1H, umask 02H\r\nMEM_LOAD_UOPS_RETIRED.L3_HIT event D1H, umask 04H\r\nMEM_LOAD_UOPS_RETIRED.L1_MISS event D1H, umask 08H\r\nMEM_LOAD_UOPS_RETIRED.L2_MISS event D1H, umask 10H\r\nMEM_LOAD_UOPS_RETIRED.L3_MISS event D1H, umask 20H\r\nMEM_LOAD_UOPS_RETIRED.HIT_LFB event D1H, umask 40H\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_MISS event D2H, umask 01H\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_HIT event D2H, umask 02H\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_HITM event D2H, umask 04H\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_NONE event D2H, umask 08H\r\nMEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM event D3H, umask 01H\r\nImplication: The listed performance monitoring events may produce incorrect results including PEBS\r\nrecords generated at an incorrect point.\r\nWorkaround: None identified.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM124. Some DRAM And L3 Cache Performance Monitoring Events May \r\nUndercount\r\nProblem: Due to this erratum, the supplier may be misattributed to unknown, and the following\r\nevents may undercount:\r\nMEM_LOAD_UOPS_RETIRED.L3_HIT (Event D1H Umask 04H)\r\nMEM_LOAD_UOPS_RETIRED.L3_MISS (Event D1H Umask 20H)\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS (Event D2H Umask 01H)\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT (Event D2H Umask 02H)\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM (Event D2H Umask 04H)\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE (Event D2H Umask 08H)\r\nMEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM (Event D3H Umask 01H)\r\nMEM_TRANS_RETIRED.LOAD_LATENCY (Event CDH Umask 01H)\r\nImplication: The affected events may undercount, resulting in inaccurate memory profiles.For the\r\naffected events that are precise, PEBS records may be generated at incorrect points. Intel \r\nhas observed incorrect counts by as much as 20%\r\nWorkaround: None Identified\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/304c4555-abdf-45cd-9c29-8510484bcc3b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1fd9866f328fc8e3395b31bcda3c7e8ba41df1493086dd3825dc7699e6838a38",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 343
      },
      {
        "segments": [
          {
            "segment_id": "11c452f0-f496-4457-a98b-c9a20cfc1e93",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 47,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 47\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nBDM125. An x87 Store Instruction Which Pends #PE While EPT is Enabled May \r\nLead to an Unexpected Machine Check and/or Incorrect x87 State \r\nInformation\r\nProblem: The execution of an x87 store instruction which causes a #PE (Precision Exception) to\r\nbe pended and also causes a VM-exit due to an EPT violation or misconfiguration may\r\nlead the VMM logging a machine check exception with a cache hierarchy error\r\n(IA32_MCi_STATUS.MCACOD = 0150H and IA32_MCi_STATUS.MSCOD = 000FH).\r\nAdditionally, FSW.PE and FSW.ES (bits 5 and 7 of the FPU Status Word) may be\r\nincorrectly set to 1, and the x87 Last Instruction Opcode (FOP) may be incorrect.\r\nImplication: When this erratum occurs, the VMM may receive an expected machine check exception\r\nand software attempting to handle the #PE may not behave as expected.\r\nWorkaround: None identified\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM126. General-Purpose Performance Monitoring Counters 4-7 Do Not Count \r\nWith USR Mode Only Filtering\r\nProblem: The IA32_PMC4-7 MSR (C5H-C8H) general-purpose performance monitoring counters\r\nwill not count when the associated CPL filter selection in IA32_PERFEVTSELx MSR's\r\n(18AH-18DH) USR field (bit 16) is set while OS field (bit 17) is not set. \r\nImplication: Software depending upon IA32_PMC4-7 to count only USR events will not operate as\r\nexpected. Counting OS only events or OS and USR events together is unaffected by this\r\nerratum.\r\nWorkaround: None identified\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM127. Writing MSR_LASTBRANCH_x_FROM_IP May #GP When Intel® TSX is \r\nNot Supported\r\nProblem: Due to this erratum, on processors that do not support Intel TSX (Intel® Transactional\r\nSynchronization Extensions) (CPUID.07H.EBX bits 4 and 11 are both zero), writes to\r\nMSR_LASTBRANCH_x_FROM_IP (MSR 680H to 68FH) may #GP unless bits[62:61] are\r\nequal to bit[47].\r\nImplication: The value read from MSR_LASTBRANCH_x_FROM_IP is unaffected by this erratum; bits\r\n[62:61] contain IN_TSX and TSX_ABORT information respectively. Software restoring\r\nthese MSRs from saved values are subject to this erratum.\r\nWorkaround: Before writing MSR_LASTBRANCH_x_FROM_IP, ensure the value being written has\r\nbit[47] replicated in bits[62:61]. This is most easily accomplished by sign extending\r\nfrom bit[47] to bits[62:48].\r\nStatus: For the steppings affected, see the Summary Table of Changes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/11c452f0-f496-4457-a98b-c9a20cfc1e93.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4bb3792910021b0f09d43b4649efcec10e0130c23778f54dbcb90b7755a664ec",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 394
      },
      {
        "segments": [
          {
            "segment_id": "4f89890b-0146-487f-a67b-d69d9a6918cf",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 48,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n48 Document Number: 330836-029\r\nBDM128. APIC Timer Interrupt May Not be Generated at The Correct Time In \r\nTSC-Deadline Mode \r\nProblem: After writing to the IA32_TSC_ADJUST MSR (3BH), any subsequent write to the\r\nIA32_TSC_DEADLINE MSR (6E0H) may incorrectly process the desired deadline. When\r\nthis erratum occurs, the resulting timer interrupt may be generated at the incorrect\r\ntime. \r\nImplication: When the local APIC (Advanced Programmable Interrupt Controller) timer is configured\r\nfor TSC-Deadline mode, a timer interrupt may be generated much earlier than\r\nexpected or much later than expected. Intel has not observed this erratum with most\r\ncommercially available software.\r\nWorkaround: It is possible for the BIOS to contain a workaround for this erratum.\r\nStatus: For the steppings affected, see the Summary Table of Changes.\r\nBDM129. N/A. Erratum has been Removed\r\n§ §",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/4f89890b-0146-487f-a67b-d69d9a6918cf.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b5723ccad69c141d847a5ae3a42d6d8a4eb6c250f41affc1d4b49d94773f0b57",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a56d849a-e2e5-4889-8d10-3d2b3a1c60ab",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 49,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 49\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nSpecification Changes\r\nThe Specification Changes listed in this section apply to the following documents:\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A: Instruction Set \r\nReference Manual A-M\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B: Instruction Set \r\nReference Manual N-Z\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System \r\nProgramming Guide\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B: System \r\nProgramming Guide\r\nThere are no new Specification Changes in this Specification Update revision.\r\n§ §",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/a56d849a-e2e5-4889-8d10-3d2b3a1c60ab.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2641cc92b4c6805eb93994b355ad9aacb4b2ec8df8d84562a18793a9adeeea40",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f255744a-c2f8-482b-a8cf-ddf7ce3c88db",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 50,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n50 Document Number: 330836-029\r\nSpecification Clarifications\r\nThe Specification Clarifications listed in this section may apply to the following documents:\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A: Instruction Set \r\nReference Manual A-M\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B: Instruction Set \r\nReference Manual N-Z\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System \r\nProgramming Guide\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B: System \r\nProgramming Guide\r\nThere are no new Specification Changes in this Specification Update revision.\r\n§ §",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/f255744a-c2f8-482b-a8cf-ddf7ce3c88db.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4db371970bc0bd0f653af5ca29dce9ce1e6e8bc577aef11566f9b3bb589b7dcc",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 441
      },
      {
        "segments": [
          {
            "segment_id": "830db3ea-5d3a-45fc-8d4a-f518ff9736be",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 51,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nJuly 2017 Specification Update\r\nDocument Number: 330836-029 51\r\n 5th Generation Intel® Core and M- Processor Families, Mobile Intel® Pentium® and Celeron® Processor Families\r\nDocumentation Changes\r\nThe Documentation Changes listed in this section apply to the following documents:\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A: Instruction Set \r\nReference Manual A-M\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B: Instruction Set \r\nReference Manual N-Z\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System \r\nProgramming Guide\r\n• Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B: System \r\nProgramming Guide\r\nAll Documentation Changes will be incorporated into a future version of the appropriate Processor \r\ndocumentation.\r\nNote: Documentation changes for Intel® 64 and IA-32 Architecture Software Developer's \r\nManual volumes 1, 2A, 2B, 3A, and 3B will be posted in a separate document, Intel® 64 \r\nand IA-32 Architecture Software Developer's Manual Documentation Changes. Use the \r\nfollowing link to access this file: http://www.intel.com/content/www/us/en/processors/\r\narchitectures-software-developer-manuals.html\r\nThere are no new Documentation Changes in this Specification Update revision.\r\n§ §",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/830db3ea-5d3a-45fc-8d4a-f518ff9736be.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=be95810da7453e89bcef57851d65d0d06bfc71cd6c888ed609903fb83f19e85c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d5a09059-3c71-4109-bc49-8e07ef685a4c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 52,
            "page_width": 612,
            "page_height": 792,
            "content": "5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families \r\n5th Generation Intel® Core and M- Processor Families, Mobile Intel®\r\n Pentium® and Celeron® Processor Families\r\nSpecification Update July 2017\r\n52 Document Number: 330836-029",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/d5a09059-3c71-4109-bc49-8e07ef685a4c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=774e3638783e829ce2d8d81129c498313c51f8a904015753f3394b8cd8e8c62a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "044280b1-0a7d-4868-9793-497bb44b1c13",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 612,
              "height": 792
            },
            "page_number": 53,
            "page_width": 612,
            "page_height": 792,
            "content": "Specification Update 1\r\nSummary Tables of Changes..........................................................................................8\r\nIdentification Information ..............................................................................................13\r\nErrata...............................................................................................................................17\r\nSpecification Changes...................................................................................................49\r\nSpecification Clarifications ...........................................................................................50\r\nDocumentation Changes...............................................................................................51",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/68ed781f-81d9-41cc-b930-732bfbec9b91/images/044280b1-0a7d-4868-9793-497bb44b1c13.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041517Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=758d87f82c716bfd6ae66ddf4080123335a768566426b88d009fac366034e399",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 255
      }
    ],
    "extracted_json": {
      "title": "Document Metadata",
      "schema_type": "object",
      "extracted_fields": [
        {
          "name": "title",
          "field_type": "string",
          "value": "```json\n{\n  \"title\": \"5th Generation Intel® Core™ Processor Family, Intel® Core™ M-Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family Specification Update July 2017\"\n}\n```"
        },
        {
          "name": "author",
          "field_type": "string",
          "value": "Intel Corporation\n"
        },
        {
          "name": "date_published",
          "field_type": "string",
          "value": "```json\n{\"date_published\": \"July 2017\"}\n```"
        },
        {
          "name": "location",
          "field_type": "string",
          "value": "```json\n{\"location\": \"Summary Tables of Changes..........................................................................................8\\nIdentification Information ..............................................................................................13\\nErrata...............................................................................................................................17\\nSpecification Changes...................................................................................................49\\nSpecification Clarifications ...........................................................................................50\\nDocumentation Changes...............................................................................................51\"}\n```"
        }
      ]
    }
  }
}