INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/labE/labE.srcs/sources_1/imports/Downloads/amult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module amult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/labE/labE.srcs/sim_1/imports/Downloads/amult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amult_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/labE/labE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
