16:15:35 **** Build of configuration Hardware for project vts_Opt1Baseline ****
make -j16 all 
g++ -std=c++1y -DVITIS_PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 -D__USE_XOPEN2K8 -I/opt/xilinx/xrt/include/ -I/opt/Xilinx/Vitis_HLS/2022.1/include/ -O2 -g -Wall -c -fmessage-length=0 -o "src/help_functions.o" "../src/help_functions.cpp"
g++ -std=c++1y -DVITIS_PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 -D__USE_XOPEN2K8 -I/opt/xilinx/xrt/include/ -I/opt/Xilinx/Vitis_HLS/2022.1/include/ -O2 -g -Wall -c -fmessage-length=0 -o "src/host.o" "../src/host.cpp"
In file included from /usr/include/CL/cl.h:32,
                 from ../src/help_functions.h:25,
                 from ../src/help_functions.cpp:31:
/usr/include/CL/cl_version.h:34:104: note: #pragma message: cl_version.h: CL_TARGET_OPENCL_VERSION is not defined. Defaulting to 220 (OpenCL 2.2)
   34 | #pragma message("cl_version.h: CL_TARGET_OPENCL_VERSION is not defined. Defaulting to 220 (OpenCL 2.2)")
      |                                                                                                        ^
In file included from /usr/include/CL/cl.h:32,
                 from ../src/host.cpp:42:
/usr/include/CL/cl_version.h:34:104: note: #pragma message: cl_version.h: CL_TARGET_OPENCL_VERSION is not defined. Defaulting to 220 (OpenCL 2.2)
   34 | #pragma message("cl_version.h: CL_TARGET_OPENCL_VERSION is not defined. Defaulting to 220 (OpenCL 2.2)")
      |                                                                                                        ^
../src/host.cpp: In function ‘int main(int, char**)’:
../src/host.cpp:285:142: warning: ‘_cl_command_queue* clCreateCommandQueue(cl_context, cl_device_id, cl_command_queue_properties, cl_int*)’ is deprecated [-Wdeprecated-declarations]
  285 |  Command_Queue = clCreateCommandQueue(Context, Target_Device_ID, CL_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE | CL_QUEUE_PROFILING_ENABLE, &errCode);
      |                                                                                                                                              ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1781:1: note: declared here
 1781 | clCreateCommandQueue(cl_context                     context,
      | ^~~~~~~~~~~~~~~~~~~~
../src/host.cpp:285:142: warning: ‘_cl_command_queue* clCreateCommandQueue(cl_context, cl_device_id, cl_command_queue_properties, cl_int*)’ is deprecated [-Wdeprecated-declarations]
  285 |  Command_Queue = clCreateCommandQueue(Context, Target_Device_ID, CL_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE | CL_QUEUE_PROFILING_ENABLE, &errCode);
      |                                                                                                                                              ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1781:1: note: declared here
 1781 | clCreateCommandQueue(cl_context                     context,
      | ^~~~~~~~~~~~~~~~~~~~
../src/host.cpp:677:79: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  677 |  errCode = clEnqueueTask(Command_Queue, K_KVConstAdd, 0, NULL, &K_exe_event[0]);
      |                                                                               ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:677:79: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  677 |  errCode = clEnqueueTask(Command_Queue, K_KVConstAdd, 0, NULL, &K_exe_event[0]);
      |                                                                               ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:685:82: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  685 |  errCode = clEnqueueTask(Command_Queue, K_KA, 1, &K_exe_event[0], &K_exe_event[2]);
      |                                                                                  ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:685:82: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  685 |  errCode = clEnqueueTask(Command_Queue, K_KA, 1, &K_exe_event[0], &K_exe_event[2]);
      |                                                                                  ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:694:83: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  694 |  errCode = clEnqueueTask(Command_Queue, K_KpB, 1, &K_exe_event[2], &K_exe_event[1]);
      |                                                                                   ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:694:83: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  694 |  errCode = clEnqueueTask(Command_Queue, K_KpB, 1, &K_exe_event[2], &K_exe_event[1]);
      |                                                                                   ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:702:82: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  702 |  errCode = clEnqueueTask(Command_Queue, K_KB, 1, &K_exe_event[1], &K_exe_event[3]);
      |                                                                                  ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:702:82: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  702 |  errCode = clEnqueueTask(Command_Queue, K_KB, 1, &K_exe_event[1], &K_exe_event[3]);
      |                                                                                  ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:710:85: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  710 |  errCode = clEnqueueTask(Command_Queue, K_KCalc, 2, &K_exe_event[2], &K_exe_event[4]);
      |                                                                                     ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
../src/host.cpp:710:85: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
  710 |  errCode = clEnqueueTask(Command_Queue, K_KCalc, 2, &K_exe_event[2], &K_exe_event[4]);
      |                                                                                     ^
In file included from ../src/host.cpp:42:
/usr/include/CL/cl.h:1794:1: note: declared here
 1794 | clEnqueueTask(cl_command_queue  command_queue,
      | ^~~~~~~~~~~~~
g++ -o "vts_Opt1Baseline" src/help_functions.o src/host.o -lxilinxopencl -lpthread -lrt -lstdc++ -L/opt/xilinx/xrt/lib/ -Wl,-rpath-link,/opt/xilinx/xrt/lib
16:15:37 **** Build of configuration Hardware for project vts_Opt1Baseline_kernels ****
make -j16 all 
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KpB-compile.cfg -o"build/KpB.xo" "../src/K_KpB.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KA-compile.cfg -o"build/KA.xo" "../src/K_KA.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KB-compile.cfg -o"build/KB.xo" "../src/K_KB.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KCalc-compile.cfg -o"build/KCalc.xo" "../src/K_KCalc.cpp"
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --compile -I"../src" --config KVConstAdd-compile.cfg -o"build/KVConstAdd.xo" "../src/K_KVConstAdd.cpp"
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KCalc
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KCalc

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KpB
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KpB

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KA
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KA
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KVConstAdd
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KVConstAdd
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KB
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/logs/KB
Running Dispatch Server on port: 41755
Running Dispatch Server on port: 43837
Running Dispatch Server on port: 45283
Running Dispatch Server on port: 32779
Running Dispatch Server on port: 43105
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB.xo.compile_summary, at Wed Oct 23 16:15:48 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:15:48 2024
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KCalc'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KVConstAdd'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KB'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KA'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-242] Creating kernel: 'KpB'

===>The following messages were generated while  performing high-level synthesis for kernel: KVConstAdd Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd/KVConstAdd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'loop_st_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 142, loop 'loop_st_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KA Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA/KA/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'loop_st_1'.
WARNING: [v++ 200-885] The II Violation in module 'KA_Pipeline_loop_st_1' (loop 'loop_st_1'): Unable to schedule bus request operation ('gmem_load_1_req', /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KA.cpp:42) on port 'gmem' (/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KA.cpp:42) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 76, loop 'loop_st_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KB Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB/KB/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_43_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_47_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KCalc Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc/KCalc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [v++ 200-885] The II Violation in module 'KCalc_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to schedule bus request operation ('gmem_load_1_req', /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KCalc.cpp:47) on port 'gmem' (/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KCalc.cpp:47) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 74, loop 'VITIS_LOOP_45_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: KpB Log file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB/KpB/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
WARNING: [v++ 200-885] The II Violation in module 'KpB_Pipeline_VITIS_LOOP_46_1' (loop 'VITIS_LOOP_46_1'): Unable to schedule bus request operation ('gmem_load_1_req', /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KpB.cpp:47) on port 'gmem' (/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/src/K_KpB.cpp:47) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 75, loop 'VITIS_LOOP_46_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'VITIS_LOOP_50_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 368.77 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KVConstAdd/system_estimate_KVConstAdd.xtxt
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KA/system_estimate_KA.xtxt
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KB/system_estimate_KB.xtxt
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KpB/system_estimate_KpB.xtxt
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/reports/KCalc/system_estimate_KCalc.xtxt
INFO: [v++ 60-586] Created build/KVConstAdd.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KA.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KB.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KpB.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
INFO: [v++ 60-586] Created build/KCalc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
16:16:14 **** Build of configuration Hardware for project vts_Opt1Baseline_system_hw_link ****
make all 
/opt/Xilinx/Vitis/2022.1/bin/v++ --target hw --link --config binary_container_1-link.cfg -o"binary_container_1.xclbin" ../../vts_Opt1Baseline_kernels/Hardware/build/KA.xo ../../vts_Opt1Baseline_kernels/Hardware/build/KB.xo ../../vts_Opt1Baseline_kernels/Hardware/build/KCalc.xo ../../vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd.xo ../../vts_Opt1Baseline_kernels/Hardware/build/KpB.xo
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/reports/link
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/logs/link
Running Dispatch Server on port: 42871
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.xclbin.link_summary, at Wed Oct 23 16:16:25 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:16:25 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:16:28] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA.xo --xo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB.xo --xo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc.xo --xo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd.xo --xo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB.xo -keep --config /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --target hw --output_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int --temp_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 16:16:29 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KA.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KB.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KCalc.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KVConstAdd.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_kernels/Hardware/build/KpB.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:16:31] build_xd_ip_db started: /opt/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/hw.hpfm -clkid 0 -ip /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_KA_1_0,KA -ip /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_KB_1_0,KB -ip /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_KCalc_1_0,KCalc -ip /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_KVConstAdd_1_0,KVConstAdd -ip /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_KpB_1_0,KpB -o /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:16:34] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2270.898 ; gain = 0.000 ; free physical = 32504 ; free virtual = 77886
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:16:34] cfgen started: /opt/Xilinx/Vitis/2022.1/bin/cfgen  -nk KA:1:KA_1 -nk KB:1:KB_1 -nk KCalc:1:KCalc_1 -nk KVConstAdd:1:KVConstAdd_1 -nk KpB:1:KpB_1 -dmclkid 0 -r /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: KA, num: 1  {KA_1}
INFO: [CFGEN 83-0]   kernel: KB, num: 1  {KB_1}
INFO: [CFGEN 83-0]   kernel: KCalc, num: 1  {KCalc_1}
INFO: [CFGEN 83-0]   kernel: KVConstAdd, num: 1  {KVConstAdd_1}
INFO: [CFGEN 83-0]   kernel: KpB, num: 1  {KpB_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument KA_1.A to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KA_1.R to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KB_1.A to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KB_1.R to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KCalc_1.A to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KCalc_1.B to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KCalc_1.R to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KVConstAdd_1.V to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KpB_1.A to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KpB_1.B to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument KpB_1.R to HBM[0]
INFO: [SYSTEM_LINK 82-37] [16:16:37] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2270.898 ; gain = 0.000 ; free physical = 32505 ; free virtual = 77888
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:16:37] cf2bd started: /opt/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd --temp_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link --output_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:16:39] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2270.898 ; gain = 0.000 ; free physical = 32498 ; free virtual = 77885
INFO: [v++ 60-1441] [16:16:39] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 32540 ; free virtual = 77928
INFO: [v++ 60-1443] [16:16:39] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -rtd /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw.rtd -nofilter /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw_full.rtd -xclbin /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -o /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:16:41] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 32540 ; free virtual = 77928
INFO: [v++ 60-1443] [16:16:41] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [16:16:42] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 32525 ; free virtual = 77912
INFO: [v++ 60-1443] [16:16:42] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_5_202210_1 --remote_ip_cache /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/.ipcache -s --output_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int --log_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/logs/link --report_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/reports/link --config /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini -k /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link --no-info --iprepo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_KVConstAdd_1_0 --iprepo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_KpB_1_0 --iprepo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_KB_1_0 --iprepo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_KA_1_0 --iprepo /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_KCalc_1_0 --messageDb /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_5_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform
[16:16:51] Run vpl: Step create_project: Started
Creating Vivado project.
[16:16:54] Run vpl: Step create_project: Completed
[16:16:54] Run vpl: Step create_bd: Started
[16:17:14] Run vpl: Step create_bd: Completed
[16:17:14] Run vpl: Step update_bd: Started
[16:17:14] Run vpl: Step update_bd: Completed
[16:17:14] Run vpl: Step generate_target: Started
[16:18:01] Run vpl: Step generate_target: Completed
[16:18:01] Run vpl: Step config_hw_runs: Started
[16:18:36] Run vpl: Step config_hw_runs: Completed
[16:18:36] Run vpl: Step synth: Started
[16:19:08] Block-level synthesis in progress, 0 of 135 jobs complete, 8 jobs running.
[16:19:39] Block-level synthesis in progress, 7 of 135 jobs complete, 3 jobs running.
[16:20:10] Block-level synthesis in progress, 9 of 135 jobs complete, 8 jobs running.
[16:20:41] Block-level synthesis in progress, 14 of 135 jobs complete, 7 jobs running.
[16:21:12] Block-level synthesis in progress, 18 of 135 jobs complete, 7 jobs running.
[16:21:42] Block-level synthesis in progress, 32 of 135 jobs complete, 5 jobs running.
[16:22:13] Block-level synthesis in progress, 38 of 135 jobs complete, 8 jobs running.
[16:22:44] Block-level synthesis in progress, 41 of 135 jobs complete, 7 jobs running.
[16:23:15] Block-level synthesis in progress, 47 of 135 jobs complete, 7 jobs running.
[16:23:46] Block-level synthesis in progress, 50 of 135 jobs complete, 6 jobs running.
[16:24:17] Block-level synthesis in progress, 55 of 135 jobs complete, 7 jobs running.
[16:24:48] Block-level synthesis in progress, 61 of 135 jobs complete, 6 jobs running.
[16:25:19] Block-level synthesis in progress, 69 of 135 jobs complete, 7 jobs running.
[16:25:50] Block-level synthesis in progress, 75 of 135 jobs complete, 4 jobs running.
[16:26:21] Block-level synthesis in progress, 81 of 135 jobs complete, 8 jobs running.
[16:26:52] Block-level synthesis in progress, 90 of 135 jobs complete, 7 jobs running.
[16:27:23] Block-level synthesis in progress, 92 of 135 jobs complete, 7 jobs running.
[16:27:54] Block-level synthesis in progress, 101 of 135 jobs complete, 6 jobs running.
[16:28:25] Block-level synthesis in progress, 104 of 135 jobs complete, 6 jobs running.
[16:28:56] Block-level synthesis in progress, 115 of 135 jobs complete, 7 jobs running.
[16:29:28] Block-level synthesis in progress, 117 of 135 jobs complete, 8 jobs running.
[16:29:59] Block-level synthesis in progress, 128 of 135 jobs complete, 4 jobs running.
[16:30:30] Block-level synthesis in progress, 133 of 135 jobs complete, 2 jobs running.
[16:31:00] Block-level synthesis in progress, 135 of 135 jobs complete, 0 jobs running.
[16:31:31] Top-level synthesis in progress.
[16:31:50] Run vpl: Step synth: Completed
[16:31:50] Run vpl: Step impl: Started
[16:35:57] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 19m 14s 

[16:35:57] Starting logic optimization..
[16:36:28] Phase 1 Retarget
[16:36:28] Phase 2 Constant propagation
[16:36:59] Phase 3 Sweep
[16:36:59] Phase 4 BUFG optimization
[16:37:29] Phase 5 Shift Register Optimization
[16:37:29] Phase 6 Post Processing Netlist
[16:38:00] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 03s 

[16:38:00] Starting logic placement..
[16:38:31] Phase 1 Placer Initialization
[16:38:31] Phase 1.1 Placer Initialization Netlist Sorting
[16:39:32] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[16:40:04] Phase 1.3 Build Placer Netlist Model
[16:40:34] Phase 1.4 Constrain Clocks/Macros
[16:41:05] Phase 2 Global Placement
[16:41:05] Phase 2.1 Floorplanning
[16:41:05] Phase 2.1.1 Partition Driven Placement
[16:41:05] Phase 2.1.1.1 PBP: Partition Driven Placement
[16:41:36] Phase 2.1.1.2 PBP: Clock Region Placement
[16:41:36] Phase 2.1.1.3 PBP: Compute Congestion
[16:41:36] Phase 2.1.1.4 PBP: UpdateTiming
[16:41:36] Phase 2.1.1.5 PBP: Add part constraints
[16:41:36] Phase 2.2 Physical Synthesis After Floorplan
[16:41:36] Phase 2.3 Update Timing before SLR Path Opt
[16:41:36] Phase 2.4 Post-Processing in Floorplanning
[16:42:07] Phase 2.5 Global Placement Core
[16:44:41] Phase 2.5.1 Physical Synthesis In Placer
[16:45:43] Phase 3 Detail Placement
[16:45:43] Phase 3.1 Commit Multi Column Macros
[16:45:43] Phase 3.2 Commit Most Macros & LUTRAMs
[16:45:43] Phase 3.3 Small Shape DP
[16:45:43] Phase 3.3.1 Small Shape Clustering
[16:46:14] Phase 3.3.2 Flow Legalize Slice Clusters
[16:46:14] Phase 3.3.3 Slice Area Swap
[16:46:14] Phase 3.3.3.1 Slice Area Swap Initial
[16:46:14] Phase 3.4 Place Remaining
[16:46:44] Phase 3.5 Re-assign LUT pins
[16:46:44] Phase 3.6 Pipeline Register Optimization
[16:46:44] Phase 3.7 Fast Optimization
[16:46:44] Phase 4 Post Placement Optimization and Clean-Up
[16:46:44] Phase 4.1 Post Commit Optimization
[16:47:15] Phase 4.1.1 Post Placement Optimization
[16:47:46] Phase 4.1.1.1 BUFG Replication
[16:47:46] Phase 4.1.1.2 Post Placement Timing Optimization
[16:51:22] Phase 4.1.1.3 Replication
[16:51:52] Phase 4.2 Post Placement Cleanup
[16:51:52] Phase 4.3 Placer Reporting
[16:51:52] Phase 4.3.1 Print Estimated Congestion
[16:52:23] Phase 4.4 Final Placement Cleanup
[16:53:25] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 15m 25s 

[16:53:25] Starting logic routing..
[16:53:56] Phase 1 Build RT Design
[16:54:27] Phase 2 Router Initialization
[16:54:27] Phase 2.1 Fix Topology Constraints
[16:54:27] Phase 2.2 Pre Route Cleanup
[16:54:58] Phase 2.3 Global Clock Net Routing
[16:54:58] Phase 2.4 Update Timing
[16:55:29] Phase 2.5 Update Timing for Bus Skew
[16:55:29] Phase 2.5.1 Update Timing
[16:55:59] Phase 3 Initial Routing
[16:55:59] Phase 3.1 Global Routing
[16:56:30] Phase 4 Rip-up And Reroute
[16:56:30] Phase 4.1 Global Iteration 0
[16:59:05] Phase 4.2 Global Iteration 1
[17:00:06] Phase 4.3 Global Iteration 2
[17:00:37] Phase 5 Delay and Skew Optimization
[17:00:37] Phase 5.1 Delay CleanUp
[17:00:37] Phase 5.1.1 Update Timing
[17:00:37] Phase 5.2 Clock Skew Optimization
[17:01:08] Phase 6 Post Hold Fix
[17:01:08] Phase 6.1 Hold Fix Iter
[17:01:08] Phase 6.1.1 Update Timing
[17:01:08] Phase 7 Leaf Clock Prog Delay Opt
[17:01:39] Phase 8 Route finalize
[17:01:39] Phase 9 Verifying routed nets
[17:01:39] Phase 10 Depositing Routes
[17:02:09] Phase 11 Resolve XTalk
[17:02:09] Phase 12 Post Router Timing
[17:02:09] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 08m 44s 

[17:02:09] Starting bitstream generation..
[17:06:17] Creating bitmap...
[17:08:20] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[17:08:20] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 06m 11s 
[17:08:40] Run vpl: Step impl: Completed
[17:08:41] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [17:08:43] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:30 ; elapsed = 00:52:01 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 28879 ; free virtual = 75221
INFO: [v++ 60-1443] [17:08:43] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/address_map.xml -sdsl /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -xclbin /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -rtd /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd -o /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [17:08:45] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 31508 ; free virtual = 77850
INFO: [v++ 60-1443] [17:08:45] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd --append-section :JSON:/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml --add-section SYSTEM_METADATA:RAW:/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_5_202210_1 --output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 32597400 bytes
Format : RAW
File   : '/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 5138 bytes
Format : JSON
File   : '/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12479 bytes
Format : RAW
File   : '/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 39214 bytes
Format : RAW
File   : '/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (32686649 bytes) to the output file: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:08:46] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 31477 ; free virtual = 77850
INFO: [v++ 60-1443] [17:08:46] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.xclbin.info --input /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [17:08:46] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 31476 ; free virtual = 77850
INFO: [v++ 60-1443] [17:08:46] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [17:08:46] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2209.328 ; gain = 0.000 ; free physical = 31476 ; free virtual = 77850
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/reports/link/system_estimate_binary_container_1.xtxt
INFO: [v++ 60-586] Created /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.ltx
INFO: [v++ 60-586] Created binary_container_1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/logs/link/vivado.log
	Steps Log File: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 52m 31s
INFO: [v++ 60-1653] Closing dispatch client.
17:08:52 **** Build of configuration Hardware for project vts_Opt1Baseline_system ****
make all 
/opt/Xilinx/Vitis/2022.1/bin/v++ --package --config package.cfg ../../vts_Opt1Baseline_system_hw_link/Hardware/binary_container_1.xclbin -o binary_container_1.xclbin
Option Map File Used: '/opt/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system/Hardware/package.build/reports/package
	Log files: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system/Hardware/package.build/logs/package
Running Dispatch Server on port: 44445
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system/Hardware/binary_container_1.xclbin.package_summary, at Wed Oct 23 17:09:03 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 23 17:09:03 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system/Hardware/package.build/reports/package/v++_package_binary_container_1_guidance.html', at Wed Oct 23 17:09:04 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system/Hardware/binary_container_1.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/HLSNAS/01.OIAetA/course-lab_3/Lab3/vts_Opt1Baseline_system/Hardware/binary_container_1.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 14s
INFO: [v++ 60-1653] Closing dispatch client.
cp -f binary_container_1.xclbin ../../vts_Opt1Baseline/Hardware
