/// Auto-generated bit field definitions for DMAC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dmac {

using namespace alloy::hal::bitfields;

// ============================================================================
// DMAC Bit Field Definitions
// ============================================================================

/// GCFG - DMAC Global Configuration Register
namespace gcfg {
    /// Arbiter Configuration
    /// Position: 4, Width: 1
    /// Access: read-write
    using ARB_CFG = BitField<4, 1>;
    constexpr uint32_t ARB_CFG_Pos = 4;
    constexpr uint32_t ARB_CFG_Msk = ARB_CFG::mask;
    /// Enumerated values for ARB_CFG
    namespace arb_cfg {
        constexpr uint32_t FIXED = 0;
        constexpr uint32_t ROUND_ROBIN = 1;
    }

}  // namespace gcfg

/// EN - DMAC Enable Register
namespace en {
    /// General Enable of DMA
    /// Position: 0, Width: 1
    /// Access: read-write
    using ENABLE = BitField<0, 1>;
    constexpr uint32_t ENABLE_Pos = 0;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

}  // namespace en

/// SREQ - DMAC Software Single Request Register
namespace sreq {
    /// Source Request
    /// Position: 0, Width: 1
    /// Access: read-write
    using SSREQ0 = BitField<0, 1>;
    constexpr uint32_t SSREQ0_Pos = 0;
    constexpr uint32_t SSREQ0_Msk = SSREQ0::mask;

    /// Destination Request
    /// Position: 1, Width: 1
    /// Access: read-write
    using DSREQ0 = BitField<1, 1>;
    constexpr uint32_t DSREQ0_Pos = 1;
    constexpr uint32_t DSREQ0_Msk = DSREQ0::mask;

    /// Source Request
    /// Position: 2, Width: 1
    /// Access: read-write
    using SSREQ1 = BitField<2, 1>;
    constexpr uint32_t SSREQ1_Pos = 2;
    constexpr uint32_t SSREQ1_Msk = SSREQ1::mask;

    /// Destination Request
    /// Position: 3, Width: 1
    /// Access: read-write
    using DSREQ1 = BitField<3, 1>;
    constexpr uint32_t DSREQ1_Pos = 3;
    constexpr uint32_t DSREQ1_Msk = DSREQ1::mask;

    /// Source Request
    /// Position: 4, Width: 1
    /// Access: read-write
    using SSREQ2 = BitField<4, 1>;
    constexpr uint32_t SSREQ2_Pos = 4;
    constexpr uint32_t SSREQ2_Msk = SSREQ2::mask;

    /// Destination Request
    /// Position: 5, Width: 1
    /// Access: read-write
    using DSREQ2 = BitField<5, 1>;
    constexpr uint32_t DSREQ2_Pos = 5;
    constexpr uint32_t DSREQ2_Msk = DSREQ2::mask;

    /// Source Request
    /// Position: 6, Width: 1
    /// Access: read-write
    using SSREQ3 = BitField<6, 1>;
    constexpr uint32_t SSREQ3_Pos = 6;
    constexpr uint32_t SSREQ3_Msk = SSREQ3::mask;

    /// Destination Request
    /// Position: 7, Width: 1
    /// Access: read-write
    using DSREQ3 = BitField<7, 1>;
    constexpr uint32_t DSREQ3_Pos = 7;
    constexpr uint32_t DSREQ3_Msk = DSREQ3::mask;

    /// Source Request
    /// Position: 8, Width: 1
    /// Access: read-write
    using SSREQ4 = BitField<8, 1>;
    constexpr uint32_t SSREQ4_Pos = 8;
    constexpr uint32_t SSREQ4_Msk = SSREQ4::mask;

    /// Destination Request
    /// Position: 9, Width: 1
    /// Access: read-write
    using DSREQ4 = BitField<9, 1>;
    constexpr uint32_t DSREQ4_Pos = 9;
    constexpr uint32_t DSREQ4_Msk = DSREQ4::mask;

    /// Source Request
    /// Position: 10, Width: 1
    /// Access: read-write
    using SSREQ5 = BitField<10, 1>;
    constexpr uint32_t SSREQ5_Pos = 10;
    constexpr uint32_t SSREQ5_Msk = SSREQ5::mask;

    /// Destination Request
    /// Position: 11, Width: 1
    /// Access: read-write
    using DSREQ5 = BitField<11, 1>;
    constexpr uint32_t DSREQ5_Pos = 11;
    constexpr uint32_t DSREQ5_Msk = DSREQ5::mask;

}  // namespace sreq

/// CREQ - DMAC Software Chunk Transfer Request Register
namespace creq {
    /// Source Chunk Request
    /// Position: 0, Width: 1
    /// Access: read-write
    using SCREQ0 = BitField<0, 1>;
    constexpr uint32_t SCREQ0_Pos = 0;
    constexpr uint32_t SCREQ0_Msk = SCREQ0::mask;

    /// Destination Chunk Request
    /// Position: 1, Width: 1
    /// Access: read-write
    using DCREQ0 = BitField<1, 1>;
    constexpr uint32_t DCREQ0_Pos = 1;
    constexpr uint32_t DCREQ0_Msk = DCREQ0::mask;

    /// Source Chunk Request
    /// Position: 2, Width: 1
    /// Access: read-write
    using SCREQ1 = BitField<2, 1>;
    constexpr uint32_t SCREQ1_Pos = 2;
    constexpr uint32_t SCREQ1_Msk = SCREQ1::mask;

    /// Destination Chunk Request
    /// Position: 3, Width: 1
    /// Access: read-write
    using DCREQ1 = BitField<3, 1>;
    constexpr uint32_t DCREQ1_Pos = 3;
    constexpr uint32_t DCREQ1_Msk = DCREQ1::mask;

    /// Source Chunk Request
    /// Position: 4, Width: 1
    /// Access: read-write
    using SCREQ2 = BitField<4, 1>;
    constexpr uint32_t SCREQ2_Pos = 4;
    constexpr uint32_t SCREQ2_Msk = SCREQ2::mask;

    /// Destination Chunk Request
    /// Position: 5, Width: 1
    /// Access: read-write
    using DCREQ2 = BitField<5, 1>;
    constexpr uint32_t DCREQ2_Pos = 5;
    constexpr uint32_t DCREQ2_Msk = DCREQ2::mask;

    /// Source Chunk Request
    /// Position: 6, Width: 1
    /// Access: read-write
    using SCREQ3 = BitField<6, 1>;
    constexpr uint32_t SCREQ3_Pos = 6;
    constexpr uint32_t SCREQ3_Msk = SCREQ3::mask;

    /// Destination Chunk Request
    /// Position: 7, Width: 1
    /// Access: read-write
    using DCREQ3 = BitField<7, 1>;
    constexpr uint32_t DCREQ3_Pos = 7;
    constexpr uint32_t DCREQ3_Msk = DCREQ3::mask;

    /// Source Chunk Request
    /// Position: 8, Width: 1
    /// Access: read-write
    using SCREQ4 = BitField<8, 1>;
    constexpr uint32_t SCREQ4_Pos = 8;
    constexpr uint32_t SCREQ4_Msk = SCREQ4::mask;

    /// Destination Chunk Request
    /// Position: 9, Width: 1
    /// Access: read-write
    using DCREQ4 = BitField<9, 1>;
    constexpr uint32_t DCREQ4_Pos = 9;
    constexpr uint32_t DCREQ4_Msk = DCREQ4::mask;

    /// Source Chunk Request
    /// Position: 10, Width: 1
    /// Access: read-write
    using SCREQ5 = BitField<10, 1>;
    constexpr uint32_t SCREQ5_Pos = 10;
    constexpr uint32_t SCREQ5_Msk = SCREQ5::mask;

    /// Destination Chunk Request
    /// Position: 11, Width: 1
    /// Access: read-write
    using DCREQ5 = BitField<11, 1>;
    constexpr uint32_t DCREQ5_Pos = 11;
    constexpr uint32_t DCREQ5_Msk = DCREQ5::mask;

}  // namespace creq

/// LAST - DMAC Software Last Transfer Flag Register
namespace last {
    /// Source Last
    /// Position: 0, Width: 1
    /// Access: read-write
    using SLAST0 = BitField<0, 1>;
    constexpr uint32_t SLAST0_Pos = 0;
    constexpr uint32_t SLAST0_Msk = SLAST0::mask;

    /// Destination Last
    /// Position: 1, Width: 1
    /// Access: read-write
    using DLAST0 = BitField<1, 1>;
    constexpr uint32_t DLAST0_Pos = 1;
    constexpr uint32_t DLAST0_Msk = DLAST0::mask;

    /// Source Last
    /// Position: 2, Width: 1
    /// Access: read-write
    using SLAST1 = BitField<2, 1>;
    constexpr uint32_t SLAST1_Pos = 2;
    constexpr uint32_t SLAST1_Msk = SLAST1::mask;

    /// Destination Last
    /// Position: 3, Width: 1
    /// Access: read-write
    using DLAST1 = BitField<3, 1>;
    constexpr uint32_t DLAST1_Pos = 3;
    constexpr uint32_t DLAST1_Msk = DLAST1::mask;

    /// Source Last
    /// Position: 4, Width: 1
    /// Access: read-write
    using SLAST2 = BitField<4, 1>;
    constexpr uint32_t SLAST2_Pos = 4;
    constexpr uint32_t SLAST2_Msk = SLAST2::mask;

    /// Destination Last
    /// Position: 5, Width: 1
    /// Access: read-write
    using DLAST2 = BitField<5, 1>;
    constexpr uint32_t DLAST2_Pos = 5;
    constexpr uint32_t DLAST2_Msk = DLAST2::mask;

    /// Source Last
    /// Position: 6, Width: 1
    /// Access: read-write
    using SLAST3 = BitField<6, 1>;
    constexpr uint32_t SLAST3_Pos = 6;
    constexpr uint32_t SLAST3_Msk = SLAST3::mask;

    /// Destination Last
    /// Position: 7, Width: 1
    /// Access: read-write
    using DLAST3 = BitField<7, 1>;
    constexpr uint32_t DLAST3_Pos = 7;
    constexpr uint32_t DLAST3_Msk = DLAST3::mask;

    /// Source Last
    /// Position: 8, Width: 1
    /// Access: read-write
    using SLAST4 = BitField<8, 1>;
    constexpr uint32_t SLAST4_Pos = 8;
    constexpr uint32_t SLAST4_Msk = SLAST4::mask;

    /// Destination Last
    /// Position: 9, Width: 1
    /// Access: read-write
    using DLAST4 = BitField<9, 1>;
    constexpr uint32_t DLAST4_Pos = 9;
    constexpr uint32_t DLAST4_Msk = DLAST4::mask;

    /// Source Last
    /// Position: 10, Width: 1
    /// Access: read-write
    using SLAST5 = BitField<10, 1>;
    constexpr uint32_t SLAST5_Pos = 10;
    constexpr uint32_t SLAST5_Msk = SLAST5::mask;

    /// Destination Last
    /// Position: 11, Width: 1
    /// Access: read-write
    using DLAST5 = BitField<11, 1>;
    constexpr uint32_t DLAST5_Pos = 11;
    constexpr uint32_t DLAST5_Msk = DLAST5::mask;

}  // namespace last

/// EBCIER - DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register.
namespace ebcier {
    /// Buffer Transfer Completed [5:0]
    /// Position: 0, Width: 1
    /// Access: write-only
    using BTC0 = BitField<0, 1>;
    constexpr uint32_t BTC0_Pos = 0;
    constexpr uint32_t BTC0_Msk = BTC0::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 1, Width: 1
    /// Access: write-only
    using BTC1 = BitField<1, 1>;
    constexpr uint32_t BTC1_Pos = 1;
    constexpr uint32_t BTC1_Msk = BTC1::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 2, Width: 1
    /// Access: write-only
    using BTC2 = BitField<2, 1>;
    constexpr uint32_t BTC2_Pos = 2;
    constexpr uint32_t BTC2_Msk = BTC2::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 3, Width: 1
    /// Access: write-only
    using BTC3 = BitField<3, 1>;
    constexpr uint32_t BTC3_Pos = 3;
    constexpr uint32_t BTC3_Msk = BTC3::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 4, Width: 1
    /// Access: write-only
    using BTC4 = BitField<4, 1>;
    constexpr uint32_t BTC4_Pos = 4;
    constexpr uint32_t BTC4_Msk = BTC4::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 5, Width: 1
    /// Access: write-only
    using BTC5 = BitField<5, 1>;
    constexpr uint32_t BTC5_Pos = 5;
    constexpr uint32_t BTC5_Msk = BTC5::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 8, Width: 1
    /// Access: write-only
    using CBTC0 = BitField<8, 1>;
    constexpr uint32_t CBTC0_Pos = 8;
    constexpr uint32_t CBTC0_Msk = CBTC0::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 9, Width: 1
    /// Access: write-only
    using CBTC1 = BitField<9, 1>;
    constexpr uint32_t CBTC1_Pos = 9;
    constexpr uint32_t CBTC1_Msk = CBTC1::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 10, Width: 1
    /// Access: write-only
    using CBTC2 = BitField<10, 1>;
    constexpr uint32_t CBTC2_Pos = 10;
    constexpr uint32_t CBTC2_Msk = CBTC2::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 11, Width: 1
    /// Access: write-only
    using CBTC3 = BitField<11, 1>;
    constexpr uint32_t CBTC3_Pos = 11;
    constexpr uint32_t CBTC3_Msk = CBTC3::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 12, Width: 1
    /// Access: write-only
    using CBTC4 = BitField<12, 1>;
    constexpr uint32_t CBTC4_Pos = 12;
    constexpr uint32_t CBTC4_Msk = CBTC4::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 13, Width: 1
    /// Access: write-only
    using CBTC5 = BitField<13, 1>;
    constexpr uint32_t CBTC5_Pos = 13;
    constexpr uint32_t CBTC5_Msk = CBTC5::mask;

    /// Access Error [5:0]
    /// Position: 16, Width: 1
    /// Access: write-only
    using ERR0 = BitField<16, 1>;
    constexpr uint32_t ERR0_Pos = 16;
    constexpr uint32_t ERR0_Msk = ERR0::mask;

    /// Access Error [5:0]
    /// Position: 17, Width: 1
    /// Access: write-only
    using ERR1 = BitField<17, 1>;
    constexpr uint32_t ERR1_Pos = 17;
    constexpr uint32_t ERR1_Msk = ERR1::mask;

    /// Access Error [5:0]
    /// Position: 18, Width: 1
    /// Access: write-only
    using ERR2 = BitField<18, 1>;
    constexpr uint32_t ERR2_Pos = 18;
    constexpr uint32_t ERR2_Msk = ERR2::mask;

    /// Access Error [5:0]
    /// Position: 19, Width: 1
    /// Access: write-only
    using ERR3 = BitField<19, 1>;
    constexpr uint32_t ERR3_Pos = 19;
    constexpr uint32_t ERR3_Msk = ERR3::mask;

    /// Access Error [5:0]
    /// Position: 20, Width: 1
    /// Access: write-only
    using ERR4 = BitField<20, 1>;
    constexpr uint32_t ERR4_Pos = 20;
    constexpr uint32_t ERR4_Msk = ERR4::mask;

    /// Access Error [5:0]
    /// Position: 21, Width: 1
    /// Access: write-only
    using ERR5 = BitField<21, 1>;
    constexpr uint32_t ERR5_Pos = 21;
    constexpr uint32_t ERR5_Msk = ERR5::mask;

}  // namespace ebcier

/// EBCIDR - DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register.
namespace ebcidr {
    /// Buffer Transfer Completed [5:0]
    /// Position: 0, Width: 1
    /// Access: write-only
    using BTC0 = BitField<0, 1>;
    constexpr uint32_t BTC0_Pos = 0;
    constexpr uint32_t BTC0_Msk = BTC0::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 1, Width: 1
    /// Access: write-only
    using BTC1 = BitField<1, 1>;
    constexpr uint32_t BTC1_Pos = 1;
    constexpr uint32_t BTC1_Msk = BTC1::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 2, Width: 1
    /// Access: write-only
    using BTC2 = BitField<2, 1>;
    constexpr uint32_t BTC2_Pos = 2;
    constexpr uint32_t BTC2_Msk = BTC2::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 3, Width: 1
    /// Access: write-only
    using BTC3 = BitField<3, 1>;
    constexpr uint32_t BTC3_Pos = 3;
    constexpr uint32_t BTC3_Msk = BTC3::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 4, Width: 1
    /// Access: write-only
    using BTC4 = BitField<4, 1>;
    constexpr uint32_t BTC4_Pos = 4;
    constexpr uint32_t BTC4_Msk = BTC4::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 5, Width: 1
    /// Access: write-only
    using BTC5 = BitField<5, 1>;
    constexpr uint32_t BTC5_Pos = 5;
    constexpr uint32_t BTC5_Msk = BTC5::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 8, Width: 1
    /// Access: write-only
    using CBTC0 = BitField<8, 1>;
    constexpr uint32_t CBTC0_Pos = 8;
    constexpr uint32_t CBTC0_Msk = CBTC0::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 9, Width: 1
    /// Access: write-only
    using CBTC1 = BitField<9, 1>;
    constexpr uint32_t CBTC1_Pos = 9;
    constexpr uint32_t CBTC1_Msk = CBTC1::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 10, Width: 1
    /// Access: write-only
    using CBTC2 = BitField<10, 1>;
    constexpr uint32_t CBTC2_Pos = 10;
    constexpr uint32_t CBTC2_Msk = CBTC2::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 11, Width: 1
    /// Access: write-only
    using CBTC3 = BitField<11, 1>;
    constexpr uint32_t CBTC3_Pos = 11;
    constexpr uint32_t CBTC3_Msk = CBTC3::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 12, Width: 1
    /// Access: write-only
    using CBTC4 = BitField<12, 1>;
    constexpr uint32_t CBTC4_Pos = 12;
    constexpr uint32_t CBTC4_Msk = CBTC4::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 13, Width: 1
    /// Access: write-only
    using CBTC5 = BitField<13, 1>;
    constexpr uint32_t CBTC5_Pos = 13;
    constexpr uint32_t CBTC5_Msk = CBTC5::mask;

    /// Access Error [5:0]
    /// Position: 16, Width: 1
    /// Access: write-only
    using ERR0 = BitField<16, 1>;
    constexpr uint32_t ERR0_Pos = 16;
    constexpr uint32_t ERR0_Msk = ERR0::mask;

    /// Access Error [5:0]
    /// Position: 17, Width: 1
    /// Access: write-only
    using ERR1 = BitField<17, 1>;
    constexpr uint32_t ERR1_Pos = 17;
    constexpr uint32_t ERR1_Msk = ERR1::mask;

    /// Access Error [5:0]
    /// Position: 18, Width: 1
    /// Access: write-only
    using ERR2 = BitField<18, 1>;
    constexpr uint32_t ERR2_Pos = 18;
    constexpr uint32_t ERR2_Msk = ERR2::mask;

    /// Access Error [5:0]
    /// Position: 19, Width: 1
    /// Access: write-only
    using ERR3 = BitField<19, 1>;
    constexpr uint32_t ERR3_Pos = 19;
    constexpr uint32_t ERR3_Msk = ERR3::mask;

    /// Access Error [5:0]
    /// Position: 20, Width: 1
    /// Access: write-only
    using ERR4 = BitField<20, 1>;
    constexpr uint32_t ERR4_Pos = 20;
    constexpr uint32_t ERR4_Msk = ERR4::mask;

    /// Access Error [5:0]
    /// Position: 21, Width: 1
    /// Access: write-only
    using ERR5 = BitField<21, 1>;
    constexpr uint32_t ERR5_Pos = 21;
    constexpr uint32_t ERR5_Msk = ERR5::mask;

}  // namespace ebcidr

/// EBCIMR - DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register.
namespace ebcimr {
    /// Buffer Transfer Completed [5:0]
    /// Position: 0, Width: 1
    /// Access: read-only
    using BTC0 = BitField<0, 1>;
    constexpr uint32_t BTC0_Pos = 0;
    constexpr uint32_t BTC0_Msk = BTC0::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 1, Width: 1
    /// Access: read-only
    using BTC1 = BitField<1, 1>;
    constexpr uint32_t BTC1_Pos = 1;
    constexpr uint32_t BTC1_Msk = BTC1::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 2, Width: 1
    /// Access: read-only
    using BTC2 = BitField<2, 1>;
    constexpr uint32_t BTC2_Pos = 2;
    constexpr uint32_t BTC2_Msk = BTC2::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 3, Width: 1
    /// Access: read-only
    using BTC3 = BitField<3, 1>;
    constexpr uint32_t BTC3_Pos = 3;
    constexpr uint32_t BTC3_Msk = BTC3::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 4, Width: 1
    /// Access: read-only
    using BTC4 = BitField<4, 1>;
    constexpr uint32_t BTC4_Pos = 4;
    constexpr uint32_t BTC4_Msk = BTC4::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 5, Width: 1
    /// Access: read-only
    using BTC5 = BitField<5, 1>;
    constexpr uint32_t BTC5_Pos = 5;
    constexpr uint32_t BTC5_Msk = BTC5::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 8, Width: 1
    /// Access: read-only
    using CBTC0 = BitField<8, 1>;
    constexpr uint32_t CBTC0_Pos = 8;
    constexpr uint32_t CBTC0_Msk = CBTC0::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 9, Width: 1
    /// Access: read-only
    using CBTC1 = BitField<9, 1>;
    constexpr uint32_t CBTC1_Pos = 9;
    constexpr uint32_t CBTC1_Msk = CBTC1::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 10, Width: 1
    /// Access: read-only
    using CBTC2 = BitField<10, 1>;
    constexpr uint32_t CBTC2_Pos = 10;
    constexpr uint32_t CBTC2_Msk = CBTC2::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 11, Width: 1
    /// Access: read-only
    using CBTC3 = BitField<11, 1>;
    constexpr uint32_t CBTC3_Pos = 11;
    constexpr uint32_t CBTC3_Msk = CBTC3::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 12, Width: 1
    /// Access: read-only
    using CBTC4 = BitField<12, 1>;
    constexpr uint32_t CBTC4_Pos = 12;
    constexpr uint32_t CBTC4_Msk = CBTC4::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 13, Width: 1
    /// Access: read-only
    using CBTC5 = BitField<13, 1>;
    constexpr uint32_t CBTC5_Pos = 13;
    constexpr uint32_t CBTC5_Msk = CBTC5::mask;

    /// Access Error [5:0]
    /// Position: 16, Width: 1
    /// Access: read-only
    using ERR0 = BitField<16, 1>;
    constexpr uint32_t ERR0_Pos = 16;
    constexpr uint32_t ERR0_Msk = ERR0::mask;

    /// Access Error [5:0]
    /// Position: 17, Width: 1
    /// Access: read-only
    using ERR1 = BitField<17, 1>;
    constexpr uint32_t ERR1_Pos = 17;
    constexpr uint32_t ERR1_Msk = ERR1::mask;

    /// Access Error [5:0]
    /// Position: 18, Width: 1
    /// Access: read-only
    using ERR2 = BitField<18, 1>;
    constexpr uint32_t ERR2_Pos = 18;
    constexpr uint32_t ERR2_Msk = ERR2::mask;

    /// Access Error [5:0]
    /// Position: 19, Width: 1
    /// Access: read-only
    using ERR3 = BitField<19, 1>;
    constexpr uint32_t ERR3_Pos = 19;
    constexpr uint32_t ERR3_Msk = ERR3::mask;

    /// Access Error [5:0]
    /// Position: 20, Width: 1
    /// Access: read-only
    using ERR4 = BitField<20, 1>;
    constexpr uint32_t ERR4_Pos = 20;
    constexpr uint32_t ERR4_Msk = ERR4::mask;

    /// Access Error [5:0]
    /// Position: 21, Width: 1
    /// Access: read-only
    using ERR5 = BitField<21, 1>;
    constexpr uint32_t ERR5_Pos = 21;
    constexpr uint32_t ERR5_Msk = ERR5::mask;

}  // namespace ebcimr

/// EBCISR - DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register.
namespace ebcisr {
    /// Buffer Transfer Completed [5:0]
    /// Position: 0, Width: 1
    /// Access: read-only
    using BTC0 = BitField<0, 1>;
    constexpr uint32_t BTC0_Pos = 0;
    constexpr uint32_t BTC0_Msk = BTC0::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 1, Width: 1
    /// Access: read-only
    using BTC1 = BitField<1, 1>;
    constexpr uint32_t BTC1_Pos = 1;
    constexpr uint32_t BTC1_Msk = BTC1::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 2, Width: 1
    /// Access: read-only
    using BTC2 = BitField<2, 1>;
    constexpr uint32_t BTC2_Pos = 2;
    constexpr uint32_t BTC2_Msk = BTC2::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 3, Width: 1
    /// Access: read-only
    using BTC3 = BitField<3, 1>;
    constexpr uint32_t BTC3_Pos = 3;
    constexpr uint32_t BTC3_Msk = BTC3::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 4, Width: 1
    /// Access: read-only
    using BTC4 = BitField<4, 1>;
    constexpr uint32_t BTC4_Pos = 4;
    constexpr uint32_t BTC4_Msk = BTC4::mask;

    /// Buffer Transfer Completed [5:0]
    /// Position: 5, Width: 1
    /// Access: read-only
    using BTC5 = BitField<5, 1>;
    constexpr uint32_t BTC5_Pos = 5;
    constexpr uint32_t BTC5_Msk = BTC5::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 8, Width: 1
    /// Access: read-only
    using CBTC0 = BitField<8, 1>;
    constexpr uint32_t CBTC0_Pos = 8;
    constexpr uint32_t CBTC0_Msk = CBTC0::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 9, Width: 1
    /// Access: read-only
    using CBTC1 = BitField<9, 1>;
    constexpr uint32_t CBTC1_Pos = 9;
    constexpr uint32_t CBTC1_Msk = CBTC1::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 10, Width: 1
    /// Access: read-only
    using CBTC2 = BitField<10, 1>;
    constexpr uint32_t CBTC2_Pos = 10;
    constexpr uint32_t CBTC2_Msk = CBTC2::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 11, Width: 1
    /// Access: read-only
    using CBTC3 = BitField<11, 1>;
    constexpr uint32_t CBTC3_Pos = 11;
    constexpr uint32_t CBTC3_Msk = CBTC3::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 12, Width: 1
    /// Access: read-only
    using CBTC4 = BitField<12, 1>;
    constexpr uint32_t CBTC4_Pos = 12;
    constexpr uint32_t CBTC4_Msk = CBTC4::mask;

    /// Chained Buffer Transfer Completed [5:0]
    /// Position: 13, Width: 1
    /// Access: read-only
    using CBTC5 = BitField<13, 1>;
    constexpr uint32_t CBTC5_Pos = 13;
    constexpr uint32_t CBTC5_Msk = CBTC5::mask;

    /// Access Error [5:0]
    /// Position: 16, Width: 1
    /// Access: read-only
    using ERR0 = BitField<16, 1>;
    constexpr uint32_t ERR0_Pos = 16;
    constexpr uint32_t ERR0_Msk = ERR0::mask;

    /// Access Error [5:0]
    /// Position: 17, Width: 1
    /// Access: read-only
    using ERR1 = BitField<17, 1>;
    constexpr uint32_t ERR1_Pos = 17;
    constexpr uint32_t ERR1_Msk = ERR1::mask;

    /// Access Error [5:0]
    /// Position: 18, Width: 1
    /// Access: read-only
    using ERR2 = BitField<18, 1>;
    constexpr uint32_t ERR2_Pos = 18;
    constexpr uint32_t ERR2_Msk = ERR2::mask;

    /// Access Error [5:0]
    /// Position: 19, Width: 1
    /// Access: read-only
    using ERR3 = BitField<19, 1>;
    constexpr uint32_t ERR3_Pos = 19;
    constexpr uint32_t ERR3_Msk = ERR3::mask;

    /// Access Error [5:0]
    /// Position: 20, Width: 1
    /// Access: read-only
    using ERR4 = BitField<20, 1>;
    constexpr uint32_t ERR4_Pos = 20;
    constexpr uint32_t ERR4_Msk = ERR4::mask;

    /// Access Error [5:0]
    /// Position: 21, Width: 1
    /// Access: read-only
    using ERR5 = BitField<21, 1>;
    constexpr uint32_t ERR5_Pos = 21;
    constexpr uint32_t ERR5_Msk = ERR5::mask;

}  // namespace ebcisr

/// CHER - DMAC Channel Handler Enable Register
namespace cher {
    /// Enable [5:0]
    /// Position: 0, Width: 1
    /// Access: write-only
    using ENA0 = BitField<0, 1>;
    constexpr uint32_t ENA0_Pos = 0;
    constexpr uint32_t ENA0_Msk = ENA0::mask;

    /// Enable [5:0]
    /// Position: 1, Width: 1
    /// Access: write-only
    using ENA1 = BitField<1, 1>;
    constexpr uint32_t ENA1_Pos = 1;
    constexpr uint32_t ENA1_Msk = ENA1::mask;

    /// Enable [5:0]
    /// Position: 2, Width: 1
    /// Access: write-only
    using ENA2 = BitField<2, 1>;
    constexpr uint32_t ENA2_Pos = 2;
    constexpr uint32_t ENA2_Msk = ENA2::mask;

    /// Enable [5:0]
    /// Position: 3, Width: 1
    /// Access: write-only
    using ENA3 = BitField<3, 1>;
    constexpr uint32_t ENA3_Pos = 3;
    constexpr uint32_t ENA3_Msk = ENA3::mask;

    /// Enable [5:0]
    /// Position: 4, Width: 1
    /// Access: write-only
    using ENA4 = BitField<4, 1>;
    constexpr uint32_t ENA4_Pos = 4;
    constexpr uint32_t ENA4_Msk = ENA4::mask;

    /// Enable [5:0]
    /// Position: 5, Width: 1
    /// Access: write-only
    using ENA5 = BitField<5, 1>;
    constexpr uint32_t ENA5_Pos = 5;
    constexpr uint32_t ENA5_Msk = ENA5::mask;

    /// Suspend [5:0]
    /// Position: 8, Width: 1
    /// Access: write-only
    using SUSP0 = BitField<8, 1>;
    constexpr uint32_t SUSP0_Pos = 8;
    constexpr uint32_t SUSP0_Msk = SUSP0::mask;

    /// Suspend [5:0]
    /// Position: 9, Width: 1
    /// Access: write-only
    using SUSP1 = BitField<9, 1>;
    constexpr uint32_t SUSP1_Pos = 9;
    constexpr uint32_t SUSP1_Msk = SUSP1::mask;

    /// Suspend [5:0]
    /// Position: 10, Width: 1
    /// Access: write-only
    using SUSP2 = BitField<10, 1>;
    constexpr uint32_t SUSP2_Pos = 10;
    constexpr uint32_t SUSP2_Msk = SUSP2::mask;

    /// Suspend [5:0]
    /// Position: 11, Width: 1
    /// Access: write-only
    using SUSP3 = BitField<11, 1>;
    constexpr uint32_t SUSP3_Pos = 11;
    constexpr uint32_t SUSP3_Msk = SUSP3::mask;

    /// Suspend [5:0]
    /// Position: 12, Width: 1
    /// Access: write-only
    using SUSP4 = BitField<12, 1>;
    constexpr uint32_t SUSP4_Pos = 12;
    constexpr uint32_t SUSP4_Msk = SUSP4::mask;

    /// Suspend [5:0]
    /// Position: 13, Width: 1
    /// Access: write-only
    using SUSP5 = BitField<13, 1>;
    constexpr uint32_t SUSP5_Pos = 13;
    constexpr uint32_t SUSP5_Msk = SUSP5::mask;

    /// Keep on [5:0]
    /// Position: 24, Width: 1
    /// Access: write-only
    using KEEP0 = BitField<24, 1>;
    constexpr uint32_t KEEP0_Pos = 24;
    constexpr uint32_t KEEP0_Msk = KEEP0::mask;

    /// Keep on [5:0]
    /// Position: 25, Width: 1
    /// Access: write-only
    using KEEP1 = BitField<25, 1>;
    constexpr uint32_t KEEP1_Pos = 25;
    constexpr uint32_t KEEP1_Msk = KEEP1::mask;

    /// Keep on [5:0]
    /// Position: 26, Width: 1
    /// Access: write-only
    using KEEP2 = BitField<26, 1>;
    constexpr uint32_t KEEP2_Pos = 26;
    constexpr uint32_t KEEP2_Msk = KEEP2::mask;

    /// Keep on [5:0]
    /// Position: 27, Width: 1
    /// Access: write-only
    using KEEP3 = BitField<27, 1>;
    constexpr uint32_t KEEP3_Pos = 27;
    constexpr uint32_t KEEP3_Msk = KEEP3::mask;

    /// Keep on [5:0]
    /// Position: 28, Width: 1
    /// Access: write-only
    using KEEP4 = BitField<28, 1>;
    constexpr uint32_t KEEP4_Pos = 28;
    constexpr uint32_t KEEP4_Msk = KEEP4::mask;

    /// Keep on [5:0]
    /// Position: 29, Width: 1
    /// Access: write-only
    using KEEP5 = BitField<29, 1>;
    constexpr uint32_t KEEP5_Pos = 29;
    constexpr uint32_t KEEP5_Msk = KEEP5::mask;

}  // namespace cher

/// CHDR - DMAC Channel Handler Disable Register
namespace chdr {
    /// Disable [5:0]
    /// Position: 0, Width: 1
    /// Access: write-only
    using DIS0 = BitField<0, 1>;
    constexpr uint32_t DIS0_Pos = 0;
    constexpr uint32_t DIS0_Msk = DIS0::mask;

    /// Disable [5:0]
    /// Position: 1, Width: 1
    /// Access: write-only
    using DIS1 = BitField<1, 1>;
    constexpr uint32_t DIS1_Pos = 1;
    constexpr uint32_t DIS1_Msk = DIS1::mask;

    /// Disable [5:0]
    /// Position: 2, Width: 1
    /// Access: write-only
    using DIS2 = BitField<2, 1>;
    constexpr uint32_t DIS2_Pos = 2;
    constexpr uint32_t DIS2_Msk = DIS2::mask;

    /// Disable [5:0]
    /// Position: 3, Width: 1
    /// Access: write-only
    using DIS3 = BitField<3, 1>;
    constexpr uint32_t DIS3_Pos = 3;
    constexpr uint32_t DIS3_Msk = DIS3::mask;

    /// Disable [5:0]
    /// Position: 4, Width: 1
    /// Access: write-only
    using DIS4 = BitField<4, 1>;
    constexpr uint32_t DIS4_Pos = 4;
    constexpr uint32_t DIS4_Msk = DIS4::mask;

    /// Disable [5:0]
    /// Position: 5, Width: 1
    /// Access: write-only
    using DIS5 = BitField<5, 1>;
    constexpr uint32_t DIS5_Pos = 5;
    constexpr uint32_t DIS5_Msk = DIS5::mask;

    /// Resume [5:0]
    /// Position: 8, Width: 1
    /// Access: write-only
    using RES0 = BitField<8, 1>;
    constexpr uint32_t RES0_Pos = 8;
    constexpr uint32_t RES0_Msk = RES0::mask;

    /// Resume [5:0]
    /// Position: 9, Width: 1
    /// Access: write-only
    using RES1 = BitField<9, 1>;
    constexpr uint32_t RES1_Pos = 9;
    constexpr uint32_t RES1_Msk = RES1::mask;

    /// Resume [5:0]
    /// Position: 10, Width: 1
    /// Access: write-only
    using RES2 = BitField<10, 1>;
    constexpr uint32_t RES2_Pos = 10;
    constexpr uint32_t RES2_Msk = RES2::mask;

    /// Resume [5:0]
    /// Position: 11, Width: 1
    /// Access: write-only
    using RES3 = BitField<11, 1>;
    constexpr uint32_t RES3_Pos = 11;
    constexpr uint32_t RES3_Msk = RES3::mask;

    /// Resume [5:0]
    /// Position: 12, Width: 1
    /// Access: write-only
    using RES4 = BitField<12, 1>;
    constexpr uint32_t RES4_Pos = 12;
    constexpr uint32_t RES4_Msk = RES4::mask;

    /// Resume [5:0]
    /// Position: 13, Width: 1
    /// Access: write-only
    using RES5 = BitField<13, 1>;
    constexpr uint32_t RES5_Pos = 13;
    constexpr uint32_t RES5_Msk = RES5::mask;

}  // namespace chdr

/// CHSR - DMAC Channel Handler Status Register
namespace chsr {
    /// Enable [5:0]
    /// Position: 0, Width: 1
    /// Access: read-only
    using ENA0 = BitField<0, 1>;
    constexpr uint32_t ENA0_Pos = 0;
    constexpr uint32_t ENA0_Msk = ENA0::mask;

    /// Enable [5:0]
    /// Position: 1, Width: 1
    /// Access: read-only
    using ENA1 = BitField<1, 1>;
    constexpr uint32_t ENA1_Pos = 1;
    constexpr uint32_t ENA1_Msk = ENA1::mask;

    /// Enable [5:0]
    /// Position: 2, Width: 1
    /// Access: read-only
    using ENA2 = BitField<2, 1>;
    constexpr uint32_t ENA2_Pos = 2;
    constexpr uint32_t ENA2_Msk = ENA2::mask;

    /// Enable [5:0]
    /// Position: 3, Width: 1
    /// Access: read-only
    using ENA3 = BitField<3, 1>;
    constexpr uint32_t ENA3_Pos = 3;
    constexpr uint32_t ENA3_Msk = ENA3::mask;

    /// Enable [5:0]
    /// Position: 4, Width: 1
    /// Access: read-only
    using ENA4 = BitField<4, 1>;
    constexpr uint32_t ENA4_Pos = 4;
    constexpr uint32_t ENA4_Msk = ENA4::mask;

    /// Enable [5:0]
    /// Position: 5, Width: 1
    /// Access: read-only
    using ENA5 = BitField<5, 1>;
    constexpr uint32_t ENA5_Pos = 5;
    constexpr uint32_t ENA5_Msk = ENA5::mask;

    /// Suspend [5:0]
    /// Position: 8, Width: 1
    /// Access: read-only
    using SUSP0 = BitField<8, 1>;
    constexpr uint32_t SUSP0_Pos = 8;
    constexpr uint32_t SUSP0_Msk = SUSP0::mask;

    /// Suspend [5:0]
    /// Position: 9, Width: 1
    /// Access: read-only
    using SUSP1 = BitField<9, 1>;
    constexpr uint32_t SUSP1_Pos = 9;
    constexpr uint32_t SUSP1_Msk = SUSP1::mask;

    /// Suspend [5:0]
    /// Position: 10, Width: 1
    /// Access: read-only
    using SUSP2 = BitField<10, 1>;
    constexpr uint32_t SUSP2_Pos = 10;
    constexpr uint32_t SUSP2_Msk = SUSP2::mask;

    /// Suspend [5:0]
    /// Position: 11, Width: 1
    /// Access: read-only
    using SUSP3 = BitField<11, 1>;
    constexpr uint32_t SUSP3_Pos = 11;
    constexpr uint32_t SUSP3_Msk = SUSP3::mask;

    /// Suspend [5:0]
    /// Position: 12, Width: 1
    /// Access: read-only
    using SUSP4 = BitField<12, 1>;
    constexpr uint32_t SUSP4_Pos = 12;
    constexpr uint32_t SUSP4_Msk = SUSP4::mask;

    /// Suspend [5:0]
    /// Position: 13, Width: 1
    /// Access: read-only
    using SUSP5 = BitField<13, 1>;
    constexpr uint32_t SUSP5_Pos = 13;
    constexpr uint32_t SUSP5_Msk = SUSP5::mask;

    /// Empty [5:0]
    /// Position: 16, Width: 1
    /// Access: read-only
    using EMPT0 = BitField<16, 1>;
    constexpr uint32_t EMPT0_Pos = 16;
    constexpr uint32_t EMPT0_Msk = EMPT0::mask;

    /// Empty [5:0]
    /// Position: 17, Width: 1
    /// Access: read-only
    using EMPT1 = BitField<17, 1>;
    constexpr uint32_t EMPT1_Pos = 17;
    constexpr uint32_t EMPT1_Msk = EMPT1::mask;

    /// Empty [5:0]
    /// Position: 18, Width: 1
    /// Access: read-only
    using EMPT2 = BitField<18, 1>;
    constexpr uint32_t EMPT2_Pos = 18;
    constexpr uint32_t EMPT2_Msk = EMPT2::mask;

    /// Empty [5:0]
    /// Position: 19, Width: 1
    /// Access: read-only
    using EMPT3 = BitField<19, 1>;
    constexpr uint32_t EMPT3_Pos = 19;
    constexpr uint32_t EMPT3_Msk = EMPT3::mask;

    /// Empty [5:0]
    /// Position: 20, Width: 1
    /// Access: read-only
    using EMPT4 = BitField<20, 1>;
    constexpr uint32_t EMPT4_Pos = 20;
    constexpr uint32_t EMPT4_Msk = EMPT4::mask;

    /// Empty [5:0]
    /// Position: 21, Width: 1
    /// Access: read-only
    using EMPT5 = BitField<21, 1>;
    constexpr uint32_t EMPT5_Pos = 21;
    constexpr uint32_t EMPT5_Msk = EMPT5::mask;

    /// Stalled [5:0]
    /// Position: 24, Width: 1
    /// Access: read-only
    using STAL0 = BitField<24, 1>;
    constexpr uint32_t STAL0_Pos = 24;
    constexpr uint32_t STAL0_Msk = STAL0::mask;

    /// Stalled [5:0]
    /// Position: 25, Width: 1
    /// Access: read-only
    using STAL1 = BitField<25, 1>;
    constexpr uint32_t STAL1_Pos = 25;
    constexpr uint32_t STAL1_Msk = STAL1::mask;

    /// Stalled [5:0]
    /// Position: 26, Width: 1
    /// Access: read-only
    using STAL2 = BitField<26, 1>;
    constexpr uint32_t STAL2_Pos = 26;
    constexpr uint32_t STAL2_Msk = STAL2::mask;

    /// Stalled [5:0]
    /// Position: 27, Width: 1
    /// Access: read-only
    using STAL3 = BitField<27, 1>;
    constexpr uint32_t STAL3_Pos = 27;
    constexpr uint32_t STAL3_Msk = STAL3::mask;

    /// Stalled [5:0]
    /// Position: 28, Width: 1
    /// Access: read-only
    using STAL4 = BitField<28, 1>;
    constexpr uint32_t STAL4_Pos = 28;
    constexpr uint32_t STAL4_Msk = STAL4::mask;

    /// Stalled [5:0]
    /// Position: 29, Width: 1
    /// Access: read-only
    using STAL5 = BitField<29, 1>;
    constexpr uint32_t STAL5_Pos = 29;
    constexpr uint32_t STAL5_Msk = STAL5::mask;

}  // namespace chsr

/// SADDR0 - DMAC Channel Source Address Register (ch_num = 0)
namespace saddr0 {
    /// Channel x Source Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using SADDR = BitField<0, 32>;
    constexpr uint32_t SADDR_Pos = 0;
    constexpr uint32_t SADDR_Msk = SADDR::mask;

}  // namespace saddr0

/// DADDR0 - DMAC Channel Destination Address Register (ch_num = 0)
namespace daddr0 {
    /// Channel x Destination Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using DADDR = BitField<0, 32>;
    constexpr uint32_t DADDR_Pos = 0;
    constexpr uint32_t DADDR_Msk = DADDR::mask;

}  // namespace daddr0

/// DSCR0 - DMAC Channel Descriptor Address Register (ch_num = 0)
namespace dscr0 {
    /// Buffer Transfer Descriptor Address
    /// Position: 2, Width: 30
    /// Access: read-write
    using DSCR = BitField<2, 30>;
    constexpr uint32_t DSCR_Pos = 2;
    constexpr uint32_t DSCR_Msk = DSCR::mask;

}  // namespace dscr0

/// CTRLA0 - DMAC Channel Control A Register (ch_num = 0)
namespace ctrla0 {
    /// Buffer Transfer Size
    /// Position: 0, Width: 16
    /// Access: read-write
    using BTSIZE = BitField<0, 16>;
    constexpr uint32_t BTSIZE_Pos = 0;
    constexpr uint32_t BTSIZE_Msk = BTSIZE::mask;

    /// Source Chunk Transfer Size.
    /// Position: 16, Width: 3
    /// Access: read-write
    using SCSIZE = BitField<16, 3>;
    constexpr uint32_t SCSIZE_Pos = 16;
    constexpr uint32_t SCSIZE_Msk = SCSIZE::mask;
    /// Enumerated values for SCSIZE
    namespace scsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Destination Chunk Transfer Size
    /// Position: 20, Width: 3
    /// Access: read-write
    using DCSIZE = BitField<20, 3>;
    constexpr uint32_t DCSIZE_Pos = 20;
    constexpr uint32_t DCSIZE_Msk = DCSIZE::mask;
    /// Enumerated values for DCSIZE
    namespace dcsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Transfer Width for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_WIDTH = BitField<24, 2>;
    constexpr uint32_t SRC_WIDTH_Pos = 24;
    constexpr uint32_t SRC_WIDTH_Msk = SRC_WIDTH::mask;
    /// Enumerated values for SRC_WIDTH
    namespace src_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Transfer Width for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_WIDTH = BitField<28, 2>;
    constexpr uint32_t DST_WIDTH_Pos = 28;
    constexpr uint32_t DST_WIDTH_Msk = DST_WIDTH::mask;
    /// Enumerated values for DST_WIDTH
    namespace dst_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Current Descriptor Stop Command and Transfer Completed Memory Indicator
    /// Position: 31, Width: 1
    /// Access: read-write
    using DONE = BitField<31, 1>;
    constexpr uint32_t DONE_Pos = 31;
    constexpr uint32_t DONE_Msk = DONE::mask;

}  // namespace ctrla0

/// CTRLB0 - DMAC Channel Control B Register (ch_num = 0)
namespace ctrlb0 {
    /// Source Address Descriptor
    /// Position: 16, Width: 1
    /// Access: read-write
    using SRC_DSCR = BitField<16, 1>;
    constexpr uint32_t SRC_DSCR_Pos = 16;
    constexpr uint32_t SRC_DSCR_Msk = SRC_DSCR::mask;
    /// Enumerated values for SRC_DSCR
    namespace src_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Destination Address Descriptor
    /// Position: 20, Width: 1
    /// Access: read-write
    using DST_DSCR = BitField<20, 1>;
    constexpr uint32_t DST_DSCR_Pos = 20;
    constexpr uint32_t DST_DSCR_Msk = DST_DSCR::mask;
    /// Enumerated values for DST_DSCR
    namespace dst_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Flow Control
    /// Position: 21, Width: 2
    /// Access: read-write
    using FC = BitField<21, 2>;
    constexpr uint32_t FC_Pos = 21;
    constexpr uint32_t FC_Msk = FC::mask;
    /// Enumerated values for FC
    namespace fc {
        constexpr uint32_t MEM2MEM_DMA_FC = 0;
        constexpr uint32_t MEM2PER_DMA_FC = 1;
        constexpr uint32_t PER2MEM_DMA_FC = 2;
        constexpr uint32_t PER2PER_DMA_FC = 3;
    }

    /// Incrementing, Decrementing or Fixed Address for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_INCR = BitField<24, 2>;
    constexpr uint32_t SRC_INCR_Pos = 24;
    constexpr uint32_t SRC_INCR_Msk = SRC_INCR::mask;
    /// Enumerated values for SRC_INCR
    namespace src_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Incrementing, Decrementing or Fixed Address for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_INCR = BitField<28, 2>;
    constexpr uint32_t DST_INCR_Pos = 28;
    constexpr uint32_t DST_INCR_Msk = DST_INCR::mask;
    /// Enumerated values for DST_INCR
    namespace dst_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Interrupt Enable Not
    /// Position: 30, Width: 1
    /// Access: read-write
    using IEN = BitField<30, 1>;
    constexpr uint32_t IEN_Pos = 30;
    constexpr uint32_t IEN_Msk = IEN::mask;

}  // namespace ctrlb0

/// CFG0 - DMAC Channel Configuration Register (ch_num = 0)
namespace cfg0 {
    /// Source with Peripheral identifier
    /// Position: 0, Width: 4
    /// Access: read-write
    using SRC_PER = BitField<0, 4>;
    constexpr uint32_t SRC_PER_Pos = 0;
    constexpr uint32_t SRC_PER_Msk = SRC_PER::mask;

    /// Destination with Peripheral identifier
    /// Position: 4, Width: 4
    /// Access: read-write
    using DST_PER = BitField<4, 4>;
    constexpr uint32_t DST_PER_Pos = 4;
    constexpr uint32_t DST_PER_Msk = DST_PER::mask;

    /// Software or Hardware Selection for the Source
    /// Position: 9, Width: 1
    /// Access: read-write
    using SRC_H2SEL = BitField<9, 1>;
    constexpr uint32_t SRC_H2SEL_Pos = 9;
    constexpr uint32_t SRC_H2SEL_Msk = SRC_H2SEL::mask;
    /// Enumerated values for SRC_H2SEL
    namespace src_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Software or Hardware Selection for the Destination
    /// Position: 13, Width: 1
    /// Access: read-write
    using DST_H2SEL = BitField<13, 1>;
    constexpr uint32_t DST_H2SEL_Pos = 13;
    constexpr uint32_t DST_H2SEL_Msk = DST_H2SEL::mask;
    /// Enumerated values for DST_H2SEL
    namespace dst_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Stop On Done
    /// Position: 16, Width: 1
    /// Access: read-write
    using SOD = BitField<16, 1>;
    constexpr uint32_t SOD_Pos = 16;
    constexpr uint32_t SOD_Msk = SOD::mask;
    /// Enumerated values for SOD
    namespace sod {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Interface Lock
    /// Position: 20, Width: 1
    /// Access: read-write
    using LOCK_IF = BitField<20, 1>;
    constexpr uint32_t LOCK_IF_Pos = 20;
    constexpr uint32_t LOCK_IF_Msk = LOCK_IF::mask;
    /// Enumerated values for LOCK_IF
    namespace lock_if {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Bus Lock
    /// Position: 21, Width: 1
    /// Access: read-write
    using LOCK_B = BitField<21, 1>;
    constexpr uint32_t LOCK_B_Pos = 21;
    constexpr uint32_t LOCK_B_Msk = LOCK_B::mask;
    /// Enumerated values for LOCK_B
    namespace lock_b {
        constexpr uint32_t DISABLE = 0;
    }

    /// Master Interface Arbiter Lock
    /// Position: 22, Width: 1
    /// Access: read-write
    using LOCK_IF_L = BitField<22, 1>;
    constexpr uint32_t LOCK_IF_L_Pos = 22;
    constexpr uint32_t LOCK_IF_L_Msk = LOCK_IF_L::mask;
    /// Enumerated values for LOCK_IF_L
    namespace lock_if_l {
        constexpr uint32_t CHUNK = 0;
        constexpr uint32_t BUFFER = 1;
    }

    /// AHB Protection
    /// Position: 24, Width: 3
    /// Access: read-write
    using AHB_PROT = BitField<24, 3>;
    constexpr uint32_t AHB_PROT_Pos = 24;
    constexpr uint32_t AHB_PROT_Msk = AHB_PROT::mask;

    /// FIFO Configuration
    /// Position: 28, Width: 2
    /// Access: read-write
    using FIFOCFG = BitField<28, 2>;
    constexpr uint32_t FIFOCFG_Pos = 28;
    constexpr uint32_t FIFOCFG_Msk = FIFOCFG::mask;
    /// Enumerated values for FIFOCFG
    namespace fifocfg {
        constexpr uint32_t ALAP_CFG = 0;
        constexpr uint32_t HALF_CFG = 1;
        constexpr uint32_t ASAP_CFG = 2;
    }

}  // namespace cfg0

/// SADDR1 - DMAC Channel Source Address Register (ch_num = 1)
namespace saddr1 {
    /// Channel x Source Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using SADDR = BitField<0, 32>;
    constexpr uint32_t SADDR_Pos = 0;
    constexpr uint32_t SADDR_Msk = SADDR::mask;

}  // namespace saddr1

/// DADDR1 - DMAC Channel Destination Address Register (ch_num = 1)
namespace daddr1 {
    /// Channel x Destination Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using DADDR = BitField<0, 32>;
    constexpr uint32_t DADDR_Pos = 0;
    constexpr uint32_t DADDR_Msk = DADDR::mask;

}  // namespace daddr1

/// DSCR1 - DMAC Channel Descriptor Address Register (ch_num = 1)
namespace dscr1 {
    /// Buffer Transfer Descriptor Address
    /// Position: 2, Width: 30
    /// Access: read-write
    using DSCR = BitField<2, 30>;
    constexpr uint32_t DSCR_Pos = 2;
    constexpr uint32_t DSCR_Msk = DSCR::mask;

}  // namespace dscr1

/// CTRLA1 - DMAC Channel Control A Register (ch_num = 1)
namespace ctrla1 {
    /// Buffer Transfer Size
    /// Position: 0, Width: 16
    /// Access: read-write
    using BTSIZE = BitField<0, 16>;
    constexpr uint32_t BTSIZE_Pos = 0;
    constexpr uint32_t BTSIZE_Msk = BTSIZE::mask;

    /// Source Chunk Transfer Size.
    /// Position: 16, Width: 3
    /// Access: read-write
    using SCSIZE = BitField<16, 3>;
    constexpr uint32_t SCSIZE_Pos = 16;
    constexpr uint32_t SCSIZE_Msk = SCSIZE::mask;
    /// Enumerated values for SCSIZE
    namespace scsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Destination Chunk Transfer Size
    /// Position: 20, Width: 3
    /// Access: read-write
    using DCSIZE = BitField<20, 3>;
    constexpr uint32_t DCSIZE_Pos = 20;
    constexpr uint32_t DCSIZE_Msk = DCSIZE::mask;
    /// Enumerated values for DCSIZE
    namespace dcsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Transfer Width for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_WIDTH = BitField<24, 2>;
    constexpr uint32_t SRC_WIDTH_Pos = 24;
    constexpr uint32_t SRC_WIDTH_Msk = SRC_WIDTH::mask;
    /// Enumerated values for SRC_WIDTH
    namespace src_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Transfer Width for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_WIDTH = BitField<28, 2>;
    constexpr uint32_t DST_WIDTH_Pos = 28;
    constexpr uint32_t DST_WIDTH_Msk = DST_WIDTH::mask;
    /// Enumerated values for DST_WIDTH
    namespace dst_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Current Descriptor Stop Command and Transfer Completed Memory Indicator
    /// Position: 31, Width: 1
    /// Access: read-write
    using DONE = BitField<31, 1>;
    constexpr uint32_t DONE_Pos = 31;
    constexpr uint32_t DONE_Msk = DONE::mask;

}  // namespace ctrla1

/// CTRLB1 - DMAC Channel Control B Register (ch_num = 1)
namespace ctrlb1 {
    /// Source Address Descriptor
    /// Position: 16, Width: 1
    /// Access: read-write
    using SRC_DSCR = BitField<16, 1>;
    constexpr uint32_t SRC_DSCR_Pos = 16;
    constexpr uint32_t SRC_DSCR_Msk = SRC_DSCR::mask;
    /// Enumerated values for SRC_DSCR
    namespace src_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Destination Address Descriptor
    /// Position: 20, Width: 1
    /// Access: read-write
    using DST_DSCR = BitField<20, 1>;
    constexpr uint32_t DST_DSCR_Pos = 20;
    constexpr uint32_t DST_DSCR_Msk = DST_DSCR::mask;
    /// Enumerated values for DST_DSCR
    namespace dst_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Flow Control
    /// Position: 21, Width: 2
    /// Access: read-write
    using FC = BitField<21, 2>;
    constexpr uint32_t FC_Pos = 21;
    constexpr uint32_t FC_Msk = FC::mask;
    /// Enumerated values for FC
    namespace fc {
        constexpr uint32_t MEM2MEM_DMA_FC = 0;
        constexpr uint32_t MEM2PER_DMA_FC = 1;
        constexpr uint32_t PER2MEM_DMA_FC = 2;
        constexpr uint32_t PER2PER_DMA_FC = 3;
    }

    /// Incrementing, Decrementing or Fixed Address for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_INCR = BitField<24, 2>;
    constexpr uint32_t SRC_INCR_Pos = 24;
    constexpr uint32_t SRC_INCR_Msk = SRC_INCR::mask;
    /// Enumerated values for SRC_INCR
    namespace src_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Incrementing, Decrementing or Fixed Address for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_INCR = BitField<28, 2>;
    constexpr uint32_t DST_INCR_Pos = 28;
    constexpr uint32_t DST_INCR_Msk = DST_INCR::mask;
    /// Enumerated values for DST_INCR
    namespace dst_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Interrupt Enable Not
    /// Position: 30, Width: 1
    /// Access: read-write
    using IEN = BitField<30, 1>;
    constexpr uint32_t IEN_Pos = 30;
    constexpr uint32_t IEN_Msk = IEN::mask;

}  // namespace ctrlb1

/// CFG1 - DMAC Channel Configuration Register (ch_num = 1)
namespace cfg1 {
    /// Source with Peripheral identifier
    /// Position: 0, Width: 4
    /// Access: read-write
    using SRC_PER = BitField<0, 4>;
    constexpr uint32_t SRC_PER_Pos = 0;
    constexpr uint32_t SRC_PER_Msk = SRC_PER::mask;

    /// Destination with Peripheral identifier
    /// Position: 4, Width: 4
    /// Access: read-write
    using DST_PER = BitField<4, 4>;
    constexpr uint32_t DST_PER_Pos = 4;
    constexpr uint32_t DST_PER_Msk = DST_PER::mask;

    /// Software or Hardware Selection for the Source
    /// Position: 9, Width: 1
    /// Access: read-write
    using SRC_H2SEL = BitField<9, 1>;
    constexpr uint32_t SRC_H2SEL_Pos = 9;
    constexpr uint32_t SRC_H2SEL_Msk = SRC_H2SEL::mask;
    /// Enumerated values for SRC_H2SEL
    namespace src_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Software or Hardware Selection for the Destination
    /// Position: 13, Width: 1
    /// Access: read-write
    using DST_H2SEL = BitField<13, 1>;
    constexpr uint32_t DST_H2SEL_Pos = 13;
    constexpr uint32_t DST_H2SEL_Msk = DST_H2SEL::mask;
    /// Enumerated values for DST_H2SEL
    namespace dst_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Stop On Done
    /// Position: 16, Width: 1
    /// Access: read-write
    using SOD = BitField<16, 1>;
    constexpr uint32_t SOD_Pos = 16;
    constexpr uint32_t SOD_Msk = SOD::mask;
    /// Enumerated values for SOD
    namespace sod {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Interface Lock
    /// Position: 20, Width: 1
    /// Access: read-write
    using LOCK_IF = BitField<20, 1>;
    constexpr uint32_t LOCK_IF_Pos = 20;
    constexpr uint32_t LOCK_IF_Msk = LOCK_IF::mask;
    /// Enumerated values for LOCK_IF
    namespace lock_if {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Bus Lock
    /// Position: 21, Width: 1
    /// Access: read-write
    using LOCK_B = BitField<21, 1>;
    constexpr uint32_t LOCK_B_Pos = 21;
    constexpr uint32_t LOCK_B_Msk = LOCK_B::mask;
    /// Enumerated values for LOCK_B
    namespace lock_b {
        constexpr uint32_t DISABLE = 0;
    }

    /// Master Interface Arbiter Lock
    /// Position: 22, Width: 1
    /// Access: read-write
    using LOCK_IF_L = BitField<22, 1>;
    constexpr uint32_t LOCK_IF_L_Pos = 22;
    constexpr uint32_t LOCK_IF_L_Msk = LOCK_IF_L::mask;
    /// Enumerated values for LOCK_IF_L
    namespace lock_if_l {
        constexpr uint32_t CHUNK = 0;
        constexpr uint32_t BUFFER = 1;
    }

    /// AHB Protection
    /// Position: 24, Width: 3
    /// Access: read-write
    using AHB_PROT = BitField<24, 3>;
    constexpr uint32_t AHB_PROT_Pos = 24;
    constexpr uint32_t AHB_PROT_Msk = AHB_PROT::mask;

    /// FIFO Configuration
    /// Position: 28, Width: 2
    /// Access: read-write
    using FIFOCFG = BitField<28, 2>;
    constexpr uint32_t FIFOCFG_Pos = 28;
    constexpr uint32_t FIFOCFG_Msk = FIFOCFG::mask;
    /// Enumerated values for FIFOCFG
    namespace fifocfg {
        constexpr uint32_t ALAP_CFG = 0;
        constexpr uint32_t HALF_CFG = 1;
        constexpr uint32_t ASAP_CFG = 2;
    }

}  // namespace cfg1

/// SADDR2 - DMAC Channel Source Address Register (ch_num = 2)
namespace saddr2 {
    /// Channel x Source Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using SADDR = BitField<0, 32>;
    constexpr uint32_t SADDR_Pos = 0;
    constexpr uint32_t SADDR_Msk = SADDR::mask;

}  // namespace saddr2

/// DADDR2 - DMAC Channel Destination Address Register (ch_num = 2)
namespace daddr2 {
    /// Channel x Destination Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using DADDR = BitField<0, 32>;
    constexpr uint32_t DADDR_Pos = 0;
    constexpr uint32_t DADDR_Msk = DADDR::mask;

}  // namespace daddr2

/// DSCR2 - DMAC Channel Descriptor Address Register (ch_num = 2)
namespace dscr2 {
    /// Buffer Transfer Descriptor Address
    /// Position: 2, Width: 30
    /// Access: read-write
    using DSCR = BitField<2, 30>;
    constexpr uint32_t DSCR_Pos = 2;
    constexpr uint32_t DSCR_Msk = DSCR::mask;

}  // namespace dscr2

/// CTRLA2 - DMAC Channel Control A Register (ch_num = 2)
namespace ctrla2 {
    /// Buffer Transfer Size
    /// Position: 0, Width: 16
    /// Access: read-write
    using BTSIZE = BitField<0, 16>;
    constexpr uint32_t BTSIZE_Pos = 0;
    constexpr uint32_t BTSIZE_Msk = BTSIZE::mask;

    /// Source Chunk Transfer Size.
    /// Position: 16, Width: 3
    /// Access: read-write
    using SCSIZE = BitField<16, 3>;
    constexpr uint32_t SCSIZE_Pos = 16;
    constexpr uint32_t SCSIZE_Msk = SCSIZE::mask;
    /// Enumerated values for SCSIZE
    namespace scsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Destination Chunk Transfer Size
    /// Position: 20, Width: 3
    /// Access: read-write
    using DCSIZE = BitField<20, 3>;
    constexpr uint32_t DCSIZE_Pos = 20;
    constexpr uint32_t DCSIZE_Msk = DCSIZE::mask;
    /// Enumerated values for DCSIZE
    namespace dcsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Transfer Width for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_WIDTH = BitField<24, 2>;
    constexpr uint32_t SRC_WIDTH_Pos = 24;
    constexpr uint32_t SRC_WIDTH_Msk = SRC_WIDTH::mask;
    /// Enumerated values for SRC_WIDTH
    namespace src_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Transfer Width for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_WIDTH = BitField<28, 2>;
    constexpr uint32_t DST_WIDTH_Pos = 28;
    constexpr uint32_t DST_WIDTH_Msk = DST_WIDTH::mask;
    /// Enumerated values for DST_WIDTH
    namespace dst_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Current Descriptor Stop Command and Transfer Completed Memory Indicator
    /// Position: 31, Width: 1
    /// Access: read-write
    using DONE = BitField<31, 1>;
    constexpr uint32_t DONE_Pos = 31;
    constexpr uint32_t DONE_Msk = DONE::mask;

}  // namespace ctrla2

/// CTRLB2 - DMAC Channel Control B Register (ch_num = 2)
namespace ctrlb2 {
    /// Source Address Descriptor
    /// Position: 16, Width: 1
    /// Access: read-write
    using SRC_DSCR = BitField<16, 1>;
    constexpr uint32_t SRC_DSCR_Pos = 16;
    constexpr uint32_t SRC_DSCR_Msk = SRC_DSCR::mask;
    /// Enumerated values for SRC_DSCR
    namespace src_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Destination Address Descriptor
    /// Position: 20, Width: 1
    /// Access: read-write
    using DST_DSCR = BitField<20, 1>;
    constexpr uint32_t DST_DSCR_Pos = 20;
    constexpr uint32_t DST_DSCR_Msk = DST_DSCR::mask;
    /// Enumerated values for DST_DSCR
    namespace dst_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Flow Control
    /// Position: 21, Width: 2
    /// Access: read-write
    using FC = BitField<21, 2>;
    constexpr uint32_t FC_Pos = 21;
    constexpr uint32_t FC_Msk = FC::mask;
    /// Enumerated values for FC
    namespace fc {
        constexpr uint32_t MEM2MEM_DMA_FC = 0;
        constexpr uint32_t MEM2PER_DMA_FC = 1;
        constexpr uint32_t PER2MEM_DMA_FC = 2;
        constexpr uint32_t PER2PER_DMA_FC = 3;
    }

    /// Incrementing, Decrementing or Fixed Address for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_INCR = BitField<24, 2>;
    constexpr uint32_t SRC_INCR_Pos = 24;
    constexpr uint32_t SRC_INCR_Msk = SRC_INCR::mask;
    /// Enumerated values for SRC_INCR
    namespace src_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Incrementing, Decrementing or Fixed Address for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_INCR = BitField<28, 2>;
    constexpr uint32_t DST_INCR_Pos = 28;
    constexpr uint32_t DST_INCR_Msk = DST_INCR::mask;
    /// Enumerated values for DST_INCR
    namespace dst_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Interrupt Enable Not
    /// Position: 30, Width: 1
    /// Access: read-write
    using IEN = BitField<30, 1>;
    constexpr uint32_t IEN_Pos = 30;
    constexpr uint32_t IEN_Msk = IEN::mask;

}  // namespace ctrlb2

/// CFG2 - DMAC Channel Configuration Register (ch_num = 2)
namespace cfg2 {
    /// Source with Peripheral identifier
    /// Position: 0, Width: 4
    /// Access: read-write
    using SRC_PER = BitField<0, 4>;
    constexpr uint32_t SRC_PER_Pos = 0;
    constexpr uint32_t SRC_PER_Msk = SRC_PER::mask;

    /// Destination with Peripheral identifier
    /// Position: 4, Width: 4
    /// Access: read-write
    using DST_PER = BitField<4, 4>;
    constexpr uint32_t DST_PER_Pos = 4;
    constexpr uint32_t DST_PER_Msk = DST_PER::mask;

    /// Software or Hardware Selection for the Source
    /// Position: 9, Width: 1
    /// Access: read-write
    using SRC_H2SEL = BitField<9, 1>;
    constexpr uint32_t SRC_H2SEL_Pos = 9;
    constexpr uint32_t SRC_H2SEL_Msk = SRC_H2SEL::mask;
    /// Enumerated values for SRC_H2SEL
    namespace src_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Software or Hardware Selection for the Destination
    /// Position: 13, Width: 1
    /// Access: read-write
    using DST_H2SEL = BitField<13, 1>;
    constexpr uint32_t DST_H2SEL_Pos = 13;
    constexpr uint32_t DST_H2SEL_Msk = DST_H2SEL::mask;
    /// Enumerated values for DST_H2SEL
    namespace dst_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Stop On Done
    /// Position: 16, Width: 1
    /// Access: read-write
    using SOD = BitField<16, 1>;
    constexpr uint32_t SOD_Pos = 16;
    constexpr uint32_t SOD_Msk = SOD::mask;
    /// Enumerated values for SOD
    namespace sod {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Interface Lock
    /// Position: 20, Width: 1
    /// Access: read-write
    using LOCK_IF = BitField<20, 1>;
    constexpr uint32_t LOCK_IF_Pos = 20;
    constexpr uint32_t LOCK_IF_Msk = LOCK_IF::mask;
    /// Enumerated values for LOCK_IF
    namespace lock_if {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Bus Lock
    /// Position: 21, Width: 1
    /// Access: read-write
    using LOCK_B = BitField<21, 1>;
    constexpr uint32_t LOCK_B_Pos = 21;
    constexpr uint32_t LOCK_B_Msk = LOCK_B::mask;
    /// Enumerated values for LOCK_B
    namespace lock_b {
        constexpr uint32_t DISABLE = 0;
    }

    /// Master Interface Arbiter Lock
    /// Position: 22, Width: 1
    /// Access: read-write
    using LOCK_IF_L = BitField<22, 1>;
    constexpr uint32_t LOCK_IF_L_Pos = 22;
    constexpr uint32_t LOCK_IF_L_Msk = LOCK_IF_L::mask;
    /// Enumerated values for LOCK_IF_L
    namespace lock_if_l {
        constexpr uint32_t CHUNK = 0;
        constexpr uint32_t BUFFER = 1;
    }

    /// AHB Protection
    /// Position: 24, Width: 3
    /// Access: read-write
    using AHB_PROT = BitField<24, 3>;
    constexpr uint32_t AHB_PROT_Pos = 24;
    constexpr uint32_t AHB_PROT_Msk = AHB_PROT::mask;

    /// FIFO Configuration
    /// Position: 28, Width: 2
    /// Access: read-write
    using FIFOCFG = BitField<28, 2>;
    constexpr uint32_t FIFOCFG_Pos = 28;
    constexpr uint32_t FIFOCFG_Msk = FIFOCFG::mask;
    /// Enumerated values for FIFOCFG
    namespace fifocfg {
        constexpr uint32_t ALAP_CFG = 0;
        constexpr uint32_t HALF_CFG = 1;
        constexpr uint32_t ASAP_CFG = 2;
    }

}  // namespace cfg2

/// SADDR3 - DMAC Channel Source Address Register (ch_num = 3)
namespace saddr3 {
    /// Channel x Source Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using SADDR = BitField<0, 32>;
    constexpr uint32_t SADDR_Pos = 0;
    constexpr uint32_t SADDR_Msk = SADDR::mask;

}  // namespace saddr3

/// DADDR3 - DMAC Channel Destination Address Register (ch_num = 3)
namespace daddr3 {
    /// Channel x Destination Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using DADDR = BitField<0, 32>;
    constexpr uint32_t DADDR_Pos = 0;
    constexpr uint32_t DADDR_Msk = DADDR::mask;

}  // namespace daddr3

/// DSCR3 - DMAC Channel Descriptor Address Register (ch_num = 3)
namespace dscr3 {
    /// Buffer Transfer Descriptor Address
    /// Position: 2, Width: 30
    /// Access: read-write
    using DSCR = BitField<2, 30>;
    constexpr uint32_t DSCR_Pos = 2;
    constexpr uint32_t DSCR_Msk = DSCR::mask;

}  // namespace dscr3

/// CTRLA3 - DMAC Channel Control A Register (ch_num = 3)
namespace ctrla3 {
    /// Buffer Transfer Size
    /// Position: 0, Width: 16
    /// Access: read-write
    using BTSIZE = BitField<0, 16>;
    constexpr uint32_t BTSIZE_Pos = 0;
    constexpr uint32_t BTSIZE_Msk = BTSIZE::mask;

    /// Source Chunk Transfer Size.
    /// Position: 16, Width: 3
    /// Access: read-write
    using SCSIZE = BitField<16, 3>;
    constexpr uint32_t SCSIZE_Pos = 16;
    constexpr uint32_t SCSIZE_Msk = SCSIZE::mask;
    /// Enumerated values for SCSIZE
    namespace scsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Destination Chunk Transfer Size
    /// Position: 20, Width: 3
    /// Access: read-write
    using DCSIZE = BitField<20, 3>;
    constexpr uint32_t DCSIZE_Pos = 20;
    constexpr uint32_t DCSIZE_Msk = DCSIZE::mask;
    /// Enumerated values for DCSIZE
    namespace dcsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Transfer Width for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_WIDTH = BitField<24, 2>;
    constexpr uint32_t SRC_WIDTH_Pos = 24;
    constexpr uint32_t SRC_WIDTH_Msk = SRC_WIDTH::mask;
    /// Enumerated values for SRC_WIDTH
    namespace src_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Transfer Width for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_WIDTH = BitField<28, 2>;
    constexpr uint32_t DST_WIDTH_Pos = 28;
    constexpr uint32_t DST_WIDTH_Msk = DST_WIDTH::mask;
    /// Enumerated values for DST_WIDTH
    namespace dst_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Current Descriptor Stop Command and Transfer Completed Memory Indicator
    /// Position: 31, Width: 1
    /// Access: read-write
    using DONE = BitField<31, 1>;
    constexpr uint32_t DONE_Pos = 31;
    constexpr uint32_t DONE_Msk = DONE::mask;

}  // namespace ctrla3

/// CTRLB3 - DMAC Channel Control B Register (ch_num = 3)
namespace ctrlb3 {
    /// Source Address Descriptor
    /// Position: 16, Width: 1
    /// Access: read-write
    using SRC_DSCR = BitField<16, 1>;
    constexpr uint32_t SRC_DSCR_Pos = 16;
    constexpr uint32_t SRC_DSCR_Msk = SRC_DSCR::mask;
    /// Enumerated values for SRC_DSCR
    namespace src_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Destination Address Descriptor
    /// Position: 20, Width: 1
    /// Access: read-write
    using DST_DSCR = BitField<20, 1>;
    constexpr uint32_t DST_DSCR_Pos = 20;
    constexpr uint32_t DST_DSCR_Msk = DST_DSCR::mask;
    /// Enumerated values for DST_DSCR
    namespace dst_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Flow Control
    /// Position: 21, Width: 2
    /// Access: read-write
    using FC = BitField<21, 2>;
    constexpr uint32_t FC_Pos = 21;
    constexpr uint32_t FC_Msk = FC::mask;
    /// Enumerated values for FC
    namespace fc {
        constexpr uint32_t MEM2MEM_DMA_FC = 0;
        constexpr uint32_t MEM2PER_DMA_FC = 1;
        constexpr uint32_t PER2MEM_DMA_FC = 2;
        constexpr uint32_t PER2PER_DMA_FC = 3;
    }

    /// Incrementing, Decrementing or Fixed Address for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_INCR = BitField<24, 2>;
    constexpr uint32_t SRC_INCR_Pos = 24;
    constexpr uint32_t SRC_INCR_Msk = SRC_INCR::mask;
    /// Enumerated values for SRC_INCR
    namespace src_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Incrementing, Decrementing or Fixed Address for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_INCR = BitField<28, 2>;
    constexpr uint32_t DST_INCR_Pos = 28;
    constexpr uint32_t DST_INCR_Msk = DST_INCR::mask;
    /// Enumerated values for DST_INCR
    namespace dst_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Interrupt Enable Not
    /// Position: 30, Width: 1
    /// Access: read-write
    using IEN = BitField<30, 1>;
    constexpr uint32_t IEN_Pos = 30;
    constexpr uint32_t IEN_Msk = IEN::mask;

}  // namespace ctrlb3

/// CFG3 - DMAC Channel Configuration Register (ch_num = 3)
namespace cfg3 {
    /// Source with Peripheral identifier
    /// Position: 0, Width: 4
    /// Access: read-write
    using SRC_PER = BitField<0, 4>;
    constexpr uint32_t SRC_PER_Pos = 0;
    constexpr uint32_t SRC_PER_Msk = SRC_PER::mask;

    /// Destination with Peripheral identifier
    /// Position: 4, Width: 4
    /// Access: read-write
    using DST_PER = BitField<4, 4>;
    constexpr uint32_t DST_PER_Pos = 4;
    constexpr uint32_t DST_PER_Msk = DST_PER::mask;

    /// Software or Hardware Selection for the Source
    /// Position: 9, Width: 1
    /// Access: read-write
    using SRC_H2SEL = BitField<9, 1>;
    constexpr uint32_t SRC_H2SEL_Pos = 9;
    constexpr uint32_t SRC_H2SEL_Msk = SRC_H2SEL::mask;
    /// Enumerated values for SRC_H2SEL
    namespace src_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Software or Hardware Selection for the Destination
    /// Position: 13, Width: 1
    /// Access: read-write
    using DST_H2SEL = BitField<13, 1>;
    constexpr uint32_t DST_H2SEL_Pos = 13;
    constexpr uint32_t DST_H2SEL_Msk = DST_H2SEL::mask;
    /// Enumerated values for DST_H2SEL
    namespace dst_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Stop On Done
    /// Position: 16, Width: 1
    /// Access: read-write
    using SOD = BitField<16, 1>;
    constexpr uint32_t SOD_Pos = 16;
    constexpr uint32_t SOD_Msk = SOD::mask;
    /// Enumerated values for SOD
    namespace sod {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Interface Lock
    /// Position: 20, Width: 1
    /// Access: read-write
    using LOCK_IF = BitField<20, 1>;
    constexpr uint32_t LOCK_IF_Pos = 20;
    constexpr uint32_t LOCK_IF_Msk = LOCK_IF::mask;
    /// Enumerated values for LOCK_IF
    namespace lock_if {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Bus Lock
    /// Position: 21, Width: 1
    /// Access: read-write
    using LOCK_B = BitField<21, 1>;
    constexpr uint32_t LOCK_B_Pos = 21;
    constexpr uint32_t LOCK_B_Msk = LOCK_B::mask;
    /// Enumerated values for LOCK_B
    namespace lock_b {
        constexpr uint32_t DISABLE = 0;
    }

    /// Master Interface Arbiter Lock
    /// Position: 22, Width: 1
    /// Access: read-write
    using LOCK_IF_L = BitField<22, 1>;
    constexpr uint32_t LOCK_IF_L_Pos = 22;
    constexpr uint32_t LOCK_IF_L_Msk = LOCK_IF_L::mask;
    /// Enumerated values for LOCK_IF_L
    namespace lock_if_l {
        constexpr uint32_t CHUNK = 0;
        constexpr uint32_t BUFFER = 1;
    }

    /// AHB Protection
    /// Position: 24, Width: 3
    /// Access: read-write
    using AHB_PROT = BitField<24, 3>;
    constexpr uint32_t AHB_PROT_Pos = 24;
    constexpr uint32_t AHB_PROT_Msk = AHB_PROT::mask;

    /// FIFO Configuration
    /// Position: 28, Width: 2
    /// Access: read-write
    using FIFOCFG = BitField<28, 2>;
    constexpr uint32_t FIFOCFG_Pos = 28;
    constexpr uint32_t FIFOCFG_Msk = FIFOCFG::mask;
    /// Enumerated values for FIFOCFG
    namespace fifocfg {
        constexpr uint32_t ALAP_CFG = 0;
        constexpr uint32_t HALF_CFG = 1;
        constexpr uint32_t ASAP_CFG = 2;
    }

}  // namespace cfg3

/// SADDR4 - DMAC Channel Source Address Register (ch_num = 4)
namespace saddr4 {
    /// Channel x Source Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using SADDR = BitField<0, 32>;
    constexpr uint32_t SADDR_Pos = 0;
    constexpr uint32_t SADDR_Msk = SADDR::mask;

}  // namespace saddr4

/// DADDR4 - DMAC Channel Destination Address Register (ch_num = 4)
namespace daddr4 {
    /// Channel x Destination Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using DADDR = BitField<0, 32>;
    constexpr uint32_t DADDR_Pos = 0;
    constexpr uint32_t DADDR_Msk = DADDR::mask;

}  // namespace daddr4

/// DSCR4 - DMAC Channel Descriptor Address Register (ch_num = 4)
namespace dscr4 {
    /// Buffer Transfer Descriptor Address
    /// Position: 2, Width: 30
    /// Access: read-write
    using DSCR = BitField<2, 30>;
    constexpr uint32_t DSCR_Pos = 2;
    constexpr uint32_t DSCR_Msk = DSCR::mask;

}  // namespace dscr4

/// CTRLA4 - DMAC Channel Control A Register (ch_num = 4)
namespace ctrla4 {
    /// Buffer Transfer Size
    /// Position: 0, Width: 16
    /// Access: read-write
    using BTSIZE = BitField<0, 16>;
    constexpr uint32_t BTSIZE_Pos = 0;
    constexpr uint32_t BTSIZE_Msk = BTSIZE::mask;

    /// Source Chunk Transfer Size.
    /// Position: 16, Width: 3
    /// Access: read-write
    using SCSIZE = BitField<16, 3>;
    constexpr uint32_t SCSIZE_Pos = 16;
    constexpr uint32_t SCSIZE_Msk = SCSIZE::mask;
    /// Enumerated values for SCSIZE
    namespace scsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Destination Chunk Transfer Size
    /// Position: 20, Width: 3
    /// Access: read-write
    using DCSIZE = BitField<20, 3>;
    constexpr uint32_t DCSIZE_Pos = 20;
    constexpr uint32_t DCSIZE_Msk = DCSIZE::mask;
    /// Enumerated values for DCSIZE
    namespace dcsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Transfer Width for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_WIDTH = BitField<24, 2>;
    constexpr uint32_t SRC_WIDTH_Pos = 24;
    constexpr uint32_t SRC_WIDTH_Msk = SRC_WIDTH::mask;
    /// Enumerated values for SRC_WIDTH
    namespace src_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Transfer Width for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_WIDTH = BitField<28, 2>;
    constexpr uint32_t DST_WIDTH_Pos = 28;
    constexpr uint32_t DST_WIDTH_Msk = DST_WIDTH::mask;
    /// Enumerated values for DST_WIDTH
    namespace dst_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Current Descriptor Stop Command and Transfer Completed Memory Indicator
    /// Position: 31, Width: 1
    /// Access: read-write
    using DONE = BitField<31, 1>;
    constexpr uint32_t DONE_Pos = 31;
    constexpr uint32_t DONE_Msk = DONE::mask;

}  // namespace ctrla4

/// CTRLB4 - DMAC Channel Control B Register (ch_num = 4)
namespace ctrlb4 {
    /// Source Address Descriptor
    /// Position: 16, Width: 1
    /// Access: read-write
    using SRC_DSCR = BitField<16, 1>;
    constexpr uint32_t SRC_DSCR_Pos = 16;
    constexpr uint32_t SRC_DSCR_Msk = SRC_DSCR::mask;
    /// Enumerated values for SRC_DSCR
    namespace src_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Destination Address Descriptor
    /// Position: 20, Width: 1
    /// Access: read-write
    using DST_DSCR = BitField<20, 1>;
    constexpr uint32_t DST_DSCR_Pos = 20;
    constexpr uint32_t DST_DSCR_Msk = DST_DSCR::mask;
    /// Enumerated values for DST_DSCR
    namespace dst_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Flow Control
    /// Position: 21, Width: 2
    /// Access: read-write
    using FC = BitField<21, 2>;
    constexpr uint32_t FC_Pos = 21;
    constexpr uint32_t FC_Msk = FC::mask;
    /// Enumerated values for FC
    namespace fc {
        constexpr uint32_t MEM2MEM_DMA_FC = 0;
        constexpr uint32_t MEM2PER_DMA_FC = 1;
        constexpr uint32_t PER2MEM_DMA_FC = 2;
        constexpr uint32_t PER2PER_DMA_FC = 3;
    }

    /// Incrementing, Decrementing or Fixed Address for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_INCR = BitField<24, 2>;
    constexpr uint32_t SRC_INCR_Pos = 24;
    constexpr uint32_t SRC_INCR_Msk = SRC_INCR::mask;
    /// Enumerated values for SRC_INCR
    namespace src_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Incrementing, Decrementing or Fixed Address for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_INCR = BitField<28, 2>;
    constexpr uint32_t DST_INCR_Pos = 28;
    constexpr uint32_t DST_INCR_Msk = DST_INCR::mask;
    /// Enumerated values for DST_INCR
    namespace dst_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Interrupt Enable Not
    /// Position: 30, Width: 1
    /// Access: read-write
    using IEN = BitField<30, 1>;
    constexpr uint32_t IEN_Pos = 30;
    constexpr uint32_t IEN_Msk = IEN::mask;

}  // namespace ctrlb4

/// CFG4 - DMAC Channel Configuration Register (ch_num = 4)
namespace cfg4 {
    /// Source with Peripheral identifier
    /// Position: 0, Width: 4
    /// Access: read-write
    using SRC_PER = BitField<0, 4>;
    constexpr uint32_t SRC_PER_Pos = 0;
    constexpr uint32_t SRC_PER_Msk = SRC_PER::mask;

    /// Destination with Peripheral identifier
    /// Position: 4, Width: 4
    /// Access: read-write
    using DST_PER = BitField<4, 4>;
    constexpr uint32_t DST_PER_Pos = 4;
    constexpr uint32_t DST_PER_Msk = DST_PER::mask;

    /// Software or Hardware Selection for the Source
    /// Position: 9, Width: 1
    /// Access: read-write
    using SRC_H2SEL = BitField<9, 1>;
    constexpr uint32_t SRC_H2SEL_Pos = 9;
    constexpr uint32_t SRC_H2SEL_Msk = SRC_H2SEL::mask;
    /// Enumerated values for SRC_H2SEL
    namespace src_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Software or Hardware Selection for the Destination
    /// Position: 13, Width: 1
    /// Access: read-write
    using DST_H2SEL = BitField<13, 1>;
    constexpr uint32_t DST_H2SEL_Pos = 13;
    constexpr uint32_t DST_H2SEL_Msk = DST_H2SEL::mask;
    /// Enumerated values for DST_H2SEL
    namespace dst_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Stop On Done
    /// Position: 16, Width: 1
    /// Access: read-write
    using SOD = BitField<16, 1>;
    constexpr uint32_t SOD_Pos = 16;
    constexpr uint32_t SOD_Msk = SOD::mask;
    /// Enumerated values for SOD
    namespace sod {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Interface Lock
    /// Position: 20, Width: 1
    /// Access: read-write
    using LOCK_IF = BitField<20, 1>;
    constexpr uint32_t LOCK_IF_Pos = 20;
    constexpr uint32_t LOCK_IF_Msk = LOCK_IF::mask;
    /// Enumerated values for LOCK_IF
    namespace lock_if {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Bus Lock
    /// Position: 21, Width: 1
    /// Access: read-write
    using LOCK_B = BitField<21, 1>;
    constexpr uint32_t LOCK_B_Pos = 21;
    constexpr uint32_t LOCK_B_Msk = LOCK_B::mask;
    /// Enumerated values for LOCK_B
    namespace lock_b {
        constexpr uint32_t DISABLE = 0;
    }

    /// Master Interface Arbiter Lock
    /// Position: 22, Width: 1
    /// Access: read-write
    using LOCK_IF_L = BitField<22, 1>;
    constexpr uint32_t LOCK_IF_L_Pos = 22;
    constexpr uint32_t LOCK_IF_L_Msk = LOCK_IF_L::mask;
    /// Enumerated values for LOCK_IF_L
    namespace lock_if_l {
        constexpr uint32_t CHUNK = 0;
        constexpr uint32_t BUFFER = 1;
    }

    /// AHB Protection
    /// Position: 24, Width: 3
    /// Access: read-write
    using AHB_PROT = BitField<24, 3>;
    constexpr uint32_t AHB_PROT_Pos = 24;
    constexpr uint32_t AHB_PROT_Msk = AHB_PROT::mask;

    /// FIFO Configuration
    /// Position: 28, Width: 2
    /// Access: read-write
    using FIFOCFG = BitField<28, 2>;
    constexpr uint32_t FIFOCFG_Pos = 28;
    constexpr uint32_t FIFOCFG_Msk = FIFOCFG::mask;
    /// Enumerated values for FIFOCFG
    namespace fifocfg {
        constexpr uint32_t ALAP_CFG = 0;
        constexpr uint32_t HALF_CFG = 1;
        constexpr uint32_t ASAP_CFG = 2;
    }

}  // namespace cfg4

/// SADDR5 - DMAC Channel Source Address Register (ch_num = 5)
namespace saddr5 {
    /// Channel x Source Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using SADDR = BitField<0, 32>;
    constexpr uint32_t SADDR_Pos = 0;
    constexpr uint32_t SADDR_Msk = SADDR::mask;

}  // namespace saddr5

/// DADDR5 - DMAC Channel Destination Address Register (ch_num = 5)
namespace daddr5 {
    /// Channel x Destination Address
    /// Position: 0, Width: 32
    /// Access: read-write
    using DADDR = BitField<0, 32>;
    constexpr uint32_t DADDR_Pos = 0;
    constexpr uint32_t DADDR_Msk = DADDR::mask;

}  // namespace daddr5

/// DSCR5 - DMAC Channel Descriptor Address Register (ch_num = 5)
namespace dscr5 {
    /// Buffer Transfer Descriptor Address
    /// Position: 2, Width: 30
    /// Access: read-write
    using DSCR = BitField<2, 30>;
    constexpr uint32_t DSCR_Pos = 2;
    constexpr uint32_t DSCR_Msk = DSCR::mask;

}  // namespace dscr5

/// CTRLA5 - DMAC Channel Control A Register (ch_num = 5)
namespace ctrla5 {
    /// Buffer Transfer Size
    /// Position: 0, Width: 16
    /// Access: read-write
    using BTSIZE = BitField<0, 16>;
    constexpr uint32_t BTSIZE_Pos = 0;
    constexpr uint32_t BTSIZE_Msk = BTSIZE::mask;

    /// Source Chunk Transfer Size.
    /// Position: 16, Width: 3
    /// Access: read-write
    using SCSIZE = BitField<16, 3>;
    constexpr uint32_t SCSIZE_Pos = 16;
    constexpr uint32_t SCSIZE_Msk = SCSIZE::mask;
    /// Enumerated values for SCSIZE
    namespace scsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Destination Chunk Transfer Size
    /// Position: 20, Width: 3
    /// Access: read-write
    using DCSIZE = BitField<20, 3>;
    constexpr uint32_t DCSIZE_Pos = 20;
    constexpr uint32_t DCSIZE_Msk = DCSIZE::mask;
    /// Enumerated values for DCSIZE
    namespace dcsize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_4 = 1;
        constexpr uint32_t CHK_8 = 2;
        constexpr uint32_t CHK_16 = 3;
    }

    /// Transfer Width for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_WIDTH = BitField<24, 2>;
    constexpr uint32_t SRC_WIDTH_Pos = 24;
    constexpr uint32_t SRC_WIDTH_Msk = SRC_WIDTH::mask;
    /// Enumerated values for SRC_WIDTH
    namespace src_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Transfer Width for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_WIDTH = BitField<28, 2>;
    constexpr uint32_t DST_WIDTH_Pos = 28;
    constexpr uint32_t DST_WIDTH_Msk = DST_WIDTH::mask;
    /// Enumerated values for DST_WIDTH
    namespace dst_width {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALF_WORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Current Descriptor Stop Command and Transfer Completed Memory Indicator
    /// Position: 31, Width: 1
    /// Access: read-write
    using DONE = BitField<31, 1>;
    constexpr uint32_t DONE_Pos = 31;
    constexpr uint32_t DONE_Msk = DONE::mask;

}  // namespace ctrla5

/// CTRLB5 - DMAC Channel Control B Register (ch_num = 5)
namespace ctrlb5 {
    /// Source Address Descriptor
    /// Position: 16, Width: 1
    /// Access: read-write
    using SRC_DSCR = BitField<16, 1>;
    constexpr uint32_t SRC_DSCR_Pos = 16;
    constexpr uint32_t SRC_DSCR_Msk = SRC_DSCR::mask;
    /// Enumerated values for SRC_DSCR
    namespace src_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Destination Address Descriptor
    /// Position: 20, Width: 1
    /// Access: read-write
    using DST_DSCR = BitField<20, 1>;
    constexpr uint32_t DST_DSCR_Pos = 20;
    constexpr uint32_t DST_DSCR_Msk = DST_DSCR::mask;
    /// Enumerated values for DST_DSCR
    namespace dst_dscr {
        constexpr uint32_t FETCH_FROM_MEM = 0;
        constexpr uint32_t FETCH_DISABLE = 1;
    }

    /// Flow Control
    /// Position: 21, Width: 2
    /// Access: read-write
    using FC = BitField<21, 2>;
    constexpr uint32_t FC_Pos = 21;
    constexpr uint32_t FC_Msk = FC::mask;
    /// Enumerated values for FC
    namespace fc {
        constexpr uint32_t MEM2MEM_DMA_FC = 0;
        constexpr uint32_t MEM2PER_DMA_FC = 1;
        constexpr uint32_t PER2MEM_DMA_FC = 2;
        constexpr uint32_t PER2PER_DMA_FC = 3;
    }

    /// Incrementing, Decrementing or Fixed Address for the Source
    /// Position: 24, Width: 2
    /// Access: read-write
    using SRC_INCR = BitField<24, 2>;
    constexpr uint32_t SRC_INCR_Pos = 24;
    constexpr uint32_t SRC_INCR_Msk = SRC_INCR::mask;
    /// Enumerated values for SRC_INCR
    namespace src_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Incrementing, Decrementing or Fixed Address for the Destination
    /// Position: 28, Width: 2
    /// Access: read-write
    using DST_INCR = BitField<28, 2>;
    constexpr uint32_t DST_INCR_Pos = 28;
    constexpr uint32_t DST_INCR_Msk = DST_INCR::mask;
    /// Enumerated values for DST_INCR
    namespace dst_incr {
        constexpr uint32_t INCREMENTING = 0;
        constexpr uint32_t DECREMENTING = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Interrupt Enable Not
    /// Position: 30, Width: 1
    /// Access: read-write
    using IEN = BitField<30, 1>;
    constexpr uint32_t IEN_Pos = 30;
    constexpr uint32_t IEN_Msk = IEN::mask;

}  // namespace ctrlb5

/// CFG5 - DMAC Channel Configuration Register (ch_num = 5)
namespace cfg5 {
    /// Source with Peripheral identifier
    /// Position: 0, Width: 4
    /// Access: read-write
    using SRC_PER = BitField<0, 4>;
    constexpr uint32_t SRC_PER_Pos = 0;
    constexpr uint32_t SRC_PER_Msk = SRC_PER::mask;

    /// Destination with Peripheral identifier
    /// Position: 4, Width: 4
    /// Access: read-write
    using DST_PER = BitField<4, 4>;
    constexpr uint32_t DST_PER_Pos = 4;
    constexpr uint32_t DST_PER_Msk = DST_PER::mask;

    /// Software or Hardware Selection for the Source
    /// Position: 9, Width: 1
    /// Access: read-write
    using SRC_H2SEL = BitField<9, 1>;
    constexpr uint32_t SRC_H2SEL_Pos = 9;
    constexpr uint32_t SRC_H2SEL_Msk = SRC_H2SEL::mask;
    /// Enumerated values for SRC_H2SEL
    namespace src_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Software or Hardware Selection for the Destination
    /// Position: 13, Width: 1
    /// Access: read-write
    using DST_H2SEL = BitField<13, 1>;
    constexpr uint32_t DST_H2SEL_Pos = 13;
    constexpr uint32_t DST_H2SEL_Msk = DST_H2SEL::mask;
    /// Enumerated values for DST_H2SEL
    namespace dst_h2sel {
        constexpr uint32_t SW = 0;
        constexpr uint32_t HW = 1;
    }

    /// Stop On Done
    /// Position: 16, Width: 1
    /// Access: read-write
    using SOD = BitField<16, 1>;
    constexpr uint32_t SOD_Pos = 16;
    constexpr uint32_t SOD_Msk = SOD::mask;
    /// Enumerated values for SOD
    namespace sod {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Interface Lock
    /// Position: 20, Width: 1
    /// Access: read-write
    using LOCK_IF = BitField<20, 1>;
    constexpr uint32_t LOCK_IF_Pos = 20;
    constexpr uint32_t LOCK_IF_Msk = LOCK_IF::mask;
    /// Enumerated values for LOCK_IF
    namespace lock_if {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Bus Lock
    /// Position: 21, Width: 1
    /// Access: read-write
    using LOCK_B = BitField<21, 1>;
    constexpr uint32_t LOCK_B_Pos = 21;
    constexpr uint32_t LOCK_B_Msk = LOCK_B::mask;
    /// Enumerated values for LOCK_B
    namespace lock_b {
        constexpr uint32_t DISABLE = 0;
    }

    /// Master Interface Arbiter Lock
    /// Position: 22, Width: 1
    /// Access: read-write
    using LOCK_IF_L = BitField<22, 1>;
    constexpr uint32_t LOCK_IF_L_Pos = 22;
    constexpr uint32_t LOCK_IF_L_Msk = LOCK_IF_L::mask;
    /// Enumerated values for LOCK_IF_L
    namespace lock_if_l {
        constexpr uint32_t CHUNK = 0;
        constexpr uint32_t BUFFER = 1;
    }

    /// AHB Protection
    /// Position: 24, Width: 3
    /// Access: read-write
    using AHB_PROT = BitField<24, 3>;
    constexpr uint32_t AHB_PROT_Pos = 24;
    constexpr uint32_t AHB_PROT_Msk = AHB_PROT::mask;

    /// FIFO Configuration
    /// Position: 28, Width: 2
    /// Access: read-write
    using FIFOCFG = BitField<28, 2>;
    constexpr uint32_t FIFOCFG_Pos = 28;
    constexpr uint32_t FIFOCFG_Msk = FIFOCFG::mask;
    /// Enumerated values for FIFOCFG
    namespace fifocfg {
        constexpr uint32_t ALAP_CFG = 0;
        constexpr uint32_t HALF_CFG = 1;
        constexpr uint32_t ASAP_CFG = 2;
    }

}  // namespace cfg5

/// WPMR - DMAC Write Protect Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 4476225;
    }

}  // namespace wpmr

/// WPSR - DMAC Write Protect Status Register
namespace wpsr {
    /// Write Protect Violation Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protect Violation Source
    /// Position: 8, Width: 16
    /// Access: read-only
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dmac
