namespace mem {
export defproc GMEM_dec_del_dltx(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_del_bph(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_del_bpl(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_ph1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_ph2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_quant26bt_neg(chan?(int<5>) A; chan!(int<32>) DO) {
  int<32> a[31];
  int<5> addr;
  chp {
    a[0] := 63;
    a[1] := 62;
    a[2] := 31;
    a[3] := 30;
    a[4] := 29;
    a[5] := 28;
    a[6] := 27;
    a[7] := 26;
    a[8] := 25;
    a[9] := 24;
    a[10] := 23;
    a[11] := 22;
    a[12] := 21;
    a[13] := 20;
    a[14] := 19;
    a[15] := 18;
    a[16] := 17;
    a[17] := 16;
    a[18] := 15;
    a[19] := 14;
    a[20] := 13;
    a[21] := 12;
    a[22] := 11;
    a[23] := 10;
    a[24] := 9;
    a[25] := 8;
    a[26] := 7;
    a[27] := 6;
    a[28] := 5;
    a[29] := 4;
    a[30] := 4;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_yh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_rlt1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_rlt2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_sph(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_del_dhx(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_qq2_code2_table(chan?(int<2>) A; chan!(int<32>) DO) {
  int<32> a[4];
  int<2> addr;
  chp {
    a[0] := -7408;
    a[1] := -1616;
    a[2] := 7408;
    a[3] := 1616;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_test_data(chan?(int<7>) A; chan!(int<32>) DO) {
  int<32> a[100];
  int<7> addr;
  chp {
    a[0] := 68;
    a[1] := 68;
    a[2] := 68;
    a[3] := 68;
    a[4] := 68;
    a[5] := 68;
    a[6] := 68;
    a[7] := 68;
    a[8] := 68;
    a[9] := 68;
    a[10] := 68;
    a[11] := 68;
    a[12] := 68;
    a[13] := 68;
    a[14] := 68;
    a[15] := 68;
    a[16] := 68;
    a[17] := 67;
    a[18] := 67;
    a[19] := 67;
    a[20] := 67;
    a[21] := 67;
    a[22] := 67;
    a[23] := 67;
    a[24] := 66;
    a[25] := 66;
    a[26] := 66;
    a[27] := 66;
    a[28] := 66;
    a[29] := 66;
    a[30] := 65;
    a[31] := 65;
    a[32] := 65;
    a[33] := 65;
    a[34] := 65;
    a[35] := 64;
    a[36] := 64;
    a[37] := 64;
    a[38] := 64;
    a[39] := 64;
    a[40] := 64;
    a[41] := 64;
    a[42] := 64;
    a[43] := 63;
    a[44] := 63;
    a[45] := 63;
    a[46] := 63;
    a[47] := 63;
    a[48] := 62;
    a[49] := 62;
    a[50] := 62;
    a[51] := 62;
    a[52] := 62;
    a[53] := 62;
    a[54] := 61;
    a[55] := 61;
    a[56] := 61;
    a[57] := 61;
    a[58] := 61;
    a[59] := 61;
    a[60] := 60;
    a[61] := 60;
    a[62] := 60;
    a[63] := 60;
    a[64] := 60;
    a[65] := 60;
    a[66] := 60;
    a[67] := 60;
    a[68] := 60;
    a[69] := 59;
    a[70] := 59;
    a[71] := 59;
    a[72] := 59;
    a[73] := 59;
    a[74] := 59;
    a[75] := 59;
    a[76] := 59;
    a[77] := 59;
    a[78] := 59;
    a[79] := 59;
    a[80] := 59;
    a[81] := 59;
    a[82] := 59;
    a[83] := 59;
    a[84] := 59;
    a[85] := 59;
    a[86] := 59;
    a[87] := 59;
    a[88] := 59;
    a[89] := 59;
    a[90] := 59;
    a[91] := 59;
    a[92] := 60;
    a[93] := 60;
    a[94] := 60;
    a[95] := 60;
    a[96] := 60;
    a[97] := 60;
    a[98] := 60;
    a[99] := 60;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_delay_dltx(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_qq4_code4_table(chan?(int<4>) A; chan!(int<32>) DO) {
  int<32> a[16];
  int<4> addr;
  chp {
    a[0] := 0;
    a[1] := -20456;
    a[2] := -12896;
    a[3] := -8968;
    a[4] := -6288;
    a[5] := -4240;
    a[6] := -2584;
    a[7] := -1200;
    a[8] := 20456;
    a[9] := 12896;
    a[10] := 8968;
    a[11] := 6288;
    a[12] := 4240;
    a[13] := 2584;
    a[14] := 1200;
    a[15] := 0;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_accumc(chan?(int<1>) RD; chan?(int<4>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[11];
  int<4> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    a[6] := 0;
    a[7] := 0;
    a[8] := 0;
    a[9] := 0;
    a[10] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_accumd(chan?(int<1>) RD; chan?(int<4>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[11];
  int<4> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    a[6] := 0;
    a[7] := 0;
    a[8] := 0;
    a[9] := 0;
    a[10] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_qq6_code6_table(chan?(int<6>) A; chan!(int<32>) DO) {
  int<32> a[64];
  int<6> addr;
  chp {
    a[0] := -136;
    a[1] := -136;
    a[2] := -136;
    a[3] := -136;
    a[4] := -24808;
    a[5] := -21904;
    a[6] := -19008;
    a[7] := -16704;
    a[8] := -14984;
    a[9] := -13512;
    a[10] := -12280;
    a[11] := -11192;
    a[12] := -10232;
    a[13] := -9360;
    a[14] := -8576;
    a[15] := -7856;
    a[16] := -7192;
    a[17] := -6576;
    a[18] := -6000;
    a[19] := -5456;
    a[20] := -4944;
    a[21] := -4464;
    a[22] := -4008;
    a[23] := -3576;
    a[24] := -3168;
    a[25] := -2776;
    a[26] := -2400;
    a[27] := -2032;
    a[28] := -1688;
    a[29] := -1360;
    a[30] := -1040;
    a[31] := -728;
    a[32] := 24808;
    a[33] := 21904;
    a[34] := 19008;
    a[35] := 16704;
    a[36] := 14984;
    a[37] := 13512;
    a[38] := 12280;
    a[39] := 11192;
    a[40] := 10232;
    a[41] := 9360;
    a[42] := 8576;
    a[43] := 7856;
    a[44] := 7192;
    a[45] := 6576;
    a[46] := 6000;
    a[47] := 5456;
    a[48] := 4944;
    a[49] := 4464;
    a[50] := 4008;
    a[51] := 3576;
    a[52] := 3168;
    a[53] := 2776;
    a[54] := 2400;
    a[55] := 2032;
    a[56] := 1688;
    a[57] := 1360;
    a[58] := 1040;
    a[59] := 728;
    a[60] := 432;
    a[61] := 136;
    a[62] := -432;
    a[63] := -136;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_nbh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_rh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_nbl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_rl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_deth(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_ah1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_ilr(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_delay_bph(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_detl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_ph2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_rh1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_ph1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_delay_bpl(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_sph(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_rh2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_spl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_rlt1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_delay_dhx(chan?(int<1>) RD; chan?(int<3>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[6];
  int<3> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_al1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_al2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_rlt2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_compressed(chan?(int<1>) RD; chan?(int<7>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[100];
  int<7> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    a[6] := 0;
    a[7] := 0;
    a[8] := 0;
    a[9] := 0;
    a[10] := 0;
    a[11] := 0;
    a[12] := 0;
    a[13] := 0;
    a[14] := 0;
    a[15] := 0;
    a[16] := 0;
    a[17] := 0;
    a[18] := 0;
    a[19] := 0;
    a[20] := 0;
    a[21] := 0;
    a[22] := 0;
    a[23] := 0;
    a[24] := 0;
    a[25] := 0;
    a[26] := 0;
    a[27] := 0;
    a[28] := 0;
    a[29] := 0;
    a[30] := 0;
    a[31] := 0;
    a[32] := 0;
    a[33] := 0;
    a[34] := 0;
    a[35] := 0;
    a[36] := 0;
    a[37] := 0;
    a[38] := 0;
    a[39] := 0;
    a[40] := 0;
    a[41] := 0;
    a[42] := 0;
    a[43] := 0;
    a[44] := 0;
    a[45] := 0;
    a[46] := 0;
    a[47] := 0;
    a[48] := 0;
    a[49] := 0;
    a[50] := 0;
    a[51] := 0;
    a[52] := 0;
    a[53] := 0;
    a[54] := 0;
    a[55] := 0;
    a[56] := 0;
    a[57] := 0;
    a[58] := 0;
    a[59] := 0;
    a[60] := 0;
    a[61] := 0;
    a[62] := 0;
    a[63] := 0;
    a[64] := 0;
    a[65] := 0;
    a[66] := 0;
    a[67] := 0;
    a[68] := 0;
    a[69] := 0;
    a[70] := 0;
    a[71] := 0;
    a[72] := 0;
    a[73] := 0;
    a[74] := 0;
    a[75] := 0;
    a[76] := 0;
    a[77] := 0;
    a[78] := 0;
    a[79] := 0;
    a[80] := 0;
    a[81] := 0;
    a[82] := 0;
    a[83] := 0;
    a[84] := 0;
    a[85] := 0;
    a[86] := 0;
    a[87] := 0;
    a[88] := 0;
    a[89] := 0;
    a[90] := 0;
    a[91] := 0;
    a[92] := 0;
    a[93] := 0;
    a[94] := 0;
    a[95] := 0;
    a[96] := 0;
    a[97] := 0;
    a[98] := 0;
    a[99] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_dh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_sl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_str(chan?(int<2>) A; chan!(int<8>) DO) {
  int<8> a[4];
  int<2> addr;
  chp {
    a[0] := 37;
    a[1] := 100;
    a[2] := 10;
    a[3] := 0;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_sh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_plt(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_rlt(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_ilb_table(chan?(int<5>) A; chan!(int<32>) DO) {
  int<32> a[32];
  int<5> addr;
  chp {
    a[0] := 2048;
    a[1] := 2093;
    a[2] := 2139;
    a[3] := 2186;
    a[4] := 2233;
    a[5] := 2282;
    a[6] := 2332;
    a[7] := 2383;
    a[8] := 2435;
    a[9] := 2489;
    a[10] := 2543;
    a[11] := 2599;
    a[12] := 2656;
    a[13] := 2714;
    a[14] := 2774;
    a[15] := 2834;
    a[16] := 2896;
    a[17] := 2960;
    a[18] := 3025;
    a[19] := 3091;
    a[20] := 3158;
    a[21] := 3228;
    a[22] := 3298;
    a[23] := 3371;
    a[24] := 3444;
    a[25] := 3520;
    a[26] := 3597;
    a[27] := 3676;
    a[28] := 3756;
    a[29] := 3838;
    a[30] := 3922;
    a[31] := 4008;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_sl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_wh_code_table(chan?(int<2>) A; chan!(int<32>) DO) {
  int<32> a[4];
  int<2> addr;
  chp {
    a[0] := 798;
    a[1] := -214;
    a[2] := 798;
    a[3] := -214;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_plt1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_plt2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_szh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_wl_code_table(chan?(int<4>) A; chan!(int<32>) DO) {
  int<32> a[16];
  int<4> addr;
  chp {
    a[0] := -60;
    a[1] := 3042;
    a[2] := 1198;
    a[3] := 538;
    a[4] := 334;
    a[5] := 172;
    a[6] := 58;
    a[7] := -30;
    a[8] := 3042;
    a[9] := 1198;
    a[10] := 538;
    a[11] := 334;
    a[12] := 172;
    a[13] := 58;
    a[14] := -30;
    a[15] := -60;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_dec_szl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_ph(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_xout1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_h(chan?(int<5>) A; chan!(int<32>) DO) {
  int<32> a[24];
  int<5> addr;
  chp {
    a[0] := 12;
    a[1] := -44;
    a[2] := -44;
    a[3] := 212;
    a[4] := 48;
    a[5] := -624;
    a[6] := 128;
    a[7] := 1448;
    a[8] := -840;
    a[9] := -3220;
    a[10] := 3804;
    a[11] := 15504;
    a[12] := 15504;
    a[13] := 3804;
    a[14] := -3220;
    a[15] := -840;
    a[16] := 1448;
    a[17] := 128;
    a[18] := -624;
    a[19] := 48;
    a[20] := 212;
    a[21] := -44;
    a[22] := -44;
    a[23] := 12;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_result(chan?(int<1>) RD; chan?(int<7>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[100];
  int<7> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    a[6] := 0;
    a[7] := 0;
    a[8] := 0;
    a[9] := 0;
    a[10] := 0;
    a[11] := 0;
    a[12] := 0;
    a[13] := 0;
    a[14] := 0;
    a[15] := 0;
    a[16] := 0;
    a[17] := 0;
    a[18] := 0;
    a[19] := 0;
    a[20] := 0;
    a[21] := 0;
    a[22] := 0;
    a[23] := 0;
    a[24] := 0;
    a[25] := 0;
    a[26] := 0;
    a[27] := 0;
    a[28] := 0;
    a[29] := 0;
    a[30] := 0;
    a[31] := 0;
    a[32] := 0;
    a[33] := 0;
    a[34] := 0;
    a[35] := 0;
    a[36] := 0;
    a[37] := 0;
    a[38] := 0;
    a[39] := 0;
    a[40] := 0;
    a[41] := 0;
    a[42] := 0;
    a[43] := 0;
    a[44] := 0;
    a[45] := 0;
    a[46] := 0;
    a[47] := 0;
    a[48] := 0;
    a[49] := 0;
    a[50] := 0;
    a[51] := 0;
    a[52] := 0;
    a[53] := 0;
    a[54] := 0;
    a[55] := 0;
    a[56] := 0;
    a[57] := 0;
    a[58] := 0;
    a[59] := 0;
    a[60] := 0;
    a[61] := 0;
    a[62] := 0;
    a[63] := 0;
    a[64] := 0;
    a[65] := 0;
    a[66] := 0;
    a[67] := 0;
    a[68] := 0;
    a[69] := 0;
    a[70] := 0;
    a[71] := 0;
    a[72] := 0;
    a[73] := 0;
    a[74] := 0;
    a[75] := 0;
    a[76] := 0;
    a[77] := 0;
    a[78] := 0;
    a[79] := 0;
    a[80] := 0;
    a[81] := 0;
    a[82] := 0;
    a[83] := 0;
    a[84] := 0;
    a[85] := 0;
    a[86] := 0;
    a[87] := 0;
    a[88] := 0;
    a[89] := 0;
    a[90] := 0;
    a[91] := 0;
    a[92] := 0;
    a[93] := 0;
    a[94] := 0;
    a[95] := 0;
    a[96] := 0;
    a[97] := 0;
    a[98] := 0;
    a[99] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_ah2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_dlt(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_deth(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_sh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_detl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_test_compressed(chan?(int<7>) A; chan!(int<32>) DO) {
  int<32> a[100];
  int<7> addr;
  chp {
    a[0] := 253;
    a[1] := 222;
    a[2] := 119;
    a[3] := 186;
    a[4] := 242;
    a[5] := 144;
    a[6] := 32;
    a[7] := 160;
    a[8] := 236;
    a[9] := 237;
    a[10] := 239;
    a[11] := 241;
    a[12] := 243;
    a[13] := 244;
    a[14] := 245;
    a[15] := 245;
    a[16] := 245;
    a[17] := 245;
    a[18] := 246;
    a[19] := 246;
    a[20] := 246;
    a[21] := 247;
    a[22] := 248;
    a[23] := 247;
    a[24] := 248;
    a[25] := 247;
    a[26] := 249;
    a[27] := 248;
    a[28] := 247;
    a[29] := 249;
    a[30] := 248;
    a[31] := 248;
    a[32] := 246;
    a[33] := 248;
    a[34] := 248;
    a[35] := 247;
    a[36] := 249;
    a[37] := 249;
    a[38] := 249;
    a[39] := 248;
    a[40] := 247;
    a[41] := 250;
    a[42] := 248;
    a[43] := 248;
    a[44] := 247;
    a[45] := 251;
    a[46] := 250;
    a[47] := 249;
    a[48] := 248;
    a[49] := 248;
    a[50] := 0;
    a[51] := 0;
    a[52] := 0;
    a[53] := 0;
    a[54] := 0;
    a[55] := 0;
    a[56] := 0;
    a[57] := 0;
    a[58] := 0;
    a[59] := 0;
    a[60] := 0;
    a[61] := 0;
    a[62] := 0;
    a[63] := 0;
    a[64] := 0;
    a[65] := 0;
    a[66] := 0;
    a[67] := 0;
    a[68] := 0;
    a[69] := 0;
    a[70] := 0;
    a[71] := 0;
    a[72] := 0;
    a[73] := 0;
    a[74] := 0;
    a[75] := 0;
    a[76] := 0;
    a[77] := 0;
    a[78] := 0;
    a[79] := 0;
    a[80] := 0;
    a[81] := 0;
    a[82] := 0;
    a[83] := 0;
    a[84] := 0;
    a[85] := 0;
    a[86] := 0;
    a[87] := 0;
    a[88] := 0;
    a[89] := 0;
    a[90] := 0;
    a[91] := 0;
    a[92] := 0;
    a[93] := 0;
    a[94] := 0;
    a[95] := 0;
    a[96] := 0;
    a[97] := 0;
    a[98] := 0;
    a[99] := 0;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_xout2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_tqmf(chan?(int<1>) RD; chan?(int<5>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[24];
  int<5> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    a[1] := 0;
    a[2] := 0;
    a[3] := 0;
    a[4] := 0;
    a[5] := 0;
    a[6] := 0;
    a[7] := 0;
    a[8] := 0;
    a[9] := 0;
    a[10] := 0;
    a[11] := 0;
    a[12] := 0;
    a[13] := 0;
    a[14] := 0;
    a[15] := 0;
    a[16] := 0;
    a[17] := 0;
    a[18] := 0;
    a[19] := 0;
    a[20] := 0;
    a[21] := 0;
    a[22] := 0;
    a[23] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_quant26bt_pos(chan?(int<5>) A; chan!(int<32>) DO) {
  int<32> a[31];
  int<5> addr;
  chp {
    a[0] := 61;
    a[1] := 60;
    a[2] := 59;
    a[3] := 58;
    a[4] := 57;
    a[5] := 56;
    a[6] := 55;
    a[7] := 54;
    a[8] := 53;
    a[9] := 52;
    a[10] := 51;
    a[11] := 50;
    a[12] := 49;
    a[13] := 48;
    a[14] := 47;
    a[15] := 46;
    a[16] := 45;
    a[17] := 44;
    a[18] := 43;
    a[19] := 42;
    a[20] := 41;
    a[21] := 40;
    a[22] := 39;
    a[23] := 38;
    a[24] := 37;
    a[25] := 36;
    a[26] := 35;
    a[27] := 34;
    a[28] := 33;
    a[29] := 32;
    a[30] := 32;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_decis_levl(chan?(int<5>) A; chan!(int<32>) DO) {
  int<32> a[30];
  int<5> addr;
  chp {
    a[0] := 280;
    a[1] := 576;
    a[2] := 880;
    a[3] := 1200;
    a[4] := 1520;
    a[5] := 1864;
    a[6] := 2208;
    a[7] := 2584;
    a[8] := 2960;
    a[9] := 3376;
    a[10] := 3784;
    a[11] := 4240;
    a[12] := 4696;
    a[13] := 5200;
    a[14] := 5712;
    a[15] := 6288;
    a[16] := 6864;
    a[17] := 7520;
    a[18] := 8184;
    a[19] := 8968;
    a[20] := 9752;
    a[21] := 10712;
    a[22] := 11664;
    a[23] := 12896;
    a[24] := 14120;
    a[25] := 15840;
    a[26] := 17560;
    a[27] := 20456;
    a[28] := 23352;
    a[29] := 32767;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_ah1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_ah2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_xd(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_al1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_al2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_xh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_test_result(chan?(int<7>) A; chan!(int<32>) DO) {
  int<32> a[100];
  int<7> addr;
  chp {
    a[0] := 0;
    a[1] := -1;
    a[2] := -1;
    a[3] := 0;
    a[4] := 0;
    a[5] := -1;
    a[6] := 0;
    a[7] := 0;
    a[8] := -1;
    a[9] := -1;
    a[10] := 0;
    a[11] := 0;
    a[12] := 1;
    a[13] := 1;
    a[14] := 0;
    a[15] := -2;
    a[16] := -1;
    a[17] := -2;
    a[18] := 0;
    a[19] := -4;
    a[20] := 1;
    a[21] := 1;
    a[22] := 1;
    a[23] := -5;
    a[24] := 2;
    a[25] := 2;
    a[26] := 3;
    a[27] := 11;
    a[28] := 20;
    a[29] := 20;
    a[30] := 22;
    a[31] := 24;
    a[32] := 32;
    a[33] := 33;
    a[34] := 38;
    a[35] := 39;
    a[36] := 46;
    a[37] := 47;
    a[38] := 51;
    a[39] := 50;
    a[40] := 53;
    a[41] := 51;
    a[42] := 54;
    a[43] := 52;
    a[44] := 55;
    a[45] := 52;
    a[46] := 55;
    a[47] := 53;
    a[48] := 56;
    a[49] := 54;
    a[50] := 57;
    a[51] := 56;
    a[52] := 59;
    a[53] := 58;
    a[54] := 63;
    a[55] := 63;
    a[56] := 64;
    a[57] := 58;
    a[58] := 61;
    a[59] := 62;
    a[60] := 65;
    a[61] := 60;
    a[62] := 62;
    a[63] := 63;
    a[64] := 66;
    a[65] := 62;
    a[66] := 59;
    a[67] := 55;
    a[68] := 59;
    a[69] := 62;
    a[70] := 65;
    a[71] := 59;
    a[72] := 59;
    a[73] := 58;
    a[74] := 59;
    a[75] := 54;
    a[76] := 57;
    a[77] := 59;
    a[78] := 63;
    a[79] := 60;
    a[80] := 59;
    a[81] := 55;
    a[82] := 59;
    a[83] := 61;
    a[84] := 65;
    a[85] := 61;
    a[86] := 62;
    a[87] := 60;
    a[88] := 62;
    a[89] := 59;
    a[90] := 58;
    a[91] := 55;
    a[92] := 59;
    a[93] := 62;
    a[94] := 65;
    a[95] := 60;
    a[96] := 59;
    a[97] := 57;
    a[98] := 58;
    a[99] := 54;
    *[A?addr; log("addr: ", addr);
DO!a[addr]; log ("read value ", a[addr])]
  }
}
export defproc GMEM_ph(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_nbh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_xl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dlt(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_nbl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_xs(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_plt1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_eh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_plt2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_plt(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_el(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_rlt(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_ih(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_il(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_szh(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_rh1(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_rh2(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_szl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
export defproc GMEM_dec_spl(chan?(int<1>) RD; chan?(int<0>) A;chan?(int<32>) DI; chan!(int<32>) DO) {
  int<32> a[1];
  int<0> addr;
  int<1> rd;
  int<32> data;

  chp {
    a[0] := 0;
    *[RD?rd, A?addr, DI?data; log("rd: ", rd, ", addr: ", addr, ", data: ", data);
      [  rd = 1 -> DO!a[addr]; log ("read value ", a[addr])
       []rd = 0 -> a[addr] := data; DO!data; log ("write value ", data)
      ]
    ]
  }
}
}

defproc filtez (chan?(int<64>) filtez_in_0; chan?(int<64>) filtez_in_1; chan?(int<32>) filtezfiltez_PP0_out; chan?(int<32>) filtezfiltez_PP1_out; chan!(int<32>) filtez_out; chan!(int<1>) filtezfiltez_PP0_in_0; chan!(int<64>) filtezfiltez_PP0_in_1; chan!(int<32>) filtezfiltez_PP0_in_2; chan!(int<1>) filtezfiltez_PP0_USE; chan!(int<1>) filtezfiltez_PP1_in_0; chan!(int<64>) filtezfiltez_PP1_in_1; chan!(int<32>) filtezfiltez_PP1_in_2; chan!(int<1>) filtezfiltez_PP1_USE)
{
  /* Define channels */
  chan(int<32>) const_filtez_1_0_;
  chan(int<32>) const_filtez_1_1_;
  chan(int<32>) const_filtez_6_0_;
  chan(int<64>) const_filtez_14_0_;
  chan(int<1>) filtez_PP0_in_0;
  chan(int<64>) filtez_PP0_in_1;
  chan(int<32>) filtez_PP0_in_2;
  chan(int<32>) filtez_PP0_out;
  chan(int<1>) filtez_PP1_in_0;
  chan(int<64>) filtez_PP1_in_1;
  chan(int<32>) filtez_PP1_in_2;
  chan(int<32>) filtez_PP1_out;
  chan(int<32>) const_filtez_0_0_;
  chan(int<1>) const_filtez_1_2_;
  chan(int<64>) filtez_I1_;
  chan(int<32>) const_filtez_0_1_;
  chan(int<1>) const_filtez_1_3_;
  chan(int<64>) filtez_I3_;
  chan(int<64>) filtez_I4_;
  chan(int<64>) const_filtez_1_4_;
  chan(int<64>) filtez_I10__adder;
  chan(int<64>) const_filtez_1_5_;
  chan(int<64>) filtez_I11__adder;
  chan(int<32>) const_filtez_0_2_;
  chan(int<1>) const_filtez_1_6_;
  chan(int<64>) filtez_I13_;
  chan(int<32>) const_filtez_0_3_;
  chan(int<1>) const_filtez_1_7_;
  chan(int<64>) filtez_I15_;
  chan(int<64>) filtez_I16_;
  chan(int<64>) filtez_I17_;
  chan(int<32>) filtez_I18_;
  chan(int<1>) filtez_I19_;
  chan(int<64>) sig_filtez_I10__filtez_I19__L;
  chan(int<64>) sig_filtez_I10__filtez_I19__R;
  chan(int<64>) sig_filtez_I11__filtez_I19__L;
  chan(int<64>) sig_filtez_I11__filtez_I19__R;
  chan(int<64>) sig_filtez_I17__filtez_I19__L;
  chan(int<64>) sig_filtez_I17__filtez_I19__R;
  chan(int<32>) sig_filtez_I18__filtez_I19__L;
  chan(int<32>) sig_filtez_I18__filtez_I19__R;
  chan(int<64>) filtez_I21_;
  chan(int<32>) filtez_I22_;
  chan(int<64>) Merge_filtez_I6_;
  chan(int<1>) filtez_init0;
  chan(int<64>) Merge_filtez_I7_;
  chan(int<1>) filtez_init1;
  chan(int<64>) Merge_filtez_I8_;
  chan(int<1>) filtez_init2;
  chan(int<32>) Merge_filtez_I9_;
  chan(int<1>) filtez_init3;
  chan(int<1>) const_filtezfiltez_PP0__1_0_;
  chan(int<1>) loopCondMerge_filtezfiltez_PP0_0;
  chan(int<1>) loopCondInit_filtezfiltez_PP0_0;
  chan(int<1>) interEnablerMerge_filtezfiltez_PP0_0;
  chan(int<1>) interStateSplit_filtezfiltez_PP0_0_L;
  chan(int<1>) interStateSplit_filtezfiltez_PP0_0_R;
  chan(int<1>) interStateInv_filtezfiltez_PP0_0;
  chan(int<1>) const_filtezfiltez_PP0__1_1_;
  chan(int<1>) interStateMerge_filtezfiltez_PP0_0;
  chan(int<1>) interStateInit_filtezfiltez_PP0_0;
  chan(int<1>) interInv_filtezfiltez_PP0_0;
  chan(int<1>) const_filtezfiltez_PP0__1_2_;
  chan(int<1>) interAnd_filtezfiltez_PP0_0;
  chan(int<1>) interFinalSplit_filtezfiltez_PP0_0_L;
  chan(int<1>) interFinalSplit_filtezfiltez_PP0_0_R;
  chan(int<1>) loopInit_filtezfiltez_PP0_0;
  chan(int<1>) loopBbSelectMerge_filtezfiltez_PP0_0;
  chan(int<1>) const_filtezfiltez_PP0__0_0_;
  chan(int<1>) loopBbSelectSplit_filtezfiltez_PP0_0_L;
  chan(int<1>) loopBbSelectSplit_filtezfiltez_PP0_0_R;
  chan(int<1>) loopCondSelectMerge_filtezfiltez_PP0_0;
  chan(int<1>) loopCondSelectSplit_filtezfiltez_PP0_0_L;
  chan(int<1>) loopCondSelectSplit_filtezfiltez_PP0_0_R;
  chan(int<1>) loopOr_filtezfiltez_PP0_0;
  chan(int<1>) loopXor_filtezfiltez_PP0_0;
  chan(int<1>) loopInv_filtezfiltez_PP0_0;
  chan(int<1>) const_filtezfiltez_PP0__1_3_;
  chan(int<1>) interArgMerge_filtezfiltez_PP0_0_0;
  chan(int<64>) interArgMerge_filtezfiltez_PP0_1_0;
  chan(int<32>) interArgMerge_filtezfiltez_PP0_2_0;
  chan(int<32>) interOutSplit_filtezfiltez_PP0_0_L;
  chan(int<32>) interOutSplit_filtezfiltez_PP0_0_R;
  chan(int<1>) intraEnabler_filtezfiltez_PP0_0;
  chan(int<1>) intraEnabler_filtezfiltez_PP0_0_source;
  chan(int<1>) intraEnabler_filtezfiltez_PP0_0_sub;
  chan(int<32>) filtez_I0_;
  chan(int<1>) intraEnabler_filtezfiltez_PP0_1;
  chan(int<1>) intraEnabler_filtezfiltez_PP0_1_source;
  chan(int<1>) intraEnabler_filtezfiltez_PP0_1_sub;
  chan(int<32>) filtez_I12_;
  chan(int<1>) const_filtezfiltez_PP1__1_0_;
  chan(int<1>) loopCondMerge_filtezfiltez_PP1_0;
  chan(int<1>) loopCondInit_filtezfiltez_PP1_0;
  chan(int<1>) interEnablerMerge_filtezfiltez_PP1_0;
  chan(int<1>) interStateSplit_filtezfiltez_PP1_0_L;
  chan(int<1>) interStateSplit_filtezfiltez_PP1_0_R;
  chan(int<1>) interStateInv_filtezfiltez_PP1_0;
  chan(int<1>) const_filtezfiltez_PP1__1_1_;
  chan(int<1>) interStateMerge_filtezfiltez_PP1_0;
  chan(int<1>) interStateInit_filtezfiltez_PP1_0;
  chan(int<1>) interInv_filtezfiltez_PP1_0;
  chan(int<1>) const_filtezfiltez_PP1__1_2_;
  chan(int<1>) interAnd_filtezfiltez_PP1_0;
  chan(int<1>) interFinalSplit_filtezfiltez_PP1_0_L;
  chan(int<1>) interFinalSplit_filtezfiltez_PP1_0_R;
  chan(int<1>) loopInit_filtezfiltez_PP1_0;
  chan(int<1>) loopBbSelectMerge_filtezfiltez_PP1_0;
  chan(int<1>) const_filtezfiltez_PP1__0_0_;
  chan(int<1>) loopBbSelectSplit_filtezfiltez_PP1_0_L;
  chan(int<1>) loopBbSelectSplit_filtezfiltez_PP1_0_R;
  chan(int<1>) loopCondSelectMerge_filtezfiltez_PP1_0;
  chan(int<1>) loopCondSelectSplit_filtezfiltez_PP1_0_L;
  chan(int<1>) loopCondSelectSplit_filtezfiltez_PP1_0_R;
  chan(int<1>) loopOr_filtezfiltez_PP1_0;
  chan(int<1>) loopXor_filtezfiltez_PP1_0;
  chan(int<1>) loopInv_filtezfiltez_PP1_0;
  chan(int<1>) const_filtezfiltez_PP1__1_3_;
  chan(int<1>) interArgMerge_filtezfiltez_PP1_0_0;
  chan(int<64>) interArgMerge_filtezfiltez_PP1_1_0;
  chan(int<32>) interArgMerge_filtezfiltez_PP1_2_0;
  chan(int<32>) interOutSplit_filtezfiltez_PP1_0_L;
  chan(int<32>) interOutSplit_filtezfiltez_PP1_0_R;
  chan(int<1>) intraEnabler_filtezfiltez_PP1_0;
  chan(int<1>) intraEnabler_filtezfiltez_PP1_0_source;
  chan(int<1>) intraEnabler_filtezfiltez_PP1_0_sub;
  chan(int<32>) filtez_I2_;
  chan(int<1>) intraEnabler_filtezfiltez_PP1_1;
  chan(int<1>) intraEnabler_filtezfiltez_PP1_1_source;
  chan(int<1>) intraEnabler_filtezfiltez_PP1_1_sub;
  chan(int<32>) filtez_I14_;
  chan(int<1>) sink0;
  chan(int<1>) sink1;
  chan(int<1>) sink2;
  chan(int<1>) sink3;
  chan(int<1>) sink4;
  chan(int<1>) sink5;
  chan(int<64>) sink6;
  chan(int<64>) sink7;
  chan(int<32>) sink8;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    1 -> const_filtez_1_0_;
    1 -> const_filtez_1_1_;
    6 -> const_filtez_6_0_;
    14 -> const_filtez_14_0_;
    0 -> const_filtez_0_0_;
    1 -> const_filtez_1_2_;
    0 -> const_filtez_0_1_;
    1 -> const_filtez_1_3_;
    1 -> const_filtez_1_4_;
    1 -> const_filtez_1_5_;
    0 -> const_filtez_0_2_;
    1 -> const_filtez_1_6_;
    0 -> const_filtez_0_3_;
    1 -> const_filtez_1_7_;
    1 -> const_filtezfiltez_PP0__1_0_;
    1 -> const_filtezfiltez_PP0__1_1_;
    ~interStateSplit_filtezfiltez_PP0_0_L -> interStateInv_filtezfiltez_PP0_0;
    1 -> const_filtezfiltez_PP0__1_2_;
    ~interEnablerMerge_filtezfiltez_PP0_0 -> interInv_filtezfiltez_PP0_0;
    0 -> const_filtezfiltez_PP0__0_0_;
    1 -> const_filtezfiltez_PP0__1_3_;
    ~loopXor_filtezfiltez_PP0_0 -> loopInv_filtezfiltez_PP0_0;
    1 -> intraEnabler_filtezfiltez_PP0_0_source;
    intraEnabler_filtezfiltez_PP0_0_source - intraEnabler_filtezfiltez_PP0_0 -> intraEnabler_filtezfiltez_PP0_0_sub;
    intraEnabler_filtezfiltez_PP0_0_sub -> [6,1] intraEnabler_filtezfiltez_PP0_0;
    1 -> intraEnabler_filtezfiltez_PP0_1_source;
    intraEnabler_filtezfiltez_PP0_1_source - intraEnabler_filtezfiltez_PP0_1 -> intraEnabler_filtezfiltez_PP0_1_sub;
    intraEnabler_filtezfiltez_PP0_1_sub -> [6,1] intraEnabler_filtezfiltez_PP0_1;
    1 -> const_filtezfiltez_PP1__1_0_;
    1 -> const_filtezfiltez_PP1__1_1_;
    ~interStateSplit_filtezfiltez_PP1_0_L -> interStateInv_filtezfiltez_PP1_0;
    1 -> const_filtezfiltez_PP1__1_2_;
    ~interEnablerMerge_filtezfiltez_PP1_0 -> interInv_filtezfiltez_PP1_0;
    0 -> const_filtezfiltez_PP1__0_0_;
    1 -> const_filtezfiltez_PP1__1_3_;
    ~loopXor_filtezfiltez_PP1_0 -> loopInv_filtezfiltez_PP1_0;
    1 -> intraEnabler_filtezfiltez_PP1_0_source;
    intraEnabler_filtezfiltez_PP1_0_source - intraEnabler_filtezfiltez_PP1_0 -> intraEnabler_filtezfiltez_PP1_0_sub;
    intraEnabler_filtezfiltez_PP1_0_sub -> [6,1] intraEnabler_filtezfiltez_PP1_0;
    1 -> intraEnabler_filtezfiltez_PP1_1_source;
    intraEnabler_filtezfiltez_PP1_1_source - intraEnabler_filtezfiltez_PP1_1 -> intraEnabler_filtezfiltez_PP1_1_sub;
    intraEnabler_filtezfiltez_PP1_1_sub -> [6,1] intraEnabler_filtezfiltez_PP1_1;
    interOutSplit_filtezfiltez_PP0_0_L -> filtez_I0_;
    interOutSplit_filtezfiltez_PP1_0_L -> filtez_I2_;
    filtez_I1_ * filtez_I3_ -> filtez_I4_;
    loopCondSelectMerge_filtezfiltez_PP0_0 ^ loopBbSelectMerge_filtezfiltez_PP0_0 -> loopXor_filtezfiltez_PP0_0;
    loopCondSelectMerge_filtezfiltez_PP1_0 ^ loopBbSelectMerge_filtezfiltez_PP1_0 -> loopXor_filtezfiltez_PP1_0;
    interArgMerge_filtezfiltez_PP0_0_0 -> filtezfiltez_PP0_in_0;
    interArgMerge_filtezfiltez_PP0_1_0 -> filtezfiltez_PP0_in_1;
    interArgMerge_filtezfiltez_PP0_2_0 -> filtezfiltez_PP0_in_2;
    loopCondSelectMerge_filtezfiltez_PP0_0 | loopInit_filtezfiltez_PP0_0 -> loopOr_filtezfiltez_PP0_0;
    loopCondSelectMerge_filtezfiltez_PP1_0 | loopInit_filtezfiltez_PP1_0 -> loopOr_filtezfiltez_PP1_0;
    Merge_filtez_I7_ + const_filtez_1_4_ -> filtez_I10__adder;
    sig_filtez_I17__filtez_I19__L >> const_filtez_14_0_ -> filtez_I21_;
    (filtez_I12_ ^ (1 << 63)) - (1 << 63) -> filtez_I13_;
    (filtez_I14_ ^ (1 << 63)) - (1 << 63) -> filtez_I15_;
    Merge_filtez_I8_ + filtez_I16_ -> filtez_I17_;
    int(filtez_I18_ < const_filtez_6_0_) -> filtez_I19_;
    filtez_I22_ -> filtez_out;
    (filtez_I0_ ^ (1 << 63)) - (1 << 63) -> filtez_I1_;
    (filtez_I2_ ^ (1 << 63)) - (1 << 63) -> filtez_I3_;
    interStateMerge_filtezfiltez_PP0_0 & interInv_filtezfiltez_PP0_0 -> interAnd_filtezfiltez_PP0_0;
    interStateMerge_filtezfiltez_PP1_0 & interInv_filtezfiltez_PP1_0 -> interAnd_filtezfiltez_PP1_0;
    interArgMerge_filtezfiltez_PP1_0_0 -> filtezfiltez_PP1_in_0;
    interArgMerge_filtezfiltez_PP1_1_0 -> filtezfiltez_PP1_in_1;
    interArgMerge_filtezfiltez_PP1_2_0 -> filtezfiltez_PP1_in_2;
    Merge_filtez_I6_ + const_filtez_1_5_ -> filtez_I11__adder;
    interFinalSplit_filtezfiltez_PP0_0_L -> filtezfiltez_PP0_USE;
    interOutSplit_filtezfiltez_PP0_0_R -> filtez_I12_;
    filtez_I21_ -> filtez_I22_;
    interOutSplit_filtezfiltez_PP1_0_R -> filtez_I14_;
    interFinalSplit_filtezfiltez_PP1_0_L -> filtezfiltez_PP1_USE;
    filtez_I13_ * filtez_I15_ -> filtez_I16_;
    Merge_filtez_I9_ + const_filtez_1_1_ -> filtez_I18_;
    interStateMerge_filtezfiltez_PP0_0 -> [1, 0] interStateInit_filtezfiltez_PP0_0;
    filtez_I19_ -> [1, 0] filtez_init0;
    filtez_I19_ -> [1, 0] filtez_init1;
    filtez_I19_ -> [1, 0] filtez_init2;
    filtez_I19_ -> [1, 0] filtez_init3;
    interStateMerge_filtezfiltez_PP1_0 -> [1, 0] interStateInit_filtezfiltez_PP1_0;
    loopBbSelectMerge_filtezfiltez_PP0_0 -> [1, 0] loopInit_filtezfiltez_PP0_0;
    loopBbSelectMerge_filtezfiltez_PP1_0 -> [1, 0] loopInit_filtezfiltez_PP1_0;
    loopCondMerge_filtezfiltez_PP0_0 -> [1, 0] loopCondInit_filtezfiltez_PP0_0;
    loopCondMerge_filtezfiltez_PP1_0 -> [1, 0] loopCondInit_filtezfiltez_PP1_0;
    {interStateSplit_filtezfiltez_PP1_0_R} const_filtez_0_1_, const_filtez_0_3_ -> interArgMerge_filtezfiltez_PP1_2_0;
    {interStateInit_filtezfiltez_PP0_0} intraEnabler_filtezfiltez_PP0_0, loopBbSelectSplit_filtezfiltez_PP0_0_R -> interEnablerMerge_filtezfiltez_PP0_0;
    {interStateInit_filtezfiltez_PP1_0} intraEnabler_filtezfiltez_PP1_0, loopBbSelectSplit_filtezfiltez_PP1_0_R -> interEnablerMerge_filtezfiltez_PP1_0;
    {loopInit_filtezfiltez_PP0_0} loopCondMerge_filtezfiltez_PP0_0, loopCondSelectSplit_filtezfiltez_PP0_0_R -> loopCondSelectMerge_filtezfiltez_PP0_0;
    {loopCondInit_filtezfiltez_PP0_0} const_filtezfiltez_PP0__1_0_, filtez_I19_ -> loopCondMerge_filtezfiltez_PP0_0;
    {loopCondInit_filtezfiltez_PP1_0} const_filtezfiltez_PP1__1_0_, filtez_I19_ -> loopCondMerge_filtezfiltez_PP1_0;
    {loopOr_filtezfiltez_PP0_0} const_filtezfiltez_PP0__0_0_, intraEnabler_filtezfiltez_PP0_1 -> loopBbSelectMerge_filtezfiltez_PP0_0;
    {loopOr_filtezfiltez_PP1_0} const_filtezfiltez_PP1__0_0_, intraEnabler_filtezfiltez_PP1_1 -> loopBbSelectMerge_filtezfiltez_PP1_0;
    {interEnablerMerge_filtezfiltez_PP0_0} interStateInv_filtezfiltez_PP0_0, interStateSplit_filtezfiltez_PP0_0_R -> interStateMerge_filtezfiltez_PP0_0;
    {interEnablerMerge_filtezfiltez_PP1_0} interStateInv_filtezfiltez_PP1_0, interStateSplit_filtezfiltez_PP1_0_R -> interStateMerge_filtezfiltez_PP1_0;
    {loopInit_filtezfiltez_PP1_0} loopCondMerge_filtezfiltez_PP1_0, loopCondSelectSplit_filtezfiltez_PP1_0_R -> loopCondSelectMerge_filtezfiltez_PP1_0;
    {interStateSplit_filtezfiltez_PP0_0_R} const_filtez_1_2_, const_filtez_1_6_ -> interArgMerge_filtezfiltez_PP0_0_0;
    {interStateSplit_filtezfiltez_PP0_0_R} filtez_in_0, filtez_I11__adder -> interArgMerge_filtezfiltez_PP0_1_0;
    {interStateSplit_filtezfiltez_PP0_0_R} const_filtez_0_0_, const_filtez_0_2_ -> interArgMerge_filtezfiltez_PP0_2_0;
    {interStateSplit_filtezfiltez_PP1_0_R} filtez_in_1, filtez_I10__adder -> interArgMerge_filtezfiltez_PP1_1_0;
    {interStateSplit_filtezfiltez_PP1_0_R} const_filtez_1_3_, const_filtez_1_7_ -> interArgMerge_filtezfiltez_PP1_0_0;
    {filtez_init0} filtez_in_0, sig_filtez_I11__filtez_I19__R -> Merge_filtez_I6_;
    {filtez_init1} filtez_in_1, sig_filtez_I10__filtez_I19__R -> Merge_filtez_I7_;
    {filtez_init2} filtez_I4_, sig_filtez_I17__filtez_I19__R -> Merge_filtez_I8_;
    {filtez_init3} const_filtez_1_0_, sig_filtez_I18__filtez_I19__R -> Merge_filtez_I9_;
    {interStateSplit_filtezfiltez_PP1_0_R} filtezfiltez_PP1_out -> interOutSplit_filtezfiltez_PP1_0_L, interOutSplit_filtezfiltez_PP1_0_R;
    {loopInv_filtezfiltez_PP0_0} loopBbSelectMerge_filtezfiltez_PP0_0 -> loopBbSelectSplit_filtezfiltez_PP0_0_L, loopBbSelectSplit_filtezfiltez_PP0_0_R;
    {loopBbSelectMerge_filtezfiltez_PP0_0} loopCondSelectMerge_filtezfiltez_PP0_0 -> loopCondSelectSplit_filtezfiltez_PP0_0_L, loopCondSelectSplit_filtezfiltez_PP0_0_R;
    {loopInv_filtezfiltez_PP1_0} loopBbSelectMerge_filtezfiltez_PP1_0 -> loopBbSelectSplit_filtezfiltez_PP1_0_L, loopBbSelectSplit_filtezfiltez_PP1_0_R;
    {loopBbSelectMerge_filtezfiltez_PP1_0} loopCondSelectMerge_filtezfiltez_PP1_0 -> loopCondSelectSplit_filtezfiltez_PP1_0_L, loopCondSelectSplit_filtezfiltez_PP1_0_R;
    {interEnablerMerge_filtezfiltez_PP0_0} interStateInit_filtezfiltez_PP0_0 -> interStateSplit_filtezfiltez_PP0_0_L, interStateSplit_filtezfiltez_PP0_0_R;
    {interEnablerMerge_filtezfiltez_PP1_0} interStateInit_filtezfiltez_PP1_0 -> interStateSplit_filtezfiltez_PP1_0_L, interStateSplit_filtezfiltez_PP1_0_R;
    {interAnd_filtezfiltez_PP0_0} interEnablerMerge_filtezfiltez_PP0_0 -> interFinalSplit_filtezfiltez_PP0_0_L, interFinalSplit_filtezfiltez_PP0_0_R;
    {interAnd_filtezfiltez_PP1_0} interEnablerMerge_filtezfiltez_PP1_0 -> interFinalSplit_filtezfiltez_PP1_0_L, interFinalSplit_filtezfiltez_PP1_0_R;
    {filtez_I19_} filtez_I10__adder -> sig_filtez_I10__filtez_I19__L, sig_filtez_I10__filtez_I19__R;
    {filtez_I19_} filtez_I11__adder -> sig_filtez_I11__filtez_I19__L, sig_filtez_I11__filtez_I19__R;
    {filtez_I19_} filtez_I17_ -> sig_filtez_I17__filtez_I19__L, sig_filtez_I17__filtez_I19__R;
    {filtez_I19_} filtez_I18_ -> sig_filtez_I18__filtez_I19__L, sig_filtez_I18__filtez_I19__R;
    {interStateSplit_filtezfiltez_PP0_0_R} filtezfiltez_PP0_out -> interOutSplit_filtezfiltez_PP0_0_L, interOutSplit_filtezfiltez_PP0_0_R
  }
}

defproc scalel (chan?(int<32>) scalel_in_0; chan?(int<32>) scalel_in_1; chan?(int<32>) scalelGMEM_ilb_table_out; chan!(int<32>) scalel_out; chan!(int<1>) scalelGMEM_ilb_table_in_0; chan!(int<64>) scalelGMEM_ilb_table_in_1; chan!(int<32>) scalelGMEM_ilb_table_in_2; chan!(int<1>) scalelGMEM_ilb_table_USE)
{
  /* Define channels */
  chan(int<32>) const_scalel_6_0_;
  chan(int<32>) const_scalel_31_0_;
  chan(int<32>) const_scalel_11_0_;
  chan(int<32>) const_scalel_1_0_;
  chan(int<32>) const_scalel_3_0_;
  chan(int<32>) scalel_I0_;
  chan(int<32>) scalel_I1_;
  chan(int<32>) scalel_I2_;
  chan(int<64>) scalel_I3_;
  chan(int<32>) const_scalel_0_0_;
  chan(int<1>) const_scalel_1_1_;
  chan(int<32>) scalel_I6_;
  chan(int<32>) scalel_I7_;
  chan(int<32>) scalel_I8_;
  chan(int<32>) scalel_I9_;
  chan(int<1>) intraEnabler_scalelGMEM_ilb_table_0;
  chan(int<1>) intraEnabler_scalelGMEM_ilb_table_0_source;
  chan(int<1>) intraEnabler_scalelGMEM_ilb_table_0_sub;
  chan(int<32>) scalel_I5_;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    6 -> const_scalel_6_0_;
    31 -> const_scalel_31_0_;
    11 -> const_scalel_11_0_;
    1 -> const_scalel_1_0_;
    3 -> const_scalel_3_0_;
    0 -> const_scalel_0_0_;
    1 -> const_scalel_1_1_;
    1 -> intraEnabler_scalelGMEM_ilb_table_0_source;
    intraEnabler_scalelGMEM_ilb_table_0_source - intraEnabler_scalelGMEM_ilb_table_0 -> intraEnabler_scalelGMEM_ilb_table_0_sub;
    intraEnabler_scalelGMEM_ilb_table_0_sub -> [6,1] intraEnabler_scalelGMEM_ilb_table_0;
    intraEnabler_scalelGMEM_ilb_table_0 -> scalelGMEM_ilb_table_USE;
    scalel_I9_ -> scalel_out;
    scalel_in_0 >> const_scalel_6_0_ -> scalel_I0_;
    scalel_I0_ & const_scalel_31_0_ -> scalel_I1_;
    scalel_in_0 >>> const_scalel_11_0_ -> scalel_I2_;
    scalel_I1_ -> scalel_I3_;
    scalelGMEM_ilb_table_out -> scalel_I5_;
    scalel_in_1 + const_scalel_1_0_ -> scalel_I6_;
    scalel_I6_ - scalel_I2_ -> scalel_I7_;
    scalel_I5_ >>> scalel_I7_ -> scalel_I8_;
    scalel_I8_ << const_scalel_3_0_ -> scalel_I9_;
    const_scalel_1_1_ -> scalelGMEM_ilb_table_in_0;
    scalel_I3_ -> scalelGMEM_ilb_table_in_1;
    const_scalel_0_0_ -> scalelGMEM_ilb_table_in_2
  }
}

defproc upzero (chan?(int<32>) upzero_in_0; chan?(int<64>) upzero_in_1; chan?(int<64>) upzero_in_2; chan?(int<32>) upzeroupzero_PP1_out; chan?(int<32>) upzeroupzero_PP2_out; chan!(int<1>) upzero_out; chan!(int<1>) upzeroupzero_PP1_in_0; chan!(int<64>) upzeroupzero_PP1_in_1; chan!(int<32>) upzeroupzero_PP1_in_2; chan!(int<1>) upzeroupzero_PP1_USE; chan!(int<1>) upzeroupzero_PP2_in_0; chan!(int<64>) upzeroupzero_PP2_in_1; chan!(int<32>) upzeroupzero_PP2_in_2; chan!(int<1>) upzeroupzero_PP2_USE)
{
  /* Define channels */
  chan(int<32>) const_upzero_0_0_;
  chan(int<32>) const_upzero_0_1_;
  chan(int<64>) const_upzero_255_0_;
  chan(int<64>) const_upzero_8_0_;
  chan(int<32>) const_upzero_1_0_;
  chan(int<32>) const_upzero_6_0_;
  chan(int<32>) const_upzero_0_2_;
  chan(int<64>) const_upzero_1_1_;
  chan(int<32>) const_upzero_128_0_;
  chan(int<32>) const_upzero_128_1_;
  chan(int<64>) const_upzero_255_1_;
  chan(int<64>) const_upzero_8_1_;
  chan(int<32>) const_upzero_1_2_;
  chan(int<32>) const_upzero_6_1_;
  chan(int<1>) upzero_PP1_in_0;
  chan(int<64>) upzero_PP1_in_1;
  chan(int<32>) upzero_PP1_in_2;
  chan(int<32>) upzero_PP1_out;
  chan(int<1>) upzero_PP2_in_0;
  chan(int<64>) upzero_PP2_in_1;
  chan(int<32>) upzero_PP2_in_2;
  chan(int<32>) upzero_PP2_out;
  chan(int<1>) upzero_I0_;
  chan(int<32>) sig_upzero_in_0_upzero_I0__L;
  chan(int<32>) sig_upzero_in_0_upzero_I0__R;
  chan(int<64>) sig_upzero_in_1_upzero_I0__L;
  chan(int<64>) sig_upzero_in_1_upzero_I0__R;
  chan(int<64>) sig_upzero_in_2_upzero_I0__L;
  chan(int<64>) sig_upzero_in_2_upzero_I0__R;
  chan(int<64>) upzero_I4_;
  chan(int<64>) upzero_I5__adder;
  chan(int<32>) const_upzero_0_3_;
  chan(int<1>) const_upzero_1_3_;
  chan(int<64>) upzero_I7_;
  chan(int<64>) upzero_I8_;
  chan(int<64>) upzero_I9_;
  chan(int<32>) upzero_I10_;
  chan(int<1>) const_upzero_0_4_;
  chan(int<32>) upzero_I12_;
  chan(int<1>) upzero_I13_;
  chan(int<32>) sig_upzero_I12__upzero_I13__L;
  chan(int<32>) sig_upzero_I12__upzero_I13__R;
  chan(int<64>) sig_Merge_loopMS_upzero_2_upzero_I13__L;
  chan(int<64>) sig_Merge_loopMS_upzero_2_upzero_I13__R;
  chan(int<64>) upzero_I15_;
  chan(int<64>) upzero_I18_;
  chan(int<64>) upzero_I19__adder;
  chan(int<32>) const_upzero_0_5_;
  chan(int<1>) const_upzero_1_4_;
  chan(int<64>) upzero_I21_;
  chan(int<64>) upzero_I22_;
  chan(int<1>) upzero_I23_;
  chan(int<64>) upzero_I27__adder;
  chan(int<32>) const_upzero_0_6_;
  chan(int<1>) const_upzero_1_5_;
  chan(int<64>) upzero_I29_;
  chan(int<64>) upzero_I30_;
  chan(int<64>) upzero_I31_;
  chan(int<32>) upzero_I32_;
  chan(int<32>) upzero_I33_;
  chan(int<1>) const_upzero_0_7_;
  chan(int<32>) upzero_I35_;
  chan(int<1>) upzero_I36_;
  chan(int<64>) sig_Merge_loopMS_upzero_0_upzero_I36__L;
  chan(int<64>) sig_Merge_loopMS_upzero_0_upzero_I36__R;
  chan(int<32>) sig_upzero_I35__upzero_I36__L;
  chan(int<32>) sig_upzero_I35__upzero_I36__R;
  chan(int<64>) sig_Merge_loopMS_upzero_1_upzero_I36__L;
  chan(int<64>) sig_Merge_loopMS_upzero_1_upzero_I36__R;
  chan(int<64>) sig_Merge_loopMS_upzero_3_upzero_I36__L;
  chan(int<64>) sig_Merge_loopMS_upzero_3_upzero_I36__R;
  chan(int<64>) const_upzero_4_0_;
  chan(int<64>) upzero_I40__adder;
  chan(int<32>) const_upzero_0_8_;
  chan(int<1>) const_upzero_1_6_;
  chan(int<64>) const_upzero_5_0_;
  chan(int<64>) upzero_I42__adder;
  chan(int<1>) const_upzero_0_9_;
  chan(int<64>) const_upzero_3_0_;
  chan(int<64>) upzero_I44__adder;
  chan(int<32>) const_upzero_0_10_;
  chan(int<1>) const_upzero_1_7_;
  chan(int<1>) const_upzero_0_11_;
  chan(int<64>) const_upzero_2_0_;
  chan(int<64>) upzero_I47__adder;
  chan(int<32>) const_upzero_0_12_;
  chan(int<1>) const_upzero_1_8_;
  chan(int<1>) const_upzero_0_13_;
  chan(int<64>) const_upzero_1_9_;
  chan(int<64>) upzero_I50__adder;
  chan(int<32>) const_upzero_0_14_;
  chan(int<1>) const_upzero_1_10_;
  chan(int<1>) const_upzero_0_15_;
  chan(int<32>) const_upzero_0_16_;
  chan(int<1>) const_upzero_1_11_;
  chan(int<1>) const_upzero_0_17_;
  chan(int<1>) const_upzero_0_18_;
  chan(int<64>) Merge_loopMS_upzero_2;
  chan(int<1>) upzero_init0;
  chan(int<32>) Merge_upzero_I3_;
  chan(int<1>) upzero_init1;
  chan(int<64>) Merge_loopMS_upzero_3;
  chan(int<1>) upzero_init2;
  chan(int<64>) Merge_loopMS_upzero_1;
  chan(int<1>) upzero_init3;
  chan(int<64>) Merge_loopMS_upzero_0;
  chan(int<1>) upzero_init4;
  chan(int<32>) Merge_upzero_I17_;
  chan(int<1>) upzero_init5;
  chan(int<32>) Merge_upzero_I26_;
  chan(int<1>) loopCondMerge_upzeroupzero_PP1_0;
  chan(int<1>) loopCondInit_upzeroupzero_PP1_0;
  chan(int<1>) loopCondInv_upzeroupzero_PP1_0;
  chan(int<1>) const_upzeroupzero_PP1__1_0_;
  chan(int<1>) interEnablerMerge_upzeroupzero_PP1_0;
  chan(int<1>) interStateSplit_upzeroupzero_PP1_0_L;
  chan(int<1>) interStateSplit_upzeroupzero_PP1_0_R;
  chan(int<1>) interStateInv_upzeroupzero_PP1_0;
  chan(int<1>) const_upzeroupzero_PP1__1_1_;
  chan(int<1>) interStateMerge_upzeroupzero_PP1_0;
  chan(int<1>) interStateInit_upzeroupzero_PP1_0;
  chan(int<1>) interInv_upzeroupzero_PP1_0;
  chan(int<1>) const_upzeroupzero_PP1__1_2_;
  chan(int<1>) interAnd_upzeroupzero_PP1_0;
  chan(int<1>) interFinalSplit_upzeroupzero_PP1_0_L;
  chan(int<1>) interFinalSplit_upzeroupzero_PP1_0_R;
  chan(int<1>) loopInit_upzeroupzero_PP1_0;
  chan(int<1>) loopBbSelectMerge_upzeroupzero_PP1_0;
  chan(int<1>) const_upzeroupzero_PP1__0_0_;
  chan(int<1>) loopBbSelectSplit_upzeroupzero_PP1_0_L;
  chan(int<1>) loopBbSelectSplit_upzeroupzero_PP1_0_R;
  chan(int<1>) loopCondSelectMerge_upzeroupzero_PP1_0;
  chan(int<1>) loopCondSelectSplit_upzeroupzero_PP1_0_L;
  chan(int<1>) loopCondSelectSplit_upzeroupzero_PP1_0_R;
  chan(int<1>) loopOr_upzeroupzero_PP1_0;
  chan(int<1>) loopXor_upzeroupzero_PP1_0;
  chan(int<1>) loopInv_upzeroupzero_PP1_0;
  chan(int<1>) const_upzeroupzero_PP1__1_3_;
  chan(int<1>) interArgMerge_upzeroupzero_PP1_0_0;
  chan(int<64>) interArgMerge_upzeroupzero_PP1_1_0;
  chan(int<32>) interArgMerge_upzeroupzero_PP1_2_0;
  chan(int<32>) interOutSplit_upzeroupzero_PP1_0_L;
  chan(int<32>) interOutSplit_upzeroupzero_PP1_0_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_0;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_0_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_0_sub;
  chan(int<32>) upzero_I20_;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_0;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_0_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_0_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_0;
  chan(int<1>) const_upzeroupzero_PP1__1_4_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_0;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_0;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_1;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_1_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_1_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_1;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_1_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_1_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_1;
  chan(int<1>) const_upzeroupzero_PP1__1_5_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_1;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_1;
  chan(int<1>) intraInv_upzeroupzero_PP1_0;
  chan(int<1>) const_upzeroupzero_PP1__1_6_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_0;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_0_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_0_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_2;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_2_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_2_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_2;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_2_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_2_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_2;
  chan(int<1>) const_upzeroupzero_PP1__1_7_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_2;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_2;
  chan(int<1>) intraInv_upzeroupzero_PP1_1;
  chan(int<1>) const_upzeroupzero_PP1__1_8_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_1;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_1_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_1_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_3;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_3_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_3_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_3;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_3_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_3_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_3;
  chan(int<1>) const_upzeroupzero_PP1__1_9_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_3;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_3;
  chan(int<1>) intraInv_upzeroupzero_PP1_2;
  chan(int<1>) const_upzeroupzero_PP1__1_10_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_2;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_2_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_2_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_4;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_4_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_4_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_4;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_4_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_4_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_4;
  chan(int<1>) const_upzeroupzero_PP1__1_11_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_4;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_4;
  chan(int<1>) intraInv_upzeroupzero_PP1_3;
  chan(int<1>) const_upzeroupzero_PP1__1_12_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_3;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_3_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_3_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_5;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_5_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_5_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_5;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_5_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_5_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_5;
  chan(int<1>) const_upzeroupzero_PP1__1_13_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_5;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_5;
  chan(int<1>) intraInv_upzeroupzero_PP1_4;
  chan(int<1>) const_upzeroupzero_PP1__1_14_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_4;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_4_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_4_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_6;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_6_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_6_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_6;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_6_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_6_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_6;
  chan(int<1>) const_upzeroupzero_PP1__1_15_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_6;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_6;
  chan(int<1>) intraInv_upzeroupzero_PP1_5;
  chan(int<1>) const_upzeroupzero_PP1__1_16_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_5;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_5_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_5_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_7;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_7_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_7_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_7;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_7_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_7_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_7;
  chan(int<1>) const_upzeroupzero_PP1__1_17_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_7;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_7;
  chan(int<1>) intraInv_upzeroupzero_PP1_6;
  chan(int<1>) const_upzeroupzero_PP1__1_18_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_6;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_6_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_6_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_8;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_8_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_8_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_8;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_8_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_8_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_8;
  chan(int<1>) const_upzeroupzero_PP1__1_19_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_8;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_8;
  chan(int<1>) intraInv_upzeroupzero_PP1_7;
  chan(int<1>) const_upzeroupzero_PP1__1_20_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_7;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_7_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_7_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_9;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_9_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_9_sub;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP1_9;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_9_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP1_9_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP1_9;
  chan(int<1>) const_upzeroupzero_PP1__1_21_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP1_9;
  chan(int<1>) intraStateInit_upzeroupzero_PP1_9;
  chan(int<1>) intraInv_upzeroupzero_PP1_8;
  chan(int<1>) const_upzeroupzero_PP1__1_22_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_8;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_8_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_8_R;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_10;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_10_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_10_sub;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_11;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_11_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP1_11_sub;
  chan(int<1>) intraInv_upzeroupzero_PP1_9;
  chan(int<1>) const_upzeroupzero_PP1__1_23_;
  chan(int<1>) intraAnd_upzeroupzero_PP1_9;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_9_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP1_9_R;
  chan(int<32>) upzero_I41_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_0;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_0;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_0;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_0_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_0_R;
  chan(int<32>) upzero_I43_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_1;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_1;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_1;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_1_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_1_R;
  chan(int<32>) upzero_I45_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_2;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_2;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_2;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_2_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_2_R;
  chan(int<32>) upzero_I46_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_3;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_3;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_3;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_3_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_3_R;
  chan(int<32>) upzero_I48_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_4;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_4;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_4;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_4_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_4_R;
  chan(int<32>) upzero_I49_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_5;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_5;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_5;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_5_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_5_R;
  chan(int<32>) upzero_I51_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_6;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_6;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_6;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_6_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_6_R;
  chan(int<32>) upzero_I52_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_7;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_7;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_7;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_7_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_7_R;
  chan(int<32>) upzero_I53_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_8;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_8;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_8;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_8_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_8_R;
  chan(int<32>) upzero_I54_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP1_0_9;
  chan(int<64>) intraArgMerge_upzeroupzero_PP1_1_9;
  chan(int<32>) intraArgMerge_upzeroupzero_PP1_2_9;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_9_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP1_9_R;
  chan(int<32>) upzero_I55_;
  chan(int<1>) loopCondMerge_upzeroupzero_PP2_0;
  chan(int<1>) loopCondInit_upzeroupzero_PP2_0;
  chan(int<1>) loopCondMerge_upzeroupzero_PP2_1;
  chan(int<1>) loopCondInit_upzeroupzero_PP2_1;
  chan(int<1>) loopCondInv_upzeroupzero_PP2_0;
  chan(int<1>) const_upzeroupzero_PP2__1_0_;
  chan(int<1>) interEnablerMerge_upzeroupzero_PP2_0;
  chan(int<1>) interStateSplit_upzeroupzero_PP2_0_L;
  chan(int<1>) interStateSplit_upzeroupzero_PP2_0_R;
  chan(int<1>) interStateInv_upzeroupzero_PP2_0;
  chan(int<1>) const_upzeroupzero_PP2__1_1_;
  chan(int<1>) interStateMerge_upzeroupzero_PP2_0;
  chan(int<1>) interStateInit_upzeroupzero_PP2_0;
  chan(int<1>) interInv_upzeroupzero_PP2_0;
  chan(int<1>) const_upzeroupzero_PP2__1_2_;
  chan(int<1>) interAnd_upzeroupzero_PP2_0;
  chan(int<1>) interFinalSplit_upzeroupzero_PP2_0_L;
  chan(int<1>) interFinalSplit_upzeroupzero_PP2_0_R;
  chan(int<1>) loopInit_upzeroupzero_PP2_0;
  chan(int<1>) loopBbSelectMerge_upzeroupzero_PP2_0;
  chan(int<1>) const_upzeroupzero_PP2__0_0_;
  chan(int<1>) loopBbSelectSplit_upzeroupzero_PP2_0_L;
  chan(int<1>) loopBbSelectSplit_upzeroupzero_PP2_0_R;
  chan(int<1>) loopCondSelectMerge_upzeroupzero_PP2_0;
  chan(int<1>) loopCondSelectSplit_upzeroupzero_PP2_0_L;
  chan(int<1>) loopCondSelectSplit_upzeroupzero_PP2_0_R;
  chan(int<1>) loopOr_upzeroupzero_PP2_0;
  chan(int<1>) loopXor_upzeroupzero_PP2_0;
  chan(int<1>) loopInv_upzeroupzero_PP2_0;
  chan(int<1>) const_upzeroupzero_PP2__1_3_;
  chan(int<1>) loopInit_upzeroupzero_PP2_1;
  chan(int<1>) loopBbSelectMerge_upzeroupzero_PP2_1;
  chan(int<1>) const_upzeroupzero_PP2__0_1_;
  chan(int<1>) loopBbSelectSplit_upzeroupzero_PP2_1_L;
  chan(int<1>) loopBbSelectSplit_upzeroupzero_PP2_1_R;
  chan(int<1>) loopCondSelectMerge_upzeroupzero_PP2_1;
  chan(int<1>) loopCondSelectSplit_upzeroupzero_PP2_1_L;
  chan(int<1>) loopCondSelectSplit_upzeroupzero_PP2_1_R;
  chan(int<1>) loopOr_upzeroupzero_PP2_1;
  chan(int<1>) loopXor_upzeroupzero_PP2_1;
  chan(int<1>) loopInv_upzeroupzero_PP2_1;
  chan(int<1>) const_upzeroupzero_PP2__1_4_;
  chan(int<1>) interArgMerge_upzeroupzero_PP2_0_0;
  chan(int<64>) interArgMerge_upzeroupzero_PP2_1_0;
  chan(int<32>) interArgMerge_upzeroupzero_PP2_2_0;
  chan(int<32>) interOutSplit_upzeroupzero_PP2_0_L;
  chan(int<32>) interOutSplit_upzeroupzero_PP2_0_R;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP2_0;
  chan(int<1>) intraStateSplit_upzeroupzero_PP2_0_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP2_0_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP2_0;
  chan(int<1>) const_upzeroupzero_PP2__1_5_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP2_0;
  chan(int<1>) intraStateInit_upzeroupzero_PP2_0;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_0;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_0_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_0_sub;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_1;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_1_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_1_sub;
  chan(int<1>) intraInv_upzeroupzero_PP2_0;
  chan(int<1>) const_upzeroupzero_PP2__1_6_;
  chan(int<1>) intraAnd_upzeroupzero_PP2_0;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP2_0_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP2_0_R;
  chan(int<32>) upzero_I6_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP2_0_0;
  chan(int<64>) intraArgMerge_upzeroupzero_PP2_1_0;
  chan(int<32>) intraArgMerge_upzeroupzero_PP2_2_0;
  chan(int<32>) intraOutSplit_upzeroupzero_PP2_0_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP2_0_R;
  chan(int<32>) upzero_I11_;
  chan(int<1>) intraEnablerMerge_upzeroupzero_PP2_1;
  chan(int<1>) intraStateSplit_upzeroupzero_PP2_1_L;
  chan(int<1>) intraStateSplit_upzeroupzero_PP2_1_R;
  chan(int<1>) intraStateInv_upzeroupzero_PP2_1;
  chan(int<1>) const_upzeroupzero_PP2__1_7_;
  chan(int<1>) intraStateMerge_upzeroupzero_PP2_1;
  chan(int<1>) intraStateInit_upzeroupzero_PP2_1;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_2;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_2_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_2_sub;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_3;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_3_source;
  chan(int<1>) intraEnabler_upzeroupzero_PP2_3_sub;
  chan(int<1>) intraInv_upzeroupzero_PP2_1;
  chan(int<1>) const_upzeroupzero_PP2__1_8_;
  chan(int<1>) intraAnd_upzeroupzero_PP2_1;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP2_1_L;
  chan(int<1>) intraFinalSplit_upzeroupzero_PP2_1_R;
  chan(int<32>) upzero_I28_;
  chan(int<1>) intraArgMerge_upzeroupzero_PP2_0_1;
  chan(int<64>) intraArgMerge_upzeroupzero_PP2_1_1;
  chan(int<32>) intraArgMerge_upzeroupzero_PP2_2_1;
  chan(int<32>) intraOutSplit_upzeroupzero_PP2_1_L;
  chan(int<32>) intraOutSplit_upzeroupzero_PP2_1_R;
  chan(int<32>) upzero_I34_;
  chan(int<1>) sink0;
  chan(int<1>) sink1;
  chan(int<32>) sink2;
  chan(int<32>) sink3;
  chan(int<32>) sink4;
  chan(int<1>) sink5;
  chan(int<1>) sink6;
  chan(int<1>) sink7;
  chan(int<1>) sink8;
  chan(int<32>) sink9;
  chan(int<1>) sink10;
  chan(int<1>) sink11;
  chan(int<1>) sink12;
  chan(int<1>) sink13;
  chan(int<1>) sink14;
  chan(int<1>) sink15;
  chan(int<64>) sink16;
  chan(int<1>) sink17;
  chan(int<1>) sink18;
  chan(int<64>) sink19;
  chan(int<64>) sink20;
  chan(int<1>) sink21;
  chan(int<1>) sink22;
  chan(int<32>) sink23;
  chan(int<32>) sink24;
  chan(int<64>) sink25;
  chan(int<32>) sink26;
  chan(int<32>) sink27;
  chan(int<32>) sink28;
  chan(int<32>) sink29;
  chan(int<1>) sink30;
  chan(int<1>) sink31;
  chan(int<64>) sink32;
  chan(int<32>) sink33;
  chan(int<1>) sink34;
  chan(int<1>) sink35;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    0 -> const_upzero_0_0_;
    0 -> const_upzero_0_1_;
    255 -> const_upzero_255_0_;
    8 -> const_upzero_8_0_;
    1 -> const_upzero_1_0_;
    6 -> const_upzero_6_0_;
    0 -> const_upzero_0_2_;
    -1 -> const_upzero_1_1_;
    -128 -> const_upzero_128_0_;
    128 -> const_upzero_128_1_;
    255 -> const_upzero_255_1_;
    8 -> const_upzero_8_1_;
    1 -> const_upzero_1_2_;
    6 -> const_upzero_6_1_;
    0 -> const_upzero_0_3_;
    1 -> const_upzero_1_3_;
    0 -> const_upzero_0_4_;
    0 -> const_upzero_0_5_;
    1 -> const_upzero_1_4_;
    0 -> const_upzero_0_6_;
    1 -> const_upzero_1_5_;
    0 -> const_upzero_0_7_;
    4 -> const_upzero_4_0_;
    0 -> const_upzero_0_8_;
    1 -> const_upzero_1_6_;
    5 -> const_upzero_5_0_;
    0 -> const_upzero_0_9_;
    3 -> const_upzero_3_0_;
    0 -> const_upzero_0_10_;
    1 -> const_upzero_1_7_;
    0 -> const_upzero_0_11_;
    2 -> const_upzero_2_0_;
    0 -> const_upzero_0_12_;
    1 -> const_upzero_1_8_;
    0 -> const_upzero_0_13_;
    1 -> const_upzero_1_9_;
    0 -> const_upzero_0_14_;
    1 -> const_upzero_1_10_;
    0 -> const_upzero_0_15_;
    0 -> const_upzero_0_16_;
    1 -> const_upzero_1_11_;
    0 -> const_upzero_0_17_;
    0 -> const_upzero_0_18_;
    1 -> const_upzeroupzero_PP1__1_0_;
    ~upzero_I0_ -> loopCondInv_upzeroupzero_PP1_0;
    1 -> const_upzeroupzero_PP1__1_1_;
    ~interStateSplit_upzeroupzero_PP1_0_L -> interStateInv_upzeroupzero_PP1_0;
    1 -> const_upzeroupzero_PP1__1_2_;
    ~interEnablerMerge_upzeroupzero_PP1_0 -> interInv_upzeroupzero_PP1_0;
    0 -> const_upzeroupzero_PP1__0_0_;
    1 -> const_upzeroupzero_PP1__1_3_;
    ~loopXor_upzeroupzero_PP1_0 -> loopInv_upzeroupzero_PP1_0;
    1 -> intraEnabler_upzeroupzero_PP1_0_source;
    intraEnabler_upzeroupzero_PP1_0_source - intraEnabler_upzeroupzero_PP1_0 -> intraEnabler_upzeroupzero_PP1_0_sub;
    intraEnabler_upzeroupzero_PP1_0_sub -> [6,1] intraEnabler_upzeroupzero_PP1_0;
    1 -> const_upzeroupzero_PP1__1_4_;
    ~intraStateSplit_upzeroupzero_PP1_0_L -> intraStateInv_upzeroupzero_PP1_0;
    1 -> intraEnabler_upzeroupzero_PP1_1_source;
    intraEnabler_upzeroupzero_PP1_1_source - intraEnabler_upzeroupzero_PP1_1 -> intraEnabler_upzeroupzero_PP1_1_sub;
    intraEnabler_upzeroupzero_PP1_1_sub -> [6,1] intraEnabler_upzeroupzero_PP1_1;
    1 -> const_upzeroupzero_PP1__1_5_;
    ~intraStateSplit_upzeroupzero_PP1_1_L -> intraStateInv_upzeroupzero_PP1_1;
    1 -> const_upzeroupzero_PP1__1_6_;
    ~intraEnablerMerge_upzeroupzero_PP1_1 -> intraInv_upzeroupzero_PP1_0;
    1 -> intraEnabler_upzeroupzero_PP1_2_source;
    intraEnabler_upzeroupzero_PP1_2_source - intraEnabler_upzeroupzero_PP1_2 -> intraEnabler_upzeroupzero_PP1_2_sub;
    intraEnabler_upzeroupzero_PP1_2_sub -> [6,1] intraEnabler_upzeroupzero_PP1_2;
    1 -> const_upzeroupzero_PP1__1_7_;
    ~intraStateSplit_upzeroupzero_PP1_2_L -> intraStateInv_upzeroupzero_PP1_2;
    1 -> const_upzeroupzero_PP1__1_8_;
    ~intraEnablerMerge_upzeroupzero_PP1_2 -> intraInv_upzeroupzero_PP1_1;
    1 -> intraEnabler_upzeroupzero_PP1_3_source;
    intraEnabler_upzeroupzero_PP1_3_source - intraEnabler_upzeroupzero_PP1_3 -> intraEnabler_upzeroupzero_PP1_3_sub;
    intraEnabler_upzeroupzero_PP1_3_sub -> [6,1] intraEnabler_upzeroupzero_PP1_3;
    1 -> const_upzeroupzero_PP1__1_9_;
    ~intraStateSplit_upzeroupzero_PP1_3_L -> intraStateInv_upzeroupzero_PP1_3;
    1 -> const_upzeroupzero_PP1__1_10_;
    ~intraEnablerMerge_upzeroupzero_PP1_3 -> intraInv_upzeroupzero_PP1_2;
    1 -> intraEnabler_upzeroupzero_PP1_4_source;
    intraEnabler_upzeroupzero_PP1_4_source - intraEnabler_upzeroupzero_PP1_4 -> intraEnabler_upzeroupzero_PP1_4_sub;
    intraEnabler_upzeroupzero_PP1_4_sub -> [6,1] intraEnabler_upzeroupzero_PP1_4;
    1 -> const_upzeroupzero_PP1__1_11_;
    ~intraStateSplit_upzeroupzero_PP1_4_L -> intraStateInv_upzeroupzero_PP1_4;
    1 -> const_upzeroupzero_PP1__1_12_;
    ~intraEnablerMerge_upzeroupzero_PP1_4 -> intraInv_upzeroupzero_PP1_3;
    1 -> intraEnabler_upzeroupzero_PP1_5_source;
    intraEnabler_upzeroupzero_PP1_5_source - intraEnabler_upzeroupzero_PP1_5 -> intraEnabler_upzeroupzero_PP1_5_sub;
    intraEnabler_upzeroupzero_PP1_5_sub -> [6,1] intraEnabler_upzeroupzero_PP1_5;
    1 -> const_upzeroupzero_PP1__1_13_;
    ~intraStateSplit_upzeroupzero_PP1_5_L -> intraStateInv_upzeroupzero_PP1_5;
    1 -> const_upzeroupzero_PP1__1_14_;
    ~intraEnablerMerge_upzeroupzero_PP1_5 -> intraInv_upzeroupzero_PP1_4;
    1 -> intraEnabler_upzeroupzero_PP1_6_source;
    intraEnabler_upzeroupzero_PP1_6_source - intraEnabler_upzeroupzero_PP1_6 -> intraEnabler_upzeroupzero_PP1_6_sub;
    intraEnabler_upzeroupzero_PP1_6_sub -> [6,1] intraEnabler_upzeroupzero_PP1_6;
    1 -> const_upzeroupzero_PP1__1_15_;
    ~intraStateSplit_upzeroupzero_PP1_6_L -> intraStateInv_upzeroupzero_PP1_6;
    1 -> const_upzeroupzero_PP1__1_16_;
    ~intraEnablerMerge_upzeroupzero_PP1_6 -> intraInv_upzeroupzero_PP1_5;
    1 -> intraEnabler_upzeroupzero_PP1_7_source;
    intraEnabler_upzeroupzero_PP1_7_source - intraEnabler_upzeroupzero_PP1_7 -> intraEnabler_upzeroupzero_PP1_7_sub;
    intraEnabler_upzeroupzero_PP1_7_sub -> [6,1] intraEnabler_upzeroupzero_PP1_7;
    1 -> const_upzeroupzero_PP1__1_17_;
    ~intraStateSplit_upzeroupzero_PP1_7_L -> intraStateInv_upzeroupzero_PP1_7;
    1 -> const_upzeroupzero_PP1__1_18_;
    ~intraEnablerMerge_upzeroupzero_PP1_7 -> intraInv_upzeroupzero_PP1_6;
    1 -> intraEnabler_upzeroupzero_PP1_8_source;
    intraEnabler_upzeroupzero_PP1_8_source - intraEnabler_upzeroupzero_PP1_8 -> intraEnabler_upzeroupzero_PP1_8_sub;
    intraEnabler_upzeroupzero_PP1_8_sub -> [6,1] intraEnabler_upzeroupzero_PP1_8;
    1 -> const_upzeroupzero_PP1__1_19_;
    ~intraStateSplit_upzeroupzero_PP1_8_L -> intraStateInv_upzeroupzero_PP1_8;
    1 -> const_upzeroupzero_PP1__1_20_;
    ~intraEnablerMerge_upzeroupzero_PP1_8 -> intraInv_upzeroupzero_PP1_7;
    1 -> intraEnabler_upzeroupzero_PP1_9_source;
    intraEnabler_upzeroupzero_PP1_9_source - intraEnabler_upzeroupzero_PP1_9 -> intraEnabler_upzeroupzero_PP1_9_sub;
    intraEnabler_upzeroupzero_PP1_9_sub -> [6,1] intraEnabler_upzeroupzero_PP1_9;
    1 -> const_upzeroupzero_PP1__1_21_;
    ~intraStateSplit_upzeroupzero_PP1_9_L -> intraStateInv_upzeroupzero_PP1_9;
    1 -> const_upzeroupzero_PP1__1_22_;
    ~intraEnablerMerge_upzeroupzero_PP1_9 -> intraInv_upzeroupzero_PP1_8;
    1 -> intraEnabler_upzeroupzero_PP1_10_source;
    intraEnabler_upzeroupzero_PP1_10_source - intraEnabler_upzeroupzero_PP1_10 -> intraEnabler_upzeroupzero_PP1_10_sub;
    intraEnabler_upzeroupzero_PP1_10_sub -> [6,1] intraEnabler_upzeroupzero_PP1_10;
    1 -> intraEnabler_upzeroupzero_PP1_11_source;
    intraEnabler_upzeroupzero_PP1_11_source - intraEnabler_upzeroupzero_PP1_11 -> intraEnabler_upzeroupzero_PP1_11_sub;
    intraEnabler_upzeroupzero_PP1_11_sub -> [6,1] intraEnabler_upzeroupzero_PP1_11;
    1 -> const_upzeroupzero_PP1__1_23_;
    ~intraEnablerMerge_upzeroupzero_PP1_0 -> intraInv_upzeroupzero_PP1_9;
    1 -> const_upzeroupzero_PP2__1_0_;
    ~upzero_I0_ -> loopCondInv_upzeroupzero_PP2_0;
    1 -> const_upzeroupzero_PP2__1_1_;
    ~interStateSplit_upzeroupzero_PP2_0_L -> interStateInv_upzeroupzero_PP2_0;
    1 -> const_upzeroupzero_PP2__1_2_;
    ~interEnablerMerge_upzeroupzero_PP2_0 -> interInv_upzeroupzero_PP2_0;
    0 -> const_upzeroupzero_PP2__0_0_;
    1 -> const_upzeroupzero_PP2__1_3_;
    ~loopXor_upzeroupzero_PP2_0 -> loopInv_upzeroupzero_PP2_0;
    0 -> const_upzeroupzero_PP2__0_1_;
    1 -> const_upzeroupzero_PP2__1_4_;
    ~loopXor_upzeroupzero_PP2_1 -> loopInv_upzeroupzero_PP2_1;
    1 -> const_upzeroupzero_PP2__1_5_;
    ~intraStateSplit_upzeroupzero_PP2_0_L -> intraStateInv_upzeroupzero_PP2_0;
    1 -> intraEnabler_upzeroupzero_PP2_0_source;
    intraEnabler_upzeroupzero_PP2_0_source - intraEnabler_upzeroupzero_PP2_0 -> intraEnabler_upzeroupzero_PP2_0_sub;
    intraEnabler_upzeroupzero_PP2_0_sub -> [6,1] intraEnabler_upzeroupzero_PP2_0;
    1 -> intraEnabler_upzeroupzero_PP2_1_source;
    intraEnabler_upzeroupzero_PP2_1_source - intraEnabler_upzeroupzero_PP2_1 -> intraEnabler_upzeroupzero_PP2_1_sub;
    intraEnabler_upzeroupzero_PP2_1_sub -> [6,1] intraEnabler_upzeroupzero_PP2_1;
    1 -> const_upzeroupzero_PP2__1_6_;
    ~intraEnablerMerge_upzeroupzero_PP2_0 -> intraInv_upzeroupzero_PP2_0;
    1 -> const_upzeroupzero_PP2__1_7_;
    ~intraStateSplit_upzeroupzero_PP2_1_L -> intraStateInv_upzeroupzero_PP2_1;
    1 -> intraEnabler_upzeroupzero_PP2_2_source;
    intraEnabler_upzeroupzero_PP2_2_source - intraEnabler_upzeroupzero_PP2_2 -> intraEnabler_upzeroupzero_PP2_2_sub;
    intraEnabler_upzeroupzero_PP2_2_sub -> [6,1] intraEnabler_upzeroupzero_PP2_2;
    1 -> intraEnabler_upzeroupzero_PP2_3_source;
    intraEnabler_upzeroupzero_PP2_3_source - intraEnabler_upzeroupzero_PP2_3 -> intraEnabler_upzeroupzero_PP2_3_sub;
    intraEnabler_upzeroupzero_PP2_3_sub -> [6,1] intraEnabler_upzeroupzero_PP2_3;
    1 -> const_upzeroupzero_PP2__1_8_;
    ~intraEnablerMerge_upzeroupzero_PP2_1 -> intraInv_upzeroupzero_PP2_1;
    intraStateMerge_upzeroupzero_PP1_8 & intraInv_upzeroupzero_PP1_7 -> intraAnd_upzeroupzero_PP1_7;
    intraStateMerge_upzeroupzero_PP1_9 & intraInv_upzeroupzero_PP1_8 -> intraAnd_upzeroupzero_PP1_8;
    intraStateMerge_upzeroupzero_PP1_0 & intraInv_upzeroupzero_PP1_9 -> intraAnd_upzeroupzero_PP1_9;
    (upzero_I6_ ^ (1 << 63)) - (1 << 63) -> upzero_I7_;
    intraStateMerge_upzeroupzero_PP1_6 & intraInv_upzeroupzero_PP1_5 -> intraAnd_upzeroupzero_PP1_5;
    loopCondSelectMerge_upzeroupzero_PP2_0 | loopInit_upzeroupzero_PP2_0 -> loopOr_upzeroupzero_PP2_0;
    loopCondSelectMerge_upzeroupzero_PP2_1 | loopInit_upzeroupzero_PP2_1 -> loopOr_upzeroupzero_PP2_1;
    interArgMerge_upzeroupzero_PP2_1_0 -> upzeroupzero_PP2_in_1;
    interArgMerge_upzeroupzero_PP2_2_0 -> upzeroupzero_PP2_in_2;
    interArgMerge_upzeroupzero_PP2_0_0 -> upzeroupzero_PP2_in_0;
    (upzero_I20_ ^ (1 << 63)) - (1 << 63) -> upzero_I21_;
    int(upzero_I12_ < const_upzero_6_0_) -> upzero_I13_;
    upzero_in_1 + const_upzero_5_0_ -> upzero_I42__adder;
    Merge_upzero_I26_ + upzero_I32_ -> upzero_I33_;
    intraOutSplit_upzeroupzero_PP1_0_L -> upzero_I41_;
    intraOutSplit_upzeroupzero_PP1_2_L -> upzero_I45_;
    (upzero_I28_ ^ (1 << 63)) - (1 << 63) -> upzero_I29_;
    intraOutSplit_upzeroupzero_PP1_8_L -> upzero_I53_;
    int(upzero_in_0 = const_upzero_0_0_) -> upzero_I0_;
    interStateMerge_upzeroupzero_PP2_0 & interInv_upzeroupzero_PP2_0 -> interAnd_upzeroupzero_PP2_0;
    Merge_upzero_I3_ -> upzero_I4_;
    upzero_I7_ * const_upzero_255_0_ -> upzero_I8_;
    interFinalSplit_upzeroupzero_PP1_0_L -> upzeroupzero_PP1_USE;
    interFinalSplit_upzeroupzero_PP2_0_L -> upzeroupzero_PP2_USE;
    upzero_I9_ -> upzero_I10_;
    upzero_I29_ * const_upzero_255_1_ -> upzero_I30_;
    Merge_loopMS_upzero_0 * upzero_I21_ -> upzero_I22_;
    Merge_upzero_I17_ -> upzero_I18_;
    Merge_loopMS_upzero_1 + upzero_I18_ -> upzero_I19__adder;
    intraStateMerge_upzeroupzero_PP2_0 & intraInv_upzeroupzero_PP2_0 -> intraAnd_upzeroupzero_PP2_0;
    intraStateMerge_upzeroupzero_PP2_1 & intraInv_upzeroupzero_PP2_1 -> intraAnd_upzeroupzero_PP2_1;
    loopCondSelectMerge_upzeroupzero_PP2_0 ^ loopBbSelectMerge_upzeroupzero_PP2_0 -> loopXor_upzeroupzero_PP2_0;
    loopCondSelectMerge_upzeroupzero_PP2_1 ^ loopBbSelectMerge_upzeroupzero_PP2_1 -> loopXor_upzeroupzero_PP2_1;
    loopCondSelectMerge_upzeroupzero_PP1_0 | loopInit_upzeroupzero_PP1_0 -> loopOr_upzeroupzero_PP1_0;
    upzero_I8_ >> const_upzero_8_0_ -> upzero_I9_;
    upzero_in_1 + const_upzero_4_0_ -> upzero_I40__adder;
    upzero_I30_ >> const_upzero_8_1_ -> upzero_I31_;
    int(int(int(upzero_I22_+1,64)+int(~const_upzero_1_1_,64),64)<=9223372036854775807) &     int(int(int(upzero_I22_+1,64)+int(~const_upzero_1_1_,64),64) != 0) -> upzero_I23_;
    (sig_upzero_in_0_upzero_I0__L ^ (1 << 63)) - (1 << 63) -> upzero_I15_;
    upzero_in_1 + const_upzero_1_9_ -> upzero_I50__adder;
    Merge_upzero_I17_ + const_upzero_1_2_ -> upzero_I35_;
    intraOutSplit_upzeroupzero_PP1_6_L -> upzero_I51_;
    upzero_in_1 + const_upzero_3_0_ -> upzero_I44__adder;
    interStateMerge_upzeroupzero_PP1_0 & interInv_upzeroupzero_PP1_0 -> interAnd_upzeroupzero_PP1_0;
    interArgMerge_upzeroupzero_PP1_0_0 -> upzeroupzero_PP1_in_0;
    Merge_loopMS_upzero_2 + upzero_I4_ -> upzero_I5__adder;
    interArgMerge_upzeroupzero_PP1_2_0 -> upzeroupzero_PP1_in_2;
    intraOutSplit_upzeroupzero_PP2_0_L -> upzero_I6_;
    interArgMerge_upzeroupzero_PP1_1_0 -> upzeroupzero_PP1_in_1;
    interOutSplit_upzeroupzero_PP1_0_L -> upzero_I20_;
    Merge_upzero_I3_ + const_upzero_1_0_ -> upzero_I12_;
    upzero_I31_ -> upzero_I32_;
    Merge_loopMS_upzero_3 + upzero_I18_ -> upzero_I27__adder;
    int(upzero_I35_ < const_upzero_6_1_) -> upzero_I36_;
    upzero_in_1 + const_upzero_2_0_ -> upzero_I47__adder;
    intraOutSplit_upzeroupzero_PP2_1_L -> upzero_I28_;
    intraOutSplit_upzeroupzero_PP1_4_L -> upzero_I48_;
    intraStateMerge_upzeroupzero_PP1_1 & intraInv_upzeroupzero_PP1_0 -> intraAnd_upzeroupzero_PP1_0;
    intraStateMerge_upzeroupzero_PP1_2 & intraInv_upzeroupzero_PP1_1 -> intraAnd_upzeroupzero_PP1_1;
    loopCondSelectMerge_upzeroupzero_PP1_0 ^ loopBbSelectMerge_upzeroupzero_PP1_0 -> loopXor_upzeroupzero_PP1_0;
    intraStateMerge_upzeroupzero_PP1_4 & intraInv_upzeroupzero_PP1_3 -> intraAnd_upzeroupzero_PP1_3;
    intraStateMerge_upzeroupzero_PP1_5 & intraInv_upzeroupzero_PP1_4 -> intraAnd_upzeroupzero_PP1_4;
    intraStateMerge_upzeroupzero_PP1_3 & intraInv_upzeroupzero_PP1_2 -> intraAnd_upzeroupzero_PP1_2;
    intraStateMerge_upzeroupzero_PP1_7 & intraInv_upzeroupzero_PP1_6 -> intraAnd_upzeroupzero_PP1_6;
    intraStateMerge_upzeroupzero_PP1_5 -> [1, 0] intraStateInit_upzeroupzero_PP1_5;
    intraStateMerge_upzeroupzero_PP1_6 -> [1, 0] intraStateInit_upzeroupzero_PP1_6;
    intraStateMerge_upzeroupzero_PP1_7 -> [1, 0] intraStateInit_upzeroupzero_PP1_7;
    intraStateMerge_upzeroupzero_PP1_8 -> [1, 0] intraStateInit_upzeroupzero_PP1_8;
    intraStateMerge_upzeroupzero_PP1_9 -> [1, 0] intraStateInit_upzeroupzero_PP1_9;
    intraStateMerge_upzeroupzero_PP1_1 -> [1, 0] intraStateInit_upzeroupzero_PP1_1;
    intraStateMerge_upzeroupzero_PP1_2 -> [1, 0] intraStateInit_upzeroupzero_PP1_2;
    intraStateMerge_upzeroupzero_PP1_3 -> [1, 0] intraStateInit_upzeroupzero_PP1_3;
    intraStateMerge_upzeroupzero_PP2_1 -> [1, 0] intraStateInit_upzeroupzero_PP2_1;
    loopBbSelectMerge_upzeroupzero_PP1_0 -> [1, 0] loopInit_upzeroupzero_PP1_0;
    loopBbSelectMerge_upzeroupzero_PP2_0 -> [1, 0] loopInit_upzeroupzero_PP2_0;
    loopBbSelectMerge_upzeroupzero_PP2_1 -> [1, 0] loopInit_upzeroupzero_PP2_1;
    interStateMerge_upzeroupzero_PP1_0 -> [1, 0] interStateInit_upzeroupzero_PP1_0;
    interStateMerge_upzeroupzero_PP2_0 -> [1, 0] interStateInit_upzeroupzero_PP2_0;
    upzero_I13_ -> [1, 0] upzero_init0;
    upzero_I13_ -> [1, 0] upzero_init1;
    upzero_I36_ -> [1, 0] upzero_init2;
    upzero_I36_ -> [1, 0] upzero_init3;
    upzero_I36_ -> [1, 0] upzero_init4;
    upzero_I36_ -> [1, 0] upzero_init5;
    loopCondMerge_upzeroupzero_PP1_0 -> [1, 0] loopCondInit_upzeroupzero_PP1_0;
    loopCondMerge_upzeroupzero_PP2_0 -> [1, 0] loopCondInit_upzeroupzero_PP2_0;
    loopCondMerge_upzeroupzero_PP2_1 -> [1, 0] loopCondInit_upzeroupzero_PP2_1;
    intraStateMerge_upzeroupzero_PP2_0 -> [1, 0] intraStateInit_upzeroupzero_PP2_0;
    intraStateMerge_upzeroupzero_PP1_0 -> [1, 0] intraStateInit_upzeroupzero_PP1_0;
    intraStateMerge_upzeroupzero_PP1_4 -> [1, 0] intraStateInit_upzeroupzero_PP1_4;
    {intraEnablerMerge_upzeroupzero_PP1_9} intraStateInv_upzeroupzero_PP1_9, intraStateSplit_upzeroupzero_PP1_9_R -> intraStateMerge_upzeroupzero_PP1_9;
    {intraStateSplit_upzeroupzero_PP1_0_R} upzero_I40__adder, intraArgMerge_upzeroupzero_PP1_1_1 -> intraArgMerge_upzeroupzero_PP1_1_0;
    {intraStateSplit_upzeroupzero_PP1_1_R} upzero_I42__adder, intraArgMerge_upzeroupzero_PP1_1_2 -> intraArgMerge_upzeroupzero_PP1_1_1;
    {intraStateSplit_upzeroupzero_PP1_2_R} upzero_I44__adder, intraArgMerge_upzeroupzero_PP1_1_3 -> intraArgMerge_upzeroupzero_PP1_1_2;
    {intraStateSplit_upzeroupzero_PP1_3_R} upzero_I40__adder, intraArgMerge_upzeroupzero_PP1_1_4 -> intraArgMerge_upzeroupzero_PP1_1_3;
    {intraStateSplit_upzeroupzero_PP1_4_R} upzero_I47__adder, intraArgMerge_upzeroupzero_PP1_1_5 -> intraArgMerge_upzeroupzero_PP1_1_4;
    {intraStateSplit_upzeroupzero_PP1_5_R} upzero_I44__adder, intraArgMerge_upzeroupzero_PP1_1_6 -> intraArgMerge_upzeroupzero_PP1_1_5;
    {intraStateSplit_upzeroupzero_PP1_6_R} upzero_I50__adder, intraArgMerge_upzeroupzero_PP1_1_7 -> intraArgMerge_upzeroupzero_PP1_1_6;
    {intraStateSplit_upzeroupzero_PP1_7_R} upzero_I47__adder, intraArgMerge_upzeroupzero_PP1_1_8 -> intraArgMerge_upzeroupzero_PP1_1_7;
    {intraStateSplit_upzeroupzero_PP1_8_R} upzero_in_1, intraArgMerge_upzeroupzero_PP1_1_9 -> intraArgMerge_upzeroupzero_PP1_1_8;
    {intraStateSplit_upzeroupzero_PP1_9_R} upzero_I50__adder, upzero_in_1 -> intraArgMerge_upzeroupzero_PP1_1_9;
    {intraStateSplit_upzeroupzero_PP2_0_R} upzero_I5__adder, upzero_I5__adder -> intraArgMerge_upzeroupzero_PP2_1_0;
    {loopInit_upzeroupzero_PP2_0} loopCondMerge_upzeroupzero_PP2_0, loopCondSelectSplit_upzeroupzero_PP2_0_R -> loopCondSelectMerge_upzeroupzero_PP2_0;
    {loopInit_upzeroupzero_PP2_1} loopCondMerge_upzeroupzero_PP2_1, loopCondSelectSplit_upzeroupzero_PP2_1_R -> loopCondSelectMerge_upzeroupzero_PP2_1;
    {intraStateInit_upzeroupzero_PP2_0} intraEnabler_upzeroupzero_PP2_0, intraEnabler_upzeroupzero_PP2_1 -> intraEnablerMerge_upzeroupzero_PP2_0;
    {intraStateInit_upzeroupzero_PP2_1} intraEnabler_upzeroupzero_PP2_2, intraEnabler_upzeroupzero_PP2_3 -> intraEnablerMerge_upzeroupzero_PP2_1;
    {loopCondInit_upzeroupzero_PP2_0} upzero_I0_, upzero_I13_ -> loopCondMerge_upzeroupzero_PP2_0;
    {loopCondInit_upzeroupzero_PP2_1} loopCondInv_upzeroupzero_PP2_0, upzero_I36_ -> loopCondMerge_upzeroupzero_PP2_1;
    {upzero_init4} upzero_I15_, sig_Merge_loopMS_upzero_0_upzero_I36__R -> Merge_loopMS_upzero_0;
    {upzero_init3} sig_upzero_in_1_upzero_I0__L, sig_Merge_loopMS_upzero_1_upzero_I36__R -> Merge_loopMS_upzero_1;
    {upzero_init0} sig_upzero_in_2_upzero_I0__R, sig_Merge_loopMS_upzero_2_upzero_I13__R -> Merge_loopMS_upzero_2;
    {upzero_init2} sig_upzero_in_2_upzero_I0__L, sig_Merge_loopMS_upzero_3_upzero_I36__R -> Merge_loopMS_upzero_3;
    {interEnablerMerge_upzeroupzero_PP2_0} interStateInv_upzeroupzero_PP2_0, interStateSplit_upzeroupzero_PP2_0_R -> interStateMerge_upzeroupzero_PP2_0;
    {interStateSplit_upzeroupzero_PP1_0_R} const_upzero_1_4_, intraArgMerge_upzeroupzero_PP1_0_0 -> interArgMerge_upzeroupzero_PP1_0_0;
    {interStateSplit_upzeroupzero_PP2_0_R} intraArgMerge_upzeroupzero_PP2_0_0, intraArgMerge_upzeroupzero_PP2_0_1 -> interArgMerge_upzeroupzero_PP2_0_0;
    {interStateSplit_upzeroupzero_PP1_0_R} const_upzero_0_5_, intraArgMerge_upzeroupzero_PP1_2_0 -> interArgMerge_upzeroupzero_PP1_2_0;
    {interStateSplit_upzeroupzero_PP2_0_R} intraArgMerge_upzeroupzero_PP2_2_0, intraArgMerge_upzeroupzero_PP2_2_1 -> interArgMerge_upzeroupzero_PP2_2_0;
    {intraStateSplit_upzeroupzero_PP2_1_R} upzero_I27__adder, upzero_I27__adder -> intraArgMerge_upzeroupzero_PP2_1_1;
    {interStateInit_upzeroupzero_PP1_0} loopBbSelectSplit_upzeroupzero_PP1_0_R, intraFinalSplit_upzeroupzero_PP1_9_L -> interEnablerMerge_upzeroupzero_PP1_0;
    {loopInit_upzeroupzero_PP1_0} loopCondMerge_upzeroupzero_PP1_0, loopCondSelectSplit_upzeroupzero_PP1_0_R -> loopCondSelectMerge_upzeroupzero_PP1_0;
    {loopOr_upzeroupzero_PP2_0} const_upzeroupzero_PP2__0_0_, intraFinalSplit_upzeroupzero_PP2_0_L -> loopBbSelectMerge_upzeroupzero_PP2_0;
    {loopOr_upzeroupzero_PP2_1} const_upzeroupzero_PP2__0_1_, intraFinalSplit_upzeroupzero_PP2_1_L -> loopBbSelectMerge_upzeroupzero_PP2_1;
    {intraEnablerMerge_upzeroupzero_PP2_0} intraStateInv_upzeroupzero_PP2_0, intraStateSplit_upzeroupzero_PP2_0_R -> intraStateMerge_upzeroupzero_PP2_0;
    {intraEnablerMerge_upzeroupzero_PP2_1} intraStateInv_upzeroupzero_PP2_1, intraStateSplit_upzeroupzero_PP2_1_R -> intraStateMerge_upzeroupzero_PP2_1;
    {intraStateSplit_upzeroupzero_PP1_0_R} const_upzero_1_6_, intraArgMerge_upzeroupzero_PP1_0_1 -> intraArgMerge_upzeroupzero_PP1_0_0;
    {intraStateSplit_upzeroupzero_PP1_1_R} const_upzero_0_9_, intraArgMerge_upzeroupzero_PP1_0_2 -> intraArgMerge_upzeroupzero_PP1_0_1;
    {intraStateSplit_upzeroupzero_PP1_0_R} const_upzero_0_8_, intraArgMerge_upzeroupzero_PP1_2_1 -> intraArgMerge_upzeroupzero_PP1_2_0;
    {intraStateSplit_upzeroupzero_PP1_1_R} upzero_I41_, intraArgMerge_upzeroupzero_PP1_2_2 -> intraArgMerge_upzeroupzero_PP1_2_1;
    {upzero_init5} const_upzero_0_2_, sig_upzero_I35__upzero_I36__R -> Merge_upzero_I17_;
    {intraStateSplit_upzeroupzero_PP1_2_R} const_upzero_0_10_, intraArgMerge_upzeroupzero_PP1_2_3 -> intraArgMerge_upzeroupzero_PP1_2_2;
    {intraStateSplit_upzeroupzero_PP1_3_R} const_upzero_0_11_, intraArgMerge_upzeroupzero_PP1_0_4 -> intraArgMerge_upzeroupzero_PP1_0_3;
    {intraStateSplit_upzeroupzero_PP1_4_R} const_upzero_1_8_, intraArgMerge_upzeroupzero_PP1_0_5 -> intraArgMerge_upzeroupzero_PP1_0_4;
    {intraStateSplit_upzeroupzero_PP1_2_R} const_upzero_1_7_, intraArgMerge_upzeroupzero_PP1_0_3 -> intraArgMerge_upzeroupzero_PP1_0_2;
    {intraStateSplit_upzeroupzero_PP1_4_R} const_upzero_0_12_, intraArgMerge_upzeroupzero_PP1_2_5 -> intraArgMerge_upzeroupzero_PP1_2_4;
    {intraStateSplit_upzeroupzero_PP1_5_R} upzero_I48_, intraArgMerge_upzeroupzero_PP1_2_6 -> intraArgMerge_upzeroupzero_PP1_2_5;
    {intraStateSplit_upzeroupzero_PP1_3_R} upzero_I45_, intraArgMerge_upzeroupzero_PP1_2_4 -> intraArgMerge_upzeroupzero_PP1_2_3;
    {intraStateSplit_upzeroupzero_PP1_6_R} const_upzero_1_10_, intraArgMerge_upzeroupzero_PP1_0_7 -> intraArgMerge_upzeroupzero_PP1_0_6;
    {intraStateSplit_upzeroupzero_PP1_7_R} const_upzero_0_15_, intraArgMerge_upzeroupzero_PP1_0_8 -> intraArgMerge_upzeroupzero_PP1_0_7;
    {intraStateSplit_upzeroupzero_PP1_6_R} const_upzero_0_14_, intraArgMerge_upzeroupzero_PP1_2_7 -> intraArgMerge_upzeroupzero_PP1_2_6;
    {upzero_init1} const_upzero_0_1_, sig_upzero_I12__upzero_I13__R -> Merge_upzero_I3_;
    {intraStateInit_upzeroupzero_PP1_0} intraEnabler_upzeroupzero_PP1_1, intraFinalSplit_upzeroupzero_PP1_0_L -> intraEnablerMerge_upzeroupzero_PP1_0;
    {intraStateInit_upzeroupzero_PP1_1} intraEnabler_upzeroupzero_PP1_2, intraFinalSplit_upzeroupzero_PP1_1_L -> intraEnablerMerge_upzeroupzero_PP1_1;
    {intraStateInit_upzeroupzero_PP1_2} intraEnabler_upzeroupzero_PP1_3, intraFinalSplit_upzeroupzero_PP1_2_L -> intraEnablerMerge_upzeroupzero_PP1_2;
    {intraStateInit_upzeroupzero_PP1_3} intraEnabler_upzeroupzero_PP1_4, intraFinalSplit_upzeroupzero_PP1_3_L -> intraEnablerMerge_upzeroupzero_PP1_3;
    {intraStateInit_upzeroupzero_PP1_4} intraEnabler_upzeroupzero_PP1_5, intraFinalSplit_upzeroupzero_PP1_4_L -> intraEnablerMerge_upzeroupzero_PP1_4;
    {intraStateInit_upzeroupzero_PP1_5} intraEnabler_upzeroupzero_PP1_6, intraFinalSplit_upzeroupzero_PP1_5_L -> intraEnablerMerge_upzeroupzero_PP1_5;
    {intraStateInit_upzeroupzero_PP1_6} intraEnabler_upzeroupzero_PP1_7, intraFinalSplit_upzeroupzero_PP1_6_L -> intraEnablerMerge_upzeroupzero_PP1_6;
    {loopCondInit_upzeroupzero_PP1_0} loopCondInv_upzeroupzero_PP1_0, upzero_I36_ -> loopCondMerge_upzeroupzero_PP1_0;
    {intraStateInit_upzeroupzero_PP1_7} intraEnabler_upzeroupzero_PP1_8, intraFinalSplit_upzeroupzero_PP1_7_L -> intraEnablerMerge_upzeroupzero_PP1_7;
    {intraStateInit_upzeroupzero_PP1_8} intraEnabler_upzeroupzero_PP1_9, intraFinalSplit_upzeroupzero_PP1_8_L -> intraEnablerMerge_upzeroupzero_PP1_8;
    {intraStateInit_upzeroupzero_PP1_9} intraEnabler_upzeroupzero_PP1_10, intraEnabler_upzeroupzero_PP1_11 -> intraEnablerMerge_upzeroupzero_PP1_9;
    {interEnablerMerge_upzeroupzero_PP1_0} interStateInv_upzeroupzero_PP1_0, interStateSplit_upzeroupzero_PP1_0_R -> interStateMerge_upzeroupzero_PP1_0;
    {intraStateSplit_upzeroupzero_PP1_8_R} const_upzero_1_11_, intraArgMerge_upzeroupzero_PP1_0_9 -> intraArgMerge_upzeroupzero_PP1_0_8;
    {intraStateSplit_upzeroupzero_PP1_7_R} upzero_I51_, intraArgMerge_upzeroupzero_PP1_2_8 -> intraArgMerge_upzeroupzero_PP1_2_7;
    {intraStateSplit_upzeroupzero_PP1_8_R} const_upzero_0_16_, intraArgMerge_upzeroupzero_PP1_2_9 -> intraArgMerge_upzeroupzero_PP1_2_8;
    {intraStateSplit_upzeroupzero_PP1_9_R} upzero_I53_, upzero_in_0 -> intraArgMerge_upzeroupzero_PP1_2_9;
    {intraStateSplit_upzeroupzero_PP1_5_R} const_upzero_0_13_, intraArgMerge_upzeroupzero_PP1_0_6 -> intraArgMerge_upzeroupzero_PP1_0_5;
    {upzero_I23_} const_upzero_128_0_, const_upzero_128_1_ -> Merge_upzero_I26_;
    {interStateSplit_upzeroupzero_PP1_0_R} upzero_I19__adder, intraArgMerge_upzeroupzero_PP1_1_0 -> interArgMerge_upzeroupzero_PP1_1_0;
    {interStateSplit_upzeroupzero_PP2_0_R} intraArgMerge_upzeroupzero_PP2_1_0, intraArgMerge_upzeroupzero_PP2_1_1 -> interArgMerge_upzeroupzero_PP2_1_0;
    {intraStateSplit_upzeroupzero_PP2_0_R} const_upzero_0_3_, upzero_I10_ -> intraArgMerge_upzeroupzero_PP2_2_0;
    {intraStateSplit_upzeroupzero_PP2_1_R} const_upzero_0_6_, upzero_I33_ -> intraArgMerge_upzeroupzero_PP2_2_1;
    {intraStateSplit_upzeroupzero_PP1_9_R} const_upzero_0_17_, const_upzero_0_18_ -> intraArgMerge_upzeroupzero_PP1_0_9;
    {intraStateSplit_upzeroupzero_PP2_0_R} const_upzero_1_3_, const_upzero_0_4_ -> intraArgMerge_upzeroupzero_PP2_0_0;
    {intraStateSplit_upzeroupzero_PP2_1_R} const_upzero_1_5_, const_upzero_0_7_ -> intraArgMerge_upzeroupzero_PP2_0_1;
    {interStateInit_upzeroupzero_PP2_0} loopBbSelectSplit_upzeroupzero_PP2_0_R, loopBbSelectSplit_upzeroupzero_PP2_1_R -> interEnablerMerge_upzeroupzero_PP2_0;
    {loopOr_upzeroupzero_PP1_0} const_upzeroupzero_PP1__0_0_, intraEnabler_upzeroupzero_PP1_0 -> loopBbSelectMerge_upzeroupzero_PP1_0;
    {intraEnablerMerge_upzeroupzero_PP1_0} intraStateInv_upzeroupzero_PP1_0, intraStateSplit_upzeroupzero_PP1_0_R -> intraStateMerge_upzeroupzero_PP1_0;
    {intraEnablerMerge_upzeroupzero_PP1_1} intraStateInv_upzeroupzero_PP1_1, intraStateSplit_upzeroupzero_PP1_1_R -> intraStateMerge_upzeroupzero_PP1_1;
    {intraEnablerMerge_upzeroupzero_PP1_2} intraStateInv_upzeroupzero_PP1_2, intraStateSplit_upzeroupzero_PP1_2_R -> intraStateMerge_upzeroupzero_PP1_2;
    {intraEnablerMerge_upzeroupzero_PP1_3} intraStateInv_upzeroupzero_PP1_3, intraStateSplit_upzeroupzero_PP1_3_R -> intraStateMerge_upzeroupzero_PP1_3;
    {intraEnablerMerge_upzeroupzero_PP1_4} intraStateInv_upzeroupzero_PP1_4, intraStateSplit_upzeroupzero_PP1_4_R -> intraStateMerge_upzeroupzero_PP1_4;
    {intraEnablerMerge_upzeroupzero_PP1_5} intraStateInv_upzeroupzero_PP1_5, intraStateSplit_upzeroupzero_PP1_5_R -> intraStateMerge_upzeroupzero_PP1_5;
    {intraEnablerMerge_upzeroupzero_PP1_6} intraStateInv_upzeroupzero_PP1_6, intraStateSplit_upzeroupzero_PP1_6_R -> intraStateMerge_upzeroupzero_PP1_6;
    {intraEnablerMerge_upzeroupzero_PP1_7} intraStateInv_upzeroupzero_PP1_7, intraStateSplit_upzeroupzero_PP1_7_R -> intraStateMerge_upzeroupzero_PP1_7;
    {intraEnablerMerge_upzeroupzero_PP1_8} intraStateInv_upzeroupzero_PP1_8, intraStateSplit_upzeroupzero_PP1_8_R -> intraStateMerge_upzeroupzero_PP1_8;
    {interAnd_upzeroupzero_PP1_0} interEnablerMerge_upzeroupzero_PP1_0 -> interFinalSplit_upzeroupzero_PP1_0_L, interFinalSplit_upzeroupzero_PP1_0_R;
    {loopBbSelectMerge_upzeroupzero_PP2_1} loopCondSelectMerge_upzeroupzero_PP2_1 -> loopCondSelectSplit_upzeroupzero_PP2_1_L, loopCondSelectSplit_upzeroupzero_PP2_1_R;
    {upzero_I0_} upzero_in_0 -> sig_upzero_in_0_upzero_I0__L, sig_upzero_in_0_upzero_I0__R;
    {intraStateSplit_upzeroupzero_PP2_0_R} interOutSplit_upzeroupzero_PP2_0_L -> intraOutSplit_upzeroupzero_PP2_0_L, intraOutSplit_upzeroupzero_PP2_0_R;
    {intraStateSplit_upzeroupzero_PP2_1_R} interOutSplit_upzeroupzero_PP2_0_R -> intraOutSplit_upzeroupzero_PP2_1_L, intraOutSplit_upzeroupzero_PP2_1_R;
    {interEnablerMerge_upzeroupzero_PP2_0} interStateInit_upzeroupzero_PP2_0 -> interStateSplit_upzeroupzero_PP2_0_L, interStateSplit_upzeroupzero_PP2_0_R;
    {intraAnd_upzeroupzero_PP1_0} intraEnablerMerge_upzeroupzero_PP1_1 -> intraFinalSplit_upzeroupzero_PP1_0_L, intraFinalSplit_upzeroupzero_PP1_0_R;
    {intraAnd_upzeroupzero_PP1_1} intraEnablerMerge_upzeroupzero_PP1_2 -> intraFinalSplit_upzeroupzero_PP1_1_L, intraFinalSplit_upzeroupzero_PP1_1_R;
    {intraAnd_upzeroupzero_PP1_2} intraEnablerMerge_upzeroupzero_PP1_3 -> intraFinalSplit_upzeroupzero_PP1_2_L, intraFinalSplit_upzeroupzero_PP1_2_R;
    {intraAnd_upzeroupzero_PP1_3} intraEnablerMerge_upzeroupzero_PP1_4 -> intraFinalSplit_upzeroupzero_PP1_3_L, intraFinalSplit_upzeroupzero_PP1_3_R;
    {upzero_I13_} upzero_I12_ -> sig_upzero_I12__upzero_I13__L, sig_upzero_I12__upzero_I13__R;
    {intraAnd_upzeroupzero_PP1_4} intraEnablerMerge_upzeroupzero_PP1_5 -> intraFinalSplit_upzeroupzero_PP1_4_L, intraFinalSplit_upzeroupzero_PP1_4_R;
    {intraAnd_upzeroupzero_PP1_5} intraEnablerMerge_upzeroupzero_PP1_6 -> intraFinalSplit_upzeroupzero_PP1_5_L, intraFinalSplit_upzeroupzero_PP1_5_R;
    {intraAnd_upzeroupzero_PP1_6} intraEnablerMerge_upzeroupzero_PP1_7 -> intraFinalSplit_upzeroupzero_PP1_6_L, intraFinalSplit_upzeroupzero_PP1_6_R;
    {intraAnd_upzeroupzero_PP1_7} intraEnablerMerge_upzeroupzero_PP1_8 -> intraFinalSplit_upzeroupzero_PP1_7_L, intraFinalSplit_upzeroupzero_PP1_7_R;
    {intraAnd_upzeroupzero_PP1_8} intraEnablerMerge_upzeroupzero_PP1_9 -> intraFinalSplit_upzeroupzero_PP1_8_L, intraFinalSplit_upzeroupzero_PP1_8_R;
    {intraAnd_upzeroupzero_PP1_9} intraEnablerMerge_upzeroupzero_PP1_0 -> intraFinalSplit_upzeroupzero_PP1_9_L, intraFinalSplit_upzeroupzero_PP1_9_R;
    {interStateSplit_upzeroupzero_PP1_0_R} upzeroupzero_PP1_out -> interOutSplit_upzeroupzero_PP1_0_L, interOutSplit_upzeroupzero_PP1_0_R;
    {upzero_I36_} Merge_loopMS_upzero_0 -> sig_Merge_loopMS_upzero_0_upzero_I36__L, sig_Merge_loopMS_upzero_0_upzero_I36__R;
    {loopInv_upzeroupzero_PP2_0} loopBbSelectMerge_upzeroupzero_PP2_0 -> loopBbSelectSplit_upzeroupzero_PP2_0_L, loopBbSelectSplit_upzeroupzero_PP2_0_R;
    {loopInv_upzeroupzero_PP2_1} loopBbSelectMerge_upzeroupzero_PP2_1 -> loopBbSelectSplit_upzeroupzero_PP2_1_L, loopBbSelectSplit_upzeroupzero_PP2_1_R;
    {upzero_I36_} Merge_loopMS_upzero_3 -> sig_Merge_loopMS_upzero_3_upzero_I36__L, sig_Merge_loopMS_upzero_3_upzero_I36__R;
    {upzero_I36_} Merge_loopMS_upzero_1 -> sig_Merge_loopMS_upzero_1_upzero_I36__L, sig_Merge_loopMS_upzero_1_upzero_I36__R;
    {intraEnablerMerge_upzeroupzero_PP2_0} intraStateInit_upzeroupzero_PP2_0 -> intraStateSplit_upzeroupzero_PP2_0_L, intraStateSplit_upzeroupzero_PP2_0_R;
    {loopBbSelectMerge_upzeroupzero_PP1_0} loopCondSelectMerge_upzeroupzero_PP1_0 -> loopCondSelectSplit_upzeroupzero_PP1_0_L, loopCondSelectSplit_upzeroupzero_PP1_0_R;
    {intraEnablerMerge_upzeroupzero_PP2_1} intraStateInit_upzeroupzero_PP2_1 -> intraStateSplit_upzeroupzero_PP2_1_L, intraStateSplit_upzeroupzero_PP2_1_R;
    {interAnd_upzeroupzero_PP2_0} interEnablerMerge_upzeroupzero_PP2_0 -> interFinalSplit_upzeroupzero_PP2_0_L, interFinalSplit_upzeroupzero_PP2_0_R;
    {upzero_I0_} upzero_in_2 -> sig_upzero_in_2_upzero_I0__L, sig_upzero_in_2_upzero_I0__R;
    {intraStateSplit_upzeroupzero_PP1_0_R} interOutSplit_upzeroupzero_PP1_0_R -> intraOutSplit_upzeroupzero_PP1_0_L, intraOutSplit_upzeroupzero_PP1_0_R;
    {intraStateSplit_upzeroupzero_PP1_1_R} intraOutSplit_upzeroupzero_PP1_0_R -> intraOutSplit_upzeroupzero_PP1_1_L, intraOutSplit_upzeroupzero_PP1_1_R;
    {intraStateSplit_upzeroupzero_PP1_2_R} intraOutSplit_upzeroupzero_PP1_1_R -> intraOutSplit_upzeroupzero_PP1_2_L, intraOutSplit_upzeroupzero_PP1_2_R;
    {intraStateSplit_upzeroupzero_PP1_3_R} intraOutSplit_upzeroupzero_PP1_2_R -> intraOutSplit_upzeroupzero_PP1_3_L, intraOutSplit_upzeroupzero_PP1_3_R;
    {intraStateSplit_upzeroupzero_PP1_4_R} intraOutSplit_upzeroupzero_PP1_3_R -> intraOutSplit_upzeroupzero_PP1_4_L, intraOutSplit_upzeroupzero_PP1_4_R;
    {upzero_I13_} Merge_loopMS_upzero_2 -> sig_Merge_loopMS_upzero_2_upzero_I13__L, sig_Merge_loopMS_upzero_2_upzero_I13__R;
    {intraStateSplit_upzeroupzero_PP1_5_R} intraOutSplit_upzeroupzero_PP1_4_R -> intraOutSplit_upzeroupzero_PP1_5_L, intraOutSplit_upzeroupzero_PP1_5_R;
    {intraStateSplit_upzeroupzero_PP1_6_R} intraOutSplit_upzeroupzero_PP1_5_R -> intraOutSplit_upzeroupzero_PP1_6_L, intraOutSplit_upzeroupzero_PP1_6_R;
    {intraStateSplit_upzeroupzero_PP1_7_R} intraOutSplit_upzeroupzero_PP1_6_R -> intraOutSplit_upzeroupzero_PP1_7_L, intraOutSplit_upzeroupzero_PP1_7_R;
    {intraStateSplit_upzeroupzero_PP1_8_R} intraOutSplit_upzeroupzero_PP1_7_R -> intraOutSplit_upzeroupzero_PP1_8_L, intraOutSplit_upzeroupzero_PP1_8_R;
    {intraStateSplit_upzeroupzero_PP1_9_R} intraOutSplit_upzeroupzero_PP1_8_R -> intraOutSplit_upzeroupzero_PP1_9_L, intraOutSplit_upzeroupzero_PP1_9_R;
    {interEnablerMerge_upzeroupzero_PP1_0} interStateInit_upzeroupzero_PP1_0 -> interStateSplit_upzeroupzero_PP1_0_L, interStateSplit_upzeroupzero_PP1_0_R;
    {intraAnd_upzeroupzero_PP2_0} intraEnablerMerge_upzeroupzero_PP2_0 -> intraFinalSplit_upzeroupzero_PP2_0_L, intraFinalSplit_upzeroupzero_PP2_0_R;
    {intraAnd_upzeroupzero_PP2_1} intraEnablerMerge_upzeroupzero_PP2_1 -> intraFinalSplit_upzeroupzero_PP2_1_L, intraFinalSplit_upzeroupzero_PP2_1_R;
    {upzero_I0_} upzero_in_1 -> sig_upzero_in_1_upzero_I0__L, sig_upzero_in_1_upzero_I0__R;
    {upzero_I36_} upzero_I35_ -> sig_upzero_I35__upzero_I36__L, sig_upzero_I35__upzero_I36__R;
    {interStateSplit_upzeroupzero_PP2_0_R} upzeroupzero_PP2_out -> interOutSplit_upzeroupzero_PP2_0_L, interOutSplit_upzeroupzero_PP2_0_R;
    {loopInv_upzeroupzero_PP1_0} loopBbSelectMerge_upzeroupzero_PP1_0 -> loopBbSelectSplit_upzeroupzero_PP1_0_L, loopBbSelectSplit_upzeroupzero_PP1_0_R;
    {loopBbSelectMerge_upzeroupzero_PP2_0} loopCondSelectMerge_upzeroupzero_PP2_0 -> loopCondSelectSplit_upzeroupzero_PP2_0_L, loopCondSelectSplit_upzeroupzero_PP2_0_R;
    {intraEnablerMerge_upzeroupzero_PP1_0} intraStateInit_upzeroupzero_PP1_0 -> intraStateSplit_upzeroupzero_PP1_0_L, intraStateSplit_upzeroupzero_PP1_0_R;
    {intraEnablerMerge_upzeroupzero_PP1_2} intraStateInit_upzeroupzero_PP1_2 -> intraStateSplit_upzeroupzero_PP1_2_L, intraStateSplit_upzeroupzero_PP1_2_R;
    {intraEnablerMerge_upzeroupzero_PP1_3} intraStateInit_upzeroupzero_PP1_3 -> intraStateSplit_upzeroupzero_PP1_3_L, intraStateSplit_upzeroupzero_PP1_3_R;
    {intraEnablerMerge_upzeroupzero_PP1_4} intraStateInit_upzeroupzero_PP1_4 -> intraStateSplit_upzeroupzero_PP1_4_L, intraStateSplit_upzeroupzero_PP1_4_R;
    {intraEnablerMerge_upzeroupzero_PP1_5} intraStateInit_upzeroupzero_PP1_5 -> intraStateSplit_upzeroupzero_PP1_5_L, intraStateSplit_upzeroupzero_PP1_5_R;
    {intraEnablerMerge_upzeroupzero_PP1_6} intraStateInit_upzeroupzero_PP1_6 -> intraStateSplit_upzeroupzero_PP1_6_L, intraStateSplit_upzeroupzero_PP1_6_R;
    {intraEnablerMerge_upzeroupzero_PP1_1} intraStateInit_upzeroupzero_PP1_1 -> intraStateSplit_upzeroupzero_PP1_1_L, intraStateSplit_upzeroupzero_PP1_1_R;
    {intraEnablerMerge_upzeroupzero_PP1_7} intraStateInit_upzeroupzero_PP1_7 -> intraStateSplit_upzeroupzero_PP1_7_L, intraStateSplit_upzeroupzero_PP1_7_R;
    {intraEnablerMerge_upzeroupzero_PP1_9} intraStateInit_upzeroupzero_PP1_9 -> intraStateSplit_upzeroupzero_PP1_9_L, intraStateSplit_upzeroupzero_PP1_9_R;
    {intraEnablerMerge_upzeroupzero_PP1_8} intraStateInit_upzeroupzero_PP1_8 -> intraStateSplit_upzeroupzero_PP1_8_L, intraStateSplit_upzeroupzero_PP1_8_R
  }
}

defproc quantl (chan?(int<32>) quantl_in_0; chan?(int<32>) quantl_in_1; chan?(int<32>) quantlGMEM_quant26bt_neg_out; chan?(int<32>) quantlGMEM_quant26bt_pos_out; chan?(int<32>) quantlGMEM_decis_levl_out; chan!(int<32>) quantl_out; chan!(int<1>) quantlGMEM_quant26bt_neg_in_0; chan!(int<64>) quantlGMEM_quant26bt_neg_in_1; chan!(int<32>) quantlGMEM_quant26bt_neg_in_2; chan!(int<1>) quantlGMEM_quant26bt_neg_USE; chan!(int<1>) quantlGMEM_quant26bt_pos_in_0; chan!(int<64>) quantlGMEM_quant26bt_pos_in_1; chan!(int<32>) quantlGMEM_quant26bt_pos_in_2; chan!(int<1>) quantlGMEM_quant26bt_pos_USE; chan!(int<1>) quantlGMEM_decis_levl_in_0; chan!(int<64>) quantlGMEM_decis_levl_in_1; chan!(int<32>) quantlGMEM_decis_levl_in_2; chan!(int<1>) quantlGMEM_decis_levl_USE)
{
  /* Define channels */
  chan(int<32>) const_quantl_0_0_;
  chan(int<32>) const_quantl_0_1_;
  chan(int<32>) const_quantl_0_2_;
  chan(int<64>) const_quantl_15_0_;
  chan(int<32>) const_quantl_1_0_;
  chan(int<32>) const_quantl_30_0_;
  chan(int<32>) const_quantl_1_1_;
  chan(int<1>) quantl_I0_;
  chan(int<32>) quantl_I1_;
  chan(int<32>) Merge_quantl_I2_;
  chan(int<32>) Split_select_Merge_quantl_I2_quantl_I1__L;
  chan(int<32>) Split_select_Merge_quantl_I2_quantl_I1__R;
  chan(int<32>) Split_select_Merge_quantl_I2_quantl_in_0_L;
  chan(int<32>) Split_select_Merge_quantl_I2_quantl_in_0_R;
  chan(int<64>) quantl_I3_;
  chan(int<64>) quantl_I4_;
  chan(int<64>) quantl_I7_;
  chan(int<32>) const_quantl_0_3_;
  chan(int<1>) const_quantl_1_2_;
  chan(int<64>) quantl_I10_;
  chan(int<64>) quantl_I11_;
  chan(int<64>) quantl_I12_;
  chan(int<32>) quantl_I13_;
  chan(int<1>) quantl_I14_;
  chan(int<1>) quantl_I15_;
  chan(int<1>) quantl_I16_;
  chan(int<64>) sig_Merge_loopMS_quantl_0_quantl_I16__L;
  chan(int<64>) sig_Merge_loopMS_quantl_0_quantl_I16__R;
  chan(int<64>) sig_Merge_loopMS_quantl_1_quantl_I16__L;
  chan(int<64>) sig_Merge_loopMS_quantl_1_quantl_I16__R;
  chan(int<32>) sig_Merge_quantl_I6__quantl_I16__L;
  chan(int<32>) sig_Merge_quantl_I6__quantl_I16__R;
  chan(int<32>) sig_quantl_I13__quantl_I16__L;
  chan(int<32>) sig_quantl_I13__quantl_I16__R;
  chan(int<1>) quantl_I18_;
  chan(int<32>) sig_Merge_quantl_I6__quantl_I18__L;
  chan(int<32>) sig_Merge_quantl_I6__quantl_I18__R;
  chan(int<64>) quantl_I20_;
  chan(int<64>) quantl_I23_;
  chan(int<32>) const_quantl_0_4_;
  chan(int<1>) const_quantl_1_3_;
  chan(int<32>) Merge_quantl_I27_;
  chan(int<1>) sig_0_L;
  chan(int<1>) sig_0_R;
  chan(int<64>) sig_1_L;
  chan(int<64>) sig_1_R;
  chan(int<32>) sig_2_L;
  chan(int<32>) sig_2_R;
  chan(int<64>) Merge_loopMS_quantl_1;
  chan(int<1>) quantl_init0;
  chan(int<64>) Merge_loopMS_quantl_0;
  chan(int<1>) quantl_init1;
  chan(int<32>) Merge_quantl_I6_;
  chan(int<1>) quantl_init2;
  chan(int<64>) Merge_quantl_I26_;
  chan(int<1>) intraEnabler_quantlGMEM_quant26bt_neg_0;
  chan(int<1>) intraEnabler_quantlGMEM_quant26bt_neg_0_source;
  chan(int<1>) intraEnabler_quantlGMEM_quant26bt_neg_0_sub;
  chan(int<32>) MultiBank_Merge_quantl_I27__0;
  chan(int<1>) intraEnabler_quantlGMEM_quant26bt_pos_0;
  chan(int<1>) intraEnabler_quantlGMEM_quant26bt_pos_0_source;
  chan(int<1>) intraEnabler_quantlGMEM_quant26bt_pos_0_sub;
  chan(int<32>) MultiBank_Merge_quantl_I27__1;
  chan(int<1>) const_quantlGMEM_decis_levl__1_0_;
  chan(int<1>) loopCondMerge_quantlGMEM_decis_levl_0;
  chan(int<1>) loopCondInit_quantlGMEM_decis_levl_0;
  chan(int<1>) loopInit_quantlGMEM_decis_levl_0;
  chan(int<1>) loopBbSelectMerge_quantlGMEM_decis_levl_0;
  chan(int<1>) const_quantlGMEM_decis_levl__0_0_;
  chan(int<1>) loopBbSelectSplit_quantlGMEM_decis_levl_0_L;
  chan(int<1>) loopBbSelectSplit_quantlGMEM_decis_levl_0_R;
  chan(int<1>) loopCondSelectMerge_quantlGMEM_decis_levl_0;
  chan(int<1>) loopCondSelectSplit_quantlGMEM_decis_levl_0_L;
  chan(int<1>) loopCondSelectSplit_quantlGMEM_decis_levl_0_R;
  chan(int<1>) loopOr_quantlGMEM_decis_levl_0;
  chan(int<1>) loopXor_quantlGMEM_decis_levl_0;
  chan(int<1>) loopInv_quantlGMEM_decis_levl_0;
  chan(int<1>) const_quantlGMEM_decis_levl__1_1_;
  chan(int<1>) intraEnabler_quantlGMEM_decis_levl_0;
  chan(int<1>) intraEnabler_quantlGMEM_decis_levl_0_source;
  chan(int<1>) intraEnabler_quantlGMEM_decis_levl_0_sub;
  chan(int<32>) quantl_I9_;
  chan(int<64>) sink0;
  chan(int<32>) sink1;
  chan(int<64>) sink2;
  chan(int<32>) sink3;
  chan(int<32>) sink4;
  chan(int<32>) sink5;
  chan(int<1>) sink6;
  chan(int<1>) sink7;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    0 -> const_quantl_0_0_;
    0 -> const_quantl_0_1_;
    0 -> const_quantl_0_2_;
    15 -> const_quantl_15_0_;
    1 -> const_quantl_1_0_;
    30 -> const_quantl_30_0_;
    -1 -> const_quantl_1_1_;
    0 -> const_quantl_0_3_;
    1 -> const_quantl_1_2_;
    0 -> const_quantl_0_4_;
    1 -> const_quantl_1_3_;
    1 -> intraEnabler_quantlGMEM_quant26bt_neg_0_source;
    intraEnabler_quantlGMEM_quant26bt_neg_0_source - intraEnabler_quantlGMEM_quant26bt_neg_0 -> intraEnabler_quantlGMEM_quant26bt_neg_0_sub;
    intraEnabler_quantlGMEM_quant26bt_neg_0_sub -> [6,1] intraEnabler_quantlGMEM_quant26bt_neg_0;
    1 -> intraEnabler_quantlGMEM_quant26bt_pos_0_source;
    intraEnabler_quantlGMEM_quant26bt_pos_0_source - intraEnabler_quantlGMEM_quant26bt_pos_0 -> intraEnabler_quantlGMEM_quant26bt_pos_0_sub;
    intraEnabler_quantlGMEM_quant26bt_pos_0_sub -> [6,1] intraEnabler_quantlGMEM_quant26bt_pos_0;
    1 -> const_quantlGMEM_decis_levl__1_0_;
    0 -> const_quantlGMEM_decis_levl__0_0_;
    1 -> const_quantlGMEM_decis_levl__1_1_;
    ~loopXor_quantlGMEM_decis_levl_0 -> loopInv_quantlGMEM_decis_levl_0;
    1 -> intraEnabler_quantlGMEM_decis_levl_0_source;
    intraEnabler_quantlGMEM_decis_levl_0_source - intraEnabler_quantlGMEM_decis_levl_0 -> intraEnabler_quantlGMEM_decis_levl_0_sub;
    intraEnabler_quantlGMEM_decis_levl_0_sub -> [6,1] intraEnabler_quantlGMEM_decis_levl_0;
    (quantl_I9_ ^ (1 << 63)) - (1 << 63) -> quantl_I10_;
    int(quantl_I13_ < const_quantl_30_0_) -> quantl_I14_;
    quantl_I14_ & quantl_I15_ -> quantl_I16_;
    intraEnabler_quantlGMEM_quant26bt_pos_0 -> quantlGMEM_quant26bt_pos_USE;
    int(int(int(quantl_in_0+1,32)+int(~const_quantl_1_1_,32),32)<=2147483647) &     int(int(int(quantl_in_0+1,32)+int(~const_quantl_1_1_,32),32) != 0) -> quantl_I18_;
    Merge_quantl_I27_ -> quantl_out;
    const_quantl_0_1_ - quantl_in_0 -> quantl_I1_;
    Merge_quantl_I2_ -> quantl_I3_;
    Merge_quantl_I6_ -> quantl_I7_;
    quantlGMEM_decis_levl_out -> quantl_I9_;
    const_quantl_1_2_ -> quantlGMEM_decis_levl_in_0;
    quantl_I7_ -> quantlGMEM_decis_levl_in_1;
    const_quantl_0_3_ -> quantlGMEM_decis_levl_in_2;
    quantl_I10_ * Merge_loopMS_quantl_1 -> quantl_I11_;
    sig_0_L -> quantlGMEM_quant26bt_neg_in_0;
    Merge_quantl_I6_ + const_quantl_1_0_ -> quantl_I13_;
    sig_1_L -> quantlGMEM_quant26bt_neg_in_1;
    int(int(int(quantl_I12_+1,64)+int(~Merge_loopMS_quantl_0,64),64) > 9223372036854775807) -> quantl_I15_;
    loopBbSelectSplit_quantlGMEM_decis_levl_0_R -> quantlGMEM_decis_levl_USE;
    sig_Merge_quantl_I6__quantl_I18__L -> quantl_I23_;
    intraEnabler_quantlGMEM_quant26bt_neg_0 -> quantlGMEM_quant26bt_neg_USE;
    sig_2_L -> quantlGMEM_quant26bt_neg_in_2;
    quantlGMEM_quant26bt_neg_out -> MultiBank_Merge_quantl_I27__0;
    quantlGMEM_quant26bt_pos_out -> MultiBank_Merge_quantl_I27__1;
    int(int(int(quantl_in_0+1,32)+int(~const_quantl_0_0_,32),32) > 2147483647) -> quantl_I0_;
    (quantl_in_1 ^ (1 << 63)) - (1 << 63) -> quantl_I4_;
    loopCondSelectMerge_quantlGMEM_decis_levl_0 ^ loopBbSelectMerge_quantlGMEM_decis_levl_0 -> loopXor_quantlGMEM_decis_levl_0;
    sig_0_R -> quantlGMEM_quant26bt_pos_in_0;
    sig_1_R -> quantlGMEM_quant26bt_pos_in_1;
    sig_2_R -> quantlGMEM_quant26bt_pos_in_2;
    loopCondSelectMerge_quantlGMEM_decis_levl_0 | loopInit_quantlGMEM_decis_levl_0 -> loopOr_quantlGMEM_decis_levl_0;
    sig_Merge_quantl_I6__quantl_I18__R -> quantl_I20_;
    quantl_I11_ >>> const_quantl_15_0_ -> quantl_I12_;
    loopBbSelectMerge_quantlGMEM_decis_levl_0 -> [1, 0] loopInit_quantlGMEM_decis_levl_0;
    loopCondMerge_quantlGMEM_decis_levl_0 -> [1, 0] loopCondInit_quantlGMEM_decis_levl_0;
    quantl_I16_ -> [1, 0] quantl_init0;
    quantl_I16_ -> [1, 0] quantl_init1;
    quantl_I16_ -> [1, 0] quantl_init2;
    {loopCondInit_quantlGMEM_decis_levl_0} const_quantlGMEM_decis_levl__1_0_, quantl_I16_ -> loopCondMerge_quantlGMEM_decis_levl_0;
    {quantl_init2} const_quantl_0_2_, sig_quantl_I13__quantl_I16__R -> Merge_quantl_I6_;
    {quantl_I18_} quantl_I23_, quantl_I20_ -> Merge_quantl_I26_;
    {quantl_I18_} MultiBank_Merge_quantl_I27__0, MultiBank_Merge_quantl_I27__1 -> Merge_quantl_I27_;
    {loopOr_quantlGMEM_decis_levl_0} const_quantlGMEM_decis_levl__0_0_, intraEnabler_quantlGMEM_decis_levl_0 -> loopBbSelectMerge_quantlGMEM_decis_levl_0;
    {loopInit_quantlGMEM_decis_levl_0} loopCondMerge_quantlGMEM_decis_levl_0, loopCondSelectSplit_quantlGMEM_decis_levl_0_R -> loopCondSelectMerge_quantlGMEM_decis_levl_0;
    {quantl_init1} quantl_I3_, sig_Merge_loopMS_quantl_0_quantl_I16__R -> Merge_loopMS_quantl_0;
    {quantl_I0_} Split_select_Merge_quantl_I2_quantl_in_0_L, Split_select_Merge_quantl_I2_quantl_I1__R -> Merge_quantl_I2_;
    {quantl_init0} quantl_I4_, sig_Merge_loopMS_quantl_1_quantl_I16__R -> Merge_loopMS_quantl_1;
    {quantl_I16_} Merge_loopMS_quantl_0 -> sig_Merge_loopMS_quantl_0_quantl_I16__L, sig_Merge_loopMS_quantl_0_quantl_I16__R;
    {quantl_I0_} quantl_in_0 -> Split_select_Merge_quantl_I2_quantl_in_0_L, Split_select_Merge_quantl_I2_quantl_in_0_R;
    {quantl_I16_} Merge_loopMS_quantl_1 -> sig_Merge_loopMS_quantl_1_quantl_I16__L, sig_Merge_loopMS_quantl_1_quantl_I16__R;
    {quantl_I18_} const_quantl_1_3_ -> sig_0_L, sig_0_R;
    {quantl_I0_} quantl_I1_ -> Split_select_Merge_quantl_I2_quantl_I1__L, Split_select_Merge_quantl_I2_quantl_I1__R;
    {quantl_I16_} Merge_quantl_I6_ -> sig_Merge_quantl_I6__quantl_I16__L, sig_Merge_quantl_I6__quantl_I16__R;
    {quantl_I18_} Merge_quantl_I26_ -> sig_1_L, sig_1_R;
    {quantl_I16_} quantl_I13_ -> sig_quantl_I13__quantl_I16__L, sig_quantl_I13__quantl_I16__R;
    {quantl_I18_} sig_Merge_quantl_I6__quantl_I16__L -> sig_Merge_quantl_I6__quantl_I18__L, sig_Merge_quantl_I6__quantl_I18__R;
    {quantl_I18_} const_quantl_0_4_ -> sig_2_L, sig_2_R;
    {loopInv_quantlGMEM_decis_levl_0} loopBbSelectMerge_quantlGMEM_decis_levl_0 -> loopBbSelectSplit_quantlGMEM_decis_levl_0_L, loopBbSelectSplit_quantlGMEM_decis_levl_0_R;
    {loopBbSelectMerge_quantlGMEM_decis_levl_0} loopCondSelectMerge_quantlGMEM_decis_levl_0 -> loopCondSelectSplit_quantlGMEM_decis_levl_0_L, loopCondSelectSplit_quantlGMEM_decis_levl_0_R
  }
}

defproc logscl (chan?(int<32>) logscl_in_0; chan?(int<32>) logscl_in_1; chan?(int<32>) logsclGMEM_wl_code_table_out; chan!(int<32>) logscl_out; chan!(int<1>) logsclGMEM_wl_code_table_in_0; chan!(int<64>) logsclGMEM_wl_code_table_in_1; chan!(int<32>) logsclGMEM_wl_code_table_in_2; chan!(int<1>) logsclGMEM_wl_code_table_USE)
{
  /* Define channels */
  chan(int<64>) const_logscl_127_0_;
  chan(int<64>) const_logscl_7_0_;
  chan(int<32>) const_logscl_2_0_;
  chan(int<32>) const_logscl_0_0_;
  chan(int<32>) const_logscl_18432_0_;
  chan(int<32>) const_logscl_18432_1_;
  chan(int<32>) const_logscl_0_1_;
  chan(int<64>) logscl_I0_;
  chan(int<64>) logscl_I1_;
  chan(int<64>) logscl_I2_;
  chan(int<32>) logscl_I3_;
  chan(int<32>) logscl_I4_;
  chan(int<64>) logscl_I5_;
  chan(int<32>) const_logscl_0_2_;
  chan(int<1>) const_logscl_1_0_;
  chan(int<32>) logscl_I8_;
  chan(int<1>) logscl_I9_;
  chan(int<32>) sig_logscl_I8__logscl_I9__L;
  chan(int<32>) sig_logscl_I8__logscl_I9__R;
  chan(int<1>) logscl_I11_;
  chan(int<32>) sig_logscl_I8__logscl_I11__L;
  chan(int<32>) sig_logscl_I8__logscl_I11__R;
  chan(int<32>) Merge_logscl_I14_;
  chan(int<32>) Merge_logscl_I14_logscl_I11_;
  chan(int<1>) intraEnabler_logsclGMEM_wl_code_table_0;
  chan(int<1>) intraEnabler_logsclGMEM_wl_code_table_0_source;
  chan(int<1>) intraEnabler_logsclGMEM_wl_code_table_0_sub;
  chan(int<32>) logscl_I7_;
  chan(int<32>) sink0;
  chan(int<32>) sink1;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    127 -> const_logscl_127_0_;
    7 -> const_logscl_7_0_;
    2 -> const_logscl_2_0_;
    0 -> const_logscl_0_0_;
    18432 -> const_logscl_18432_0_;
    18432 -> const_logscl_18432_1_;
    0 -> const_logscl_0_1_;
    0 -> const_logscl_0_2_;
    1 -> const_logscl_1_0_;
    1 -> intraEnabler_logsclGMEM_wl_code_table_0_source;
    intraEnabler_logsclGMEM_wl_code_table_0_source - intraEnabler_logsclGMEM_wl_code_table_0 -> intraEnabler_logsclGMEM_wl_code_table_0_sub;
    intraEnabler_logsclGMEM_wl_code_table_0_sub -> [6,1] intraEnabler_logsclGMEM_wl_code_table_0;
    (logscl_I4_ ^ (1 << 63)) - (1 << 63) -> logscl_I5_;
    logsclGMEM_wl_code_table_out -> logscl_I7_;
    logscl_I7_ + logscl_I3_ -> logscl_I8_;
    int(int(int(logscl_I8_+1,32)+int(~const_logscl_0_0_,32),32) > 2147483647) -> logscl_I9_;
    logscl_I1_ >> const_logscl_7_0_ -> logscl_I2_;
    int(int(int(sig_logscl_I8__logscl_I9__L+1,32)+int(~const_logscl_18432_0_,32),32)<=2147483647) &     int(int(int(sig_logscl_I8__logscl_I9__L+1,32)+int(~const_logscl_18432_0_,32),32) != 0) -> logscl_I11_;
    const_logscl_1_0_ -> logsclGMEM_wl_code_table_in_0;
    logscl_I5_ -> logsclGMEM_wl_code_table_in_1;
    const_logscl_0_2_ -> logsclGMEM_wl_code_table_in_2;
    intraEnabler_logsclGMEM_wl_code_table_0 -> logsclGMEM_wl_code_table_USE;
    Merge_logscl_I14_ -> logscl_out;
    (logscl_in_1 ^ (1 << 63)) - (1 << 63) -> logscl_I0_;
    logscl_I0_ * const_logscl_127_0_ -> logscl_I1_;
    logscl_I2_ -> logscl_I3_;
    logscl_in_0 >>> const_logscl_2_0_ -> logscl_I4_;
    {logscl_I11_} sig_logscl_I8__logscl_I11__L, const_logscl_18432_1_ -> Merge_logscl_I14_logscl_I11_;
    {logscl_I9_} Merge_logscl_I14_logscl_I11_, const_logscl_0_1_ -> Merge_logscl_I14_;
    {logscl_I11_} sig_logscl_I8__logscl_I9__L -> sig_logscl_I8__logscl_I11__L, sig_logscl_I8__logscl_I11__R;
    {logscl_I9_} logscl_I8_ -> sig_logscl_I8__logscl_I9__L, sig_logscl_I8__logscl_I9__R
  }
}

defproc reset (chan?(int<32>) resetGMEM_dec_del_dltx_out; chan?(int<32>) resetGMEM_delay_bph_out; chan?(int<32>) resetGMEM_dec_del_bpl_out; chan?(int<32>) resetGMEM_plt1_out; chan?(int<32>) resetGMEM_plt2_out; chan?(int<32>) resetGMEM_rlt1_out; chan?(int<32>) resetGMEM_rlt2_out; chan?(int<32>) resetGMEM_dec_del_dhx_out; chan?(int<32>) resetGMEM_delay_bpl_out; chan?(int<32>) resetGMEM_delay_dltx_out; chan?(int<32>) resetGMEM_accumc_out; chan?(int<32>) resetGMEM_accumd_out; chan?(int<32>) resetGMEM_dec_deth_out; chan?(int<32>) resetGMEM_dec_detl_out; chan?(int<32>) resetGMEM_nbh_out; chan?(int<32>) resetGMEM_tqmf_out; chan?(int<32>) resetGMEM_ah1_out; chan?(int<32>) resetGMEM_ah2_out; chan?(int<32>) resetGMEM_nbl_out; chan?(int<32>) resetGMEM_al1_out; chan?(int<32>) resetGMEM_al2_out; chan?(int<32>) resetGMEM_dec_nbh_out; chan?(int<32>) resetGMEM_deth_out; chan?(int<32>) resetGMEM_dec_ah2_out; chan?(int<32>) resetGMEM_dec_nbl_out; chan?(int<32>) resetGMEM_dec_ah1_out; chan?(int<32>) resetGMEM_detl_out; chan?(int<32>) resetGMEM_ph2_out; chan?(int<32>) resetGMEM_rh1_out; chan?(int<32>) resetGMEM_rh2_out; chan?(int<32>) resetGMEM_dec_plt2_out; chan?(int<32>) resetGMEM_dec_rlt1_out; chan?(int<32>) resetGMEM_ph1_out; chan?(int<32>) resetGMEM_dec_rlt2_out; chan?(int<32>) resetGMEM_dec_plt1_out; chan?(int<32>) resetGMEM_dec_al1_out; chan?(int<32>) resetGMEM_dec_al2_out; chan?(int<32>) resetGMEM_dec_ph2_out; chan?(int<32>) resetGMEM_dec_rh1_out; chan?(int<32>) resetGMEM_dec_rh2_out; chan?(int<32>) resetGMEM_delay_dhx_out; chan?(int<32>) resetGMEM_dec_del_bph_out; chan?(int<32>) resetGMEM_dec_ph1_out; chan!(int<1>) reset_out; chan!(int<1>) resetGMEM_dec_del_dltx_in_0; chan!(int<64>) resetGMEM_dec_del_dltx_in_1; chan!(int<32>) resetGMEM_dec_del_dltx_in_2; chan!(int<1>) resetGMEM_dec_del_dltx_USE; chan!(int<1>) resetGMEM_delay_bph_in_0; chan!(int<64>) resetGMEM_delay_bph_in_1; chan!(int<32>) resetGMEM_delay_bph_in_2; chan!(int<1>) resetGMEM_delay_bph_USE; chan!(int<1>) resetGMEM_dec_del_bpl_in_0; chan!(int<64>) resetGMEM_dec_del_bpl_in_1; chan!(int<32>) resetGMEM_dec_del_bpl_in_2; chan!(int<1>) resetGMEM_dec_del_bpl_USE; chan!(int<1>) resetGMEM_plt1_in_0; chan!(int<64>) resetGMEM_plt1_in_1; chan!(int<32>) resetGMEM_plt1_in_2; chan!(int<1>) resetGMEM_plt1_USE; chan!(int<1>) resetGMEM_plt2_in_0; chan!(int<64>) resetGMEM_plt2_in_1; chan!(int<32>) resetGMEM_plt2_in_2; chan!(int<1>) resetGMEM_plt2_USE; chan!(int<1>) resetGMEM_rlt1_in_0; chan!(int<64>) resetGMEM_rlt1_in_1; chan!(int<32>) resetGMEM_rlt1_in_2; chan!(int<1>) resetGMEM_rlt1_USE; chan!(int<1>) resetGMEM_rlt2_in_0; chan!(int<64>) resetGMEM_rlt2_in_1; chan!(int<32>) resetGMEM_rlt2_in_2; chan!(int<1>) resetGMEM_rlt2_USE; chan!(int<1>) resetGMEM_dec_del_dhx_in_0; chan!(int<64>) resetGMEM_dec_del_dhx_in_1; chan!(int<32>) resetGMEM_dec_del_dhx_in_2; chan!(int<1>) resetGMEM_dec_del_dhx_USE; chan!(int<1>) resetGMEM_delay_bpl_in_0; chan!(int<64>) resetGMEM_delay_bpl_in_1; chan!(int<32>) resetGMEM_delay_bpl_in_2; chan!(int<1>) resetGMEM_delay_bpl_USE; chan!(int<1>) resetGMEM_delay_dltx_in_0; chan!(int<64>) resetGMEM_delay_dltx_in_1; chan!(int<32>) resetGMEM_delay_dltx_in_2; chan!(int<1>) resetGMEM_delay_dltx_USE; chan!(int<1>) resetGMEM_accumc_in_0; chan!(int<64>) resetGMEM_accumc_in_1; chan!(int<32>) resetGMEM_accumc_in_2; chan!(int<1>) resetGMEM_accumc_USE; chan!(int<1>) resetGMEM_accumd_in_0; chan!(int<64>) resetGMEM_accumd_in_1; chan!(int<32>) resetGMEM_accumd_in_2; chan!(int<1>) resetGMEM_accumd_USE; chan!(int<1>) resetGMEM_dec_deth_in_0; chan!(int<64>) resetGMEM_dec_deth_in_1; chan!(int<32>) resetGMEM_dec_deth_in_2; chan!(int<1>) resetGMEM_dec_deth_USE; chan!(int<1>) resetGMEM_dec_detl_in_0; chan!(int<64>) resetGMEM_dec_detl_in_1; chan!(int<32>) resetGMEM_dec_detl_in_2; chan!(int<1>) resetGMEM_dec_detl_USE; chan!(int<1>) resetGMEM_nbh_in_0; chan!(int<64>) resetGMEM_nbh_in_1; chan!(int<32>) resetGMEM_nbh_in_2; chan!(int<1>) resetGMEM_nbh_USE; chan!(int<1>) resetGMEM_tqmf_in_0; chan!(int<64>) resetGMEM_tqmf_in_1; chan!(int<32>) resetGMEM_tqmf_in_2; chan!(int<1>) resetGMEM_tqmf_USE; chan!(int<1>) resetGMEM_ah1_in_0; chan!(int<64>) resetGMEM_ah1_in_1; chan!(int<32>) resetGMEM_ah1_in_2; chan!(int<1>) resetGMEM_ah1_USE; chan!(int<1>) resetGMEM_ah2_in_0; chan!(int<64>) resetGMEM_ah2_in_1; chan!(int<32>) resetGMEM_ah2_in_2; chan!(int<1>) resetGMEM_ah2_USE; chan!(int<1>) resetGMEM_nbl_in_0; chan!(int<64>) resetGMEM_nbl_in_1; chan!(int<32>) resetGMEM_nbl_in_2; chan!(int<1>) resetGMEM_nbl_USE; chan!(int<1>) resetGMEM_al1_in_0; chan!(int<64>) resetGMEM_al1_in_1; chan!(int<32>) resetGMEM_al1_in_2; chan!(int<1>) resetGMEM_al1_USE; chan!(int<1>) resetGMEM_al2_in_0; chan!(int<64>) resetGMEM_al2_in_1; chan!(int<32>) resetGMEM_al2_in_2; chan!(int<1>) resetGMEM_al2_USE; chan!(int<1>) resetGMEM_dec_nbh_in_0; chan!(int<64>) resetGMEM_dec_nbh_in_1; chan!(int<32>) resetGMEM_dec_nbh_in_2; chan!(int<1>) resetGMEM_dec_nbh_USE; chan!(int<1>) resetGMEM_deth_in_0; chan!(int<64>) resetGMEM_deth_in_1; chan!(int<32>) resetGMEM_deth_in_2; chan!(int<1>) resetGMEM_deth_USE; chan!(int<1>) resetGMEM_dec_ah2_in_0; chan!(int<64>) resetGMEM_dec_ah2_in_1; chan!(int<32>) resetGMEM_dec_ah2_in_2; chan!(int<1>) resetGMEM_dec_ah2_USE; chan!(int<1>) resetGMEM_dec_nbl_in_0; chan!(int<64>) resetGMEM_dec_nbl_in_1; chan!(int<32>) resetGMEM_dec_nbl_in_2; chan!(int<1>) resetGMEM_dec_nbl_USE; chan!(int<1>) resetGMEM_dec_ah1_in_0; chan!(int<64>) resetGMEM_dec_ah1_in_1; chan!(int<32>) resetGMEM_dec_ah1_in_2; chan!(int<1>) resetGMEM_dec_ah1_USE; chan!(int<1>) resetGMEM_detl_in_0; chan!(int<64>) resetGMEM_detl_in_1; chan!(int<32>) resetGMEM_detl_in_2; chan!(int<1>) resetGMEM_detl_USE; chan!(int<1>) resetGMEM_ph2_in_0; chan!(int<64>) resetGMEM_ph2_in_1; chan!(int<32>) resetGMEM_ph2_in_2; chan!(int<1>) resetGMEM_ph2_USE; chan!(int<1>) resetGMEM_rh1_in_0; chan!(int<64>) resetGMEM_rh1_in_1; chan!(int<32>) resetGMEM_rh1_in_2; chan!(int<1>) resetGMEM_rh1_USE; chan!(int<1>) resetGMEM_rh2_in_0; chan!(int<64>) resetGMEM_rh2_in_1; chan!(int<32>) resetGMEM_rh2_in_2; chan!(int<1>) resetGMEM_rh2_USE; chan!(int<1>) resetGMEM_dec_plt2_in_0; chan!(int<64>) resetGMEM_dec_plt2_in_1; chan!(int<32>) resetGMEM_dec_plt2_in_2; chan!(int<1>) resetGMEM_dec_plt2_USE; chan!(int<1>) resetGMEM_dec_rlt1_in_0; chan!(int<64>) resetGMEM_dec_rlt1_in_1; chan!(int<32>) resetGMEM_dec_rlt1_in_2; chan!(int<1>) resetGMEM_dec_rlt1_USE; chan!(int<1>) resetGMEM_ph1_in_0; chan!(int<64>) resetGMEM_ph1_in_1; chan!(int<32>) resetGMEM_ph1_in_2; chan!(int<1>) resetGMEM_ph1_USE; chan!(int<1>) resetGMEM_dec_rlt2_in_0; chan!(int<64>) resetGMEM_dec_rlt2_in_1; chan!(int<32>) resetGMEM_dec_rlt2_in_2; chan!(int<1>) resetGMEM_dec_rlt2_USE; chan!(int<1>) resetGMEM_dec_plt1_in_0; chan!(int<64>) resetGMEM_dec_plt1_in_1; chan!(int<32>) resetGMEM_dec_plt1_in_2; chan!(int<1>) resetGMEM_dec_plt1_USE; chan!(int<1>) resetGMEM_dec_al1_in_0; chan!(int<64>) resetGMEM_dec_al1_in_1; chan!(int<32>) resetGMEM_dec_al1_in_2; chan!(int<1>) resetGMEM_dec_al1_USE; chan!(int<1>) resetGMEM_dec_al2_in_0; chan!(int<64>) resetGMEM_dec_al2_in_1; chan!(int<32>) resetGMEM_dec_al2_in_2; chan!(int<1>) resetGMEM_dec_al2_USE; chan!(int<1>) resetGMEM_dec_ph2_in_0; chan!(int<64>) resetGMEM_dec_ph2_in_1; chan!(int<32>) resetGMEM_dec_ph2_in_2; chan!(int<1>) resetGMEM_dec_ph2_USE; chan!(int<1>) resetGMEM_dec_rh1_in_0; chan!(int<64>) resetGMEM_dec_rh1_in_1; chan!(int<32>) resetGMEM_dec_rh1_in_2; chan!(int<1>) resetGMEM_dec_rh1_USE; chan!(int<1>) resetGMEM_dec_rh2_in_0; chan!(int<64>) resetGMEM_dec_rh2_in_1; chan!(int<32>) resetGMEM_dec_rh2_in_2; chan!(int<1>) resetGMEM_dec_rh2_USE; chan!(int<1>) resetGMEM_delay_dhx_in_0; chan!(int<64>) resetGMEM_delay_dhx_in_1; chan!(int<32>) resetGMEM_delay_dhx_in_2; chan!(int<1>) resetGMEM_delay_dhx_USE; chan!(int<1>) resetGMEM_dec_del_bph_in_0; chan!(int<64>) resetGMEM_dec_del_bph_in_1; chan!(int<32>) resetGMEM_dec_del_bph_in_2; chan!(int<1>) resetGMEM_dec_del_bph_USE; chan!(int<1>) resetGMEM_dec_ph1_in_0; chan!(int<64>) resetGMEM_dec_ph1_in_1; chan!(int<32>) resetGMEM_dec_ph1_in_2; chan!(int<1>) resetGMEM_dec_ph1_USE)
{
  /* Define channels */
  chan(int<32>) const_reset_0_0_;
  chan(int<32>) const_reset_1_0_;
  chan(int<32>) const_reset_6_0_;
  chan(int<32>) const_reset_0_1_;
  chan(int<32>) const_reset_1_1_;
  chan(int<32>) const_reset_6_1_;
  chan(int<32>) const_reset_0_2_;
  chan(int<32>) const_reset_1_2_;
  chan(int<32>) const_reset_24_0_;
  chan(int<32>) const_reset_0_3_;
  chan(int<32>) const_reset_1_3_;
  chan(int<32>) const_reset_11_0_;
  chan(int<32>) const_reset_32_0_;
  chan(int<64>) const_reset_0_4_;
  chan(int<1>) const_reset_0_5_;
  chan(int<32>) const_reset_32_1_;
  chan(int<64>) const_reset_0_6_;
  chan(int<1>) const_reset_0_7_;
  chan(int<32>) const_reset_8_0_;
  chan(int<64>) const_reset_0_8_;
  chan(int<1>) const_reset_0_9_;
  chan(int<32>) const_reset_8_1_;
  chan(int<64>) const_reset_0_10_;
  chan(int<1>) const_reset_0_11_;
  chan(int<32>) const_reset_0_12_;
  chan(int<64>) const_reset_0_13_;
  chan(int<1>) const_reset_0_14_;
  chan(int<32>) const_reset_0_15_;
  chan(int<64>) const_reset_0_16_;
  chan(int<1>) const_reset_0_17_;
  chan(int<32>) const_reset_0_18_;
  chan(int<64>) const_reset_0_19_;
  chan(int<1>) const_reset_0_20_;
  chan(int<32>) const_reset_0_21_;
  chan(int<64>) const_reset_0_22_;
  chan(int<1>) const_reset_0_23_;
  chan(int<32>) const_reset_0_24_;
  chan(int<64>) const_reset_0_25_;
  chan(int<1>) const_reset_0_26_;
  chan(int<32>) const_reset_0_27_;
  chan(int<64>) const_reset_0_28_;
  chan(int<1>) const_reset_0_29_;
  chan(int<32>) const_reset_0_30_;
  chan(int<64>) const_reset_0_31_;
  chan(int<1>) const_reset_0_32_;
  chan(int<32>) const_reset_0_33_;
  chan(int<64>) const_reset_0_34_;
  chan(int<1>) const_reset_0_35_;
  chan(int<32>) const_reset_0_36_;
  chan(int<64>) const_reset_0_37_;
  chan(int<1>) const_reset_0_38_;
  chan(int<32>) const_reset_0_39_;
  chan(int<64>) const_reset_0_40_;
  chan(int<1>) const_reset_0_41_;
  chan(int<32>) const_reset_0_42_;
  chan(int<64>) const_reset_0_43_;
  chan(int<1>) const_reset_0_44_;
  chan(int<32>) const_reset_0_45_;
  chan(int<64>) const_reset_0_46_;
  chan(int<1>) const_reset_0_47_;
  chan(int<32>) const_reset_0_48_;
  chan(int<64>) const_reset_0_49_;
  chan(int<1>) const_reset_0_50_;
  chan(int<32>) const_reset_0_51_;
  chan(int<64>) const_reset_0_52_;
  chan(int<1>) const_reset_0_53_;
  chan(int<32>) const_reset_0_54_;
  chan(int<64>) const_reset_0_55_;
  chan(int<1>) const_reset_0_56_;
  chan(int<32>) const_reset_0_57_;
  chan(int<64>) const_reset_0_58_;
  chan(int<1>) const_reset_0_59_;
  chan(int<32>) const_reset_0_60_;
  chan(int<64>) const_reset_0_61_;
  chan(int<1>) const_reset_0_62_;
  chan(int<32>) const_reset_0_63_;
  chan(int<64>) const_reset_0_64_;
  chan(int<1>) const_reset_0_65_;
  chan(int<32>) const_reset_0_66_;
  chan(int<64>) const_reset_0_67_;
  chan(int<1>) const_reset_0_68_;
  chan(int<32>) const_reset_0_69_;
  chan(int<64>) const_reset_0_70_;
  chan(int<1>) const_reset_0_71_;
  chan(int<32>) const_reset_0_72_;
  chan(int<64>) const_reset_0_73_;
  chan(int<1>) const_reset_0_74_;
  chan(int<32>) const_reset_0_75_;
  chan(int<64>) const_reset_0_76_;
  chan(int<1>) const_reset_0_77_;
  chan(int<32>) const_reset_0_78_;
  chan(int<64>) const_reset_0_79_;
  chan(int<1>) const_reset_0_80_;
  chan(int<32>) const_reset_0_81_;
  chan(int<64>) const_reset_0_82_;
  chan(int<1>) const_reset_0_83_;
  chan(int<32>) const_reset_0_84_;
  chan(int<64>) const_reset_0_85_;
  chan(int<1>) const_reset_0_86_;
  chan(int<32>) const_reset_0_87_;
  chan(int<64>) const_reset_0_88_;
  chan(int<1>) const_reset_0_89_;
  chan(int<32>) const_reset_0_90_;
  chan(int<64>) const_reset_0_91_;
  chan(int<1>) const_reset_0_92_;
  chan(int<32>) const_reset_0_93_;
  chan(int<64>) const_reset_0_94_;
  chan(int<1>) const_reset_0_95_;
  chan(int<64>) reset_I34_;
  chan(int<32>) const_reset_0_96_;
  chan(int<1>) const_reset_0_97_;
  chan(int<32>) const_reset_0_98_;
  chan(int<1>) const_reset_0_99_;
  chan(int<32>) const_reset_0_100_;
  chan(int<1>) const_reset_0_101_;
  chan(int<32>) const_reset_0_102_;
  chan(int<1>) const_reset_0_103_;
  chan(int<32>) reset_I43_;
  chan(int<1>) reset_I44_;
  chan(int<32>) sig_reset_I43__reset_I44__L;
  chan(int<32>) sig_reset_I43__reset_I44__R;
  chan(int<64>) reset_I48_;
  chan(int<32>) const_reset_0_104_;
  chan(int<1>) const_reset_0_105_;
  chan(int<32>) const_reset_0_106_;
  chan(int<1>) const_reset_0_107_;
  chan(int<32>) const_reset_0_108_;
  chan(int<1>) const_reset_0_109_;
  chan(int<32>) const_reset_0_110_;
  chan(int<1>) const_reset_0_111_;
  chan(int<32>) reset_I57_;
  chan(int<1>) reset_I58_;
  chan(int<32>) sig_reset_I57__reset_I58__L;
  chan(int<32>) sig_reset_I57__reset_I58__R;
  chan(int<64>) reset_I62_;
  chan(int<32>) const_reset_0_112_;
  chan(int<1>) const_reset_0_113_;
  chan(int<32>) reset_I65_;
  chan(int<1>) reset_I66_;
  chan(int<32>) sig_reset_I65__reset_I66__L;
  chan(int<32>) sig_reset_I65__reset_I66__R;
  chan(int<64>) reset_I70_;
  chan(int<32>) const_reset_0_114_;
  chan(int<1>) const_reset_0_115_;
  chan(int<32>) const_reset_0_116_;
  chan(int<1>) const_reset_0_117_;
  chan(int<32>) reset_I75_;
  chan(int<1>) reset_I76_;
  chan(int<32>) sig_reset_I75__reset_I76__L;
  chan(int<32>) sig_reset_I75__reset_I76__R;
  chan(int<32>) Merge_reset_I33_;
  chan(int<1>) reset_init0;
  chan(int<32>) Merge_reset_I47_;
  chan(int<1>) reset_init1;
  chan(int<32>) Merge_reset_I61_;
  chan(int<1>) reset_init2;
  chan(int<32>) Merge_reset_I69_;
  chan(int<1>) reset_init3;
  chan(int<1>) const_resetGMEM_dec_del_dltx__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_dec_del_dltx_0;
  chan(int<1>) loopCondInit_resetGMEM_dec_del_dltx_0;
  chan(int<1>) loopInit_resetGMEM_dec_del_dltx_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_dec_del_dltx_0;
  chan(int<1>) const_resetGMEM_dec_del_dltx__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_dltx_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_dltx_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_dec_del_dltx_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_dltx_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_dltx_0_R;
  chan(int<1>) loopOr_resetGMEM_dec_del_dltx_0;
  chan(int<1>) loopXor_resetGMEM_dec_del_dltx_0;
  chan(int<1>) loopInv_resetGMEM_dec_del_dltx_0;
  chan(int<1>) const_resetGMEM_dec_del_dltx__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_dltx_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_dltx_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_dltx_0_sub;
  chan(int<32>) reset_I40_;
  chan(int<1>) const_resetGMEM_delay_bph__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_delay_bph_0;
  chan(int<1>) loopCondInit_resetGMEM_delay_bph_0;
  chan(int<1>) loopInit_resetGMEM_delay_bph_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_delay_bph_0;
  chan(int<1>) const_resetGMEM_delay_bph__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_bph_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_bph_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_delay_bph_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_bph_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_bph_0_R;
  chan(int<1>) loopOr_resetGMEM_delay_bph_0;
  chan(int<1>) loopXor_resetGMEM_delay_bph_0;
  chan(int<1>) loopInv_resetGMEM_delay_bph_0;
  chan(int<1>) const_resetGMEM_delay_bph__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_delay_bph_0;
  chan(int<1>) intraEnabler_resetGMEM_delay_bph_0_source;
  chan(int<1>) intraEnabler_resetGMEM_delay_bph_0_sub;
  chan(int<32>) reset_I52_;
  chan(int<1>) const_resetGMEM_dec_del_bpl__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_dec_del_bpl_0;
  chan(int<1>) loopCondInit_resetGMEM_dec_del_bpl_0;
  chan(int<1>) loopInit_resetGMEM_dec_del_bpl_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_dec_del_bpl_0;
  chan(int<1>) const_resetGMEM_dec_del_bpl__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_bpl_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_bpl_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_dec_del_bpl_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_bpl_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_bpl_0_R;
  chan(int<1>) loopOr_resetGMEM_dec_del_bpl_0;
  chan(int<1>) loopXor_resetGMEM_dec_del_bpl_0;
  chan(int<1>) loopInv_resetGMEM_dec_del_bpl_0;
  chan(int<1>) const_resetGMEM_dec_del_bpl__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_bpl_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_bpl_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_bpl_0_sub;
  chan(int<32>) reset_I54_;
  chan(int<1>) intraEnabler_resetGMEM_plt1_0;
  chan(int<1>) intraEnabler_resetGMEM_plt1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_plt1_0_sub;
  chan(int<32>) reset_I7_;
  chan(int<1>) intraEnabler_resetGMEM_plt2_0;
  chan(int<1>) intraEnabler_resetGMEM_plt2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_plt2_0_sub;
  chan(int<32>) reset_I6_;
  chan(int<1>) intraEnabler_resetGMEM_rlt1_0;
  chan(int<1>) intraEnabler_resetGMEM_rlt1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_rlt1_0_sub;
  chan(int<32>) reset_I5_;
  chan(int<1>) intraEnabler_resetGMEM_rlt2_0;
  chan(int<1>) intraEnabler_resetGMEM_rlt2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_rlt2_0_sub;
  chan(int<32>) reset_I4_;
  chan(int<1>) const_resetGMEM_dec_del_dhx__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_dec_del_dhx_0;
  chan(int<1>) loopCondInit_resetGMEM_dec_del_dhx_0;
  chan(int<1>) loopInit_resetGMEM_dec_del_dhx_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_dec_del_dhx_0;
  chan(int<1>) const_resetGMEM_dec_del_dhx__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_dhx_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_dhx_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_dec_del_dhx_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_dhx_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_dhx_0_R;
  chan(int<1>) loopOr_resetGMEM_dec_del_dhx_0;
  chan(int<1>) loopXor_resetGMEM_dec_del_dhx_0;
  chan(int<1>) loopInv_resetGMEM_dec_del_dhx_0;
  chan(int<1>) const_resetGMEM_dec_del_dhx__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_dhx_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_dhx_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_dhx_0_sub;
  chan(int<32>) reset_I42_;
  chan(int<1>) const_resetGMEM_delay_bpl__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_delay_bpl_0;
  chan(int<1>) loopCondInit_resetGMEM_delay_bpl_0;
  chan(int<1>) loopInit_resetGMEM_delay_bpl_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_delay_bpl_0;
  chan(int<1>) const_resetGMEM_delay_bpl__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_bpl_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_bpl_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_delay_bpl_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_bpl_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_bpl_0_R;
  chan(int<1>) loopOr_resetGMEM_delay_bpl_0;
  chan(int<1>) loopXor_resetGMEM_delay_bpl_0;
  chan(int<1>) loopInv_resetGMEM_delay_bpl_0;
  chan(int<1>) const_resetGMEM_delay_bpl__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_delay_bpl_0;
  chan(int<1>) intraEnabler_resetGMEM_delay_bpl_0_source;
  chan(int<1>) intraEnabler_resetGMEM_delay_bpl_0_sub;
  chan(int<32>) reset_I50_;
  chan(int<1>) const_resetGMEM_delay_dltx__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_delay_dltx_0;
  chan(int<1>) loopCondInit_resetGMEM_delay_dltx_0;
  chan(int<1>) loopInit_resetGMEM_delay_dltx_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_delay_dltx_0;
  chan(int<1>) const_resetGMEM_delay_dltx__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_dltx_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_dltx_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_delay_dltx_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_dltx_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_dltx_0_R;
  chan(int<1>) loopOr_resetGMEM_delay_dltx_0;
  chan(int<1>) loopXor_resetGMEM_delay_dltx_0;
  chan(int<1>) loopInv_resetGMEM_delay_dltx_0;
  chan(int<1>) const_resetGMEM_delay_dltx__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_delay_dltx_0;
  chan(int<1>) intraEnabler_resetGMEM_delay_dltx_0_source;
  chan(int<1>) intraEnabler_resetGMEM_delay_dltx_0_sub;
  chan(int<32>) reset_I36_;
  chan(int<1>) const_resetGMEM_accumc__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_accumc_0;
  chan(int<1>) loopCondInit_resetGMEM_accumc_0;
  chan(int<1>) loopInit_resetGMEM_accumc_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_accumc_0;
  chan(int<1>) const_resetGMEM_accumc__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_accumc_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_accumc_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_accumc_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_accumc_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_accumc_0_R;
  chan(int<1>) loopOr_resetGMEM_accumc_0;
  chan(int<1>) loopXor_resetGMEM_accumc_0;
  chan(int<1>) loopInv_resetGMEM_accumc_0;
  chan(int<1>) const_resetGMEM_accumc__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_accumc_0;
  chan(int<1>) intraEnabler_resetGMEM_accumc_0_source;
  chan(int<1>) intraEnabler_resetGMEM_accumc_0_sub;
  chan(int<32>) reset_I72_;
  chan(int<1>) const_resetGMEM_accumd__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_accumd_0;
  chan(int<1>) loopCondInit_resetGMEM_accumd_0;
  chan(int<1>) loopInit_resetGMEM_accumd_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_accumd_0;
  chan(int<1>) const_resetGMEM_accumd__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_accumd_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_accumd_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_accumd_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_accumd_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_accumd_0_R;
  chan(int<1>) loopOr_resetGMEM_accumd_0;
  chan(int<1>) loopXor_resetGMEM_accumd_0;
  chan(int<1>) loopInv_resetGMEM_accumd_0;
  chan(int<1>) const_resetGMEM_accumd__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_accumd_0;
  chan(int<1>) intraEnabler_resetGMEM_accumd_0_source;
  chan(int<1>) intraEnabler_resetGMEM_accumd_0_sub;
  chan(int<32>) reset_I74_;
  chan(int<1>) intraEnabler_resetGMEM_dec_deth_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_deth_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_deth_0_sub;
  chan(int<32>) reset_I2_;
  chan(int<1>) intraEnabler_resetGMEM_dec_detl_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_detl_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_detl_0_sub;
  chan(int<32>) reset_I0_;
  chan(int<1>) intraEnabler_resetGMEM_nbh_0;
  chan(int<1>) intraEnabler_resetGMEM_nbh_0_source;
  chan(int<1>) intraEnabler_resetGMEM_nbh_0_sub;
  chan(int<32>) reset_I17_;
  chan(int<1>) const_resetGMEM_tqmf__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_tqmf_0;
  chan(int<1>) loopCondInit_resetGMEM_tqmf_0;
  chan(int<1>) loopInit_resetGMEM_tqmf_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_tqmf_0;
  chan(int<1>) const_resetGMEM_tqmf__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_tqmf_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_tqmf_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_tqmf_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_tqmf_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_tqmf_0_R;
  chan(int<1>) loopOr_resetGMEM_tqmf_0;
  chan(int<1>) loopXor_resetGMEM_tqmf_0;
  chan(int<1>) loopInv_resetGMEM_tqmf_0;
  chan(int<1>) const_resetGMEM_tqmf__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_tqmf_0;
  chan(int<1>) intraEnabler_resetGMEM_tqmf_0_source;
  chan(int<1>) intraEnabler_resetGMEM_tqmf_0_sub;
  chan(int<32>) reset_I64_;
  chan(int<1>) intraEnabler_resetGMEM_ah1_0;
  chan(int<1>) intraEnabler_resetGMEM_ah1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_ah1_0_sub;
  chan(int<32>) reset_I16_;
  chan(int<1>) intraEnabler_resetGMEM_ah2_0;
  chan(int<1>) intraEnabler_resetGMEM_ah2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_ah2_0_sub;
  chan(int<32>) reset_I15_;
  chan(int<1>) intraEnabler_resetGMEM_nbl_0;
  chan(int<1>) intraEnabler_resetGMEM_nbl_0_source;
  chan(int<1>) intraEnabler_resetGMEM_nbl_0_sub;
  chan(int<32>) reset_I10_;
  chan(int<1>) intraEnabler_resetGMEM_al1_0;
  chan(int<1>) intraEnabler_resetGMEM_al1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_al1_0_sub;
  chan(int<32>) reset_I9_;
  chan(int<1>) intraEnabler_resetGMEM_al2_0;
  chan(int<1>) intraEnabler_resetGMEM_al2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_al2_0_sub;
  chan(int<32>) reset_I8_;
  chan(int<1>) intraEnabler_resetGMEM_dec_nbh_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_nbh_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_nbh_0_sub;
  chan(int<32>) reset_I31_;
  chan(int<1>) intraEnabler_resetGMEM_deth_0;
  chan(int<1>) intraEnabler_resetGMEM_deth_0_source;
  chan(int<1>) intraEnabler_resetGMEM_deth_0_sub;
  chan(int<32>) reset_I3_;
  chan(int<1>) intraEnabler_resetGMEM_dec_ah2_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_ah2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_ah2_0_sub;
  chan(int<32>) reset_I29_;
  chan(int<1>) intraEnabler_resetGMEM_dec_nbl_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_nbl_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_nbl_0_sub;
  chan(int<32>) reset_I24_;
  chan(int<1>) intraEnabler_resetGMEM_dec_ah1_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_ah1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_ah1_0_sub;
  chan(int<32>) reset_I30_;
  chan(int<1>) intraEnabler_resetGMEM_detl_0;
  chan(int<1>) intraEnabler_resetGMEM_detl_0_source;
  chan(int<1>) intraEnabler_resetGMEM_detl_0_sub;
  chan(int<32>) reset_I1_;
  chan(int<1>) intraEnabler_resetGMEM_ph2_0;
  chan(int<1>) intraEnabler_resetGMEM_ph2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_ph2_0_sub;
  chan(int<32>) reset_I13_;
  chan(int<1>) intraEnabler_resetGMEM_rh1_0;
  chan(int<1>) intraEnabler_resetGMEM_rh1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_rh1_0_sub;
  chan(int<32>) reset_I12_;
  chan(int<1>) intraEnabler_resetGMEM_rh2_0;
  chan(int<1>) intraEnabler_resetGMEM_rh2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_rh2_0_sub;
  chan(int<32>) reset_I11_;
  chan(int<1>) intraEnabler_resetGMEM_dec_plt2_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_plt2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_plt2_0_sub;
  chan(int<32>) reset_I20_;
  chan(int<1>) intraEnabler_resetGMEM_dec_rlt1_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_rlt1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_rlt1_0_sub;
  chan(int<32>) reset_I19_;
  chan(int<1>) intraEnabler_resetGMEM_ph1_0;
  chan(int<1>) intraEnabler_resetGMEM_ph1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_ph1_0_sub;
  chan(int<32>) reset_I14_;
  chan(int<1>) intraEnabler_resetGMEM_dec_rlt2_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_rlt2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_rlt2_0_sub;
  chan(int<32>) reset_I18_;
  chan(int<1>) intraEnabler_resetGMEM_dec_plt1_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_plt1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_plt1_0_sub;
  chan(int<32>) reset_I21_;
  chan(int<1>) intraEnabler_resetGMEM_dec_al1_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_al1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_al1_0_sub;
  chan(int<32>) reset_I23_;
  chan(int<1>) intraEnabler_resetGMEM_dec_al2_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_al2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_al2_0_sub;
  chan(int<32>) reset_I22_;
  chan(int<1>) intraEnabler_resetGMEM_dec_ph2_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_ph2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_ph2_0_sub;
  chan(int<32>) reset_I27_;
  chan(int<1>) intraEnabler_resetGMEM_dec_rh1_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_rh1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_rh1_0_sub;
  chan(int<32>) reset_I26_;
  chan(int<1>) intraEnabler_resetGMEM_dec_rh2_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_rh2_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_rh2_0_sub;
  chan(int<32>) reset_I25_;
  chan(int<1>) const_resetGMEM_delay_dhx__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_delay_dhx_0;
  chan(int<1>) loopCondInit_resetGMEM_delay_dhx_0;
  chan(int<1>) loopInit_resetGMEM_delay_dhx_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_delay_dhx_0;
  chan(int<1>) const_resetGMEM_delay_dhx__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_dhx_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_delay_dhx_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_delay_dhx_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_dhx_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_delay_dhx_0_R;
  chan(int<1>) loopOr_resetGMEM_delay_dhx_0;
  chan(int<1>) loopXor_resetGMEM_delay_dhx_0;
  chan(int<1>) loopInv_resetGMEM_delay_dhx_0;
  chan(int<1>) const_resetGMEM_delay_dhx__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_delay_dhx_0;
  chan(int<1>) intraEnabler_resetGMEM_delay_dhx_0_source;
  chan(int<1>) intraEnabler_resetGMEM_delay_dhx_0_sub;
  chan(int<32>) reset_I38_;
  chan(int<1>) const_resetGMEM_dec_del_bph__1_0_;
  chan(int<1>) loopCondMerge_resetGMEM_dec_del_bph_0;
  chan(int<1>) loopCondInit_resetGMEM_dec_del_bph_0;
  chan(int<1>) loopInit_resetGMEM_dec_del_bph_0;
  chan(int<1>) loopBbSelectMerge_resetGMEM_dec_del_bph_0;
  chan(int<1>) const_resetGMEM_dec_del_bph__0_0_;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_bph_0_L;
  chan(int<1>) loopBbSelectSplit_resetGMEM_dec_del_bph_0_R;
  chan(int<1>) loopCondSelectMerge_resetGMEM_dec_del_bph_0;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_bph_0_L;
  chan(int<1>) loopCondSelectSplit_resetGMEM_dec_del_bph_0_R;
  chan(int<1>) loopOr_resetGMEM_dec_del_bph_0;
  chan(int<1>) loopXor_resetGMEM_dec_del_bph_0;
  chan(int<1>) loopInv_resetGMEM_dec_del_bph_0;
  chan(int<1>) const_resetGMEM_dec_del_bph__1_1_;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_bph_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_bph_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_del_bph_0_sub;
  chan(int<32>) reset_I56_;
  chan(int<1>) intraEnabler_resetGMEM_dec_ph1_0;
  chan(int<1>) intraEnabler_resetGMEM_dec_ph1_0_source;
  chan(int<1>) intraEnabler_resetGMEM_dec_ph1_0_sub;
  chan(int<32>) reset_I28_;
  chan(int<1>) sink0;
  chan(int<1>) sink1;
  chan(int<1>) sink2;
  chan(int<1>) sink3;
  chan(int<32>) sink4;
  chan(int<32>) sink5;
  chan(int<1>) sink6;
  chan(int<1>) sink7;
  chan(int<1>) sink8;
  chan(int<1>) sink9;
  chan(int<1>) sink10;
  chan(int<1>) sink11;
  chan(int<1>) sink12;
  chan(int<1>) sink13;
  chan(int<1>) sink14;
  chan(int<32>) sink15;
  chan(int<1>) sink16;
  chan(int<1>) sink17;
  chan(int<1>) sink18;
  chan(int<1>) sink19;
  chan(int<32>) sink20;
  chan(int<1>) sink21;
  chan(int<1>) sink22;
  chan(int<1>) sink23;
  chan(int<1>) sink24;
  chan(int<1>) sink25;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    0 -> const_reset_0_0_;
    1 -> const_reset_1_0_;
    6 -> const_reset_6_0_;
    0 -> const_reset_0_1_;
    1 -> const_reset_1_1_;
    6 -> const_reset_6_1_;
    0 -> const_reset_0_2_;
    1 -> const_reset_1_2_;
    24 -> const_reset_24_0_;
    0 -> const_reset_0_3_;
    1 -> const_reset_1_3_;
    11 -> const_reset_11_0_;
    32 -> const_reset_32_0_;
    0 -> const_reset_0_4_;
    0 -> const_reset_0_5_;
    32 -> const_reset_32_1_;
    0 -> const_reset_0_6_;
    0 -> const_reset_0_7_;
    8 -> const_reset_8_0_;
    0 -> const_reset_0_8_;
    0 -> const_reset_0_9_;
    8 -> const_reset_8_1_;
    0 -> const_reset_0_10_;
    0 -> const_reset_0_11_;
    0 -> const_reset_0_12_;
    0 -> const_reset_0_13_;
    0 -> const_reset_0_14_;
    0 -> const_reset_0_15_;
    0 -> const_reset_0_16_;
    0 -> const_reset_0_17_;
    0 -> const_reset_0_18_;
    0 -> const_reset_0_19_;
    0 -> const_reset_0_20_;
    0 -> const_reset_0_21_;
    0 -> const_reset_0_22_;
    0 -> const_reset_0_23_;
    0 -> const_reset_0_24_;
    0 -> const_reset_0_25_;
    0 -> const_reset_0_26_;
    0 -> const_reset_0_27_;
    0 -> const_reset_0_28_;
    0 -> const_reset_0_29_;
    0 -> const_reset_0_30_;
    0 -> const_reset_0_31_;
    0 -> const_reset_0_32_;
    0 -> const_reset_0_33_;
    0 -> const_reset_0_34_;
    0 -> const_reset_0_35_;
    0 -> const_reset_0_36_;
    0 -> const_reset_0_37_;
    0 -> const_reset_0_38_;
    0 -> const_reset_0_39_;
    0 -> const_reset_0_40_;
    0 -> const_reset_0_41_;
    0 -> const_reset_0_42_;
    0 -> const_reset_0_43_;
    0 -> const_reset_0_44_;
    0 -> const_reset_0_45_;
    0 -> const_reset_0_46_;
    0 -> const_reset_0_47_;
    0 -> const_reset_0_48_;
    0 -> const_reset_0_49_;
    0 -> const_reset_0_50_;
    0 -> const_reset_0_51_;
    0 -> const_reset_0_52_;
    0 -> const_reset_0_53_;
    0 -> const_reset_0_54_;
    0 -> const_reset_0_55_;
    0 -> const_reset_0_56_;
    0 -> const_reset_0_57_;
    0 -> const_reset_0_58_;
    0 -> const_reset_0_59_;
    0 -> const_reset_0_60_;
    0 -> const_reset_0_61_;
    0 -> const_reset_0_62_;
    0 -> const_reset_0_63_;
    0 -> const_reset_0_64_;
    0 -> const_reset_0_65_;
    0 -> const_reset_0_66_;
    0 -> const_reset_0_67_;
    0 -> const_reset_0_68_;
    0 -> const_reset_0_69_;
    0 -> const_reset_0_70_;
    0 -> const_reset_0_71_;
    0 -> const_reset_0_72_;
    0 -> const_reset_0_73_;
    0 -> const_reset_0_74_;
    0 -> const_reset_0_75_;
    0 -> const_reset_0_76_;
    0 -> const_reset_0_77_;
    0 -> const_reset_0_78_;
    0 -> const_reset_0_79_;
    0 -> const_reset_0_80_;
    0 -> const_reset_0_81_;
    0 -> const_reset_0_82_;
    0 -> const_reset_0_83_;
    0 -> const_reset_0_84_;
    0 -> const_reset_0_85_;
    0 -> const_reset_0_86_;
    0 -> const_reset_0_87_;
    0 -> const_reset_0_88_;
    0 -> const_reset_0_89_;
    0 -> const_reset_0_90_;
    0 -> const_reset_0_91_;
    0 -> const_reset_0_92_;
    0 -> const_reset_0_93_;
    0 -> const_reset_0_94_;
    0 -> const_reset_0_95_;
    0 -> const_reset_0_96_;
    0 -> const_reset_0_97_;
    0 -> const_reset_0_98_;
    0 -> const_reset_0_99_;
    0 -> const_reset_0_100_;
    0 -> const_reset_0_101_;
    0 -> const_reset_0_102_;
    0 -> const_reset_0_103_;
    0 -> const_reset_0_104_;
    0 -> const_reset_0_105_;
    0 -> const_reset_0_106_;
    0 -> const_reset_0_107_;
    0 -> const_reset_0_108_;
    0 -> const_reset_0_109_;
    0 -> const_reset_0_110_;
    0 -> const_reset_0_111_;
    0 -> const_reset_0_112_;
    0 -> const_reset_0_113_;
    0 -> const_reset_0_114_;
    0 -> const_reset_0_115_;
    0 -> const_reset_0_116_;
    0 -> const_reset_0_117_;
    1 -> const_resetGMEM_dec_del_dltx__1_0_;
    0 -> const_resetGMEM_dec_del_dltx__0_0_;
    1 -> const_resetGMEM_dec_del_dltx__1_1_;
    ~loopXor_resetGMEM_dec_del_dltx_0 -> loopInv_resetGMEM_dec_del_dltx_0;
    1 -> intraEnabler_resetGMEM_dec_del_dltx_0_source;
    intraEnabler_resetGMEM_dec_del_dltx_0_source - intraEnabler_resetGMEM_dec_del_dltx_0 -> intraEnabler_resetGMEM_dec_del_dltx_0_sub;
    intraEnabler_resetGMEM_dec_del_dltx_0_sub -> [6,1] intraEnabler_resetGMEM_dec_del_dltx_0;
    1 -> const_resetGMEM_delay_bph__1_0_;
    0 -> const_resetGMEM_delay_bph__0_0_;
    1 -> const_resetGMEM_delay_bph__1_1_;
    ~loopXor_resetGMEM_delay_bph_0 -> loopInv_resetGMEM_delay_bph_0;
    1 -> intraEnabler_resetGMEM_delay_bph_0_source;
    intraEnabler_resetGMEM_delay_bph_0_source - intraEnabler_resetGMEM_delay_bph_0 -> intraEnabler_resetGMEM_delay_bph_0_sub;
    intraEnabler_resetGMEM_delay_bph_0_sub -> [6,1] intraEnabler_resetGMEM_delay_bph_0;
    1 -> const_resetGMEM_dec_del_bpl__1_0_;
    0 -> const_resetGMEM_dec_del_bpl__0_0_;
    1 -> const_resetGMEM_dec_del_bpl__1_1_;
    ~loopXor_resetGMEM_dec_del_bpl_0 -> loopInv_resetGMEM_dec_del_bpl_0;
    1 -> intraEnabler_resetGMEM_dec_del_bpl_0_source;
    intraEnabler_resetGMEM_dec_del_bpl_0_source - intraEnabler_resetGMEM_dec_del_bpl_0 -> intraEnabler_resetGMEM_dec_del_bpl_0_sub;
    intraEnabler_resetGMEM_dec_del_bpl_0_sub -> [6,1] intraEnabler_resetGMEM_dec_del_bpl_0;
    1 -> intraEnabler_resetGMEM_plt1_0_source;
    intraEnabler_resetGMEM_plt1_0_source - intraEnabler_resetGMEM_plt1_0 -> intraEnabler_resetGMEM_plt1_0_sub;
    intraEnabler_resetGMEM_plt1_0_sub -> [6,1] intraEnabler_resetGMEM_plt1_0;
    1 -> intraEnabler_resetGMEM_plt2_0_source;
    intraEnabler_resetGMEM_plt2_0_source - intraEnabler_resetGMEM_plt2_0 -> intraEnabler_resetGMEM_plt2_0_sub;
    intraEnabler_resetGMEM_plt2_0_sub -> [6,1] intraEnabler_resetGMEM_plt2_0;
    1 -> intraEnabler_resetGMEM_rlt1_0_source;
    intraEnabler_resetGMEM_rlt1_0_source - intraEnabler_resetGMEM_rlt1_0 -> intraEnabler_resetGMEM_rlt1_0_sub;
    intraEnabler_resetGMEM_rlt1_0_sub -> [6,1] intraEnabler_resetGMEM_rlt1_0;
    1 -> intraEnabler_resetGMEM_rlt2_0_source;
    intraEnabler_resetGMEM_rlt2_0_source - intraEnabler_resetGMEM_rlt2_0 -> intraEnabler_resetGMEM_rlt2_0_sub;
    intraEnabler_resetGMEM_rlt2_0_sub -> [6,1] intraEnabler_resetGMEM_rlt2_0;
    1 -> const_resetGMEM_dec_del_dhx__1_0_;
    0 -> const_resetGMEM_dec_del_dhx__0_0_;
    1 -> const_resetGMEM_dec_del_dhx__1_1_;
    ~loopXor_resetGMEM_dec_del_dhx_0 -> loopInv_resetGMEM_dec_del_dhx_0;
    1 -> intraEnabler_resetGMEM_dec_del_dhx_0_source;
    intraEnabler_resetGMEM_dec_del_dhx_0_source - intraEnabler_resetGMEM_dec_del_dhx_0 -> intraEnabler_resetGMEM_dec_del_dhx_0_sub;
    intraEnabler_resetGMEM_dec_del_dhx_0_sub -> [6,1] intraEnabler_resetGMEM_dec_del_dhx_0;
    1 -> const_resetGMEM_delay_bpl__1_0_;
    0 -> const_resetGMEM_delay_bpl__0_0_;
    1 -> const_resetGMEM_delay_bpl__1_1_;
    ~loopXor_resetGMEM_delay_bpl_0 -> loopInv_resetGMEM_delay_bpl_0;
    1 -> intraEnabler_resetGMEM_delay_bpl_0_source;
    intraEnabler_resetGMEM_delay_bpl_0_source - intraEnabler_resetGMEM_delay_bpl_0 -> intraEnabler_resetGMEM_delay_bpl_0_sub;
    intraEnabler_resetGMEM_delay_bpl_0_sub -> [6,1] intraEnabler_resetGMEM_delay_bpl_0;
    1 -> const_resetGMEM_delay_dltx__1_0_;
    0 -> const_resetGMEM_delay_dltx__0_0_;
    1 -> const_resetGMEM_delay_dltx__1_1_;
    ~loopXor_resetGMEM_delay_dltx_0 -> loopInv_resetGMEM_delay_dltx_0;
    1 -> intraEnabler_resetGMEM_delay_dltx_0_source;
    intraEnabler_resetGMEM_delay_dltx_0_source - intraEnabler_resetGMEM_delay_dltx_0 -> intraEnabler_resetGMEM_delay_dltx_0_sub;
    intraEnabler_resetGMEM_delay_dltx_0_sub -> [6,1] intraEnabler_resetGMEM_delay_dltx_0;
    1 -> const_resetGMEM_accumc__1_0_;
    0 -> const_resetGMEM_accumc__0_0_;
    1 -> const_resetGMEM_accumc__1_1_;
    ~loopXor_resetGMEM_accumc_0 -> loopInv_resetGMEM_accumc_0;
    1 -> intraEnabler_resetGMEM_accumc_0_source;
    intraEnabler_resetGMEM_accumc_0_source - intraEnabler_resetGMEM_accumc_0 -> intraEnabler_resetGMEM_accumc_0_sub;
    intraEnabler_resetGMEM_accumc_0_sub -> [6,1] intraEnabler_resetGMEM_accumc_0;
    1 -> const_resetGMEM_accumd__1_0_;
    0 -> const_resetGMEM_accumd__0_0_;
    1 -> const_resetGMEM_accumd__1_1_;
    ~loopXor_resetGMEM_accumd_0 -> loopInv_resetGMEM_accumd_0;
    1 -> intraEnabler_resetGMEM_accumd_0_source;
    intraEnabler_resetGMEM_accumd_0_source - intraEnabler_resetGMEM_accumd_0 -> intraEnabler_resetGMEM_accumd_0_sub;
    intraEnabler_resetGMEM_accumd_0_sub -> [6,1] intraEnabler_resetGMEM_accumd_0;
    1 -> intraEnabler_resetGMEM_dec_deth_0_source;
    intraEnabler_resetGMEM_dec_deth_0_source - intraEnabler_resetGMEM_dec_deth_0 -> intraEnabler_resetGMEM_dec_deth_0_sub;
    intraEnabler_resetGMEM_dec_deth_0_sub -> [6,1] intraEnabler_resetGMEM_dec_deth_0;
    1 -> intraEnabler_resetGMEM_dec_detl_0_source;
    intraEnabler_resetGMEM_dec_detl_0_source - intraEnabler_resetGMEM_dec_detl_0 -> intraEnabler_resetGMEM_dec_detl_0_sub;
    intraEnabler_resetGMEM_dec_detl_0_sub -> [6,1] intraEnabler_resetGMEM_dec_detl_0;
    1 -> intraEnabler_resetGMEM_nbh_0_source;
    intraEnabler_resetGMEM_nbh_0_source - intraEnabler_resetGMEM_nbh_0 -> intraEnabler_resetGMEM_nbh_0_sub;
    intraEnabler_resetGMEM_nbh_0_sub -> [6,1] intraEnabler_resetGMEM_nbh_0;
    1 -> const_resetGMEM_tqmf__1_0_;
    0 -> const_resetGMEM_tqmf__0_0_;
    1 -> const_resetGMEM_tqmf__1_1_;
    ~loopXor_resetGMEM_tqmf_0 -> loopInv_resetGMEM_tqmf_0;
    1 -> intraEnabler_resetGMEM_tqmf_0_source;
    intraEnabler_resetGMEM_tqmf_0_source - intraEnabler_resetGMEM_tqmf_0 -> intraEnabler_resetGMEM_tqmf_0_sub;
    intraEnabler_resetGMEM_tqmf_0_sub -> [6,1] intraEnabler_resetGMEM_tqmf_0;
    1 -> intraEnabler_resetGMEM_ah1_0_source;
    intraEnabler_resetGMEM_ah1_0_source - intraEnabler_resetGMEM_ah1_0 -> intraEnabler_resetGMEM_ah1_0_sub;
    intraEnabler_resetGMEM_ah1_0_sub -> [6,1] intraEnabler_resetGMEM_ah1_0;
    1 -> intraEnabler_resetGMEM_ah2_0_source;
    intraEnabler_resetGMEM_ah2_0_source - intraEnabler_resetGMEM_ah2_0 -> intraEnabler_resetGMEM_ah2_0_sub;
    intraEnabler_resetGMEM_ah2_0_sub -> [6,1] intraEnabler_resetGMEM_ah2_0;
    1 -> intraEnabler_resetGMEM_nbl_0_source;
    intraEnabler_resetGMEM_nbl_0_source - intraEnabler_resetGMEM_nbl_0 -> intraEnabler_resetGMEM_nbl_0_sub;
    intraEnabler_resetGMEM_nbl_0_sub -> [6,1] intraEnabler_resetGMEM_nbl_0;
    1 -> intraEnabler_resetGMEM_al1_0_source;
    intraEnabler_resetGMEM_al1_0_source - intraEnabler_resetGMEM_al1_0 -> intraEnabler_resetGMEM_al1_0_sub;
    intraEnabler_resetGMEM_al1_0_sub -> [6,1] intraEnabler_resetGMEM_al1_0;
    1 -> intraEnabler_resetGMEM_al2_0_source;
    intraEnabler_resetGMEM_al2_0_source - intraEnabler_resetGMEM_al2_0 -> intraEnabler_resetGMEM_al2_0_sub;
    intraEnabler_resetGMEM_al2_0_sub -> [6,1] intraEnabler_resetGMEM_al2_0;
    1 -> intraEnabler_resetGMEM_dec_nbh_0_source;
    intraEnabler_resetGMEM_dec_nbh_0_source - intraEnabler_resetGMEM_dec_nbh_0 -> intraEnabler_resetGMEM_dec_nbh_0_sub;
    intraEnabler_resetGMEM_dec_nbh_0_sub -> [6,1] intraEnabler_resetGMEM_dec_nbh_0;
    1 -> intraEnabler_resetGMEM_deth_0_source;
    intraEnabler_resetGMEM_deth_0_source - intraEnabler_resetGMEM_deth_0 -> intraEnabler_resetGMEM_deth_0_sub;
    intraEnabler_resetGMEM_deth_0_sub -> [6,1] intraEnabler_resetGMEM_deth_0;
    1 -> intraEnabler_resetGMEM_dec_ah2_0_source;
    intraEnabler_resetGMEM_dec_ah2_0_source - intraEnabler_resetGMEM_dec_ah2_0 -> intraEnabler_resetGMEM_dec_ah2_0_sub;
    intraEnabler_resetGMEM_dec_ah2_0_sub -> [6,1] intraEnabler_resetGMEM_dec_ah2_0;
    1 -> intraEnabler_resetGMEM_dec_nbl_0_source;
    intraEnabler_resetGMEM_dec_nbl_0_source - intraEnabler_resetGMEM_dec_nbl_0 -> intraEnabler_resetGMEM_dec_nbl_0_sub;
    intraEnabler_resetGMEM_dec_nbl_0_sub -> [6,1] intraEnabler_resetGMEM_dec_nbl_0;
    1 -> intraEnabler_resetGMEM_dec_ah1_0_source;
    intraEnabler_resetGMEM_dec_ah1_0_source - intraEnabler_resetGMEM_dec_ah1_0 -> intraEnabler_resetGMEM_dec_ah1_0_sub;
    intraEnabler_resetGMEM_dec_ah1_0_sub -> [6,1] intraEnabler_resetGMEM_dec_ah1_0;
    1 -> intraEnabler_resetGMEM_detl_0_source;
    intraEnabler_resetGMEM_detl_0_source - intraEnabler_resetGMEM_detl_0 -> intraEnabler_resetGMEM_detl_0_sub;
    intraEnabler_resetGMEM_detl_0_sub -> [6,1] intraEnabler_resetGMEM_detl_0;
    1 -> intraEnabler_resetGMEM_ph2_0_source;
    intraEnabler_resetGMEM_ph2_0_source - intraEnabler_resetGMEM_ph2_0 -> intraEnabler_resetGMEM_ph2_0_sub;
    intraEnabler_resetGMEM_ph2_0_sub -> [6,1] intraEnabler_resetGMEM_ph2_0;
    1 -> intraEnabler_resetGMEM_rh1_0_source;
    intraEnabler_resetGMEM_rh1_0_source - intraEnabler_resetGMEM_rh1_0 -> intraEnabler_resetGMEM_rh1_0_sub;
    intraEnabler_resetGMEM_rh1_0_sub -> [6,1] intraEnabler_resetGMEM_rh1_0;
    1 -> intraEnabler_resetGMEM_rh2_0_source;
    intraEnabler_resetGMEM_rh2_0_source - intraEnabler_resetGMEM_rh2_0 -> intraEnabler_resetGMEM_rh2_0_sub;
    intraEnabler_resetGMEM_rh2_0_sub -> [6,1] intraEnabler_resetGMEM_rh2_0;
    1 -> intraEnabler_resetGMEM_dec_plt2_0_source;
    intraEnabler_resetGMEM_dec_plt2_0_source - intraEnabler_resetGMEM_dec_plt2_0 -> intraEnabler_resetGMEM_dec_plt2_0_sub;
    intraEnabler_resetGMEM_dec_plt2_0_sub -> [6,1] intraEnabler_resetGMEM_dec_plt2_0;
    1 -> intraEnabler_resetGMEM_dec_rlt1_0_source;
    intraEnabler_resetGMEM_dec_rlt1_0_source - intraEnabler_resetGMEM_dec_rlt1_0 -> intraEnabler_resetGMEM_dec_rlt1_0_sub;
    intraEnabler_resetGMEM_dec_rlt1_0_sub -> [6,1] intraEnabler_resetGMEM_dec_rlt1_0;
    1 -> intraEnabler_resetGMEM_ph1_0_source;
    intraEnabler_resetGMEM_ph1_0_source - intraEnabler_resetGMEM_ph1_0 -> intraEnabler_resetGMEM_ph1_0_sub;
    intraEnabler_resetGMEM_ph1_0_sub -> [6,1] intraEnabler_resetGMEM_ph1_0;
    1 -> intraEnabler_resetGMEM_dec_rlt2_0_source;
    intraEnabler_resetGMEM_dec_rlt2_0_source - intraEnabler_resetGMEM_dec_rlt2_0 -> intraEnabler_resetGMEM_dec_rlt2_0_sub;
    intraEnabler_resetGMEM_dec_rlt2_0_sub -> [6,1] intraEnabler_resetGMEM_dec_rlt2_0;
    1 -> intraEnabler_resetGMEM_dec_plt1_0_source;
    intraEnabler_resetGMEM_dec_plt1_0_source - intraEnabler_resetGMEM_dec_plt1_0 -> intraEnabler_resetGMEM_dec_plt1_0_sub;
    intraEnabler_resetGMEM_dec_plt1_0_sub -> [6,1] intraEnabler_resetGMEM_dec_plt1_0;
    1 -> intraEnabler_resetGMEM_dec_al1_0_source;
    intraEnabler_resetGMEM_dec_al1_0_source - intraEnabler_resetGMEM_dec_al1_0 -> intraEnabler_resetGMEM_dec_al1_0_sub;
    intraEnabler_resetGMEM_dec_al1_0_sub -> [6,1] intraEnabler_resetGMEM_dec_al1_0;
    1 -> intraEnabler_resetGMEM_dec_al2_0_source;
    intraEnabler_resetGMEM_dec_al2_0_source - intraEnabler_resetGMEM_dec_al2_0 -> intraEnabler_resetGMEM_dec_al2_0_sub;
    intraEnabler_resetGMEM_dec_al2_0_sub -> [6,1] intraEnabler_resetGMEM_dec_al2_0;
    1 -> intraEnabler_resetGMEM_dec_ph2_0_source;
    intraEnabler_resetGMEM_dec_ph2_0_source - intraEnabler_resetGMEM_dec_ph2_0 -> intraEnabler_resetGMEM_dec_ph2_0_sub;
    intraEnabler_resetGMEM_dec_ph2_0_sub -> [6,1] intraEnabler_resetGMEM_dec_ph2_0;
    1 -> intraEnabler_resetGMEM_dec_rh1_0_source;
    intraEnabler_resetGMEM_dec_rh1_0_source - intraEnabler_resetGMEM_dec_rh1_0 -> intraEnabler_resetGMEM_dec_rh1_0_sub;
    intraEnabler_resetGMEM_dec_rh1_0_sub -> [6,1] intraEnabler_resetGMEM_dec_rh1_0;
    1 -> intraEnabler_resetGMEM_dec_rh2_0_source;
    intraEnabler_resetGMEM_dec_rh2_0_source - intraEnabler_resetGMEM_dec_rh2_0 -> intraEnabler_resetGMEM_dec_rh2_0_sub;
    intraEnabler_resetGMEM_dec_rh2_0_sub -> [6,1] intraEnabler_resetGMEM_dec_rh2_0;
    1 -> const_resetGMEM_delay_dhx__1_0_;
    0 -> const_resetGMEM_delay_dhx__0_0_;
    1 -> const_resetGMEM_delay_dhx__1_1_;
    ~loopXor_resetGMEM_delay_dhx_0 -> loopInv_resetGMEM_delay_dhx_0;
    1 -> intraEnabler_resetGMEM_delay_dhx_0_source;
    intraEnabler_resetGMEM_delay_dhx_0_source - intraEnabler_resetGMEM_delay_dhx_0 -> intraEnabler_resetGMEM_delay_dhx_0_sub;
    intraEnabler_resetGMEM_delay_dhx_0_sub -> [6,1] intraEnabler_resetGMEM_delay_dhx_0;
    1 -> const_resetGMEM_dec_del_bph__1_0_;
    0 -> const_resetGMEM_dec_del_bph__0_0_;
    1 -> const_resetGMEM_dec_del_bph__1_1_;
    ~loopXor_resetGMEM_dec_del_bph_0 -> loopInv_resetGMEM_dec_del_bph_0;
    1 -> intraEnabler_resetGMEM_dec_del_bph_0_source;
    intraEnabler_resetGMEM_dec_del_bph_0_source - intraEnabler_resetGMEM_dec_del_bph_0 -> intraEnabler_resetGMEM_dec_del_bph_0_sub;
    intraEnabler_resetGMEM_dec_del_bph_0_sub -> [6,1] intraEnabler_resetGMEM_dec_del_bph_0;
    1 -> intraEnabler_resetGMEM_dec_ph1_0_source;
    intraEnabler_resetGMEM_dec_ph1_0_source - intraEnabler_resetGMEM_dec_ph1_0 -> intraEnabler_resetGMEM_dec_ph1_0_sub;
    intraEnabler_resetGMEM_dec_ph1_0_sub -> [6,1] intraEnabler_resetGMEM_dec_ph1_0;
    loopCondSelectMerge_resetGMEM_tqmf_0 ^ loopBbSelectMerge_resetGMEM_tqmf_0 -> loopXor_resetGMEM_tqmf_0;
    resetGMEM_al2_out -> *;
    const_reset_0_111_ -> resetGMEM_dec_del_bph_in_0;
    reset_I48_ -> resetGMEM_dec_del_bph_in_1;
    const_reset_0_110_ -> resetGMEM_dec_del_bph_in_2;
    resetGMEM_delay_bph_out -> *;
    int(reset_I43_ < const_reset_6_0_) -> reset_I44_;
    resetGMEM_delay_dltx_out -> *;
    const_reset_0_10_ -> resetGMEM_deth_in_1;
    const_reset_0_11_ -> resetGMEM_deth_in_0;
    const_reset_8_1_ -> resetGMEM_deth_in_2;
    const_reset_0_115_ -> resetGMEM_accumc_in_0;
    reset_I70_ -> resetGMEM_accumc_in_1;
    const_reset_0_114_ -> resetGMEM_accumc_in_2;
    intraEnabler_resetGMEM_dec_ah1_0 -> resetGMEM_dec_ah1_USE;
    resetGMEM_dec_ph1_out -> *;
    const_reset_0_99_ -> resetGMEM_delay_dhx_in_0;
    reset_I34_ -> resetGMEM_delay_dhx_in_1;
    const_reset_0_98_ -> resetGMEM_delay_dhx_in_2;
    resetGMEM_al1_out -> *;
    const_reset_0_80_ -> resetGMEM_dec_rh1_in_0;
    const_reset_0_113_ -> resetGMEM_tqmf_in_0;
    reset_I62_ -> resetGMEM_tqmf_in_1;
    const_reset_0_112_ -> resetGMEM_tqmf_in_2;
    const_reset_0_47_ -> resetGMEM_ah2_in_0;
    const_reset_0_46_ -> resetGMEM_ah2_in_1;
    const_reset_0_45_ -> resetGMEM_ah2_in_2;
    const_reset_0_78_ -> resetGMEM_dec_rh1_in_2;
    const_reset_0_79_ -> resetGMEM_dec_rh1_in_1;
    loopBbSelectSplit_resetGMEM_accumc_0_R -> resetGMEM_accumc_USE;
    resetGMEM_dec_ah2_out -> *;
    const_reset_0_71_ -> resetGMEM_dec_al1_in_0;
    const_reset_0_70_ -> resetGMEM_dec_al1_in_1;
    const_reset_0_69_ -> resetGMEM_dec_al1_in_2;
    loopCondSelectMerge_resetGMEM_accumc_0 | loopInit_resetGMEM_accumc_0 -> loopOr_resetGMEM_accumc_0;
    loopCondSelectMerge_resetGMEM_dec_del_bpl_0 ^ loopBbSelectMerge_resetGMEM_dec_del_bpl_0 -> loopXor_resetGMEM_dec_del_bpl_0;
    const_reset_0_20_ -> resetGMEM_plt2_in_0;
    const_reset_0_19_ -> resetGMEM_plt2_in_1;
    Merge_reset_I69_ -> reset_I70_;
    Merge_reset_I61_ -> reset_I62_;
    const_reset_0_13_ -> resetGMEM_rlt2_in_1;
    const_reset_0_18_ -> resetGMEM_plt2_in_2;
    const_reset_0_107_ -> resetGMEM_delay_bph_in_0;
    reset_I48_ -> resetGMEM_delay_bph_in_1;
    const_reset_0_106_ -> resetGMEM_delay_bph_in_2;
    resetGMEM_delay_dhx_out -> *;
    resetGMEM_dec_del_bpl_out -> *;
    const_reset_0_14_ -> resetGMEM_rlt2_in_0;
    intraEnabler_resetGMEM_al1_0 -> resetGMEM_al1_USE;
    const_reset_0_12_ -> resetGMEM_rlt2_in_2;
    intraEnabler_resetGMEM_ah2_0 -> resetGMEM_ah2_USE;
    const_reset_0_86_ -> resetGMEM_dec_ph1_in_0;
    const_reset_0_85_ -> resetGMEM_dec_ph1_in_1;
    const_reset_0_84_ -> resetGMEM_dec_ph1_in_2;
    loopBbSelectSplit_resetGMEM_dec_del_bph_0_R -> resetGMEM_dec_del_bph_USE;
    loopBbSelectSplit_resetGMEM_dec_del_bpl_0_R -> resetGMEM_dec_del_bpl_USE;
    loopCondSelectMerge_resetGMEM_delay_bpl_0 ^ loopBbSelectMerge_resetGMEM_delay_bpl_0 -> loopXor_resetGMEM_delay_bpl_0;
    const_reset_0_38_ -> resetGMEM_rh1_in_0;
    const_reset_0_37_ -> resetGMEM_rh1_in_1;
    const_reset_0_36_ -> resetGMEM_rh1_in_2;
    loopCondSelectMerge_resetGMEM_accumd_0 | loopInit_resetGMEM_accumd_0 -> loopOr_resetGMEM_accumd_0;
    intraEnabler_resetGMEM_dec_rlt1_0 -> resetGMEM_dec_rlt1_USE;
    const_reset_0_109_ -> resetGMEM_dec_del_bpl_in_0;
    reset_I48_ -> resetGMEM_dec_del_bpl_in_1;
    const_reset_0_108_ -> resetGMEM_dec_del_bpl_in_2;
    const_reset_0_27_ -> resetGMEM_al1_in_2;
    loopCondSelectMerge_resetGMEM_dec_del_bpl_0 | loopInit_resetGMEM_dec_del_bpl_0 -> loopOr_resetGMEM_dec_del_bpl_0;
    const_reset_0_28_ -> resetGMEM_al1_in_1;
    const_reset_0_29_ -> resetGMEM_al1_in_0;
    resetGMEM_accumc_out -> *;
    resetGMEM_tqmf_out -> *;
    resetGMEM_dec_del_bph_out -> *;
    Merge_reset_I47_ -> reset_I48_;
    const_reset_0_7_ -> resetGMEM_detl_in_0;
    const_reset_32_1_ -> resetGMEM_detl_in_2;
    const_reset_0_6_ -> resetGMEM_detl_in_1;
    intraEnabler_resetGMEM_dec_ah2_0 -> resetGMEM_dec_ah2_USE;
    intraEnabler_resetGMEM_dec_al1_0 -> resetGMEM_dec_al1_USE;
    intraEnabler_resetGMEM_rh1_0 -> resetGMEM_rh1_USE;
    loopBbSelectSplit_resetGMEM_accumd_0_R -> resetGMEM_accumd_USE;
    intraEnabler_resetGMEM_dec_deth_0 -> resetGMEM_dec_deth_USE;
    intraEnabler_resetGMEM_dec_detl_0 -> resetGMEM_dec_detl_USE;
    loopBbSelectSplit_resetGMEM_tqmf_0_R -> resetGMEM_tqmf_USE;
    const_reset_0_95_ -> resetGMEM_dec_nbh_in_0;
    const_reset_0_94_ -> resetGMEM_dec_nbh_in_1;
    const_reset_0_93_ -> resetGMEM_dec_nbh_in_2;
    Merge_reset_I61_ + const_reset_1_2_ -> reset_I65_;
    Merge_reset_I47_ + const_reset_1_1_ -> reset_I57_;
    const_reset_0_44_ -> resetGMEM_ph1_in_0;
    const_reset_0_43_ -> resetGMEM_ph1_in_1;
    const_reset_0_42_ -> resetGMEM_ph1_in_2;
    const_reset_0_117_ -> resetGMEM_accumd_in_0;
    reset_I70_ -> resetGMEM_accumd_in_1;
    const_reset_0_116_ -> resetGMEM_accumd_in_2;
    loopCondSelectMerge_resetGMEM_delay_bpl_0 | loopInit_resetGMEM_delay_bpl_0 -> loopOr_resetGMEM_delay_bpl_0;
    const_reset_0_59_ -> resetGMEM_dec_rlt1_in_0;
    const_reset_0_58_ -> resetGMEM_dec_rlt1_in_1;
    const_reset_0_57_ -> resetGMEM_dec_rlt1_in_2;
    const_reset_0_63_ -> resetGMEM_dec_plt1_in_2;
    const_reset_0_65_ -> resetGMEM_dec_plt1_in_0;
    const_reset_0_64_ -> resetGMEM_dec_plt1_in_1;
    const_reset_0_77_ -> resetGMEM_dec_rh2_in_0;
    const_reset_0_75_ -> resetGMEM_dec_rh2_in_2;
    const_reset_0_76_ -> resetGMEM_dec_rh2_in_1;
    intraEnabler_resetGMEM_dec_plt1_0 -> resetGMEM_dec_plt1_USE;
    resetGMEM_nbl_out -> *;
    intraEnabler_resetGMEM_al2_0 -> resetGMEM_al2_USE;
    resetGMEM_accumd_out -> *;
    int(reset_I65_ < const_reset_24_0_) -> reset_I66_;
    int(reset_I57_ < const_reset_6_1_) -> reset_I58_;
    const_reset_0_68_ -> resetGMEM_dec_al2_in_0;
    const_reset_0_105_ -> resetGMEM_delay_bpl_in_0;
    reset_I48_ -> resetGMEM_delay_bpl_in_1;
    const_reset_0_104_ -> resetGMEM_delay_bpl_in_2;
    const_reset_0_66_ -> resetGMEM_dec_al2_in_2;
    loopBbSelectSplit_resetGMEM_delay_bph_0_R -> resetGMEM_delay_bph_USE;
    const_reset_0_67_ -> resetGMEM_dec_al2_in_1;
    loopBbSelectSplit_resetGMEM_delay_bpl_0_R -> resetGMEM_delay_bpl_USE;
    intraEnabler_resetGMEM_rlt1_0 -> resetGMEM_rlt1_USE;
    intraEnabler_resetGMEM_dec_rh1_0 -> resetGMEM_dec_rh1_USE;
    resetGMEM_rh2_out -> *;
    loopCondSelectMerge_resetGMEM_accumc_0 ^ loopBbSelectMerge_resetGMEM_accumc_0 -> loopXor_resetGMEM_accumc_0;
    Merge_reset_I69_ + const_reset_1_3_ -> reset_I75_;
    loopBbSelectSplit_resetGMEM_dec_del_dhx_0_R -> resetGMEM_dec_del_dhx_USE;
    intraEnabler_resetGMEM_deth_0 -> resetGMEM_deth_USE;
    resetGMEM_dec_detl_out -> *;
    intraEnabler_resetGMEM_detl_0 -> resetGMEM_detl_USE;
    const_reset_0_83_ -> resetGMEM_dec_ph2_in_0;
    const_reset_0_82_ -> resetGMEM_dec_ph2_in_1;
    const_reset_0_81_ -> resetGMEM_dec_ph2_in_2;
    const_reset_0_53_ -> resetGMEM_nbh_in_0;
    const_reset_0_52_ -> resetGMEM_nbh_in_1;
    const_reset_0_51_ -> resetGMEM_nbh_in_2;
    intraEnabler_resetGMEM_dec_rlt2_0 -> resetGMEM_dec_rlt2_USE;
    resetGMEM_dec_plt2_out -> *;
    resetGMEM_rh1_out -> *;
    intraEnabler_resetGMEM_plt1_0 -> resetGMEM_plt1_USE;
    int(reset_I75_ < const_reset_11_0_) -> reset_I76_;
    const_reset_0_35_ -> resetGMEM_rh2_in_0;
    const_reset_0_34_ -> resetGMEM_rh2_in_1;
    resetGMEM_detl_out -> *;
    const_reset_0_33_ -> resetGMEM_rh2_in_2;
    const_reset_0_9_ -> resetGMEM_dec_deth_in_0;
    const_reset_0_8_ -> resetGMEM_dec_deth_in_1;
    const_reset_8_0_ -> resetGMEM_dec_deth_in_2;
    intraEnabler_resetGMEM_rh2_0 -> resetGMEM_rh2_USE;
    intraEnabler_resetGMEM_dec_al2_0 -> resetGMEM_dec_al2_USE;
    intraEnabler_resetGMEM_ph1_0 -> resetGMEM_ph1_USE;
    const_reset_0_101_ -> resetGMEM_dec_del_dltx_in_0;
    reset_I34_ -> resetGMEM_dec_del_dltx_in_1;
    const_reset_0_100_ -> resetGMEM_dec_del_dltx_in_2;
    loopCondSelectMerge_resetGMEM_dec_del_dltx_0 | loopInit_resetGMEM_dec_del_dltx_0 -> loopOr_resetGMEM_dec_del_dltx_0;
    const_reset_0_25_ -> resetGMEM_al2_in_1;
    const_reset_0_24_ -> resetGMEM_al2_in_2;
    const_reset_0_26_ -> resetGMEM_al2_in_0;
    resetGMEM_dec_plt1_out -> *;
    resetGMEM_ph2_out -> *;
    const_reset_0_92_ -> resetGMEM_dec_ah1_in_0;
    const_reset_0_91_ -> resetGMEM_dec_ah1_in_1;
    const_reset_0_74_ -> resetGMEM_dec_nbl_in_0;
    const_reset_0_73_ -> resetGMEM_dec_nbl_in_1;
    loopCondSelectMerge_resetGMEM_accumd_0 ^ loopBbSelectMerge_resetGMEM_accumd_0 -> loopXor_resetGMEM_accumd_0;
    const_reset_0_72_ -> resetGMEM_dec_nbl_in_2;
    const_reset_0_90_ -> resetGMEM_dec_ah1_in_2;
    loopCondSelectMerge_resetGMEM_delay_dltx_0 | loopInit_resetGMEM_delay_dltx_0 -> loopOr_resetGMEM_delay_dltx_0;
    resetGMEM_dec_deth_out -> *;
    intraEnabler_resetGMEM_dec_plt2_0 -> resetGMEM_dec_plt2_USE;
    loopCondSelectMerge_resetGMEM_dec_del_bph_0 ^ loopBbSelectMerge_resetGMEM_dec_del_bph_0 -> loopXor_resetGMEM_dec_del_bph_0;
    loopCondSelectMerge_resetGMEM_tqmf_0 | loopInit_resetGMEM_tqmf_0 -> loopOr_resetGMEM_tqmf_0;
    loopCondSelectMerge_resetGMEM_dec_del_dhx_0 ^ loopBbSelectMerge_resetGMEM_dec_del_dhx_0 -> loopXor_resetGMEM_dec_del_dhx_0;
    resetGMEM_dec_ah1_out -> *;
    resetGMEM_dec_al2_out -> *;
    resetGMEM_ph1_out -> *;
    loopBbSelectSplit_resetGMEM_dec_del_dltx_0_R -> resetGMEM_dec_del_dltx_USE;
    const_reset_0_97_ -> resetGMEM_delay_dltx_in_0;
    reset_I34_ -> resetGMEM_delay_dltx_in_1;
    const_reset_0_96_ -> resetGMEM_delay_dltx_in_2;
    const_reset_0_39_ -> resetGMEM_ph2_in_2;
    const_reset_0_62_ -> resetGMEM_dec_plt2_in_0;
    const_reset_0_60_ -> resetGMEM_dec_plt2_in_2;
    resetGMEM_deth_out -> *;
    const_reset_0_40_ -> resetGMEM_ph2_in_1;
    const_reset_0_54_ -> resetGMEM_dec_rlt2_in_2;
    const_reset_0_55_ -> resetGMEM_dec_rlt2_in_1;
    const_reset_0_61_ -> resetGMEM_dec_plt2_in_1;
    const_reset_0_56_ -> resetGMEM_dec_rlt2_in_0;
    const_reset_0_41_ -> resetGMEM_ph2_in_0;
    intraEnabler_resetGMEM_rlt2_0 -> resetGMEM_rlt2_USE;
    intraEnabler_resetGMEM_dec_ph1_0 -> resetGMEM_dec_ph1_USE;
    loopBbSelectSplit_resetGMEM_delay_dhx_0_R -> resetGMEM_delay_dhx_USE;
    intraEnabler_resetGMEM_dec_rh2_0 -> resetGMEM_dec_rh2_USE;
    resetGMEM_dec_nbh_out -> *;
    resetGMEM_dec_al1_out -> *;
    resetGMEM_ah2_out -> *;
    loopCondSelectMerge_resetGMEM_delay_bph_0 ^ loopBbSelectMerge_resetGMEM_delay_bph_0 -> loopXor_resetGMEM_delay_bph_0;
    loopCondSelectMerge_resetGMEM_delay_dhx_0 ^ loopBbSelectMerge_resetGMEM_delay_dhx_0 -> loopXor_resetGMEM_delay_dhx_0;
    resetGMEM_rlt2_out -> *;
    const_reset_0_50_ -> resetGMEM_ah1_in_0;
    const_reset_0_49_ -> resetGMEM_ah1_in_1;
    const_reset_0_48_ -> resetGMEM_ah1_in_2;
    const_reset_0_31_ -> resetGMEM_nbl_in_1;
    const_reset_0_30_ -> resetGMEM_nbl_in_2;
    const_reset_0_32_ -> resetGMEM_nbl_in_0;
    loopCondSelectMerge_resetGMEM_dec_del_bph_0 | loopInit_resetGMEM_dec_del_bph_0 -> loopOr_resetGMEM_dec_del_bph_0;
    resetGMEM_dec_del_dltx_out -> *;
    intraEnabler_resetGMEM_nbh_0 -> resetGMEM_nbh_USE;
    resetGMEM_dec_nbl_out -> *;
    resetGMEM_ah1_out -> *;
    intraEnabler_resetGMEM_nbl_0 -> resetGMEM_nbl_USE;
    loopCondSelectMerge_resetGMEM_dec_del_dhx_0 | loopInit_resetGMEM_dec_del_dhx_0 -> loopOr_resetGMEM_dec_del_dhx_0;
    intraEnabler_resetGMEM_plt2_0 -> resetGMEM_plt2_USE;
    loopBbSelectSplit_resetGMEM_delay_dltx_0_R -> resetGMEM_delay_dltx_USE;
    resetGMEM_rlt1_out -> *;
    const_reset_0_5_ -> resetGMEM_dec_detl_in_0;
    const_reset_0_4_ -> resetGMEM_dec_detl_in_1;
    const_reset_32_0_ -> resetGMEM_dec_detl_in_2;
    intraEnabler_resetGMEM_ph2_0 -> resetGMEM_ph2_USE;
    const_reset_0_23_ -> resetGMEM_plt1_in_0;
    const_reset_0_22_ -> resetGMEM_plt1_in_1;
    const_reset_0_21_ -> resetGMEM_plt1_in_2;
    const_reset_0_17_ -> resetGMEM_rlt1_in_0;
    const_reset_0_16_ -> resetGMEM_rlt1_in_1;
    const_reset_0_15_ -> resetGMEM_rlt1_in_2;
    resetGMEM_dec_rh2_out -> *;
    resetGMEM_nbh_out -> *;
    loopCondSelectMerge_resetGMEM_delay_bph_0 | loopInit_resetGMEM_delay_bph_0 -> loopOr_resetGMEM_delay_bph_0;
    resetGMEM_plt2_out -> *;
    loopCondSelectMerge_resetGMEM_delay_dhx_0 | loopInit_resetGMEM_delay_dhx_0 -> loopOr_resetGMEM_delay_dhx_0;
    intraEnabler_resetGMEM_ah1_0 -> resetGMEM_ah1_USE;
    resetGMEM_delay_bpl_out -> *;
    const_reset_0_103_ -> resetGMEM_dec_del_dhx_in_0;
    Merge_reset_I33_ -> reset_I34_;
    const_reset_0_102_ -> resetGMEM_dec_del_dhx_in_2;
    resetGMEM_dec_del_dhx_out -> *;
    reset_I34_ -> resetGMEM_dec_del_dhx_in_1;
    const_reset_0_87_ -> resetGMEM_dec_ah2_in_2;
    const_reset_0_89_ -> resetGMEM_dec_ah2_in_0;
    const_reset_0_88_ -> resetGMEM_dec_ah2_in_1;
    resetGMEM_dec_rh1_out -> *;
    resetGMEM_dec_rlt2_out -> *;
    intraEnabler_resetGMEM_dec_nbh_0 -> resetGMEM_dec_nbh_USE;
    intraEnabler_resetGMEM_dec_nbl_0 -> resetGMEM_dec_nbl_USE;
    resetGMEM_plt1_out -> *;
    loopCondSelectMerge_resetGMEM_dec_del_dltx_0 ^ loopBbSelectMerge_resetGMEM_dec_del_dltx_0 -> loopXor_resetGMEM_dec_del_dltx_0;
    intraEnabler_resetGMEM_dec_ph2_0 -> resetGMEM_dec_ph2_USE;
    Merge_reset_I33_ + const_reset_1_0_ -> reset_I43_;
    loopCondSelectMerge_resetGMEM_delay_dltx_0 ^ loopBbSelectMerge_resetGMEM_delay_dltx_0 -> loopXor_resetGMEM_delay_dltx_0;
    resetGMEM_dec_rlt1_out -> *;
    resetGMEM_dec_ph2_out -> *;
    loopCondMerge_resetGMEM_tqmf_0 -> [1, 0] loopCondInit_resetGMEM_tqmf_0;
    loopBbSelectMerge_resetGMEM_dec_del_bpl_0 -> [1, 0] loopInit_resetGMEM_dec_del_bpl_0;
    reset_I44_ -> [1, 0] reset_init0;
    reset_I58_ -> [1, 0] reset_init1;
    reset_I66_ -> [1, 0] reset_init2;
    reset_I76_ -> [1, 0] reset_init3;
    loopBbSelectMerge_resetGMEM_dec_del_dhx_0 -> [1, 0] loopInit_resetGMEM_dec_del_dhx_0;
    loopBbSelectMerge_resetGMEM_delay_dltx_0 -> [1, 0] loopInit_resetGMEM_delay_dltx_0;
    loopCondMerge_resetGMEM_delay_bph_0 -> [1, 0] loopCondInit_resetGMEM_delay_bph_0;
    loopBbSelectMerge_resetGMEM_accumc_0 -> [1, 0] loopInit_resetGMEM_accumc_0;
    loopBbSelectMerge_resetGMEM_accumd_0 -> [1, 0] loopInit_resetGMEM_accumd_0;
    loopCondMerge_resetGMEM_delay_bpl_0 -> [1, 0] loopCondInit_resetGMEM_delay_bpl_0;
    loopCondMerge_resetGMEM_delay_dhx_0 -> [1, 0] loopCondInit_resetGMEM_delay_dhx_0;
    loopBbSelectMerge_resetGMEM_tqmf_0 -> [1, 0] loopInit_resetGMEM_tqmf_0;
    loopCondMerge_resetGMEM_dec_del_bph_0 -> [1, 0] loopCondInit_resetGMEM_dec_del_bph_0;
    loopCondMerge_resetGMEM_dec_del_dltx_0 -> [1, 0] loopCondInit_resetGMEM_dec_del_dltx_0;
    loopCondMerge_resetGMEM_dec_del_bpl_0 -> [1, 0] loopCondInit_resetGMEM_dec_del_bpl_0;
    loopCondMerge_resetGMEM_dec_del_dhx_0 -> [1, 0] loopCondInit_resetGMEM_dec_del_dhx_0;
    loopBbSelectMerge_resetGMEM_delay_bph_0 -> [1, 0] loopInit_resetGMEM_delay_bph_0;
    loopBbSelectMerge_resetGMEM_delay_bpl_0 -> [1, 0] loopInit_resetGMEM_delay_bpl_0;
    loopCondMerge_resetGMEM_delay_dltx_0 -> [1, 0] loopCondInit_resetGMEM_delay_dltx_0;
    loopCondMerge_resetGMEM_accumc_0 -> [1, 0] loopCondInit_resetGMEM_accumc_0;
    loopCondMerge_resetGMEM_accumd_0 -> [1, 0] loopCondInit_resetGMEM_accumd_0;
    loopBbSelectMerge_resetGMEM_delay_dhx_0 -> [1, 0] loopInit_resetGMEM_delay_dhx_0;
    loopBbSelectMerge_resetGMEM_dec_del_bph_0 -> [1, 0] loopInit_resetGMEM_dec_del_bph_0;
    loopBbSelectMerge_resetGMEM_dec_del_dltx_0 -> [1, 0] loopInit_resetGMEM_dec_del_dltx_0;
    {reset_init2} const_reset_0_2_, sig_reset_I65__reset_I66__R -> Merge_reset_I61_;
    {loopCondInit_resetGMEM_dec_del_bpl_0} const_resetGMEM_dec_del_bpl__1_0_, reset_I58_ -> loopCondMerge_resetGMEM_dec_del_bpl_0;
    {loopCondInit_resetGMEM_dec_del_dltx_0} const_resetGMEM_dec_del_dltx__1_0_, reset_I44_ -> loopCondMerge_resetGMEM_dec_del_dltx_0;
    {reset_init1} const_reset_0_1_, sig_reset_I57__reset_I58__R -> Merge_reset_I47_;
    {loopCondInit_resetGMEM_dec_del_dhx_0} const_resetGMEM_dec_del_dhx__1_0_, reset_I44_ -> loopCondMerge_resetGMEM_dec_del_dhx_0;
    {reset_init3} const_reset_0_3_, sig_reset_I75__reset_I76__R -> Merge_reset_I69_;
    {loopInit_resetGMEM_delay_bph_0} loopCondMerge_resetGMEM_delay_bph_0, loopCondSelectSplit_resetGMEM_delay_bph_0_R -> loopCondSelectMerge_resetGMEM_delay_bph_0;
    {loopOr_resetGMEM_delay_bph_0} const_resetGMEM_delay_bph__0_0_, intraEnabler_resetGMEM_delay_bph_0 -> loopBbSelectMerge_resetGMEM_delay_bph_0;
    {loopCondInit_resetGMEM_delay_dltx_0} const_resetGMEM_delay_dltx__1_0_, reset_I44_ -> loopCondMerge_resetGMEM_delay_dltx_0;
    {loopOr_resetGMEM_delay_bpl_0} const_resetGMEM_delay_bpl__0_0_, intraEnabler_resetGMEM_delay_bpl_0 -> loopBbSelectMerge_resetGMEM_delay_bpl_0;
    {loopInit_resetGMEM_delay_bpl_0} loopCondMerge_resetGMEM_delay_bpl_0, loopCondSelectSplit_resetGMEM_delay_bpl_0_R -> loopCondSelectMerge_resetGMEM_delay_bpl_0;
    {loopCondInit_resetGMEM_accumd_0} const_resetGMEM_accumd__1_0_, reset_I76_ -> loopCondMerge_resetGMEM_accumd_0;
    {loopCondInit_resetGMEM_accumc_0} const_resetGMEM_accumc__1_0_, reset_I76_ -> loopCondMerge_resetGMEM_accumc_0;
    {loopOr_resetGMEM_delay_dhx_0} const_resetGMEM_delay_dhx__0_0_, intraEnabler_resetGMEM_delay_dhx_0 -> loopBbSelectMerge_resetGMEM_delay_dhx_0;
    {loopInit_resetGMEM_delay_dhx_0} loopCondMerge_resetGMEM_delay_dhx_0, loopCondSelectSplit_resetGMEM_delay_dhx_0_R -> loopCondSelectMerge_resetGMEM_delay_dhx_0;
    {loopCondInit_resetGMEM_tqmf_0} const_resetGMEM_tqmf__1_0_, reset_I66_ -> loopCondMerge_resetGMEM_tqmf_0;
    {loopOr_resetGMEM_dec_del_bph_0} const_resetGMEM_dec_del_bph__0_0_, intraEnabler_resetGMEM_dec_del_bph_0 -> loopBbSelectMerge_resetGMEM_dec_del_bph_0;
    {loopInit_resetGMEM_dec_del_bph_0} loopCondMerge_resetGMEM_dec_del_bph_0, loopCondSelectSplit_resetGMEM_dec_del_bph_0_R -> loopCondSelectMerge_resetGMEM_dec_del_bph_0;
    {loopOr_resetGMEM_dec_del_dltx_0} const_resetGMEM_dec_del_dltx__0_0_, intraEnabler_resetGMEM_dec_del_dltx_0 -> loopBbSelectMerge_resetGMEM_dec_del_dltx_0;
    {loopInit_resetGMEM_dec_del_dltx_0} loopCondMerge_resetGMEM_dec_del_dltx_0, loopCondSelectSplit_resetGMEM_dec_del_dltx_0_R -> loopCondSelectMerge_resetGMEM_dec_del_dltx_0;
    {loopOr_resetGMEM_dec_del_bpl_0} const_resetGMEM_dec_del_bpl__0_0_, intraEnabler_resetGMEM_dec_del_bpl_0 -> loopBbSelectMerge_resetGMEM_dec_del_bpl_0;
    {loopInit_resetGMEM_dec_del_bpl_0} loopCondMerge_resetGMEM_dec_del_bpl_0, loopCondSelectSplit_resetGMEM_dec_del_bpl_0_R -> loopCondSelectMerge_resetGMEM_dec_del_bpl_0;
    {loopOr_resetGMEM_dec_del_dhx_0} const_resetGMEM_dec_del_dhx__0_0_, intraEnabler_resetGMEM_dec_del_dhx_0 -> loopBbSelectMerge_resetGMEM_dec_del_dhx_0;
    {loopInit_resetGMEM_dec_del_dhx_0} loopCondMerge_resetGMEM_dec_del_dhx_0, loopCondSelectSplit_resetGMEM_dec_del_dhx_0_R -> loopCondSelectMerge_resetGMEM_dec_del_dhx_0;
    {loopCondInit_resetGMEM_delay_bph_0} const_resetGMEM_delay_bph__1_0_, reset_I58_ -> loopCondMerge_resetGMEM_delay_bph_0;
    {loopOr_resetGMEM_delay_dltx_0} const_resetGMEM_delay_dltx__0_0_, intraEnabler_resetGMEM_delay_dltx_0 -> loopBbSelectMerge_resetGMEM_delay_dltx_0;
    {loopInit_resetGMEM_delay_dltx_0} loopCondMerge_resetGMEM_delay_dltx_0, loopCondSelectSplit_resetGMEM_delay_dltx_0_R -> loopCondSelectMerge_resetGMEM_delay_dltx_0;
    {loopCondInit_resetGMEM_delay_bpl_0} const_resetGMEM_delay_bpl__1_0_, reset_I58_ -> loopCondMerge_resetGMEM_delay_bpl_0;
    {loopOr_resetGMEM_accumc_0} const_resetGMEM_accumc__0_0_, intraEnabler_resetGMEM_accumc_0 -> loopBbSelectMerge_resetGMEM_accumc_0;
    {loopOr_resetGMEM_accumd_0} const_resetGMEM_accumd__0_0_, intraEnabler_resetGMEM_accumd_0 -> loopBbSelectMerge_resetGMEM_accumd_0;
    {loopInit_resetGMEM_accumc_0} loopCondMerge_resetGMEM_accumc_0, loopCondSelectSplit_resetGMEM_accumc_0_R -> loopCondSelectMerge_resetGMEM_accumc_0;
    {loopInit_resetGMEM_accumd_0} loopCondMerge_resetGMEM_accumd_0, loopCondSelectSplit_resetGMEM_accumd_0_R -> loopCondSelectMerge_resetGMEM_accumd_0;
    {loopCondInit_resetGMEM_delay_dhx_0} const_resetGMEM_delay_dhx__1_0_, reset_I44_ -> loopCondMerge_resetGMEM_delay_dhx_0;
    {loopOr_resetGMEM_tqmf_0} const_resetGMEM_tqmf__0_0_, intraEnabler_resetGMEM_tqmf_0 -> loopBbSelectMerge_resetGMEM_tqmf_0;
    {loopInit_resetGMEM_tqmf_0} loopCondMerge_resetGMEM_tqmf_0, loopCondSelectSplit_resetGMEM_tqmf_0_R -> loopCondSelectMerge_resetGMEM_tqmf_0;
    {loopCondInit_resetGMEM_dec_del_bph_0} const_resetGMEM_dec_del_bph__1_0_, reset_I58_ -> loopCondMerge_resetGMEM_dec_del_bph_0;
    {reset_init0} const_reset_0_0_, sig_reset_I43__reset_I44__R -> Merge_reset_I33_;
    {loopInv_resetGMEM_delay_bph_0} loopBbSelectMerge_resetGMEM_delay_bph_0 -> loopBbSelectSplit_resetGMEM_delay_bph_0_L, loopBbSelectSplit_resetGMEM_delay_bph_0_R;
    {loopBbSelectMerge_resetGMEM_delay_bph_0} loopCondSelectMerge_resetGMEM_delay_bph_0 -> loopCondSelectSplit_resetGMEM_delay_bph_0_L, loopCondSelectSplit_resetGMEM_delay_bph_0_R;
    {loopInv_resetGMEM_delay_bpl_0} loopBbSelectMerge_resetGMEM_delay_bpl_0 -> loopBbSelectSplit_resetGMEM_delay_bpl_0_L, loopBbSelectSplit_resetGMEM_delay_bpl_0_R;
    {loopBbSelectMerge_resetGMEM_delay_bpl_0} loopCondSelectMerge_resetGMEM_delay_bpl_0 -> loopCondSelectSplit_resetGMEM_delay_bpl_0_L, loopCondSelectSplit_resetGMEM_delay_bpl_0_R;
    {reset_I58_} reset_I57_ -> sig_reset_I57__reset_I58__L, sig_reset_I57__reset_I58__R;
    {reset_I76_} reset_I75_ -> sig_reset_I75__reset_I76__L, sig_reset_I75__reset_I76__R;
    {loopBbSelectMerge_resetGMEM_delay_dhx_0} loopCondSelectMerge_resetGMEM_delay_dhx_0 -> loopCondSelectSplit_resetGMEM_delay_dhx_0_L, loopCondSelectSplit_resetGMEM_delay_dhx_0_R;
    {loopInv_resetGMEM_delay_dhx_0} loopBbSelectMerge_resetGMEM_delay_dhx_0 -> loopBbSelectSplit_resetGMEM_delay_dhx_0_L, loopBbSelectSplit_resetGMEM_delay_dhx_0_R;
    {loopInv_resetGMEM_dec_del_bph_0} loopBbSelectMerge_resetGMEM_dec_del_bph_0 -> loopBbSelectSplit_resetGMEM_dec_del_bph_0_L, loopBbSelectSplit_resetGMEM_dec_del_bph_0_R;
    {loopBbSelectMerge_resetGMEM_dec_del_bph_0} loopCondSelectMerge_resetGMEM_dec_del_bph_0 -> loopCondSelectSplit_resetGMEM_dec_del_bph_0_L, loopCondSelectSplit_resetGMEM_dec_del_bph_0_R;
    {loopBbSelectMerge_resetGMEM_dec_del_dltx_0} loopCondSelectMerge_resetGMEM_dec_del_dltx_0 -> loopCondSelectSplit_resetGMEM_dec_del_dltx_0_L, loopCondSelectSplit_resetGMEM_dec_del_dltx_0_R;
    {loopInv_resetGMEM_dec_del_dltx_0} loopBbSelectMerge_resetGMEM_dec_del_dltx_0 -> loopBbSelectSplit_resetGMEM_dec_del_dltx_0_L, loopBbSelectSplit_resetGMEM_dec_del_dltx_0_R;
    {loopBbSelectMerge_resetGMEM_dec_del_bpl_0} loopCondSelectMerge_resetGMEM_dec_del_bpl_0 -> loopCondSelectSplit_resetGMEM_dec_del_bpl_0_L, loopCondSelectSplit_resetGMEM_dec_del_bpl_0_R;
    {loopInv_resetGMEM_dec_del_bpl_0} loopBbSelectMerge_resetGMEM_dec_del_bpl_0 -> loopBbSelectSplit_resetGMEM_dec_del_bpl_0_L, loopBbSelectSplit_resetGMEM_dec_del_bpl_0_R;
    {loopInv_resetGMEM_dec_del_dhx_0} loopBbSelectMerge_resetGMEM_dec_del_dhx_0 -> loopBbSelectSplit_resetGMEM_dec_del_dhx_0_L, loopBbSelectSplit_resetGMEM_dec_del_dhx_0_R;
    {reset_I44_} reset_I43_ -> sig_reset_I43__reset_I44__L, sig_reset_I43__reset_I44__R;
    {loopBbSelectMerge_resetGMEM_dec_del_dhx_0} loopCondSelectMerge_resetGMEM_dec_del_dhx_0 -> loopCondSelectSplit_resetGMEM_dec_del_dhx_0_L, loopCondSelectSplit_resetGMEM_dec_del_dhx_0_R;
    {loopInv_resetGMEM_delay_dltx_0} loopBbSelectMerge_resetGMEM_delay_dltx_0 -> loopBbSelectSplit_resetGMEM_delay_dltx_0_L, loopBbSelectSplit_resetGMEM_delay_dltx_0_R;
    {loopBbSelectMerge_resetGMEM_delay_dltx_0} loopCondSelectMerge_resetGMEM_delay_dltx_0 -> loopCondSelectSplit_resetGMEM_delay_dltx_0_L, loopCondSelectSplit_resetGMEM_delay_dltx_0_R;
    {loopBbSelectMerge_resetGMEM_accumc_0} loopCondSelectMerge_resetGMEM_accumc_0 -> loopCondSelectSplit_resetGMEM_accumc_0_L, loopCondSelectSplit_resetGMEM_accumc_0_R;
    {reset_I66_} reset_I65_ -> sig_reset_I65__reset_I66__L, sig_reset_I65__reset_I66__R;
    {loopInv_resetGMEM_accumd_0} loopBbSelectMerge_resetGMEM_accumd_0 -> loopBbSelectSplit_resetGMEM_accumd_0_L, loopBbSelectSplit_resetGMEM_accumd_0_R;
    {loopInv_resetGMEM_accumc_0} loopBbSelectMerge_resetGMEM_accumc_0 -> loopBbSelectSplit_resetGMEM_accumc_0_L, loopBbSelectSplit_resetGMEM_accumc_0_R;
    {loopBbSelectMerge_resetGMEM_accumd_0} loopCondSelectMerge_resetGMEM_accumd_0 -> loopCondSelectSplit_resetGMEM_accumd_0_L, loopCondSelectSplit_resetGMEM_accumd_0_R;
    {loopInv_resetGMEM_tqmf_0} loopBbSelectMerge_resetGMEM_tqmf_0 -> loopBbSelectSplit_resetGMEM_tqmf_0_L, loopBbSelectSplit_resetGMEM_tqmf_0_R;
    {loopBbSelectMerge_resetGMEM_tqmf_0} loopCondSelectMerge_resetGMEM_tqmf_0 -> loopCondSelectSplit_resetGMEM_tqmf_0_L, loopCondSelectSplit_resetGMEM_tqmf_0_R
  }
}

defproc logsch (chan?(int<32>) logsch_in_0; chan?(int<32>) logsch_in_1; chan?(int<32>) logschGMEM_wh_code_table_out; chan!(int<32>) logsch_out; chan!(int<1>) logschGMEM_wh_code_table_in_0; chan!(int<64>) logschGMEM_wh_code_table_in_1; chan!(int<32>) logschGMEM_wh_code_table_in_2; chan!(int<1>) logschGMEM_wh_code_table_USE)
{
  /* Define channels */
  chan(int<64>) const_logsch_127_0_;
  chan(int<64>) const_logsch_7_0_;
  chan(int<32>) const_logsch_0_0_;
  chan(int<32>) const_logsch_22528_0_;
  chan(int<32>) const_logsch_22528_1_;
  chan(int<32>) const_logsch_0_1_;
  chan(int<64>) logsch_I0_;
  chan(int<64>) logsch_I1_;
  chan(int<64>) logsch_I2_;
  chan(int<32>) logsch_I3_;
  chan(int<64>) logsch_I4_;
  chan(int<32>) const_logsch_0_2_;
  chan(int<1>) const_logsch_1_0_;
  chan(int<32>) logsch_I7_;
  chan(int<1>) logsch_I8_;
  chan(int<32>) sig_logsch_I7__logsch_I8__L;
  chan(int<32>) sig_logsch_I7__logsch_I8__R;
  chan(int<1>) logsch_I10_;
  chan(int<32>) sig_logsch_I7__logsch_I10__L;
  chan(int<32>) sig_logsch_I7__logsch_I10__R;
  chan(int<32>) Merge_logsch_I13_;
  chan(int<32>) Merge_logsch_I13_logsch_I10_;
  chan(int<1>) intraEnabler_logschGMEM_wh_code_table_0;
  chan(int<1>) intraEnabler_logschGMEM_wh_code_table_0_source;
  chan(int<1>) intraEnabler_logschGMEM_wh_code_table_0_sub;
  chan(int<32>) logsch_I6_;
  chan(int<32>) sink0;
  chan(int<32>) sink1;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    127 -> const_logsch_127_0_;
    7 -> const_logsch_7_0_;
    0 -> const_logsch_0_0_;
    22528 -> const_logsch_22528_0_;
    22528 -> const_logsch_22528_1_;
    0 -> const_logsch_0_1_;
    0 -> const_logsch_0_2_;
    1 -> const_logsch_1_0_;
    1 -> intraEnabler_logschGMEM_wh_code_table_0_source;
    intraEnabler_logschGMEM_wh_code_table_0_source - intraEnabler_logschGMEM_wh_code_table_0 -> intraEnabler_logschGMEM_wh_code_table_0_sub;
    intraEnabler_logschGMEM_wh_code_table_0_sub -> [6,1] intraEnabler_logschGMEM_wh_code_table_0;
    Merge_logsch_I13_ -> logsch_out;
    int(int(int(sig_logsch_I7__logsch_I8__L+1,32)+int(~const_logsch_22528_0_,32),32)<=2147483647) &     int(int(int(sig_logsch_I7__logsch_I8__L+1,32)+int(~const_logsch_22528_0_,32),32) != 0) -> logsch_I10_;
    const_logsch_1_0_ -> logschGMEM_wh_code_table_in_0;
    logsch_I4_ -> logschGMEM_wh_code_table_in_1;
    const_logsch_0_2_ -> logschGMEM_wh_code_table_in_2;
    intraEnabler_logschGMEM_wh_code_table_0 -> logschGMEM_wh_code_table_USE;
    (logsch_in_1 ^ (1 << 63)) - (1 << 63) -> logsch_I0_;
    logsch_I0_ * const_logsch_127_0_ -> logsch_I1_;
    logsch_I1_ >> const_logsch_7_0_ -> logsch_I2_;
    logsch_I2_ -> logsch_I3_;
    (logsch_in_0 ^ (1 << 63)) - (1 << 63) -> logsch_I4_;
    logschGMEM_wh_code_table_out -> logsch_I6_;
    logsch_I6_ + logsch_I3_ -> logsch_I7_;
    int(int(int(logsch_I7_+1,32)+int(~const_logsch_0_0_,32),32) > 2147483647) -> logsch_I8_;
    {logsch_I10_} sig_logsch_I7__logsch_I10__L, const_logsch_22528_1_ -> Merge_logsch_I13_logsch_I10_;
    {logsch_I8_} Merge_logsch_I13_logsch_I10_, const_logsch_0_1_ -> Merge_logsch_I13_;
    {logsch_I10_} sig_logsch_I7__logsch_I8__L -> sig_logsch_I7__logsch_I10__L, sig_logsch_I7__logsch_I10__R;
    {logsch_I8_} logsch_I7_ -> sig_logsch_I7__logsch_I8__L, sig_logsch_I7__logsch_I8__R
  }
}

defproc uppol1 (chan?(int<32>) uppol1_in_0; chan?(int<32>) uppol1_in_1; chan?(int<32>) uppol1_in_2; chan?(int<32>) uppol1_in_3; chan!(int<32>) uppol1_out)
{
  /* Define channels */
  chan(int<64>) const_uppol1_255_0_;
  chan(int<64>) const_uppol1_8_0_;
  chan(int<64>) const_uppol1_1_0_;
  chan(int<32>) const_uppol1_192_0_;
  chan(int<32>) const_uppol1_192_1_;
  chan(int<32>) const_uppol1_15360_0_;
  chan(int<32>) const_uppol1_0_0_;
  chan(int<64>) uppol1_I0_;
  chan(int<64>) uppol1_I1_;
  chan(int<64>) uppol1_I2_;
  chan(int<64>) uppol1_I3_;
  chan(int<64>) uppol1_I4_;
  chan(int<64>) uppol1_I5_;
  chan(int<1>) uppol1_I6_;
  chan(int<64>) sig_uppol1_I2__uppol1_I6__L;
  chan(int<64>) sig_uppol1_I2__uppol1_I6__R;
  chan(int<32>) uppol1_I8_;
  chan(int<32>) uppol1_I9_;
  chan(int<32>) uppol1_I11_;
  chan(int<32>) uppol1_I12_;
  chan(int<32>) uppol1_I15_;
  chan(int<1>) uppol1_I16_;
  chan(int<32>) sig_Merge_uppol1_I14__uppol1_I16__L;
  chan(int<32>) sig_Merge_uppol1_I14__uppol1_I16__R;
  chan(int<32>) sig_uppol1_I15__uppol1_I16__L;
  chan(int<32>) sig_uppol1_I15__uppol1_I16__R;
  chan(int<32>) uppol1_I20_;
  chan(int<1>) uppol1_I21_;
  chan(int<32>) sig_Merge_uppol1_I19__uppol1_I21__L;
  chan(int<32>) sig_Merge_uppol1_I19__uppol1_I21__R;
  chan(int<32>) sig_uppol1_I20__uppol1_I21__L;
  chan(int<32>) sig_uppol1_I20__uppol1_I21__R;
  chan(int<32>) Merge_uppol1_I14_;
  chan(int<32>) Merge_uppol1_I19_;
  chan(int<32>) Merge_uppol1_I24_;
  chan(int<32>) sink0;
  chan(int<32>) sink1;
  chan(int<32>) sink2;
  chan(int<32>) sink3;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    255 -> const_uppol1_255_0_;
    8 -> const_uppol1_8_0_;
    -1 -> const_uppol1_1_0_;
    192 -> const_uppol1_192_0_;
    -192 -> const_uppol1_192_1_;
    15360 -> const_uppol1_15360_0_;
    0 -> const_uppol1_0_0_;
    sig_uppol1_I2__uppol1_I6__R -> uppol1_I8_;
    uppol1_I8_ + const_uppol1_192_0_ -> uppol1_I9_;
    Merge_uppol1_I24_ -> uppol1_out;
    sig_uppol1_I2__uppol1_I6__L -> uppol1_I11_;
    uppol1_I11_ + const_uppol1_192_1_ -> uppol1_I12_;
    int(int(int(Merge_uppol1_I19_+1,32)+int(~uppol1_I20_,32),32) > 2147483647) -> uppol1_I21_;
    const_uppol1_0_0_ - uppol1_I15_ -> uppol1_I20_;
    const_uppol1_15360_0_ - uppol1_in_1 -> uppol1_I15_;
    int(int(int(Merge_uppol1_I14_+1,32)+int(~uppol1_I15_,32),32)<=2147483647) &     int(int(int(Merge_uppol1_I14_+1,32)+int(~uppol1_I15_,32),32) != 0) -> uppol1_I16_;
    (uppol1_in_0 ^ (1 << 63)) - (1 << 63) -> uppol1_I0_;
    uppol1_I0_ * const_uppol1_255_0_ -> uppol1_I1_;
    uppol1_I1_ >>> const_uppol1_8_0_ -> uppol1_I2_;
    (uppol1_in_2 ^ (1 << 63)) - (1 << 63) -> uppol1_I3_;
    (uppol1_in_3 ^ (1 << 63)) - (1 << 63) -> uppol1_I4_;
    uppol1_I3_ * uppol1_I4_ -> uppol1_I5_;
    int(int(int(uppol1_I5_+1,64)+int(~const_uppol1_1_0_,64),64)<=9223372036854775807) &     int(int(int(uppol1_I5_+1,64)+int(~const_uppol1_1_0_,64),64) != 0) -> uppol1_I6_;
    {uppol1_I16_} sig_Merge_uppol1_I14__uppol1_I16__L, sig_uppol1_I15__uppol1_I16__R -> Merge_uppol1_I19_;
    {uppol1_I6_} uppol1_I12_, uppol1_I9_ -> Merge_uppol1_I14_;
    {uppol1_I21_} sig_Merge_uppol1_I19__uppol1_I21__L, sig_uppol1_I20__uppol1_I21__R -> Merge_uppol1_I24_;
    {uppol1_I21_} uppol1_I20_ -> sig_uppol1_I20__uppol1_I21__L, sig_uppol1_I20__uppol1_I21__R;
    {uppol1_I6_} uppol1_I2_ -> sig_uppol1_I2__uppol1_I6__L, sig_uppol1_I2__uppol1_I6__R;
    {uppol1_I16_} Merge_uppol1_I14_ -> sig_Merge_uppol1_I14__uppol1_I16__L, sig_Merge_uppol1_I14__uppol1_I16__R;
    {uppol1_I21_} Merge_uppol1_I19_ -> sig_Merge_uppol1_I19__uppol1_I21__L, sig_Merge_uppol1_I19__uppol1_I21__R;
    {uppol1_I16_} uppol1_I15_ -> sig_uppol1_I15__uppol1_I16__L, sig_uppol1_I15__uppol1_I16__R
  }
}

defproc uppol2 (chan?(int<32>) uppol2_in_0; chan?(int<32>) uppol2_in_1; chan?(int<32>) uppol2_in_2; chan?(int<32>) uppol2_in_3; chan?(int<32>) uppol2_in_4; chan!(int<32>) uppol2_out)
{
  /* Define channels */
  chan(int<64>) const_uppol2_2_0_;
  chan(int<64>) const_uppol2_1_0_;
  chan(int<64>) const_uppol2_0_0_;
  chan(int<64>) const_uppol2_7_0_;
  chan(int<64>) const_uppol2_1_1_;
  chan(int<64>) const_uppol2_128_0_;
  chan(int<64>) const_uppol2_128_1_;
  chan(int<64>) const_uppol2_127_0_;
  chan(int<64>) const_uppol2_7_1_;
  chan(int<32>) const_uppol2_12288_0_;
  chan(int<32>) const_uppol2_12288_1_;
  chan(int<32>) const_uppol2_12288_2_;
  chan(int<32>) const_uppol2_12288_3_;
  chan(int<64>) uppol2_I0_;
  chan(int<64>) uppol2_I1_;
  chan(int<64>) uppol2_I2_;
  chan(int<64>) uppol2_I3_;
  chan(int<64>) uppol2_I4_;
  chan(int<1>) uppol2_I5_;
  chan(int<64>) sig_uppol2_I1__uppol2_I5__L;
  chan(int<64>) sig_uppol2_I1__uppol2_I5__R;
  chan(int<64>) uppol2_I7_;
  chan(int<64>) uppol2_I10_;
  chan(int<64>) uppol2_I11_;
  chan(int<64>) uppol2_I12_;
  chan(int<1>) uppol2_I13_;
  chan(int<64>) sig_uppol2_I10__uppol2_I13__L;
  chan(int<64>) sig_uppol2_I10__uppol2_I13__R;
  chan(int<64>) uppol2_I15_;
  chan(int<64>) uppol2_I17_;
  chan(int<64>) uppol2_I20_;
  chan(int<64>) uppol2_I21_;
  chan(int<64>) uppol2_I22_;
  chan(int<64>) uppol2_I23_;
  chan(int<32>) uppol2_I24_;
  chan(int<1>) uppol2_I25_;
  chan(int<32>) sig_uppol2_I24__uppol2_I25__L;
  chan(int<32>) sig_uppol2_I24__uppol2_I25__R;
  chan(int<1>) uppol2_I27_;
  chan(int<32>) sig_uppol2_I24__uppol2_I27__L;
  chan(int<32>) sig_uppol2_I24__uppol2_I27__R;
  chan(int<64>) Merge_uppol2_I9_;
  chan(int<64>) Merge_uppol2_I19_;
  chan(int<32>) Merge_uppol2_I30_;
  chan(int<32>) Merge_uppol2_I30_uppol2_I27_;
  chan(int<32>) sink0;
  chan(int<32>) sink1;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    2 -> const_uppol2_2_0_;
    -1 -> const_uppol2_1_0_;
    0 -> const_uppol2_0_0_;
    7 -> const_uppol2_7_0_;
    -1 -> const_uppol2_1_1_;
    128 -> const_uppol2_128_0_;
    -128 -> const_uppol2_128_1_;
    127 -> const_uppol2_127_0_;
    7 -> const_uppol2_7_1_;
    12288 -> const_uppol2_12288_0_;
    -12288 -> const_uppol2_12288_1_;
    -12288 -> const_uppol2_12288_2_;
    12288 -> const_uppol2_12288_3_;
    const_uppol2_0_0_ - sig_uppol2_I1__uppol2_I5__R -> uppol2_I7_;
    uppol2_I23_ -> uppol2_I24_;
    Merge_uppol2_I9_ >>> const_uppol2_7_0_ -> uppol2_I10_;
    (uppol2_in_1 ^ (1 << 63)) - (1 << 63) -> uppol2_I20_;
    uppol2_I20_ * const_uppol2_127_0_ -> uppol2_I21_;
    uppol2_I21_ >> const_uppol2_7_1_ -> uppol2_I22_;
    int(int(int(uppol2_I12_+1,64)+int(~const_uppol2_1_1_,64),64)<=9223372036854775807) &     int(int(int(uppol2_I12_+1,64)+int(~const_uppol2_1_1_,64),64) != 0) -> uppol2_I13_;
    sig_uppol2_I10__uppol2_I13__R + const_uppol2_128_0_ -> uppol2_I15_;
    int(int(int(uppol2_I24_+1,32)+int(~const_uppol2_12288_0_,32),32)<=2147483647) &     int(int(int(uppol2_I24_+1,32)+int(~const_uppol2_12288_0_,32),32) != 0) -> uppol2_I25_;
    sig_uppol2_I10__uppol2_I13__L + const_uppol2_128_1_ -> uppol2_I17_;
    int(int(int(sig_uppol2_I24__uppol2_I25__L+1,32)+int(~const_uppol2_12288_1_,32),32) > 2147483647) -> uppol2_I27_;
    Merge_uppol2_I19_ + uppol2_I22_ -> uppol2_I23_;
    (uppol2_in_4 ^ (1 << 63)) - (1 << 63) -> uppol2_I11_;
    uppol2_I2_ * uppol2_I11_ -> uppol2_I12_;
    (uppol2_in_0 ^ (1 << 63)) - (1 << 63) -> uppol2_I0_;
    uppol2_I0_ << const_uppol2_2_0_ -> uppol2_I1_;
    (uppol2_in_2 ^ (1 << 63)) - (1 << 63) -> uppol2_I2_;
    (uppol2_in_3 ^ (1 << 63)) - (1 << 63) -> uppol2_I3_;
    uppol2_I2_ * uppol2_I3_ -> uppol2_I4_;
    int(int(int(uppol2_I4_+1,64)+int(~const_uppol2_1_0_,64),64)<=9223372036854775807) &     int(int(int(uppol2_I4_+1,64)+int(~const_uppol2_1_0_,64),64) != 0) -> uppol2_I5_;
    Merge_uppol2_I30_ -> uppol2_out;
    {uppol2_I5_} sig_uppol2_I1__uppol2_I5__L, uppol2_I7_ -> Merge_uppol2_I9_;
    {uppol2_I13_} uppol2_I17_, uppol2_I15_ -> Merge_uppol2_I19_;
    {uppol2_I25_} Merge_uppol2_I30_uppol2_I27_, const_uppol2_12288_3_ -> Merge_uppol2_I30_;
    {uppol2_I27_} sig_uppol2_I24__uppol2_I27__L, const_uppol2_12288_2_ -> Merge_uppol2_I30_uppol2_I27_;
    {uppol2_I25_} uppol2_I24_ -> sig_uppol2_I24__uppol2_I25__L, sig_uppol2_I24__uppol2_I25__R;
    {uppol2_I27_} sig_uppol2_I24__uppol2_I25__L -> sig_uppol2_I24__uppol2_I27__L, sig_uppol2_I24__uppol2_I27__R;
    {uppol2_I13_} uppol2_I10_ -> sig_uppol2_I10__uppol2_I13__L, sig_uppol2_I10__uppol2_I13__R;
    {uppol2_I5_} uppol2_I1_ -> sig_uppol2_I1__uppol2_I5__L, sig_uppol2_I1__uppol2_I5__R
  }
}

defproc filtep (chan?(int<32>) filtep_in_0; chan?(int<32>) filtep_in_1; chan?(int<32>) filtep_in_2; chan?(int<32>) filtep_in_3; chan!(int<32>) filtep_out)
{
  /* Define channels */
  chan(int<32>) const_filtep_1_0_;
  chan(int<32>) const_filtep_1_1_;
  chan(int<64>) const_filtep_15_0_;
  chan(int<32>) filtep_I0_;
  chan(int<64>) filtep_I1_;
  chan(int<64>) filtep_I2_;
  chan(int<64>) filtep_I3_;
  chan(int<32>) filtep_I4_;
  chan(int<64>) filtep_I5_;
  chan(int<64>) filtep_I6_;
  chan(int<64>) filtep_I7_;
  chan(int<64>) filtep_I8_;
  chan(int<64>) filtep_I9_;
  chan(int<32>) filtep_I10_;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    1 -> const_filtep_1_0_;
    1 -> const_filtep_1_1_;
    15 -> const_filtep_15_0_;
    (filtep_I4_ ^ (1 << 63)) - (1 << 63) -> filtep_I5_;
    (filtep_in_3 ^ (1 << 63)) - (1 << 63) -> filtep_I6_;
    filtep_I6_ * filtep_I5_ -> filtep_I7_;
    filtep_I3_ + filtep_I7_ -> filtep_I8_;
    filtep_I8_ >> const_filtep_15_0_ -> filtep_I9_;
    filtep_I10_ -> filtep_out;
    filtep_I9_ -> filtep_I10_;
    filtep_in_0 << const_filtep_1_0_ -> filtep_I0_;
    (filtep_I0_ ^ (1 << 63)) - (1 << 63) -> filtep_I1_;
    (filtep_in_1 ^ (1 << 63)) - (1 << 63) -> filtep_I2_;
    filtep_I2_ * filtep_I1_ -> filtep_I3_;
    filtep_in_2 << const_filtep_1_1_ -> filtep_I4_
  }
}

defproc encode (chan?(int<32>) encode_in_0; chan?(int<32>) encode_in_1; chan?(int<1>) encodeupzero_out; chan?(int<32>) encodeupzero_PP1_out; chan?(int<32>) encodeupzero_PP2_out; chan?(int<32>) encodeGMEM_yh_out; chan?(int<32>) encodeGMEM_rlt1_out; chan?(int<32>) encodeGMEM_rlt2_out; chan?(int<32>) encodeGMEM_qq2_code2_table_out; chan?(int<32>) encodeGMEM_delay_dltx_out; chan?(int<32>) encodeGMEM_qq4_code4_table_out; chan?(int<32>) encodeGMEM_quant26bt_neg_out; chan?(int<32>) encodeGMEM_quant26bt_pos_out; chan?(int<32>) encodeGMEM_decis_levl_out; chan?(int<32>) encodeGMEM_nbh_out; chan?(int<32>) encodeGMEM_nbl_out; chan?(int<32>) encodeGMEM_deth_out; chan?(int<32>) encodeGMEM_delay_bph_out; chan?(int<32>) encodeGMEM_detl_out; chan?(int<32>) encodeGMEM_ph2_out; chan?(int<32>) encodeGMEM_rh1_out; chan?(int<32>) encodeGMEM_delay_bpl_out; chan?(int<32>) encodeGMEM_rh2_out; chan?(int<32>) encodeGMEM_sph_out; chan?(int<32>) encodeGMEM_ph1_out; chan?(int<32>) encodeGMEM_spl_out; chan?(int<32>) encodeGMEM_delay_dhx_out; chan?(int<32>) encodefiltez_PP0_out; chan?(int<32>) encodefiltez_PP1_out; chan?(int<32>) encodeGMEM_sh_out; chan?(int<32>) encodeuppol1_out; chan?(int<32>) encodeuppol2_out; chan?(int<32>) encodelogsch_out; chan?(int<32>) encodeGMEM_wh_code_table_out; chan?(int<32>) encodeGMEM_sl_out; chan?(int<32>) encodelogscl_out; chan?(int<32>) encodeGMEM_wl_code_table_out; chan?(int<32>) encodeGMEM_plt1_out; chan?(int<32>) encodeGMEM_plt2_out; chan?(int<32>) encodeGMEM_h_out; chan?(int<32>) encodeGMEM_dh_out; chan?(int<32>) encodescalel_out; chan?(int<32>) encodeGMEM_ilb_table_out; chan?(int<32>) encodeGMEM_tqmf_out; chan?(int<32>) encodeGMEM_ph_out; chan?(int<32>) encodeGMEM_ah1_out; chan?(int<32>) encodeGMEM_ah2_out; chan?(int<32>) encodeGMEM_al1_out; chan?(int<32>) encodefiltep_out; chan?(int<32>) encodeGMEM_al2_out; chan?(int<32>) encodeGMEM_xh_out; chan?(int<32>) encodeGMEM_xl_out; chan?(int<32>) encodeGMEM_dlt_out; chan?(int<32>) encodefiltez_out; chan?(int<32>) encodeGMEM_eh_out; chan?(int<32>) encodeGMEM_plt_out; chan?(int<32>) encodeGMEM_el_out; chan?(int<32>) encodeGMEM_rlt_out; chan?(int<32>) encodeGMEM_ih_out; chan?(int<32>) encodeGMEM_il_out; chan?(int<32>) encodeGMEM_szh_out; chan?(int<32>) encodeGMEM_szl_out; chan?(int<1>) encodelogschGMEM_wh_code_table_USE; chan?(int<1>) encodelogschGMEM_wh_code_table_in_0; chan?(int<64>) encodelogschGMEM_wh_code_table_in_1; chan?(int<32>) encodelogschGMEM_wh_code_table_in_2; chan?(int<1>) encodelogsclGMEM_wl_code_table_USE; chan?(int<1>) encodelogsclGMEM_wl_code_table_in_0; chan?(int<64>) encodelogsclGMEM_wl_code_table_in_1; chan?(int<32>) encodelogsclGMEM_wl_code_table_in_2; chan?(int<1>) encodeupzeroupzero_PP1_USE; chan?(int<1>) encodeupzeroupzero_PP1_in_0; chan?(int<64>) encodeupzeroupzero_PP1_in_1; chan?(int<32>) encodeupzeroupzero_PP1_in_2; chan?(int<1>) encodeupzeroupzero_PP2_USE; chan?(int<1>) encodeupzeroupzero_PP2_in_0; chan?(int<64>) encodeupzeroupzero_PP2_in_1; chan?(int<32>) encodeupzeroupzero_PP2_in_2; chan?(int<1>) encodescalelGMEM_ilb_table_USE; chan?(int<1>) encodescalelGMEM_ilb_table_in_0; chan?(int<64>) encodescalelGMEM_ilb_table_in_1; chan?(int<32>) encodescalelGMEM_ilb_table_in_2; chan?(int<1>) encodefiltezfiltez_PP0_USE; chan?(int<1>) encodefiltezfiltez_PP0_in_0; chan?(int<64>) encodefiltezfiltez_PP0_in_1; chan?(int<32>) encodefiltezfiltez_PP0_in_2; chan?(int<1>) encodefiltezfiltez_PP1_USE; chan?(int<1>) encodefiltezfiltez_PP1_in_0; chan?(int<64>) encodefiltezfiltez_PP1_in_1; chan?(int<32>) encodefiltezfiltez_PP1_in_2; chan!(int<32>) encode_out; chan!(int<32>) encodeupzero_in_0; chan!(int<64>) encodeupzero_in_1; chan!(int<64>) encodeupzero_in_2; chan!(int<1>) encodeupzero_USE; chan!(int<1>) encodeupzero_PP1_in_0; chan!(int<64>) encodeupzero_PP1_in_1; chan!(int<32>) encodeupzero_PP1_in_2; chan!(int<1>) encodeupzero_PP1_USE; chan!(int<1>) encodeupzero_PP2_in_0; chan!(int<64>) encodeupzero_PP2_in_1; chan!(int<32>) encodeupzero_PP2_in_2; chan!(int<1>) encodeupzero_PP2_USE; chan!(int<1>) encodeGMEM_yh_in_0; chan!(int<64>) encodeGMEM_yh_in_1; chan!(int<32>) encodeGMEM_yh_in_2; chan!(int<1>) encodeGMEM_yh_USE; chan!(int<1>) encodeGMEM_rlt1_in_0; chan!(int<64>) encodeGMEM_rlt1_in_1; chan!(int<32>) encodeGMEM_rlt1_in_2; chan!(int<1>) encodeGMEM_rlt1_USE; chan!(int<1>) encodeGMEM_rlt2_in_0; chan!(int<64>) encodeGMEM_rlt2_in_1; chan!(int<32>) encodeGMEM_rlt2_in_2; chan!(int<1>) encodeGMEM_rlt2_USE; chan!(int<1>) encodeGMEM_qq2_code2_table_in_0; chan!(int<64>) encodeGMEM_qq2_code2_table_in_1; chan!(int<32>) encodeGMEM_qq2_code2_table_in_2; chan!(int<1>) encodeGMEM_qq2_code2_table_USE; chan!(int<1>) encodeGMEM_delay_dltx_in_0; chan!(int<64>) encodeGMEM_delay_dltx_in_1; chan!(int<32>) encodeGMEM_delay_dltx_in_2; chan!(int<1>) encodeGMEM_delay_dltx_USE; chan!(int<1>) encodeGMEM_qq4_code4_table_in_0; chan!(int<64>) encodeGMEM_qq4_code4_table_in_1; chan!(int<32>) encodeGMEM_qq4_code4_table_in_2; chan!(int<1>) encodeGMEM_qq4_code4_table_USE; chan!(int<1>) encodeGMEM_quant26bt_neg_in_0; chan!(int<64>) encodeGMEM_quant26bt_neg_in_1; chan!(int<32>) encodeGMEM_quant26bt_neg_in_2; chan!(int<1>) encodeGMEM_quant26bt_neg_USE; chan!(int<1>) encodeGMEM_quant26bt_pos_in_0; chan!(int<64>) encodeGMEM_quant26bt_pos_in_1; chan!(int<32>) encodeGMEM_quant26bt_pos_in_2; chan!(int<1>) encodeGMEM_quant26bt_pos_USE; chan!(int<1>) encodeGMEM_decis_levl_in_0; chan!(int<64>) encodeGMEM_decis_levl_in_1; chan!(int<32>) encodeGMEM_decis_levl_in_2; chan!(int<1>) encodeGMEM_decis_levl_USE; chan!(int<1>) encodeGMEM_nbh_in_0; chan!(int<64>) encodeGMEM_nbh_in_1; chan!(int<32>) encodeGMEM_nbh_in_2; chan!(int<1>) encodeGMEM_nbh_USE; chan!(int<1>) encodeGMEM_nbl_in_0; chan!(int<64>) encodeGMEM_nbl_in_1; chan!(int<32>) encodeGMEM_nbl_in_2; chan!(int<1>) encodeGMEM_nbl_USE; chan!(int<1>) encodeGMEM_deth_in_0; chan!(int<64>) encodeGMEM_deth_in_1; chan!(int<32>) encodeGMEM_deth_in_2; chan!(int<1>) encodeGMEM_deth_USE; chan!(int<1>) encodeGMEM_delay_bph_in_0; chan!(int<64>) encodeGMEM_delay_bph_in_1; chan!(int<32>) encodeGMEM_delay_bph_in_2; chan!(int<1>) encodeGMEM_delay_bph_USE; chan!(int<1>) encodeGMEM_detl_in_0; chan!(int<64>) encodeGMEM_detl_in_1; chan!(int<32>) encodeGMEM_detl_in_2; chan!(int<1>) encodeGMEM_detl_USE; chan!(int<1>) encodeGMEM_ph2_in_0; chan!(int<64>) encodeGMEM_ph2_in_1; chan!(int<32>) encodeGMEM_ph2_in_2; chan!(int<1>) encodeGMEM_ph2_USE; chan!(int<1>) encodeGMEM_rh1_in_0; chan!(int<64>) encodeGMEM_rh1_in_1; chan!(int<32>) encodeGMEM_rh1_in_2; chan!(int<1>) encodeGMEM_rh1_USE; chan!(int<1>) encodeGMEM_delay_bpl_in_0; chan!(int<64>) encodeGMEM_delay_bpl_in_1; chan!(int<32>) encodeGMEM_delay_bpl_in_2; chan!(int<1>) encodeGMEM_delay_bpl_USE; chan!(int<1>) encodeGMEM_rh2_in_0; chan!(int<64>) encodeGMEM_rh2_in_1; chan!(int<32>) encodeGMEM_rh2_in_2; chan!(int<1>) encodeGMEM_rh2_USE; chan!(int<1>) encodeGMEM_sph_in_0; chan!(int<64>) encodeGMEM_sph_in_1; chan!(int<32>) encodeGMEM_sph_in_2; chan!(int<1>) encodeGMEM_sph_USE; chan!(int<1>) encodeGMEM_ph1_in_0; chan!(int<64>) encodeGMEM_ph1_in_1; chan!(int<32>) encodeGMEM_ph1_in_2; chan!(int<1>) encodeGMEM_ph1_USE; chan!(int<1>) encodeGMEM_spl_in_0; chan!(int<64>) encodeGMEM_spl_in_1; chan!(int<32>) encodeGMEM_spl_in_2; chan!(int<1>) encodeGMEM_spl_USE; chan!(int<1>) encodeGMEM_delay_dhx_in_0; chan!(int<64>) encodeGMEM_delay_dhx_in_1; chan!(int<32>) encodeGMEM_delay_dhx_in_2; chan!(int<1>) encodeGMEM_delay_dhx_USE; chan!(int<1>) encodefiltez_PP0_in_0; chan!(int<64>) encodefiltez_PP0_in_1; chan!(int<32>) encodefiltez_PP0_in_2; chan!(int<1>) encodefiltez_PP0_USE; chan!(int<1>) encodefiltez_PP1_in_0; chan!(int<64>) encodefiltez_PP1_in_1; chan!(int<32>) encodefiltez_PP1_in_2; chan!(int<1>) encodefiltez_PP1_USE; chan!(int<1>) encodeGMEM_sh_in_0; chan!(int<64>) encodeGMEM_sh_in_1; chan!(int<32>) encodeGMEM_sh_in_2; chan!(int<1>) encodeGMEM_sh_USE; chan!(int<32>) encodeuppol1_in_0; chan!(int<32>) encodeuppol1_in_1; chan!(int<32>) encodeuppol1_in_2; chan!(int<32>) encodeuppol1_in_3; chan!(int<1>) encodeuppol1_USE; chan!(int<32>) encodeuppol2_in_0; chan!(int<32>) encodeuppol2_in_1; chan!(int<32>) encodeuppol2_in_2; chan!(int<32>) encodeuppol2_in_3; chan!(int<32>) encodeuppol2_in_4; chan!(int<1>) encodeuppol2_USE; chan!(int<32>) encodelogsch_in_0; chan!(int<32>) encodelogsch_in_1; chan!(int<1>) encodelogsch_USE; chan!(int<1>) encodeGMEM_wh_code_table_in_0; chan!(int<64>) encodeGMEM_wh_code_table_in_1; chan!(int<32>) encodeGMEM_wh_code_table_in_2; chan!(int<1>) encodeGMEM_wh_code_table_USE; chan!(int<1>) encodeGMEM_sl_in_0; chan!(int<64>) encodeGMEM_sl_in_1; chan!(int<32>) encodeGMEM_sl_in_2; chan!(int<1>) encodeGMEM_sl_USE; chan!(int<32>) encodelogscl_in_0; chan!(int<32>) encodelogscl_in_1; chan!(int<1>) encodelogscl_USE; chan!(int<1>) encodeGMEM_wl_code_table_in_0; chan!(int<64>) encodeGMEM_wl_code_table_in_1; chan!(int<32>) encodeGMEM_wl_code_table_in_2; chan!(int<1>) encodeGMEM_wl_code_table_USE; chan!(int<1>) encodeGMEM_plt1_in_0; chan!(int<64>) encodeGMEM_plt1_in_1; chan!(int<32>) encodeGMEM_plt1_in_2; chan!(int<1>) encodeGMEM_plt1_USE; chan!(int<1>) encodeGMEM_plt2_in_0; chan!(int<64>) encodeGMEM_plt2_in_1; chan!(int<32>) encodeGMEM_plt2_in_2; chan!(int<1>) encodeGMEM_plt2_USE; chan!(int<1>) encodeGMEM_h_in_0; chan!(int<64>) encodeGMEM_h_in_1; chan!(int<32>) encodeGMEM_h_in_2; chan!(int<1>) encodeGMEM_h_USE; chan!(int<1>) encodeGMEM_dh_in_0; chan!(int<64>) encodeGMEM_dh_in_1; chan!(int<32>) encodeGMEM_dh_in_2; chan!(int<1>) encodeGMEM_dh_USE; chan!(int<32>) encodescalel_in_0; chan!(int<32>) encodescalel_in_1; chan!(int<1>) encodescalel_USE; chan!(int<1>) encodeGMEM_ilb_table_in_0; chan!(int<64>) encodeGMEM_ilb_table_in_1; chan!(int<32>) encodeGMEM_ilb_table_in_2; chan!(int<1>) encodeGMEM_ilb_table_USE; chan!(int<1>) encodeGMEM_tqmf_in_0; chan!(int<64>) encodeGMEM_tqmf_in_1; chan!(int<32>) encodeGMEM_tqmf_in_2; chan!(int<1>) encodeGMEM_tqmf_USE; chan!(int<1>) encodeGMEM_ph_in_0; chan!(int<64>) encodeGMEM_ph_in_1; chan!(int<32>) encodeGMEM_ph_in_2; chan!(int<1>) encodeGMEM_ph_USE; chan!(int<1>) encodeGMEM_ah1_in_0; chan!(int<64>) encodeGMEM_ah1_in_1; chan!(int<32>) encodeGMEM_ah1_in_2; chan!(int<1>) encodeGMEM_ah1_USE; chan!(int<1>) encodeGMEM_ah2_in_0; chan!(int<64>) encodeGMEM_ah2_in_1; chan!(int<32>) encodeGMEM_ah2_in_2; chan!(int<1>) encodeGMEM_ah2_USE; chan!(int<1>) encodeGMEM_al1_in_0; chan!(int<64>) encodeGMEM_al1_in_1; chan!(int<32>) encodeGMEM_al1_in_2; chan!(int<1>) encodeGMEM_al1_USE; chan!(int<32>) encodefiltep_in_0; chan!(int<32>) encodefiltep_in_1; chan!(int<32>) encodefiltep_in_2; chan!(int<32>) encodefiltep_in_3; chan!(int<1>) encodefiltep_USE; chan!(int<1>) encodeGMEM_al2_in_0; chan!(int<64>) encodeGMEM_al2_in_1; chan!(int<32>) encodeGMEM_al2_in_2; chan!(int<1>) encodeGMEM_al2_USE; chan!(int<1>) encodeGMEM_xh_in_0; chan!(int<64>) encodeGMEM_xh_in_1; chan!(int<32>) encodeGMEM_xh_in_2; chan!(int<1>) encodeGMEM_xh_USE; chan!(int<1>) encodeGMEM_xl_in_0; chan!(int<64>) encodeGMEM_xl_in_1; chan!(int<32>) encodeGMEM_xl_in_2; chan!(int<1>) encodeGMEM_xl_USE; chan!(int<1>) encodeGMEM_dlt_in_0; chan!(int<64>) encodeGMEM_dlt_in_1; chan!(int<32>) encodeGMEM_dlt_in_2; chan!(int<1>) encodeGMEM_dlt_USE; chan!(int<64>) encodefiltez_in_0; chan!(int<64>) encodefiltez_in_1; chan!(int<1>) encodefiltez_USE; chan!(int<1>) encodeGMEM_eh_in_0; chan!(int<64>) encodeGMEM_eh_in_1; chan!(int<32>) encodeGMEM_eh_in_2; chan!(int<1>) encodeGMEM_eh_USE; chan!(int<1>) encodeGMEM_plt_in_0; chan!(int<64>) encodeGMEM_plt_in_1; chan!(int<32>) encodeGMEM_plt_in_2; chan!(int<1>) encodeGMEM_plt_USE; chan!(int<1>) encodeGMEM_el_in_0; chan!(int<64>) encodeGMEM_el_in_1; chan!(int<32>) encodeGMEM_el_in_2; chan!(int<1>) encodeGMEM_el_USE; chan!(int<1>) encodeGMEM_rlt_in_0; chan!(int<64>) encodeGMEM_rlt_in_1; chan!(int<32>) encodeGMEM_rlt_in_2; chan!(int<1>) encodeGMEM_rlt_USE; chan!(int<1>) encodeGMEM_ih_in_0; chan!(int<64>) encodeGMEM_ih_in_1; chan!(int<32>) encodeGMEM_ih_in_2; chan!(int<1>) encodeGMEM_ih_USE; chan!(int<1>) encodeGMEM_il_in_0; chan!(int<64>) encodeGMEM_il_in_1; chan!(int<32>) encodeGMEM_il_in_2; chan!(int<1>) encodeGMEM_il_USE; chan!(int<1>) encodeGMEM_szh_in_0; chan!(int<64>) encodeGMEM_szh_in_1; chan!(int<32>) encodeGMEM_szh_in_2; chan!(int<1>) encodeGMEM_szh_USE; chan!(int<1>) encodeGMEM_szl_in_0; chan!(int<64>) encodeGMEM_szl_in_1; chan!(int<32>) encodeGMEM_szl_in_2; chan!(int<1>) encodeGMEM_szl_USE; chan!(int<32>) encodelogschGMEM_wh_code_table_out; chan!(int<32>) encodelogsclGMEM_wl_code_table_out; chan!(int<32>) encodeupzeroupzero_PP1_out; chan!(int<32>) encodeupzeroupzero_PP2_out; chan!(int<32>) encodescalelGMEM_ilb_table_out; chan!(int<32>) encodefiltezfiltez_PP0_out; chan!(int<32>) encodefiltezfiltez_PP1_out)
{
  /* Define channels */
  chan(int<64>) const_encode_12_0_;
  chan(int<64>) const_encode_44_0_;
  chan(int<32>) const_encode_0_0_;
  chan(int<32>) const_encode_1_0_;
  chan(int<32>) const_encode_10_0_;
  chan(int<32>) const_encode_0_1_;
  chan(int<32>) const_encode_1_1_;
  chan(int<32>) const_encode_22_0_;
  chan(int<64>) const_encode_15_0_;
  chan(int<64>) const_encode_15_1_;
  chan(int<32>) const_encode_2_0_;
  chan(int<64>) const_encode_15_2_;
  chan(int<32>) const_encode_1_2_;
  chan(int<32>) const_encode_1_3_;
  chan(int<32>) const_encode_3_0_;
  chan(int<64>) const_encode_564_0_;
  chan(int<64>) const_encode_12_1_;
  chan(int<32>) const_encode_0_2_;
  chan(int<32>) const_encode_0_3_;
  chan(int<32>) const_encode_1_4_;
  chan(int<64>) const_encode_15_3_;
  chan(int<32>) const_encode_6_0_;
  chan(int<64>) const_encode_0_4_;
  chan(int<32>) const_encode_0_5_;
  chan(int<64>) const_encode_0_6_;
  chan(int<1>) const_encode_1_5_;
  chan(int<64>) encode_I1_;
  chan(int<64>) encode_I2_;
  chan(int<64>) const_encode_1_6_;
  chan(int<32>) const_encode_0_7_;
  chan(int<64>) const_encode_1_7_;
  chan(int<1>) const_encode_1_8_;
  chan(int<64>) encode_I4_;
  chan(int<64>) encode_I5_;
  chan(int<64>) const_encode_2_1_;
  chan(int<64>) const_encode_2_2_;
  chan(int<64>) const_encode_1_9_;
  chan(int<64>) encode_I12__adder;
  chan(int<32>) const_encode_0_8_;
  chan(int<1>) const_encode_1_10_;
  chan(int<64>) encode_I14_;
  chan(int<64>) const_encode_1_11_;
  chan(int<64>) encode_I15__adder;
  chan(int<32>) const_encode_0_9_;
  chan(int<1>) const_encode_1_12_;
  chan(int<64>) encode_I17_;
  chan(int<64>) encode_I18_;
  chan(int<64>) encode_I19_;
  chan(int<64>) const_encode_2_3_;
  chan(int<64>) encode_I20__adder;
  chan(int<64>) const_encode_2_4_;
  chan(int<64>) encode_I21__adder;
  chan(int<32>) const_encode_0_10_;
  chan(int<1>) const_encode_1_13_;
  chan(int<64>) encode_I23_;
  chan(int<32>) const_encode_0_11_;
  chan(int<1>) const_encode_1_14_;
  chan(int<64>) encode_I25_;
  chan(int<64>) encode_I26_;
  chan(int<64>) encode_I27_;
  chan(int<32>) encode_I28_;
  chan(int<1>) encode_I29_;
  chan(int<64>) sig_Merge_encode_I10__encode_I29__L;
  chan(int<64>) sig_Merge_encode_I10__encode_I29__R;
  chan(int<64>) sig_Merge_encode_I11__encode_I29__L;
  chan(int<64>) sig_Merge_encode_I11__encode_I29__R;
  chan(int<64>) sig_encode_I19__encode_I29__L;
  chan(int<64>) sig_encode_I19__encode_I29__R;
  chan(int<64>) sig_encode_I20__encode_I29__L;
  chan(int<64>) sig_encode_I20__encode_I29__R;
  chan(int<64>) sig_encode_I21__encode_I29__L;
  chan(int<64>) sig_encode_I21__encode_I29__R;
  chan(int<64>) sig_encode_I27__encode_I29__L;
  chan(int<64>) sig_encode_I27__encode_I29__R;
  chan(int<32>) sig_encode_I28__encode_I29__L;
  chan(int<32>) sig_encode_I28__encode_I29__R;
  chan(int<64>) const_encode_3_1_;
  chan(int<64>) encode_I31__adder;
  chan(int<32>) const_encode_0_12_;
  chan(int<1>) const_encode_1_15_;
  chan(int<64>) encode_I33_;
  chan(int<64>) const_encode_3_2_;
  chan(int<64>) encode_I34__adder;
  chan(int<32>) const_encode_0_13_;
  chan(int<1>) const_encode_1_16_;
  chan(int<64>) encode_I36_;
  chan(int<64>) encode_I37_;
  chan(int<64>) encode_I38_;
  chan(int<32>) const_encode_0_14_;
  chan(int<1>) const_encode_1_17_;
  chan(int<64>) encode_I40_;
  chan(int<32>) const_encode_0_15_;
  chan(int<1>) const_encode_1_18_;
  chan(int<64>) encode_I42_;
  chan(int<64>) encode_I43_;
  chan(int<64>) encode_I44_;
  chan(int<64>) const_encode_1_19_;
  chan(int<64>) encode_I45__adder;
  chan(int<32>) const_encode_0_16_;
  chan(int<1>) const_encode_1_20_;
  chan(int<1>) const_encode_0_17_;
  chan(int<64>) const_encode_1_21_;
  chan(int<64>) encode_I52__adder;
  chan(int<32>) encode_I53_;
  chan(int<64>) const_encode_1_22_;
  chan(int<64>) encode_I54__adder;
  chan(int<1>) encode_I55_;
  chan(int<64>) sig_Merge_encode_I49__encode_I55__L;
  chan(int<64>) sig_Merge_encode_I49__encode_I55__R;
  chan(int<64>) sig_encode_I52__encode_I55__L;
  chan(int<64>) sig_encode_I52__encode_I55__R;
  chan(int<32>) sig_encode_I53__encode_I55__L;
  chan(int<32>) sig_encode_I53__encode_I55__R;
  chan(int<64>) sig_encode_I54__encode_I55__L;
  chan(int<64>) sig_encode_I54__encode_I55__R;
  chan(int<64>) const_encode_2_5_;
  chan(int<64>) encode_I57__adder;
  chan(int<1>) const_encode_0_18_;
  chan(int<1>) const_encode_0_19_;
  chan(int<64>) encode_I60_;
  chan(int<64>) encode_I61_;
  chan(int<32>) encode_I62_;
  chan(int<64>) const_encode_0_20_;
  chan(int<64>) const_encode_0_21_;
  chan(int<1>) const_encode_0_22_;
  chan(int<64>) encode_I64_;
  chan(int<64>) encode_I65_;
  chan(int<32>) encode_I66_;
  chan(int<64>) const_encode_0_23_;
  chan(int<64>) const_encode_0_24_;
  chan(int<1>) const_encode_0_25_;
  chan(int<32>) encode_I68_;
  chan(int<64>) const_encode_0_26_;
  chan(int<64>) const_encode_0_27_;
  chan(int<1>) const_encode_0_28_;
  chan(int<64>) const_encode_0_29_;
  chan(int<32>) const_encode_0_30_;
  chan(int<64>) const_encode_0_31_;
  chan(int<1>) const_encode_1_23_;
  chan(int<64>) const_encode_0_32_;
  chan(int<32>) const_encode_0_33_;
  chan(int<64>) const_encode_0_34_;
  chan(int<1>) const_encode_1_24_;
  chan(int<64>) const_encode_0_35_;
  chan(int<32>) const_encode_0_36_;
  chan(int<64>) const_encode_0_37_;
  chan(int<1>) const_encode_1_25_;
  chan(int<64>) const_encode_0_38_;
  chan(int<32>) const_encode_0_39_;
  chan(int<64>) const_encode_0_40_;
  chan(int<1>) const_encode_1_26_;
  chan(int<32>) encode_I74_;
  chan(int<64>) const_encode_0_41_;
  chan(int<64>) const_encode_0_42_;
  chan(int<1>) const_encode_0_43_;
  chan(int<32>) const_encode_0_44_;
  chan(int<64>) const_encode_0_45_;
  chan(int<1>) const_encode_1_27_;
  chan(int<32>) encode_I77_;
  chan(int<64>) const_encode_0_46_;
  chan(int<64>) const_encode_0_47_;
  chan(int<1>) const_encode_0_48_;
  chan(int<32>) const_encode_0_49_;
  chan(int<64>) const_encode_0_50_;
  chan(int<1>) const_encode_1_28_;
  chan(int<32>) encode_I80_;
  chan(int<64>) const_encode_0_51_;
  chan(int<64>) const_encode_0_52_;
  chan(int<1>) const_encode_0_53_;
  chan(int<64>) const_encode_0_54_;
  chan(int<32>) const_encode_0_55_;
  chan(int<64>) const_encode_0_56_;
  chan(int<1>) const_encode_1_29_;
  chan(int<32>) encode_I83_;
  chan(int<64>) const_encode_0_57_;
  chan(int<64>) const_encode_0_58_;
  chan(int<1>) const_encode_0_59_;
  chan(int<64>) encode_I85_;
  chan(int<32>) encode_I86_;
  chan(int<64>) encode_I87_;
  chan(int<32>) const_encode_0_60_;
  chan(int<1>) const_encode_1_30_;
  chan(int<64>) encode_I90_;
  chan(int<64>) encode_I91_;
  chan(int<64>) encode_I92_;
  chan(int<32>) encode_I93_;
  chan(int<64>) const_encode_0_61_;
  chan(int<64>) const_encode_0_62_;
  chan(int<1>) const_encode_0_63_;
  chan(int<64>) const_encode_0_64_;
  chan(int<32>) const_encode_0_65_;
  chan(int<64>) const_encode_0_66_;
  chan(int<1>) const_encode_1_31_;
  chan(int<32>) encode_I96_;
  chan(int<64>) const_encode_0_67_;
  chan(int<1>) const_encode_0_68_;
  chan(int<32>) encode_I98_;
  chan(int<64>) const_encode_0_69_;
  chan(int<1>) const_encode_0_70_;
  chan(int<32>) const_encode_0_71_;
  chan(int<64>) const_encode_0_72_;
  chan(int<1>) const_encode_1_32_;
  chan(int<32>) encode_I101_;
  chan(int<64>) const_encode_0_73_;
  chan(int<64>) const_encode_0_74_;
  chan(int<1>) const_encode_0_75_;
  chan(int<1>) encode_I103_;
  chan(int<32>) const_encode_0_76_;
  chan(int<64>) const_encode_0_77_;
  chan(int<1>) const_encode_1_33_;
  chan(int<32>) const_encode_0_78_;
  chan(int<64>) const_encode_0_79_;
  chan(int<1>) const_encode_1_34_;
  chan(int<32>) const_encode_0_80_;
  chan(int<64>) const_encode_0_81_;
  chan(int<1>) const_encode_1_35_;
  chan(int<64>) const_encode_0_82_;
  chan(int<32>) const_encode_0_83_;
  chan(int<64>) const_encode_0_84_;
  chan(int<1>) const_encode_1_36_;
  chan(int<64>) const_encode_0_85_;
  chan(int<32>) const_encode_0_86_;
  chan(int<64>) const_encode_0_87_;
  chan(int<1>) const_encode_1_37_;
  chan(int<32>) encode_I109_;
  chan(int<64>) const_encode_0_88_;
  chan(int<1>) const_encode_0_89_;
  chan(int<32>) const_encode_0_90_;
  chan(int<64>) const_encode_0_91_;
  chan(int<1>) const_encode_1_38_;
  chan(int<32>) encode_I112_;
  chan(int<64>) const_encode_0_92_;
  chan(int<1>) const_encode_0_93_;
  chan(int<32>) const_encode_0_94_;
  chan(int<64>) const_encode_0_95_;
  chan(int<1>) const_encode_1_39_;
  chan(int<32>) const_encode_0_96_;
  chan(int<64>) const_encode_0_97_;
  chan(int<1>) const_encode_1_40_;
  chan(int<32>) encode_I116_;
  chan(int<64>) const_encode_0_98_;
  chan(int<64>) const_encode_0_99_;
  chan(int<1>) const_encode_0_100_;
  chan(int<32>) const_encode_0_101_;
  chan(int<64>) const_encode_0_102_;
  chan(int<1>) const_encode_1_41_;
  chan(int<64>) const_encode_0_103_;
  chan(int<1>) const_encode_0_104_;
  chan(int<64>) const_encode_0_105_;
  chan(int<1>) const_encode_0_106_;
  chan(int<32>) const_encode_0_107_;
  chan(int<64>) const_encode_0_108_;
  chan(int<1>) const_encode_1_42_;
  chan(int<64>) const_encode_0_109_;
  chan(int<1>) const_encode_0_110_;
  chan(int<32>) const_encode_0_111_;
  chan(int<64>) const_encode_0_112_;
  chan(int<1>) const_encode_1_43_;
  chan(int<64>) const_encode_0_113_;
  chan(int<1>) const_encode_0_114_;
  chan(int<32>) encode_I125_;
  chan(int<64>) const_encode_0_115_;
  chan(int<64>) const_encode_0_116_;
  chan(int<1>) const_encode_0_117_;
  chan(int<64>) const_encode_0_118_;
  chan(int<32>) const_encode_0_119_;
  chan(int<64>) const_encode_0_120_;
  chan(int<1>) const_encode_1_44_;
  chan(int<64>) const_encode_0_121_;
  chan(int<32>) const_encode_0_122_;
  chan(int<64>) const_encode_0_123_;
  chan(int<1>) const_encode_1_45_;
  chan(int<64>) const_encode_0_124_;
  chan(int<32>) const_encode_0_125_;
  chan(int<64>) const_encode_0_126_;
  chan(int<1>) const_encode_1_46_;
  chan(int<64>) const_encode_0_127_;
  chan(int<32>) const_encode_0_128_;
  chan(int<64>) const_encode_0_129_;
  chan(int<1>) const_encode_1_47_;
  chan(int<32>) encode_I131_;
  chan(int<64>) const_encode_0_130_;
  chan(int<64>) const_encode_0_131_;
  chan(int<1>) const_encode_0_132_;
  chan(int<32>) const_encode_0_133_;
  chan(int<64>) const_encode_0_134_;
  chan(int<1>) const_encode_1_48_;
  chan(int<32>) encode_I134_;
  chan(int<64>) const_encode_0_135_;
  chan(int<64>) const_encode_0_136_;
  chan(int<1>) const_encode_0_137_;
  chan(int<32>) const_encode_0_138_;
  chan(int<64>) const_encode_0_139_;
  chan(int<1>) const_encode_1_49_;
  chan(int<32>) encode_I137_;
  chan(int<64>) const_encode_0_140_;
  chan(int<64>) const_encode_0_141_;
  chan(int<1>) const_encode_0_142_;
  chan(int<1>) encode_I139_;
  chan(int<64>) const_encode_0_143_;
  chan(int<64>) const_encode_0_144_;
  chan(int<1>) const_encode_0_145_;
  chan(int<64>) const_encode_0_146_;
  chan(int<32>) const_encode_0_147_;
  chan(int<64>) const_encode_0_148_;
  chan(int<1>) const_encode_1_50_;
  chan(int<64>) encode_I145_;
  chan(int<64>) encode_I146_;
  chan(int<64>) encode_I147_;
  chan(int<32>) encode_I148_;
  chan(int<1>) encode_I149_;
  chan(int<32>) encode_I150_;
  chan(int<32>) Merge_encode_I151_;
  chan(int<32>) Split_select_Merge_encode_I151_encode_I150__L;
  chan(int<32>) Split_select_Merge_encode_I151_encode_I150__R;
  chan(int<32>) Split_select_Merge_encode_I151_encode_I137__L;
  chan(int<32>) Split_select_Merge_encode_I151_encode_I137__R;
  chan(int<1>) encode_I152_;
  chan(int<32>) sig_Merge_encode_I142__encode_I152__L;
  chan(int<32>) sig_Merge_encode_I142__encode_I152__R;
  chan(int<32>) encode_I154_;
  chan(int<64>) const_encode_0_149_;
  chan(int<1>) const_encode_0_150_;
  chan(int<64>) encode_I158_;
  chan(int<32>) const_encode_0_151_;
  chan(int<1>) const_encode_1_51_;
  chan(int<64>) encode_I161_;
  chan(int<64>) encode_I162_;
  chan(int<64>) encode_I163_;
  chan(int<32>) encode_I164_;
  chan(int<64>) const_encode_0_152_;
  chan(int<64>) const_encode_0_153_;
  chan(int<1>) const_encode_0_154_;
  chan(int<64>) const_encode_0_155_;
  chan(int<32>) const_encode_0_156_;
  chan(int<64>) const_encode_0_157_;
  chan(int<1>) const_encode_1_52_;
  chan(int<32>) encode_I167_;
  chan(int<64>) const_encode_0_158_;
  chan(int<1>) const_encode_0_159_;
  chan(int<32>) encode_I169_;
  chan(int<64>) const_encode_0_160_;
  chan(int<1>) const_encode_0_161_;
  chan(int<32>) const_encode_0_162_;
  chan(int<64>) const_encode_0_163_;
  chan(int<1>) const_encode_1_53_;
  chan(int<32>) encode_I172_;
  chan(int<64>) const_encode_0_164_;
  chan(int<64>) const_encode_0_165_;
  chan(int<1>) const_encode_0_166_;
  chan(int<1>) encode_I174_;
  chan(int<32>) const_encode_0_167_;
  chan(int<64>) const_encode_0_168_;
  chan(int<1>) const_encode_1_54_;
  chan(int<32>) const_encode_0_169_;
  chan(int<64>) const_encode_0_170_;
  chan(int<1>) const_encode_1_55_;
  chan(int<32>) const_encode_0_171_;
  chan(int<64>) const_encode_0_172_;
  chan(int<1>) const_encode_1_56_;
  chan(int<64>) const_encode_0_173_;
  chan(int<32>) const_encode_0_174_;
  chan(int<64>) const_encode_0_175_;
  chan(int<1>) const_encode_1_57_;
  chan(int<64>) const_encode_0_176_;
  chan(int<32>) const_encode_0_177_;
  chan(int<64>) const_encode_0_178_;
  chan(int<1>) const_encode_1_58_;
  chan(int<32>) encode_I180_;
  chan(int<64>) const_encode_0_179_;
  chan(int<1>) const_encode_0_180_;
  chan(int<32>) const_encode_0_181_;
  chan(int<64>) const_encode_0_182_;
  chan(int<1>) const_encode_1_59_;
  chan(int<32>) encode_I183_;
  chan(int<64>) const_encode_0_183_;
  chan(int<1>) const_encode_0_184_;
  chan(int<32>) const_encode_0_185_;
  chan(int<64>) const_encode_0_186_;
  chan(int<1>) const_encode_1_60_;
  chan(int<32>) const_encode_0_187_;
  chan(int<64>) const_encode_0_188_;
  chan(int<1>) const_encode_1_61_;
  chan(int<32>) encode_I187_;
  chan(int<64>) const_encode_0_189_;
  chan(int<64>) const_encode_0_190_;
  chan(int<1>) const_encode_0_191_;
  chan(int<32>) const_encode_0_192_;
  chan(int<64>) const_encode_0_193_;
  chan(int<1>) const_encode_1_62_;
  chan(int<64>) const_encode_0_194_;
  chan(int<1>) const_encode_0_195_;
  chan(int<64>) const_encode_0_196_;
  chan(int<1>) const_encode_0_197_;
  chan(int<32>) const_encode_0_198_;
  chan(int<64>) const_encode_0_199_;
  chan(int<1>) const_encode_1_63_;
  chan(int<64>) const_encode_0_200_;
  chan(int<1>) const_encode_0_201_;
  chan(int<32>) const_encode_0_202_;
  chan(int<64>) const_encode_0_203_;
  chan(int<1>) const_encode_1_64_;
  chan(int<64>) const_encode_0_204_;
  chan(int<1>) const_encode_0_205_;
  chan(int<32>) const_encode_0_206_;
  chan(int<64>) const_encode_0_207_;
  chan(int<1>) const_encode_1_65_;
  chan(int<32>) const_encode_0_208_;
  chan(int<64>) const_encode_0_209_;
  chan(int<1>) const_encode_1_66_;
  chan(int<32>) encode_I198_;
  chan(int<32>) encode_I199_;
  chan(int<32>) Merge_encode_I7_;
  chan(int<1>) encode_init0;
  chan(int<64>) Merge_encode_I8_;
  chan(int<1>) encode_init1;
  chan(int<64>) Merge_encode_I9_;
  chan(int<1>) encode_init2;
  chan(int<64>) const_encode_2_6_;
  chan(int<64>) Merge_encode_I10_;
  chan(int<1>) encode_init3;
  chan(int<64>) const_encode_2_7_;
  chan(int<64>) Merge_encode_I11_;
  chan(int<1>) encode_init4;
  chan(int<64>) Merge_encode_I47_;
  chan(int<1>) encode_init5;
  chan(int<32>) Merge_encode_I48_;
  chan(int<1>) encode_init6;
  chan(int<64>) Merge_encode_I49_;
  chan(int<1>) encode_init7;
  chan(int<32>) Merge_encode_I142_;
  chan(int<32>) Merge_encode_I157_;
  chan(int<64>) const_encode_0_210_;
  chan(int<32>) encode_I68_filtez_PP0_faked_;
  chan(int<1>) encode_I68_filtez_PP0_faked_0;
  chan(int<64>) encode_I68_filtez_PP0_faked_1;
  chan(int<32>) encode_I68_filtez_PP0_faked_2;
  chan(int<1>) encode_I68_filtez_PP0_faked_0_USE;
  chan(int<64>) const_encode_0_211_;
  chan(int<32>) encode_I68_filtez_PP1_faked_;
  chan(int<1>) encode_I68_filtez_PP1_faked_0;
  chan(int<64>) encode_I68_filtez_PP1_faked_1;
  chan(int<32>) encode_I68_filtez_PP1_faked_2;
  chan(int<1>) encode_I68_filtez_PP1_faked_0_USE;
  chan(int<32>) const_encode_8_0_;
  chan(int<64>) const_encode_0_212_;
  chan(int<32>) encode_I103_upzero_PP1_faked_;
  chan(int<1>) encode_I103_upzero_PP1_faked_0;
  chan(int<64>) encode_I103_upzero_PP1_faked_1;
  chan(int<32>) encode_I103_upzero_PP1_faked_2;
  chan(int<1>) encode_I103_upzero_PP1_faked_0_USE;
  chan(int<64>) const_encode_0_213_;
  chan(int<32>) encode_I103_upzero_PP2_faked_;
  chan(int<1>) encode_I103_upzero_PP2_faked_0;
  chan(int<64>) encode_I103_upzero_PP2_faked_1;
  chan(int<32>) encode_I103_upzero_PP2_faked_2;
  chan(int<1>) encode_I103_upzero_PP2_faked_0_USE;
  chan(int<64>) const_encode_0_214_;
  chan(int<32>) encode_I125_filtez_PP0_faked_;
  chan(int<1>) encode_I125_filtez_PP0_faked_0;
  chan(int<64>) encode_I125_filtez_PP0_faked_1;
  chan(int<32>) encode_I125_filtez_PP0_faked_2;
  chan(int<1>) encode_I125_filtez_PP0_faked_0_USE;
  chan(int<64>) const_encode_0_215_;
  chan(int<32>) encode_I125_filtez_PP1_faked_;
  chan(int<1>) encode_I125_filtez_PP1_faked_0;
  chan(int<64>) encode_I125_filtez_PP1_faked_1;
  chan(int<32>) encode_I125_filtez_PP1_faked_2;
  chan(int<1>) encode_I125_filtez_PP1_faked_0_USE;
  chan(int<32>) const_encode_10_1_;
  chan(int<64>) const_encode_0_216_;
  chan(int<32>) encode_I174_upzero_PP1_faked_;
  chan(int<1>) encode_I174_upzero_PP1_faked_0;
  chan(int<64>) encode_I174_upzero_PP1_faked_1;
  chan(int<32>) encode_I174_upzero_PP1_faked_2;
  chan(int<1>) encode_I174_upzero_PP1_faked_0_USE;
  chan(int<64>) const_encode_0_217_;
  chan(int<32>) encode_I174_upzero_PP2_faked_;
  chan(int<1>) encode_I174_upzero_PP2_faked_0;
  chan(int<64>) encode_I174_upzero_PP2_faked_1;
  chan(int<32>) encode_I174_upzero_PP2_faked_2;
  chan(int<1>) encode_I174_upzero_PP2_faked_0_USE;
  chan(int<32>) encodequantl_in_0;
  chan(int<32>) encodequantl_in_1;
  chan(int<32>) encodequantl_out;
  chan(int<1>) encodequantlGMEM_quant26bt_neg_USE;
  chan(int<1>) encodequantlGMEM_quant26bt_neg_in_0;
  chan(int<64>) encodequantlGMEM_quant26bt_neg_in_1;
  chan(int<32>) encodequantlGMEM_quant26bt_neg_in_2;
  chan(int<32>) encodequantlGMEM_quant26bt_neg_out;
  chan(int<32>) encode_I83_GMEM_quant26bt_neg_faked_;
  chan(int<1>) encode_I83_GMEM_quant26bt_neg_faked_0_USE;
  chan(int<1>) encode_I83_GMEM_quant26bt_neg_faked_0;
  chan(int<64>) encode_I83_GMEM_quant26bt_neg_faked_1;
  chan(int<32>) encode_I83_GMEM_quant26bt_neg_faked_2;
  chan(int<1>) encodequantlGMEM_quant26bt_pos_USE;
  chan(int<1>) encodequantlGMEM_quant26bt_pos_in_0;
  chan(int<64>) encodequantlGMEM_quant26bt_pos_in_1;
  chan(int<32>) encodequantlGMEM_quant26bt_pos_in_2;
  chan(int<32>) encodequantlGMEM_quant26bt_pos_out;
  chan(int<32>) encode_I83_GMEM_quant26bt_pos_faked_;
  chan(int<1>) encode_I83_GMEM_quant26bt_pos_faked_0_USE;
  chan(int<1>) encode_I83_GMEM_quant26bt_pos_faked_0;
  chan(int<64>) encode_I83_GMEM_quant26bt_pos_faked_1;
  chan(int<32>) encode_I83_GMEM_quant26bt_pos_faked_2;
  chan(int<1>) encodequantlGMEM_decis_levl_USE;
  chan(int<1>) encodequantlGMEM_decis_levl_in_0;
  chan(int<64>) encodequantlGMEM_decis_levl_in_1;
  chan(int<32>) encodequantlGMEM_decis_levl_in_2;
  chan(int<32>) encodequantlGMEM_decis_levl_out;
  chan(int<32>) encode_I83_GMEM_decis_levl_faked_;
  chan(int<1>) encode_I83_GMEM_decis_levl_faked_0_USE;
  chan(int<1>) encode_I83_GMEM_decis_levl_faked_0;
  chan(int<64>) encode_I83_GMEM_decis_levl_faked_1;
  chan(int<32>) encode_I83_GMEM_decis_levl_faked_2;
  chan(int<32>) encode_I167_GMEM_wh_code_table_faked_;
  chan(int<1>) encode_I167_GMEM_wh_code_table_faked_0_USE;
  chan(int<1>) encode_I167_GMEM_wh_code_table_faked_0;
  chan(int<64>) encode_I167_GMEM_wh_code_table_faked_1;
  chan(int<32>) encode_I167_GMEM_wh_code_table_faked_2;
  chan(int<32>) encode_I96_GMEM_wl_code_table_faked_;
  chan(int<1>) encode_I96_GMEM_wl_code_table_faked_0_USE;
  chan(int<1>) encode_I96_GMEM_wl_code_table_faked_0;
  chan(int<64>) encode_I96_GMEM_wl_code_table_faked_1;
  chan(int<32>) encode_I96_GMEM_wl_code_table_faked_2;
  chan(int<32>) encode_I98_GMEM_ilb_table_faked_;
  chan(int<1>) encode_I98_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) encode_I98_GMEM_ilb_table_faked_0;
  chan(int<64>) encode_I98_GMEM_ilb_table_faked_1;
  chan(int<32>) encode_I98_GMEM_ilb_table_faked_2;
  chan(int<32>) encode_I169_GMEM_ilb_table_faked_;
  chan(int<1>) encode_I169_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) encode_I169_GMEM_ilb_table_faked_0;
  chan(int<64>) encode_I169_GMEM_ilb_table_faked_1;
  chan(int<32>) encode_I169_GMEM_ilb_table_faked_2;
  chan(int<1>) interEnablerMerge_encodeupzero_0;
  chan(int<1>) interStateSplit_encodeupzero_0_L;
  chan(int<1>) interStateSplit_encodeupzero_0_R;
  chan(int<1>) interStateInv_encodeupzero_0;
  chan(int<1>) const_encodeupzero__1_0_;
  chan(int<1>) interStateMerge_encodeupzero_0;
  chan(int<1>) interStateInit_encodeupzero_0;
  chan(int<1>) interInv_encodeupzero_0;
  chan(int<1>) const_encodeupzero__1_1_;
  chan(int<1>) interAnd_encodeupzero_0;
  chan(int<1>) interFinalSplit_encodeupzero_0_L;
  chan(int<1>) interFinalSplit_encodeupzero_0_R;
  chan(int<32>) interArgMerge_encodeupzero_0_0;
  chan(int<64>) interArgMerge_encodeupzero_1_0;
  chan(int<64>) interArgMerge_encodeupzero_2_0;
  chan(int<1>) intraEnabler_encodeupzero_0;
  chan(int<1>) intraEnabler_encodeupzero_0_source;
  chan(int<1>) intraEnabler_encodeupzero_0_sub;
  chan(int<1>) intraEnabler_encodeupzero_1;
  chan(int<1>) intraEnabler_encodeupzero_1_source;
  chan(int<1>) intraEnabler_encodeupzero_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_yh_0;
  chan(int<1>) intraEnabler_encodeGMEM_yh_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_yh_0_sub;
  chan(int<32>) encode_I188_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_rlt1_0;
  chan(int<1>) intraStateSplit_encodeGMEM_rlt1_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_rlt1_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_rlt1_0;
  chan(int<1>) const_encodeGMEM_rlt1__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_rlt1_0;
  chan(int<1>) intraStateInit_encodeGMEM_rlt1_0;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_0;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_rlt1_1;
  chan(int<1>) intraStateSplit_encodeGMEM_rlt1_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_rlt1_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_rlt1_1;
  chan(int<1>) const_encodeGMEM_rlt1__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_rlt1_1;
  chan(int<1>) intraStateInit_encodeGMEM_rlt1_1;
  chan(int<1>) intraInv_encodeGMEM_rlt1_0;
  chan(int<1>) const_encodeGMEM_rlt1__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_rlt1_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_rlt1_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_rlt1_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_1;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_2;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_rlt1_2_sub;
  chan(int<1>) intraInv_encodeGMEM_rlt1_1;
  chan(int<1>) const_encodeGMEM_rlt1__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_rlt1_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_rlt1_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_rlt1_1_R;
  chan(int<32>) encode_I70_;
  chan(int<1>) intraArgMerge_encodeGMEM_rlt1_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_rlt1_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_rlt1_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_rlt1_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_rlt1_0_R;
  chan(int<32>) encode_I118_;
  chan(int<1>) intraArgMerge_encodeGMEM_rlt1_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_rlt1_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_rlt1_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_rlt1_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_rlt1_1_R;
  chan(int<32>) encode_I120_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_rlt2_0;
  chan(int<1>) intraStateSplit_encodeGMEM_rlt2_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_rlt2_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_rlt2_0;
  chan(int<1>) const_encodeGMEM_rlt2__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_rlt2_0;
  chan(int<1>) intraStateInit_encodeGMEM_rlt2_0;
  chan(int<1>) intraEnabler_encodeGMEM_rlt2_0;
  chan(int<1>) intraEnabler_encodeGMEM_rlt2_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_rlt2_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_rlt2_1;
  chan(int<1>) intraEnabler_encodeGMEM_rlt2_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_rlt2_1_sub;
  chan(int<1>) intraInv_encodeGMEM_rlt2_0;
  chan(int<1>) const_encodeGMEM_rlt2__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_rlt2_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_rlt2_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_rlt2_0_R;
  chan(int<32>) encode_I72_;
  chan(int<1>) intraArgMerge_encodeGMEM_rlt2_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_rlt2_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_rlt2_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_rlt2_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_rlt2_0_R;
  chan(int<32>) encode_I119_;
  chan(int<1>) intraEnabler_encodeGMEM_qq2_code2_table_0;
  chan(int<1>) intraEnabler_encodeGMEM_qq2_code2_table_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_qq2_code2_table_0_sub;
  chan(int<32>) encode_I160_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_delay_dltx_0;
  chan(int<1>) intraStateSplit_encodeGMEM_delay_dltx_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_delay_dltx_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_delay_dltx_0;
  chan(int<1>) const_encodeGMEM_delay_dltx__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_delay_dltx_0;
  chan(int<1>) intraStateInit_encodeGMEM_delay_dltx_0;
  chan(int<1>) intraInv_encodeGMEM_delay_dltx_0;
  chan(int<1>) const_encodeGMEM_delay_dltx__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_delay_dltx_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_delay_dltx_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_delay_dltx_0_R;
  chan(int<1>) intraArgMerge_encodeGMEM_delay_dltx_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_delay_dltx_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_delay_dltx_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_delay_dltx_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_delay_dltx_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_qq4_code4_table_0;
  chan(int<1>) intraEnabler_encodeGMEM_qq4_code4_table_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_qq4_code4_table_0_sub;
  chan(int<32>) encode_I89_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_nbh_0;
  chan(int<1>) intraStateSplit_encodeGMEM_nbh_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_nbh_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_nbh_0;
  chan(int<1>) const_encodeGMEM_nbh__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_nbh_0;
  chan(int<1>) intraStateInit_encodeGMEM_nbh_0;
  chan(int<1>) intraEnabler_encodeGMEM_nbh_0;
  chan(int<1>) intraEnabler_encodeGMEM_nbh_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_nbh_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_nbh_1;
  chan(int<1>) intraEnabler_encodeGMEM_nbh_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_nbh_1_sub;
  chan(int<1>) intraInv_encodeGMEM_nbh_0;
  chan(int<1>) const_encodeGMEM_nbh__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_nbh_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_nbh_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_nbh_0_R;
  chan(int<32>) encode_I166_;
  chan(int<1>) intraArgMerge_encodeGMEM_nbh_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_nbh_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_nbh_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_nbh_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_nbh_0_R;
  chan(int<32>) encode_I168_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_nbl_0;
  chan(int<1>) intraStateSplit_encodeGMEM_nbl_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_nbl_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_nbl_0;
  chan(int<1>) const_encodeGMEM_nbl__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_nbl_0;
  chan(int<1>) intraStateInit_encodeGMEM_nbl_0;
  chan(int<1>) intraEnabler_encodeGMEM_nbl_0;
  chan(int<1>) intraEnabler_encodeGMEM_nbl_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_nbl_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_nbl_1;
  chan(int<1>) intraEnabler_encodeGMEM_nbl_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_nbl_1_sub;
  chan(int<1>) intraInv_encodeGMEM_nbl_0;
  chan(int<1>) const_encodeGMEM_nbl__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_nbl_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_nbl_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_nbl_0_R;
  chan(int<32>) encode_I95_;
  chan(int<1>) intraArgMerge_encodeGMEM_nbl_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_nbl_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_nbl_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_nbl_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_nbl_0_R;
  chan(int<32>) encode_I97_;
  chan(int<1>) interEnablerMerge_encodeGMEM_deth_0;
  chan(int<1>) interStateSplit_encodeGMEM_deth_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_deth_0_R;
  chan(int<1>) interStateInv_encodeGMEM_deth_0;
  chan(int<1>) const_encodeGMEM_deth__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_deth_0;
  chan(int<1>) interStateInit_encodeGMEM_deth_0;
  chan(int<1>) interInv_encodeGMEM_deth_0;
  chan(int<1>) const_encodeGMEM_deth__1_1_;
  chan(int<1>) interAnd_encodeGMEM_deth_0;
  chan(int<1>) interFinalSplit_encodeGMEM_deth_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_deth_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_deth_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_deth_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_deth_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_deth_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_deth_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_deth_0;
  chan(int<1>) intraEnabler_encodeGMEM_deth_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_deth_0_sub;
  chan(int<32>) encode_I144_;
  chan(int<1>) intraEnabler_encodeGMEM_deth_1;
  chan(int<1>) intraEnabler_encodeGMEM_deth_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_deth_1_sub;
  chan(int<32>) encode_I170_;
  chan(int<1>) interEnablerMerge_encodeGMEM_delay_bph_0;
  chan(int<1>) interStateSplit_encodeGMEM_delay_bph_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_delay_bph_0_R;
  chan(int<1>) interStateInv_encodeGMEM_delay_bph_0;
  chan(int<1>) const_encodeGMEM_delay_bph__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_delay_bph_0;
  chan(int<1>) interStateInit_encodeGMEM_delay_bph_0;
  chan(int<1>) interInv_encodeGMEM_delay_bph_0;
  chan(int<1>) const_encodeGMEM_delay_bph__1_1_;
  chan(int<1>) interAnd_encodeGMEM_delay_bph_0;
  chan(int<1>) interFinalSplit_encodeGMEM_delay_bph_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_delay_bph_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_delay_bph_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_delay_bph_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_delay_bph_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_delay_bph_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_delay_bph_0_R;
  chan(int<1>) intraEnablerMerge_encodeGMEM_detl_0;
  chan(int<1>) intraStateSplit_encodeGMEM_detl_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_detl_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_detl_0;
  chan(int<1>) const_encodeGMEM_detl__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_detl_0;
  chan(int<1>) intraStateInit_encodeGMEM_detl_0;
  chan(int<1>) intraEnabler_encodeGMEM_detl_0;
  chan(int<1>) intraEnabler_encodeGMEM_detl_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_detl_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_detl_1;
  chan(int<1>) intraEnabler_encodeGMEM_detl_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_detl_1_sub;
  chan(int<1>) intraInv_encodeGMEM_detl_0;
  chan(int<1>) const_encodeGMEM_detl__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_detl_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_detl_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_detl_0_R;
  chan(int<32>) encode_I82_;
  chan(int<1>) intraArgMerge_encodeGMEM_detl_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_detl_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_detl_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_detl_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_detl_0_R;
  chan(int<32>) encode_I99_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ph2_0;
  chan(int<1>) intraStateSplit_encodeGMEM_ph2_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ph2_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_ph2_0;
  chan(int<1>) const_encodeGMEM_ph2__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_ph2_0;
  chan(int<1>) intraStateInit_encodeGMEM_ph2_0;
  chan(int<1>) intraEnabler_encodeGMEM_ph2_0;
  chan(int<1>) intraEnabler_encodeGMEM_ph2_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph2_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_ph2_1;
  chan(int<1>) intraEnabler_encodeGMEM_ph2_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph2_1_sub;
  chan(int<1>) intraInv_encodeGMEM_ph2_0;
  chan(int<1>) const_encodeGMEM_ph2__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_ph2_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph2_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph2_0_R;
  chan(int<32>) encode_I179_;
  chan(int<1>) intraArgMerge_encodeGMEM_ph2_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_ph2_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_ph2_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_ph2_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ph2_0_R;
  chan(int<32>) encode_I193_;
  chan(int<1>) interEnablerMerge_encodeGMEM_rh1_0;
  chan(int<1>) interStateSplit_encodeGMEM_rh1_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_rh1_0_R;
  chan(int<1>) interStateInv_encodeGMEM_rh1_0;
  chan(int<1>) const_encodeGMEM_rh1__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_rh1_0;
  chan(int<1>) interStateInit_encodeGMEM_rh1_0;
  chan(int<1>) interInv_encodeGMEM_rh1_0;
  chan(int<1>) const_encodeGMEM_rh1__1_1_;
  chan(int<1>) interAnd_encodeGMEM_rh1_0;
  chan(int<1>) interFinalSplit_encodeGMEM_rh1_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_rh1_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_rh1_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_rh1_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_rh1_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_rh1_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_rh1_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_0;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_0_sub;
  chan(int<32>) encode_I127_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_rh1_0;
  chan(int<1>) intraStateSplit_encodeGMEM_rh1_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_rh1_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_rh1_0;
  chan(int<1>) const_encodeGMEM_rh1__1_2_;
  chan(int<1>) intraStateMerge_encodeGMEM_rh1_0;
  chan(int<1>) intraStateInit_encodeGMEM_rh1_0;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_1;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_2;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_rh1_2_sub;
  chan(int<1>) intraInv_encodeGMEM_rh1_0;
  chan(int<1>) const_encodeGMEM_rh1__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_rh1_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_rh1_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_rh1_0_R;
  chan(int<32>) encode_I189_;
  chan(int<1>) intraArgMerge_encodeGMEM_rh1_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_rh1_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_rh1_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_rh1_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_rh1_0_R;
  chan(int<32>) encode_I191_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_delay_bpl_0;
  chan(int<1>) intraStateSplit_encodeGMEM_delay_bpl_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_delay_bpl_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_delay_bpl_0;
  chan(int<1>) const_encodeGMEM_delay_bpl__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_delay_bpl_0;
  chan(int<1>) intraStateInit_encodeGMEM_delay_bpl_0;
  chan(int<1>) intraInv_encodeGMEM_delay_bpl_0;
  chan(int<1>) const_encodeGMEM_delay_bpl__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_delay_bpl_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_delay_bpl_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_delay_bpl_0_R;
  chan(int<1>) intraArgMerge_encodeGMEM_delay_bpl_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_delay_bpl_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_delay_bpl_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_delay_bpl_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_delay_bpl_0_R;
  chan(int<1>) interEnablerMerge_encodeGMEM_rh2_0;
  chan(int<1>) interStateSplit_encodeGMEM_rh2_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_rh2_0_R;
  chan(int<1>) interStateInv_encodeGMEM_rh2_0;
  chan(int<1>) const_encodeGMEM_rh2__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_rh2_0;
  chan(int<1>) interStateInit_encodeGMEM_rh2_0;
  chan(int<1>) interInv_encodeGMEM_rh2_0;
  chan(int<1>) const_encodeGMEM_rh2__1_1_;
  chan(int<1>) interAnd_encodeGMEM_rh2_0;
  chan(int<1>) interFinalSplit_encodeGMEM_rh2_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_rh2_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_rh2_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_rh2_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_rh2_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_rh2_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_rh2_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_rh2_0;
  chan(int<1>) intraEnabler_encodeGMEM_rh2_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_rh2_0_sub;
  chan(int<32>) encode_I129_;
  chan(int<1>) intraEnabler_encodeGMEM_rh2_1;
  chan(int<1>) intraEnabler_encodeGMEM_rh2_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_rh2_1_sub;
  chan(int<32>) encode_I190_;
  chan(int<1>) intraEnabler_encodeGMEM_sph_0;
  chan(int<1>) intraEnabler_encodeGMEM_sph_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_sph_0_sub;
  chan(int<32>) encode_I132_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ph1_0;
  chan(int<1>) intraStateSplit_encodeGMEM_ph1_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ph1_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_ph1_0;
  chan(int<1>) const_encodeGMEM_ph1__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_ph1_0;
  chan(int<1>) intraStateInit_encodeGMEM_ph1_0;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_0;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ph1_1;
  chan(int<1>) intraStateSplit_encodeGMEM_ph1_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ph1_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_ph1_1;
  chan(int<1>) const_encodeGMEM_ph1__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_ph1_1;
  chan(int<1>) intraStateInit_encodeGMEM_ph1_1;
  chan(int<1>) intraInv_encodeGMEM_ph1_0;
  chan(int<1>) const_encodeGMEM_ph1__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_ph1_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph1_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph1_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_1;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_2;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph1_2_sub;
  chan(int<1>) intraInv_encodeGMEM_ph1_1;
  chan(int<1>) const_encodeGMEM_ph1__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_ph1_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph1_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph1_1_R;
  chan(int<32>) encode_I178_;
  chan(int<1>) intraArgMerge_encodeGMEM_ph1_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_ph1_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_ph1_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_ph1_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ph1_0_R;
  chan(int<32>) encode_I192_;
  chan(int<1>) intraArgMerge_encodeGMEM_ph1_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_ph1_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_ph1_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_ph1_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ph1_1_R;
  chan(int<32>) encode_I195_;
  chan(int<1>) intraEnabler_encodeGMEM_spl_0;
  chan(int<1>) intraEnabler_encodeGMEM_spl_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_spl_0_sub;
  chan(int<32>) encode_I75_;
  chan(int<1>) interEnablerMerge_encodeGMEM_delay_dhx_0;
  chan(int<1>) interStateSplit_encodeGMEM_delay_dhx_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_delay_dhx_0_R;
  chan(int<1>) interStateInv_encodeGMEM_delay_dhx_0;
  chan(int<1>) const_encodeGMEM_delay_dhx__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_delay_dhx_0;
  chan(int<1>) interStateInit_encodeGMEM_delay_dhx_0;
  chan(int<1>) interInv_encodeGMEM_delay_dhx_0;
  chan(int<1>) const_encodeGMEM_delay_dhx__1_1_;
  chan(int<1>) interAnd_encodeGMEM_delay_dhx_0;
  chan(int<1>) interFinalSplit_encodeGMEM_delay_dhx_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_delay_dhx_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_delay_dhx_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_delay_dhx_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_delay_dhx_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_delay_dhx_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_delay_dhx_0_R;
  chan(int<1>) interEnablerMerge_encodeGMEM_sh_0;
  chan(int<1>) interStateSplit_encodeGMEM_sh_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_sh_0_R;
  chan(int<1>) interStateInv_encodeGMEM_sh_0;
  chan(int<1>) const_encodeGMEM_sh__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_sh_0;
  chan(int<1>) interStateInit_encodeGMEM_sh_0;
  chan(int<1>) interInv_encodeGMEM_sh_0;
  chan(int<1>) const_encodeGMEM_sh__1_1_;
  chan(int<1>) interAnd_encodeGMEM_sh_0;
  chan(int<1>) interFinalSplit_encodeGMEM_sh_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_sh_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_sh_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_sh_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_sh_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_sh_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_sh_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_sh_0;
  chan(int<1>) intraEnabler_encodeGMEM_sh_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_sh_0_sub;
  chan(int<32>) encode_I135_;
  chan(int<1>) intraEnabler_encodeGMEM_sh_1;
  chan(int<1>) intraEnabler_encodeGMEM_sh_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_sh_1_sub;
  chan(int<32>) encode_I185_;
  chan(int<1>) interEnablerMerge_encodeuppol1_0;
  chan(int<1>) interStateSplit_encodeuppol1_0_L;
  chan(int<1>) interStateSplit_encodeuppol1_0_R;
  chan(int<1>) interStateInv_encodeuppol1_0;
  chan(int<1>) const_encodeuppol1__1_0_;
  chan(int<1>) interStateMerge_encodeuppol1_0;
  chan(int<1>) interStateInit_encodeuppol1_0;
  chan(int<1>) interInv_encodeuppol1_0;
  chan(int<1>) const_encodeuppol1__1_1_;
  chan(int<1>) interAnd_encodeuppol1_0;
  chan(int<1>) interFinalSplit_encodeuppol1_0_L;
  chan(int<1>) interFinalSplit_encodeuppol1_0_R;
  chan(int<32>) interArgMerge_encodeuppol1_0_0;
  chan(int<32>) interArgMerge_encodeuppol1_1_0;
  chan(int<32>) interArgMerge_encodeuppol1_2_0;
  chan(int<32>) interArgMerge_encodeuppol1_3_0;
  chan(int<32>) interOutSplit_encodeuppol1_0_L;
  chan(int<32>) interOutSplit_encodeuppol1_0_R;
  chan(int<1>) intraEnabler_encodeuppol1_0;
  chan(int<1>) intraEnabler_encodeuppol1_0_source;
  chan(int<1>) intraEnabler_encodeuppol1_0_sub;
  chan(int<1>) intraEnabler_encodeuppol1_1;
  chan(int<1>) intraEnabler_encodeuppol1_1_source;
  chan(int<1>) intraEnabler_encodeuppol1_1_sub;
  chan(int<1>) interEnablerMerge_encodeuppol2_0;
  chan(int<1>) interStateSplit_encodeuppol2_0_L;
  chan(int<1>) interStateSplit_encodeuppol2_0_R;
  chan(int<1>) interStateInv_encodeuppol2_0;
  chan(int<1>) const_encodeuppol2__1_0_;
  chan(int<1>) interStateMerge_encodeuppol2_0;
  chan(int<1>) interStateInit_encodeuppol2_0;
  chan(int<1>) interInv_encodeuppol2_0;
  chan(int<1>) const_encodeuppol2__1_1_;
  chan(int<1>) interAnd_encodeuppol2_0;
  chan(int<1>) interFinalSplit_encodeuppol2_0_L;
  chan(int<1>) interFinalSplit_encodeuppol2_0_R;
  chan(int<32>) interArgMerge_encodeuppol2_0_0;
  chan(int<32>) interArgMerge_encodeuppol2_1_0;
  chan(int<32>) interArgMerge_encodeuppol2_2_0;
  chan(int<32>) interArgMerge_encodeuppol2_3_0;
  chan(int<32>) interArgMerge_encodeuppol2_4_0;
  chan(int<32>) interOutSplit_encodeuppol2_0_L;
  chan(int<32>) interOutSplit_encodeuppol2_0_R;
  chan(int<1>) intraEnabler_encodeuppol2_0;
  chan(int<1>) intraEnabler_encodeuppol2_0_source;
  chan(int<1>) intraEnabler_encodeuppol2_0_sub;
  chan(int<1>) intraEnabler_encodeuppol2_1;
  chan(int<1>) intraEnabler_encodeuppol2_1_source;
  chan(int<1>) intraEnabler_encodeuppol2_1_sub;
  chan(int<1>) intraEnabler_encodelogsch_0;
  chan(int<1>) intraEnabler_encodelogsch_0_source;
  chan(int<1>) intraEnabler_encodelogsch_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_sl_0;
  chan(int<1>) intraStateSplit_encodeGMEM_sl_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_sl_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_sl_0;
  chan(int<1>) const_encodeGMEM_sl__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_sl_0;
  chan(int<1>) intraStateInit_encodeGMEM_sl_0;
  chan(int<1>) intraEnabler_encodeGMEM_sl_0;
  chan(int<1>) intraEnabler_encodeGMEM_sl_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_sl_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_sl_1;
  chan(int<1>) intraEnabler_encodeGMEM_sl_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_sl_1_sub;
  chan(int<1>) intraInv_encodeGMEM_sl_0;
  chan(int<1>) const_encodeGMEM_sl__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_sl_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_sl_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_sl_0_R;
  chan(int<32>) encode_I78_;
  chan(int<1>) intraArgMerge_encodeGMEM_sl_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_sl_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_sl_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_sl_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_sl_0_R;
  chan(int<32>) encode_I114_;
  chan(int<1>) intraEnabler_encodelogscl_0;
  chan(int<1>) intraEnabler_encodelogscl_0_source;
  chan(int<1>) intraEnabler_encodelogscl_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_plt1_0;
  chan(int<1>) intraStateSplit_encodeGMEM_plt1_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_plt1_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_plt1_0;
  chan(int<1>) const_encodeGMEM_plt1__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_plt1_0;
  chan(int<1>) intraStateInit_encodeGMEM_plt1_0;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_0;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_plt1_1;
  chan(int<1>) intraStateSplit_encodeGMEM_plt1_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_plt1_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_plt1_1;
  chan(int<1>) const_encodeGMEM_plt1__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_plt1_1;
  chan(int<1>) intraStateInit_encodeGMEM_plt1_1;
  chan(int<1>) intraInv_encodeGMEM_plt1_0;
  chan(int<1>) const_encodeGMEM_plt1__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_plt1_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt1_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt1_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_1;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_2;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt1_2_sub;
  chan(int<1>) intraInv_encodeGMEM_plt1_1;
  chan(int<1>) const_encodeGMEM_plt1__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_plt1_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt1_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt1_1_R;
  chan(int<32>) encode_I107_;
  chan(int<1>) intraArgMerge_encodeGMEM_plt1_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_plt1_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_plt1_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_plt1_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_plt1_0_R;
  chan(int<32>) encode_I121_;
  chan(int<1>) intraArgMerge_encodeGMEM_plt1_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_plt1_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_plt1_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_plt1_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_plt1_1_R;
  chan(int<32>) encode_I124_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_plt2_0;
  chan(int<1>) intraStateSplit_encodeGMEM_plt2_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_plt2_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_plt2_0;
  chan(int<1>) const_encodeGMEM_plt2__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_plt2_0;
  chan(int<1>) intraStateInit_encodeGMEM_plt2_0;
  chan(int<1>) intraEnabler_encodeGMEM_plt2_0;
  chan(int<1>) intraEnabler_encodeGMEM_plt2_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt2_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_plt2_1;
  chan(int<1>) intraEnabler_encodeGMEM_plt2_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt2_1_sub;
  chan(int<1>) intraInv_encodeGMEM_plt2_0;
  chan(int<1>) const_encodeGMEM_plt2__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_plt2_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt2_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt2_0_R;
  chan(int<32>) encode_I108_;
  chan(int<1>) intraArgMerge_encodeGMEM_plt2_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_plt2_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_plt2_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_plt2_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_plt2_0_R;
  chan(int<32>) encode_I122_;
  chan(int<1>) const_encodeGMEM_h__1_0_;
  chan(int<1>) loopCondMerge_encodeGMEM_h_0;
  chan(int<1>) loopCondInit_encodeGMEM_h_0;
  chan(int<1>) interEnablerMerge_encodeGMEM_h_0;
  chan(int<1>) interStateSplit_encodeGMEM_h_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_h_0_R;
  chan(int<1>) interStateInv_encodeGMEM_h_0;
  chan(int<1>) const_encodeGMEM_h__1_1_;
  chan(int<1>) interStateMerge_encodeGMEM_h_0;
  chan(int<1>) interStateInit_encodeGMEM_h_0;
  chan(int<1>) interInv_encodeGMEM_h_0;
  chan(int<1>) const_encodeGMEM_h__1_2_;
  chan(int<1>) interAnd_encodeGMEM_h_0;
  chan(int<1>) interFinalSplit_encodeGMEM_h_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_h_0_R;
  chan(int<1>) loopInit_encodeGMEM_h_0;
  chan(int<1>) loopBbSelectMerge_encodeGMEM_h_0;
  chan(int<1>) const_encodeGMEM_h__0_0_;
  chan(int<1>) loopBbSelectSplit_encodeGMEM_h_0_L;
  chan(int<1>) loopBbSelectSplit_encodeGMEM_h_0_R;
  chan(int<1>) loopCondSelectMerge_encodeGMEM_h_0;
  chan(int<1>) loopCondSelectSplit_encodeGMEM_h_0_L;
  chan(int<1>) loopCondSelectSplit_encodeGMEM_h_0_R;
  chan(int<1>) loopOr_encodeGMEM_h_0;
  chan(int<1>) loopXor_encodeGMEM_h_0;
  chan(int<1>) loopInv_encodeGMEM_h_0;
  chan(int<1>) const_encodeGMEM_h__1_3_;
  chan(int<1>) interArgMerge_encodeGMEM_h_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_h_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_h_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_h_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_h_0_R;
  chan(int<1>) intraEnablerMerge_encodeGMEM_h_0;
  chan(int<1>) intraStateSplit_encodeGMEM_h_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_h_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_h_0;
  chan(int<1>) const_encodeGMEM_h__1_4_;
  chan(int<1>) intraStateMerge_encodeGMEM_h_0;
  chan(int<1>) intraStateInit_encodeGMEM_h_0;
  chan(int<1>) intraEnabler_encodeGMEM_h_0;
  chan(int<1>) intraEnabler_encodeGMEM_h_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_h_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_h_1;
  chan(int<1>) intraEnabler_encodeGMEM_h_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_h_1_sub;
  chan(int<1>) intraInv_encodeGMEM_h_0;
  chan(int<1>) const_encodeGMEM_h__1_5_;
  chan(int<1>) intraAnd_encodeGMEM_h_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_h_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_h_0_R;
  chan(int<32>) encode_I16_;
  chan(int<1>) intraArgMerge_encodeGMEM_h_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_h_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_h_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_h_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_h_0_R;
  chan(int<32>) encode_I24_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_h_1;
  chan(int<1>) intraStateSplit_encodeGMEM_h_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_h_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_h_1;
  chan(int<1>) const_encodeGMEM_h__1_6_;
  chan(int<1>) intraStateMerge_encodeGMEM_h_1;
  chan(int<1>) intraStateInit_encodeGMEM_h_1;
  chan(int<1>) intraEnabler_encodeGMEM_h_2;
  chan(int<1>) intraEnabler_encodeGMEM_h_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_h_2_sub;
  chan(int<1>) intraEnabler_encodeGMEM_h_3;
  chan(int<1>) intraEnabler_encodeGMEM_h_3_source;
  chan(int<1>) intraEnabler_encodeGMEM_h_3_sub;
  chan(int<1>) intraInv_encodeGMEM_h_1;
  chan(int<1>) const_encodeGMEM_h__1_7_;
  chan(int<1>) intraAnd_encodeGMEM_h_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_h_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_h_1_R;
  chan(int<32>) encode_I35_;
  chan(int<1>) intraArgMerge_encodeGMEM_h_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_h_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_h_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_h_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_h_1_R;
  chan(int<32>) encode_I41_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_dh_0;
  chan(int<1>) intraStateSplit_encodeGMEM_dh_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_dh_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_dh_0;
  chan(int<1>) const_encodeGMEM_dh__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_dh_0;
  chan(int<1>) intraStateInit_encodeGMEM_dh_0;
  chan(int<1>) intraEnabler_encodeGMEM_dh_0;
  chan(int<1>) intraEnabler_encodeGMEM_dh_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_dh_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_dh_1;
  chan(int<1>) intraEnabler_encodeGMEM_dh_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_dh_1_sub;
  chan(int<1>) intraInv_encodeGMEM_dh_0;
  chan(int<1>) const_encodeGMEM_dh__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_dh_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_dh_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_dh_0_R;
  chan(int<32>) encode_I165_;
  chan(int<1>) intraArgMerge_encodeGMEM_dh_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_dh_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_dh_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_dh_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_dh_0_R;
  chan(int<32>) encode_I186_;
  chan(int<1>) interEnablerMerge_encodeGMEM_ilb_table_0;
  chan(int<1>) interStateSplit_encodeGMEM_ilb_table_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_ilb_table_0_R;
  chan(int<1>) interStateInv_encodeGMEM_ilb_table_0;
  chan(int<1>) const_encodeGMEM_ilb_table__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_ilb_table_0;
  chan(int<1>) interStateInit_encodeGMEM_ilb_table_0;
  chan(int<1>) interInv_encodeGMEM_ilb_table_0;
  chan(int<1>) const_encodeGMEM_ilb_table__1_1_;
  chan(int<1>) interAnd_encodeGMEM_ilb_table_0;
  chan(int<1>) interFinalSplit_encodeGMEM_ilb_table_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_ilb_table_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_ilb_table_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_ilb_table_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_ilb_table_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_ilb_table_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_ilb_table_0_R;
  chan(int<1>) interEnablerMerge_encodescalel_0;
  chan(int<1>) interStateSplit_encodescalel_0_L;
  chan(int<1>) interStateSplit_encodescalel_0_R;
  chan(int<1>) interStateInv_encodescalel_0;
  chan(int<1>) const_encodescalel__1_0_;
  chan(int<1>) interStateMerge_encodescalel_0;
  chan(int<1>) interStateInit_encodescalel_0;
  chan(int<1>) interInv_encodescalel_0;
  chan(int<1>) const_encodescalel__1_1_;
  chan(int<1>) interAnd_encodescalel_0;
  chan(int<1>) interFinalSplit_encodescalel_0_L;
  chan(int<1>) interFinalSplit_encodescalel_0_R;
  chan(int<32>) interArgMerge_encodescalel_0_0;
  chan(int<32>) interArgMerge_encodescalel_1_0;
  chan(int<32>) interOutSplit_encodescalel_0_L;
  chan(int<32>) interOutSplit_encodescalel_0_R;
  chan(int<1>) intraEnabler_encodescalel_0;
  chan(int<1>) intraEnabler_encodescalel_0_source;
  chan(int<1>) intraEnabler_encodescalel_0_sub;
  chan(int<1>) intraEnabler_encodescalel_1;
  chan(int<1>) intraEnabler_encodescalel_1_source;
  chan(int<1>) intraEnabler_encodescalel_1_sub;
  chan(int<1>) const_encodeGMEM_tqmf__1_0_;
  chan(int<1>) loopCondMerge_encodeGMEM_tqmf_0;
  chan(int<1>) loopCondInit_encodeGMEM_tqmf_0;
  chan(int<1>) const_encodeGMEM_tqmf__1_1_;
  chan(int<1>) loopCondMerge_encodeGMEM_tqmf_1;
  chan(int<1>) loopCondInit_encodeGMEM_tqmf_1;
  chan(int<1>) interEnablerMerge_encodeGMEM_tqmf_0;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_0_R;
  chan(int<1>) interStateInv_encodeGMEM_tqmf_0;
  chan(int<1>) const_encodeGMEM_tqmf__1_2_;
  chan(int<1>) interStateMerge_encodeGMEM_tqmf_0;
  chan(int<1>) interStateInit_encodeGMEM_tqmf_0;
  chan(int<1>) interInv_encodeGMEM_tqmf_0;
  chan(int<1>) const_encodeGMEM_tqmf__1_3_;
  chan(int<1>) interAnd_encodeGMEM_tqmf_0;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_0_R;
  chan(int<1>) interEnablerMerge_encodeGMEM_tqmf_1;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_1_L;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_1_R;
  chan(int<1>) interStateInv_encodeGMEM_tqmf_1;
  chan(int<1>) const_encodeGMEM_tqmf__1_4_;
  chan(int<1>) interStateMerge_encodeGMEM_tqmf_1;
  chan(int<1>) interStateInit_encodeGMEM_tqmf_1;
  chan(int<1>) interInv_encodeGMEM_tqmf_1;
  chan(int<1>) const_encodeGMEM_tqmf__1_5_;
  chan(int<1>) interAnd_encodeGMEM_tqmf_1;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_1_L;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_1_R;
  chan(int<1>) loopInit_encodeGMEM_tqmf_0;
  chan(int<1>) loopBbSelectMerge_encodeGMEM_tqmf_0;
  chan(int<1>) const_encodeGMEM_tqmf__0_0_;
  chan(int<1>) loopBbSelectSplit_encodeGMEM_tqmf_0_L;
  chan(int<1>) loopBbSelectSplit_encodeGMEM_tqmf_0_R;
  chan(int<1>) loopCondSelectMerge_encodeGMEM_tqmf_0;
  chan(int<1>) loopCondSelectSplit_encodeGMEM_tqmf_0_L;
  chan(int<1>) loopCondSelectSplit_encodeGMEM_tqmf_0_R;
  chan(int<1>) loopOr_encodeGMEM_tqmf_0;
  chan(int<1>) loopXor_encodeGMEM_tqmf_0;
  chan(int<1>) loopInv_encodeGMEM_tqmf_0;
  chan(int<1>) const_encodeGMEM_tqmf__1_6_;
  chan(int<1>) interEnablerMerge_encodeGMEM_tqmf_2;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_2_L;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_2_R;
  chan(int<1>) interStateInv_encodeGMEM_tqmf_2;
  chan(int<1>) const_encodeGMEM_tqmf__1_7_;
  chan(int<1>) interStateMerge_encodeGMEM_tqmf_2;
  chan(int<1>) interStateInit_encodeGMEM_tqmf_2;
  chan(int<1>) interInv_encodeGMEM_tqmf_2;
  chan(int<1>) const_encodeGMEM_tqmf__1_8_;
  chan(int<1>) interAnd_encodeGMEM_tqmf_2;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_2_L;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_2_R;
  chan(int<1>) interEnablerMerge_encodeGMEM_tqmf_3;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_3_L;
  chan(int<1>) interStateSplit_encodeGMEM_tqmf_3_R;
  chan(int<1>) interStateInv_encodeGMEM_tqmf_3;
  chan(int<1>) const_encodeGMEM_tqmf__1_9_;
  chan(int<1>) interStateMerge_encodeGMEM_tqmf_3;
  chan(int<1>) interStateInit_encodeGMEM_tqmf_3;
  chan(int<1>) interInv_encodeGMEM_tqmf_3;
  chan(int<1>) const_encodeGMEM_tqmf__1_10_;
  chan(int<1>) interAnd_encodeGMEM_tqmf_3;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_3_L;
  chan(int<1>) interFinalSplit_encodeGMEM_tqmf_3_R;
  chan(int<1>) loopInit_encodeGMEM_tqmf_1;
  chan(int<1>) loopBbSelectMerge_encodeGMEM_tqmf_1;
  chan(int<1>) const_encodeGMEM_tqmf__0_1_;
  chan(int<1>) loopBbSelectSplit_encodeGMEM_tqmf_1_L;
  chan(int<1>) loopBbSelectSplit_encodeGMEM_tqmf_1_R;
  chan(int<1>) loopCondSelectMerge_encodeGMEM_tqmf_1;
  chan(int<1>) loopCondSelectSplit_encodeGMEM_tqmf_1_L;
  chan(int<1>) loopCondSelectSplit_encodeGMEM_tqmf_1_R;
  chan(int<1>) loopOr_encodeGMEM_tqmf_1;
  chan(int<1>) loopXor_encodeGMEM_tqmf_1;
  chan(int<1>) loopInv_encodeGMEM_tqmf_1;
  chan(int<1>) const_encodeGMEM_tqmf__1_11_;
  chan(int<1>) interArgMerge_encodeGMEM_tqmf_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_tqmf_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_tqmf_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_tqmf_0_1;
  chan(int<64>) interArgMerge_encodeGMEM_tqmf_1_1;
  chan(int<32>) interArgMerge_encodeGMEM_tqmf_2_1;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_1_L;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_1_R;
  chan(int<1>) interArgMerge_encodeGMEM_tqmf_0_2;
  chan(int<64>) interArgMerge_encodeGMEM_tqmf_1_2;
  chan(int<32>) interArgMerge_encodeGMEM_tqmf_2_2;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_2_L;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_2_R;
  chan(int<1>) interArgMerge_encodeGMEM_tqmf_0_3;
  chan(int<64>) interArgMerge_encodeGMEM_tqmf_1_3;
  chan(int<32>) interArgMerge_encodeGMEM_tqmf_2_3;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_3_L;
  chan(int<32>) interOutSplit_encodeGMEM_tqmf_3_R;
  chan(int<1>) intraEnablerMerge_encodeGMEM_tqmf_0;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_tqmf_0;
  chan(int<1>) const_encodeGMEM_tqmf__1_12_;
  chan(int<1>) intraStateMerge_encodeGMEM_tqmf_0;
  chan(int<1>) intraStateInit_encodeGMEM_tqmf_0;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_0;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_1;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_1_sub;
  chan(int<1>) intraInv_encodeGMEM_tqmf_0;
  chan(int<1>) const_encodeGMEM_tqmf__1_13_;
  chan(int<1>) intraAnd_encodeGMEM_tqmf_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_0_R;
  chan(int<32>) encode_I0_;
  chan(int<1>) intraArgMerge_encodeGMEM_tqmf_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_tqmf_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_tqmf_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_0_R;
  chan(int<32>) encode_I3_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_tqmf_1;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_tqmf_1;
  chan(int<1>) const_encodeGMEM_tqmf__1_14_;
  chan(int<1>) intraStateMerge_encodeGMEM_tqmf_1;
  chan(int<1>) intraStateInit_encodeGMEM_tqmf_1;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_2;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_2_sub;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_3;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_3_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_3_sub;
  chan(int<1>) intraInv_encodeGMEM_tqmf_1;
  chan(int<1>) const_encodeGMEM_tqmf__1_15_;
  chan(int<1>) intraAnd_encodeGMEM_tqmf_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_1_R;
  chan(int<32>) encode_I13_;
  chan(int<1>) intraArgMerge_encodeGMEM_tqmf_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_tqmf_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_tqmf_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_1_R;
  chan(int<32>) encode_I22_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_tqmf_2;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_2_L;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_2_R;
  chan(int<1>) intraStateInv_encodeGMEM_tqmf_2;
  chan(int<1>) const_encodeGMEM_tqmf__1_16_;
  chan(int<1>) intraStateMerge_encodeGMEM_tqmf_2;
  chan(int<1>) intraStateInit_encodeGMEM_tqmf_2;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_4;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_4_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_4_sub;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_5;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_5_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_5_sub;
  chan(int<1>) intraInv_encodeGMEM_tqmf_2;
  chan(int<1>) const_encodeGMEM_tqmf__1_17_;
  chan(int<1>) intraAnd_encodeGMEM_tqmf_2;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_2_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_2_R;
  chan(int<32>) encode_I32_;
  chan(int<1>) intraArgMerge_encodeGMEM_tqmf_0_2;
  chan(int<64>) intraArgMerge_encodeGMEM_tqmf_1_2;
  chan(int<32>) intraArgMerge_encodeGMEM_tqmf_2_2;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_2_L;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_2_R;
  chan(int<32>) encode_I39_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_tqmf_3;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_3_L;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_3_R;
  chan(int<1>) intraStateInv_encodeGMEM_tqmf_3;
  chan(int<1>) const_encodeGMEM_tqmf__1_18_;
  chan(int<1>) intraStateMerge_encodeGMEM_tqmf_3;
  chan(int<1>) intraStateInit_encodeGMEM_tqmf_3;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_6;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_6_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_6_sub;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_7;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_7_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_7_sub;
  chan(int<1>) intraInv_encodeGMEM_tqmf_3;
  chan(int<1>) const_encodeGMEM_tqmf__1_19_;
  chan(int<1>) intraAnd_encodeGMEM_tqmf_3;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_3_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_3_R;
  chan(int<32>) encode_I50_;
  chan(int<1>) intraArgMerge_encodeGMEM_tqmf_0_3;
  chan(int<64>) intraArgMerge_encodeGMEM_tqmf_1_3;
  chan(int<32>) intraArgMerge_encodeGMEM_tqmf_2_3;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_3_L;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_3_R;
  chan(int<32>) encode_I51_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_tqmf_4;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_4_L;
  chan(int<1>) intraStateSplit_encodeGMEM_tqmf_4_R;
  chan(int<1>) intraStateInv_encodeGMEM_tqmf_4;
  chan(int<1>) const_encodeGMEM_tqmf__1_20_;
  chan(int<1>) intraStateMerge_encodeGMEM_tqmf_4;
  chan(int<1>) intraStateInit_encodeGMEM_tqmf_4;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_8;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_8_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_8_sub;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_9;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_9_source;
  chan(int<1>) intraEnabler_encodeGMEM_tqmf_9_sub;
  chan(int<1>) intraInv_encodeGMEM_tqmf_4;
  chan(int<1>) const_encodeGMEM_tqmf__1_21_;
  chan(int<1>) intraAnd_encodeGMEM_tqmf_4;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_4_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_tqmf_4_R;
  chan(int<32>) encode_I58_;
  chan(int<1>) intraArgMerge_encodeGMEM_tqmf_0_4;
  chan(int<64>) intraArgMerge_encodeGMEM_tqmf_1_4;
  chan(int<32>) intraArgMerge_encodeGMEM_tqmf_2_4;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_4_L;
  chan(int<32>) intraOutSplit_encodeGMEM_tqmf_4_R;
  chan(int<32>) encode_I59_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ph_0;
  chan(int<1>) intraStateSplit_encodeGMEM_ph_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ph_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_ph_0;
  chan(int<1>) const_encodeGMEM_ph__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_ph_0;
  chan(int<1>) intraStateInit_encodeGMEM_ph_0;
  chan(int<1>) intraEnabler_encodeGMEM_ph_0;
  chan(int<1>) intraEnabler_encodeGMEM_ph_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ph_1;
  chan(int<1>) intraStateSplit_encodeGMEM_ph_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ph_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_ph_1;
  chan(int<1>) const_encodeGMEM_ph__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_ph_1;
  chan(int<1>) intraStateInit_encodeGMEM_ph_1;
  chan(int<1>) intraInv_encodeGMEM_ph_0;
  chan(int<1>) const_encodeGMEM_ph__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_ph_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_ph_1;
  chan(int<1>) intraEnabler_encodeGMEM_ph_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_ph_2;
  chan(int<1>) intraEnabler_encodeGMEM_ph_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_ph_2_sub;
  chan(int<1>) intraInv_encodeGMEM_ph_1;
  chan(int<1>) const_encodeGMEM_ph__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_ph_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ph_1_R;
  chan(int<32>) encode_I173_;
  chan(int<1>) intraArgMerge_encodeGMEM_ph_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_ph_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_ph_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_ph_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ph_0_R;
  chan(int<32>) encode_I177_;
  chan(int<1>) intraArgMerge_encodeGMEM_ph_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_ph_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_ph_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_ph_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ph_1_R;
  chan(int<32>) encode_I194_;
  chan(int<1>) interEnablerMerge_encodeGMEM_ah1_0;
  chan(int<1>) interStateSplit_encodeGMEM_ah1_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_ah1_0_R;
  chan(int<1>) interStateInv_encodeGMEM_ah1_0;
  chan(int<1>) const_encodeGMEM_ah1__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_ah1_0;
  chan(int<1>) interStateInit_encodeGMEM_ah1_0;
  chan(int<1>) interInv_encodeGMEM_ah1_0;
  chan(int<1>) const_encodeGMEM_ah1__1_1_;
  chan(int<1>) interAnd_encodeGMEM_ah1_0;
  chan(int<1>) interFinalSplit_encodeGMEM_ah1_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_ah1_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_ah1_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_ah1_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_ah1_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_ah1_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_ah1_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_0;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_0_sub;
  chan(int<32>) encode_I128_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ah1_0;
  chan(int<1>) intraStateSplit_encodeGMEM_ah1_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ah1_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_ah1_0;
  chan(int<1>) const_encodeGMEM_ah1__1_2_;
  chan(int<1>) intraStateMerge_encodeGMEM_ah1_0;
  chan(int<1>) intraStateInit_encodeGMEM_ah1_0;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_1;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_1_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ah1_1;
  chan(int<1>) intraStateSplit_encodeGMEM_ah1_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ah1_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_ah1_1;
  chan(int<1>) const_encodeGMEM_ah1__1_3_;
  chan(int<1>) intraStateMerge_encodeGMEM_ah1_1;
  chan(int<1>) intraStateInit_encodeGMEM_ah1_1;
  chan(int<1>) intraInv_encodeGMEM_ah1_0;
  chan(int<1>) const_encodeGMEM_ah1__1_4_;
  chan(int<1>) intraAnd_encodeGMEM_ah1_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_ah1_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ah1_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_2;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_2_sub;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_3;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_3_source;
  chan(int<1>) intraEnabler_encodeGMEM_ah1_3_sub;
  chan(int<1>) intraInv_encodeGMEM_ah1_1;
  chan(int<1>) const_encodeGMEM_ah1__1_5_;
  chan(int<1>) intraAnd_encodeGMEM_ah1_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_ah1_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ah1_1_R;
  chan(int<32>) encode_I175_;
  chan(int<1>) intraArgMerge_encodeGMEM_ah1_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_ah1_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_ah1_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_ah1_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ah1_0_R;
  chan(int<32>) encode_I182_;
  chan(int<1>) intraArgMerge_encodeGMEM_ah1_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_ah1_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_ah1_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_ah1_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ah1_1_R;
  chan(int<32>) encode_I184_;
  chan(int<1>) interEnablerMerge_encodeGMEM_ah2_0;
  chan(int<1>) interStateSplit_encodeGMEM_ah2_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_ah2_0_R;
  chan(int<1>) interStateInv_encodeGMEM_ah2_0;
  chan(int<1>) const_encodeGMEM_ah2__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_ah2_0;
  chan(int<1>) interStateInit_encodeGMEM_ah2_0;
  chan(int<1>) interInv_encodeGMEM_ah2_0;
  chan(int<1>) const_encodeGMEM_ah2__1_1_;
  chan(int<1>) interAnd_encodeGMEM_ah2_0;
  chan(int<1>) interFinalSplit_encodeGMEM_ah2_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_ah2_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_ah2_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_ah2_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_ah2_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_ah2_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_ah2_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_0;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_0_sub;
  chan(int<32>) encode_I130_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_ah2_0;
  chan(int<1>) intraStateSplit_encodeGMEM_ah2_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_ah2_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_ah2_0;
  chan(int<1>) const_encodeGMEM_ah2__1_2_;
  chan(int<1>) intraStateMerge_encodeGMEM_ah2_0;
  chan(int<1>) intraStateInit_encodeGMEM_ah2_0;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_1;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_2;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_ah2_2_sub;
  chan(int<1>) intraInv_encodeGMEM_ah2_0;
  chan(int<1>) const_encodeGMEM_ah2__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_ah2_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_ah2_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_ah2_0_R;
  chan(int<32>) encode_I176_;
  chan(int<1>) intraArgMerge_encodeGMEM_ah2_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_ah2_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_ah2_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_ah2_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_ah2_0_R;
  chan(int<32>) encode_I181_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_al1_0;
  chan(int<1>) intraStateSplit_encodeGMEM_al1_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_al1_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_al1_0;
  chan(int<1>) const_encodeGMEM_al1__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_al1_0;
  chan(int<1>) intraStateInit_encodeGMEM_al1_0;
  chan(int<1>) intraEnabler_encodeGMEM_al1_0;
  chan(int<1>) intraEnabler_encodeGMEM_al1_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_al1_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_al1_1;
  chan(int<1>) intraStateSplit_encodeGMEM_al1_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_al1_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_al1_1;
  chan(int<1>) const_encodeGMEM_al1__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_al1_1;
  chan(int<1>) intraStateInit_encodeGMEM_al1_1;
  chan(int<1>) intraInv_encodeGMEM_al1_0;
  chan(int<1>) const_encodeGMEM_al1__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_al1_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_al1_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_al1_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_al1_1;
  chan(int<1>) intraEnabler_encodeGMEM_al1_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_al1_1_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_al1_2;
  chan(int<1>) intraStateSplit_encodeGMEM_al1_2_L;
  chan(int<1>) intraStateSplit_encodeGMEM_al1_2_R;
  chan(int<1>) intraStateInv_encodeGMEM_al1_2;
  chan(int<1>) const_encodeGMEM_al1__1_3_;
  chan(int<1>) intraStateMerge_encodeGMEM_al1_2;
  chan(int<1>) intraStateInit_encodeGMEM_al1_2;
  chan(int<1>) intraInv_encodeGMEM_al1_1;
  chan(int<1>) const_encodeGMEM_al1__1_4_;
  chan(int<1>) intraAnd_encodeGMEM_al1_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_al1_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_al1_1_R;
  chan(int<1>) intraEnabler_encodeGMEM_al1_2;
  chan(int<1>) intraEnabler_encodeGMEM_al1_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_al1_2_sub;
  chan(int<1>) intraEnabler_encodeGMEM_al1_3;
  chan(int<1>) intraEnabler_encodeGMEM_al1_3_source;
  chan(int<1>) intraEnabler_encodeGMEM_al1_3_sub;
  chan(int<1>) intraInv_encodeGMEM_al1_2;
  chan(int<1>) const_encodeGMEM_al1__1_5_;
  chan(int<1>) intraAnd_encodeGMEM_al1_2;
  chan(int<1>) intraFinalSplit_encodeGMEM_al1_2_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_al1_2_R;
  chan(int<32>) encode_I71_;
  chan(int<1>) intraArgMerge_encodeGMEM_al1_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_al1_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_al1_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_al1_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_al1_0_R;
  chan(int<32>) encode_I104_;
  chan(int<1>) intraArgMerge_encodeGMEM_al1_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_al1_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_al1_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_al1_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_al1_1_R;
  chan(int<32>) encode_I111_;
  chan(int<1>) intraArgMerge_encodeGMEM_al1_0_2;
  chan(int<64>) intraArgMerge_encodeGMEM_al1_1_2;
  chan(int<32>) intraArgMerge_encodeGMEM_al1_2_2;
  chan(int<32>) intraOutSplit_encodeGMEM_al1_2_L;
  chan(int<32>) intraOutSplit_encodeGMEM_al1_2_R;
  chan(int<32>) encode_I113_;
  chan(int<1>) intraEnablerMerge_encodefiltep_0;
  chan(int<1>) intraStateSplit_encodefiltep_0_L;
  chan(int<1>) intraStateSplit_encodefiltep_0_R;
  chan(int<1>) intraStateInv_encodefiltep_0;
  chan(int<1>) const_encodefiltep__1_0_;
  chan(int<1>) intraStateMerge_encodefiltep_0;
  chan(int<1>) intraStateInit_encodefiltep_0;
  chan(int<1>) intraEnabler_encodefiltep_0;
  chan(int<1>) intraEnabler_encodefiltep_0_source;
  chan(int<1>) intraEnabler_encodefiltep_0_sub;
  chan(int<1>) intraEnabler_encodefiltep_1;
  chan(int<1>) intraEnabler_encodefiltep_1_source;
  chan(int<1>) intraEnabler_encodefiltep_1_sub;
  chan(int<1>) intraInv_encodefiltep_0;
  chan(int<1>) const_encodefiltep__1_1_;
  chan(int<1>) intraAnd_encodefiltep_0;
  chan(int<1>) intraFinalSplit_encodefiltep_0_L;
  chan(int<1>) intraFinalSplit_encodefiltep_0_R;
  chan(int<32>) intraArgMerge_encodefiltep_0_0;
  chan(int<32>) intraArgMerge_encodefiltep_1_0;
  chan(int<32>) intraArgMerge_encodefiltep_2_0;
  chan(int<32>) intraArgMerge_encodefiltep_3_0;
  chan(int<32>) intraOutSplit_encodefiltep_0_L;
  chan(int<32>) intraOutSplit_encodefiltep_0_R;
  chan(int<1>) intraEnablerMerge_encodeGMEM_al2_0;
  chan(int<1>) intraStateSplit_encodeGMEM_al2_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_al2_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_al2_0;
  chan(int<1>) const_encodeGMEM_al2__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_al2_0;
  chan(int<1>) intraStateInit_encodeGMEM_al2_0;
  chan(int<1>) intraEnabler_encodeGMEM_al2_0;
  chan(int<1>) intraEnabler_encodeGMEM_al2_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_al2_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_al2_1;
  chan(int<1>) intraStateSplit_encodeGMEM_al2_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_al2_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_al2_1;
  chan(int<1>) const_encodeGMEM_al2__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_al2_1;
  chan(int<1>) intraStateInit_encodeGMEM_al2_1;
  chan(int<1>) intraInv_encodeGMEM_al2_0;
  chan(int<1>) const_encodeGMEM_al2__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_al2_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_al2_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_al2_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_al2_1;
  chan(int<1>) intraEnabler_encodeGMEM_al2_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_al2_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_al2_2;
  chan(int<1>) intraEnabler_encodeGMEM_al2_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_al2_2_sub;
  chan(int<1>) intraInv_encodeGMEM_al2_1;
  chan(int<1>) const_encodeGMEM_al2__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_al2_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_al2_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_al2_1_R;
  chan(int<32>) encode_I73_;
  chan(int<1>) intraArgMerge_encodeGMEM_al2_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_al2_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_al2_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_al2_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_al2_0_R;
  chan(int<32>) encode_I105_;
  chan(int<1>) intraArgMerge_encodeGMEM_al2_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_al2_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_al2_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_al2_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_al2_1_R;
  chan(int<32>) encode_I110_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_xh_0;
  chan(int<1>) intraStateSplit_encodeGMEM_xh_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_xh_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_xh_0;
  chan(int<1>) const_encodeGMEM_xh__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_xh_0;
  chan(int<1>) intraStateInit_encodeGMEM_xh_0;
  chan(int<1>) intraEnabler_encodeGMEM_xh_0;
  chan(int<1>) intraEnabler_encodeGMEM_xh_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_xh_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_xh_1;
  chan(int<1>) intraEnabler_encodeGMEM_xh_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_xh_1_sub;
  chan(int<1>) intraInv_encodeGMEM_xh_0;
  chan(int<1>) const_encodeGMEM_xh__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_xh_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_xh_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_xh_0_R;
  chan(int<32>) encode_I67_;
  chan(int<1>) intraArgMerge_encodeGMEM_xh_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_xh_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_xh_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_xh_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_xh_0_R;
  chan(int<32>) encode_I136_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_xl_0;
  chan(int<1>) intraStateSplit_encodeGMEM_xl_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_xl_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_xl_0;
  chan(int<1>) const_encodeGMEM_xl__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_xl_0;
  chan(int<1>) intraStateInit_encodeGMEM_xl_0;
  chan(int<1>) intraEnabler_encodeGMEM_xl_0;
  chan(int<1>) intraEnabler_encodeGMEM_xl_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_xl_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_xl_1;
  chan(int<1>) intraEnabler_encodeGMEM_xl_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_xl_1_sub;
  chan(int<1>) intraInv_encodeGMEM_xl_0;
  chan(int<1>) const_encodeGMEM_xl__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_xl_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_xl_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_xl_0_R;
  chan(int<32>) encode_I63_;
  chan(int<1>) intraArgMerge_encodeGMEM_xl_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_xl_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_xl_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_xl_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_xl_0_R;
  chan(int<32>) encode_I79_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_dlt_0;
  chan(int<1>) intraStateSplit_encodeGMEM_dlt_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_dlt_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_dlt_0;
  chan(int<1>) const_encodeGMEM_dlt__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_dlt_0;
  chan(int<1>) intraStateInit_encodeGMEM_dlt_0;
  chan(int<1>) intraEnabler_encodeGMEM_dlt_0;
  chan(int<1>) intraEnabler_encodeGMEM_dlt_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_dlt_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_dlt_1;
  chan(int<1>) intraEnabler_encodeGMEM_dlt_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_dlt_1_sub;
  chan(int<1>) intraInv_encodeGMEM_dlt_0;
  chan(int<1>) const_encodeGMEM_dlt__1_1_;
  chan(int<1>) intraAnd_encodeGMEM_dlt_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_dlt_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_dlt_0_R;
  chan(int<32>) encode_I94_;
  chan(int<1>) intraArgMerge_encodeGMEM_dlt_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_dlt_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_dlt_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_dlt_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_dlt_0_R;
  chan(int<32>) encode_I115_;
  chan(int<1>) intraEnablerMerge_encodefiltez_0;
  chan(int<1>) intraStateSplit_encodefiltez_0_L;
  chan(int<1>) intraStateSplit_encodefiltez_0_R;
  chan(int<1>) intraStateInv_encodefiltez_0;
  chan(int<1>) const_encodefiltez__1_0_;
  chan(int<1>) intraStateMerge_encodefiltez_0;
  chan(int<1>) intraStateInit_encodefiltez_0;
  chan(int<1>) intraEnabler_encodefiltez_0;
  chan(int<1>) intraEnabler_encodefiltez_0_source;
  chan(int<1>) intraEnabler_encodefiltez_0_sub;
  chan(int<1>) intraEnabler_encodefiltez_1;
  chan(int<1>) intraEnabler_encodefiltez_1_source;
  chan(int<1>) intraEnabler_encodefiltez_1_sub;
  chan(int<1>) intraInv_encodefiltez_0;
  chan(int<1>) const_encodefiltez__1_1_;
  chan(int<1>) intraAnd_encodefiltez_0;
  chan(int<1>) intraFinalSplit_encodefiltez_0_L;
  chan(int<1>) intraFinalSplit_encodefiltez_0_R;
  chan(int<64>) intraArgMerge_encodefiltez_0_0;
  chan(int<64>) intraArgMerge_encodefiltez_1_0;
  chan(int<32>) intraOutSplit_encodefiltez_0_L;
  chan(int<32>) intraOutSplit_encodefiltez_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_eh_0;
  chan(int<1>) intraEnabler_encodeGMEM_eh_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_eh_0_sub;
  chan(int<32>) encode_I138_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_plt_0;
  chan(int<1>) intraStateSplit_encodeGMEM_plt_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_plt_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_plt_0;
  chan(int<1>) const_encodeGMEM_plt__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_plt_0;
  chan(int<1>) intraStateInit_encodeGMEM_plt_0;
  chan(int<1>) intraEnabler_encodeGMEM_plt_0;
  chan(int<1>) intraEnabler_encodeGMEM_plt_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_plt_1;
  chan(int<1>) intraStateSplit_encodeGMEM_plt_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_plt_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_plt_1;
  chan(int<1>) const_encodeGMEM_plt__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_plt_1;
  chan(int<1>) intraStateInit_encodeGMEM_plt_1;
  chan(int<1>) intraInv_encodeGMEM_plt_0;
  chan(int<1>) const_encodeGMEM_plt__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_plt_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_plt_1;
  chan(int<1>) intraEnabler_encodeGMEM_plt_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_plt_2;
  chan(int<1>) intraEnabler_encodeGMEM_plt_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_plt_2_sub;
  chan(int<1>) intraInv_encodeGMEM_plt_1;
  chan(int<1>) const_encodeGMEM_plt__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_plt_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_plt_1_R;
  chan(int<32>) encode_I102_;
  chan(int<1>) intraArgMerge_encodeGMEM_plt_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_plt_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_plt_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_plt_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_plt_0_R;
  chan(int<32>) encode_I106_;
  chan(int<1>) intraArgMerge_encodeGMEM_plt_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_plt_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_plt_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_plt_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_plt_1_R;
  chan(int<32>) encode_I123_;
  chan(int<1>) intraEnabler_encodeGMEM_el_0;
  chan(int<1>) intraEnabler_encodeGMEM_el_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_el_0_sub;
  chan(int<32>) encode_I81_;
  chan(int<1>) intraEnabler_encodeGMEM_rlt_0;
  chan(int<1>) intraEnabler_encodeGMEM_rlt_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_rlt_0_sub;
  chan(int<32>) encode_I117_;
  chan(int<1>) interEnablerMerge_encodeGMEM_ih_0;
  chan(int<1>) interStateSplit_encodeGMEM_ih_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_ih_0_R;
  chan(int<1>) interStateInv_encodeGMEM_ih_0;
  chan(int<1>) const_encodeGMEM_ih__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_ih_0;
  chan(int<1>) interStateInit_encodeGMEM_ih_0;
  chan(int<1>) interInv_encodeGMEM_ih_0;
  chan(int<1>) const_encodeGMEM_ih__1_1_;
  chan(int<1>) interAnd_encodeGMEM_ih_0;
  chan(int<1>) interFinalSplit_encodeGMEM_ih_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_ih_0_R;
  chan(int<1>) interEnablerMerge_encodeGMEM_ih_1;
  chan(int<1>) interStateSplit_encodeGMEM_ih_1_L;
  chan(int<1>) interStateSplit_encodeGMEM_ih_1_R;
  chan(int<1>) interStateInv_encodeGMEM_ih_1;
  chan(int<1>) const_encodeGMEM_ih__1_2_;
  chan(int<1>) interStateMerge_encodeGMEM_ih_1;
  chan(int<1>) interStateInit_encodeGMEM_ih_1;
  chan(int<1>) interInv_encodeGMEM_ih_1;
  chan(int<1>) const_encodeGMEM_ih__1_3_;
  chan(int<1>) interAnd_encodeGMEM_ih_1;
  chan(int<1>) interFinalSplit_encodeGMEM_ih_1_L;
  chan(int<1>) interFinalSplit_encodeGMEM_ih_1_R;
  chan(int<1>) ifInit_encodeGMEM_ih_0;
  chan(int<1>) ifBbSelectMerge_encodeGMEM_ih_0;
  chan(int<1>) ifCondSelectMerge_encodeGMEM_ih_0;
  chan(int<1>) ifCondSelectSplit_encodeGMEM_ih_0_L;
  chan(int<1>) ifCondSelectSplit_encodeGMEM_ih_0_R;
  chan(int<1>) const_encodeGMEM_ih__0_0_;
  chan(int<1>) interArgMerge_encodeGMEM_ih_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_ih_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_ih_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_ih_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_ih_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_ih_0_1;
  chan(int<64>) interArgMerge_encodeGMEM_ih_1_1;
  chan(int<32>) interArgMerge_encodeGMEM_ih_2_1;
  chan(int<32>) interOutSplit_encodeGMEM_ih_1_L;
  chan(int<32>) interOutSplit_encodeGMEM_ih_1_R;
  chan(int<1>) ifCondArgMerge_encodeGMEM_ih_0_0;
  chan(int<64>) ifCondArgMerge_encodeGMEM_ih_1_0;
  chan(int<32>) ifCondArgMerge_encodeGMEM_ih_2_0;
  chan(int<32>) ifCondOutSplit_encodeGMEM_ih_0_L;
  chan(int<32>) ifCondOutSplit_encodeGMEM_ih_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_ih_0;
  chan(int<1>) intraEnabler_encodeGMEM_ih_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_ih_0_sub;
  chan(int<32>) encode_I143_;
  chan(int<1>) intraEnabler_encodeGMEM_ih_1;
  chan(int<1>) intraEnabler_encodeGMEM_ih_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_ih_1_sub;
  chan(int<32>) encode_I155_;
  chan(int<1>) intraEnabler_encodeGMEM_ih_2;
  chan(int<1>) intraEnabler_encodeGMEM_ih_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_ih_2_sub;
  chan(int<32>) encode_I197_;
  chan(int<1>) interEnablerMerge_encodeGMEM_il_0;
  chan(int<1>) interStateSplit_encodeGMEM_il_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_il_0_R;
  chan(int<1>) interStateInv_encodeGMEM_il_0;
  chan(int<1>) const_encodeGMEM_il__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_il_0;
  chan(int<1>) interStateInit_encodeGMEM_il_0;
  chan(int<1>) interInv_encodeGMEM_il_0;
  chan(int<1>) const_encodeGMEM_il__1_1_;
  chan(int<1>) interAnd_encodeGMEM_il_0;
  chan(int<1>) interFinalSplit_encodeGMEM_il_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_il_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_il_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_il_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_il_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_il_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_il_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_il_0;
  chan(int<1>) intraEnabler_encodeGMEM_il_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_il_0_sub;
  chan(int<32>) encode_I84_;
  chan(int<1>) intraEnabler_encodeGMEM_il_1;
  chan(int<1>) intraEnabler_encodeGMEM_il_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_il_1_sub;
  chan(int<32>) encode_I196_;
  chan(int<1>) interEnablerMerge_encodeGMEM_szh_0;
  chan(int<1>) interStateSplit_encodeGMEM_szh_0_L;
  chan(int<1>) interStateSplit_encodeGMEM_szh_0_R;
  chan(int<1>) interStateInv_encodeGMEM_szh_0;
  chan(int<1>) const_encodeGMEM_szh__1_0_;
  chan(int<1>) interStateMerge_encodeGMEM_szh_0;
  chan(int<1>) interStateInit_encodeGMEM_szh_0;
  chan(int<1>) interInv_encodeGMEM_szh_0;
  chan(int<1>) const_encodeGMEM_szh__1_1_;
  chan(int<1>) interAnd_encodeGMEM_szh_0;
  chan(int<1>) interFinalSplit_encodeGMEM_szh_0_L;
  chan(int<1>) interFinalSplit_encodeGMEM_szh_0_R;
  chan(int<1>) interArgMerge_encodeGMEM_szh_0_0;
  chan(int<64>) interArgMerge_encodeGMEM_szh_1_0;
  chan(int<32>) interArgMerge_encodeGMEM_szh_2_0;
  chan(int<32>) interOutSplit_encodeGMEM_szh_0_L;
  chan(int<32>) interOutSplit_encodeGMEM_szh_0_R;
  chan(int<1>) intraEnablerMerge_encodeGMEM_szh_0;
  chan(int<1>) intraStateSplit_encodeGMEM_szh_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_szh_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_szh_0;
  chan(int<1>) const_encodeGMEM_szh__1_2_;
  chan(int<1>) intraStateMerge_encodeGMEM_szh_0;
  chan(int<1>) intraStateInit_encodeGMEM_szh_0;
  chan(int<1>) intraEnabler_encodeGMEM_szh_0;
  chan(int<1>) intraEnabler_encodeGMEM_szh_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_szh_0_sub;
  chan(int<1>) intraEnabler_encodeGMEM_szh_1;
  chan(int<1>) intraEnabler_encodeGMEM_szh_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_szh_1_sub;
  chan(int<1>) intraInv_encodeGMEM_szh_0;
  chan(int<1>) const_encodeGMEM_szh__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_szh_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_szh_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_szh_0_R;
  chan(int<32>) encode_I126_;
  chan(int<1>) intraArgMerge_encodeGMEM_szh_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_szh_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_szh_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_szh_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_szh_0_R;
  chan(int<32>) encode_I133_;
  chan(int<1>) intraEnabler_encodeGMEM_szh_2;
  chan(int<1>) intraEnabler_encodeGMEM_szh_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_szh_2_sub;
  chan(int<32>) encode_I171_;
  chan(int<1>) intraEnablerMerge_encodeGMEM_szl_0;
  chan(int<1>) intraStateSplit_encodeGMEM_szl_0_L;
  chan(int<1>) intraStateSplit_encodeGMEM_szl_0_R;
  chan(int<1>) intraStateInv_encodeGMEM_szl_0;
  chan(int<1>) const_encodeGMEM_szl__1_0_;
  chan(int<1>) intraStateMerge_encodeGMEM_szl_0;
  chan(int<1>) intraStateInit_encodeGMEM_szl_0;
  chan(int<1>) intraEnabler_encodeGMEM_szl_0;
  chan(int<1>) intraEnabler_encodeGMEM_szl_0_source;
  chan(int<1>) intraEnabler_encodeGMEM_szl_0_sub;
  chan(int<1>) intraEnablerMerge_encodeGMEM_szl_1;
  chan(int<1>) intraStateSplit_encodeGMEM_szl_1_L;
  chan(int<1>) intraStateSplit_encodeGMEM_szl_1_R;
  chan(int<1>) intraStateInv_encodeGMEM_szl_1;
  chan(int<1>) const_encodeGMEM_szl__1_1_;
  chan(int<1>) intraStateMerge_encodeGMEM_szl_1;
  chan(int<1>) intraStateInit_encodeGMEM_szl_1;
  chan(int<1>) intraInv_encodeGMEM_szl_0;
  chan(int<1>) const_encodeGMEM_szl__1_2_;
  chan(int<1>) intraAnd_encodeGMEM_szl_0;
  chan(int<1>) intraFinalSplit_encodeGMEM_szl_0_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_szl_0_R;
  chan(int<1>) intraEnabler_encodeGMEM_szl_1;
  chan(int<1>) intraEnabler_encodeGMEM_szl_1_source;
  chan(int<1>) intraEnabler_encodeGMEM_szl_1_sub;
  chan(int<1>) intraEnabler_encodeGMEM_szl_2;
  chan(int<1>) intraEnabler_encodeGMEM_szl_2_source;
  chan(int<1>) intraEnabler_encodeGMEM_szl_2_sub;
  chan(int<1>) intraInv_encodeGMEM_szl_1;
  chan(int<1>) const_encodeGMEM_szl__1_3_;
  chan(int<1>) intraAnd_encodeGMEM_szl_1;
  chan(int<1>) intraFinalSplit_encodeGMEM_szl_1_L;
  chan(int<1>) intraFinalSplit_encodeGMEM_szl_1_R;
  chan(int<32>) encode_I69_;
  chan(int<1>) intraArgMerge_encodeGMEM_szl_0_0;
  chan(int<64>) intraArgMerge_encodeGMEM_szl_1_0;
  chan(int<32>) intraArgMerge_encodeGMEM_szl_2_0;
  chan(int<32>) intraOutSplit_encodeGMEM_szl_0_L;
  chan(int<32>) intraOutSplit_encodeGMEM_szl_0_R;
  chan(int<32>) encode_I76_;
  chan(int<1>) intraArgMerge_encodeGMEM_szl_0_1;
  chan(int<64>) intraArgMerge_encodeGMEM_szl_1_1;
  chan(int<32>) intraArgMerge_encodeGMEM_szl_2_1;
  chan(int<32>) intraOutSplit_encodeGMEM_szl_1_L;
  chan(int<32>) intraOutSplit_encodeGMEM_szl_1_R;
  chan(int<32>) encode_I100_;
  chan(int<1>) FAC__Buff_encode_BB4_upzeroupzero_PP2;
  chan(int<1>) Merge_FAC_encode_BB4_upzeroupzero_PP2;
  chan(int<1>) FAC_Split_encode_BB4_upzeroupzero_PP2_L;
  chan(int<1>) FAC_Split_encode_BB4_upzeroupzero_PP2_R;
  chan(int<1>) FAC_Sink_encode_BB4_upzeroupzero_PP2;
  chan(int<1>) FAC_Init_encode_BB4_upzeroupzero_PP2;
  chan(int<32>) interArgMerge_encodeupzeroupzero_PP2_0;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP2_0_0_L;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP2_0_0_R;
  chan(int<64>) interOutSplit_encodeupzeroupzero_PP2_1_0_L;
  chan(int<64>) interOutSplit_encodeupzeroupzero_PP2_1_0_R;
  chan(int<32>) interOutSplit_encodeupzeroupzero_PP2_2_0_L;
  chan(int<32>) interOutSplit_encodeupzeroupzero_PP2_2_0_R;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP2_0_0_USE_L;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP2_0_0_USE_R;
  chan(int<1>) FAC__Buff_encode_BB4_upzeroupzero_PP1;
  chan(int<1>) Merge_FAC_encode_BB4_upzeroupzero_PP1;
  chan(int<1>) FAC_Split_encode_BB4_upzeroupzero_PP1_L;
  chan(int<1>) FAC_Split_encode_BB4_upzeroupzero_PP1_R;
  chan(int<1>) FAC_Sink_encode_BB4_upzeroupzero_PP1;
  chan(int<1>) FAC_Init_encode_BB4_upzeroupzero_PP1;
  chan(int<32>) interArgMerge_encodeupzeroupzero_PP1_0;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP1_0_0_L;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP1_0_0_R;
  chan(int<64>) interOutSplit_encodeupzeroupzero_PP1_1_0_L;
  chan(int<64>) interOutSplit_encodeupzeroupzero_PP1_1_0_R;
  chan(int<32>) interOutSplit_encodeupzeroupzero_PP1_2_0_L;
  chan(int<32>) interOutSplit_encodeupzeroupzero_PP1_2_0_R;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP1_0_0_USE_L;
  chan(int<1>) interOutSplit_encodeupzeroupzero_PP1_0_0_USE_R;
  chan(int<1>) FAC__Buff_encode_BB4_scalelGMEM_ilb_table;
  chan(int<1>) Merge_FAC_encode_BB4_scalelGMEM_ilb_table;
  chan(int<1>) FAC_Split_encode_BB4_scalelGMEM_ilb_table_L;
  chan(int<1>) FAC_Split_encode_BB4_scalelGMEM_ilb_table_R;
  chan(int<1>) FAC_Sink_encode_BB4_scalelGMEM_ilb_table;
  chan(int<1>) FAC_Init_encode_BB4_scalelGMEM_ilb_table;
  chan(int<32>) interArgMerge_encodescalelGMEM_ilb_table_0;
  chan(int<1>) interOutSplit_encodescalelGMEM_ilb_table_0_0_L;
  chan(int<1>) interOutSplit_encodescalelGMEM_ilb_table_0_0_R;
  chan(int<64>) interOutSplit_encodescalelGMEM_ilb_table_1_0_L;
  chan(int<64>) interOutSplit_encodescalelGMEM_ilb_table_1_0_R;
  chan(int<32>) interOutSplit_encodescalelGMEM_ilb_table_2_0_L;
  chan(int<32>) interOutSplit_encodescalelGMEM_ilb_table_2_0_R;
  chan(int<1>) interOutSplit_encodescalelGMEM_ilb_table_0_0_USE_L;
  chan(int<1>) interOutSplit_encodescalelGMEM_ilb_table_0_0_USE_R;
  chan(int<1>) FAC__Buff_encode_I68_filtezfiltez_PP1;
  chan(int<1>) Merge_FAC_encode_I68_filtezfiltez_PP1;
  chan(int<1>) FAC_Split_encode_I68_filtezfiltez_PP1_L;
  chan(int<1>) FAC_Split_encode_I68_filtezfiltez_PP1_R;
  chan(int<1>) FAC_Sink_encode_I68_filtezfiltez_PP1;
  chan(int<1>) FAC_Init_encode_I68_filtezfiltez_PP1;
  chan(int<32>) intraArgMerge_encodefiltezfiltez_PP1_0;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP1_0_0_L;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP1_0_0_R;
  chan(int<64>) intraOutSplit_encodefiltezfiltez_PP1_1_0_L;
  chan(int<64>) intraOutSplit_encodefiltezfiltez_PP1_1_0_R;
  chan(int<32>) intraOutSplit_encodefiltezfiltez_PP1_2_0_L;
  chan(int<32>) intraOutSplit_encodefiltezfiltez_PP1_2_0_R;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP1_0_0_USE_L;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP1_0_0_USE_R;
  chan(int<1>) FAC__Buff_encode_I68_filtezfiltez_PP0;
  chan(int<1>) Merge_FAC_encode_I68_filtezfiltez_PP0;
  chan(int<1>) FAC_Split_encode_I68_filtezfiltez_PP0_L;
  chan(int<1>) FAC_Split_encode_I68_filtezfiltez_PP0_R;
  chan(int<1>) FAC_Sink_encode_I68_filtezfiltez_PP0;
  chan(int<1>) FAC_Init_encode_I68_filtezfiltez_PP0;
  chan(int<32>) intraArgMerge_encodefiltezfiltez_PP0_0;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP0_0_0_L;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP0_0_0_R;
  chan(int<64>) intraOutSplit_encodefiltezfiltez_PP0_1_0_L;
  chan(int<64>) intraOutSplit_encodefiltezfiltez_PP0_1_0_R;
  chan(int<32>) intraOutSplit_encodefiltezfiltez_PP0_2_0_L;
  chan(int<32>) intraOutSplit_encodefiltezfiltez_PP0_2_0_R;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP0_0_0_USE_L;
  chan(int<1>) intraOutSplit_encodefiltezfiltez_PP0_0_0_USE_R;
  chan(int<1>) ifCondArgMerge_encodeGMEM_ih_0_0_l;
  chan(int<64>) ifCondArgMerge_encodeGMEM_ih_1_0_l;
  chan(int<32>) ifCondArgMerge_encodeGMEM_ih_2_0_l;
  chan(int<32>) sink0;
  chan(int<1>) sink1;
  chan(int<32>) sink2;
  chan(int<1>) sink3;
  chan(int<1>) sink4;
  chan(int<32>) sink5;
  chan(int<64>) sink6;
  chan(int<32>) sink7;
  chan(int<32>) sink8;
  chan(int<1>) sink9;
  chan(int<32>) sink10;
  chan(int<32>) sink11;
  chan(int<1>) sink12;
  chan(int<32>) sink13;
  chan(int<32>) sink14;
  chan(int<32>) sink15;
  chan(int<64>) sink16;
  chan(int<1>) sink17;
  chan(int<1>) sink18;
  chan(int<1>) sink19;
  chan(int<1>) sink20;
  chan(int<32>) sink21;
  chan(int<1>) sink22;
  chan(int<1>) sink23;
  chan(int<32>) sink24;
  chan(int<1>) sink25;
  chan(int<1>) sink26;
  chan(int<1>) sink27;
  chan(int<32>) sink28;
  chan(int<32>) sink29;
  chan(int<1>) sink30;
  chan(int<1>) sink31;
  chan(int<1>) sink32;
  chan(int<1>) sink33;
  chan(int<1>) sink34;
  chan(int<32>) sink35;
  chan(int<32>) sink36;
  chan(int<32>) sink37;
  chan(int<1>) sink38;
  chan(int<1>) sink39;
  chan(int<1>) sink40;
  chan(int<32>) sink41;
  chan(int<1>) sink42;
  chan(int<1>) sink43;
  chan(int<1>) sink44;
  chan(int<1>) sink45;
  chan(int<1>) sink46;
  chan(int<1>) sink47;
  chan(int<32>) sink48;
  chan(int<1>) sink49;
  chan(int<1>) sink50;
  chan(int<32>) sink51;
  chan(int<32>) sink52;
  chan(int<1>) sink53;
  chan(int<1>) sink54;
  chan(int<1>) sink55;
  chan(int<1>) sink56;
  chan(int<1>) sink57;
  chan(int<1>) sink58;
  chan(int<1>) sink59;
  chan(int<1>) sink60;
  chan(int<1>) sink61;
  chan(int<32>) sink62;
  chan(int<32>) sink63;
  chan(int<1>) sink64;
  chan(int<1>) sink65;
  chan(int<1>) sink66;
  chan(int<1>) sink67;
  chan(int<32>) sink68;
  chan(int<1>) sink69;
  chan(int<1>) sink70;
  chan(int<1>) sink71;
  chan(int<64>) sink72;
  chan(int<1>) sink73;
  chan(int<1>) sink74;
  chan(int<1>) sink75;
  chan(int<1>) sink76;
  chan(int<1>) sink77;
  chan(int<1>) sink78;
  chan(int<1>) sink79;
  chan(int<1>) sink80;
  chan(int<1>) sink81;
  chan(int<32>) sink82;
  chan(int<32>) sink83;
  chan(int<32>) sink84;
  chan(int<1>) sink85;
  chan(int<32>) sink86;
  chan(int<1>) sink87;
  chan(int<1>) sink88;
  chan(int<32>) sink89;
  chan(int<32>) sink90;
  chan(int<1>) sink91;
  chan(int<32>) sink92;
  chan(int<1>) sink93;
  chan(int<1>) sink94;
  chan(int<1>) sink95;
  chan(int<32>) sink96;
  chan(int<1>) sink97;
  chan(int<32>) sink98;
  chan(int<1>) sink99;
  chan(int<1>) sink100;
  chan(int<1>) sink101;
  chan(int<32>) sink102;
  chan(int<32>) sink103;
  chan(int<64>) sink104;
  chan(int<32>) sink105;
  chan(int<1>) sink106;
  chan(int<1>) sink107;
  chan(int<1>) sink108;
  chan(int<32>) sink109;
  chan(int<1>) sink110;
  chan(int<1>) sink111;
  chan(int<1>) sink112;
  chan(int<1>) sink113;
  chan(int<1>) sink114;
  chan(int<1>) sink115;
  chan(int<1>) sink116;
  chan(int<1>) sink117;
  chan(int<1>) sink118;
  /* Handle invocations */
  quantl quantl_inst(encodequantl_in_0, encodequantl_in_1, encodequantlGMEM_quant26bt_neg_out, encodequantlGMEM_quant26bt_pos_out, encodequantlGMEM_decis_levl_out, encodequantl_out, encodequantlGMEM_quant26bt_neg_in_0, encodequantlGMEM_quant26bt_neg_in_1, encodequantlGMEM_quant26bt_neg_in_2, encodequantlGMEM_quant26bt_neg_USE, encodequantlGMEM_quant26bt_pos_in_0, encodequantlGMEM_quant26bt_pos_in_1, encodequantlGMEM_quant26bt_pos_in_2, encodequantlGMEM_quant26bt_pos_USE, encodequantlGMEM_decis_levl_in_0, encodequantlGMEM_decis_levl_in_1, encodequantlGMEM_decis_levl_in_2, encodequantlGMEM_decis_levl_USE);

  /* Define dataflow script */
  dataflow {
    12 -> const_encode_12_0_;
    -44 -> const_encode_44_0_;
    0 -> const_encode_0_0_;
    1 -> const_encode_1_0_;
    10 -> const_encode_10_0_;
    0 -> const_encode_0_1_;
    1 -> const_encode_1_1_;
    22 -> const_encode_22_0_;
    15 -> const_encode_15_0_;
    15 -> const_encode_15_1_;
    2 -> const_encode_2_0_;
    15 -> const_encode_15_2_;
    -1 -> const_encode_1_2_;
    1 -> const_encode_1_3_;
    3 -> const_encode_3_0_;
    564 -> const_encode_564_0_;
    12 -> const_encode_12_1_;
    0 -> const_encode_0_2_;
    0 -> const_encode_0_3_;
    -1 -> const_encode_1_4_;
    15 -> const_encode_15_3_;
    6 -> const_encode_6_0_;
    0 -> const_encode_0_4_;
    0 -> const_encode_0_5_;
    0 -> const_encode_0_6_;
    1 -> const_encode_1_5_;
    1 -> const_encode_1_6_;
    0 -> const_encode_0_7_;
    1 -> const_encode_1_7_;
    1 -> const_encode_1_8_;
    2 -> const_encode_2_1_;
    2 -> const_encode_2_2_;
    1 -> const_encode_1_9_;
    0 -> const_encode_0_8_;
    1 -> const_encode_1_10_;
    1 -> const_encode_1_11_;
    0 -> const_encode_0_9_;
    1 -> const_encode_1_12_;
    2 -> const_encode_2_3_;
    2 -> const_encode_2_4_;
    0 -> const_encode_0_10_;
    1 -> const_encode_1_13_;
    0 -> const_encode_0_11_;
    1 -> const_encode_1_14_;
    3 -> const_encode_3_1_;
    0 -> const_encode_0_12_;
    1 -> const_encode_1_15_;
    3 -> const_encode_3_2_;
    0 -> const_encode_0_13_;
    1 -> const_encode_1_16_;
    0 -> const_encode_0_14_;
    1 -> const_encode_1_17_;
    0 -> const_encode_0_15_;
    1 -> const_encode_1_18_;
    1 -> const_encode_1_19_;
    0 -> const_encode_0_16_;
    1 -> const_encode_1_20_;
    0 -> const_encode_0_17_;
    -1 -> const_encode_1_21_;
    -1 -> const_encode_1_22_;
    -2 -> const_encode_2_5_;
    0 -> const_encode_0_18_;
    0 -> const_encode_0_19_;
    0 -> const_encode_0_20_;
    0 -> const_encode_0_21_;
    0 -> const_encode_0_22_;
    0 -> const_encode_0_23_;
    0 -> const_encode_0_24_;
    0 -> const_encode_0_25_;
    0 -> const_encode_0_26_;
    0 -> const_encode_0_27_;
    0 -> const_encode_0_28_;
    0 -> const_encode_0_29_;
    0 -> const_encode_0_30_;
    0 -> const_encode_0_31_;
    1 -> const_encode_1_23_;
    0 -> const_encode_0_32_;
    0 -> const_encode_0_33_;
    0 -> const_encode_0_34_;
    1 -> const_encode_1_24_;
    0 -> const_encode_0_35_;
    0 -> const_encode_0_36_;
    0 -> const_encode_0_37_;
    1 -> const_encode_1_25_;
    0 -> const_encode_0_38_;
    0 -> const_encode_0_39_;
    0 -> const_encode_0_40_;
    1 -> const_encode_1_26_;
    0 -> const_encode_0_41_;
    0 -> const_encode_0_42_;
    0 -> const_encode_0_43_;
    0 -> const_encode_0_44_;
    0 -> const_encode_0_45_;
    1 -> const_encode_1_27_;
    0 -> const_encode_0_46_;
    0 -> const_encode_0_47_;
    0 -> const_encode_0_48_;
    0 -> const_encode_0_49_;
    0 -> const_encode_0_50_;
    1 -> const_encode_1_28_;
    0 -> const_encode_0_51_;
    0 -> const_encode_0_52_;
    0 -> const_encode_0_53_;
    0 -> const_encode_0_54_;
    0 -> const_encode_0_55_;
    0 -> const_encode_0_56_;
    1 -> const_encode_1_29_;
    0 -> const_encode_0_57_;
    0 -> const_encode_0_58_;
    0 -> const_encode_0_59_;
    0 -> const_encode_0_60_;
    1 -> const_encode_1_30_;
    0 -> const_encode_0_61_;
    0 -> const_encode_0_62_;
    0 -> const_encode_0_63_;
    0 -> const_encode_0_64_;
    0 -> const_encode_0_65_;
    0 -> const_encode_0_66_;
    1 -> const_encode_1_31_;
    0 -> const_encode_0_67_;
    0 -> const_encode_0_68_;
    0 -> const_encode_0_69_;
    0 -> const_encode_0_70_;
    0 -> const_encode_0_71_;
    0 -> const_encode_0_72_;
    1 -> const_encode_1_32_;
    0 -> const_encode_0_73_;
    0 -> const_encode_0_74_;
    0 -> const_encode_0_75_;
    0 -> const_encode_0_76_;
    0 -> const_encode_0_77_;
    1 -> const_encode_1_33_;
    0 -> const_encode_0_78_;
    0 -> const_encode_0_79_;
    1 -> const_encode_1_34_;
    0 -> const_encode_0_80_;
    0 -> const_encode_0_81_;
    1 -> const_encode_1_35_;
    0 -> const_encode_0_82_;
    0 -> const_encode_0_83_;
    0 -> const_encode_0_84_;
    1 -> const_encode_1_36_;
    0 -> const_encode_0_85_;
    0 -> const_encode_0_86_;
    0 -> const_encode_0_87_;
    1 -> const_encode_1_37_;
    0 -> const_encode_0_88_;
    0 -> const_encode_0_89_;
    0 -> const_encode_0_90_;
    0 -> const_encode_0_91_;
    1 -> const_encode_1_38_;
    0 -> const_encode_0_92_;
    0 -> const_encode_0_93_;
    0 -> const_encode_0_94_;
    0 -> const_encode_0_95_;
    1 -> const_encode_1_39_;
    0 -> const_encode_0_96_;
    0 -> const_encode_0_97_;
    1 -> const_encode_1_40_;
    0 -> const_encode_0_98_;
    0 -> const_encode_0_99_;
    0 -> const_encode_0_100_;
    0 -> const_encode_0_101_;
    0 -> const_encode_0_102_;
    1 -> const_encode_1_41_;
    0 -> const_encode_0_103_;
    0 -> const_encode_0_104_;
    0 -> const_encode_0_105_;
    0 -> const_encode_0_106_;
    0 -> const_encode_0_107_;
    0 -> const_encode_0_108_;
    1 -> const_encode_1_42_;
    0 -> const_encode_0_109_;
    0 -> const_encode_0_110_;
    0 -> const_encode_0_111_;
    0 -> const_encode_0_112_;
    1 -> const_encode_1_43_;
    0 -> const_encode_0_113_;
    0 -> const_encode_0_114_;
    0 -> const_encode_0_115_;
    0 -> const_encode_0_116_;
    0 -> const_encode_0_117_;
    0 -> const_encode_0_118_;
    0 -> const_encode_0_119_;
    0 -> const_encode_0_120_;
    1 -> const_encode_1_44_;
    0 -> const_encode_0_121_;
    0 -> const_encode_0_122_;
    0 -> const_encode_0_123_;
    1 -> const_encode_1_45_;
    0 -> const_encode_0_124_;
    0 -> const_encode_0_125_;
    0 -> const_encode_0_126_;
    1 -> const_encode_1_46_;
    0 -> const_encode_0_127_;
    0 -> const_encode_0_128_;
    0 -> const_encode_0_129_;
    1 -> const_encode_1_47_;
    0 -> const_encode_0_130_;
    0 -> const_encode_0_131_;
    0 -> const_encode_0_132_;
    0 -> const_encode_0_133_;
    0 -> const_encode_0_134_;
    1 -> const_encode_1_48_;
    0 -> const_encode_0_135_;
    0 -> const_encode_0_136_;
    0 -> const_encode_0_137_;
    0 -> const_encode_0_138_;
    0 -> const_encode_0_139_;
    1 -> const_encode_1_49_;
    0 -> const_encode_0_140_;
    0 -> const_encode_0_141_;
    0 -> const_encode_0_142_;
    0 -> const_encode_0_143_;
    0 -> const_encode_0_144_;
    0 -> const_encode_0_145_;
    0 -> const_encode_0_146_;
    0 -> const_encode_0_147_;
    0 -> const_encode_0_148_;
    1 -> const_encode_1_50_;
    0 -> const_encode_0_149_;
    0 -> const_encode_0_150_;
    0 -> const_encode_0_151_;
    1 -> const_encode_1_51_;
    0 -> const_encode_0_152_;
    0 -> const_encode_0_153_;
    0 -> const_encode_0_154_;
    0 -> const_encode_0_155_;
    0 -> const_encode_0_156_;
    0 -> const_encode_0_157_;
    1 -> const_encode_1_52_;
    0 -> const_encode_0_158_;
    0 -> const_encode_0_159_;
    0 -> const_encode_0_160_;
    0 -> const_encode_0_161_;
    0 -> const_encode_0_162_;
    0 -> const_encode_0_163_;
    1 -> const_encode_1_53_;
    0 -> const_encode_0_164_;
    0 -> const_encode_0_165_;
    0 -> const_encode_0_166_;
    0 -> const_encode_0_167_;
    0 -> const_encode_0_168_;
    1 -> const_encode_1_54_;
    0 -> const_encode_0_169_;
    0 -> const_encode_0_170_;
    1 -> const_encode_1_55_;
    0 -> const_encode_0_171_;
    0 -> const_encode_0_172_;
    1 -> const_encode_1_56_;
    0 -> const_encode_0_173_;
    0 -> const_encode_0_174_;
    0 -> const_encode_0_175_;
    1 -> const_encode_1_57_;
    0 -> const_encode_0_176_;
    0 -> const_encode_0_177_;
    0 -> const_encode_0_178_;
    1 -> const_encode_1_58_;
    0 -> const_encode_0_179_;
    0 -> const_encode_0_180_;
    0 -> const_encode_0_181_;
    0 -> const_encode_0_182_;
    1 -> const_encode_1_59_;
    0 -> const_encode_0_183_;
    0 -> const_encode_0_184_;
    0 -> const_encode_0_185_;
    0 -> const_encode_0_186_;
    1 -> const_encode_1_60_;
    0 -> const_encode_0_187_;
    0 -> const_encode_0_188_;
    1 -> const_encode_1_61_;
    0 -> const_encode_0_189_;
    0 -> const_encode_0_190_;
    0 -> const_encode_0_191_;
    0 -> const_encode_0_192_;
    0 -> const_encode_0_193_;
    1 -> const_encode_1_62_;
    0 -> const_encode_0_194_;
    0 -> const_encode_0_195_;
    0 -> const_encode_0_196_;
    0 -> const_encode_0_197_;
    0 -> const_encode_0_198_;
    0 -> const_encode_0_199_;
    1 -> const_encode_1_63_;
    0 -> const_encode_0_200_;
    0 -> const_encode_0_201_;
    0 -> const_encode_0_202_;
    0 -> const_encode_0_203_;
    1 -> const_encode_1_64_;
    0 -> const_encode_0_204_;
    0 -> const_encode_0_205_;
    0 -> const_encode_0_206_;
    0 -> const_encode_0_207_;
    1 -> const_encode_1_65_;
    0 -> const_encode_0_208_;
    0 -> const_encode_0_209_;
    1 -> const_encode_1_66_;
    2 -> const_encode_2_6_;
    2 -> const_encode_2_7_;
    0 -> const_encode_0_210_;
    0 -> const_encode_0_211_;
    8 -> const_encode_8_0_;
    0 -> const_encode_0_212_;
    0 -> const_encode_0_213_;
    0 -> const_encode_0_214_;
    0 -> const_encode_0_215_;
    10 -> const_encode_10_1_;
    0 -> const_encode_0_216_;
    0 -> const_encode_0_217_;
    1 -> const_encodeupzero__1_0_;
    ~interStateSplit_encodeupzero_0_L -> interStateInv_encodeupzero_0;
    1 -> const_encodeupzero__1_1_;
    ~interEnablerMerge_encodeupzero_0 -> interInv_encodeupzero_0;
    1 -> intraEnabler_encodeupzero_0_source;
    intraEnabler_encodeupzero_0_source - intraEnabler_encodeupzero_0 -> intraEnabler_encodeupzero_0_sub;
    intraEnabler_encodeupzero_0_sub -> [6,1] intraEnabler_encodeupzero_0;
    1 -> intraEnabler_encodeupzero_1_source;
    intraEnabler_encodeupzero_1_source - intraEnabler_encodeupzero_1 -> intraEnabler_encodeupzero_1_sub;
    intraEnabler_encodeupzero_1_sub -> [6,1] intraEnabler_encodeupzero_1;
    1 -> intraEnabler_encodeGMEM_yh_0_source;
    intraEnabler_encodeGMEM_yh_0_source - intraEnabler_encodeGMEM_yh_0 -> intraEnabler_encodeGMEM_yh_0_sub;
    intraEnabler_encodeGMEM_yh_0_sub -> [6,1] intraEnabler_encodeGMEM_yh_0;
    1 -> const_encodeGMEM_rlt1__1_0_;
    ~intraStateSplit_encodeGMEM_rlt1_0_L -> intraStateInv_encodeGMEM_rlt1_0;
    1 -> intraEnabler_encodeGMEM_rlt1_0_source;
    intraEnabler_encodeGMEM_rlt1_0_source - intraEnabler_encodeGMEM_rlt1_0 -> intraEnabler_encodeGMEM_rlt1_0_sub;
    intraEnabler_encodeGMEM_rlt1_0_sub -> [6,1] intraEnabler_encodeGMEM_rlt1_0;
    1 -> const_encodeGMEM_rlt1__1_1_;
    ~intraStateSplit_encodeGMEM_rlt1_1_L -> intraStateInv_encodeGMEM_rlt1_1;
    1 -> const_encodeGMEM_rlt1__1_2_;
    ~intraEnablerMerge_encodeGMEM_rlt1_1 -> intraInv_encodeGMEM_rlt1_0;
    1 -> intraEnabler_encodeGMEM_rlt1_1_source;
    intraEnabler_encodeGMEM_rlt1_1_source - intraEnabler_encodeGMEM_rlt1_1 -> intraEnabler_encodeGMEM_rlt1_1_sub;
    intraEnabler_encodeGMEM_rlt1_1_sub -> [6,1] intraEnabler_encodeGMEM_rlt1_1;
    1 -> intraEnabler_encodeGMEM_rlt1_2_source;
    intraEnabler_encodeGMEM_rlt1_2_source - intraEnabler_encodeGMEM_rlt1_2 -> intraEnabler_encodeGMEM_rlt1_2_sub;
    intraEnabler_encodeGMEM_rlt1_2_sub -> [6,1] intraEnabler_encodeGMEM_rlt1_2;
    1 -> const_encodeGMEM_rlt1__1_3_;
    ~intraEnablerMerge_encodeGMEM_rlt1_0 -> intraInv_encodeGMEM_rlt1_1;
    1 -> const_encodeGMEM_rlt2__1_0_;
    ~intraStateSplit_encodeGMEM_rlt2_0_L -> intraStateInv_encodeGMEM_rlt2_0;
    1 -> intraEnabler_encodeGMEM_rlt2_0_source;
    intraEnabler_encodeGMEM_rlt2_0_source - intraEnabler_encodeGMEM_rlt2_0 -> intraEnabler_encodeGMEM_rlt2_0_sub;
    intraEnabler_encodeGMEM_rlt2_0_sub -> [6,1] intraEnabler_encodeGMEM_rlt2_0;
    1 -> intraEnabler_encodeGMEM_rlt2_1_source;
    intraEnabler_encodeGMEM_rlt2_1_source - intraEnabler_encodeGMEM_rlt2_1 -> intraEnabler_encodeGMEM_rlt2_1_sub;
    intraEnabler_encodeGMEM_rlt2_1_sub -> [6,1] intraEnabler_encodeGMEM_rlt2_1;
    1 -> const_encodeGMEM_rlt2__1_1_;
    ~intraEnablerMerge_encodeGMEM_rlt2_0 -> intraInv_encodeGMEM_rlt2_0;
    1 -> intraEnabler_encodeGMEM_qq2_code2_table_0_source;
    intraEnabler_encodeGMEM_qq2_code2_table_0_source - intraEnabler_encodeGMEM_qq2_code2_table_0 -> intraEnabler_encodeGMEM_qq2_code2_table_0_sub;
    intraEnabler_encodeGMEM_qq2_code2_table_0_sub -> [6,1] intraEnabler_encodeGMEM_qq2_code2_table_0;
    1 -> const_encodeGMEM_delay_dltx__1_0_;
    ~intraStateSplit_encodeGMEM_delay_dltx_0_L -> intraStateInv_encodeGMEM_delay_dltx_0;
    1 -> const_encodeGMEM_delay_dltx__1_1_;
    ~intraEnablerMerge_encodeGMEM_delay_dltx_0 -> intraInv_encodeGMEM_delay_dltx_0;
    1 -> intraEnabler_encodeGMEM_qq4_code4_table_0_source;
    intraEnabler_encodeGMEM_qq4_code4_table_0_source - intraEnabler_encodeGMEM_qq4_code4_table_0 -> intraEnabler_encodeGMEM_qq4_code4_table_0_sub;
    intraEnabler_encodeGMEM_qq4_code4_table_0_sub -> [6,1] intraEnabler_encodeGMEM_qq4_code4_table_0;
    1 -> const_encodeGMEM_nbh__1_0_;
    ~intraStateSplit_encodeGMEM_nbh_0_L -> intraStateInv_encodeGMEM_nbh_0;
    1 -> intraEnabler_encodeGMEM_nbh_0_source;
    intraEnabler_encodeGMEM_nbh_0_source - intraEnabler_encodeGMEM_nbh_0 -> intraEnabler_encodeGMEM_nbh_0_sub;
    intraEnabler_encodeGMEM_nbh_0_sub -> [6,1] intraEnabler_encodeGMEM_nbh_0;
    1 -> intraEnabler_encodeGMEM_nbh_1_source;
    intraEnabler_encodeGMEM_nbh_1_source - intraEnabler_encodeGMEM_nbh_1 -> intraEnabler_encodeGMEM_nbh_1_sub;
    intraEnabler_encodeGMEM_nbh_1_sub -> [6,1] intraEnabler_encodeGMEM_nbh_1;
    1 -> const_encodeGMEM_nbh__1_1_;
    ~intraEnablerMerge_encodeGMEM_nbh_0 -> intraInv_encodeGMEM_nbh_0;
    1 -> const_encodeGMEM_nbl__1_0_;
    ~intraStateSplit_encodeGMEM_nbl_0_L -> intraStateInv_encodeGMEM_nbl_0;
    1 -> intraEnabler_encodeGMEM_nbl_0_source;
    intraEnabler_encodeGMEM_nbl_0_source - intraEnabler_encodeGMEM_nbl_0 -> intraEnabler_encodeGMEM_nbl_0_sub;
    intraEnabler_encodeGMEM_nbl_0_sub -> [6,1] intraEnabler_encodeGMEM_nbl_0;
    1 -> intraEnabler_encodeGMEM_nbl_1_source;
    intraEnabler_encodeGMEM_nbl_1_source - intraEnabler_encodeGMEM_nbl_1 -> intraEnabler_encodeGMEM_nbl_1_sub;
    intraEnabler_encodeGMEM_nbl_1_sub -> [6,1] intraEnabler_encodeGMEM_nbl_1;
    1 -> const_encodeGMEM_nbl__1_1_;
    ~intraEnablerMerge_encodeGMEM_nbl_0 -> intraInv_encodeGMEM_nbl_0;
    1 -> const_encodeGMEM_deth__1_0_;
    ~interStateSplit_encodeGMEM_deth_0_L -> interStateInv_encodeGMEM_deth_0;
    1 -> const_encodeGMEM_deth__1_1_;
    ~interEnablerMerge_encodeGMEM_deth_0 -> interInv_encodeGMEM_deth_0;
    1 -> intraEnabler_encodeGMEM_deth_0_source;
    intraEnabler_encodeGMEM_deth_0_source - intraEnabler_encodeGMEM_deth_0 -> intraEnabler_encodeGMEM_deth_0_sub;
    intraEnabler_encodeGMEM_deth_0_sub -> [6,1] intraEnabler_encodeGMEM_deth_0;
    1 -> intraEnabler_encodeGMEM_deth_1_source;
    intraEnabler_encodeGMEM_deth_1_source - intraEnabler_encodeGMEM_deth_1 -> intraEnabler_encodeGMEM_deth_1_sub;
    intraEnabler_encodeGMEM_deth_1_sub -> [6,1] intraEnabler_encodeGMEM_deth_1;
    1 -> const_encodeGMEM_delay_bph__1_0_;
    ~interStateSplit_encodeGMEM_delay_bph_0_L -> interStateInv_encodeGMEM_delay_bph_0;
    1 -> const_encodeGMEM_delay_bph__1_1_;
    ~interEnablerMerge_encodeGMEM_delay_bph_0 -> interInv_encodeGMEM_delay_bph_0;
    1 -> const_encodeGMEM_detl__1_0_;
    ~intraStateSplit_encodeGMEM_detl_0_L -> intraStateInv_encodeGMEM_detl_0;
    1 -> intraEnabler_encodeGMEM_detl_0_source;
    intraEnabler_encodeGMEM_detl_0_source - intraEnabler_encodeGMEM_detl_0 -> intraEnabler_encodeGMEM_detl_0_sub;
    intraEnabler_encodeGMEM_detl_0_sub -> [6,1] intraEnabler_encodeGMEM_detl_0;
    1 -> intraEnabler_encodeGMEM_detl_1_source;
    intraEnabler_encodeGMEM_detl_1_source - intraEnabler_encodeGMEM_detl_1 -> intraEnabler_encodeGMEM_detl_1_sub;
    intraEnabler_encodeGMEM_detl_1_sub -> [6,1] intraEnabler_encodeGMEM_detl_1;
    1 -> const_encodeGMEM_detl__1_1_;
    ~intraEnablerMerge_encodeGMEM_detl_0 -> intraInv_encodeGMEM_detl_0;
    1 -> const_encodeGMEM_ph2__1_0_;
    ~intraStateSplit_encodeGMEM_ph2_0_L -> intraStateInv_encodeGMEM_ph2_0;
    1 -> intraEnabler_encodeGMEM_ph2_0_source;
    intraEnabler_encodeGMEM_ph2_0_source - intraEnabler_encodeGMEM_ph2_0 -> intraEnabler_encodeGMEM_ph2_0_sub;
    intraEnabler_encodeGMEM_ph2_0_sub -> [6,1] intraEnabler_encodeGMEM_ph2_0;
    1 -> intraEnabler_encodeGMEM_ph2_1_source;
    intraEnabler_encodeGMEM_ph2_1_source - intraEnabler_encodeGMEM_ph2_1 -> intraEnabler_encodeGMEM_ph2_1_sub;
    intraEnabler_encodeGMEM_ph2_1_sub -> [6,1] intraEnabler_encodeGMEM_ph2_1;
    1 -> const_encodeGMEM_ph2__1_1_;
    ~intraEnablerMerge_encodeGMEM_ph2_0 -> intraInv_encodeGMEM_ph2_0;
    1 -> const_encodeGMEM_rh1__1_0_;
    ~interStateSplit_encodeGMEM_rh1_0_L -> interStateInv_encodeGMEM_rh1_0;
    1 -> const_encodeGMEM_rh1__1_1_;
    ~interEnablerMerge_encodeGMEM_rh1_0 -> interInv_encodeGMEM_rh1_0;
    1 -> intraEnabler_encodeGMEM_rh1_0_source;
    intraEnabler_encodeGMEM_rh1_0_source - intraEnabler_encodeGMEM_rh1_0 -> intraEnabler_encodeGMEM_rh1_0_sub;
    intraEnabler_encodeGMEM_rh1_0_sub -> [6,1] intraEnabler_encodeGMEM_rh1_0;
    1 -> const_encodeGMEM_rh1__1_2_;
    ~intraStateSplit_encodeGMEM_rh1_0_L -> intraStateInv_encodeGMEM_rh1_0;
    1 -> intraEnabler_encodeGMEM_rh1_1_source;
    intraEnabler_encodeGMEM_rh1_1_source - intraEnabler_encodeGMEM_rh1_1 -> intraEnabler_encodeGMEM_rh1_1_sub;
    intraEnabler_encodeGMEM_rh1_1_sub -> [6,1] intraEnabler_encodeGMEM_rh1_1;
    1 -> intraEnabler_encodeGMEM_rh1_2_source;
    intraEnabler_encodeGMEM_rh1_2_source - intraEnabler_encodeGMEM_rh1_2 -> intraEnabler_encodeGMEM_rh1_2_sub;
    intraEnabler_encodeGMEM_rh1_2_sub -> [6,1] intraEnabler_encodeGMEM_rh1_2;
    1 -> const_encodeGMEM_rh1__1_3_;
    ~intraEnablerMerge_encodeGMEM_rh1_0 -> intraInv_encodeGMEM_rh1_0;
    1 -> const_encodeGMEM_delay_bpl__1_0_;
    ~intraStateSplit_encodeGMEM_delay_bpl_0_L -> intraStateInv_encodeGMEM_delay_bpl_0;
    1 -> const_encodeGMEM_delay_bpl__1_1_;
    ~intraEnablerMerge_encodeGMEM_delay_bpl_0 -> intraInv_encodeGMEM_delay_bpl_0;
    1 -> const_encodeGMEM_rh2__1_0_;
    ~interStateSplit_encodeGMEM_rh2_0_L -> interStateInv_encodeGMEM_rh2_0;
    1 -> const_encodeGMEM_rh2__1_1_;
    ~interEnablerMerge_encodeGMEM_rh2_0 -> interInv_encodeGMEM_rh2_0;
    1 -> intraEnabler_encodeGMEM_rh2_0_source;
    intraEnabler_encodeGMEM_rh2_0_source - intraEnabler_encodeGMEM_rh2_0 -> intraEnabler_encodeGMEM_rh2_0_sub;
    intraEnabler_encodeGMEM_rh2_0_sub -> [6,1] intraEnabler_encodeGMEM_rh2_0;
    1 -> intraEnabler_encodeGMEM_rh2_1_source;
    intraEnabler_encodeGMEM_rh2_1_source - intraEnabler_encodeGMEM_rh2_1 -> intraEnabler_encodeGMEM_rh2_1_sub;
    intraEnabler_encodeGMEM_rh2_1_sub -> [6,1] intraEnabler_encodeGMEM_rh2_1;
    1 -> intraEnabler_encodeGMEM_sph_0_source;
    intraEnabler_encodeGMEM_sph_0_source - intraEnabler_encodeGMEM_sph_0 -> intraEnabler_encodeGMEM_sph_0_sub;
    intraEnabler_encodeGMEM_sph_0_sub -> [6,1] intraEnabler_encodeGMEM_sph_0;
    1 -> const_encodeGMEM_ph1__1_0_;
    ~intraStateSplit_encodeGMEM_ph1_0_L -> intraStateInv_encodeGMEM_ph1_0;
    1 -> intraEnabler_encodeGMEM_ph1_0_source;
    intraEnabler_encodeGMEM_ph1_0_source - intraEnabler_encodeGMEM_ph1_0 -> intraEnabler_encodeGMEM_ph1_0_sub;
    intraEnabler_encodeGMEM_ph1_0_sub -> [6,1] intraEnabler_encodeGMEM_ph1_0;
    1 -> const_encodeGMEM_ph1__1_1_;
    ~intraStateSplit_encodeGMEM_ph1_1_L -> intraStateInv_encodeGMEM_ph1_1;
    1 -> const_encodeGMEM_ph1__1_2_;
    ~intraEnablerMerge_encodeGMEM_ph1_1 -> intraInv_encodeGMEM_ph1_0;
    1 -> intraEnabler_encodeGMEM_ph1_1_source;
    intraEnabler_encodeGMEM_ph1_1_source - intraEnabler_encodeGMEM_ph1_1 -> intraEnabler_encodeGMEM_ph1_1_sub;
    intraEnabler_encodeGMEM_ph1_1_sub -> [6,1] intraEnabler_encodeGMEM_ph1_1;
    1 -> intraEnabler_encodeGMEM_ph1_2_source;
    intraEnabler_encodeGMEM_ph1_2_source - intraEnabler_encodeGMEM_ph1_2 -> intraEnabler_encodeGMEM_ph1_2_sub;
    intraEnabler_encodeGMEM_ph1_2_sub -> [6,1] intraEnabler_encodeGMEM_ph1_2;
    1 -> const_encodeGMEM_ph1__1_3_;
    ~intraEnablerMerge_encodeGMEM_ph1_0 -> intraInv_encodeGMEM_ph1_1;
    1 -> intraEnabler_encodeGMEM_spl_0_source;
    intraEnabler_encodeGMEM_spl_0_source - intraEnabler_encodeGMEM_spl_0 -> intraEnabler_encodeGMEM_spl_0_sub;
    intraEnabler_encodeGMEM_spl_0_sub -> [6,1] intraEnabler_encodeGMEM_spl_0;
    1 -> const_encodeGMEM_delay_dhx__1_0_;
    ~interStateSplit_encodeGMEM_delay_dhx_0_L -> interStateInv_encodeGMEM_delay_dhx_0;
    1 -> const_encodeGMEM_delay_dhx__1_1_;
    ~interEnablerMerge_encodeGMEM_delay_dhx_0 -> interInv_encodeGMEM_delay_dhx_0;
    1 -> const_encodeGMEM_sh__1_0_;
    ~interStateSplit_encodeGMEM_sh_0_L -> interStateInv_encodeGMEM_sh_0;
    1 -> const_encodeGMEM_sh__1_1_;
    ~interEnablerMerge_encodeGMEM_sh_0 -> interInv_encodeGMEM_sh_0;
    1 -> intraEnabler_encodeGMEM_sh_0_source;
    intraEnabler_encodeGMEM_sh_0_source - intraEnabler_encodeGMEM_sh_0 -> intraEnabler_encodeGMEM_sh_0_sub;
    intraEnabler_encodeGMEM_sh_0_sub -> [6,1] intraEnabler_encodeGMEM_sh_0;
    1 -> intraEnabler_encodeGMEM_sh_1_source;
    intraEnabler_encodeGMEM_sh_1_source - intraEnabler_encodeGMEM_sh_1 -> intraEnabler_encodeGMEM_sh_1_sub;
    intraEnabler_encodeGMEM_sh_1_sub -> [6,1] intraEnabler_encodeGMEM_sh_1;
    1 -> const_encodeuppol1__1_0_;
    ~interStateSplit_encodeuppol1_0_L -> interStateInv_encodeuppol1_0;
    1 -> const_encodeuppol1__1_1_;
    ~interEnablerMerge_encodeuppol1_0 -> interInv_encodeuppol1_0;
    1 -> intraEnabler_encodeuppol1_0_source;
    intraEnabler_encodeuppol1_0_source - intraEnabler_encodeuppol1_0 -> intraEnabler_encodeuppol1_0_sub;
    intraEnabler_encodeuppol1_0_sub -> [6,1] intraEnabler_encodeuppol1_0;
    1 -> intraEnabler_encodeuppol1_1_source;
    intraEnabler_encodeuppol1_1_source - intraEnabler_encodeuppol1_1 -> intraEnabler_encodeuppol1_1_sub;
    intraEnabler_encodeuppol1_1_sub -> [6,1] intraEnabler_encodeuppol1_1;
    1 -> const_encodeuppol2__1_0_;
    ~interStateSplit_encodeuppol2_0_L -> interStateInv_encodeuppol2_0;
    1 -> const_encodeuppol2__1_1_;
    ~interEnablerMerge_encodeuppol2_0 -> interInv_encodeuppol2_0;
    1 -> intraEnabler_encodeuppol2_0_source;
    intraEnabler_encodeuppol2_0_source - intraEnabler_encodeuppol2_0 -> intraEnabler_encodeuppol2_0_sub;
    intraEnabler_encodeuppol2_0_sub -> [6,1] intraEnabler_encodeuppol2_0;
    1 -> intraEnabler_encodeuppol2_1_source;
    intraEnabler_encodeuppol2_1_source - intraEnabler_encodeuppol2_1 -> intraEnabler_encodeuppol2_1_sub;
    intraEnabler_encodeuppol2_1_sub -> [6,1] intraEnabler_encodeuppol2_1;
    1 -> intraEnabler_encodelogsch_0_source;
    intraEnabler_encodelogsch_0_source - intraEnabler_encodelogsch_0 -> intraEnabler_encodelogsch_0_sub;
    intraEnabler_encodelogsch_0_sub -> [6,1] intraEnabler_encodelogsch_0;
    1 -> const_encodeGMEM_sl__1_0_;
    ~intraStateSplit_encodeGMEM_sl_0_L -> intraStateInv_encodeGMEM_sl_0;
    1 -> intraEnabler_encodeGMEM_sl_0_source;
    intraEnabler_encodeGMEM_sl_0_source - intraEnabler_encodeGMEM_sl_0 -> intraEnabler_encodeGMEM_sl_0_sub;
    intraEnabler_encodeGMEM_sl_0_sub -> [6,1] intraEnabler_encodeGMEM_sl_0;
    1 -> intraEnabler_encodeGMEM_sl_1_source;
    intraEnabler_encodeGMEM_sl_1_source - intraEnabler_encodeGMEM_sl_1 -> intraEnabler_encodeGMEM_sl_1_sub;
    intraEnabler_encodeGMEM_sl_1_sub -> [6,1] intraEnabler_encodeGMEM_sl_1;
    1 -> const_encodeGMEM_sl__1_1_;
    ~intraEnablerMerge_encodeGMEM_sl_0 -> intraInv_encodeGMEM_sl_0;
    1 -> intraEnabler_encodelogscl_0_source;
    intraEnabler_encodelogscl_0_source - intraEnabler_encodelogscl_0 -> intraEnabler_encodelogscl_0_sub;
    intraEnabler_encodelogscl_0_sub -> [6,1] intraEnabler_encodelogscl_0;
    1 -> const_encodeGMEM_plt1__1_0_;
    ~intraStateSplit_encodeGMEM_plt1_0_L -> intraStateInv_encodeGMEM_plt1_0;
    1 -> intraEnabler_encodeGMEM_plt1_0_source;
    intraEnabler_encodeGMEM_plt1_0_source - intraEnabler_encodeGMEM_plt1_0 -> intraEnabler_encodeGMEM_plt1_0_sub;
    intraEnabler_encodeGMEM_plt1_0_sub -> [6,1] intraEnabler_encodeGMEM_plt1_0;
    1 -> const_encodeGMEM_plt1__1_1_;
    ~intraStateSplit_encodeGMEM_plt1_1_L -> intraStateInv_encodeGMEM_plt1_1;
    1 -> const_encodeGMEM_plt1__1_2_;
    ~intraEnablerMerge_encodeGMEM_plt1_1 -> intraInv_encodeGMEM_plt1_0;
    1 -> intraEnabler_encodeGMEM_plt1_1_source;
    intraEnabler_encodeGMEM_plt1_1_source - intraEnabler_encodeGMEM_plt1_1 -> intraEnabler_encodeGMEM_plt1_1_sub;
    intraEnabler_encodeGMEM_plt1_1_sub -> [6,1] intraEnabler_encodeGMEM_plt1_1;
    1 -> intraEnabler_encodeGMEM_plt1_2_source;
    intraEnabler_encodeGMEM_plt1_2_source - intraEnabler_encodeGMEM_plt1_2 -> intraEnabler_encodeGMEM_plt1_2_sub;
    intraEnabler_encodeGMEM_plt1_2_sub -> [6,1] intraEnabler_encodeGMEM_plt1_2;
    1 -> const_encodeGMEM_plt1__1_3_;
    ~intraEnablerMerge_encodeGMEM_plt1_0 -> intraInv_encodeGMEM_plt1_1;
    1 -> const_encodeGMEM_plt2__1_0_;
    ~intraStateSplit_encodeGMEM_plt2_0_L -> intraStateInv_encodeGMEM_plt2_0;
    1 -> intraEnabler_encodeGMEM_plt2_0_source;
    intraEnabler_encodeGMEM_plt2_0_source - intraEnabler_encodeGMEM_plt2_0 -> intraEnabler_encodeGMEM_plt2_0_sub;
    intraEnabler_encodeGMEM_plt2_0_sub -> [6,1] intraEnabler_encodeGMEM_plt2_0;
    1 -> intraEnabler_encodeGMEM_plt2_1_source;
    intraEnabler_encodeGMEM_plt2_1_source - intraEnabler_encodeGMEM_plt2_1 -> intraEnabler_encodeGMEM_plt2_1_sub;
    intraEnabler_encodeGMEM_plt2_1_sub -> [6,1] intraEnabler_encodeGMEM_plt2_1;
    1 -> const_encodeGMEM_plt2__1_1_;
    ~intraEnablerMerge_encodeGMEM_plt2_0 -> intraInv_encodeGMEM_plt2_0;
    1 -> const_encodeGMEM_h__1_0_;
    1 -> const_encodeGMEM_h__1_1_;
    ~interStateSplit_encodeGMEM_h_0_L -> interStateInv_encodeGMEM_h_0;
    1 -> const_encodeGMEM_h__1_2_;
    ~interEnablerMerge_encodeGMEM_h_0 -> interInv_encodeGMEM_h_0;
    0 -> const_encodeGMEM_h__0_0_;
    1 -> const_encodeGMEM_h__1_3_;
    ~loopXor_encodeGMEM_h_0 -> loopInv_encodeGMEM_h_0;
    1 -> const_encodeGMEM_h__1_4_;
    ~intraStateSplit_encodeGMEM_h_0_L -> intraStateInv_encodeGMEM_h_0;
    1 -> intraEnabler_encodeGMEM_h_0_source;
    intraEnabler_encodeGMEM_h_0_source - intraEnabler_encodeGMEM_h_0 -> intraEnabler_encodeGMEM_h_0_sub;
    intraEnabler_encodeGMEM_h_0_sub -> [6,1] intraEnabler_encodeGMEM_h_0;
    1 -> intraEnabler_encodeGMEM_h_1_source;
    intraEnabler_encodeGMEM_h_1_source - intraEnabler_encodeGMEM_h_1 -> intraEnabler_encodeGMEM_h_1_sub;
    intraEnabler_encodeGMEM_h_1_sub -> [6,1] intraEnabler_encodeGMEM_h_1;
    1 -> const_encodeGMEM_h__1_5_;
    ~intraEnablerMerge_encodeGMEM_h_0 -> intraInv_encodeGMEM_h_0;
    1 -> const_encodeGMEM_h__1_6_;
    ~intraStateSplit_encodeGMEM_h_1_L -> intraStateInv_encodeGMEM_h_1;
    1 -> intraEnabler_encodeGMEM_h_2_source;
    intraEnabler_encodeGMEM_h_2_source - intraEnabler_encodeGMEM_h_2 -> intraEnabler_encodeGMEM_h_2_sub;
    intraEnabler_encodeGMEM_h_2_sub -> [6,1] intraEnabler_encodeGMEM_h_2;
    1 -> intraEnabler_encodeGMEM_h_3_source;
    intraEnabler_encodeGMEM_h_3_source - intraEnabler_encodeGMEM_h_3 -> intraEnabler_encodeGMEM_h_3_sub;
    intraEnabler_encodeGMEM_h_3_sub -> [6,1] intraEnabler_encodeGMEM_h_3;
    1 -> const_encodeGMEM_h__1_7_;
    ~intraEnablerMerge_encodeGMEM_h_1 -> intraInv_encodeGMEM_h_1;
    1 -> const_encodeGMEM_dh__1_0_;
    ~intraStateSplit_encodeGMEM_dh_0_L -> intraStateInv_encodeGMEM_dh_0;
    1 -> intraEnabler_encodeGMEM_dh_0_source;
    intraEnabler_encodeGMEM_dh_0_source - intraEnabler_encodeGMEM_dh_0 -> intraEnabler_encodeGMEM_dh_0_sub;
    intraEnabler_encodeGMEM_dh_0_sub -> [6,1] intraEnabler_encodeGMEM_dh_0;
    1 -> intraEnabler_encodeGMEM_dh_1_source;
    intraEnabler_encodeGMEM_dh_1_source - intraEnabler_encodeGMEM_dh_1 -> intraEnabler_encodeGMEM_dh_1_sub;
    intraEnabler_encodeGMEM_dh_1_sub -> [6,1] intraEnabler_encodeGMEM_dh_1;
    1 -> const_encodeGMEM_dh__1_1_;
    ~intraEnablerMerge_encodeGMEM_dh_0 -> intraInv_encodeGMEM_dh_0;
    1 -> const_encodeGMEM_ilb_table__1_0_;
    ~interStateSplit_encodeGMEM_ilb_table_0_L -> interStateInv_encodeGMEM_ilb_table_0;
    1 -> const_encodeGMEM_ilb_table__1_1_;
    ~interEnablerMerge_encodeGMEM_ilb_table_0 -> interInv_encodeGMEM_ilb_table_0;
    1 -> const_encodescalel__1_0_;
    ~interStateSplit_encodescalel_0_L -> interStateInv_encodescalel_0;
    1 -> const_encodescalel__1_1_;
    ~interEnablerMerge_encodescalel_0 -> interInv_encodescalel_0;
    1 -> intraEnabler_encodescalel_0_source;
    intraEnabler_encodescalel_0_source - intraEnabler_encodescalel_0 -> intraEnabler_encodescalel_0_sub;
    intraEnabler_encodescalel_0_sub -> [6,1] intraEnabler_encodescalel_0;
    1 -> intraEnabler_encodescalel_1_source;
    intraEnabler_encodescalel_1_source - intraEnabler_encodescalel_1 -> intraEnabler_encodescalel_1_sub;
    intraEnabler_encodescalel_1_sub -> [6,1] intraEnabler_encodescalel_1;
    1 -> const_encodeGMEM_tqmf__1_0_;
    1 -> const_encodeGMEM_tqmf__1_1_;
    1 -> const_encodeGMEM_tqmf__1_2_;
    ~interStateSplit_encodeGMEM_tqmf_0_L -> interStateInv_encodeGMEM_tqmf_0;
    1 -> const_encodeGMEM_tqmf__1_3_;
    ~interEnablerMerge_encodeGMEM_tqmf_0 -> interInv_encodeGMEM_tqmf_0;
    1 -> const_encodeGMEM_tqmf__1_4_;
    ~interStateSplit_encodeGMEM_tqmf_1_L -> interStateInv_encodeGMEM_tqmf_1;
    1 -> const_encodeGMEM_tqmf__1_5_;
    ~interEnablerMerge_encodeGMEM_tqmf_1 -> interInv_encodeGMEM_tqmf_1;
    0 -> const_encodeGMEM_tqmf__0_0_;
    1 -> const_encodeGMEM_tqmf__1_6_;
    ~loopXor_encodeGMEM_tqmf_0 -> loopInv_encodeGMEM_tqmf_0;
    1 -> const_encodeGMEM_tqmf__1_7_;
    ~interStateSplit_encodeGMEM_tqmf_2_L -> interStateInv_encodeGMEM_tqmf_2;
    1 -> const_encodeGMEM_tqmf__1_8_;
    ~interEnablerMerge_encodeGMEM_tqmf_2 -> interInv_encodeGMEM_tqmf_2;
    1 -> const_encodeGMEM_tqmf__1_9_;
    ~interStateSplit_encodeGMEM_tqmf_3_L -> interStateInv_encodeGMEM_tqmf_3;
    1 -> const_encodeGMEM_tqmf__1_10_;
    ~interEnablerMerge_encodeGMEM_tqmf_3 -> interInv_encodeGMEM_tqmf_3;
    0 -> const_encodeGMEM_tqmf__0_1_;
    1 -> const_encodeGMEM_tqmf__1_11_;
    ~loopXor_encodeGMEM_tqmf_1 -> loopInv_encodeGMEM_tqmf_1;
    1 -> const_encodeGMEM_tqmf__1_12_;
    ~intraStateSplit_encodeGMEM_tqmf_0_L -> intraStateInv_encodeGMEM_tqmf_0;
    1 -> intraEnabler_encodeGMEM_tqmf_0_source;
    intraEnabler_encodeGMEM_tqmf_0_source - intraEnabler_encodeGMEM_tqmf_0 -> intraEnabler_encodeGMEM_tqmf_0_sub;
    intraEnabler_encodeGMEM_tqmf_0_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_0;
    1 -> intraEnabler_encodeGMEM_tqmf_1_source;
    intraEnabler_encodeGMEM_tqmf_1_source - intraEnabler_encodeGMEM_tqmf_1 -> intraEnabler_encodeGMEM_tqmf_1_sub;
    intraEnabler_encodeGMEM_tqmf_1_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_1;
    1 -> const_encodeGMEM_tqmf__1_13_;
    ~intraEnablerMerge_encodeGMEM_tqmf_0 -> intraInv_encodeGMEM_tqmf_0;
    1 -> const_encodeGMEM_tqmf__1_14_;
    ~intraStateSplit_encodeGMEM_tqmf_1_L -> intraStateInv_encodeGMEM_tqmf_1;
    1 -> intraEnabler_encodeGMEM_tqmf_2_source;
    intraEnabler_encodeGMEM_tqmf_2_source - intraEnabler_encodeGMEM_tqmf_2 -> intraEnabler_encodeGMEM_tqmf_2_sub;
    intraEnabler_encodeGMEM_tqmf_2_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_2;
    1 -> intraEnabler_encodeGMEM_tqmf_3_source;
    intraEnabler_encodeGMEM_tqmf_3_source - intraEnabler_encodeGMEM_tqmf_3 -> intraEnabler_encodeGMEM_tqmf_3_sub;
    intraEnabler_encodeGMEM_tqmf_3_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_3;
    1 -> const_encodeGMEM_tqmf__1_15_;
    ~intraEnablerMerge_encodeGMEM_tqmf_1 -> intraInv_encodeGMEM_tqmf_1;
    1 -> const_encodeGMEM_tqmf__1_16_;
    ~intraStateSplit_encodeGMEM_tqmf_2_L -> intraStateInv_encodeGMEM_tqmf_2;
    1 -> intraEnabler_encodeGMEM_tqmf_4_source;
    intraEnabler_encodeGMEM_tqmf_4_source - intraEnabler_encodeGMEM_tqmf_4 -> intraEnabler_encodeGMEM_tqmf_4_sub;
    intraEnabler_encodeGMEM_tqmf_4_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_4;
    1 -> intraEnabler_encodeGMEM_tqmf_5_source;
    intraEnabler_encodeGMEM_tqmf_5_source - intraEnabler_encodeGMEM_tqmf_5 -> intraEnabler_encodeGMEM_tqmf_5_sub;
    intraEnabler_encodeGMEM_tqmf_5_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_5;
    1 -> const_encodeGMEM_tqmf__1_17_;
    ~intraEnablerMerge_encodeGMEM_tqmf_2 -> intraInv_encodeGMEM_tqmf_2;
    1 -> const_encodeGMEM_tqmf__1_18_;
    ~intraStateSplit_encodeGMEM_tqmf_3_L -> intraStateInv_encodeGMEM_tqmf_3;
    1 -> intraEnabler_encodeGMEM_tqmf_6_source;
    intraEnabler_encodeGMEM_tqmf_6_source - intraEnabler_encodeGMEM_tqmf_6 -> intraEnabler_encodeGMEM_tqmf_6_sub;
    intraEnabler_encodeGMEM_tqmf_6_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_6;
    1 -> intraEnabler_encodeGMEM_tqmf_7_source;
    intraEnabler_encodeGMEM_tqmf_7_source - intraEnabler_encodeGMEM_tqmf_7 -> intraEnabler_encodeGMEM_tqmf_7_sub;
    intraEnabler_encodeGMEM_tqmf_7_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_7;
    1 -> const_encodeGMEM_tqmf__1_19_;
    ~intraEnablerMerge_encodeGMEM_tqmf_3 -> intraInv_encodeGMEM_tqmf_3;
    1 -> const_encodeGMEM_tqmf__1_20_;
    ~intraStateSplit_encodeGMEM_tqmf_4_L -> intraStateInv_encodeGMEM_tqmf_4;
    1 -> intraEnabler_encodeGMEM_tqmf_8_source;
    intraEnabler_encodeGMEM_tqmf_8_source - intraEnabler_encodeGMEM_tqmf_8 -> intraEnabler_encodeGMEM_tqmf_8_sub;
    intraEnabler_encodeGMEM_tqmf_8_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_8;
    1 -> intraEnabler_encodeGMEM_tqmf_9_source;
    intraEnabler_encodeGMEM_tqmf_9_source - intraEnabler_encodeGMEM_tqmf_9 -> intraEnabler_encodeGMEM_tqmf_9_sub;
    intraEnabler_encodeGMEM_tqmf_9_sub -> [6,1] intraEnabler_encodeGMEM_tqmf_9;
    1 -> const_encodeGMEM_tqmf__1_21_;
    ~intraEnablerMerge_encodeGMEM_tqmf_4 -> intraInv_encodeGMEM_tqmf_4;
    1 -> const_encodeGMEM_ph__1_0_;
    ~intraStateSplit_encodeGMEM_ph_0_L -> intraStateInv_encodeGMEM_ph_0;
    1 -> intraEnabler_encodeGMEM_ph_0_source;
    intraEnabler_encodeGMEM_ph_0_source - intraEnabler_encodeGMEM_ph_0 -> intraEnabler_encodeGMEM_ph_0_sub;
    intraEnabler_encodeGMEM_ph_0_sub -> [6,1] intraEnabler_encodeGMEM_ph_0;
    1 -> const_encodeGMEM_ph__1_1_;
    ~intraStateSplit_encodeGMEM_ph_1_L -> intraStateInv_encodeGMEM_ph_1;
    1 -> const_encodeGMEM_ph__1_2_;
    ~intraEnablerMerge_encodeGMEM_ph_1 -> intraInv_encodeGMEM_ph_0;
    1 -> intraEnabler_encodeGMEM_ph_1_source;
    intraEnabler_encodeGMEM_ph_1_source - intraEnabler_encodeGMEM_ph_1 -> intraEnabler_encodeGMEM_ph_1_sub;
    intraEnabler_encodeGMEM_ph_1_sub -> [6,1] intraEnabler_encodeGMEM_ph_1;
    1 -> intraEnabler_encodeGMEM_ph_2_source;
    intraEnabler_encodeGMEM_ph_2_source - intraEnabler_encodeGMEM_ph_2 -> intraEnabler_encodeGMEM_ph_2_sub;
    intraEnabler_encodeGMEM_ph_2_sub -> [6,1] intraEnabler_encodeGMEM_ph_2;
    1 -> const_encodeGMEM_ph__1_3_;
    ~intraEnablerMerge_encodeGMEM_ph_0 -> intraInv_encodeGMEM_ph_1;
    1 -> const_encodeGMEM_ah1__1_0_;
    ~interStateSplit_encodeGMEM_ah1_0_L -> interStateInv_encodeGMEM_ah1_0;
    1 -> const_encodeGMEM_ah1__1_1_;
    ~interEnablerMerge_encodeGMEM_ah1_0 -> interInv_encodeGMEM_ah1_0;
    1 -> intraEnabler_encodeGMEM_ah1_0_source;
    intraEnabler_encodeGMEM_ah1_0_source - intraEnabler_encodeGMEM_ah1_0 -> intraEnabler_encodeGMEM_ah1_0_sub;
    intraEnabler_encodeGMEM_ah1_0_sub -> [6,1] intraEnabler_encodeGMEM_ah1_0;
    1 -> const_encodeGMEM_ah1__1_2_;
    ~intraStateSplit_encodeGMEM_ah1_0_L -> intraStateInv_encodeGMEM_ah1_0;
    1 -> intraEnabler_encodeGMEM_ah1_1_source;
    intraEnabler_encodeGMEM_ah1_1_source - intraEnabler_encodeGMEM_ah1_1 -> intraEnabler_encodeGMEM_ah1_1_sub;
    intraEnabler_encodeGMEM_ah1_1_sub -> [6,1] intraEnabler_encodeGMEM_ah1_1;
    1 -> const_encodeGMEM_ah1__1_3_;
    ~intraStateSplit_encodeGMEM_ah1_1_L -> intraStateInv_encodeGMEM_ah1_1;
    1 -> const_encodeGMEM_ah1__1_4_;
    ~intraEnablerMerge_encodeGMEM_ah1_1 -> intraInv_encodeGMEM_ah1_0;
    1 -> intraEnabler_encodeGMEM_ah1_2_source;
    intraEnabler_encodeGMEM_ah1_2_source - intraEnabler_encodeGMEM_ah1_2 -> intraEnabler_encodeGMEM_ah1_2_sub;
    intraEnabler_encodeGMEM_ah1_2_sub -> [6,1] intraEnabler_encodeGMEM_ah1_2;
    1 -> intraEnabler_encodeGMEM_ah1_3_source;
    intraEnabler_encodeGMEM_ah1_3_source - intraEnabler_encodeGMEM_ah1_3 -> intraEnabler_encodeGMEM_ah1_3_sub;
    intraEnabler_encodeGMEM_ah1_3_sub -> [6,1] intraEnabler_encodeGMEM_ah1_3;
    1 -> const_encodeGMEM_ah1__1_5_;
    ~intraEnablerMerge_encodeGMEM_ah1_0 -> intraInv_encodeGMEM_ah1_1;
    1 -> const_encodeGMEM_ah2__1_0_;
    ~interStateSplit_encodeGMEM_ah2_0_L -> interStateInv_encodeGMEM_ah2_0;
    1 -> const_encodeGMEM_ah2__1_1_;
    ~interEnablerMerge_encodeGMEM_ah2_0 -> interInv_encodeGMEM_ah2_0;
    1 -> intraEnabler_encodeGMEM_ah2_0_source;
    intraEnabler_encodeGMEM_ah2_0_source - intraEnabler_encodeGMEM_ah2_0 -> intraEnabler_encodeGMEM_ah2_0_sub;
    intraEnabler_encodeGMEM_ah2_0_sub -> [6,1] intraEnabler_encodeGMEM_ah2_0;
    1 -> const_encodeGMEM_ah2__1_2_;
    ~intraStateSplit_encodeGMEM_ah2_0_L -> intraStateInv_encodeGMEM_ah2_0;
    1 -> intraEnabler_encodeGMEM_ah2_1_source;
    intraEnabler_encodeGMEM_ah2_1_source - intraEnabler_encodeGMEM_ah2_1 -> intraEnabler_encodeGMEM_ah2_1_sub;
    intraEnabler_encodeGMEM_ah2_1_sub -> [6,1] intraEnabler_encodeGMEM_ah2_1;
    1 -> intraEnabler_encodeGMEM_ah2_2_source;
    intraEnabler_encodeGMEM_ah2_2_source - intraEnabler_encodeGMEM_ah2_2 -> intraEnabler_encodeGMEM_ah2_2_sub;
    intraEnabler_encodeGMEM_ah2_2_sub -> [6,1] intraEnabler_encodeGMEM_ah2_2;
    1 -> const_encodeGMEM_ah2__1_3_;
    ~intraEnablerMerge_encodeGMEM_ah2_0 -> intraInv_encodeGMEM_ah2_0;
    1 -> const_encodeGMEM_al1__1_0_;
    ~intraStateSplit_encodeGMEM_al1_0_L -> intraStateInv_encodeGMEM_al1_0;
    1 -> intraEnabler_encodeGMEM_al1_0_source;
    intraEnabler_encodeGMEM_al1_0_source - intraEnabler_encodeGMEM_al1_0 -> intraEnabler_encodeGMEM_al1_0_sub;
    intraEnabler_encodeGMEM_al1_0_sub -> [6,1] intraEnabler_encodeGMEM_al1_0;
    1 -> const_encodeGMEM_al1__1_1_;
    ~intraStateSplit_encodeGMEM_al1_1_L -> intraStateInv_encodeGMEM_al1_1;
    1 -> const_encodeGMEM_al1__1_2_;
    ~intraEnablerMerge_encodeGMEM_al1_1 -> intraInv_encodeGMEM_al1_0;
    1 -> intraEnabler_encodeGMEM_al1_1_source;
    intraEnabler_encodeGMEM_al1_1_source - intraEnabler_encodeGMEM_al1_1 -> intraEnabler_encodeGMEM_al1_1_sub;
    intraEnabler_encodeGMEM_al1_1_sub -> [6,1] intraEnabler_encodeGMEM_al1_1;
    1 -> const_encodeGMEM_al1__1_3_;
    ~intraStateSplit_encodeGMEM_al1_2_L -> intraStateInv_encodeGMEM_al1_2;
    1 -> const_encodeGMEM_al1__1_4_;
    ~intraEnablerMerge_encodeGMEM_al1_2 -> intraInv_encodeGMEM_al1_1;
    1 -> intraEnabler_encodeGMEM_al1_2_source;
    intraEnabler_encodeGMEM_al1_2_source - intraEnabler_encodeGMEM_al1_2 -> intraEnabler_encodeGMEM_al1_2_sub;
    intraEnabler_encodeGMEM_al1_2_sub -> [6,1] intraEnabler_encodeGMEM_al1_2;
    1 -> intraEnabler_encodeGMEM_al1_3_source;
    intraEnabler_encodeGMEM_al1_3_source - intraEnabler_encodeGMEM_al1_3 -> intraEnabler_encodeGMEM_al1_3_sub;
    intraEnabler_encodeGMEM_al1_3_sub -> [6,1] intraEnabler_encodeGMEM_al1_3;
    1 -> const_encodeGMEM_al1__1_5_;
    ~intraEnablerMerge_encodeGMEM_al1_0 -> intraInv_encodeGMEM_al1_2;
    1 -> const_encodefiltep__1_0_;
    ~intraStateSplit_encodefiltep_0_L -> intraStateInv_encodefiltep_0;
    1 -> intraEnabler_encodefiltep_0_source;
    intraEnabler_encodefiltep_0_source - intraEnabler_encodefiltep_0 -> intraEnabler_encodefiltep_0_sub;
    intraEnabler_encodefiltep_0_sub -> [6,1] intraEnabler_encodefiltep_0;
    1 -> intraEnabler_encodefiltep_1_source;
    intraEnabler_encodefiltep_1_source - intraEnabler_encodefiltep_1 -> intraEnabler_encodefiltep_1_sub;
    intraEnabler_encodefiltep_1_sub -> [6,1] intraEnabler_encodefiltep_1;
    1 -> const_encodefiltep__1_1_;
    ~intraEnablerMerge_encodefiltep_0 -> intraInv_encodefiltep_0;
    1 -> const_encodeGMEM_al2__1_0_;
    ~intraStateSplit_encodeGMEM_al2_0_L -> intraStateInv_encodeGMEM_al2_0;
    1 -> intraEnabler_encodeGMEM_al2_0_source;
    intraEnabler_encodeGMEM_al2_0_source - intraEnabler_encodeGMEM_al2_0 -> intraEnabler_encodeGMEM_al2_0_sub;
    intraEnabler_encodeGMEM_al2_0_sub -> [6,1] intraEnabler_encodeGMEM_al2_0;
    1 -> const_encodeGMEM_al2__1_1_;
    ~intraStateSplit_encodeGMEM_al2_1_L -> intraStateInv_encodeGMEM_al2_1;
    1 -> const_encodeGMEM_al2__1_2_;
    ~intraEnablerMerge_encodeGMEM_al2_1 -> intraInv_encodeGMEM_al2_0;
    1 -> intraEnabler_encodeGMEM_al2_1_source;
    intraEnabler_encodeGMEM_al2_1_source - intraEnabler_encodeGMEM_al2_1 -> intraEnabler_encodeGMEM_al2_1_sub;
    intraEnabler_encodeGMEM_al2_1_sub -> [6,1] intraEnabler_encodeGMEM_al2_1;
    1 -> intraEnabler_encodeGMEM_al2_2_source;
    intraEnabler_encodeGMEM_al2_2_source - intraEnabler_encodeGMEM_al2_2 -> intraEnabler_encodeGMEM_al2_2_sub;
    intraEnabler_encodeGMEM_al2_2_sub -> [6,1] intraEnabler_encodeGMEM_al2_2;
    1 -> const_encodeGMEM_al2__1_3_;
    ~intraEnablerMerge_encodeGMEM_al2_0 -> intraInv_encodeGMEM_al2_1;
    1 -> const_encodeGMEM_xh__1_0_;
    ~intraStateSplit_encodeGMEM_xh_0_L -> intraStateInv_encodeGMEM_xh_0;
    1 -> intraEnabler_encodeGMEM_xh_0_source;
    intraEnabler_encodeGMEM_xh_0_source - intraEnabler_encodeGMEM_xh_0 -> intraEnabler_encodeGMEM_xh_0_sub;
    intraEnabler_encodeGMEM_xh_0_sub -> [6,1] intraEnabler_encodeGMEM_xh_0;
    1 -> intraEnabler_encodeGMEM_xh_1_source;
    intraEnabler_encodeGMEM_xh_1_source - intraEnabler_encodeGMEM_xh_1 -> intraEnabler_encodeGMEM_xh_1_sub;
    intraEnabler_encodeGMEM_xh_1_sub -> [6,1] intraEnabler_encodeGMEM_xh_1;
    1 -> const_encodeGMEM_xh__1_1_;
    ~intraEnablerMerge_encodeGMEM_xh_0 -> intraInv_encodeGMEM_xh_0;
    1 -> const_encodeGMEM_xl__1_0_;
    ~intraStateSplit_encodeGMEM_xl_0_L -> intraStateInv_encodeGMEM_xl_0;
    1 -> intraEnabler_encodeGMEM_xl_0_source;
    intraEnabler_encodeGMEM_xl_0_source - intraEnabler_encodeGMEM_xl_0 -> intraEnabler_encodeGMEM_xl_0_sub;
    intraEnabler_encodeGMEM_xl_0_sub -> [6,1] intraEnabler_encodeGMEM_xl_0;
    1 -> intraEnabler_encodeGMEM_xl_1_source;
    intraEnabler_encodeGMEM_xl_1_source - intraEnabler_encodeGMEM_xl_1 -> intraEnabler_encodeGMEM_xl_1_sub;
    intraEnabler_encodeGMEM_xl_1_sub -> [6,1] intraEnabler_encodeGMEM_xl_1;
    1 -> const_encodeGMEM_xl__1_1_;
    ~intraEnablerMerge_encodeGMEM_xl_0 -> intraInv_encodeGMEM_xl_0;
    1 -> const_encodeGMEM_dlt__1_0_;
    ~intraStateSplit_encodeGMEM_dlt_0_L -> intraStateInv_encodeGMEM_dlt_0;
    1 -> intraEnabler_encodeGMEM_dlt_0_source;
    intraEnabler_encodeGMEM_dlt_0_source - intraEnabler_encodeGMEM_dlt_0 -> intraEnabler_encodeGMEM_dlt_0_sub;
    intraEnabler_encodeGMEM_dlt_0_sub -> [6,1] intraEnabler_encodeGMEM_dlt_0;
    1 -> intraEnabler_encodeGMEM_dlt_1_source;
    intraEnabler_encodeGMEM_dlt_1_source - intraEnabler_encodeGMEM_dlt_1 -> intraEnabler_encodeGMEM_dlt_1_sub;
    intraEnabler_encodeGMEM_dlt_1_sub -> [6,1] intraEnabler_encodeGMEM_dlt_1;
    1 -> const_encodeGMEM_dlt__1_1_;
    ~intraEnablerMerge_encodeGMEM_dlt_0 -> intraInv_encodeGMEM_dlt_0;
    1 -> const_encodefiltez__1_0_;
    ~intraStateSplit_encodefiltez_0_L -> intraStateInv_encodefiltez_0;
    1 -> intraEnabler_encodefiltez_0_source;
    intraEnabler_encodefiltez_0_source - intraEnabler_encodefiltez_0 -> intraEnabler_encodefiltez_0_sub;
    intraEnabler_encodefiltez_0_sub -> [6,1] intraEnabler_encodefiltez_0;
    1 -> intraEnabler_encodefiltez_1_source;
    intraEnabler_encodefiltez_1_source - intraEnabler_encodefiltez_1 -> intraEnabler_encodefiltez_1_sub;
    intraEnabler_encodefiltez_1_sub -> [6,1] intraEnabler_encodefiltez_1;
    1 -> const_encodefiltez__1_1_;
    ~intraEnablerMerge_encodefiltez_0 -> intraInv_encodefiltez_0;
    1 -> intraEnabler_encodeGMEM_eh_0_source;
    intraEnabler_encodeGMEM_eh_0_source - intraEnabler_encodeGMEM_eh_0 -> intraEnabler_encodeGMEM_eh_0_sub;
    intraEnabler_encodeGMEM_eh_0_sub -> [6,1] intraEnabler_encodeGMEM_eh_0;
    1 -> const_encodeGMEM_plt__1_0_;
    ~intraStateSplit_encodeGMEM_plt_0_L -> intraStateInv_encodeGMEM_plt_0;
    1 -> intraEnabler_encodeGMEM_plt_0_source;
    intraEnabler_encodeGMEM_plt_0_source - intraEnabler_encodeGMEM_plt_0 -> intraEnabler_encodeGMEM_plt_0_sub;
    intraEnabler_encodeGMEM_plt_0_sub -> [6,1] intraEnabler_encodeGMEM_plt_0;
    1 -> const_encodeGMEM_plt__1_1_;
    ~intraStateSplit_encodeGMEM_plt_1_L -> intraStateInv_encodeGMEM_plt_1;
    1 -> const_encodeGMEM_plt__1_2_;
    ~intraEnablerMerge_encodeGMEM_plt_1 -> intraInv_encodeGMEM_plt_0;
    1 -> intraEnabler_encodeGMEM_plt_1_source;
    intraEnabler_encodeGMEM_plt_1_source - intraEnabler_encodeGMEM_plt_1 -> intraEnabler_encodeGMEM_plt_1_sub;
    intraEnabler_encodeGMEM_plt_1_sub -> [6,1] intraEnabler_encodeGMEM_plt_1;
    1 -> intraEnabler_encodeGMEM_plt_2_source;
    intraEnabler_encodeGMEM_plt_2_source - intraEnabler_encodeGMEM_plt_2 -> intraEnabler_encodeGMEM_plt_2_sub;
    intraEnabler_encodeGMEM_plt_2_sub -> [6,1] intraEnabler_encodeGMEM_plt_2;
    1 -> const_encodeGMEM_plt__1_3_;
    ~intraEnablerMerge_encodeGMEM_plt_0 -> intraInv_encodeGMEM_plt_1;
    1 -> intraEnabler_encodeGMEM_el_0_source;
    intraEnabler_encodeGMEM_el_0_source - intraEnabler_encodeGMEM_el_0 -> intraEnabler_encodeGMEM_el_0_sub;
    intraEnabler_encodeGMEM_el_0_sub -> [6,1] intraEnabler_encodeGMEM_el_0;
    1 -> intraEnabler_encodeGMEM_rlt_0_source;
    intraEnabler_encodeGMEM_rlt_0_source - intraEnabler_encodeGMEM_rlt_0 -> intraEnabler_encodeGMEM_rlt_0_sub;
    intraEnabler_encodeGMEM_rlt_0_sub -> [6,1] intraEnabler_encodeGMEM_rlt_0;
    1 -> const_encodeGMEM_ih__1_0_;
    ~interStateSplit_encodeGMEM_ih_0_L -> interStateInv_encodeGMEM_ih_0;
    1 -> const_encodeGMEM_ih__1_1_;
    ~interEnablerMerge_encodeGMEM_ih_0 -> interInv_encodeGMEM_ih_0;
    1 -> const_encodeGMEM_ih__1_2_;
    ~interStateSplit_encodeGMEM_ih_1_L -> interStateInv_encodeGMEM_ih_1;
    1 -> const_encodeGMEM_ih__1_3_;
    ~interEnablerMerge_encodeGMEM_ih_1 -> interInv_encodeGMEM_ih_1;
    0 -> const_encodeGMEM_ih__0_0_;
    1 -> intraEnabler_encodeGMEM_ih_0_source;
    intraEnabler_encodeGMEM_ih_0_source - intraEnabler_encodeGMEM_ih_0 -> intraEnabler_encodeGMEM_ih_0_sub;
    intraEnabler_encodeGMEM_ih_0_sub -> [6,1] intraEnabler_encodeGMEM_ih_0;
    1 -> intraEnabler_encodeGMEM_ih_1_source;
    intraEnabler_encodeGMEM_ih_1_source - intraEnabler_encodeGMEM_ih_1 -> intraEnabler_encodeGMEM_ih_1_sub;
    intraEnabler_encodeGMEM_ih_1_sub -> [6,1] intraEnabler_encodeGMEM_ih_1;
    1 -> intraEnabler_encodeGMEM_ih_2_source;
    intraEnabler_encodeGMEM_ih_2_source - intraEnabler_encodeGMEM_ih_2 -> intraEnabler_encodeGMEM_ih_2_sub;
    intraEnabler_encodeGMEM_ih_2_sub -> [6,1] intraEnabler_encodeGMEM_ih_2;
    1 -> const_encodeGMEM_il__1_0_;
    ~interStateSplit_encodeGMEM_il_0_L -> interStateInv_encodeGMEM_il_0;
    1 -> const_encodeGMEM_il__1_1_;
    ~interEnablerMerge_encodeGMEM_il_0 -> interInv_encodeGMEM_il_0;
    1 -> intraEnabler_encodeGMEM_il_0_source;
    intraEnabler_encodeGMEM_il_0_source - intraEnabler_encodeGMEM_il_0 -> intraEnabler_encodeGMEM_il_0_sub;
    intraEnabler_encodeGMEM_il_0_sub -> [6,1] intraEnabler_encodeGMEM_il_0;
    1 -> intraEnabler_encodeGMEM_il_1_source;
    intraEnabler_encodeGMEM_il_1_source - intraEnabler_encodeGMEM_il_1 -> intraEnabler_encodeGMEM_il_1_sub;
    intraEnabler_encodeGMEM_il_1_sub -> [6,1] intraEnabler_encodeGMEM_il_1;
    1 -> const_encodeGMEM_szh__1_0_;
    ~interStateSplit_encodeGMEM_szh_0_L -> interStateInv_encodeGMEM_szh_0;
    1 -> const_encodeGMEM_szh__1_1_;
    ~interEnablerMerge_encodeGMEM_szh_0 -> interInv_encodeGMEM_szh_0;
    1 -> const_encodeGMEM_szh__1_2_;
    ~intraStateSplit_encodeGMEM_szh_0_L -> intraStateInv_encodeGMEM_szh_0;
    1 -> intraEnabler_encodeGMEM_szh_0_source;
    intraEnabler_encodeGMEM_szh_0_source - intraEnabler_encodeGMEM_szh_0 -> intraEnabler_encodeGMEM_szh_0_sub;
    intraEnabler_encodeGMEM_szh_0_sub -> [6,1] intraEnabler_encodeGMEM_szh_0;
    1 -> intraEnabler_encodeGMEM_szh_1_source;
    intraEnabler_encodeGMEM_szh_1_source - intraEnabler_encodeGMEM_szh_1 -> intraEnabler_encodeGMEM_szh_1_sub;
    intraEnabler_encodeGMEM_szh_1_sub -> [6,1] intraEnabler_encodeGMEM_szh_1;
    1 -> const_encodeGMEM_szh__1_3_;
    ~intraEnablerMerge_encodeGMEM_szh_0 -> intraInv_encodeGMEM_szh_0;
    1 -> intraEnabler_encodeGMEM_szh_2_source;
    intraEnabler_encodeGMEM_szh_2_source - intraEnabler_encodeGMEM_szh_2 -> intraEnabler_encodeGMEM_szh_2_sub;
    intraEnabler_encodeGMEM_szh_2_sub -> [6,1] intraEnabler_encodeGMEM_szh_2;
    1 -> const_encodeGMEM_szl__1_0_;
    ~intraStateSplit_encodeGMEM_szl_0_L -> intraStateInv_encodeGMEM_szl_0;
    1 -> intraEnabler_encodeGMEM_szl_0_source;
    intraEnabler_encodeGMEM_szl_0_source - intraEnabler_encodeGMEM_szl_0 -> intraEnabler_encodeGMEM_szl_0_sub;
    intraEnabler_encodeGMEM_szl_0_sub -> [6,1] intraEnabler_encodeGMEM_szl_0;
    1 -> const_encodeGMEM_szl__1_1_;
    ~intraStateSplit_encodeGMEM_szl_1_L -> intraStateInv_encodeGMEM_szl_1;
    1 -> const_encodeGMEM_szl__1_2_;
    ~intraEnablerMerge_encodeGMEM_szl_1 -> intraInv_encodeGMEM_szl_0;
    1 -> intraEnabler_encodeGMEM_szl_1_source;
    intraEnabler_encodeGMEM_szl_1_source - intraEnabler_encodeGMEM_szl_1 -> intraEnabler_encodeGMEM_szl_1_sub;
    intraEnabler_encodeGMEM_szl_1_sub -> [6,1] intraEnabler_encodeGMEM_szl_1;
    1 -> intraEnabler_encodeGMEM_szl_2_source;
    intraEnabler_encodeGMEM_szl_2_source - intraEnabler_encodeGMEM_szl_2 -> intraEnabler_encodeGMEM_szl_2_sub;
    intraEnabler_encodeGMEM_szl_2_sub -> [6,1] intraEnabler_encodeGMEM_szl_2;
    1 -> const_encodeGMEM_szl__1_3_;
    ~intraEnablerMerge_encodeGMEM_szl_0 -> intraInv_encodeGMEM_szl_1;
    0 -> ifCondArgMerge_encodeGMEM_ih_0_0_l;
    0 -> ifCondArgMerge_encodeGMEM_ih_1_0_l;
    0 -> ifCondArgMerge_encodeGMEM_ih_2_0_l;
    intraOutSplit_encodefiltezfiltez_PP1_0_0_USE_L -> encode_I68_filtez_PP1_faked_0_USE;
    encodelogscl_out -> encode_I96_;
    encode_I145_ * encode_I161_ -> encode_I162_;
    sig_Merge_encode_I142__encode_I152__R + const_encode_1_4_ -> encode_I154_;
    encode_I145_ * const_encode_564_0_ -> encode_I146_;
    encodeGMEM_eh_out -> *;
    Merge_encode_I11_ + const_encode_2_3_ -> encode_I20__adder;
    intraFinalSplit_encodeGMEM_xl_0_L -> encodeGMEM_xl_USE;
    interOutSplit_encodeGMEM_delay_dhx_0_L -> encode_I125_filtez_PP1_faked_;
    encodeGMEM_qq4_code4_table_out -> encode_I89_;
    const_encode_0_53_ -> encodeGMEM_el_in_0;
    intraStateMerge_encodeGMEM_ph_1 & intraInv_encodeGMEM_ph_0 -> intraAnd_encodeGMEM_ph_0;
    intraStateMerge_encodeGMEM_ph_0 & intraInv_encodeGMEM_ph_1 -> intraAnd_encodeGMEM_ph_1;
    encode_I80_ -> encodeGMEM_el_in_2;
    const_encode_0_52_ -> encodeGMEM_el_in_1;
    interOutSplit_encodeGMEM_szh_0_R -> encode_I171_;
    encode_I162_ >> const_encode_15_3_ -> encode_I163_;
    intraEnabler_encodeGMEM_el_0 -> encodeGMEM_el_USE;
    encode_I146_ >>> const_encode_12_1_ -> encode_I147_;
    int(int(int(encode_I137_+1,32)+int(~const_encode_1_2_,32),32)<=2147483647) &     int(int(int(encode_I137_+1,32)+int(~const_encode_1_2_,32),32) != 0) -> encode_I139_;
    interArgMerge_encodeGMEM_sh_0_0 -> encodeGMEM_sh_in_0;
    interArgMerge_encodeGMEM_sh_1_0 -> encodeGMEM_sh_in_1;
    interArgMerge_encodeGMEM_sh_2_0 -> encodeGMEM_sh_in_2;
    intraStateMerge_encodeGMEM_xl_0 & intraInv_encodeGMEM_xl_0 -> intraAnd_encodeGMEM_xl_0;
    encodequantlGMEM_decis_levl_USE -> encode_I83_GMEM_decis_levl_faked_0_USE;
    intraEnabler_encodeGMEM_spl_0 -> encodeGMEM_spl_USE;
    intraFinalSplit_encodefiltez_0_L -> encodefiltez_PP0_USE;
    intraStateMerge_encodeGMEM_ph2_0 & intraInv_encodeGMEM_ph2_0 -> intraAnd_encodeGMEM_ph2_0;
    interOutSplit_encodescalel_0_L -> encode_I98_;
    interFinalSplit_encodeGMEM_h_0_L -> encodeGMEM_h_USE;
    interOutSplit_encodeuppol2_0_R -> encode_I180_;
    encode_I171_ + encode_I164_ -> encode_I172_;
    encode_I163_ -> encode_I164_;
    encodeGMEM_wh_code_table_out -> encode_I167_GMEM_wh_code_table_faked_;
    encode_I147_ -> encode_I148_;
    encodequantlGMEM_quant26bt_neg_in_2 -> encode_I83_GMEM_quant26bt_neg_faked_2;
    encodequantlGMEM_quant26bt_neg_in_0 -> encode_I83_GMEM_quant26bt_neg_faked_0;
    encodequantlGMEM_quant26bt_neg_in_1 -> encode_I83_GMEM_quant26bt_neg_faked_1;
    interFinalSplit_encodeupzero_0_L -> encodeupzero_PP2_USE;
    interFinalSplit_encodeGMEM_ah2_0_L -> encodeGMEM_ah2_USE;
    encodeGMEM_quant26bt_neg_out -> encode_I83_GMEM_quant26bt_neg_faked_;
    intraArgMerge_encodeGMEM_delay_dltx_0_0 -> encodeGMEM_delay_dltx_in_0;
    intraArgMerge_encodeGMEM_delay_dltx_1_0 -> encodeGMEM_delay_dltx_in_1;
    intraArgMerge_encodeGMEM_delay_dltx_2_0 -> encodeGMEM_delay_dltx_in_2;
    interFinalSplit_encodeGMEM_deth_0_L -> encodeGMEM_deth_USE;
    encode_I80_ -> encodequantl_in_0;
    encode_I82_ -> encodequantl_in_1;
    intraStateMerge_encodeGMEM_ah1_1 & intraInv_encodeGMEM_ah1_0 -> intraAnd_encodeGMEM_ah1_0;
    intraStateMerge_encodeGMEM_ah1_0 & intraInv_encodeGMEM_ah1_1 -> intraAnd_encodeGMEM_ah1_1;
    int(int(int(encode_I137_+1,32)+int(~const_encode_0_2_,32),32) > 2147483647) -> encode_I149_;
    interFinalSplit_encodeGMEM_szh_0_L -> encodeGMEM_szh_USE;
    intraStateMerge_encodeGMEM_dlt_0 & intraInv_encodeGMEM_dlt_0 -> intraAnd_encodeGMEM_dlt_0;
    encodeGMEM_decis_levl_out -> encode_I83_GMEM_decis_levl_faked_;
    intraArgMerge_encodeGMEM_rlt1_0_0 -> encodeGMEM_rlt1_in_0;
    intraArgMerge_encodeGMEM_rlt1_1_0 -> encodeGMEM_rlt1_in_1;
    intraArgMerge_encodeGMEM_rlt1_2_0 -> encodeGMEM_rlt1_in_2;
    intraFinalSplit_encodeGMEM_plt1_1_L -> encodeGMEM_plt1_USE;
    intraArgMerge_encodeGMEM_delay_bpl_0_0 -> encodeGMEM_delay_bpl_in_0;
    intraArgMerge_encodeGMEM_delay_bpl_1_0 -> encodeGMEM_delay_bpl_in_1;
    interArgMerge_encodeGMEM_rh2_1_0 -> encodeGMEM_rh2_in_1;
    interArgMerge_encodeGMEM_rh2_0_0 -> encodeGMEM_rh2_in_0;
    interStateMerge_encodescalel_0 & interInv_encodescalel_0 -> interAnd_encodescalel_0;
    intraArgMerge_encodeGMEM_delay_bpl_2_0 -> encodeGMEM_delay_bpl_in_2;
    interArgMerge_encodeGMEM_rh2_2_0 -> encodeGMEM_rh2_in_2;
    intraOutSplit_encodeGMEM_ah1_1_L -> encode_I182_;
    intraOutSplit_encodeGMEM_nbh_0_L -> encode_I166_;
    (Merge_encode_I157_ ^ (1 << 63)) - (1 << 63) -> encode_I158_;
    interArgMerge_encodeuppol1_0_0 -> encodeuppol1_in_0;
    interArgMerge_encodeuppol1_1_0 -> encodeuppol1_in_1;
    interArgMerge_encodeuppol1_2_0 -> encodeuppol1_in_2;
    interArgMerge_encodeuppol1_3_0 -> encodeuppol1_in_3;
    intraArgMerge_encodefiltep_0_0 -> encodefiltep_in_0;
    intraArgMerge_encodefiltep_1_0 -> encodefiltep_in_1;
    intraArgMerge_encodefiltep_2_0 -> encodefiltep_in_2;
    sig_Merge_encode_I11__encode_I29__L + const_encode_3_2_ -> encode_I34__adder;
    intraArgMerge_encodeGMEM_al2_2_0 -> encodeGMEM_al2_in_2;
    intraArgMerge_encodefiltep_3_0 -> encodefiltep_in_3;
    intraArgMerge_encodeGMEM_al2_1_0 -> encodeGMEM_al2_in_1;
    intraArgMerge_encodeGMEM_al2_0_0 -> encodeGMEM_al2_in_0;
    encode_I199_ -> encode_out;
    interArgMerge_encodeGMEM_ih_0_0 -> encodeGMEM_ih_in_0;
    interArgMerge_encodeGMEM_ih_1_0 -> encodeGMEM_ih_in_1;
    interArgMerge_encodeGMEM_ih_2_0 -> encodeGMEM_ih_in_2;
    intraStateMerge_encodeGMEM_ah2_0 & intraInv_encodeGMEM_ah2_0 -> intraAnd_encodeGMEM_ah2_0;
    interFinalSplit_encodeGMEM_rh1_0_L -> encodeGMEM_rh1_USE;
    interOutSplit_encodeuppol1_0_R -> encode_I183_;
    intraOutSplit_encodeGMEM_ah1_0_L -> encode_I175_;
    encodelogsch_out -> encode_I167_;
    encode_I96_GMEM_wl_code_table_faked_ -> encodelogsclGMEM_wl_code_table_out;
    interFinalSplit_encodeGMEM_ih_0_L -> encodeGMEM_ih_USE;
    intraFinalSplit_encodefiltez_0_L -> encodefiltez_PP1_USE;
    const_encode_0_191_ -> encodeGMEM_yh_in_0;
    const_encode_0_190_ -> encodeGMEM_yh_in_1;
    encode_I187_ -> encodeGMEM_yh_in_2;
    intraStateMerge_encodefiltez_0 & intraInv_encodefiltez_0 -> intraAnd_encodefiltez_0;
    intraArgMerge_encodeGMEM_dlt_0_0 -> encodeGMEM_dlt_in_0;
    interStateMerge_encodeGMEM_h_0 & interInv_encodeGMEM_h_0 -> interAnd_encodeGMEM_h_0;
    intraArgMerge_encodeGMEM_dlt_2_0 -> encodeGMEM_dlt_in_2;
    intraArgMerge_encodeGMEM_dlt_1_0 -> encodeGMEM_dlt_in_1;
    interArgMerge_encodescalelGMEM_ilb_table_0 -> encodescalelGMEM_ilb_table_out;
    interStateMerge_encodeGMEM_ah1_0 & interInv_encodeGMEM_ah1_0 -> interAnd_encodeGMEM_ah1_0;
    intraOutSplit_encodeGMEM_ph1_1_L -> encode_I192_;
    intraOutSplit_encodeGMEM_ah2_0_L -> encode_I176_;
    intraOutSplit_encodefiltezfiltez_PP1_0_0_R -> encode_I125_filtez_PP1_faked_0;
    intraOutSplit_encodefiltezfiltez_PP1_1_0_R -> encode_I125_filtez_PP1_faked_1;
    intraOutSplit_encodefiltezfiltez_PP1_2_0_R -> encode_I125_filtez_PP1_faked_2;
    Merge_encode_I10_ + const_encode_1_9_ -> encode_I12__adder;
    Merge_encode_I49_ + const_encode_1_21_ -> encode_I52__adder;
    intraArgMerge_encodeGMEM_dh_0_0 -> encodeGMEM_dh_in_0;
    intraArgMerge_encodeGMEM_dh_1_0 -> encodeGMEM_dh_in_1;
    intraArgMerge_encodeGMEM_dh_2_0 -> encodeGMEM_dh_in_2;
    interArgMerge_encodeGMEM_szh_0_0 -> encodeGMEM_szh_in_0;
    interArgMerge_encodeGMEM_szh_1_0 -> encodeGMEM_szh_in_1;
    interArgMerge_encodeGMEM_szh_2_0 -> encodeGMEM_szh_in_2;
    interOutSplit_encodescalelGMEM_ilb_table_0_0_USE_R -> encode_I169_GMEM_ilb_table_faked_0_USE;
    intraEnabler_encodeGMEM_rlt_0 -> encodeGMEM_rlt_USE;
    interArgMerge_encodeGMEM_ah1_0_0 -> encodeGMEM_ah1_in_0;
    interOutSplit_encodeGMEM_sh_0_R -> encode_I185_;
    intraArgMerge_encodeGMEM_nbl_0_0 -> encodeGMEM_nbl_in_0;
    intraArgMerge_encodeGMEM_nbl_1_0 -> encodeGMEM_nbl_in_1;
    intraArgMerge_encodeGMEM_nbl_2_0 -> encodeGMEM_nbl_in_2;
    Merge_encode_I10_ + const_encode_2_4_ -> encode_I21__adder;
    encode_I83_ -> encodelogscl_in_0;
    encode_I95_ -> encodelogscl_in_1;
    intraOutSplit_encodeGMEM_ph_1_L -> encode_I177_;
    interOutSplit_encodescalel_0_R -> encode_I169_;
    intraStateMerge_encodeGMEM_rh1_0 & intraInv_encodeGMEM_rh1_0 -> intraAnd_encodeGMEM_rh1_0;
    interArgMerge_encodeGMEM_ah1_2_0 -> encodeGMEM_ah1_in_2;
    intraFinalSplit_encodeGMEM_sl_0_L -> encodeGMEM_sl_USE;
    intraFinalSplit_encodeGMEM_plt2_0_L -> encodeGMEM_plt2_USE;
    interArgMerge_encodeGMEM_ah1_1_0 -> encodeGMEM_ah1_in_1;
    const_encode_0_100_ -> encodeGMEM_rlt_in_0;
    const_encode_0_99_ -> encodeGMEM_rlt_in_1;
    encode_I116_ -> encodeGMEM_rlt_in_2;
    interStateMerge_encodeGMEM_ah2_0 & interInv_encodeGMEM_ah2_0 -> interAnd_encodeGMEM_ah2_0;
    intraOutSplit_encodeGMEM_ph_1_R -> encode_I194_;
    intraOutSplit_encodeGMEM_dh_0_R -> encode_I186_;
    intraOutSplit_encodeGMEM_ph1_0_L -> encode_I178_;
    intraFinalSplit_encodeGMEM_ph_1_L -> encodeGMEM_ph_USE;
    encode_I167_GMEM_wh_code_table_faked_0 -> encodeGMEM_wh_code_table_in_0;
    encode_I167_GMEM_wh_code_table_faked_1 -> encodeGMEM_wh_code_table_in_1;
    encode_I167_GMEM_wh_code_table_faked_2 -> encodeGMEM_wh_code_table_in_2;
    interStateMerge_encodeGMEM_deth_0 & interInv_encodeGMEM_deth_0 -> interAnd_encodeGMEM_deth_0;
    intraArgMerge_encodeGMEM_rlt2_0_0 -> encodeGMEM_rlt2_in_0;
    intraArgMerge_encodeGMEM_rlt2_1_0 -> encodeGMEM_rlt2_in_1;
    intraArgMerge_encodeGMEM_rlt2_2_0 -> encodeGMEM_rlt2_in_2;
    encode_I96_GMEM_wl_code_table_faked_0 -> encodeGMEM_wl_code_table_in_0;
    encode_I96_GMEM_wl_code_table_faked_1 -> encodeGMEM_wl_code_table_in_1;
    encode_I96_GMEM_wl_code_table_faked_2 -> encodeGMEM_wl_code_table_in_2;
    encode_I83_GMEM_decis_levl_faked_0_USE -> encodeGMEM_decis_levl_USE;
    intraStateMerge_encodeGMEM_tqmf_0 & intraInv_encodeGMEM_tqmf_0 -> intraAnd_encodeGMEM_tqmf_0;
    intraStateMerge_encodeGMEM_tqmf_1 & intraInv_encodeGMEM_tqmf_1 -> intraAnd_encodeGMEM_tqmf_1;
    intraStateMerge_encodeGMEM_tqmf_2 & intraInv_encodeGMEM_tqmf_2 -> intraAnd_encodeGMEM_tqmf_2;
    intraStateMerge_encodeGMEM_tqmf_3 & intraInv_encodeGMEM_tqmf_3 -> intraAnd_encodeGMEM_tqmf_3;
    intraStateMerge_encodeGMEM_tqmf_4 & intraInv_encodeGMEM_tqmf_4 -> intraAnd_encodeGMEM_tqmf_4;
    interStateMerge_encodeGMEM_sh_0 & interInv_encodeGMEM_sh_0 -> interAnd_encodeGMEM_sh_0;
    interStateMerge_encodeGMEM_ilb_table_0 & interInv_encodeGMEM_ilb_table_0 -> interAnd_encodeGMEM_ilb_table_0;
    encode_I185_ + encode_I186_ -> encode_I187_;
    intraOutSplit_encodeGMEM_ph2_0_L -> encode_I179_;
    interArgMerge_encodeuppol2_1_0 -> encodeuppol2_in_1;
    interArgMerge_encodeuppol2_0_0 -> encodeuppol2_in_0;
    interArgMerge_encodeuppol2_3_0 -> encodeuppol2_in_3;
    interArgMerge_encodeuppol2_2_0 -> encodeuppol2_in_2;
    intraStateMerge_encodeGMEM_detl_0 & intraInv_encodeGMEM_detl_0 -> intraAnd_encodeGMEM_detl_0;
    interArgMerge_encodeuppol2_4_0 -> encodeuppol2_in_4;
    intraEnabler_encodelogsch_0 -> encodelogsch_USE;
    intraStateMerge_encodeGMEM_delay_bpl_0 & intraInv_encodeGMEM_delay_bpl_0 -> intraAnd_encodeGMEM_delay_bpl_0;
    sig_Merge_encode_I49__encode_I55__L + const_encode_2_5_ -> encode_I57__adder;
    const_encode_1_30_ -> encodeGMEM_qq4_code4_table_in_0;
    encode_I87_ -> encodeGMEM_qq4_code4_table_in_1;
    const_encode_0_60_ -> encodeGMEM_qq4_code4_table_in_2;
    intraFinalSplit_encodeGMEM_delay_bpl_0_L -> encodeGMEM_delay_bpl_USE;
    intraFinalSplit_encodeGMEM_delay_dltx_0_L -> encodeGMEM_delay_dltx_USE;
    interFinalSplit_encodeGMEM_rh2_0_L -> encodeGMEM_rh2_USE;
    intraStateMerge_encodeGMEM_plt1_1 & intraInv_encodeGMEM_plt1_0 -> intraAnd_encodeGMEM_plt1_0;
    intraStateMerge_encodeGMEM_plt1_0 & intraInv_encodeGMEM_plt1_1 -> intraAnd_encodeGMEM_plt1_1;
    interOutSplit_encodeGMEM_il_0_R -> encode_I196_;
    encodeGMEM_yh_out -> *;
    interArgMerge_encodeupzero_0_0 -> encodeupzero_in_0;
    interArgMerge_encodeupzero_1_0 -> encodeupzero_in_1;
    interArgMerge_encodeupzero_2_0 -> encodeupzero_in_2;
    intraStateMerge_encodeGMEM_h_0 & intraInv_encodeGMEM_h_0 -> intraAnd_encodeGMEM_h_0;
    intraStateMerge_encodeGMEM_h_1 & intraInv_encodeGMEM_h_1 -> intraAnd_encodeGMEM_h_1;
    intraArgMerge_encodeGMEM_detl_0_0 -> encodeGMEM_detl_in_0;
    intraArgMerge_encodeGMEM_detl_1_0 -> encodeGMEM_detl_in_1;
    intraArgMerge_encodeGMEM_detl_2_0 -> encodeGMEM_detl_in_2;
    const_encode_0_131_ -> encodeGMEM_sph_in_1;
    encode_I131_ -> encodeGMEM_sph_in_2;
    const_encode_0_132_ -> encodeGMEM_sph_in_0;
    interStateMerge_encodeGMEM_rh1_0 & interInv_encodeGMEM_rh1_0 -> interAnd_encodeGMEM_rh1_0;
    interStateMerge_encodeGMEM_ih_0 & interInv_encodeGMEM_ih_0 -> interAnd_encodeGMEM_ih_0;
    interStateMerge_encodeGMEM_ih_1 & interInv_encodeGMEM_ih_1 -> interAnd_encodeGMEM_ih_1;
    intraOutSplit_encodefiltezfiltez_PP0_0_0_L -> encode_I68_filtez_PP0_faked_0;
    intraOutSplit_encodefiltezfiltez_PP0_1_0_L -> encode_I68_filtez_PP0_faked_1;
    intraOutSplit_encodefiltezfiltez_PP0_2_0_L -> encode_I68_filtez_PP0_faked_2;
    interOutSplit_encodeGMEM_ih_1_R -> encode_I197_;
    intraOutSplit_encodeGMEM_rh1_0_L -> encode_I189_;
    interOutSplit_encodeGMEM_delay_dhx_0_R -> encode_I174_upzero_PP1_faked_;
    encode_I83_GMEM_quant26bt_neg_faked_ -> encodequantlGMEM_quant26bt_neg_out;
    interOutSplit_encodeGMEM_ilb_table_0_L -> encode_I98_GMEM_ilb_table_faked_;
    interArgMerge_encodescalel_0_0 -> encodescalel_in_0;
    interArgMerge_encodescalel_1_0 -> encodescalel_in_1;
    intraFinalSplit_encodeGMEM_dh_0_L -> encodeGMEM_dh_USE;
    interOutSplit_encodeupzeroupzero_PP1_0_0_R -> encode_I174_upzero_PP1_faked_0;
    interOutSplit_encodeupzeroupzero_PP1_1_0_R -> encode_I174_upzero_PP1_faked_1;
    interOutSplit_encodeGMEM_ilb_table_0_R -> encode_I169_GMEM_ilb_table_faked_;
    interOutSplit_encodeupzeroupzero_PP1_2_0_R -> encode_I174_upzero_PP1_faked_2;
    interArgMerge_encodeGMEM_ah2_0_0 -> encodeGMEM_ah2_in_0;
    intraStateMerge_encodeGMEM_plt2_0 & intraInv_encodeGMEM_plt2_0 -> intraAnd_encodeGMEM_plt2_0;
    interArgMerge_encodeGMEM_ah2_1_0 -> encodeGMEM_ah2_in_1;
    interArgMerge_encodeGMEM_ah2_2_0 -> encodeGMEM_ah2_in_2;
    encode_I197_ << const_encode_6_0_ -> encode_I198_;
    intraFinalSplit_encodeGMEM_nbh_0_L -> encodeGMEM_nbh_USE;
    intraOutSplit_encodeGMEM_tqmf_1_L -> encode_I13_;
    interOutSplit_encodeupzeroupzero_PP1_0_0_USE_R -> encode_I174_upzero_PP1_faked_0_USE;
    interStateMerge_encodeGMEM_rh2_0 & interInv_encodeGMEM_rh2_0 -> interAnd_encodeGMEM_rh2_0;
    const_encode_0_142_ -> encodeGMEM_eh_in_0;
    const_encode_0_141_ -> encodeGMEM_eh_in_1;
    encode_I137_ -> encodeGMEM_eh_in_2;
    interStateMerge_encodeGMEM_delay_dhx_0 & interInv_encodeGMEM_delay_dhx_0 -> interAnd_encodeGMEM_delay_dhx_0;
    interOutSplit_encodeupzeroupzero_PP1_1_0_L -> encode_I103_upzero_PP1_faked_1;
    interOutSplit_encodeupzeroupzero_PP1_0_0_L -> encode_I103_upzero_PP1_faked_0;
    interOutSplit_encodeupzeroupzero_PP1_2_0_L -> encode_I103_upzero_PP1_faked_2;
    encodequantlGMEM_quant26bt_pos_USE -> encode_I83_GMEM_quant26bt_pos_faked_0_USE;
    interOutSplit_encodeupzeroupzero_PP1_0_0_USE_L -> encode_I103_upzero_PP1_faked_0_USE;
    encode_I196_ | encode_I198_ -> encode_I199_;
    intraOutSplit_encodeGMEM_tqmf_1_R -> encode_I22_;
    (encode_I13_ ^ (1 << 63)) - (1 << 63) -> encode_I14_;
    encodeGMEM_wl_code_table_out -> encode_I96_GMEM_wl_code_table_faked_;
    interFinalSplit_encodescalel_0_L -> encodescalel_USE;
    encode_I83_GMEM_quant26bt_pos_faked_0_USE -> encodeGMEM_quant26bt_pos_USE;
    encode_I83_GMEM_quant26bt_neg_faked_0 -> encodeGMEM_quant26bt_neg_in_0;
    encode_I83_GMEM_quant26bt_neg_faked_1 -> encodeGMEM_quant26bt_neg_in_1;
    (encode_I22_ ^ (1 << 63)) - (1 << 63) -> encode_I23_;
    encode_I83_GMEM_quant26bt_neg_faked_2 -> encodeGMEM_quant26bt_neg_in_2;
    intraOutSplit_encodefiltezfiltez_PP0_0_0_USE_R -> encode_I125_filtez_PP0_faked_0_USE;
    intraArgMerge_encodeGMEM_ph_0_0 -> encodeGMEM_ph_in_0;
    intraArgMerge_encodeGMEM_ph_1_0 -> encodeGMEM_ph_in_1;
    intraStateMerge_encodeGMEM_al1_0 & intraInv_encodeGMEM_al1_2 -> intraAnd_encodeGMEM_al1_2;
    intraArgMerge_encodeGMEM_ph_2_0 -> encodeGMEM_ph_in_2;
    intraStateMerge_encodeGMEM_al1_2 & intraInv_encodeGMEM_al1_1 -> intraAnd_encodeGMEM_al1_1;
    interOutSplit_encodescalelGMEM_ilb_table_0_0_L -> encode_I98_GMEM_ilb_table_faked_0;
    interStateMerge_encodeupzero_0 & interInv_encodeupzero_0 -> interAnd_encodeupzero_0;
    interOutSplit_encodescalelGMEM_ilb_table_2_0_L -> encode_I98_GMEM_ilb_table_faked_2;
    sig_Merge_encode_I10__encode_I29__L + const_encode_3_1_ -> encode_I31__adder;
    (encode_I39_ ^ (1 << 63)) - (1 << 63) -> encode_I40_;
    intraOutSplit_encodeGMEM_tqmf_2_L -> encode_I32_;
    intraOutSplit_encodeGMEM_h_0_R -> encode_I24_;
    intraOutSplit_encodeGMEM_h_0_L -> encode_I16_;
    interOutSplit_encodescalelGMEM_ilb_table_1_0_L -> encode_I98_GMEM_ilb_table_faked_1;
    intraStateMerge_encodeGMEM_al1_1 & intraInv_encodeGMEM_al1_0 -> intraAnd_encodeGMEM_al1_0;
    interArgMerge_encodeGMEM_delay_bph_0_0 -> encodeGMEM_delay_bph_in_0;
    interArgMerge_encodeGMEM_delay_bph_1_0 -> encodeGMEM_delay_bph_in_1;
    interArgMerge_encodeGMEM_delay_bph_2_0 -> encodeGMEM_delay_bph_in_2;
    intraOutSplit_encodeGMEM_tqmf_0_L -> encode_I0_;
    intraEnabler_encodeGMEM_qq4_code4_table_0 -> encodeGMEM_qq4_code4_table_USE;
    interStateMerge_encodeGMEM_tqmf_0 & interInv_encodeGMEM_tqmf_0 -> interAnd_encodeGMEM_tqmf_0;
    interStateMerge_encodeGMEM_tqmf_1 & interInv_encodeGMEM_tqmf_1 -> interAnd_encodeGMEM_tqmf_1;
    interStateMerge_encodeGMEM_tqmf_2 & interInv_encodeGMEM_tqmf_2 -> interAnd_encodeGMEM_tqmf_2;
    interStateMerge_encodeGMEM_tqmf_3 & interInv_encodeGMEM_tqmf_3 -> interAnd_encodeGMEM_tqmf_3;
    interFinalSplit_encodeGMEM_tqmf_0_L -> encodeGMEM_tqmf_USE;
    intraOutSplit_encodeGMEM_delay_bpl_0_L -> encode_I68_filtez_PP0_faked_;
    intraOutSplit_encodeGMEM_h_1_R -> encode_I41_;
    (encode_I32_ ^ (1 << 63)) - (1 << 63) -> encode_I33_;
    (encode_I24_ ^ (1 << 63)) - (1 << 63) -> encode_I25_;
    (encode_I16_ ^ (1 << 63)) - (1 << 63) -> encode_I17_;
    intraFinalSplit_encodeGMEM_xh_0_L -> encodeGMEM_xh_USE;
    intraArgMerge_encodeGMEM_ph1_0_0 -> encodeGMEM_ph1_in_0;
    intraArgMerge_encodeGMEM_ph1_1_0 -> encodeGMEM_ph1_in_1;
    intraArgMerge_encodeGMEM_ph1_2_0 -> encodeGMEM_ph1_in_2;
    (encode_I0_ ^ (1 << 63)) - (1 << 63) -> encode_I1_;
    encodequantlGMEM_quant26bt_pos_in_0 -> encode_I83_GMEM_quant26bt_pos_faked_0;
    encodequantlGMEM_quant26bt_pos_in_1 -> encode_I83_GMEM_quant26bt_pos_faked_1;
    encodequantlGMEM_quant26bt_pos_in_2 -> encode_I83_GMEM_quant26bt_pos_faked_2;
    encode_I167_GMEM_wh_code_table_faked_ -> encodelogschGMEM_wh_code_table_out;
    intraEnabler_encodeGMEM_sph_0 -> encodeGMEM_sph_USE;
    intraEnabler_encodeGMEM_eh_0 -> encodeGMEM_eh_USE;
    intraStateMerge_encodefiltep_0 & intraInv_encodefiltep_0 -> intraAnd_encodefiltep_0;
    encode_I83_GMEM_decis_levl_faked_0 -> encodeGMEM_decis_levl_in_0;
    encode_I83_GMEM_decis_levl_faked_1 -> encodeGMEM_decis_levl_in_1;
    encode_I83_GMEM_decis_levl_faked_2 -> encodeGMEM_decis_levl_in_2;
    intraStateMerge_encodeGMEM_al2_0 & intraInv_encodeGMEM_al2_1 -> intraAnd_encodeGMEM_al2_1;
    intraStateMerge_encodeGMEM_al2_1 & intraInv_encodeGMEM_al2_0 -> intraAnd_encodeGMEM_al2_0;
    intraOutSplit_encodeGMEM_tqmf_3_L -> encode_I50_;
    (encode_I41_ ^ (1 << 63)) - (1 << 63) -> encode_I42_;
    encode_I23_ * encode_I25_ -> encode_I26_;
    encode_I14_ * encode_I17_ -> encode_I18_;
    const_encode_1_51_ -> encodeGMEM_qq2_code2_table_in_0;
    encode_I158_ -> encodeGMEM_qq2_code2_table_in_1;
    const_encode_0_151_ -> encodeGMEM_qq2_code2_table_in_2;
    encodelogsclGMEM_wl_code_table_USE -> encode_I96_GMEM_wl_code_table_faked_0_USE;
    intraFinalSplit_encodeGMEM_rlt1_1_L -> encodeGMEM_rlt1_USE;
    intraOutSplit_encodeGMEM_szl_1_R -> encode_I100_;
    encode_I1_ * const_encode_12_0_ -> encode_I2_;
    intraStateMerge_encodeGMEM_szh_0 & intraInv_encodeGMEM_szh_0 -> intraAnd_encodeGMEM_szh_0;
    interFinalSplit_encodeGMEM_ilb_table_0_L -> encodeGMEM_ilb_table_USE;
    intraStateMerge_encodeGMEM_sl_0 & intraInv_encodeGMEM_sl_0 -> intraAnd_encodeGMEM_sl_0;
    encode_I40_ * encode_I42_ -> encode_I43_;
    loopCondSelectMerge_encodeGMEM_h_0 ^ loopBbSelectMerge_encodeGMEM_h_0 -> loopXor_encodeGMEM_h_0;
    Merge_encode_I9_ + encode_I26_ -> encode_I27_;
    Merge_encode_I8_ + encode_I18_ -> encode_I19_;
    interOutSplit_encodeGMEM_delay_bph_0_R -> encode_I174_upzero_PP2_faked_;
    intraOutSplit_encodeGMEM_h_1_L -> encode_I35_;
    intraFinalSplit_encodeGMEM_dlt_0_L -> encodeGMEM_dlt_USE;
    encode_I100_ + encode_I93_ -> encode_I101_;
    intraOutSplit_encodeGMEM_tqmf_0_R -> encode_I3_;
    intraFinalSplit_encodeGMEM_detl_0_L -> encodeGMEM_detl_USE;
    intraOutSplit_encodefiltezfiltez_PP1_0_0_L -> encode_I68_filtez_PP1_faked_0;
    interStateMerge_encodeGMEM_il_0 & interInv_encodeGMEM_il_0 -> interAnd_encodeGMEM_il_0;
    intraOutSplit_encodefiltezfiltez_PP1_1_0_L -> encode_I68_filtez_PP1_faked_1;
    intraOutSplit_encodefiltezfiltez_PP1_2_0_L -> encode_I68_filtez_PP1_faked_2;
    intraArgMerge_encodeGMEM_nbh_0_0 -> encodeGMEM_nbh_in_0;
    intraArgMerge_encodeGMEM_nbh_1_0 -> encodeGMEM_nbh_in_1;
    intraArgMerge_encodeGMEM_nbh_2_0 -> encodeGMEM_nbh_in_2;
    Merge_encode_I157_ -> encodelogsch_in_0;
    encode_I166_ -> encodelogsch_in_1;
    intraOutSplit_encodefiltezfiltez_PP0_0_0_USE_L -> encode_I68_filtez_PP0_faked_0_USE;
    intraFinalSplit_encodeGMEM_szl_1_L -> encodeGMEM_szl_USE;
    intraArgMerge_encodeGMEM_plt1_0_0 -> encodeGMEM_plt1_in_0;
    intraArgMerge_encodeGMEM_plt1_1_0 -> encodeGMEM_plt1_in_1;
    encode_I38_ + encode_I44_ -> encode_I60_;
    intraArgMerge_encodeGMEM_xl_0_0 -> encodeGMEM_xl_in_0;
    sig_Merge_encode_I10__encode_I29__L + const_encode_1_19_ -> encode_I45__adder;
    sig_encode_I19__encode_I29__L + encode_I43_ -> encode_I44_;
    Merge_encode_I7_ + const_encode_1_0_ -> encode_I28_;
    intraArgMerge_encodeGMEM_xl_1_0 -> encodeGMEM_xl_in_1;
    (encode_I35_ ^ (1 << 63)) - (1 << 63) -> encode_I36_;
    intraStateMerge_encodeGMEM_plt_1 & intraInv_encodeGMEM_plt_0 -> intraAnd_encodeGMEM_plt_0;
    intraStateMerge_encodeGMEM_plt_0 & intraInv_encodeGMEM_plt_1 -> intraAnd_encodeGMEM_plt_1;
    intraArgMerge_encodeGMEM_xl_2_0 -> encodeGMEM_xl_in_2;
    intraArgMerge_encodeGMEM_plt1_2_0 -> encodeGMEM_plt1_in_2;
    (encode_I3_ ^ (1 << 63)) - (1 << 63) -> encode_I4_;
    intraFinalSplit_encodeGMEM_al1_2_L -> encodeGMEM_al1_USE;
    interOutSplit_encodeupzeroupzero_PP2_0_0_R -> encode_I174_upzero_PP2_faked_0;
    interOutSplit_encodeupzeroupzero_PP2_1_0_R -> encode_I174_upzero_PP2_faked_1;
    interOutSplit_encodeupzeroupzero_PP2_2_0_R -> encode_I174_upzero_PP2_faked_2;
    intraStateMerge_encodeGMEM_rlt1_1 & intraInv_encodeGMEM_rlt1_0 -> intraAnd_encodeGMEM_rlt1_0;
    intraStateMerge_encodeGMEM_rlt1_0 & intraInv_encodeGMEM_rlt1_1 -> intraAnd_encodeGMEM_rlt1_1;
    intraOutSplit_encodeGMEM_delay_dltx_0_R -> encode_I103_upzero_PP1_faked_;
    encode_I60_ >> const_encode_15_0_ -> encode_I61_;
    Merge_encode_I48_ + const_encode_1_1_ -> encode_I53_;
    Merge_encode_I47_ + const_encode_1_22_ -> encode_I54__adder;
    encode_I33_ * encode_I36_ -> encode_I37_;
    int(encode_I28_ < const_encode_10_0_) -> encode_I29_;
    encodelogschGMEM_wh_code_table_in_0 -> encode_I167_GMEM_wh_code_table_faked_0;
    encodelogschGMEM_wh_code_table_in_1 -> encode_I167_GMEM_wh_code_table_faked_1;
    encodelogschGMEM_wh_code_table_in_2 -> encode_I167_GMEM_wh_code_table_faked_2;
    intraOutSplit_encodeGMEM_al1_2_L -> encode_I111_;
    interOutSplit_encodeupzeroupzero_PP2_0_0_L -> encode_I103_upzero_PP2_faked_0;
    encode_I4_ * const_encode_44_0_ -> encode_I5_;
    intraStateMerge_encodeGMEM_nbh_0 & intraInv_encodeGMEM_nbh_0 -> intraAnd_encodeGMEM_nbh_0;
    interStateMerge_encodeGMEM_szh_0 & interInv_encodeGMEM_szh_0 -> interAnd_encodeGMEM_szh_0;
    interOutSplit_encodeupzeroupzero_PP2_2_0_L -> encode_I103_upzero_PP2_faked_2;
    interOutSplit_encodeupzeroupzero_PP2_1_0_L -> encode_I103_upzero_PP2_faked_1;
    encode_I83_GMEM_quant26bt_pos_faked_0 -> encodeGMEM_quant26bt_pos_in_0;
    encode_I83_GMEM_quant26bt_pos_faked_1 -> encodeGMEM_quant26bt_pos_in_1;
    interStateMerge_encodeuppol1_0 & interInv_encodeuppol1_0 -> interAnd_encodeuppol1_0;
    encode_I83_GMEM_quant26bt_pos_faked_2 -> encodeGMEM_quant26bt_pos_in_2;
    interFinalSplit_encodeGMEM_il_0_L -> encodeGMEM_il_USE;
    encodelogsclGMEM_wl_code_table_in_0 -> encode_I96_GMEM_wl_code_table_faked_0;
    intraArgMerge_encodeGMEM_sl_0_0 -> encodeGMEM_sl_in_0;
    intraArgMerge_encodeGMEM_sl_1_0 -> encodeGMEM_sl_in_1;
    intraArgMerge_encodeGMEM_sl_2_0 -> encodeGMEM_sl_in_2;
    encodelogsclGMEM_wl_code_table_in_1 -> encode_I96_GMEM_wl_code_table_faked_1;
    encodelogsclGMEM_wl_code_table_in_2 -> encode_I96_GMEM_wl_code_table_faked_2;
    intraOutSplit_encodeGMEM_rlt1_0_L -> encode_I70_;
    encode_I61_ -> encode_I62_;
    encode_I83_GMEM_decis_levl_faked_ -> encodequantlGMEM_decis_levl_out;
    sig_encode_I27__encode_I29__L + encode_I37_ -> encode_I38_;
    intraEnabler_encodeGMEM_yh_0 -> encodeGMEM_yh_USE;
    intraArgMerge_encodeGMEM_ph2_0_0 -> encodeGMEM_ph2_in_0;
    intraArgMerge_encodeGMEM_ph2_1_0 -> encodeGMEM_ph2_in_1;
    intraArgMerge_encodeGMEM_ph2_2_0 -> encodeGMEM_ph2_in_2;
    intraFinalSplit_encodeGMEM_rlt2_0_L -> encodeGMEM_rlt2_USE;
    interOutSplit_encodeuppol1_0_L -> encode_I112_;
    intraOutSplit_encodeGMEM_al1_1_L -> encode_I104_;
    encode_I96_GMEM_wl_code_table_faked_0_USE -> encodeGMEM_wl_code_table_USE;
    intraStateMerge_encodeGMEM_rlt2_0 & intraInv_encodeGMEM_rlt2_0 -> intraAnd_encodeGMEM_rlt2_0;
    interArgMerge_encodeGMEM_deth_0_0 -> encodeGMEM_deth_in_0;
    interArgMerge_encodeGMEM_deth_1_0 -> encodeGMEM_deth_in_1;
    int(encode_I53_ < const_encode_22_0_) -> encode_I55_;
    interArgMerge_encodeGMEM_deth_2_0 -> encodeGMEM_deth_in_2;
    intraOutSplit_encodeGMEM_tqmf_2_R -> encode_I39_;
    intraArgMerge_encodefiltez_0_0 -> encodefiltez_in_0;
    intraOutSplit_encodeGMEM_al1_0_L -> encode_I71_;
    intraFinalSplit_encodefiltep_0_L -> encodefiltep_USE;
    intraArgMerge_encodefiltez_1_0 -> encodefiltez_in_1;
    intraFinalSplit_encodeGMEM_al2_1_L -> encodeGMEM_al2_USE;
    intraOutSplit_encodeGMEM_plt1_1_L -> encode_I121_;
    intraOutSplit_encodeGMEM_al2_1_L -> encode_I105_;
    loopCondSelectMerge_encodeGMEM_tqmf_0 ^ loopBbSelectMerge_encodeGMEM_tqmf_0 -> loopXor_encodeGMEM_tqmf_0;
    loopCondSelectMerge_encodeGMEM_tqmf_1 ^ loopBbSelectMerge_encodeGMEM_tqmf_1 -> loopXor_encodeGMEM_tqmf_1;
    interArgMerge_encodeGMEM_tqmf_0_0 -> encodeGMEM_tqmf_in_0;
    interArgMerge_encodeGMEM_tqmf_1_0 -> encodeGMEM_tqmf_in_1;
    interArgMerge_encodeGMEM_tqmf_2_0 -> encodeGMEM_tqmf_in_2;
    interStateMerge_encodeuppol2_0 & interInv_encodeuppol2_0 -> interAnd_encodeuppol2_0;
    intraOutSplit_encodeGMEM_delay_dltx_0_L -> encode_I68_filtez_PP1_faked_;
    interFinalSplit_encodeGMEM_sh_0_L -> encodeGMEM_sh_USE;
    encode_I79_ - encode_I77_ -> encode_I80_;
    intraOutSplit_encodeGMEM_rlt2_0_L -> encode_I72_;
    encode_I38_ - encode_I44_ -> encode_I64_;
    interOutSplit_encodeGMEM_ah2_0_L -> encode_I130_;
    intraOutSplit_encodeGMEM_sl_0_R -> encode_I114_;
    intraOutSplit_encodeGMEM_plt_1_L -> encode_I106_;
    intraArgMerge_encodeGMEM_plt2_0_0 -> encodeGMEM_plt2_in_0;
    intraArgMerge_encodeGMEM_plt2_1_0 -> encodeGMEM_plt2_in_1;
    intraArgMerge_encodeGMEM_plt2_2_0 -> encodeGMEM_plt2_in_2;
    interOutSplit_encodeupzeroupzero_PP2_0_0_USE_R -> encode_I174_upzero_PP2_faked_0_USE;
    encodeGMEM_el_out -> *;
    intraOutSplit_encodeGMEM_al2_0_L -> encode_I73_;
    encode_I64_ >> const_encode_15_1_ -> encode_I65_;
    interArgMerge_encodeGMEM_h_0_0 -> encodeGMEM_h_in_0;
    interArgMerge_encodeGMEM_h_2_0 -> encodeGMEM_h_in_2;
    interArgMerge_encodeGMEM_h_1_0 -> encodeGMEM_h_in_1;
    interFinalSplit_encodeGMEM_delay_bph_0_L -> encodeGMEM_delay_bph_USE;
    intraFinalSplit_encodeGMEM_ph1_1_L -> encodeGMEM_ph1_USE;
    intraOutSplit_encodefiltep_0_R -> encode_I131_;
    intraOutSplit_encodeGMEM_plt_1_R -> encode_I123_;
    intraOutSplit_encodeGMEM_dlt_0_R -> encode_I115_;
    intraOutSplit_encodeGMEM_plt1_0_L -> encode_I107_;
    interArgMerge_encodeGMEM_il_0_0 -> encodeGMEM_il_in_0;
    interArgMerge_encodeGMEM_il_1_0 -> encodeGMEM_il_in_1;
    interArgMerge_encodeGMEM_il_2_0 -> encodeGMEM_il_in_2;
    intraStateMerge_encodeGMEM_xh_0 & intraInv_encodeGMEM_xh_0 -> intraAnd_encodeGMEM_xh_0;
    loopCondSelectMerge_encodeGMEM_tqmf_0 | loopInit_encodeGMEM_tqmf_0 -> loopOr_encodeGMEM_tqmf_0;
    loopCondSelectMerge_encodeGMEM_tqmf_1 | loopInit_encodeGMEM_tqmf_1 -> loopOr_encodeGMEM_tqmf_1;
    encodeGMEM_quant26bt_pos_out -> encode_I83_GMEM_quant26bt_pos_faked_;
    interOutSplit_encodeupzeroupzero_PP2_0_0_USE_L -> encode_I103_upzero_PP2_faked_0_USE;
    interFinalSplit_encodeuppol1_0_L -> encodeuppol1_USE;
    (encode_I89_ ^ (1 << 63)) - (1 << 63) -> encode_I90_;
    intraOutSplit_encodeGMEM_detl_0_L -> encode_I82_;
    intraOutSplit_encodefiltep_0_L -> encode_I74_;
    encode_I65_ -> encode_I66_;
    interArgMerge_encodeupzeroupzero_PP1_0 -> encodeupzeroupzero_PP1_out;
    interOutSplit_encodeGMEM_delay_bph_0_L -> encode_I125_filtez_PP0_faked_;
    intraEnabler_encodelogscl_0 -> encodelogscl_USE;
    encode_I167_GMEM_wh_code_table_faked_0_USE -> encodeGMEM_wh_code_table_USE;
    intraArgMerge_encodeGMEM_plt_1_0 -> encodeGMEM_plt_in_1;
    encodeGMEM_sph_out -> *;
    intraStateMerge_encodeGMEM_szl_1 & intraInv_encodeGMEM_szl_0 -> intraAnd_encodeGMEM_szl_0;
    encode_I114_ + encode_I115_ -> encode_I116_;
    intraOutSplit_encodeGMEM_plt2_0_L -> encode_I108_;
    intraStateMerge_encodeGMEM_szl_0 & intraInv_encodeGMEM_szl_1 -> intraAnd_encodeGMEM_szl_1;
    intraArgMerge_encodeGMEM_plt_2_0 -> encodeGMEM_plt_in_2;
    intraArgMerge_encodefiltezfiltez_PP0_0 -> encodefiltezfiltez_PP0_out;
    intraArgMerge_encodeGMEM_plt_0_0 -> encodeGMEM_plt_in_0;
    encode_I83_GMEM_quant26bt_pos_faked_ -> encodequantlGMEM_quant26bt_pos_out;
    encode_I85_ * encode_I90_ -> encode_I91_;
    encodequantl_out -> encode_I83_;
    encodeGMEM_spl_out -> *;
    intraOutSplit_encodefiltezfiltez_PP1_0_0_USE_R -> encode_I125_filtez_PP1_faked_0_USE;
    intraOutSplit_encodeGMEM_szh_0_R -> encode_I133_;
    intraOutSplit_encodefiltez_0_R -> encode_I125_;
    encodeGMEM_rlt_out -> *;
    interOutSplit_encodeuppol2_0_L -> encode_I109_;
    intraFinalSplit_encodeGMEM_plt_1_L -> encodeGMEM_plt_USE;
    intraArgMerge_encodeGMEM_szl_0_0 -> encodeGMEM_szl_in_0;
    intraArgMerge_encodeGMEM_szl_1_0 -> encodeGMEM_szl_in_1;
    intraArgMerge_encodeGMEM_szl_2_0 -> encodeGMEM_szl_in_2;
    intraOutSplit_encodeGMEM_delay_bpl_0_R -> encode_I103_upzero_PP2_faked_;
    Merge_encode_I11_ + const_encode_1_11_ -> encode_I15__adder;
    interOutSplit_encodescalelGMEM_ilb_table_0_0_USE_L -> encode_I98_GMEM_ilb_table_faked_0_USE;
    interFinalSplit_encodeupzero_0_L -> encodeupzero_USE;
    encode_I91_ >> const_encode_15_2_ -> encode_I92_;
    intraOutSplit_encodeGMEM_szl_1_L -> encode_I76_;
    intraOutSplit_encodefiltez_0_L -> encode_I68_;
    intraEnabler_encodeGMEM_qq2_code2_table_0 -> encodeGMEM_qq2_code2_table_USE;
    const_encode_0_3_ - encode_I137_ -> encode_I150_;
    encode_I131_ + encode_I133_ -> encode_I134_;
    intraOutSplit_encodeGMEM_rlt1_1_L -> encode_I118_;
    intraFinalSplit_encodeGMEM_nbl_0_L -> encodeGMEM_nbl_USE;
    interStateMerge_encodeGMEM_delay_bph_0 & interInv_encodeGMEM_delay_bph_0 -> interAnd_encodeGMEM_delay_bph_0;
    intraStateMerge_encodeGMEM_dh_0 & intraInv_encodeGMEM_dh_0 -> intraAnd_encodeGMEM_dh_0;
    encode_I92_ -> encode_I93_;
    (encode_I82_ ^ (1 << 63)) - (1 << 63) -> encode_I85_;
    encode_I76_ + encode_I74_ -> encode_I77_;
    loopCondSelectMerge_encodeGMEM_h_0 | loopInit_encodeGMEM_h_0 -> loopOr_encodeGMEM_h_0;
    encodequantlGMEM_decis_levl_in_0 -> encode_I83_GMEM_decis_levl_faked_0;
    encodequantlGMEM_decis_levl_in_1 -> encode_I83_GMEM_decis_levl_faked_1;
    encodequantlGMEM_decis_levl_in_2 -> encode_I83_GMEM_decis_levl_faked_2;
    intraFinalSplit_encodeGMEM_ph2_0_L -> encodeGMEM_ph2_USE;
    encodelogschGMEM_wh_code_table_USE -> encode_I167_GMEM_wh_code_table_faked_0_USE;
    intraStateMerge_encodeGMEM_nbl_0 & intraInv_encodeGMEM_nbl_0 -> intraAnd_encodeGMEM_nbl_0;
    interOutSplit_encodeGMEM_rh1_0_L -> encode_I127_;
    interFinalSplit_encodeGMEM_delay_dhx_0_L -> encodeGMEM_delay_dhx_USE;
    interFinalSplit_encodeuppol2_0_L -> encodeuppol2_USE;
    interArgMerge_encodeupzeroupzero_PP2_0 -> encodeupzeroupzero_PP2_out;
    encode_I83_ >>> const_encode_2_0_ -> encode_I86_;
    interArgMerge_encodeGMEM_delay_dhx_0_0 -> encodeGMEM_delay_dhx_in_0;
    interArgMerge_encodeGMEM_delay_dhx_1_0 -> encodeGMEM_delay_dhx_in_1;
    encodeGMEM_qq2_code2_table_out -> encode_I160_;
    int(int(int(Merge_encode_I151_+1,32)+int(~encode_I148_,32),32)<=2147483647) &     int(int(int(Merge_encode_I151_+1,32)+int(~encode_I148_,32),32) != 0) -> encode_I152_;
    interOutSplit_encodeGMEM_deth_0_L -> encode_I144_;
    interArgMerge_encodeGMEM_delay_dhx_2_0 -> encodeGMEM_delay_dhx_in_2;
    interOutSplit_encodeGMEM_ah1_0_L -> encode_I128_;
    intraArgMerge_encodefiltezfiltez_PP1_0 -> encodefiltezfiltez_PP1_out;
    intraOutSplit_encodeGMEM_xh_0_R -> encode_I136_;
    intraOutSplit_encodefiltezfiltez_PP0_0_0_R -> encode_I125_filtez_PP0_faked_0;
    intraOutSplit_encodefiltezfiltez_PP0_1_0_R -> encode_I125_filtez_PP0_faked_1;
    intraOutSplit_encodefiltezfiltez_PP0_2_0_R -> encode_I125_filtez_PP0_faked_2;
    interArgMerge_encodeGMEM_ilb_table_0_0 -> encodeGMEM_ilb_table_in_0;
    interArgMerge_encodeGMEM_ilb_table_1_0 -> encodeGMEM_ilb_table_in_1;
    interArgMerge_encodeGMEM_ilb_table_2_0 -> encodeGMEM_ilb_table_in_2;
    interFinalSplit_encodeupzero_0_L -> encodeupzero_PP1_USE;
    encodequantlGMEM_quant26bt_neg_USE -> encode_I83_GMEM_quant26bt_neg_faked_0_USE;
    intraStateMerge_encodeGMEM_delay_dltx_0 & intraInv_encodeGMEM_delay_dltx_0 -> intraAnd_encodeGMEM_delay_dltx_0;
    interFinalSplit_encodeGMEM_ah1_0_L -> encodeGMEM_ah1_USE;
    interOutSplit_encodescalelGMEM_ilb_table_0_0_R -> encode_I169_GMEM_ilb_table_faked_0;
    interOutSplit_encodescalelGMEM_ilb_table_1_0_R -> encode_I169_GMEM_ilb_table_faked_1;
    intraOutSplit_encodeGMEM_nbl_0_L -> encode_I95_;
    (encode_I86_ ^ (1 << 63)) - (1 << 63) -> encode_I87_;
    interArgMerge_encodeGMEM_rh1_1_0 -> encodeGMEM_rh1_in_1;
    interArgMerge_encodeGMEM_rh1_0_0 -> encodeGMEM_rh1_in_0;
    const_encode_0_43_ -> encodeGMEM_spl_in_0;
    interArgMerge_encodeGMEM_rh1_2_0 -> encodeGMEM_rh1_in_2;
    const_encode_0_42_ -> encodeGMEM_spl_in_1;
    encode_I74_ -> encodeGMEM_spl_in_2;
    intraOutSplit_encodeGMEM_xl_0_R -> encode_I79_;
    (encode_I160_ ^ (1 << 63)) - (1 << 63) -> encode_I161_;
    intraFinalSplit_encodefiltez_0_L -> encodefiltez_USE;
    (encode_I144_ ^ (1 << 63)) - (1 << 63) -> encode_I145_;
    encode_I136_ - encode_I134_ -> encode_I137_;
    interOutSplit_encodeGMEM_rh2_0_L -> encode_I129_;
    interOutSplit_encodescalelGMEM_ilb_table_2_0_R -> encode_I169_GMEM_ilb_table_faked_2;
    intraArgMerge_encodeGMEM_al1_0_0 -> encodeGMEM_al1_in_0;
    intraArgMerge_encodeGMEM_al1_1_0 -> encodeGMEM_al1_in_1;
    intraArgMerge_encodeGMEM_al1_2_0 -> encodeGMEM_al1_in_2;
    intraArgMerge_encodeGMEM_xh_1_0 -> encodeGMEM_xh_in_1;
    intraArgMerge_encodeGMEM_xh_2_0 -> encodeGMEM_xh_in_2;
    intraArgMerge_encodeGMEM_xh_0_0 -> encodeGMEM_xh_in_0;
    intraStateMerge_encodeGMEM_ph1_1 & intraInv_encodeGMEM_ph1_0 -> intraAnd_encodeGMEM_ph1_0;
    intraStateMerge_encodeGMEM_ph1_0 & intraInv_encodeGMEM_ph1_1 -> intraAnd_encodeGMEM_ph1_1;
    encode_I83_GMEM_quant26bt_neg_faked_0_USE -> encodeGMEM_quant26bt_neg_USE;
    interStateSplit_encodescalel_0_R -> [1] FAC__Buff_encode_BB4_scalelGMEM_ilb_table;
    interStateSplit_encodeupzero_0_R -> [1] FAC__Buff_encode_BB4_upzeroupzero_PP1;
    interStateSplit_encodeupzero_0_R -> [1] FAC__Buff_encode_BB4_upzeroupzero_PP2;
    intraStateSplit_encodefiltez_0_R -> [1] FAC__Buff_encode_I68_filtezfiltez_PP1;
    intraStateSplit_encodefiltez_0_R -> [1] FAC__Buff_encode_I68_filtezfiltez_PP0;
    intraStateMerge_encodeGMEM_detl_0 -> [1, 0] intraStateInit_encodeGMEM_detl_0;
    intraStateMerge_encodeGMEM_dlt_0 -> [1, 0] intraStateInit_encodeGMEM_dlt_0;
    intraStateMerge_encodeGMEM_xh_0 -> [1, 0] intraStateInit_encodeGMEM_xh_0;
    intraStateMerge_encodeGMEM_plt_0 -> [1, 0] intraStateInit_encodeGMEM_plt_0;
    intraStateMerge_encodeGMEM_plt_1 -> [1, 0] intraStateInit_encodeGMEM_plt_1;
    interStateMerge_encodescalel_0 -> [1, 0] interStateInit_encodescalel_0;
    loopCondMerge_encodeGMEM_tqmf_0 -> [1, 0] loopCondInit_encodeGMEM_tqmf_0;
    loopCondMerge_encodeGMEM_tqmf_1 -> [1, 0] loopCondInit_encodeGMEM_tqmf_1;
    encode_I29_ -> [1, 0] encode_init0;
    encode_I29_ -> [1, 0] encode_init1;
    encode_I29_ -> [1, 0] encode_init2;
    encode_I29_ -> [1, 0] encode_init3;
    encode_I29_ -> [1, 0] encode_init4;
    encode_I55_ -> [1, 0] encode_init5;
    encode_I55_ -> [1, 0] encode_init6;
    encode_I55_ -> [1, 0] encode_init7;
    intraStateMerge_encodeGMEM_rlt2_0 -> [1, 0] intraStateInit_encodeGMEM_rlt2_0;
    encodeupzeroupzero_PP1_USE -> [1, 0] FAC_Init_encode_BB4_upzeroupzero_PP1;
    intraStateMerge_encodeGMEM_plt1_0 -> [1, 0] intraStateInit_encodeGMEM_plt1_0;
    intraStateMerge_encodeGMEM_plt1_1 -> [1, 0] intraStateInit_encodeGMEM_plt1_1;
    intraStateMerge_encodeGMEM_sl_0 -> [1, 0] intraStateInit_encodeGMEM_sl_0;
    intraStateMerge_encodeGMEM_delay_dltx_0 -> [1, 0] intraStateInit_encodeGMEM_delay_dltx_0;
    ifBbSelectMerge_encodeGMEM_ih_0 -> [1, 0] ifInit_encodeGMEM_ih_0;
    interStateMerge_encodeGMEM_delay_bph_0 -> [1, 0] interStateInit_encodeGMEM_delay_bph_0;
    encodeupzeroupzero_PP2_USE -> [1, 0] FAC_Init_encode_BB4_upzeroupzero_PP2;
    interStateMerge_encodeGMEM_ah2_0 -> [1, 0] interStateInit_encodeGMEM_ah2_0;
    interStateMerge_encodeGMEM_rh2_0 -> [1, 0] interStateInit_encodeGMEM_rh2_0;
    encodescalelGMEM_ilb_table_USE -> [1, 0] FAC_Init_encode_BB4_scalelGMEM_ilb_table;
    interStateMerge_encodeGMEM_ih_0 -> [1, 0] interStateInit_encodeGMEM_ih_0;
    interStateMerge_encodeGMEM_delay_dhx_0 -> [1, 0] interStateInit_encodeGMEM_delay_dhx_0;
    interStateMerge_encodeGMEM_ih_1 -> [1, 0] interStateInit_encodeGMEM_ih_1;
    intraStateMerge_encodeGMEM_nbh_0 -> [1, 0] intraStateInit_encodeGMEM_nbh_0;
    interStateMerge_encodeGMEM_il_0 -> [1, 0] interStateInit_encodeGMEM_il_0;
    interStateMerge_encodeGMEM_szh_0 -> [1, 0] interStateInit_encodeGMEM_szh_0;
    intraStateMerge_encodeGMEM_ah2_0 -> [1, 0] intraStateInit_encodeGMEM_ah2_0;
    intraStateMerge_encodeGMEM_nbl_0 -> [1, 0] intraStateInit_encodeGMEM_nbl_0;
    intraStateMerge_encodefiltep_0 -> [1, 0] intraStateInit_encodefiltep_0;
    interStateMerge_encodeuppol1_0 -> [1, 0] interStateInit_encodeuppol1_0;
    intraStateMerge_encodeGMEM_al2_1 -> [1, 0] intraStateInit_encodeGMEM_al2_1;
    interStateMerge_encodeGMEM_ilb_table_0 -> [1, 0] interStateInit_encodeGMEM_ilb_table_0;
    loopBbSelectMerge_encodeGMEM_h_0 -> [1, 0] loopInit_encodeGMEM_h_0;
    intraStateMerge_encodeGMEM_al2_0 -> [1, 0] intraStateInit_encodeGMEM_al2_0;
    intraStateMerge_encodefiltez_0 -> [1, 0] intraStateInit_encodefiltez_0;
    intraStateMerge_encodeGMEM_ph2_0 -> [1, 0] intraStateInit_encodeGMEM_ph2_0;
    intraStateMerge_encodeGMEM_delay_bpl_0 -> [1, 0] intraStateInit_encodeGMEM_delay_bpl_0;
    interStateMerge_encodeGMEM_h_0 -> [1, 0] interStateInit_encodeGMEM_h_0;
    intraStateMerge_encodeGMEM_szh_0 -> [1, 0] intraStateInit_encodeGMEM_szh_0;
    encodefiltezfiltez_PP0_USE -> [1, 0] FAC_Init_encode_I68_filtezfiltez_PP0;
    encodefiltezfiltez_PP1_USE -> [1, 0] FAC_Init_encode_I68_filtezfiltez_PP1;
    intraStateMerge_encodeGMEM_szl_0 -> [1, 0] intraStateInit_encodeGMEM_szl_0;
    intraStateMerge_encodeGMEM_szl_1 -> [1, 0] intraStateInit_encodeGMEM_szl_1;
    interStateMerge_encodeGMEM_tqmf_0 -> [1, 0] interStateInit_encodeGMEM_tqmf_0;
    interStateMerge_encodeGMEM_tqmf_1 -> [1, 0] interStateInit_encodeGMEM_tqmf_1;
    interStateMerge_encodeGMEM_tqmf_2 -> [1, 0] interStateInit_encodeGMEM_tqmf_2;
    interStateMerge_encodeGMEM_tqmf_3 -> [1, 0] interStateInit_encodeGMEM_tqmf_3;
    interStateMerge_encodeGMEM_ah1_0 -> [1, 0] interStateInit_encodeGMEM_ah1_0;
    intraStateMerge_encodeGMEM_plt2_0 -> [1, 0] intraStateInit_encodeGMEM_plt2_0;
    intraStateMerge_encodeGMEM_rlt1_0 -> [1, 0] intraStateInit_encodeGMEM_rlt1_0;
    intraStateMerge_encodeGMEM_rlt1_1 -> [1, 0] intraStateInit_encodeGMEM_rlt1_1;
    loopCondMerge_encodeGMEM_h_0 -> [1, 0] loopCondInit_encodeGMEM_h_0;
    intraStateMerge_encodeGMEM_h_0 -> [1, 0] intraStateInit_encodeGMEM_h_0;
    interStateMerge_encodeGMEM_deth_0 -> [1, 0] interStateInit_encodeGMEM_deth_0;
    intraStateMerge_encodeGMEM_h_1 -> [1, 0] intraStateInit_encodeGMEM_h_1;
    intraStateMerge_encodeGMEM_dh_0 -> [1, 0] intraStateInit_encodeGMEM_dh_0;
    interStateMerge_encodeGMEM_rh1_0 -> [1, 0] interStateInit_encodeGMEM_rh1_0;
    loopBbSelectMerge_encodeGMEM_tqmf_0 -> [1, 0] loopInit_encodeGMEM_tqmf_0;
    loopBbSelectMerge_encodeGMEM_tqmf_1 -> [1, 0] loopInit_encodeGMEM_tqmf_1;
    intraStateMerge_encodeGMEM_tqmf_0 -> [1, 0] intraStateInit_encodeGMEM_tqmf_0;
    intraStateMerge_encodeGMEM_tqmf_1 -> [1, 0] intraStateInit_encodeGMEM_tqmf_1;
    intraStateMerge_encodeGMEM_tqmf_2 -> [1, 0] intraStateInit_encodeGMEM_tqmf_2;
    intraStateMerge_encodeGMEM_tqmf_3 -> [1, 0] intraStateInit_encodeGMEM_tqmf_3;
    intraStateMerge_encodeGMEM_tqmf_4 -> [1, 0] intraStateInit_encodeGMEM_tqmf_4;
    intraStateMerge_encodeGMEM_ah1_0 -> [1, 0] intraStateInit_encodeGMEM_ah1_0;
    intraStateMerge_encodeGMEM_ph_0 -> [1, 0] intraStateInit_encodeGMEM_ph_0;
    interStateMerge_encodeGMEM_sh_0 -> [1, 0] interStateInit_encodeGMEM_sh_0;
    intraStateMerge_encodeGMEM_al1_1 -> [1, 0] intraStateInit_encodeGMEM_al1_1;
    interStateMerge_encodeuppol2_0 -> [1, 0] interStateInit_encodeuppol2_0;
    intraStateMerge_encodeGMEM_ph_1 -> [1, 0] intraStateInit_encodeGMEM_ph_1;
    interStateMerge_encodeupzero_0 -> [1, 0] interStateInit_encodeupzero_0;
    intraStateMerge_encodeGMEM_ah1_1 -> [1, 0] intraStateInit_encodeGMEM_ah1_1;
    intraStateMerge_encodeGMEM_al1_2 -> [1, 0] intraStateInit_encodeGMEM_al1_2;
    intraStateMerge_encodeGMEM_xl_0 -> [1, 0] intraStateInit_encodeGMEM_xl_0;
    intraStateMerge_encodeGMEM_al1_0 -> [1, 0] intraStateInit_encodeGMEM_al1_0;
    intraStateMerge_encodeGMEM_ph1_0 -> [1, 0] intraStateInit_encodeGMEM_ph1_0;
    intraStateMerge_encodeGMEM_ph1_1 -> [1, 0] intraStateInit_encodeGMEM_ph1_1;
    intraStateMerge_encodeGMEM_rh1_0 -> [1, 0] intraStateInit_encodeGMEM_rh1_0;
    {interStateInit_encodeGMEM_ih_0} intraEnabler_encodeGMEM_ih_0, interFinalSplit_encodeGMEM_ih_1_L -> interEnablerMerge_encodeGMEM_ih_0;
    {intraStateSplit_encodefiltez_0_R} const_encode_0_210_, const_encode_0_214_ -> intraArgMerge_encodefiltez_0_0;
    {interStateInit_encodeGMEM_szh_0} intraFinalSplit_encodeGMEM_szh_0_L, intraEnabler_encodeGMEM_szh_2 -> interEnablerMerge_encodeGMEM_szh_0;
    {interStateSplit_encodeGMEM_deth_0_R} const_encode_0_147_, encode_I169_ -> interArgMerge_encodeGMEM_deth_2_0;
    {intraStateSplit_encodeGMEM_ph2_0_R} const_encode_0_177_, encode_I192_ -> intraArgMerge_encodeGMEM_ph2_2_0;
    {encode_init4} const_encode_2_7_, sig_encode_I20__encode_I29__R -> Merge_encode_I11_;
    {loopOr_encodeGMEM_tqmf_0} const_encodeGMEM_tqmf__0_0_, intraFinalSplit_encodeGMEM_tqmf_1_L -> loopBbSelectMerge_encodeGMEM_tqmf_0;
    {loopOr_encodeGMEM_tqmf_1} const_encodeGMEM_tqmf__0_1_, intraFinalSplit_encodeGMEM_tqmf_3_L -> loopBbSelectMerge_encodeGMEM_tqmf_1;
    {intraStateSplit_encodeGMEM_ph_0_R} const_encode_0_166_, intraArgMerge_encodeGMEM_ph_0_1 -> intraArgMerge_encodeGMEM_ph_0_0;
    {intraEnablerMerge_encodeGMEM_plt1_0} intraStateInv_encodeGMEM_plt1_0, intraStateSplit_encodeGMEM_plt1_0_R -> intraStateMerge_encodeGMEM_plt1_0;
    {intraEnablerMerge_encodeGMEM_plt1_1} intraStateInv_encodeGMEM_plt1_1, intraStateSplit_encodeGMEM_plt1_1_R -> intraStateMerge_encodeGMEM_plt1_1;
    {intraStateSplit_encodeGMEM_ph_1_R} const_encode_1_56_, const_encode_1_64_ -> intraArgMerge_encodeGMEM_ph_0_1;
    {interStateSplit_encodeGMEM_ah2_0_R} const_encode_1_47_, intraArgMerge_encodeGMEM_ah2_0_0 -> interArgMerge_encodeGMEM_ah2_0_0;
    {interStateSplit_encodeGMEM_ah1_0_R} const_encode_0_122_, intraArgMerge_encodeGMEM_ah1_2_0 -> interArgMerge_encodeGMEM_ah1_2_0;
    {encode_I139_} const_encode_1_3_, const_encode_3_0_ -> Merge_encode_I142_;
    {interEnablerMerge_encodeGMEM_rh2_0} interStateInv_encodeGMEM_rh2_0, interStateSplit_encodeGMEM_rh2_0_R -> interStateMerge_encodeGMEM_rh2_0;
    {intraStateInit_encodeGMEM_szl_0} intraEnabler_encodeGMEM_szl_0, intraFinalSplit_encodeGMEM_szl_0_L -> intraEnablerMerge_encodeGMEM_szl_0;
    {intraStateInit_encodeGMEM_szl_1} intraEnabler_encodeGMEM_szl_1, intraEnabler_encodeGMEM_szl_2 -> intraEnablerMerge_encodeGMEM_szl_1;
    {FAC_Split_encode_BB4_upzeroupzero_PP2_R} encode_I103_upzero_PP2_faked_, encode_I174_upzero_PP2_faked_ -> interArgMerge_encodeupzeroupzero_PP2_0;
    {interStateInit_encodeGMEM_tqmf_0} intraFinalSplit_encodeGMEM_tqmf_0_L, interFinalSplit_encodeGMEM_tqmf_1_L -> interEnablerMerge_encodeGMEM_tqmf_0;
    {interStateInit_encodeGMEM_tqmf_1} loopBbSelectSplit_encodeGMEM_tqmf_0_R, interFinalSplit_encodeGMEM_tqmf_2_L -> interEnablerMerge_encodeGMEM_tqmf_1;
    {interStateInit_encodeGMEM_tqmf_2} intraFinalSplit_encodeGMEM_tqmf_2_L, interFinalSplit_encodeGMEM_tqmf_3_L -> interEnablerMerge_encodeGMEM_tqmf_2;
    {interStateInit_encodeGMEM_tqmf_3} loopBbSelectSplit_encodeGMEM_tqmf_1_R, intraFinalSplit_encodeGMEM_tqmf_4_L -> interEnablerMerge_encodeGMEM_tqmf_3;
    {interEnablerMerge_encodeGMEM_ih_0} interStateInv_encodeGMEM_ih_0, interStateSplit_encodeGMEM_ih_0_R -> interStateMerge_encodeGMEM_ih_0;
    {interStateInit_encodeGMEM_ah1_0} intraEnabler_encodeGMEM_ah1_0, intraFinalSplit_encodeGMEM_ah1_1_L -> interEnablerMerge_encodeGMEM_ah1_0;
    {intraStateInit_encodeGMEM_rlt1_0} intraEnabler_encodeGMEM_rlt1_0, intraFinalSplit_encodeGMEM_rlt1_0_L -> intraEnablerMerge_encodeGMEM_rlt1_0;
    {intraStateInit_encodeGMEM_rlt1_1} intraEnabler_encodeGMEM_rlt1_1, intraEnabler_encodeGMEM_rlt1_2 -> intraEnablerMerge_encodeGMEM_rlt1_1;
    {intraStateInit_encodefiltez_0} intraEnabler_encodefiltez_0, intraEnabler_encodefiltez_1 -> intraEnablerMerge_encodefiltez_0;
    {interStateSplit_encodeGMEM_delay_dhx_0_R} encode_I125_filtez_PP1_faked_2, encode_I174_upzero_PP1_faked_2 -> interArgMerge_encodeGMEM_delay_dhx_2_0;
    {interStateSplit_encodeGMEM_szh_0_R} intraArgMerge_encodeGMEM_szh_0_0, const_encode_1_53_ -> interArgMerge_encodeGMEM_szh_0_0;
    {interEnablerMerge_encodeGMEM_ilb_table_0} interStateInv_encodeGMEM_ilb_table_0, interStateSplit_encodeGMEM_ilb_table_0_R -> interStateMerge_encodeGMEM_ilb_table_0;
    {intraStateSplit_encodeGMEM_ah2_0_R} const_encode_1_55_, const_encode_0_180_ -> intraArgMerge_encodeGMEM_ah2_0_0;
    {intraStateSplit_encodeGMEM_ah1_0_R} const_encode_0_167_, intraArgMerge_encodeGMEM_ah1_2_1 -> intraArgMerge_encodeGMEM_ah1_2_0;
    {intraStateSplit_encodeGMEM_ah1_1_R} const_encode_0_181_, encode_I183_ -> intraArgMerge_encodeGMEM_ah1_2_1;
    {intraStateSplit_encodeGMEM_al1_0_R} const_encode_1_24_, intraArgMerge_encodeGMEM_al1_0_1 -> intraArgMerge_encodeGMEM_al1_0_0;
    {intraStateSplit_encodeGMEM_al1_1_R} const_encode_1_33_, intraArgMerge_encodeGMEM_al1_0_2 -> intraArgMerge_encodeGMEM_al1_0_1;
    {interStateSplit_encodeuppol1_0_R} encode_I111_, encode_I182_ -> interArgMerge_encodeuppol1_0_0;
    {intraStateSplit_encodeGMEM_sl_0_R} const_encode_0_47_, const_encode_0_95_ -> intraArgMerge_encodeGMEM_sl_1_0;
    {interStateSplit_encodeGMEM_ilb_table_0_R} encode_I98_GMEM_ilb_table_faked_0, encode_I169_GMEM_ilb_table_faked_0 -> interArgMerge_encodeGMEM_ilb_table_0_0;
    {encode_I149_} Split_select_Merge_encode_I151_encode_I137__L, Split_select_Merge_encode_I151_encode_I150__R -> Merge_encode_I151_;
    {intraStateSplit_encodeGMEM_plt2_0_R} const_encode_0_86_, encode_I121_ -> intraArgMerge_encodeGMEM_plt2_2_0;
    {intraStateSplit_encodeGMEM_dlt_0_R} const_encode_0_63_, const_encode_1_40_ -> intraArgMerge_encodeGMEM_dlt_0_0;
    {intraStateSplit_encodeGMEM_al1_2_R} const_encode_1_38_, const_encode_0_93_ -> intraArgMerge_encodeGMEM_al1_0_2;
    {intraEnablerMerge_encodefiltez_0} intraStateInv_encodefiltez_0, intraStateSplit_encodefiltez_0_R -> intraStateMerge_encodefiltez_0;
    {intraStateInit_encodeGMEM_ph_0} intraEnabler_encodeGMEM_ph_0, intraFinalSplit_encodeGMEM_ph_0_L -> intraEnablerMerge_encodeGMEM_ph_0;
    {intraStateInit_encodeGMEM_ph_1} intraEnabler_encodeGMEM_ph_1, intraEnabler_encodeGMEM_ph_2 -> intraEnablerMerge_encodeGMEM_ph_1;
    {intraStateSplit_encodefiltez_0_R} const_encode_0_211_, const_encode_0_215_ -> intraArgMerge_encodefiltez_1_0;
    {intraStateSplit_encodeGMEM_delay_bpl_0_R} encode_I68_filtez_PP0_faked_0, encode_I103_upzero_PP2_faked_0 -> intraArgMerge_encodeGMEM_delay_bpl_0_0;
    {intraEnablerMerge_encodeGMEM_szl_0} intraStateInv_encodeGMEM_szl_0, intraStateSplit_encodeGMEM_szl_0_R -> intraStateMerge_encodeGMEM_szl_0;
    {interEnablerMerge_encodeGMEM_ih_1} interStateInv_encodeGMEM_ih_1, interStateSplit_encodeGMEM_ih_1_R -> interStateMerge_encodeGMEM_ih_1;
    {intraEnablerMerge_encodeGMEM_szl_1} intraStateInv_encodeGMEM_szl_1, intraStateSplit_encodeGMEM_szl_1_R -> intraStateMerge_encodeGMEM_szl_1;
    {interEnablerMerge_encodeGMEM_tqmf_0} interStateInv_encodeGMEM_tqmf_0, interStateSplit_encodeGMEM_tqmf_0_R -> interStateMerge_encodeGMEM_tqmf_0;
    {interEnablerMerge_encodeGMEM_tqmf_1} interStateInv_encodeGMEM_tqmf_1, interStateSplit_encodeGMEM_tqmf_1_R -> interStateMerge_encodeGMEM_tqmf_1;
    {interEnablerMerge_encodeGMEM_tqmf_2} interStateInv_encodeGMEM_tqmf_2, interStateSplit_encodeGMEM_tqmf_2_R -> interStateMerge_encodeGMEM_tqmf_2;
    {interEnablerMerge_encodeGMEM_tqmf_3} interStateInv_encodeGMEM_tqmf_3, interStateSplit_encodeGMEM_tqmf_3_R -> interStateMerge_encodeGMEM_tqmf_3;
    {intraStateSplit_encodeGMEM_szh_0_R} const_encode_0_117_, const_encode_1_48_ -> intraArgMerge_encodeGMEM_szh_0_0;
    {intraStateSplit_encodeGMEM_ph_0_R} const_encode_0_165_, intraArgMerge_encodeGMEM_ph_1_1 -> intraArgMerge_encodeGMEM_ph_1_0;
    {intraEnablerMerge_encodeGMEM_plt2_0} intraStateInv_encodeGMEM_plt2_0, intraStateSplit_encodeGMEM_plt2_0_R -> intraStateMerge_encodeGMEM_plt2_0;
    {intraStateSplit_encodeGMEM_ph_1_R} const_encode_0_172_, const_encode_0_203_ -> intraArgMerge_encodeGMEM_ph_1_1;
    {intraStateSplit_encodeGMEM_szl_0_R} const_encode_0_28_, intraArgMerge_encodeGMEM_szl_0_1 -> intraArgMerge_encodeGMEM_szl_0_0;
    {ifInit_encodeGMEM_ih_0} encode_I152_, ifCondSelectSplit_encodeGMEM_ih_0_R -> ifCondSelectMerge_encodeGMEM_ih_0;
    {intraStateInit_encodeGMEM_xl_0} intraEnabler_encodeGMEM_xl_0, intraEnabler_encodeGMEM_xl_1 -> intraEnablerMerge_encodeGMEM_xl_0;
    {interStateSplit_encodeGMEM_ah2_0_R} const_encode_0_129_, intraArgMerge_encodeGMEM_ah2_1_0 -> interArgMerge_encodeGMEM_ah2_1_0;
    {interStateInit_encodescalel_0} intraEnabler_encodescalel_0, intraEnabler_encodescalel_1 -> interEnablerMerge_encodescalel_0;
    {intraStateSplit_encodeGMEM_szl_1_R} const_encode_1_27_, const_encode_1_32_ -> intraArgMerge_encodeGMEM_szl_0_1;
    {ifCondSelectSplit_encodeGMEM_ih_0_R} ifCondArgMerge_encodeGMEM_ih_0_0_l, const_encode_0_150_ -> ifCondArgMerge_encodeGMEM_ih_0_0;
    {intraStateSplit_encodeGMEM_h_0_R} const_encode_1_12_, const_encode_1_14_ -> intraArgMerge_encodeGMEM_h_0_0;
    {intraStateSplit_encodeGMEM_h_1_R} const_encode_1_16_, const_encode_1_18_ -> intraArgMerge_encodeGMEM_h_0_1;
    {interStateSplit_encodeGMEM_rh1_0_R} const_encode_1_44_, intraArgMerge_encodeGMEM_rh1_0_0 -> interArgMerge_encodeGMEM_rh1_0_0;
    {intraStateInit_encodeGMEM_sl_0} intraEnabler_encodeGMEM_sl_0, intraEnabler_encodeGMEM_sl_1 -> intraEnablerMerge_encodeGMEM_sl_0;
    {loopCondInit_encodeGMEM_tqmf_1} const_encodeGMEM_tqmf__1_1_, encode_I55_ -> loopCondMerge_encodeGMEM_tqmf_1;
    {loopCondInit_encodeGMEM_tqmf_0} const_encodeGMEM_tqmf__1_0_, encode_I29_ -> loopCondMerge_encodeGMEM_tqmf_0;
    {intraStateInit_encodeGMEM_rlt2_0} intraEnabler_encodeGMEM_rlt2_0, intraEnabler_encodeGMEM_rlt2_1 -> intraEnablerMerge_encodeGMEM_rlt2_0;
    {interStateInit_encodeGMEM_ah2_0} intraEnabler_encodeGMEM_ah2_0, intraFinalSplit_encodeGMEM_ah2_0_L -> interEnablerMerge_encodeGMEM_ah2_0;
    {intraEnablerMerge_encodeGMEM_xh_0} intraStateInv_encodeGMEM_xh_0, intraStateSplit_encodeGMEM_xh_0_R -> intraStateMerge_encodeGMEM_xh_0;
    {interStateSplit_encodeGMEM_szh_0_R} intraArgMerge_encodeGMEM_szh_1_0, const_encode_0_163_ -> interArgMerge_encodeGMEM_szh_1_0;
    {intraStateSplit_encodeGMEM_ah2_0_R} const_encode_0_170_, const_encode_0_179_ -> intraArgMerge_encodeGMEM_ah2_1_0;
    {intraStateSplit_encodeGMEM_al1_0_R} const_encode_0_34_, intraArgMerge_encodeGMEM_al1_1_1 -> intraArgMerge_encodeGMEM_al1_1_0;
    {intraStateSplit_encodeGMEM_al1_1_R} const_encode_0_77_, intraArgMerge_encodeGMEM_al1_1_2 -> intraArgMerge_encodeGMEM_al1_1_1;
    {interStateSplit_encodeuppol1_0_R} encode_I109_, encode_I180_ -> interArgMerge_encodeuppol1_1_0;
    {intraStateSplit_encodeGMEM_sl_0_R} encode_I77_, const_encode_0_94_ -> intraArgMerge_encodeGMEM_sl_2_0;
    {interStateSplit_encodeGMEM_ilb_table_0_R} encode_I98_GMEM_ilb_table_faked_1, encode_I169_GMEM_ilb_table_faked_1 -> interArgMerge_encodeGMEM_ilb_table_1_0;
    {interStateSplit_encodeupzero_0_R} encode_I93_, encode_I164_ -> interArgMerge_encodeupzero_0_0;
    {intraStateSplit_encodeGMEM_dlt_0_R} const_encode_0_62_, const_encode_0_97_ -> intraArgMerge_encodeGMEM_dlt_1_0;
    {intraStateSplit_encodeGMEM_al1_2_R} const_encode_0_91_, const_encode_0_92_ -> intraArgMerge_encodeGMEM_al1_1_2;
    {intraStateSplit_encodeGMEM_rh1_0_R} const_encode_1_62_, const_encode_0_197_ -> intraArgMerge_encodeGMEM_rh1_0_0;
    {intraStateInit_encodeGMEM_nbl_0} intraEnabler_encodeGMEM_nbl_0, intraEnabler_encodeGMEM_nbl_1 -> intraEnablerMerge_encodeGMEM_nbl_0;
    {intraStateSplit_encodeGMEM_delay_bpl_0_R} encode_I68_filtez_PP0_faked_1, encode_I103_upzero_PP2_faked_1 -> intraArgMerge_encodeGMEM_delay_bpl_1_0;
    {intraStateSplit_encodeGMEM_dh_0_R} const_encode_0_154_, const_encode_1_61_ -> intraArgMerge_encodeGMEM_dh_0_0;
    {interStateInit_encodeuppol1_0} intraEnabler_encodeuppol1_0, intraEnabler_encodeuppol1_1 -> interEnablerMerge_encodeuppol1_0;
    {intraStateSplit_encodeGMEM_szh_0_R} const_encode_0_116_, const_encode_0_134_ -> intraArgMerge_encodeGMEM_szh_1_0;
    {intraStateSplit_encodeGMEM_ph_0_R} encode_I172_, intraArgMerge_encodeGMEM_ph_2_1 -> intraArgMerge_encodeGMEM_ph_2_0;
    {intraStateSplit_encodeGMEM_ph_1_R} const_encode_0_171_, const_encode_0_202_ -> intraArgMerge_encodeGMEM_ph_2_1;
    {intraStateInit_encodeGMEM_delay_bpl_0} encode_I68_filtez_PP0_faked_0_USE, encode_I103_upzero_PP2_faked_0_USE -> intraEnablerMerge_encodeGMEM_delay_bpl_0;
    {interStateInit_encodeGMEM_h_0} loopBbSelectSplit_encodeGMEM_h_0_R, intraFinalSplit_encodeGMEM_h_1_L -> interEnablerMerge_encodeGMEM_h_0;
    {intraStateSplit_encodeGMEM_szl_1_R} const_encode_0_45_, const_encode_0_72_ -> intraArgMerge_encodeGMEM_szl_1_1;
    {intraStateSplit_encodeGMEM_szl_0_R} const_encode_0_27_, intraArgMerge_encodeGMEM_szl_1_1 -> intraArgMerge_encodeGMEM_szl_1_0;
    {interStateSplit_encodeGMEM_ah2_0_R} const_encode_0_128_, intraArgMerge_encodeGMEM_ah2_2_0 -> interArgMerge_encodeGMEM_ah2_2_0;
    {interEnablerMerge_encodeGMEM_delay_bph_0} interStateInv_encodeGMEM_delay_bph_0, interStateSplit_encodeGMEM_delay_bph_0_R -> interStateMerge_encodeGMEM_delay_bph_0;
    {ifCondSelectSplit_encodeGMEM_ih_0_R} ifCondArgMerge_encodeGMEM_ih_1_0_l, const_encode_0_149_ -> ifCondArgMerge_encodeGMEM_ih_1_0;
    {intraStateSplit_encodeGMEM_h_0_R} encode_I15__adder, Merge_encode_I11_ -> intraArgMerge_encodeGMEM_h_1_0;
    {intraStateSplit_encodeGMEM_h_1_R} sig_encode_I20__encode_I29__L, encode_I34__adder -> intraArgMerge_encodeGMEM_h_1_1;
    {interEnablerMerge_encodeGMEM_delay_dhx_0} interStateInv_encodeGMEM_delay_dhx_0, interStateSplit_encodeGMEM_delay_dhx_0_R -> interStateMerge_encodeGMEM_delay_dhx_0;
    {interStateSplit_encodeGMEM_rh1_0_R} const_encode_0_120_, intraArgMerge_encodeGMEM_rh1_1_0 -> interArgMerge_encodeGMEM_rh1_1_0;
    {intraEnablerMerge_encodeGMEM_nbl_0} intraStateInv_encodeGMEM_nbl_0, intraStateSplit_encodeGMEM_nbl_0_R -> intraStateMerge_encodeGMEM_nbl_0;
    {intraStateInit_encodeGMEM_h_0} intraEnabler_encodeGMEM_h_0, intraEnabler_encodeGMEM_h_1 -> intraEnablerMerge_encodeGMEM_h_0;
    {intraStateInit_encodeGMEM_h_1} intraEnabler_encodeGMEM_h_2, intraEnabler_encodeGMEM_h_3 -> intraEnablerMerge_encodeGMEM_h_1;
    {interStateSplit_encodeGMEM_szh_0_R} intraArgMerge_encodeGMEM_szh_2_0, const_encode_0_162_ -> interArgMerge_encodeGMEM_szh_2_0;
    {intraStateSplit_encodeGMEM_ah2_0_R} const_encode_0_169_, encode_I180_ -> intraArgMerge_encodeGMEM_ah2_2_0;
    {interStateInit_encodeGMEM_rh1_0} intraEnabler_encodeGMEM_rh1_0, intraFinalSplit_encodeGMEM_rh1_0_L -> interEnablerMerge_encodeGMEM_rh1_0;
    {intraStateSplit_encodeGMEM_al1_0_R} const_encode_0_33_, intraArgMerge_encodeGMEM_al1_2_1 -> intraArgMerge_encodeGMEM_al1_2_0;
    {interStateSplit_encodeuppol2_0_R} encode_I104_, encode_I175_ -> interArgMerge_encodeuppol2_0_0;
    {interStateSplit_encodeuppol1_0_R} encode_I106_, encode_I177_ -> interArgMerge_encodeuppol1_2_0;
    {intraStateSplit_encodeGMEM_al1_2_R} const_encode_0_90_, encode_I112_ -> intraArgMerge_encodeGMEM_al1_2_2;
    {intraEnablerMerge_encodeGMEM_delay_bpl_0} intraStateInv_encodeGMEM_delay_bpl_0, intraStateSplit_encodeGMEM_delay_bpl_0_R -> intraStateMerge_encodeGMEM_delay_bpl_0;
    {interStateSplit_encodeupzero_0_R} const_encode_0_212_, const_encode_0_216_ -> interArgMerge_encodeupzero_1_0;
    {intraStateSplit_encodeGMEM_al2_1_R} const_encode_1_34_, const_encode_0_89_ -> intraArgMerge_encodeGMEM_al2_0_1;
    {interStateSplit_encodeGMEM_ilb_table_0_R} encode_I98_GMEM_ilb_table_faked_2, encode_I169_GMEM_ilb_table_faked_2 -> interArgMerge_encodeGMEM_ilb_table_2_0;
    {intraStateInit_encodeGMEM_tqmf_0} intraEnabler_encodeGMEM_tqmf_0, intraEnabler_encodeGMEM_tqmf_1 -> intraEnablerMerge_encodeGMEM_tqmf_0;
    {intraStateInit_encodeGMEM_tqmf_1} intraEnabler_encodeGMEM_tqmf_2, intraEnabler_encodeGMEM_tqmf_3 -> intraEnablerMerge_encodeGMEM_tqmf_1;
    {intraStateInit_encodeGMEM_tqmf_2} intraEnabler_encodeGMEM_tqmf_4, intraEnabler_encodeGMEM_tqmf_5 -> intraEnablerMerge_encodeGMEM_tqmf_2;
    {intraStateInit_encodeGMEM_tqmf_3} intraEnabler_encodeGMEM_tqmf_6, intraEnabler_encodeGMEM_tqmf_7 -> intraEnablerMerge_encodeGMEM_tqmf_3;
    {intraStateSplit_encodeGMEM_rh1_0_R} const_encode_0_193_, const_encode_0_196_ -> intraArgMerge_encodeGMEM_rh1_1_0;
    {intraStateSplit_encodeGMEM_dh_0_R} const_encode_0_153_, const_encode_0_188_ -> intraArgMerge_encodeGMEM_dh_1_0;
    {intraStateSplit_encodeGMEM_delay_bpl_0_R} encode_I68_filtez_PP0_faked_2, encode_I103_upzero_PP2_faked_2 -> intraArgMerge_encodeGMEM_delay_bpl_2_0;
    {intraStateInit_encodeGMEM_tqmf_4} intraEnabler_encodeGMEM_tqmf_8, intraEnabler_encodeGMEM_tqmf_9 -> intraEnablerMerge_encodeGMEM_tqmf_4;
    {intraStateInit_encodeGMEM_al1_1} intraEnabler_encodeGMEM_al1_1, intraFinalSplit_encodeGMEM_al1_1_L -> intraEnablerMerge_encodeGMEM_al1_1;
    {interStateInit_encodeuppol2_0} intraEnabler_encodeuppol2_0, intraEnabler_encodeuppol2_1 -> interEnablerMerge_encodeuppol2_0;
    {interStateSplit_encodescalel_0_R} encode_I96_, encode_I167_ -> interArgMerge_encodescalel_0_0;
    {intraStateInit_encodeGMEM_al1_0} intraEnabler_encodeGMEM_al1_0, intraFinalSplit_encodeGMEM_al1_0_L -> intraEnablerMerge_encodeGMEM_al1_0;
    {intraStateSplit_encodeGMEM_dlt_0_R} encode_I93_, const_encode_0_96_ -> intraArgMerge_encodeGMEM_dlt_2_0;
    {intraStateInit_encodeGMEM_al1_2} intraEnabler_encodeGMEM_al1_2, intraEnabler_encodeGMEM_al1_3 -> intraEnablerMerge_encodeGMEM_al1_2;
    {intraStateSplit_encodeGMEM_szh_0_R} encode_I125_, const_encode_0_133_ -> intraArgMerge_encodeGMEM_szh_2_0;
    {intraStateSplit_encodeGMEM_tqmf_0_R} const_encode_1_5_, const_encode_1_8_ -> intraArgMerge_encodeGMEM_tqmf_0_0;
    {intraStateInit_encodeGMEM_detl_0} intraEnabler_encodeGMEM_detl_0, intraEnabler_encodeGMEM_detl_1 -> intraEnablerMerge_encodeGMEM_detl_0;
    {intraStateInit_encodeGMEM_ph1_1} intraEnabler_encodeGMEM_ph1_1, intraEnabler_encodeGMEM_ph1_2 -> intraEnablerMerge_encodeGMEM_ph1_1;
    {intraStateSplit_encodeGMEM_tqmf_2_R} const_encode_1_15_, const_encode_1_17_ -> intraArgMerge_encodeGMEM_tqmf_0_2;
    {intraStateInit_encodeGMEM_ph1_0} intraEnabler_encodeGMEM_ph1_0, intraFinalSplit_encodeGMEM_ph1_0_L -> intraEnablerMerge_encodeGMEM_ph1_0;
    {intraStateSplit_encodeGMEM_tqmf_4_R} const_encode_0_18_, const_encode_0_19_ -> intraArgMerge_encodeGMEM_tqmf_0_4;
    {intraStateSplit_encodeGMEM_tqmf_3_R} const_encode_1_20_, const_encode_0_17_ -> intraArgMerge_encodeGMEM_tqmf_0_3;
    {intraStateSplit_encodeGMEM_tqmf_1_R} const_encode_1_10_, const_encode_1_13_ -> intraArgMerge_encodeGMEM_tqmf_0_1;
    {intraEnablerMerge_encodeGMEM_h_0} intraStateInv_encodeGMEM_h_0, intraStateSplit_encodeGMEM_h_0_R -> intraStateMerge_encodeGMEM_h_0;
    {intraEnablerMerge_encodeGMEM_h_1} intraStateInv_encodeGMEM_h_1, intraStateSplit_encodeGMEM_h_1_R -> intraStateMerge_encodeGMEM_h_1;
    {intraStateSplit_encodeGMEM_szl_1_R} const_encode_0_44_, const_encode_0_71_ -> intraArgMerge_encodeGMEM_szl_2_1;
    {intraStateSplit_encodeGMEM_al2_0_R} const_encode_1_26_, intraArgMerge_encodeGMEM_al2_0_1 -> intraArgMerge_encodeGMEM_al2_0_0;
    {intraEnablerMerge_encodeGMEM_dh_0} intraStateInv_encodeGMEM_dh_0, intraStateSplit_encodeGMEM_dh_0_R -> intraStateMerge_encodeGMEM_dh_0;
    {intraStateSplit_encodeGMEM_al1_1_R} const_encode_0_76_, intraArgMerge_encodeGMEM_al1_2_2 -> intraArgMerge_encodeGMEM_al1_2_1;
    {FAC_Split_encode_I68_filtezfiltez_PP0_R} encode_I68_filtez_PP0_faked_, encode_I125_filtez_PP0_faked_ -> intraArgMerge_encodefiltezfiltez_PP0_0;
    {ifCondSelectSplit_encodeGMEM_ih_0_R} ifCondArgMerge_encodeGMEM_ih_2_0_l, encode_I154_ -> ifCondArgMerge_encodeGMEM_ih_2_0;
    {intraStateSplit_encodeGMEM_h_0_R} const_encode_0_9_, const_encode_0_11_ -> intraArgMerge_encodeGMEM_h_2_0;
    {intraStateSplit_encodeGMEM_h_1_R} const_encode_0_13_, const_encode_0_15_ -> intraArgMerge_encodeGMEM_h_2_1;
    {interStateSplit_encodeGMEM_rh2_0_R} const_encode_1_46_, const_encode_0_195_ -> interArgMerge_encodeGMEM_rh2_0_0;
    {interStateSplit_encodeGMEM_rh1_0_R} const_encode_0_119_, intraArgMerge_encodeGMEM_rh1_2_0 -> interArgMerge_encodeGMEM_rh1_2_0;
    {intraStateInit_encodeGMEM_plt1_0} intraEnabler_encodeGMEM_plt1_0, intraFinalSplit_encodeGMEM_plt1_0_L -> intraEnablerMerge_encodeGMEM_plt1_0;
    {intraStateInit_encodeGMEM_plt1_1} intraEnabler_encodeGMEM_plt1_1, intraEnabler_encodeGMEM_plt1_2 -> intraEnablerMerge_encodeGMEM_plt1_1;
    {intraEnablerMerge_encodeGMEM_al1_0} intraStateInv_encodeGMEM_al1_0, intraStateSplit_encodeGMEM_al1_0_R -> intraStateMerge_encodeGMEM_al1_0;
    {intraEnablerMerge_encodeGMEM_al1_1} intraStateInv_encodeGMEM_al1_1, intraStateSplit_encodeGMEM_al1_1_R -> intraStateMerge_encodeGMEM_al1_1;
    {intraEnablerMerge_encodeGMEM_al1_2} intraStateInv_encodeGMEM_al1_2, intraStateSplit_encodeGMEM_al1_2_R -> intraStateMerge_encodeGMEM_al1_2;
    {interEnablerMerge_encodeupzero_0} interStateInv_encodeupzero_0, interStateSplit_encodeupzero_0_R -> interStateMerge_encodeupzero_0;
    {intraStateSplit_encodefiltep_0_R} encode_I70_, encode_I127_ -> intraArgMerge_encodefiltep_0_0;
    {interStateInit_encodeGMEM_rh2_0} intraEnabler_encodeGMEM_rh2_0, intraEnabler_encodeGMEM_rh2_1 -> interEnablerMerge_encodeGMEM_rh2_0;
    {intraEnablerMerge_encodeGMEM_ph1_0} intraStateInv_encodeGMEM_ph1_0, intraStateSplit_encodeGMEM_ph1_0_R -> intraStateMerge_encodeGMEM_ph1_0;
    {interStateSplit_encodeuppol2_0_R} encode_I105_, encode_I176_ -> interArgMerge_encodeuppol2_1_0;
    {intraStateSplit_encodeGMEM_rlt1_0_R} const_encode_1_23_, intraArgMerge_encodeGMEM_rlt1_0_1 -> intraArgMerge_encodeGMEM_rlt1_0_0;
    {interStateSplit_encodeuppol1_0_R} encode_I107_, encode_I178_ -> interArgMerge_encodeuppol1_3_0;
    {intraEnablerMerge_encodeGMEM_ph1_1} intraStateInv_encodeGMEM_ph1_1, intraStateSplit_encodeGMEM_ph1_1_R -> intraStateMerge_encodeGMEM_ph1_1;
    {interStateSplit_encodeupzero_0_R} const_encode_0_213_, const_encode_0_217_ -> interArgMerge_encodeupzero_2_0;
    {intraStateSplit_encodeGMEM_rlt1_1_R} const_encode_1_41_, const_encode_0_106_ -> intraArgMerge_encodeGMEM_rlt1_0_1;
    {intraStateSplit_encodeGMEM_szl_0_R} encode_I68_, intraArgMerge_encodeGMEM_szl_2_1 -> intraArgMerge_encodeGMEM_szl_2_0;
    {encode_I152_} sig_Merge_encode_I142__encode_I152__L, encode_I154_ -> Merge_encode_I157_;
    {intraStateSplit_encodeGMEM_ph1_1_R} const_encode_1_63_, const_encode_0_205_ -> intraArgMerge_encodeGMEM_ph1_0_1;
    {intraStateSplit_encodeGMEM_al2_1_R} const_encode_0_79_, const_encode_0_88_ -> intraArgMerge_encodeGMEM_al2_1_1;
    {intraStateSplit_encodeGMEM_ph1_0_R} const_encode_1_57_, intraArgMerge_encodeGMEM_ph1_0_1 -> intraArgMerge_encodeGMEM_ph1_0_0;
    {intraStateSplit_encodeGMEM_rh1_0_R} const_encode_0_192_, encode_I187_ -> intraArgMerge_encodeGMEM_rh1_2_0;
    {intraStateSplit_encodeGMEM_dh_0_R} encode_I164_, const_encode_0_187_ -> intraArgMerge_encodeGMEM_dh_2_0;
    {intraStateInit_encodeGMEM_al2_0} intraEnabler_encodeGMEM_al2_0, intraFinalSplit_encodeGMEM_al2_0_L -> intraEnablerMerge_encodeGMEM_al2_0;
    {intraStateInit_encodeGMEM_al2_1} intraEnabler_encodeGMEM_al2_1, intraEnabler_encodeGMEM_al2_2 -> intraEnablerMerge_encodeGMEM_al2_1;
    {interStateInit_encodeGMEM_ilb_table_0} encode_I98_GMEM_ilb_table_faked_0_USE, encode_I169_GMEM_ilb_table_faked_0_USE -> interEnablerMerge_encodeGMEM_ilb_table_0;
    {interStateInit_encodeGMEM_il_0} intraEnabler_encodeGMEM_il_0, intraEnabler_encodeGMEM_il_1 -> interEnablerMerge_encodeGMEM_il_0;
    {interStateSplit_encodescalel_0_R} const_encode_8_0_, const_encode_10_1_ -> interArgMerge_encodescalel_1_0;
    {intraStateSplit_encodeGMEM_al2_0_R} const_encode_0_40_, intraArgMerge_encodeGMEM_al2_1_1 -> intraArgMerge_encodeGMEM_al2_1_0;
    {interStateSplit_encodeGMEM_ih_0_R} const_encode_0_145_, interArgMerge_encodeGMEM_ih_0_1 -> interArgMerge_encodeGMEM_ih_0_0;
    {interStateSplit_encodeGMEM_ih_1_R} ifCondArgMerge_encodeGMEM_ih_0_0, const_encode_1_66_ -> interArgMerge_encodeGMEM_ih_0_1;
    {FAC_Split_encode_I68_filtezfiltez_PP1_R} encode_I68_filtez_PP1_faked_, encode_I125_filtez_PP1_faked_ -> intraArgMerge_encodefiltezfiltez_PP1_0;
    {intraStateSplit_encodeGMEM_tqmf_0_R} const_encode_0_6_, const_encode_1_7_ -> intraArgMerge_encodeGMEM_tqmf_1_0;
    {intraStateInit_encodeGMEM_ph2_0} intraEnabler_encodeGMEM_ph2_0, intraEnabler_encodeGMEM_ph2_1 -> intraEnablerMerge_encodeGMEM_ph2_0;
    {intraStateSplit_encodeGMEM_tqmf_1_R} encode_I12__adder, Merge_encode_I10_ -> intraArgMerge_encodeGMEM_tqmf_1_1;
    {intraStateSplit_encodeGMEM_tqmf_2_R} sig_encode_I21__encode_I29__L, encode_I31__adder -> intraArgMerge_encodeGMEM_tqmf_1_2;
    {intraStateSplit_encodeGMEM_tqmf_3_R} Merge_encode_I47_, Merge_encode_I49_ -> intraArgMerge_encodeGMEM_tqmf_1_3;
    {intraStateSplit_encodeGMEM_tqmf_4_R} sig_encode_I52__encode_I55__L, encode_I57__adder -> intraArgMerge_encodeGMEM_tqmf_1_4;
    {loopInit_encodeGMEM_h_0} loopCondMerge_encodeGMEM_h_0, loopCondSelectSplit_encodeGMEM_h_0_R -> loopCondSelectMerge_encodeGMEM_h_0;
    {intraStateSplit_encodeGMEM_xh_0_R} const_encode_0_25_, const_encode_1_49_ -> intraArgMerge_encodeGMEM_xh_0_0;
    {intraEnablerMerge_encodeGMEM_delay_dltx_0} intraStateInv_encodeGMEM_delay_dltx_0, intraStateSplit_encodeGMEM_delay_dltx_0_R -> intraStateMerge_encodeGMEM_delay_dltx_0;
    {interStateSplit_encodeGMEM_il_0_R} const_encode_0_59_, const_encode_1_65_ -> interArgMerge_encodeGMEM_il_0_0;
    {intraStateSplit_encodeGMEM_xl_0_R} const_encode_0_22_, const_encode_1_28_ -> intraArgMerge_encodeGMEM_xl_0_0;
    {intraStateInit_encodeGMEM_szh_0} intraEnabler_encodeGMEM_szh_0, intraEnabler_encodeGMEM_szh_1 -> intraEnablerMerge_encodeGMEM_szh_0;
    {intraStateSplit_encodeGMEM_detl_0_R} const_encode_1_29_, const_encode_0_70_ -> intraArgMerge_encodeGMEM_detl_0_0;
    {interStateSplit_encodeGMEM_delay_bph_0_R} encode_I125_filtez_PP0_faked_0, encode_I174_upzero_PP2_faked_0 -> interArgMerge_encodeGMEM_delay_bph_0_0;
    {interStateSplit_encodeGMEM_rh2_0_R} const_encode_0_126_, const_encode_0_194_ -> interArgMerge_encodeGMEM_rh2_1_0;
    {intraStateInit_encodeGMEM_plt2_0} intraEnabler_encodeGMEM_plt2_0, intraEnabler_encodeGMEM_plt2_1 -> intraEnablerMerge_encodeGMEM_plt2_0;
    {interEnablerMerge_encodeGMEM_il_0} interStateInv_encodeGMEM_il_0, interStateSplit_encodeGMEM_il_0_R -> interStateMerge_encodeGMEM_il_0;
    {intraEnablerMerge_encodeGMEM_al2_0} intraStateInv_encodeGMEM_al2_0, intraStateSplit_encodeGMEM_al2_0_R -> intraStateMerge_encodeGMEM_al2_0;
    {intraEnablerMerge_encodeGMEM_al2_1} intraStateInv_encodeGMEM_al2_1, intraStateSplit_encodeGMEM_al2_1_R -> intraStateMerge_encodeGMEM_al2_1;
    {interStateInit_encodeGMEM_deth_0} intraEnabler_encodeGMEM_deth_0, intraEnabler_encodeGMEM_deth_1 -> interEnablerMerge_encodeGMEM_deth_0;
    {interEnablerMerge_encodeGMEM_szh_0} interStateInv_encodeGMEM_szh_0, interStateSplit_encodeGMEM_szh_0_R -> interStateMerge_encodeGMEM_szh_0;
    {interStateSplit_encodeGMEM_tqmf_0_R} intraArgMerge_encodeGMEM_tqmf_0_0, interArgMerge_encodeGMEM_tqmf_0_1 -> interArgMerge_encodeGMEM_tqmf_0_0;
    {interStateSplit_encodeGMEM_tqmf_1_R} intraArgMerge_encodeGMEM_tqmf_0_1, interArgMerge_encodeGMEM_tqmf_0_2 -> interArgMerge_encodeGMEM_tqmf_0_1;
    {interStateSplit_encodeGMEM_tqmf_2_R} intraArgMerge_encodeGMEM_tqmf_0_2, interArgMerge_encodeGMEM_tqmf_0_3 -> interArgMerge_encodeGMEM_tqmf_0_2;
    {interStateSplit_encodeGMEM_tqmf_3_R} intraArgMerge_encodeGMEM_tqmf_0_3, intraArgMerge_encodeGMEM_tqmf_0_4 -> interArgMerge_encodeGMEM_tqmf_0_3;
    {intraStateSplit_encodefiltep_0_R} encode_I71_, encode_I128_ -> intraArgMerge_encodefiltep_1_0;
    {intraStateSplit_encodeGMEM_plt1_0_R} const_encode_1_36_, intraArgMerge_encodeGMEM_plt1_0_1 -> intraArgMerge_encodeGMEM_plt1_0_0;
    {intraEnablerMerge_encodeGMEM_ph2_0} intraStateInv_encodeGMEM_ph2_0, intraStateSplit_encodeGMEM_ph2_0_R -> intraStateMerge_encodeGMEM_ph2_0;
    {interStateSplit_encodeuppol2_0_R} encode_I106_, encode_I177_ -> interArgMerge_encodeuppol2_2_0;
    {intraStateSplit_encodeGMEM_rlt1_0_R} const_encode_0_31_, intraArgMerge_encodeGMEM_rlt1_1_1 -> intraArgMerge_encodeGMEM_rlt1_1_0;
    {intraStateSplit_encodeGMEM_rlt1_1_R} const_encode_0_102_, const_encode_0_105_ -> intraArgMerge_encodeGMEM_rlt1_1_1;
    {intraStateSplit_encodeGMEM_al2_0_R} const_encode_0_39_, intraArgMerge_encodeGMEM_al2_2_1 -> intraArgMerge_encodeGMEM_al2_2_0;
    {intraStateSplit_encodeGMEM_plt1_1_R} const_encode_1_42_, const_encode_0_114_ -> intraArgMerge_encodeGMEM_plt1_0_1;
    {intraStateSplit_encodeGMEM_delay_dltx_0_R} encode_I68_filtez_PP1_faked_0, encode_I103_upzero_PP1_faked_0 -> intraArgMerge_encodeGMEM_delay_dltx_0_0;
    {intraStateSplit_encodeGMEM_ph1_0_R} const_encode_0_175_, intraArgMerge_encodeGMEM_ph1_1_1 -> intraArgMerge_encodeGMEM_ph1_1_0;
    {interStateSplit_encodeGMEM_h_0_R} intraArgMerge_encodeGMEM_h_0_0, intraArgMerge_encodeGMEM_h_0_1 -> interArgMerge_encodeGMEM_h_0_0;
    {intraStateInit_encodeGMEM_ah1_0} intraEnabler_encodeGMEM_ah1_1, intraFinalSplit_encodeGMEM_ah1_0_L -> intraEnablerMerge_encodeGMEM_ah1_0;
    {intraStateSplit_encodeGMEM_ph1_1_R} const_encode_0_199_, const_encode_0_204_ -> intraArgMerge_encodeGMEM_ph1_1_1;
    {FAC_Init_encode_I68_filtezfiltez_PP1} FAC__Buff_encode_I68_filtezfiltez_PP1, FAC_Split_encode_I68_filtezfiltez_PP1_R -> Merge_FAC_encode_I68_filtezfiltez_PP1;
    {intraStateInit_encodeGMEM_xh_0} intraEnabler_encodeGMEM_xh_0, intraEnabler_encodeGMEM_xh_1 -> intraEnablerMerge_encodeGMEM_xh_0;
    {intraStateInit_encodeGMEM_ah1_1} intraEnabler_encodeGMEM_ah1_2, intraEnabler_encodeGMEM_ah1_3 -> intraEnablerMerge_encodeGMEM_ah1_1;
    {intraStateSplit_encodeGMEM_plt_1_R} const_encode_1_35_, const_encode_1_43_ -> intraArgMerge_encodeGMEM_plt_0_1;
    {intraStateSplit_encodeGMEM_plt_0_R} const_encode_0_75_, intraArgMerge_encodeGMEM_plt_0_1 -> intraArgMerge_encodeGMEM_plt_0_0;
    {intraStateInit_encodeGMEM_dlt_0} intraEnabler_encodeGMEM_dlt_0, intraEnabler_encodeGMEM_dlt_1 -> intraEnablerMerge_encodeGMEM_dlt_0;
    {interEnablerMerge_encodeGMEM_ah1_0} interStateInv_encodeGMEM_ah1_0, interStateSplit_encodeGMEM_ah1_0_R -> interStateMerge_encodeGMEM_ah1_0;
    {intraStateSplit_encodeGMEM_al2_1_R} const_encode_0_78_, encode_I109_ -> intraArgMerge_encodeGMEM_al2_2_1;
    {interStateSplit_encodeGMEM_ih_1_R} ifCondArgMerge_encodeGMEM_ih_1_0, const_encode_0_209_ -> interArgMerge_encodeGMEM_ih_1_1;
    {interStateSplit_encodeGMEM_ih_0_R} const_encode_0_144_, interArgMerge_encodeGMEM_ih_1_1 -> interArgMerge_encodeGMEM_ih_1_0;
    {intraStateSplit_encodeGMEM_tqmf_0_R} const_encode_0_5_, const_encode_0_7_ -> intraArgMerge_encodeGMEM_tqmf_2_0;
    {intraEnablerMerge_encodeGMEM_rlt1_0} intraStateInv_encodeGMEM_rlt1_0, intraStateSplit_encodeGMEM_rlt1_0_R -> intraStateMerge_encodeGMEM_rlt1_0;
    {intraEnablerMerge_encodeGMEM_rlt1_1} intraStateInv_encodeGMEM_rlt1_1, intraStateSplit_encodeGMEM_rlt1_1_R -> intraStateMerge_encodeGMEM_rlt1_1;
    {intraStateSplit_encodeGMEM_tqmf_2_R} const_encode_0_12_, const_encode_0_14_ -> intraArgMerge_encodeGMEM_tqmf_2_2;
    {intraStateSplit_encodeGMEM_tqmf_1_R} const_encode_0_8_, const_encode_0_10_ -> intraArgMerge_encodeGMEM_tqmf_2_1;
    {interStateSplit_encodeGMEM_sh_0_R} const_encode_0_137_, const_encode_1_60_ -> interArgMerge_encodeGMEM_sh_0_0;
    {loopOr_encodeGMEM_h_0} const_encodeGMEM_h__0_0_, intraFinalSplit_encodeGMEM_h_0_L -> loopBbSelectMerge_encodeGMEM_h_0;
    {interEnablerMerge_encodeGMEM_deth_0} interStateInv_encodeGMEM_deth_0, interStateSplit_encodeGMEM_deth_0_R -> interStateMerge_encodeGMEM_deth_0;
    {intraStateSplit_encodeGMEM_xh_0_R} const_encode_0_24_, const_encode_0_139_ -> intraArgMerge_encodeGMEM_xh_1_0;
    {intraStateSplit_encodeGMEM_tqmf_3_R} const_encode_0_16_, encode_I50_ -> intraArgMerge_encodeGMEM_tqmf_2_3;
    {intraStateSplit_encodeGMEM_tqmf_4_R} encode_in_0, encode_in_1 -> intraArgMerge_encodeGMEM_tqmf_2_4;
    {intraStateSplit_encodeGMEM_xl_0_R} const_encode_0_21_, const_encode_0_50_ -> intraArgMerge_encodeGMEM_xl_1_0;
    {intraStateInit_encodeGMEM_plt_0} intraEnabler_encodeGMEM_plt_0, intraFinalSplit_encodeGMEM_plt_0_L -> intraEnablerMerge_encodeGMEM_plt_0;
    {intraStateInit_encodeGMEM_plt_1} intraEnabler_encodeGMEM_plt_1, intraEnabler_encodeGMEM_plt_2 -> intraEnablerMerge_encodeGMEM_plt_1;
    {interStateSplit_encodeGMEM_il_0_R} const_encode_0_58_, const_encode_0_207_ -> interArgMerge_encodeGMEM_il_1_0;
    {intraStateSplit_encodeGMEM_detl_0_R} const_encode_0_56_, const_encode_0_69_ -> intraArgMerge_encodeGMEM_detl_1_0;
    {ifCondSelectMerge_encodeGMEM_ih_0} const_encodeGMEM_ih__0_0_, intraEnabler_encodeGMEM_ih_1 -> ifBbSelectMerge_encodeGMEM_ih_0;
    {interStateSplit_encodeGMEM_delay_bph_0_R} encode_I125_filtez_PP0_faked_1, encode_I174_upzero_PP2_faked_1 -> interArgMerge_encodeGMEM_delay_bph_1_0;
    {intraEnablerMerge_encodeGMEM_ph_0} intraStateInv_encodeGMEM_ph_0, intraStateSplit_encodeGMEM_ph_0_R -> intraStateMerge_encodeGMEM_ph_0;
    {intraEnablerMerge_encodeGMEM_ph_1} intraStateInv_encodeGMEM_ph_1, intraStateSplit_encodeGMEM_ph_1_R -> intraStateMerge_encodeGMEM_ph_1;
    {interStateSplit_encodeGMEM_rh2_0_R} const_encode_0_125_, encode_I189_ -> interArgMerge_encodeGMEM_rh2_2_0;
    {intraEnablerMerge_encodeGMEM_ah1_0} intraStateInv_encodeGMEM_ah1_0, intraStateSplit_encodeGMEM_ah1_0_R -> intraStateMerge_encodeGMEM_ah1_0;
    {intraEnablerMerge_encodeGMEM_ah1_1} intraStateInv_encodeGMEM_ah1_1, intraStateSplit_encodeGMEM_ah1_1_R -> intraStateMerge_encodeGMEM_ah1_1;
    {intraStateSplit_encodeGMEM_nbh_0_R} const_encode_1_52_, const_encode_0_159_ -> intraArgMerge_encodeGMEM_nbh_0_0;
    {intraEnablerMerge_encodeGMEM_szh_0} intraStateInv_encodeGMEM_szh_0, intraStateSplit_encodeGMEM_szh_0_R -> intraStateMerge_encodeGMEM_szh_0;
    {FAC_Init_encode_I68_filtezfiltez_PP0} FAC__Buff_encode_I68_filtezfiltez_PP0, FAC_Split_encode_I68_filtezfiltez_PP0_R -> Merge_FAC_encode_I68_filtezfiltez_PP0;
    {intraStateSplit_encodeGMEM_nbl_0_R} const_encode_1_31_, const_encode_0_68_ -> intraArgMerge_encodeGMEM_nbl_0_0;
    {interStateInit_encodeGMEM_delay_bph_0} encode_I125_filtez_PP0_faked_0_USE, encode_I174_upzero_PP2_faked_0_USE -> interEnablerMerge_encodeGMEM_delay_bph_0;
    {interStateSplit_encodeGMEM_tqmf_0_R} intraArgMerge_encodeGMEM_tqmf_1_0, interArgMerge_encodeGMEM_tqmf_1_1 -> interArgMerge_encodeGMEM_tqmf_1_0;
    {interStateSplit_encodeGMEM_tqmf_1_R} intraArgMerge_encodeGMEM_tqmf_1_1, interArgMerge_encodeGMEM_tqmf_1_2 -> interArgMerge_encodeGMEM_tqmf_1_1;
    {interStateSplit_encodeGMEM_tqmf_2_R} intraArgMerge_encodeGMEM_tqmf_1_2, interArgMerge_encodeGMEM_tqmf_1_3 -> interArgMerge_encodeGMEM_tqmf_1_2;
    {interStateSplit_encodeGMEM_tqmf_3_R} intraArgMerge_encodeGMEM_tqmf_1_3, intraArgMerge_encodeGMEM_tqmf_1_4 -> interArgMerge_encodeGMEM_tqmf_1_3;
    {intraStateSplit_encodeGMEM_plt1_0_R} const_encode_0_84_, intraArgMerge_encodeGMEM_plt1_1_1 -> intraArgMerge_encodeGMEM_plt1_1_0;
    {intraStateSplit_encodeGMEM_plt1_1_R} const_encode_0_108_, const_encode_0_113_ -> intraArgMerge_encodeGMEM_plt1_1_1;
    {intraStateSplit_encodeGMEM_rlt2_0_R} const_encode_1_25_, const_encode_0_104_ -> intraArgMerge_encodeGMEM_rlt2_0_0;
    {intraStateSplit_encodeGMEM_rlt1_0_R} const_encode_0_30_, intraArgMerge_encodeGMEM_rlt1_2_1 -> intraArgMerge_encodeGMEM_rlt1_2_0;
    {interStateInit_encodeGMEM_delay_dhx_0} encode_I125_filtez_PP1_faked_0_USE, encode_I174_upzero_PP1_faked_0_USE -> interEnablerMerge_encodeGMEM_delay_dhx_0;
    {intraStateSplit_encodeGMEM_rlt1_1_R} const_encode_0_101_, encode_I116_ -> intraArgMerge_encodeGMEM_rlt1_2_1;
    {intraStateInit_encodeGMEM_nbh_0} intraEnabler_encodeGMEM_nbh_0, intraEnabler_encodeGMEM_nbh_1 -> intraEnablerMerge_encodeGMEM_nbh_0;
    {interStateSplit_encodeGMEM_deth_0_R} const_encode_1_50_, const_encode_0_161_ -> interArgMerge_encodeGMEM_deth_0_0;
    {intraStateSplit_encodeGMEM_ph2_0_R} const_encode_1_58_, const_encode_0_201_ -> intraArgMerge_encodeGMEM_ph2_0_0;
    {intraStateSplit_encodeGMEM_delay_dltx_0_R} encode_I68_filtez_PP1_faked_1, encode_I103_upzero_PP1_faked_1 -> intraArgMerge_encodeGMEM_delay_dltx_1_0;
    {intraStateSplit_encodeGMEM_ph1_1_R} const_encode_0_198_, encode_I194_ -> intraArgMerge_encodeGMEM_ph1_2_1;
    {interStateSplit_encodeGMEM_h_0_R} intraArgMerge_encodeGMEM_h_1_0, intraArgMerge_encodeGMEM_h_1_1 -> interArgMerge_encodeGMEM_h_1_0;
    {intraStateSplit_encodeGMEM_ph1_0_R} const_encode_0_174_, intraArgMerge_encodeGMEM_ph1_2_1 -> intraArgMerge_encodeGMEM_ph1_2_0;
    {intraStateInit_encodefiltep_0} intraEnabler_encodefiltep_0, intraEnabler_encodefiltep_1 -> intraEnablerMerge_encodefiltep_0;
    {intraStateSplit_encodefiltep_0_R} encode_I72_, encode_I129_ -> intraArgMerge_encodefiltep_2_0;
    {interEnablerMerge_encodescalel_0} interStateInv_encodescalel_0, interStateSplit_encodescalel_0_R -> interStateMerge_encodescalel_0;
    {intraEnablerMerge_encodeGMEM_plt_0} intraStateInv_encodeGMEM_plt_0, intraStateSplit_encodeGMEM_plt_0_R -> intraStateMerge_encodeGMEM_plt_0;
    {interStateSplit_encodeuppol2_0_R} encode_I107_, encode_I178_ -> interArgMerge_encodeuppol2_3_0;
    {intraStateSplit_encodeGMEM_plt_0_R} const_encode_0_74_, intraArgMerge_encodeGMEM_plt_1_1 -> intraArgMerge_encodeGMEM_plt_1_0;
    {intraStateInit_encodeGMEM_ah2_0} intraEnabler_encodeGMEM_ah2_1, intraEnabler_encodeGMEM_ah2_2 -> intraEnablerMerge_encodeGMEM_ah2_0;
    {encode_init5} encode_I45__adder, sig_encode_I54__encode_I55__R -> Merge_encode_I47_;
    {intraEnablerMerge_encodeGMEM_sl_0} intraStateInv_encodeGMEM_sl_0, intraStateSplit_encodeGMEM_sl_0_R -> intraStateMerge_encodeGMEM_sl_0;
    {interStateSplit_encodeGMEM_ih_1_R} ifCondArgMerge_encodeGMEM_ih_2_0, const_encode_0_208_ -> interArgMerge_encodeGMEM_ih_2_1;
    {interEnablerMerge_encodeGMEM_ah2_0} interStateInv_encodeGMEM_ah2_0, interStateSplit_encodeGMEM_ah2_0_R -> interStateMerge_encodeGMEM_ah2_0;
    {interStateSplit_encodeGMEM_il_0_R} encode_I83_, const_encode_0_206_ -> interArgMerge_encodeGMEM_il_2_0;
    {intraEnablerMerge_encodeGMEM_rlt2_0} intraStateInv_encodeGMEM_rlt2_0, intraStateSplit_encodeGMEM_rlt2_0_R -> intraStateMerge_encodeGMEM_rlt2_0;
    {interStateSplit_encodeGMEM_ih_0_R} Merge_encode_I142_, interArgMerge_encodeGMEM_ih_2_1 -> interArgMerge_encodeGMEM_ih_2_0;
    {interStateSplit_encodeGMEM_ah1_0_R} const_encode_1_45_, intraArgMerge_encodeGMEM_ah1_0_0 -> interArgMerge_encodeGMEM_ah1_0_0;
    {FAC_Init_encode_BB4_upzeroupzero_PP2} FAC__Buff_encode_BB4_upzeroupzero_PP2, FAC_Split_encode_BB4_upzeroupzero_PP2_R -> Merge_FAC_encode_BB4_upzeroupzero_PP2;
    {interStateSplit_encodeGMEM_sh_0_R} const_encode_0_136_, const_encode_0_186_ -> interArgMerge_encodeGMEM_sh_1_0;
    {intraStateSplit_encodeGMEM_plt_1_R} const_encode_0_81_, const_encode_0_112_ -> intraArgMerge_encodeGMEM_plt_1_1;
    {intraStateSplit_encodeGMEM_xh_0_R} encode_I66_, const_encode_0_138_ -> intraArgMerge_encodeGMEM_xh_2_0;
    {FAC_Init_encode_BB4_upzeroupzero_PP1} FAC__Buff_encode_BB4_upzeroupzero_PP1, FAC_Split_encode_BB4_upzeroupzero_PP1_R -> Merge_FAC_encode_BB4_upzeroupzero_PP1;
    {intraEnablerMerge_encodeGMEM_plt_1} intraStateInv_encodeGMEM_plt_1, intraStateSplit_encodeGMEM_plt_1_R -> intraStateMerge_encodeGMEM_plt_1;
    {intraStateSplit_encodeGMEM_xl_0_R} encode_I62_, const_encode_0_49_ -> intraArgMerge_encodeGMEM_xl_2_0;
    {FAC_Split_encode_BB4_scalelGMEM_ilb_table_R} encode_I98_GMEM_ilb_table_faked_, encode_I169_GMEM_ilb_table_faked_ -> interArgMerge_encodescalelGMEM_ilb_table_0;
    {intraEnablerMerge_encodeGMEM_xl_0} intraStateInv_encodeGMEM_xl_0, intraStateSplit_encodeGMEM_xl_0_R -> intraStateMerge_encodeGMEM_xl_0;
    {FAC_Init_encode_BB4_scalelGMEM_ilb_table} FAC__Buff_encode_BB4_scalelGMEM_ilb_table, FAC_Split_encode_BB4_scalelGMEM_ilb_table_R -> Merge_FAC_encode_BB4_scalelGMEM_ilb_table;
    {intraStateSplit_encodeGMEM_detl_0_R} const_encode_0_55_, encode_I98_ -> intraArgMerge_encodeGMEM_detl_2_0;
    {interStateSplit_encodeGMEM_delay_bph_0_R} encode_I125_filtez_PP0_faked_2, encode_I174_upzero_PP2_faked_2 -> interArgMerge_encodeGMEM_delay_bph_2_0;
    {intraEnablerMerge_encodeGMEM_nbh_0} intraStateInv_encodeGMEM_nbh_0, intraStateSplit_encodeGMEM_nbh_0_R -> intraStateMerge_encodeGMEM_nbh_0;
    {intraEnablerMerge_encodeGMEM_ah2_0} intraStateInv_encodeGMEM_ah2_0, intraStateSplit_encodeGMEM_ah2_0_R -> intraStateMerge_encodeGMEM_ah2_0;
    {interStateSplit_encodeGMEM_delay_dhx_0_R} encode_I125_filtez_PP1_faked_0, encode_I174_upzero_PP1_faked_0 -> interArgMerge_encodeGMEM_delay_dhx_0_0;
    {intraEnablerMerge_encodefiltep_0} intraStateInv_encodefiltep_0, intraStateSplit_encodefiltep_0_R -> intraStateMerge_encodefiltep_0;
    {encode_init6} const_encode_0_1_, sig_encode_I53__encode_I55__R -> Merge_encode_I48_;
    {intraStateSplit_encodeGMEM_nbh_0_R} const_encode_0_157_, const_encode_0_158_ -> intraArgMerge_encodeGMEM_nbh_1_0;
    {intraStateSplit_encodeGMEM_ah1_0_R} const_encode_1_54_, intraArgMerge_encodeGMEM_ah1_0_1 -> intraArgMerge_encodeGMEM_ah1_0_0;
    {interEnablerMerge_encodeuppol1_0} interStateInv_encodeuppol1_0, interStateSplit_encodeuppol1_0_R -> interStateMerge_encodeuppol1_0;
    {intraStateInit_encodeGMEM_dh_0} intraEnabler_encodeGMEM_dh_0, intraEnabler_encodeGMEM_dh_1 -> intraEnablerMerge_encodeGMEM_dh_0;
    {intraStateSplit_encodeGMEM_nbl_0_R} const_encode_0_66_, const_encode_0_67_ -> intraArgMerge_encodeGMEM_nbl_1_0;
    {interStateSplit_encodeGMEM_tqmf_0_R} intraArgMerge_encodeGMEM_tqmf_2_0, interArgMerge_encodeGMEM_tqmf_2_1 -> interArgMerge_encodeGMEM_tqmf_2_0;
    {loopCondInit_encodeGMEM_h_0} const_encodeGMEM_h__1_0_, encode_I29_ -> loopCondMerge_encodeGMEM_h_0;
    {interStateSplit_encodeGMEM_tqmf_1_R} intraArgMerge_encodeGMEM_tqmf_2_1, interArgMerge_encodeGMEM_tqmf_2_2 -> interArgMerge_encodeGMEM_tqmf_2_1;
    {interStateSplit_encodeGMEM_tqmf_2_R} intraArgMerge_encodeGMEM_tqmf_2_2, interArgMerge_encodeGMEM_tqmf_2_3 -> interArgMerge_encodeGMEM_tqmf_2_2;
    {intraStateSplit_encodeGMEM_plt2_0_R} const_encode_1_37_, const_encode_0_110_ -> intraArgMerge_encodeGMEM_plt2_0_0;
    {encode_init0} const_encode_0_0_, sig_encode_I28__encode_I29__R -> Merge_encode_I7_;
    {intraStateSplit_encodeGMEM_plt1_1_R} const_encode_0_107_, encode_I123_ -> intraArgMerge_encodeGMEM_plt1_2_1;
    {intraStateSplit_encodeGMEM_rlt2_0_R} const_encode_0_37_, const_encode_0_103_ -> intraArgMerge_encodeGMEM_rlt2_1_0;
    {interStateSplit_encodeuppol2_0_R} encode_I108_, encode_I179_ -> interArgMerge_encodeuppol2_4_0;
    {interEnablerMerge_encodeGMEM_h_0} interStateInv_encodeGMEM_h_0, interStateSplit_encodeGMEM_h_0_R -> interStateMerge_encodeGMEM_h_0;
    {intraStateSplit_encodefiltep_0_R} encode_I73_, encode_I130_ -> intraArgMerge_encodefiltep_3_0;
    {intraStateSplit_encodeGMEM_plt1_0_R} const_encode_0_83_, intraArgMerge_encodeGMEM_plt1_2_1 -> intraArgMerge_encodeGMEM_plt1_2_0;
    {interStateSplit_encodeGMEM_deth_0_R} const_encode_0_148_, const_encode_0_160_ -> interArgMerge_encodeGMEM_deth_1_0;
    {intraStateSplit_encodeGMEM_ph2_0_R} const_encode_0_178_, const_encode_0_200_ -> intraArgMerge_encodeGMEM_ph2_1_0;
    {intraStateSplit_encodeGMEM_delay_dltx_0_R} encode_I68_filtez_PP1_faked_2, encode_I103_upzero_PP1_faked_2 -> intraArgMerge_encodeGMEM_delay_dltx_2_0;
    {interStateSplit_encodeGMEM_h_0_R} intraArgMerge_encodeGMEM_h_2_0, intraArgMerge_encodeGMEM_h_2_1 -> interArgMerge_encodeGMEM_h_2_0;
    {interStateInit_encodeGMEM_sh_0} intraEnabler_encodeGMEM_sh_0, intraEnabler_encodeGMEM_sh_1 -> interEnablerMerge_encodeGMEM_sh_0;
    {loopInit_encodeGMEM_tqmf_0} loopCondMerge_encodeGMEM_tqmf_0, loopCondSelectSplit_encodeGMEM_tqmf_0_R -> loopCondSelectMerge_encodeGMEM_tqmf_0;
    {loopInit_encodeGMEM_tqmf_1} loopCondMerge_encodeGMEM_tqmf_1, loopCondSelectSplit_encodeGMEM_tqmf_1_R -> loopCondSelectMerge_encodeGMEM_tqmf_1;
    {intraStateSplit_encodeGMEM_plt_0_R} encode_I101_, intraArgMerge_encodeGMEM_plt_2_1 -> intraArgMerge_encodeGMEM_plt_2_0;
    {intraStateSplit_encodeGMEM_plt_1_R} const_encode_0_80_, const_encode_0_111_ -> intraArgMerge_encodeGMEM_plt_2_1;
    {interStateInit_encodeupzero_0} intraEnabler_encodeupzero_0, intraEnabler_encodeupzero_1 -> interEnablerMerge_encodeupzero_0;
    {interStateSplit_encodeGMEM_tqmf_3_R} intraArgMerge_encodeGMEM_tqmf_2_3, intraArgMerge_encodeGMEM_tqmf_2_4 -> interArgMerge_encodeGMEM_tqmf_2_3;
    {intraStateSplit_encodeGMEM_ah1_1_R} const_encode_1_59_, const_encode_0_184_ -> intraArgMerge_encodeGMEM_ah1_0_1;
    {encode_init7} encode_I31__adder, sig_encode_I52__encode_I55__R -> Merge_encode_I49_;
    {intraStateInit_encodeGMEM_rh1_0} intraEnabler_encodeGMEM_rh1_1, intraEnabler_encodeGMEM_rh1_2 -> intraEnablerMerge_encodeGMEM_rh1_0;
    {interStateSplit_encodeGMEM_ah1_0_R} const_encode_0_123_, intraArgMerge_encodeGMEM_ah1_1_0 -> interArgMerge_encodeGMEM_ah1_1_0;
    {interStateSplit_encodeGMEM_sh_0_R} encode_I134_, const_encode_0_185_ -> interArgMerge_encodeGMEM_sh_2_0;
    {encode_init1} encode_I5_, sig_encode_I19__encode_I29__R -> Merge_encode_I8_;
    {intraEnablerMerge_encodeGMEM_dlt_0} intraStateInv_encodeGMEM_dlt_0, intraStateSplit_encodeGMEM_dlt_0_R -> intraStateMerge_encodeGMEM_dlt_0;
    {interEnablerMerge_encodeGMEM_rh1_0} interStateInv_encodeGMEM_rh1_0, interStateSplit_encodeGMEM_rh1_0_R -> interStateMerge_encodeGMEM_rh1_0;
    {FAC_Split_encode_BB4_upzeroupzero_PP1_R} encode_I103_upzero_PP1_faked_, encode_I174_upzero_PP1_faked_ -> interArgMerge_encodeupzeroupzero_PP1_0;
    {encode_init3} const_encode_2_6_, sig_encode_I21__encode_I29__R -> Merge_encode_I10_;
    {intraEnablerMerge_encodeGMEM_tqmf_0} intraStateInv_encodeGMEM_tqmf_0, intraStateSplit_encodeGMEM_tqmf_0_R -> intraStateMerge_encodeGMEM_tqmf_0;
    {intraEnablerMerge_encodeGMEM_tqmf_1} intraStateInv_encodeGMEM_tqmf_1, intraStateSplit_encodeGMEM_tqmf_1_R -> intraStateMerge_encodeGMEM_tqmf_1;
    {intraEnablerMerge_encodeGMEM_tqmf_2} intraStateInv_encodeGMEM_tqmf_2, intraStateSplit_encodeGMEM_tqmf_2_R -> intraStateMerge_encodeGMEM_tqmf_2;
    {intraEnablerMerge_encodeGMEM_tqmf_3} intraStateInv_encodeGMEM_tqmf_3, intraStateSplit_encodeGMEM_tqmf_3_R -> intraStateMerge_encodeGMEM_tqmf_3;
    {intraEnablerMerge_encodeGMEM_tqmf_4} intraStateInv_encodeGMEM_tqmf_4, intraStateSplit_encodeGMEM_tqmf_4_R -> intraStateMerge_encodeGMEM_tqmf_4;
    {interStateSplit_encodeGMEM_delay_dhx_0_R} encode_I125_filtez_PP1_faked_1, encode_I174_upzero_PP1_faked_1 -> interArgMerge_encodeGMEM_delay_dhx_1_0;
    {interEnablerMerge_encodeGMEM_sh_0} interStateInv_encodeGMEM_sh_0, interStateSplit_encodeGMEM_sh_0_R -> interStateMerge_encodeGMEM_sh_0;
    {interEnablerMerge_encodeuppol2_0} interStateInv_encodeuppol2_0, interStateSplit_encodeuppol2_0_R -> interStateMerge_encodeuppol2_0;
    {intraStateInit_encodeGMEM_delay_dltx_0} encode_I68_filtez_PP1_faked_0_USE, encode_I103_upzero_PP1_faked_0_USE -> intraEnablerMerge_encodeGMEM_delay_dltx_0;
    {intraStateSplit_encodeGMEM_nbh_0_R} const_encode_0_156_, encode_I167_ -> intraArgMerge_encodeGMEM_nbh_2_0;
    {intraStateSplit_encodeGMEM_ah1_0_R} const_encode_0_168_, intraArgMerge_encodeGMEM_ah1_1_1 -> intraArgMerge_encodeGMEM_ah1_1_0;
    {intraStateSplit_encodeGMEM_ah1_1_R} const_encode_0_182_, const_encode_0_183_ -> intraArgMerge_encodeGMEM_ah1_1_1;
    {intraStateSplit_encodeGMEM_nbl_0_R} const_encode_0_65_, encode_I96_ -> intraArgMerge_encodeGMEM_nbl_2_0;
    {intraStateSplit_encodeGMEM_sl_0_R} const_encode_0_48_, const_encode_1_39_ -> intraArgMerge_encodeGMEM_sl_0_0;
    {intraEnablerMerge_encodeGMEM_detl_0} intraStateInv_encodeGMEM_detl_0, intraStateSplit_encodeGMEM_detl_0_R -> intraStateMerge_encodeGMEM_detl_0;
    {intraStateSplit_encodeGMEM_plt2_0_R} const_encode_0_87_, const_encode_0_109_ -> intraArgMerge_encodeGMEM_plt2_1_0;
    {intraEnablerMerge_encodeGMEM_rh1_0} intraStateInv_encodeGMEM_rh1_0, intraStateSplit_encodeGMEM_rh1_0_R -> intraStateMerge_encodeGMEM_rh1_0;
    {encode_init2} encode_I2_, sig_encode_I27__encode_I29__R -> Merge_encode_I9_;
    {intraStateSplit_encodeGMEM_rlt2_0_R} const_encode_0_36_, encode_I118_ -> intraArgMerge_encodeGMEM_rlt2_2_0;
    {interStateInit_encodeGMEM_ih_1} ifBbSelectMerge_encodeGMEM_ih_0, intraEnabler_encodeGMEM_ih_2 -> interEnablerMerge_encodeGMEM_ih_1;
    {intraStateSplit_encodeGMEM_al1_0_R} encodeGMEM_al1_out -> intraOutSplit_encodeGMEM_al1_0_L, intraOutSplit_encodeGMEM_al1_0_R;
    {intraStateSplit_encodeGMEM_al1_1_R} intraOutSplit_encodeGMEM_al1_0_R -> intraOutSplit_encodeGMEM_al1_1_L, intraOutSplit_encodeGMEM_al1_1_R;
    {intraStateSplit_encodeGMEM_al1_2_R} intraOutSplit_encodeGMEM_al1_1_R -> intraOutSplit_encodeGMEM_al1_2_L, intraOutSplit_encodeGMEM_al1_2_R;
    {Merge_FAC_encode_I68_filtezfiltez_PP0} encodefiltezfiltez_PP0_USE -> intraOutSplit_encodefiltezfiltez_PP0_0_0_USE_L, intraOutSplit_encodefiltezfiltez_PP0_0_0_USE_R;
    {intraStateSplit_encodefiltep_0_R} encodefiltep_out -> intraOutSplit_encodefiltep_0_L, intraOutSplit_encodefiltep_0_R;
    {intraStateSplit_encodeGMEM_ph1_0_R} encodeGMEM_ph1_out -> intraOutSplit_encodeGMEM_ph1_0_L, intraOutSplit_encodeGMEM_ph1_0_R;
    {intraAnd_encodeGMEM_nbh_0} intraEnablerMerge_encodeGMEM_nbh_0 -> intraFinalSplit_encodeGMEM_nbh_0_L, intraFinalSplit_encodeGMEM_nbh_0_R;
    {intraStateSplit_encodeGMEM_ph1_1_R} intraOutSplit_encodeGMEM_ph1_0_R -> intraOutSplit_encodeGMEM_ph1_1_L, intraOutSplit_encodeGMEM_ph1_1_R;
    {intraStateSplit_encodeGMEM_delay_bpl_0_R} encodeGMEM_delay_bpl_out -> intraOutSplit_encodeGMEM_delay_bpl_0_L, intraOutSplit_encodeGMEM_delay_bpl_0_R;
    {intraAnd_encodeGMEM_ah2_0} intraEnablerMerge_encodeGMEM_ah2_0 -> intraFinalSplit_encodeGMEM_ah2_0_L, intraFinalSplit_encodeGMEM_ah2_0_R;
    {FAC_Split_encode_BB4_upzeroupzero_PP2_R} encodeupzeroupzero_PP2_in_1 -> interOutSplit_encodeupzeroupzero_PP2_1_0_L, interOutSplit_encodeupzeroupzero_PP2_1_0_R;
    {interAnd_encodeupzero_0} interEnablerMerge_encodeupzero_0 -> interFinalSplit_encodeupzero_0_L, interFinalSplit_encodeupzero_0_R;
    {intraStateSplit_encodeGMEM_ph_0_R} encodeGMEM_ph_out -> intraOutSplit_encodeGMEM_ph_0_L, intraOutSplit_encodeGMEM_ph_0_R;
    {intraStateSplit_encodeGMEM_ph_1_R} intraOutSplit_encodeGMEM_ph_0_R -> intraOutSplit_encodeGMEM_ph_1_L, intraOutSplit_encodeGMEM_ph_1_R;
    {encode_I29_} encode_I19_ -> sig_encode_I19__encode_I29__L, sig_encode_I19__encode_I29__R;
    {interEnablerMerge_encodeGMEM_ih_0} interStateInit_encodeGMEM_ih_0 -> interStateSplit_encodeGMEM_ih_0_L, interStateSplit_encodeGMEM_ih_0_R;
    {interEnablerMerge_encodeGMEM_ih_1} interStateInit_encodeGMEM_ih_1 -> interStateSplit_encodeGMEM_ih_1_L, interStateSplit_encodeGMEM_ih_1_R;
    {encode_I29_} Merge_encode_I10_ -> sig_Merge_encode_I10__encode_I29__L, sig_Merge_encode_I10__encode_I29__R;
    {intraStateSplit_encodeGMEM_xl_0_R} encodeGMEM_xl_out -> intraOutSplit_encodeGMEM_xl_0_L, intraOutSplit_encodeGMEM_xl_0_R;
    {intraEnablerMerge_encodeGMEM_nbl_0} intraStateInit_encodeGMEM_nbl_0 -> intraStateSplit_encodeGMEM_nbl_0_L, intraStateSplit_encodeGMEM_nbl_0_R;
    {intraEnablerMerge_encodefiltep_0} intraStateInit_encodefiltep_0 -> intraStateSplit_encodefiltep_0_L, intraStateSplit_encodefiltep_0_R;
    {interEnablerMerge_encodeuppol1_0} interStateInit_encodeuppol1_0 -> interStateSplit_encodeuppol1_0_L, interStateSplit_encodeuppol1_0_R;
    {interStateSplit_encodeGMEM_rh2_0_R} encodeGMEM_rh2_out -> interOutSplit_encodeGMEM_rh2_0_L, interOutSplit_encodeGMEM_rh2_0_R;
    {intraAnd_encodeGMEM_xh_0} intraEnablerMerge_encodeGMEM_xh_0 -> intraFinalSplit_encodeGMEM_xh_0_L, intraFinalSplit_encodeGMEM_xh_0_R;
    {interEnablerMerge_encodeGMEM_h_0} interStateInit_encodeGMEM_h_0 -> interStateSplit_encodeGMEM_h_0_L, interStateSplit_encodeGMEM_h_0_R;
    {FAC_Split_encode_I68_filtezfiltez_PP1_R} encodefiltezfiltez_PP1_in_1 -> intraOutSplit_encodefiltezfiltez_PP1_1_0_L, intraOutSplit_encodefiltezfiltez_PP1_1_0_R;
    {encode_I29_} encode_I28_ -> sig_encode_I28__encode_I29__L, sig_encode_I28__encode_I29__R;
    {intraStateSplit_encodeGMEM_sl_0_R} encodeGMEM_sl_out -> intraOutSplit_encodeGMEM_sl_0_L, intraOutSplit_encodeGMEM_sl_0_R;
    {intraStateSplit_encodeGMEM_al2_0_R} encodeGMEM_al2_out -> intraOutSplit_encodeGMEM_al2_0_L, intraOutSplit_encodeGMEM_al2_0_R;
    {interAnd_encodeGMEM_rh1_0} interEnablerMerge_encodeGMEM_rh1_0 -> interFinalSplit_encodeGMEM_rh1_0_L, interFinalSplit_encodeGMEM_rh1_0_R;
    {intraStateSplit_encodeGMEM_al2_1_R} intraOutSplit_encodeGMEM_al2_0_R -> intraOutSplit_encodeGMEM_al2_1_L, intraOutSplit_encodeGMEM_al2_1_R;
    {encode_I152_} Merge_encode_I142_ -> sig_Merge_encode_I142__encode_I152__L, sig_Merge_encode_I142__encode_I152__R;
    {intraStateSplit_encodeGMEM_ph2_0_R} encodeGMEM_ph2_out -> intraOutSplit_encodeGMEM_ph2_0_L, intraOutSplit_encodeGMEM_ph2_0_R;
    {FAC_Split_encode_BB4_upzeroupzero_PP2_R} encodeupzeroupzero_PP2_in_2 -> interOutSplit_encodeupzeroupzero_PP2_2_0_L, interOutSplit_encodeupzeroupzero_PP2_2_0_R;
    {intraEnablerMerge_encodeGMEM_rlt1_0} intraStateInit_encodeGMEM_rlt1_0 -> intraStateSplit_encodeGMEM_rlt1_0_L, intraStateSplit_encodeGMEM_rlt1_0_R;
    {encode_I149_} encode_I150_ -> Split_select_Merge_encode_I151_encode_I150__L, Split_select_Merge_encode_I151_encode_I150__R;
    {encode_I55_} Merge_encode_I49_ -> sig_Merge_encode_I49__encode_I55__L, sig_Merge_encode_I49__encode_I55__R;
    {ifBbSelectMerge_encodeGMEM_ih_0} ifCondSelectMerge_encodeGMEM_ih_0 -> ifCondSelectSplit_encodeGMEM_ih_0_L, ifCondSelectSplit_encodeGMEM_ih_0_R;
    {intraEnablerMerge_encodeGMEM_rlt1_1} intraStateInit_encodeGMEM_rlt1_1 -> intraStateSplit_encodeGMEM_rlt1_1_L, intraStateSplit_encodeGMEM_rlt1_1_R;
    {interEnablerMerge_encodeGMEM_deth_0} interStateInit_encodeGMEM_deth_0 -> interStateSplit_encodeGMEM_deth_0_L, interStateSplit_encodeGMEM_deth_0_R;
    {interAnd_encodeGMEM_ilb_table_0} interEnablerMerge_encodeGMEM_ilb_table_0 -> interFinalSplit_encodeGMEM_ilb_table_0_L, interFinalSplit_encodeGMEM_ilb_table_0_R;
    {intraAnd_encodeGMEM_rlt1_0} intraEnablerMerge_encodeGMEM_rlt1_1 -> intraFinalSplit_encodeGMEM_rlt1_0_L, intraFinalSplit_encodeGMEM_rlt1_0_R;
    {intraAnd_encodeGMEM_rlt1_1} intraEnablerMerge_encodeGMEM_rlt1_0 -> intraFinalSplit_encodeGMEM_rlt1_1_L, intraFinalSplit_encodeGMEM_rlt1_1_R;
    {intraStateSplit_encodeGMEM_szh_0_R} interOutSplit_encodeGMEM_szh_0_L -> intraOutSplit_encodeGMEM_szh_0_L, intraOutSplit_encodeGMEM_szh_0_R;
    {interAnd_encodeGMEM_deth_0} interEnablerMerge_encodeGMEM_deth_0 -> interFinalSplit_encodeGMEM_deth_0_L, interFinalSplit_encodeGMEM_deth_0_R;
    {intraAnd_encodeGMEM_rh1_0} intraEnablerMerge_encodeGMEM_rh1_0 -> intraFinalSplit_encodeGMEM_rh1_0_L, intraFinalSplit_encodeGMEM_rh1_0_R;
    {Merge_FAC_encode_BB4_upzeroupzero_PP2} encodeupzeroupzero_PP2_USE -> interOutSplit_encodeupzeroupzero_PP2_0_0_USE_L, interOutSplit_encodeupzeroupzero_PP2_0_0_USE_R;
    {intraEnablerMerge_encodeGMEM_al1_0} intraStateInit_encodeGMEM_al1_0 -> intraStateSplit_encodeGMEM_al1_0_L, intraStateSplit_encodeGMEM_al1_0_R;
    {intraEnablerMerge_encodeGMEM_al1_1} intraStateInit_encodeGMEM_al1_1 -> intraStateSplit_encodeGMEM_al1_1_L, intraStateSplit_encodeGMEM_al1_1_R;
    {intraEnablerMerge_encodeGMEM_al1_2} intraStateInit_encodeGMEM_al1_2 -> intraStateSplit_encodeGMEM_al1_2_L, intraStateSplit_encodeGMEM_al1_2_R;
    {interEnablerMerge_encodeuppol2_0} interStateInit_encodeuppol2_0 -> interStateSplit_encodeuppol2_0_L, interStateSplit_encodeuppol2_0_R;
    {intraEnablerMerge_encodeGMEM_xh_0} intraStateInit_encodeGMEM_xh_0 -> intraStateSplit_encodeGMEM_xh_0_L, intraStateSplit_encodeGMEM_xh_0_R;
    {intraEnablerMerge_encodeGMEM_ph1_0} intraStateInit_encodeGMEM_ph1_0 -> intraStateSplit_encodeGMEM_ph1_0_L, intraStateSplit_encodeGMEM_ph1_0_R;
    {intraEnablerMerge_encodeGMEM_ph1_1} intraStateInit_encodeGMEM_ph1_1 -> intraStateSplit_encodeGMEM_ph1_1_L, intraStateSplit_encodeGMEM_ph1_1_R;
    {FAC_Split_encode_I68_filtezfiltez_PP1_R} encodefiltezfiltez_PP1_in_2 -> intraOutSplit_encodefiltezfiltez_PP1_2_0_L, intraOutSplit_encodefiltezfiltez_PP1_2_0_R;
    {intraStateSplit_encodeGMEM_ah1_0_R} interOutSplit_encodeGMEM_ah1_0_R -> intraOutSplit_encodeGMEM_ah1_0_L, intraOutSplit_encodeGMEM_ah1_0_R;
    {intraStateSplit_encodeGMEM_ah1_1_R} intraOutSplit_encodeGMEM_ah1_0_R -> intraOutSplit_encodeGMEM_ah1_1_L, intraOutSplit_encodeGMEM_ah1_1_R;
    {encodefiltezfiltez_PP0_USE} Merge_FAC_encode_I68_filtezfiltez_PP0 -> FAC_Split_encode_I68_filtezfiltez_PP0_L, FAC_Split_encode_I68_filtezfiltez_PP0_R;
    {encodefiltezfiltez_PP1_USE} Merge_FAC_encode_I68_filtezfiltez_PP1 -> FAC_Split_encode_I68_filtezfiltez_PP1_L, FAC_Split_encode_I68_filtezfiltez_PP1_R;
    {interAnd_encodeGMEM_rh2_0} interEnablerMerge_encodeGMEM_rh2_0 -> interFinalSplit_encodeGMEM_rh2_0_L, interFinalSplit_encodeGMEM_rh2_0_R;
    {interStateSplit_encodeGMEM_ilb_table_0_R} encodeGMEM_ilb_table_out -> interOutSplit_encodeGMEM_ilb_table_0_L, interOutSplit_encodeGMEM_ilb_table_0_R;
    {intraStateSplit_encodeGMEM_dlt_0_R} encodeGMEM_dlt_out -> intraOutSplit_encodeGMEM_dlt_0_L, intraOutSplit_encodeGMEM_dlt_0_R;
    {intraStateSplit_encodefiltez_0_R} encodefiltez_out -> intraOutSplit_encodefiltez_0_L, intraOutSplit_encodefiltez_0_R;
    {intraEnablerMerge_encodeGMEM_rlt2_0} intraStateInit_encodeGMEM_rlt2_0 -> intraStateSplit_encodeGMEM_rlt2_0_L, intraStateSplit_encodeGMEM_rlt2_0_R;
    {intraStateSplit_encodeGMEM_plt_0_R} encodeGMEM_plt_out -> intraOutSplit_encodeGMEM_plt_0_L, intraOutSplit_encodeGMEM_plt_0_R;
    {intraStateSplit_encodeGMEM_plt_1_R} intraOutSplit_encodeGMEM_plt_0_R -> intraOutSplit_encodeGMEM_plt_1_L, intraOutSplit_encodeGMEM_plt_1_R;
    {intraAnd_encodeGMEM_rlt2_0} intraEnablerMerge_encodeGMEM_rlt2_0 -> intraFinalSplit_encodeGMEM_rlt2_0_L, intraFinalSplit_encodeGMEM_rlt2_0_R;
    {encode_I29_} encode_I27_ -> sig_encode_I27__encode_I29__L, sig_encode_I27__encode_I29__R;
    {intraAnd_encodeGMEM_dh_0} intraEnablerMerge_encodeGMEM_dh_0 -> intraFinalSplit_encodeGMEM_dh_0_L, intraFinalSplit_encodeGMEM_dh_0_R;
    {interEnablerMerge_encodeGMEM_szh_0} interStateInit_encodeGMEM_szh_0 -> interStateSplit_encodeGMEM_szh_0_L, interStateSplit_encodeGMEM_szh_0_R;
    {interAnd_encodescalel_0} interEnablerMerge_encodescalel_0 -> interFinalSplit_encodescalel_0_L, interFinalSplit_encodescalel_0_R;
    {intraEnablerMerge_encodeGMEM_al2_0} intraStateInit_encodeGMEM_al2_0 -> intraStateSplit_encodeGMEM_al2_0_L, intraStateSplit_encodeGMEM_al2_0_R;
    {intraEnablerMerge_encodeGMEM_al2_1} intraStateInit_encodeGMEM_al2_1 -> intraStateSplit_encodeGMEM_al2_1_L, intraStateSplit_encodeGMEM_al2_1_R;
    {interEnablerMerge_encodeGMEM_ilb_table_0} interStateInit_encodeGMEM_ilb_table_0 -> interStateSplit_encodeGMEM_ilb_table_0_L, interStateSplit_encodeGMEM_ilb_table_0_R;
    {intraAnd_encodeGMEM_szl_0} intraEnablerMerge_encodeGMEM_szl_1 -> intraFinalSplit_encodeGMEM_szl_0_L, intraFinalSplit_encodeGMEM_szl_0_R;
    {intraAnd_encodeGMEM_szl_1} intraEnablerMerge_encodeGMEM_szl_0 -> intraFinalSplit_encodeGMEM_szl_1_L, intraFinalSplit_encodeGMEM_szl_1_R;
    {encode_I149_} encode_I137_ -> Split_select_Merge_encode_I151_encode_I137__L, Split_select_Merge_encode_I151_encode_I137__R;
    {intraEnablerMerge_encodeGMEM_ph2_0} intraStateInit_encodeGMEM_ph2_0 -> intraStateSplit_encodeGMEM_ph2_0_L, intraStateSplit_encodeGMEM_ph2_0_R;
    {intraEnablerMerge_encodefiltez_0} intraStateInit_encodefiltez_0 -> intraStateSplit_encodefiltez_0_L, intraStateSplit_encodefiltez_0_R;
    {intraStateSplit_encodeGMEM_nbh_0_R} encodeGMEM_nbh_out -> intraOutSplit_encodeGMEM_nbh_0_L, intraOutSplit_encodeGMEM_nbh_0_R;
    {intraStateSplit_encodeGMEM_ah2_0_R} interOutSplit_encodeGMEM_ah2_0_R -> intraOutSplit_encodeGMEM_ah2_0_L, intraOutSplit_encodeGMEM_ah2_0_R;
    {interStateSplit_encodeGMEM_tqmf_0_R} encodeGMEM_tqmf_out -> interOutSplit_encodeGMEM_tqmf_0_L, interOutSplit_encodeGMEM_tqmf_0_R;
    {interStateSplit_encodeGMEM_tqmf_1_R} interOutSplit_encodeGMEM_tqmf_0_R -> interOutSplit_encodeGMEM_tqmf_1_L, interOutSplit_encodeGMEM_tqmf_1_R;
    {interAnd_encodeGMEM_delay_bph_0} interEnablerMerge_encodeGMEM_delay_bph_0 -> interFinalSplit_encodeGMEM_delay_bph_0_L, interFinalSplit_encodeGMEM_delay_bph_0_R;
    {interStateSplit_encodeGMEM_tqmf_2_R} interOutSplit_encodeGMEM_tqmf_1_R -> interOutSplit_encodeGMEM_tqmf_2_L, interOutSplit_encodeGMEM_tqmf_2_R;
    {loopBbSelectMerge_encodeGMEM_tqmf_0} loopCondSelectMerge_encodeGMEM_tqmf_0 -> loopCondSelectSplit_encodeGMEM_tqmf_0_L, loopCondSelectSplit_encodeGMEM_tqmf_0_R;
    {loopBbSelectMerge_encodeGMEM_tqmf_1} loopCondSelectMerge_encodeGMEM_tqmf_1 -> loopCondSelectSplit_encodeGMEM_tqmf_1_L, loopCondSelectSplit_encodeGMEM_tqmf_1_R;
    {interStateSplit_encodeGMEM_tqmf_3_R} interOutSplit_encodeGMEM_tqmf_2_R -> interOutSplit_encodeGMEM_tqmf_3_L, interOutSplit_encodeGMEM_tqmf_3_R;
    {intraStateSplit_encodeGMEM_rlt1_0_R} encodeGMEM_rlt1_out -> intraOutSplit_encodeGMEM_rlt1_0_L, intraOutSplit_encodeGMEM_rlt1_0_R;
    {intraStateSplit_encodeGMEM_rlt1_1_R} intraOutSplit_encodeGMEM_rlt1_0_R -> intraOutSplit_encodeGMEM_rlt1_1_L, intraOutSplit_encodeGMEM_rlt1_1_R;
    {interEnablerMerge_encodeGMEM_ah1_0} interStateInit_encodeGMEM_ah1_0 -> interStateSplit_encodeGMEM_ah1_0_L, interStateSplit_encodeGMEM_ah1_0_R;
    {interAnd_encodeGMEM_delay_dhx_0} interEnablerMerge_encodeGMEM_delay_dhx_0 -> interFinalSplit_encodeGMEM_delay_dhx_0_L, interFinalSplit_encodeGMEM_delay_dhx_0_R;
    {intraStateSplit_encodeGMEM_delay_dltx_0_R} encodeGMEM_delay_dltx_out -> intraOutSplit_encodeGMEM_delay_dltx_0_L, intraOutSplit_encodeGMEM_delay_dltx_0_R;
    {encodescalelGMEM_ilb_table_USE} Merge_FAC_encode_BB4_scalelGMEM_ilb_table -> FAC_Split_encode_BB4_scalelGMEM_ilb_table_L, FAC_Split_encode_BB4_scalelGMEM_ilb_table_R;
    {intraEnablerMerge_encodeGMEM_szh_0} intraStateInit_encodeGMEM_szh_0 -> intraStateSplit_encodeGMEM_szh_0_L, intraStateSplit_encodeGMEM_szh_0_R;
    {encodeupzeroupzero_PP1_USE} Merge_FAC_encode_BB4_upzeroupzero_PP1 -> FAC_Split_encode_BB4_upzeroupzero_PP1_L, FAC_Split_encode_BB4_upzeroupzero_PP1_R;
    {encodeupzeroupzero_PP2_USE} Merge_FAC_encode_BB4_upzeroupzero_PP2 -> FAC_Split_encode_BB4_upzeroupzero_PP2_L, FAC_Split_encode_BB4_upzeroupzero_PP2_R;
    {intraAnd_encodefiltep_0} intraEnablerMerge_encodefiltep_0 -> intraFinalSplit_encodefiltep_0_L, intraFinalSplit_encodefiltep_0_R;
    {interAnd_encodeuppol1_0} interEnablerMerge_encodeuppol1_0 -> interFinalSplit_encodeuppol1_0_L, interFinalSplit_encodeuppol1_0_R;
    {interStateSplit_encodescalel_0_R} encodescalel_out -> interOutSplit_encodescalel_0_L, interOutSplit_encodescalel_0_R;
    {intraEnablerMerge_encodeGMEM_dh_0} intraStateInit_encodeGMEM_dh_0 -> intraStateSplit_encodeGMEM_dh_0_L, intraStateSplit_encodeGMEM_dh_0_R;
    {encode_I29_} encode_I21__adder -> sig_encode_I21__encode_I29__L, sig_encode_I21__encode_I29__R;
    {interStateSplit_encodeGMEM_il_0_R} encodeGMEM_il_out -> interOutSplit_encodeGMEM_il_0_L, interOutSplit_encodeGMEM_il_0_R;
    {intraAnd_encodeGMEM_delay_bpl_0} intraEnablerMerge_encodeGMEM_delay_bpl_0 -> intraFinalSplit_encodeGMEM_delay_bpl_0_L, intraFinalSplit_encodeGMEM_delay_bpl_0_R;
    {interAnd_encodeGMEM_h_0} interEnablerMerge_encodeGMEM_h_0 -> interFinalSplit_encodeGMEM_h_0_L, interFinalSplit_encodeGMEM_h_0_R;
    {intraEnablerMerge_encodeGMEM_tqmf_0} intraStateInit_encodeGMEM_tqmf_0 -> intraStateSplit_encodeGMEM_tqmf_0_L, intraStateSplit_encodeGMEM_tqmf_0_R;
    {intraEnablerMerge_encodeGMEM_tqmf_1} intraStateInit_encodeGMEM_tqmf_1 -> intraStateSplit_encodeGMEM_tqmf_1_L, intraStateSplit_encodeGMEM_tqmf_1_R;
    {intraEnablerMerge_encodeGMEM_tqmf_2} intraStateInit_encodeGMEM_tqmf_2 -> intraStateSplit_encodeGMEM_tqmf_2_L, intraStateSplit_encodeGMEM_tqmf_2_R;
    {intraEnablerMerge_encodeGMEM_tqmf_3} intraStateInit_encodeGMEM_tqmf_3 -> intraStateSplit_encodeGMEM_tqmf_3_L, intraStateSplit_encodeGMEM_tqmf_3_R;
    {intraEnablerMerge_encodeGMEM_tqmf_4} intraStateInit_encodeGMEM_tqmf_4 -> intraStateSplit_encodeGMEM_tqmf_4_L, intraStateSplit_encodeGMEM_tqmf_4_R;
    {intraEnablerMerge_encodeGMEM_ah1_0} intraStateInit_encodeGMEM_ah1_0 -> intraStateSplit_encodeGMEM_ah1_0_L, intraStateSplit_encodeGMEM_ah1_0_R;
    {intraEnablerMerge_encodeGMEM_ah1_1} intraStateInit_encodeGMEM_ah1_1 -> intraStateSplit_encodeGMEM_ah1_1_L, intraStateSplit_encodeGMEM_ah1_1_R;
    {ifCondSelectSplit_encodeGMEM_ih_0_R} interOutSplit_encodeGMEM_ih_1_L -> ifCondOutSplit_encodeGMEM_ih_0_L, ifCondOutSplit_encodeGMEM_ih_0_R;
    {intraAnd_encodeGMEM_tqmf_0} intraEnablerMerge_encodeGMEM_tqmf_0 -> intraFinalSplit_encodeGMEM_tqmf_0_L, intraFinalSplit_encodeGMEM_tqmf_0_R;
    {intraAnd_encodeGMEM_tqmf_1} intraEnablerMerge_encodeGMEM_tqmf_1 -> intraFinalSplit_encodeGMEM_tqmf_1_L, intraFinalSplit_encodeGMEM_tqmf_1_R;
    {interStateSplit_encodeGMEM_delay_bph_0_R} encodeGMEM_delay_bph_out -> interOutSplit_encodeGMEM_delay_bph_0_L, interOutSplit_encodeGMEM_delay_bph_0_R;
    {intraAnd_encodeGMEM_tqmf_2} intraEnablerMerge_encodeGMEM_tqmf_2 -> intraFinalSplit_encodeGMEM_tqmf_2_L, intraFinalSplit_encodeGMEM_tqmf_2_R;
    {intraAnd_encodeGMEM_tqmf_3} intraEnablerMerge_encodeGMEM_tqmf_3 -> intraFinalSplit_encodeGMEM_tqmf_3_L, intraFinalSplit_encodeGMEM_tqmf_3_R;
    {intraAnd_encodeGMEM_tqmf_4} intraEnablerMerge_encodeGMEM_tqmf_4 -> intraFinalSplit_encodeGMEM_tqmf_4_L, intraFinalSplit_encodeGMEM_tqmf_4_R;
    {intraEnablerMerge_encodeGMEM_dlt_0} intraStateInit_encodeGMEM_dlt_0 -> intraStateSplit_encodeGMEM_dlt_0_L, intraStateSplit_encodeGMEM_dlt_0_R;
    {interAnd_encodeGMEM_il_0} interEnablerMerge_encodeGMEM_il_0 -> interFinalSplit_encodeGMEM_il_0_L, interFinalSplit_encodeGMEM_il_0_R;
    {intraEnablerMerge_encodeGMEM_detl_0} intraStateInit_encodeGMEM_detl_0 -> intraStateSplit_encodeGMEM_detl_0_L, intraStateSplit_encodeGMEM_detl_0_R;
    {interStateSplit_encodeGMEM_delay_dhx_0_R} encodeGMEM_delay_dhx_out -> interOutSplit_encodeGMEM_delay_dhx_0_L, interOutSplit_encodeGMEM_delay_dhx_0_R;
    {intraEnablerMerge_encodeGMEM_plt_0} intraStateInit_encodeGMEM_plt_0 -> intraStateSplit_encodeGMEM_plt_0_L, intraStateSplit_encodeGMEM_plt_0_R;
    {intraEnablerMerge_encodeGMEM_plt_1} intraStateInit_encodeGMEM_plt_1 -> intraStateSplit_encodeGMEM_plt_1_L, intraStateSplit_encodeGMEM_plt_1_R;
    {intraAnd_encodeGMEM_detl_0} intraEnablerMerge_encodeGMEM_detl_0 -> intraFinalSplit_encodeGMEM_detl_0_L, intraFinalSplit_encodeGMEM_detl_0_R;
    {interStateSplit_encodeuppol1_0_R} encodeuppol1_out -> interOutSplit_encodeuppol1_0_L, interOutSplit_encodeuppol1_0_R;
    {loopInv_encodeGMEM_tqmf_0} loopBbSelectMerge_encodeGMEM_tqmf_0 -> loopBbSelectSplit_encodeGMEM_tqmf_0_L, loopBbSelectSplit_encodeGMEM_tqmf_0_R;
    {loopInv_encodeGMEM_tqmf_1} loopBbSelectMerge_encodeGMEM_tqmf_1 -> loopBbSelectSplit_encodeGMEM_tqmf_1_L, loopBbSelectSplit_encodeGMEM_tqmf_1_R;
    {Merge_FAC_encode_I68_filtezfiltez_PP1} encodefiltezfiltez_PP1_USE -> intraOutSplit_encodefiltezfiltez_PP1_0_0_USE_L, intraOutSplit_encodefiltezfiltez_PP1_0_0_USE_R;
    {intraStateSplit_encodeGMEM_rlt2_0_R} encodeGMEM_rlt2_out -> intraOutSplit_encodeGMEM_rlt2_0_L, intraOutSplit_encodeGMEM_rlt2_0_R;
    {interEnablerMerge_encodeGMEM_ah2_0} interStateInit_encodeGMEM_ah2_0 -> interStateSplit_encodeGMEM_ah2_0_L, interStateSplit_encodeGMEM_ah2_0_R;
    {intraEnablerMerge_encodeGMEM_plt1_0} intraStateInit_encodeGMEM_plt1_0 -> intraStateSplit_encodeGMEM_plt1_0_L, intraStateSplit_encodeGMEM_plt1_0_R;
    {intraStateSplit_encodeGMEM_rh1_0_R} interOutSplit_encodeGMEM_rh1_0_R -> intraOutSplit_encodeGMEM_rh1_0_L, intraOutSplit_encodeGMEM_rh1_0_R;
    {interStateSplit_encodeGMEM_h_0_R} encodeGMEM_h_out -> interOutSplit_encodeGMEM_h_0_L, interOutSplit_encodeGMEM_h_0_R;
    {intraAnd_encodeGMEM_nbl_0} intraEnablerMerge_encodeGMEM_nbl_0 -> intraFinalSplit_encodeGMEM_nbl_0_L, intraFinalSplit_encodeGMEM_nbl_0_R;
    {intraEnablerMerge_encodeGMEM_plt1_1} intraStateInit_encodeGMEM_plt1_1 -> intraStateSplit_encodeGMEM_plt1_1_L, intraStateSplit_encodeGMEM_plt1_1_R;
    {intraEnablerMerge_encodeGMEM_delay_dltx_0} intraStateInit_encodeGMEM_delay_dltx_0 -> intraStateSplit_encodeGMEM_delay_dltx_0_L, intraStateSplit_encodeGMEM_delay_dltx_0_R;
    {interAnd_encodeuppol2_0} interEnablerMerge_encodeuppol2_0 -> interFinalSplit_encodeuppol2_0_L, interFinalSplit_encodeuppol2_0_R;
    {interEnablerMerge_encodeGMEM_delay_bph_0} interStateInit_encodeGMEM_delay_bph_0 -> interStateSplit_encodeGMEM_delay_bph_0_L, interStateSplit_encodeGMEM_delay_bph_0_R;
    {intraAnd_encodeGMEM_plt1_0} intraEnablerMerge_encodeGMEM_plt1_1 -> intraFinalSplit_encodeGMEM_plt1_0_L, intraFinalSplit_encodeGMEM_plt1_0_R;
    {intraAnd_encodeGMEM_plt1_1} intraEnablerMerge_encodeGMEM_plt1_0 -> intraFinalSplit_encodeGMEM_plt1_1_L, intraFinalSplit_encodeGMEM_plt1_1_R;
    {interEnablerMerge_encodeGMEM_delay_dhx_0} interStateInit_encodeGMEM_delay_dhx_0 -> interStateSplit_encodeGMEM_delay_dhx_0_L, interStateSplit_encodeGMEM_delay_dhx_0_R;
    {intraStateSplit_encodeGMEM_xh_0_R} encodeGMEM_xh_out -> intraOutSplit_encodeGMEM_xh_0_L, intraOutSplit_encodeGMEM_xh_0_R;
    {intraEnablerMerge_encodeGMEM_nbh_0} intraStateInit_encodeGMEM_nbh_0 -> intraStateSplit_encodeGMEM_nbh_0_L, intraStateSplit_encodeGMEM_nbh_0_R;
    {interEnablerMerge_encodeGMEM_il_0} interStateInit_encodeGMEM_il_0 -> interStateSplit_encodeGMEM_il_0_L, interStateSplit_encodeGMEM_il_0_R;
    {intraEnablerMerge_encodeGMEM_ah2_0} intraStateInit_encodeGMEM_ah2_0 -> intraStateSplit_encodeGMEM_ah2_0_L, intraStateSplit_encodeGMEM_ah2_0_R;
    {intraStateSplit_encodeGMEM_h_0_R} interOutSplit_encodeGMEM_h_0_L -> intraOutSplit_encodeGMEM_h_0_L, intraOutSplit_encodeGMEM_h_0_R;
    {intraStateSplit_encodeGMEM_h_1_R} interOutSplit_encodeGMEM_h_0_R -> intraOutSplit_encodeGMEM_h_1_L, intraOutSplit_encodeGMEM_h_1_R;
    {intraAnd_encodeGMEM_ph_0} intraEnablerMerge_encodeGMEM_ph_1 -> intraFinalSplit_encodeGMEM_ph_0_L, intraFinalSplit_encodeGMEM_ph_0_R;
    {intraAnd_encodeGMEM_ph_1} intraEnablerMerge_encodeGMEM_ph_0 -> intraFinalSplit_encodeGMEM_ph_1_L, intraFinalSplit_encodeGMEM_ph_1_R;
    {encode_I29_} encode_I20__adder -> sig_encode_I20__encode_I29__L, sig_encode_I20__encode_I29__R;
    {intraEnablerMerge_encodeGMEM_delay_bpl_0} intraStateInit_encodeGMEM_delay_bpl_0 -> intraStateSplit_encodeGMEM_delay_bpl_0_L, intraStateSplit_encodeGMEM_delay_bpl_0_R;
    {intraAnd_encodeGMEM_xl_0} intraEnablerMerge_encodeGMEM_xl_0 -> intraFinalSplit_encodeGMEM_xl_0_L, intraFinalSplit_encodeGMEM_xl_0_R;
    {interStateSplit_encodeGMEM_szh_0_R} encodeGMEM_szh_out -> interOutSplit_encodeGMEM_szh_0_L, interOutSplit_encodeGMEM_szh_0_R;
    {encode_I55_} encode_I54__adder -> sig_encode_I54__encode_I55__L, sig_encode_I54__encode_I55__R;
    {interStateSplit_encodeuppol2_0_R} encodeuppol2_out -> interOutSplit_encodeuppol2_0_L, interOutSplit_encodeuppol2_0_R;
    {interEnablerMerge_encodeGMEM_tqmf_0} interStateInit_encodeGMEM_tqmf_0 -> interStateSplit_encodeGMEM_tqmf_0_L, interStateSplit_encodeGMEM_tqmf_0_R;
    {interEnablerMerge_encodeGMEM_tqmf_1} interStateInit_encodeGMEM_tqmf_1 -> interStateSplit_encodeGMEM_tqmf_1_L, interStateSplit_encodeGMEM_tqmf_1_R;
    {interEnablerMerge_encodeGMEM_tqmf_2} interStateInit_encodeGMEM_tqmf_2 -> interStateSplit_encodeGMEM_tqmf_2_L, interStateSplit_encodeGMEM_tqmf_2_R;
    {interEnablerMerge_encodeGMEM_tqmf_3} interStateInit_encodeGMEM_tqmf_3 -> interStateSplit_encodeGMEM_tqmf_3_L, interStateSplit_encodeGMEM_tqmf_3_R;
    {FAC_Split_encode_BB4_upzeroupzero_PP1_R} encodeupzeroupzero_PP1_in_0 -> interOutSplit_encodeupzeroupzero_PP1_0_0_L, interOutSplit_encodeupzeroupzero_PP1_0_0_R;
    {intraEnablerMerge_encodeGMEM_plt2_0} intraStateInit_encodeGMEM_plt2_0 -> intraStateSplit_encodeGMEM_plt2_0_L, intraStateSplit_encodeGMEM_plt2_0_R;
    {interAnd_encodeGMEM_tqmf_0} interEnablerMerge_encodeGMEM_tqmf_0 -> interFinalSplit_encodeGMEM_tqmf_0_L, interFinalSplit_encodeGMEM_tqmf_0_R;
    {interAnd_encodeGMEM_tqmf_1} interEnablerMerge_encodeGMEM_tqmf_1 -> interFinalSplit_encodeGMEM_tqmf_1_L, interFinalSplit_encodeGMEM_tqmf_1_R;
    {interAnd_encodeGMEM_tqmf_2} interEnablerMerge_encodeGMEM_tqmf_2 -> interFinalSplit_encodeGMEM_tqmf_2_L, interFinalSplit_encodeGMEM_tqmf_2_R;
    {intraAnd_encodeGMEM_sl_0} intraEnablerMerge_encodeGMEM_sl_0 -> intraFinalSplit_encodeGMEM_sl_0_L, intraFinalSplit_encodeGMEM_sl_0_R;
    {intraEnablerMerge_encodeGMEM_h_1} intraStateInit_encodeGMEM_h_1 -> intraStateSplit_encodeGMEM_h_1_L, intraStateSplit_encodeGMEM_h_1_R;
    {intraAnd_encodeGMEM_al1_0} intraEnablerMerge_encodeGMEM_al1_1 -> intraFinalSplit_encodeGMEM_al1_0_L, intraFinalSplit_encodeGMEM_al1_0_R;
    {intraAnd_encodeGMEM_plt2_0} intraEnablerMerge_encodeGMEM_plt2_0 -> intraFinalSplit_encodeGMEM_plt2_0_L, intraFinalSplit_encodeGMEM_plt2_0_R;
    {intraAnd_encodeGMEM_al1_2} intraEnablerMerge_encodeGMEM_al1_0 -> intraFinalSplit_encodeGMEM_al1_2_L, intraFinalSplit_encodeGMEM_al1_2_R;
    {intraEnablerMerge_encodeGMEM_h_0} intraStateInit_encodeGMEM_h_0 -> intraStateSplit_encodeGMEM_h_0_L, intraStateSplit_encodeGMEM_h_0_R;
    {interEnablerMerge_encodeGMEM_rh1_0} interStateInit_encodeGMEM_rh1_0 -> interStateSplit_encodeGMEM_rh1_0_L, interStateSplit_encodeGMEM_rh1_0_R;
    {intraStateSplit_encodeGMEM_tqmf_0_R} interOutSplit_encodeGMEM_tqmf_0_L -> intraOutSplit_encodeGMEM_tqmf_0_L, intraOutSplit_encodeGMEM_tqmf_0_R;
    {intraStateSplit_encodeGMEM_tqmf_1_R} interOutSplit_encodeGMEM_tqmf_1_L -> intraOutSplit_encodeGMEM_tqmf_1_L, intraOutSplit_encodeGMEM_tqmf_1_R;
    {intraAnd_encodeGMEM_ph1_0} intraEnablerMerge_encodeGMEM_ph1_1 -> intraFinalSplit_encodeGMEM_ph1_0_L, intraFinalSplit_encodeGMEM_ph1_0_R;
    {intraAnd_encodeGMEM_ph1_1} intraEnablerMerge_encodeGMEM_ph1_0 -> intraFinalSplit_encodeGMEM_ph1_1_L, intraFinalSplit_encodeGMEM_ph1_1_R;
    {intraStateSplit_encodeGMEM_tqmf_2_R} interOutSplit_encodeGMEM_tqmf_2_L -> intraOutSplit_encodeGMEM_tqmf_2_L, intraOutSplit_encodeGMEM_tqmf_2_R;
    {intraStateSplit_encodeGMEM_tqmf_3_R} interOutSplit_encodeGMEM_tqmf_3_L -> intraOutSplit_encodeGMEM_tqmf_3_L, intraOutSplit_encodeGMEM_tqmf_3_R;
    {intraStateSplit_encodeGMEM_tqmf_4_R} interOutSplit_encodeGMEM_tqmf_3_R -> intraOutSplit_encodeGMEM_tqmf_4_L, intraOutSplit_encodeGMEM_tqmf_4_R;
    {interAnd_encodeGMEM_tqmf_3} interEnablerMerge_encodeGMEM_tqmf_3 -> interFinalSplit_encodeGMEM_tqmf_3_L, interFinalSplit_encodeGMEM_tqmf_3_R;
    {intraEnablerMerge_encodeGMEM_ph_0} intraStateInit_encodeGMEM_ph_0 -> intraStateSplit_encodeGMEM_ph_0_L, intraStateSplit_encodeGMEM_ph_0_R;
    {intraEnablerMerge_encodeGMEM_ph_1} intraStateInit_encodeGMEM_ph_1 -> intraStateSplit_encodeGMEM_ph_1_L, intraStateSplit_encodeGMEM_ph_1_R;
    {intraStateSplit_encodeGMEM_szl_0_R} encodeGMEM_szl_out -> intraOutSplit_encodeGMEM_szl_0_L, intraOutSplit_encodeGMEM_szl_0_R;
    {interStateSplit_encodeGMEM_ah1_0_R} encodeGMEM_ah1_out -> interOutSplit_encodeGMEM_ah1_0_L, interOutSplit_encodeGMEM_ah1_0_R;
    {intraAnd_encodefiltez_0} intraEnablerMerge_encodefiltez_0 -> intraFinalSplit_encodefiltez_0_L, intraFinalSplit_encodefiltez_0_R;
    {intraAnd_encodeGMEM_al1_1} intraEnablerMerge_encodeGMEM_al1_2 -> intraFinalSplit_encodeGMEM_al1_1_L, intraFinalSplit_encodeGMEM_al1_1_R;
    {intraStateSplit_encodeGMEM_detl_0_R} encodeGMEM_detl_out -> intraOutSplit_encodeGMEM_detl_0_L, intraOutSplit_encodeGMEM_detl_0_R;
    {interEnablerMerge_encodeupzero_0} interStateInit_encodeupzero_0 -> interStateSplit_encodeupzero_0_L, interStateSplit_encodeupzero_0_R;
    {intraEnablerMerge_encodeGMEM_xl_0} intraStateInit_encodeGMEM_xl_0 -> intraStateSplit_encodeGMEM_xl_0_L, intraStateSplit_encodeGMEM_xl_0_R;
    {intraStateSplit_encodeGMEM_szl_1_R} intraOutSplit_encodeGMEM_szl_0_R -> intraOutSplit_encodeGMEM_szl_1_L, intraOutSplit_encodeGMEM_szl_1_R;
    {Merge_FAC_encode_BB4_upzeroupzero_PP1} encodeupzeroupzero_PP1_USE -> interOutSplit_encodeupzeroupzero_PP1_0_0_USE_L, interOutSplit_encodeupzeroupzero_PP1_0_0_USE_R;
    {FAC_Split_encode_BB4_scalelGMEM_ilb_table_R} encodescalelGMEM_ilb_table_in_0 -> interOutSplit_encodescalelGMEM_ilb_table_0_0_L, interOutSplit_encodescalelGMEM_ilb_table_0_0_R;
    {intraEnablerMerge_encodeGMEM_rh1_0} intraStateInit_encodeGMEM_rh1_0 -> intraStateSplit_encodeGMEM_rh1_0_L, intraStateSplit_encodeGMEM_rh1_0_R;
    {FAC_Split_encode_I68_filtezfiltez_PP0_R} encodefiltezfiltez_PP0_in_0 -> intraOutSplit_encodefiltezfiltez_PP0_0_0_L, intraOutSplit_encodefiltezfiltez_PP0_0_0_R;
    {intraStateSplit_encodeGMEM_plt1_0_R} encodeGMEM_plt1_out -> intraOutSplit_encodeGMEM_plt1_0_L, intraOutSplit_encodeGMEM_plt1_0_R;
    {intraStateSplit_encodeGMEM_plt1_1_R} intraOutSplit_encodeGMEM_plt1_0_R -> intraOutSplit_encodeGMEM_plt1_1_L, intraOutSplit_encodeGMEM_plt1_1_R;
    {FAC_Split_encode_BB4_scalelGMEM_ilb_table_R} encodescalelGMEM_ilb_table_in_1 -> interOutSplit_encodescalelGMEM_ilb_table_1_0_L, interOutSplit_encodescalelGMEM_ilb_table_1_0_R;
    {intraEnablerMerge_encodeGMEM_sl_0} intraStateInit_encodeGMEM_sl_0 -> intraStateSplit_encodeGMEM_sl_0_L, intraStateSplit_encodeGMEM_sl_0_R;
    {FAC_Split_encode_BB4_upzeroupzero_PP1_R} encodeupzeroupzero_PP1_in_1 -> interOutSplit_encodeupzeroupzero_PP1_1_0_L, interOutSplit_encodeupzeroupzero_PP1_1_0_R;
    {interAnd_encodeGMEM_szh_0} interEnablerMerge_encodeGMEM_szh_0 -> interFinalSplit_encodeGMEM_szh_0_L, interFinalSplit_encodeGMEM_szh_0_R;
    {intraStateSplit_encodeGMEM_dh_0_R} encodeGMEM_dh_out -> intraOutSplit_encodeGMEM_dh_0_L, intraOutSplit_encodeGMEM_dh_0_R;
    {loopBbSelectMerge_encodeGMEM_h_0} loopCondSelectMerge_encodeGMEM_h_0 -> loopCondSelectSplit_encodeGMEM_h_0_L, loopCondSelectSplit_encodeGMEM_h_0_R;
    {intraAnd_encodeGMEM_al2_0} intraEnablerMerge_encodeGMEM_al2_1 -> intraFinalSplit_encodeGMEM_al2_0_L, intraFinalSplit_encodeGMEM_al2_0_R;
    {intraAnd_encodeGMEM_al2_1} intraEnablerMerge_encodeGMEM_al2_0 -> intraFinalSplit_encodeGMEM_al2_1_L, intraFinalSplit_encodeGMEM_al2_1_R;
    {interEnablerMerge_encodeGMEM_rh2_0} interStateInit_encodeGMEM_rh2_0 -> interStateSplit_encodeGMEM_rh2_0_L, interStateSplit_encodeGMEM_rh2_0_R;
    {encode_I55_} encode_I53_ -> sig_encode_I53__encode_I55__L, sig_encode_I53__encode_I55__R;
    {intraAnd_encodeGMEM_ph2_0} intraEnablerMerge_encodeGMEM_ph2_0 -> intraFinalSplit_encodeGMEM_ph2_0_L, intraFinalSplit_encodeGMEM_ph2_0_R;
    {interStateSplit_encodeGMEM_sh_0_R} encodeGMEM_sh_out -> interOutSplit_encodeGMEM_sh_0_L, interOutSplit_encodeGMEM_sh_0_R;
    {interStateSplit_encodeGMEM_ah2_0_R} encodeGMEM_ah2_out -> interOutSplit_encodeGMEM_ah2_0_L, interOutSplit_encodeGMEM_ah2_0_R;
    {intraAnd_encodeGMEM_szh_0} intraEnablerMerge_encodeGMEM_szh_0 -> intraFinalSplit_encodeGMEM_szh_0_L, intraFinalSplit_encodeGMEM_szh_0_R;
    {interAnd_encodeGMEM_ah1_0} interEnablerMerge_encodeGMEM_ah1_0 -> interFinalSplit_encodeGMEM_ah1_0_L, interFinalSplit_encodeGMEM_ah1_0_R;
    {interAnd_encodeGMEM_sh_0} interEnablerMerge_encodeGMEM_sh_0 -> interFinalSplit_encodeGMEM_sh_0_L, interFinalSplit_encodeGMEM_sh_0_R;
    {FAC_Split_encode_I68_filtezfiltez_PP0_R} encodefiltezfiltez_PP0_in_1 -> intraOutSplit_encodefiltezfiltez_PP0_1_0_L, intraOutSplit_encodefiltezfiltez_PP0_1_0_R;
    {intraStateSplit_encodeGMEM_nbl_0_R} encodeGMEM_nbl_out -> intraOutSplit_encodeGMEM_nbl_0_L, intraOutSplit_encodeGMEM_nbl_0_R;
    {intraStateSplit_encodeGMEM_plt2_0_R} encodeGMEM_plt2_out -> intraOutSplit_encodeGMEM_plt2_0_L, intraOutSplit_encodeGMEM_plt2_0_R;
    {intraEnablerMerge_encodeGMEM_szl_0} intraStateInit_encodeGMEM_szl_0 -> intraStateSplit_encodeGMEM_szl_0_L, intraStateSplit_encodeGMEM_szl_0_R;
    {encode_I29_} Merge_encode_I11_ -> sig_Merge_encode_I11__encode_I29__L, sig_Merge_encode_I11__encode_I29__R;
    {intraEnablerMerge_encodeGMEM_szl_1} intraStateInit_encodeGMEM_szl_1 -> intraStateSplit_encodeGMEM_szl_1_L, intraStateSplit_encodeGMEM_szl_1_R;
    {FAC_Split_encode_BB4_scalelGMEM_ilb_table_R} encodescalelGMEM_ilb_table_in_2 -> interOutSplit_encodescalelGMEM_ilb_table_2_0_L, interOutSplit_encodescalelGMEM_ilb_table_2_0_R;
    {interStateSplit_encodeGMEM_deth_0_R} encodeGMEM_deth_out -> interOutSplit_encodeGMEM_deth_0_L, interOutSplit_encodeGMEM_deth_0_R;
    {FAC_Split_encode_BB4_upzeroupzero_PP2_R} encodeupzeroupzero_PP2_in_0 -> interOutSplit_encodeupzeroupzero_PP2_0_0_L, interOutSplit_encodeupzeroupzero_PP2_0_0_R;
    {FAC_Split_encode_BB4_upzeroupzero_PP1_R} encodeupzeroupzero_PP1_in_2 -> interOutSplit_encodeupzeroupzero_PP1_2_0_L, interOutSplit_encodeupzeroupzero_PP1_2_0_R;
    {intraAnd_encodeGMEM_ah1_0} intraEnablerMerge_encodeGMEM_ah1_1 -> intraFinalSplit_encodeGMEM_ah1_0_L, intraFinalSplit_encodeGMEM_ah1_0_R;
    {intraAnd_encodeGMEM_ah1_1} intraEnablerMerge_encodeGMEM_ah1_0 -> intraFinalSplit_encodeGMEM_ah1_1_L, intraFinalSplit_encodeGMEM_ah1_1_R;
    {loopInv_encodeGMEM_h_0} loopBbSelectMerge_encodeGMEM_h_0 -> loopBbSelectSplit_encodeGMEM_h_0_L, loopBbSelectSplit_encodeGMEM_h_0_R;
    {Merge_FAC_encode_BB4_scalelGMEM_ilb_table} encodescalelGMEM_ilb_table_USE -> interOutSplit_encodescalelGMEM_ilb_table_0_0_USE_L, interOutSplit_encodescalelGMEM_ilb_table_0_0_USE_R;
    {interStateSplit_encodeGMEM_ih_0_R} encodeGMEM_ih_out -> interOutSplit_encodeGMEM_ih_0_L, interOutSplit_encodeGMEM_ih_0_R;
    {intraAnd_encodeGMEM_dlt_0} intraEnablerMerge_encodeGMEM_dlt_0 -> intraFinalSplit_encodeGMEM_dlt_0_L, intraFinalSplit_encodeGMEM_dlt_0_R;
    {interStateSplit_encodeGMEM_ih_1_R} interOutSplit_encodeGMEM_ih_0_R -> interOutSplit_encodeGMEM_ih_1_L, interOutSplit_encodeGMEM_ih_1_R;
    {intraAnd_encodeGMEM_delay_dltx_0} intraEnablerMerge_encodeGMEM_delay_dltx_0 -> intraFinalSplit_encodeGMEM_delay_dltx_0_L, intraFinalSplit_encodeGMEM_delay_dltx_0_R;
    {intraAnd_encodeGMEM_plt_0} intraEnablerMerge_encodeGMEM_plt_1 -> intraFinalSplit_encodeGMEM_plt_0_L, intraFinalSplit_encodeGMEM_plt_0_R;
    {intraAnd_encodeGMEM_plt_1} intraEnablerMerge_encodeGMEM_plt_0 -> intraFinalSplit_encodeGMEM_plt_1_L, intraFinalSplit_encodeGMEM_plt_1_R;
    {interAnd_encodeGMEM_ih_0} interEnablerMerge_encodeGMEM_ih_0 -> interFinalSplit_encodeGMEM_ih_0_L, interFinalSplit_encodeGMEM_ih_0_R;
    {interEnablerMerge_encodeGMEM_sh_0} interStateInit_encodeGMEM_sh_0 -> interStateSplit_encodeGMEM_sh_0_L, interStateSplit_encodeGMEM_sh_0_R;
    {interAnd_encodeGMEM_ih_1} interEnablerMerge_encodeGMEM_ih_1 -> interFinalSplit_encodeGMEM_ih_1_L, interFinalSplit_encodeGMEM_ih_1_R;
    {interStateSplit_encodeGMEM_rh1_0_R} encodeGMEM_rh1_out -> interOutSplit_encodeGMEM_rh1_0_L, interOutSplit_encodeGMEM_rh1_0_R;
    {interAnd_encodeGMEM_ah2_0} interEnablerMerge_encodeGMEM_ah2_0 -> interFinalSplit_encodeGMEM_ah2_0_L, interFinalSplit_encodeGMEM_ah2_0_R;
    {FAC_Split_encode_I68_filtezfiltez_PP1_R} encodefiltezfiltez_PP1_in_0 -> intraOutSplit_encodefiltezfiltez_PP1_0_0_L, intraOutSplit_encodefiltezfiltez_PP1_0_0_R;
    {FAC_Split_encode_I68_filtezfiltez_PP0_R} encodefiltezfiltez_PP0_in_2 -> intraOutSplit_encodefiltezfiltez_PP0_2_0_L, intraOutSplit_encodefiltezfiltez_PP0_2_0_R;
    {encode_I55_} encode_I52__adder -> sig_encode_I52__encode_I55__L, sig_encode_I52__encode_I55__R;
    {intraAnd_encodeGMEM_h_0} intraEnablerMerge_encodeGMEM_h_0 -> intraFinalSplit_encodeGMEM_h_0_L, intraFinalSplit_encodeGMEM_h_0_R;
    {intraAnd_encodeGMEM_h_1} intraEnablerMerge_encodeGMEM_h_1 -> intraFinalSplit_encodeGMEM_h_1_L, intraFinalSplit_encodeGMEM_h_1_R;
    {interEnablerMerge_encodescalel_0} interStateInit_encodescalel_0 -> interStateSplit_encodescalel_0_L, interStateSplit_encodescalel_0_R
  }
}

defproc decode (chan?(int<32>) decode_in_0; chan?(int<32>) decodeGMEM_dec_del_dltx_out; chan?(int<32>) decodeGMEM_dec_del_bph_out; chan?(int<32>) decodeGMEM_dec_del_bpl_out; chan?(int<1>) decodeupzero_out; chan?(int<32>) decodeupzero_PP1_out; chan?(int<32>) decodeupzero_PP2_out; chan?(int<32>) decodeGMEM_dec_del_dhx_out; chan?(int<32>) decodeGMEM_qq2_code2_table_out; chan?(int<32>) decodeGMEM_qq4_code4_table_out; chan?(int<32>) decodeGMEM_accumc_out; chan?(int<32>) decodeGMEM_accumd_out; chan?(int<32>) decodeGMEM_qq6_code6_table_out; chan?(int<32>) decodeGMEM_rh_out; chan?(int<32>) decodeGMEM_rl_out; chan?(int<32>) decodeGMEM_dec_ah1_out; chan?(int<32>) decodeGMEM_dec_sh_out; chan?(int<32>) decodeGMEM_dec_ah2_out; chan?(int<32>) decodeGMEM_ilr_out; chan?(int<32>) decodeGMEM_dec_al1_out; chan?(int<32>) decodeGMEM_dec_sl_out; chan?(int<32>) decodeGMEM_dec_al2_out; chan?(int<32>) decodeGMEM_dec_rlt1_out; chan?(int<32>) decodeGMEM_dec_rlt2_out; chan?(int<32>) decodeGMEM_dec_dlt_out; chan?(int<32>) decodeGMEM_dec_dh_out; chan?(int<32>) decodefiltez_PP0_out; chan?(int<32>) decodefiltez_PP1_out; chan?(int<32>) decodeGMEM_dec_plt_out; chan?(int<32>) decodeuppol1_out; chan?(int<32>) decodeGMEM_dec_rlt_out; chan?(int<32>) decodeuppol2_out; chan?(int<32>) decodelogscl_out; chan?(int<32>) decodeGMEM_wl_code_table_out; chan?(int<32>) decodeGMEM_dec_szh_out; chan?(int<32>) decodeGMEM_xout1_out; chan?(int<32>) decodeGMEM_xout2_out; chan?(int<32>) decodeGMEM_dec_ph_out; chan?(int<32>) decodeGMEM_dec_szl_out; chan?(int<32>) decodelogsch_out; chan?(int<32>) decodeGMEM_wh_code_table_out; chan?(int<32>) decodeGMEM_h_out; chan?(int<32>) decodescalel_out; chan?(int<32>) decodeGMEM_ilb_table_out; chan?(int<32>) decodeGMEM_dl_out; chan?(int<32>) decodeGMEM_dec_deth_out; chan?(int<32>) decodeGMEM_dec_detl_out; chan?(int<32>) decodeGMEM_xd_out; chan?(int<32>) decodefiltep_out; chan?(int<32>) decodeGMEM_dec_nbh_out; chan?(int<32>) decodeGMEM_dec_nbl_out; chan?(int<32>) decodefiltez_out; chan?(int<32>) decodeGMEM_xs_out; chan?(int<32>) decodeGMEM_dec_plt1_out; chan?(int<32>) decodeGMEM_dec_plt2_out; chan?(int<32>) decodeGMEM_ih_out; chan?(int<32>) decodeGMEM_dec_ph1_out; chan?(int<32>) decodeGMEM_dec_ph2_out; chan?(int<32>) decodeGMEM_il_out; chan?(int<32>) decodeGMEM_dec_rh1_out; chan?(int<32>) decodeGMEM_dec_rh2_out; chan?(int<32>) decodeGMEM_dec_sph_out; chan?(int<32>) decodeGMEM_dec_spl_out; chan?(int<1>) decodelogschGMEM_wh_code_table_USE; chan?(int<1>) decodelogschGMEM_wh_code_table_in_0; chan?(int<64>) decodelogschGMEM_wh_code_table_in_1; chan?(int<32>) decodelogschGMEM_wh_code_table_in_2; chan?(int<1>) decodelogsclGMEM_wl_code_table_USE; chan?(int<1>) decodelogsclGMEM_wl_code_table_in_0; chan?(int<64>) decodelogsclGMEM_wl_code_table_in_1; chan?(int<32>) decodelogsclGMEM_wl_code_table_in_2; chan?(int<1>) decodeupzeroupzero_PP1_USE; chan?(int<1>) decodeupzeroupzero_PP1_in_0; chan?(int<64>) decodeupzeroupzero_PP1_in_1; chan?(int<32>) decodeupzeroupzero_PP1_in_2; chan?(int<1>) decodeupzeroupzero_PP2_USE; chan?(int<1>) decodeupzeroupzero_PP2_in_0; chan?(int<64>) decodeupzeroupzero_PP2_in_1; chan?(int<32>) decodeupzeroupzero_PP2_in_2; chan?(int<1>) decodescalelGMEM_ilb_table_USE; chan?(int<1>) decodescalelGMEM_ilb_table_in_0; chan?(int<64>) decodescalelGMEM_ilb_table_in_1; chan?(int<32>) decodescalelGMEM_ilb_table_in_2; chan?(int<1>) decodefiltezfiltez_PP0_USE; chan?(int<1>) decodefiltezfiltez_PP0_in_0; chan?(int<64>) decodefiltezfiltez_PP0_in_1; chan?(int<32>) decodefiltezfiltez_PP0_in_2; chan?(int<1>) decodefiltezfiltez_PP1_USE; chan?(int<1>) decodefiltezfiltez_PP1_in_0; chan?(int<64>) decodefiltezfiltez_PP1_in_1; chan?(int<32>) decodefiltezfiltez_PP1_in_2; chan!(int<1>) decode_out; chan!(int<1>) decodeGMEM_dec_del_dltx_in_0; chan!(int<64>) decodeGMEM_dec_del_dltx_in_1; chan!(int<32>) decodeGMEM_dec_del_dltx_in_2; chan!(int<1>) decodeGMEM_dec_del_dltx_USE; chan!(int<1>) decodeGMEM_dec_del_bph_in_0; chan!(int<64>) decodeGMEM_dec_del_bph_in_1; chan!(int<32>) decodeGMEM_dec_del_bph_in_2; chan!(int<1>) decodeGMEM_dec_del_bph_USE; chan!(int<1>) decodeGMEM_dec_del_bpl_in_0; chan!(int<64>) decodeGMEM_dec_del_bpl_in_1; chan!(int<32>) decodeGMEM_dec_del_bpl_in_2; chan!(int<1>) decodeGMEM_dec_del_bpl_USE; chan!(int<32>) decodeupzero_in_0; chan!(int<64>) decodeupzero_in_1; chan!(int<64>) decodeupzero_in_2; chan!(int<1>) decodeupzero_USE; chan!(int<1>) decodeupzero_PP1_in_0; chan!(int<64>) decodeupzero_PP1_in_1; chan!(int<32>) decodeupzero_PP1_in_2; chan!(int<1>) decodeupzero_PP1_USE; chan!(int<1>) decodeupzero_PP2_in_0; chan!(int<64>) decodeupzero_PP2_in_1; chan!(int<32>) decodeupzero_PP2_in_2; chan!(int<1>) decodeupzero_PP2_USE; chan!(int<1>) decodeGMEM_dec_del_dhx_in_0; chan!(int<64>) decodeGMEM_dec_del_dhx_in_1; chan!(int<32>) decodeGMEM_dec_del_dhx_in_2; chan!(int<1>) decodeGMEM_dec_del_dhx_USE; chan!(int<1>) decodeGMEM_qq2_code2_table_in_0; chan!(int<64>) decodeGMEM_qq2_code2_table_in_1; chan!(int<32>) decodeGMEM_qq2_code2_table_in_2; chan!(int<1>) decodeGMEM_qq2_code2_table_USE; chan!(int<1>) decodeGMEM_qq4_code4_table_in_0; chan!(int<64>) decodeGMEM_qq4_code4_table_in_1; chan!(int<32>) decodeGMEM_qq4_code4_table_in_2; chan!(int<1>) decodeGMEM_qq4_code4_table_USE; chan!(int<1>) decodeGMEM_accumc_in_0; chan!(int<64>) decodeGMEM_accumc_in_1; chan!(int<32>) decodeGMEM_accumc_in_2; chan!(int<1>) decodeGMEM_accumc_USE; chan!(int<1>) decodeGMEM_accumd_in_0; chan!(int<64>) decodeGMEM_accumd_in_1; chan!(int<32>) decodeGMEM_accumd_in_2; chan!(int<1>) decodeGMEM_accumd_USE; chan!(int<1>) decodeGMEM_qq6_code6_table_in_0; chan!(int<64>) decodeGMEM_qq6_code6_table_in_1; chan!(int<32>) decodeGMEM_qq6_code6_table_in_2; chan!(int<1>) decodeGMEM_qq6_code6_table_USE; chan!(int<1>) decodeGMEM_rh_in_0; chan!(int<64>) decodeGMEM_rh_in_1; chan!(int<32>) decodeGMEM_rh_in_2; chan!(int<1>) decodeGMEM_rh_USE; chan!(int<1>) decodeGMEM_rl_in_0; chan!(int<64>) decodeGMEM_rl_in_1; chan!(int<32>) decodeGMEM_rl_in_2; chan!(int<1>) decodeGMEM_rl_USE; chan!(int<1>) decodeGMEM_dec_ah1_in_0; chan!(int<64>) decodeGMEM_dec_ah1_in_1; chan!(int<32>) decodeGMEM_dec_ah1_in_2; chan!(int<1>) decodeGMEM_dec_ah1_USE; chan!(int<1>) decodeGMEM_dec_sh_in_0; chan!(int<64>) decodeGMEM_dec_sh_in_1; chan!(int<32>) decodeGMEM_dec_sh_in_2; chan!(int<1>) decodeGMEM_dec_sh_USE; chan!(int<1>) decodeGMEM_dec_ah2_in_0; chan!(int<64>) decodeGMEM_dec_ah2_in_1; chan!(int<32>) decodeGMEM_dec_ah2_in_2; chan!(int<1>) decodeGMEM_dec_ah2_USE; chan!(int<1>) decodeGMEM_ilr_in_0; chan!(int<64>) decodeGMEM_ilr_in_1; chan!(int<32>) decodeGMEM_ilr_in_2; chan!(int<1>) decodeGMEM_ilr_USE; chan!(int<1>) decodeGMEM_dec_al1_in_0; chan!(int<64>) decodeGMEM_dec_al1_in_1; chan!(int<32>) decodeGMEM_dec_al1_in_2; chan!(int<1>) decodeGMEM_dec_al1_USE; chan!(int<1>) decodeGMEM_dec_sl_in_0; chan!(int<64>) decodeGMEM_dec_sl_in_1; chan!(int<32>) decodeGMEM_dec_sl_in_2; chan!(int<1>) decodeGMEM_dec_sl_USE; chan!(int<1>) decodeGMEM_dec_al2_in_0; chan!(int<64>) decodeGMEM_dec_al2_in_1; chan!(int<32>) decodeGMEM_dec_al2_in_2; chan!(int<1>) decodeGMEM_dec_al2_USE; chan!(int<1>) decodeGMEM_dec_rlt1_in_0; chan!(int<64>) decodeGMEM_dec_rlt1_in_1; chan!(int<32>) decodeGMEM_dec_rlt1_in_2; chan!(int<1>) decodeGMEM_dec_rlt1_USE; chan!(int<1>) decodeGMEM_dec_rlt2_in_0; chan!(int<64>) decodeGMEM_dec_rlt2_in_1; chan!(int<32>) decodeGMEM_dec_rlt2_in_2; chan!(int<1>) decodeGMEM_dec_rlt2_USE; chan!(int<1>) decodeGMEM_dec_dlt_in_0; chan!(int<64>) decodeGMEM_dec_dlt_in_1; chan!(int<32>) decodeGMEM_dec_dlt_in_2; chan!(int<1>) decodeGMEM_dec_dlt_USE; chan!(int<1>) decodeGMEM_dec_dh_in_0; chan!(int<64>) decodeGMEM_dec_dh_in_1; chan!(int<32>) decodeGMEM_dec_dh_in_2; chan!(int<1>) decodeGMEM_dec_dh_USE; chan!(int<1>) decodefiltez_PP0_in_0; chan!(int<64>) decodefiltez_PP0_in_1; chan!(int<32>) decodefiltez_PP0_in_2; chan!(int<1>) decodefiltez_PP0_USE; chan!(int<1>) decodefiltez_PP1_in_0; chan!(int<64>) decodefiltez_PP1_in_1; chan!(int<32>) decodefiltez_PP1_in_2; chan!(int<1>) decodefiltez_PP1_USE; chan!(int<1>) decodeGMEM_dec_plt_in_0; chan!(int<64>) decodeGMEM_dec_plt_in_1; chan!(int<32>) decodeGMEM_dec_plt_in_2; chan!(int<1>) decodeGMEM_dec_plt_USE; chan!(int<32>) decodeuppol1_in_0; chan!(int<32>) decodeuppol1_in_1; chan!(int<32>) decodeuppol1_in_2; chan!(int<32>) decodeuppol1_in_3; chan!(int<1>) decodeuppol1_USE; chan!(int<1>) decodeGMEM_dec_rlt_in_0; chan!(int<64>) decodeGMEM_dec_rlt_in_1; chan!(int<32>) decodeGMEM_dec_rlt_in_2; chan!(int<1>) decodeGMEM_dec_rlt_USE; chan!(int<32>) decodeuppol2_in_0; chan!(int<32>) decodeuppol2_in_1; chan!(int<32>) decodeuppol2_in_2; chan!(int<32>) decodeuppol2_in_3; chan!(int<32>) decodeuppol2_in_4; chan!(int<1>) decodeuppol2_USE; chan!(int<32>) decodelogscl_in_0; chan!(int<32>) decodelogscl_in_1; chan!(int<1>) decodelogscl_USE; chan!(int<1>) decodeGMEM_wl_code_table_in_0; chan!(int<64>) decodeGMEM_wl_code_table_in_1; chan!(int<32>) decodeGMEM_wl_code_table_in_2; chan!(int<1>) decodeGMEM_wl_code_table_USE; chan!(int<1>) decodeGMEM_dec_szh_in_0; chan!(int<64>) decodeGMEM_dec_szh_in_1; chan!(int<32>) decodeGMEM_dec_szh_in_2; chan!(int<1>) decodeGMEM_dec_szh_USE; chan!(int<1>) decodeGMEM_xout1_in_0; chan!(int<64>) decodeGMEM_xout1_in_1; chan!(int<32>) decodeGMEM_xout1_in_2; chan!(int<1>) decodeGMEM_xout1_USE; chan!(int<1>) decodeGMEM_xout2_in_0; chan!(int<64>) decodeGMEM_xout2_in_1; chan!(int<32>) decodeGMEM_xout2_in_2; chan!(int<1>) decodeGMEM_xout2_USE; chan!(int<1>) decodeGMEM_dec_ph_in_0; chan!(int<64>) decodeGMEM_dec_ph_in_1; chan!(int<32>) decodeGMEM_dec_ph_in_2; chan!(int<1>) decodeGMEM_dec_ph_USE; chan!(int<1>) decodeGMEM_dec_szl_in_0; chan!(int<64>) decodeGMEM_dec_szl_in_1; chan!(int<32>) decodeGMEM_dec_szl_in_2; chan!(int<1>) decodeGMEM_dec_szl_USE; chan!(int<32>) decodelogsch_in_0; chan!(int<32>) decodelogsch_in_1; chan!(int<1>) decodelogsch_USE; chan!(int<1>) decodeGMEM_wh_code_table_in_0; chan!(int<64>) decodeGMEM_wh_code_table_in_1; chan!(int<32>) decodeGMEM_wh_code_table_in_2; chan!(int<1>) decodeGMEM_wh_code_table_USE; chan!(int<1>) decodeGMEM_h_in_0; chan!(int<64>) decodeGMEM_h_in_1; chan!(int<32>) decodeGMEM_h_in_2; chan!(int<1>) decodeGMEM_h_USE; chan!(int<32>) decodescalel_in_0; chan!(int<32>) decodescalel_in_1; chan!(int<1>) decodescalel_USE; chan!(int<1>) decodeGMEM_ilb_table_in_0; chan!(int<64>) decodeGMEM_ilb_table_in_1; chan!(int<32>) decodeGMEM_ilb_table_in_2; chan!(int<1>) decodeGMEM_ilb_table_USE; chan!(int<1>) decodeGMEM_dl_in_0; chan!(int<64>) decodeGMEM_dl_in_1; chan!(int<32>) decodeGMEM_dl_in_2; chan!(int<1>) decodeGMEM_dl_USE; chan!(int<1>) decodeGMEM_dec_deth_in_0; chan!(int<64>) decodeGMEM_dec_deth_in_1; chan!(int<32>) decodeGMEM_dec_deth_in_2; chan!(int<1>) decodeGMEM_dec_deth_USE; chan!(int<1>) decodeGMEM_dec_detl_in_0; chan!(int<64>) decodeGMEM_dec_detl_in_1; chan!(int<32>) decodeGMEM_dec_detl_in_2; chan!(int<1>) decodeGMEM_dec_detl_USE; chan!(int<1>) decodeGMEM_xd_in_0; chan!(int<64>) decodeGMEM_xd_in_1; chan!(int<32>) decodeGMEM_xd_in_2; chan!(int<1>) decodeGMEM_xd_USE; chan!(int<32>) decodefiltep_in_0; chan!(int<32>) decodefiltep_in_1; chan!(int<32>) decodefiltep_in_2; chan!(int<32>) decodefiltep_in_3; chan!(int<1>) decodefiltep_USE; chan!(int<1>) decodeGMEM_dec_nbh_in_0; chan!(int<64>) decodeGMEM_dec_nbh_in_1; chan!(int<32>) decodeGMEM_dec_nbh_in_2; chan!(int<1>) decodeGMEM_dec_nbh_USE; chan!(int<1>) decodeGMEM_dec_nbl_in_0; chan!(int<64>) decodeGMEM_dec_nbl_in_1; chan!(int<32>) decodeGMEM_dec_nbl_in_2; chan!(int<1>) decodeGMEM_dec_nbl_USE; chan!(int<64>) decodefiltez_in_0; chan!(int<64>) decodefiltez_in_1; chan!(int<1>) decodefiltez_USE; chan!(int<1>) decodeGMEM_xs_in_0; chan!(int<64>) decodeGMEM_xs_in_1; chan!(int<32>) decodeGMEM_xs_in_2; chan!(int<1>) decodeGMEM_xs_USE; chan!(int<1>) decodeGMEM_dec_plt1_in_0; chan!(int<64>) decodeGMEM_dec_plt1_in_1; chan!(int<32>) decodeGMEM_dec_plt1_in_2; chan!(int<1>) decodeGMEM_dec_plt1_USE; chan!(int<1>) decodeGMEM_dec_plt2_in_0; chan!(int<64>) decodeGMEM_dec_plt2_in_1; chan!(int<32>) decodeGMEM_dec_plt2_in_2; chan!(int<1>) decodeGMEM_dec_plt2_USE; chan!(int<1>) decodeGMEM_ih_in_0; chan!(int<64>) decodeGMEM_ih_in_1; chan!(int<32>) decodeGMEM_ih_in_2; chan!(int<1>) decodeGMEM_ih_USE; chan!(int<1>) decodeGMEM_dec_ph1_in_0; chan!(int<64>) decodeGMEM_dec_ph1_in_1; chan!(int<32>) decodeGMEM_dec_ph1_in_2; chan!(int<1>) decodeGMEM_dec_ph1_USE; chan!(int<1>) decodeGMEM_dec_ph2_in_0; chan!(int<64>) decodeGMEM_dec_ph2_in_1; chan!(int<32>) decodeGMEM_dec_ph2_in_2; chan!(int<1>) decodeGMEM_dec_ph2_USE; chan!(int<1>) decodeGMEM_il_in_0; chan!(int<64>) decodeGMEM_il_in_1; chan!(int<32>) decodeGMEM_il_in_2; chan!(int<1>) decodeGMEM_il_USE; chan!(int<1>) decodeGMEM_dec_rh1_in_0; chan!(int<64>) decodeGMEM_dec_rh1_in_1; chan!(int<32>) decodeGMEM_dec_rh1_in_2; chan!(int<1>) decodeGMEM_dec_rh1_USE; chan!(int<1>) decodeGMEM_dec_rh2_in_0; chan!(int<64>) decodeGMEM_dec_rh2_in_1; chan!(int<32>) decodeGMEM_dec_rh2_in_2; chan!(int<1>) decodeGMEM_dec_rh2_USE; chan!(int<1>) decodeGMEM_dec_sph_in_0; chan!(int<64>) decodeGMEM_dec_sph_in_1; chan!(int<32>) decodeGMEM_dec_sph_in_2; chan!(int<1>) decodeGMEM_dec_sph_USE; chan!(int<1>) decodeGMEM_dec_spl_in_0; chan!(int<64>) decodeGMEM_dec_spl_in_1; chan!(int<32>) decodeGMEM_dec_spl_in_2; chan!(int<1>) decodeGMEM_dec_spl_USE; chan!(int<32>) decodelogschGMEM_wh_code_table_out; chan!(int<32>) decodelogsclGMEM_wl_code_table_out; chan!(int<32>) decodeupzeroupzero_PP1_out; chan!(int<32>) decodeupzeroupzero_PP2_out; chan!(int<32>) decodescalelGMEM_ilb_table_out; chan!(int<32>) decodefiltezfiltez_PP0_out; chan!(int<32>) decodefiltezfiltez_PP1_out)
{
  /* Define channels */
  chan(int<32>) const_decode_63_0_;
  chan(int<32>) const_decode_6_0_;
  chan(int<32>) const_decode_2_0_;
  chan(int<64>) const_decode_15_0_;
  chan(int<64>) const_decode_15_1_;
  chan(int<64>) const_decode_15_2_;
  chan(int<64>) const_decode_12_0_;
  chan(int<64>) const_decode_44_0_;
  chan(int<32>) const_decode_0_0_;
  chan(int<32>) const_decode_1_0_;
  chan(int<32>) const_decode_10_0_;
  chan(int<64>) const_decode_14_0_;
  chan(int<64>) const_decode_14_1_;
  chan(int<32>) const_decode_0_1_;
  chan(int<32>) const_decode_1_1_;
  chan(int<32>) const_decode_10_1_;
  chan(int<32>) decode_I0_;
  chan(int<64>) const_decode_0_2_;
  chan(int<64>) const_decode_0_3_;
  chan(int<1>) const_decode_0_4_;
  chan(int<32>) decode_I2_;
  chan(int<64>) const_decode_0_5_;
  chan(int<1>) const_decode_0_6_;
  chan(int<32>) decode_I4_;
  chan(int<64>) const_decode_0_7_;
  chan(int<64>) const_decode_0_8_;
  chan(int<1>) const_decode_0_9_;
  chan(int<64>) const_decode_0_10_;
  chan(int<32>) const_decode_0_11_;
  chan(int<64>) const_decode_0_12_;
  chan(int<1>) const_decode_1_2_;
  chan(int<64>) const_decode_0_13_;
  chan(int<32>) const_decode_0_14_;
  chan(int<64>) const_decode_0_15_;
  chan(int<1>) const_decode_1_3_;
  chan(int<64>) const_decode_0_16_;
  chan(int<32>) const_decode_0_17_;
  chan(int<64>) const_decode_0_18_;
  chan(int<1>) const_decode_1_4_;
  chan(int<64>) const_decode_0_19_;
  chan(int<32>) const_decode_0_20_;
  chan(int<64>) const_decode_0_21_;
  chan(int<1>) const_decode_1_5_;
  chan(int<32>) decode_I10_;
  chan(int<64>) const_decode_0_22_;
  chan(int<64>) const_decode_0_23_;
  chan(int<1>) const_decode_0_24_;
  chan(int<32>) const_decode_0_25_;
  chan(int<64>) const_decode_0_26_;
  chan(int<1>) const_decode_1_6_;
  chan(int<32>) decode_I13_;
  chan(int<64>) const_decode_0_27_;
  chan(int<64>) const_decode_0_28_;
  chan(int<1>) const_decode_0_29_;
  chan(int<64>) const_decode_0_30_;
  chan(int<32>) const_decode_0_31_;
  chan(int<64>) const_decode_0_32_;
  chan(int<1>) const_decode_1_7_;
  chan(int<64>) decode_I16_;
  chan(int<32>) const_decode_0_33_;
  chan(int<64>) const_decode_0_34_;
  chan(int<1>) const_decode_1_8_;
  chan(int<32>) decode_I18_;
  chan(int<64>) decode_I19_;
  chan(int<32>) const_decode_0_35_;
  chan(int<1>) const_decode_1_9_;
  chan(int<64>) decode_I22_;
  chan(int<64>) decode_I23_;
  chan(int<64>) decode_I24_;
  chan(int<32>) decode_I25_;
  chan(int<64>) const_decode_0_36_;
  chan(int<64>) const_decode_0_37_;
  chan(int<1>) const_decode_0_38_;
  chan(int<32>) const_decode_0_39_;
  chan(int<64>) const_decode_0_40_;
  chan(int<1>) const_decode_1_10_;
  chan(int<64>) decode_I28_;
  chan(int<32>) const_decode_0_41_;
  chan(int<1>) const_decode_1_11_;
  chan(int<64>) decode_I31_;
  chan(int<64>) decode_I32_;
  chan(int<64>) decode_I33_;
  chan(int<32>) decode_I34_;
  chan(int<64>) const_decode_0_42_;
  chan(int<64>) const_decode_0_43_;
  chan(int<1>) const_decode_0_44_;
  chan(int<32>) decode_I36_;
  chan(int<64>) const_decode_0_45_;
  chan(int<64>) const_decode_0_46_;
  chan(int<1>) const_decode_0_47_;
  chan(int<64>) const_decode_0_48_;
  chan(int<32>) const_decode_0_49_;
  chan(int<64>) const_decode_0_50_;
  chan(int<1>) const_decode_1_12_;
  chan(int<32>) decode_I39_;
  chan(int<64>) const_decode_0_51_;
  chan(int<1>) const_decode_0_52_;
  chan(int<32>) decode_I41_;
  chan(int<64>) const_decode_0_53_;
  chan(int<1>) const_decode_0_54_;
  chan(int<32>) const_decode_0_55_;
  chan(int<64>) const_decode_0_56_;
  chan(int<1>) const_decode_1_13_;
  chan(int<32>) const_decode_0_57_;
  chan(int<64>) const_decode_0_58_;
  chan(int<1>) const_decode_1_14_;
  chan(int<32>) decode_I45_;
  chan(int<64>) const_decode_0_59_;
  chan(int<64>) const_decode_0_60_;
  chan(int<1>) const_decode_0_61_;
  chan(int<1>) decode_I47_;
  chan(int<32>) const_decode_0_62_;
  chan(int<64>) const_decode_0_63_;
  chan(int<1>) const_decode_1_15_;
  chan(int<32>) const_decode_0_64_;
  chan(int<64>) const_decode_0_65_;
  chan(int<1>) const_decode_1_16_;
  chan(int<32>) const_decode_0_66_;
  chan(int<64>) const_decode_0_67_;
  chan(int<1>) const_decode_1_17_;
  chan(int<64>) const_decode_0_68_;
  chan(int<32>) const_decode_0_69_;
  chan(int<64>) const_decode_0_70_;
  chan(int<1>) const_decode_1_18_;
  chan(int<64>) const_decode_0_71_;
  chan(int<32>) const_decode_0_72_;
  chan(int<64>) const_decode_0_73_;
  chan(int<1>) const_decode_1_19_;
  chan(int<32>) decode_I53_;
  chan(int<64>) const_decode_0_74_;
  chan(int<1>) const_decode_0_75_;
  chan(int<32>) const_decode_0_76_;
  chan(int<64>) const_decode_0_77_;
  chan(int<1>) const_decode_1_20_;
  chan(int<32>) decode_I56_;
  chan(int<64>) const_decode_0_78_;
  chan(int<1>) const_decode_0_79_;
  chan(int<32>) const_decode_0_80_;
  chan(int<64>) const_decode_0_81_;
  chan(int<1>) const_decode_1_21_;
  chan(int<32>) const_decode_0_82_;
  chan(int<64>) const_decode_0_83_;
  chan(int<1>) const_decode_1_22_;
  chan(int<32>) decode_I60_;
  chan(int<64>) const_decode_0_84_;
  chan(int<64>) const_decode_0_85_;
  chan(int<1>) const_decode_0_86_;
  chan(int<32>) const_decode_0_87_;
  chan(int<64>) const_decode_0_88_;
  chan(int<1>) const_decode_1_23_;
  chan(int<64>) const_decode_0_89_;
  chan(int<1>) const_decode_0_90_;
  chan(int<64>) const_decode_0_91_;
  chan(int<1>) const_decode_0_92_;
  chan(int<32>) const_decode_0_93_;
  chan(int<64>) const_decode_0_94_;
  chan(int<1>) const_decode_1_24_;
  chan(int<64>) const_decode_0_95_;
  chan(int<1>) const_decode_0_96_;
  chan(int<32>) const_decode_0_97_;
  chan(int<64>) const_decode_0_98_;
  chan(int<1>) const_decode_1_25_;
  chan(int<64>) const_decode_0_99_;
  chan(int<1>) const_decode_0_100_;
  chan(int<32>) decode_I69_;
  chan(int<64>) const_decode_0_101_;
  chan(int<64>) const_decode_0_102_;
  chan(int<1>) const_decode_0_103_;
  chan(int<64>) const_decode_0_104_;
  chan(int<32>) const_decode_0_105_;
  chan(int<64>) const_decode_0_106_;
  chan(int<1>) const_decode_1_26_;
  chan(int<64>) const_decode_0_107_;
  chan(int<32>) const_decode_0_108_;
  chan(int<64>) const_decode_0_109_;
  chan(int<1>) const_decode_1_27_;
  chan(int<64>) const_decode_0_110_;
  chan(int<32>) const_decode_0_111_;
  chan(int<64>) const_decode_0_112_;
  chan(int<1>) const_decode_1_28_;
  chan(int<64>) const_decode_0_113_;
  chan(int<32>) const_decode_0_114_;
  chan(int<64>) const_decode_0_115_;
  chan(int<1>) const_decode_1_29_;
  chan(int<32>) decode_I75_;
  chan(int<64>) const_decode_0_116_;
  chan(int<64>) const_decode_0_117_;
  chan(int<1>) const_decode_0_118_;
  chan(int<32>) const_decode_0_119_;
  chan(int<64>) const_decode_0_120_;
  chan(int<1>) const_decode_1_30_;
  chan(int<32>) decode_I78_;
  chan(int<64>) const_decode_0_121_;
  chan(int<64>) const_decode_0_122_;
  chan(int<1>) const_decode_0_123_;
  chan(int<64>) const_decode_0_124_;
  chan(int<32>) const_decode_0_125_;
  chan(int<64>) const_decode_0_126_;
  chan(int<1>) const_decode_1_31_;
  chan(int<64>) decode_I81_;
  chan(int<32>) const_decode_0_127_;
  chan(int<64>) const_decode_0_128_;
  chan(int<1>) const_decode_1_32_;
  chan(int<64>) decode_I83_;
  chan(int<32>) const_decode_0_129_;
  chan(int<1>) const_decode_1_33_;
  chan(int<64>) decode_I86_;
  chan(int<64>) decode_I87_;
  chan(int<64>) decode_I88_;
  chan(int<32>) decode_I89_;
  chan(int<64>) const_decode_0_130_;
  chan(int<64>) const_decode_0_131_;
  chan(int<1>) const_decode_0_132_;
  chan(int<64>) const_decode_0_133_;
  chan(int<32>) const_decode_0_134_;
  chan(int<64>) const_decode_0_135_;
  chan(int<1>) const_decode_1_34_;
  chan(int<32>) decode_I92_;
  chan(int<64>) const_decode_0_136_;
  chan(int<1>) const_decode_0_137_;
  chan(int<32>) decode_I94_;
  chan(int<64>) const_decode_0_138_;
  chan(int<1>) const_decode_0_139_;
  chan(int<32>) const_decode_0_140_;
  chan(int<64>) const_decode_0_141_;
  chan(int<1>) const_decode_1_35_;
  chan(int<32>) decode_I97_;
  chan(int<64>) const_decode_0_142_;
  chan(int<64>) const_decode_0_143_;
  chan(int<1>) const_decode_0_144_;
  chan(int<1>) decode_I99_;
  chan(int<32>) const_decode_0_145_;
  chan(int<64>) const_decode_0_146_;
  chan(int<1>) const_decode_1_36_;
  chan(int<32>) const_decode_0_147_;
  chan(int<64>) const_decode_0_148_;
  chan(int<1>) const_decode_1_37_;
  chan(int<32>) const_decode_0_149_;
  chan(int<64>) const_decode_0_150_;
  chan(int<1>) const_decode_1_38_;
  chan(int<64>) const_decode_0_151_;
  chan(int<32>) const_decode_0_152_;
  chan(int<64>) const_decode_0_153_;
  chan(int<1>) const_decode_1_39_;
  chan(int<64>) const_decode_0_154_;
  chan(int<32>) const_decode_0_155_;
  chan(int<64>) const_decode_0_156_;
  chan(int<1>) const_decode_1_40_;
  chan(int<32>) decode_I105_;
  chan(int<64>) const_decode_0_157_;
  chan(int<1>) const_decode_0_158_;
  chan(int<32>) const_decode_0_159_;
  chan(int<64>) const_decode_0_160_;
  chan(int<1>) const_decode_1_41_;
  chan(int<32>) decode_I108_;
  chan(int<64>) const_decode_0_161_;
  chan(int<1>) const_decode_0_162_;
  chan(int<32>) const_decode_0_163_;
  chan(int<64>) const_decode_0_164_;
  chan(int<1>) const_decode_1_42_;
  chan(int<32>) const_decode_0_165_;
  chan(int<64>) const_decode_0_166_;
  chan(int<1>) const_decode_1_43_;
  chan(int<32>) decode_I112_;
  chan(int<64>) const_decode_0_167_;
  chan(int<64>) const_decode_0_168_;
  chan(int<1>) const_decode_0_169_;
  chan(int<32>) const_decode_0_170_;
  chan(int<64>) const_decode_0_171_;
  chan(int<1>) const_decode_1_44_;
  chan(int<64>) const_decode_0_172_;
  chan(int<1>) const_decode_0_173_;
  chan(int<64>) const_decode_0_174_;
  chan(int<1>) const_decode_0_175_;
  chan(int<32>) const_decode_0_176_;
  chan(int<64>) const_decode_0_177_;
  chan(int<1>) const_decode_1_45_;
  chan(int<64>) const_decode_0_178_;
  chan(int<1>) const_decode_0_179_;
  chan(int<32>) const_decode_0_180_;
  chan(int<64>) const_decode_0_181_;
  chan(int<1>) const_decode_1_46_;
  chan(int<64>) const_decode_0_182_;
  chan(int<1>) const_decode_0_183_;
  chan(int<32>) const_decode_0_184_;
  chan(int<64>) const_decode_0_185_;
  chan(int<1>) const_decode_1_47_;
  chan(int<32>) decode_I122_;
  chan(int<64>) const_decode_0_186_;
  chan(int<64>) const_decode_0_187_;
  chan(int<1>) const_decode_0_188_;
  chan(int<32>) decode_I124_;
  chan(int<64>) const_decode_0_189_;
  chan(int<64>) const_decode_0_190_;
  chan(int<1>) const_decode_0_191_;
  chan(int<64>) decode_I126_;
  chan(int<64>) decode_I127_;
  chan(int<64>) decode_I128_;
  chan(int<64>) decode_I129_;
  chan(int<64>) const_decode_0_192_;
  chan(int<64>) const_decode_0_193_;
  chan(int<64>) const_decode_2_1_;
  chan(int<32>) const_decode_0_194_;
  chan(int<1>) const_decode_1_48_;
  chan(int<64>) decode_I138_;
  chan(int<64>) const_decode_1_49_;
  chan(int<64>) decode_I139__adder;
  chan(int<32>) const_decode_0_195_;
  chan(int<1>) const_decode_1_50_;
  chan(int<64>) decode_I141_;
  chan(int<64>) decode_I142_;
  chan(int<64>) decode_I143_;
  chan(int<64>) const_decode_2_2_;
  chan(int<64>) decode_I144__adder;
  chan(int<64>) const_decode_1_51_;
  chan(int<64>) decode_I145__adder;
  chan(int<32>) const_decode_0_196_;
  chan(int<1>) const_decode_1_52_;
  chan(int<64>) decode_I147_;
  chan(int<32>) const_decode_0_197_;
  chan(int<1>) const_decode_1_53_;
  chan(int<64>) decode_I149_;
  chan(int<64>) decode_I150_;
  chan(int<64>) decode_I151_;
  chan(int<64>) const_decode_1_54_;
  chan(int<64>) decode_I152__adder;
  chan(int<32>) decode_I153_;
  chan(int<1>) decode_I154_;
  chan(int<64>) sig_Merge_decode_I131__decode_I154__L;
  chan(int<64>) sig_Merge_decode_I131__decode_I154__R;
  chan(int<64>) sig_Merge_decode_I132__decode_I154__L;
  chan(int<64>) sig_Merge_decode_I132__decode_I154__R;
  chan(int<64>) sig_Merge_decode_I133__decode_I154__L;
  chan(int<64>) sig_Merge_decode_I133__decode_I154__R;
  chan(int<64>) sig_decode_I143__decode_I154__L;
  chan(int<64>) sig_decode_I143__decode_I154__R;
  chan(int<64>) sig_decode_I144__decode_I154__L;
  chan(int<64>) sig_decode_I144__decode_I154__R;
  chan(int<64>) sig_decode_I145__decode_I154__L;
  chan(int<64>) sig_decode_I145__decode_I154__R;
  chan(int<64>) sig_decode_I151__decode_I154__L;
  chan(int<64>) sig_decode_I151__decode_I154__R;
  chan(int<64>) sig_decode_I152__decode_I154__L;
  chan(int<64>) sig_decode_I152__decode_I154__R;
  chan(int<32>) sig_decode_I153__decode_I154__L;
  chan(int<32>) sig_decode_I153__decode_I154__R;
  chan(int<32>) const_decode_0_198_;
  chan(int<1>) const_decode_1_55_;
  chan(int<64>) decode_I157_;
  chan(int<64>) const_decode_3_0_;
  chan(int<64>) decode_I158__adder;
  chan(int<32>) const_decode_0_199_;
  chan(int<1>) const_decode_1_56_;
  chan(int<64>) decode_I160_;
  chan(int<64>) decode_I161_;
  chan(int<64>) decode_I162_;
  chan(int<32>) const_decode_0_200_;
  chan(int<1>) const_decode_1_57_;
  chan(int<64>) decode_I164_;
  chan(int<32>) const_decode_0_201_;
  chan(int<1>) const_decode_1_58_;
  chan(int<64>) decode_I166_;
  chan(int<64>) decode_I167_;
  chan(int<64>) decode_I168_;
  chan(int<64>) decode_I169_;
  chan(int<32>) decode_I170_;
  chan(int<64>) const_decode_0_202_;
  chan(int<64>) const_decode_0_203_;
  chan(int<1>) const_decode_0_204_;
  chan(int<64>) decode_I172_;
  chan(int<32>) decode_I173_;
  chan(int<64>) const_decode_0_205_;
  chan(int<64>) const_decode_0_206_;
  chan(int<1>) const_decode_0_207_;
  chan(int<32>) const_decode_0_208_;
  chan(int<1>) const_decode_1_59_;
  chan(int<1>) const_decode_0_209_;
  chan(int<32>) const_decode_0_210_;
  chan(int<1>) const_decode_1_60_;
  chan(int<1>) const_decode_0_211_;
  chan(int<64>) const_decode_1_61_;
  chan(int<64>) decode_I185__adder;
  chan(int<64>) const_decode_1_62_;
  chan(int<64>) decode_I186__adder;
  chan(int<32>) decode_I187_;
  chan(int<64>) const_decode_1_63_;
  chan(int<64>) decode_I188__adder;
  chan(int<64>) const_decode_1_64_;
  chan(int<64>) decode_I189__adder;
  chan(int<1>) decode_I190_;
  chan(int<64>) sig_decode_I185__decode_I190__L;
  chan(int<64>) sig_decode_I185__decode_I190__R;
  chan(int<64>) sig_decode_I186__decode_I190__L;
  chan(int<64>) sig_decode_I186__decode_I190__R;
  chan(int<32>) sig_decode_I187__decode_I190__L;
  chan(int<32>) sig_decode_I187__decode_I190__R;
  chan(int<64>) sig_decode_I188__decode_I190__L;
  chan(int<64>) sig_decode_I188__decode_I190__R;
  chan(int<64>) sig_decode_I189__decode_I190__L;
  chan(int<64>) sig_decode_I189__decode_I190__R;
  chan(int<32>) const_decode_0_212_;
  chan(int<64>) const_decode_0_213_;
  chan(int<1>) const_decode_1_65_;
  chan(int<1>) const_decode_0_214_;
  chan(int<32>) const_decode_0_215_;
  chan(int<64>) const_decode_0_216_;
  chan(int<1>) const_decode_1_66_;
  chan(int<1>) const_decode_0_217_;
  chan(int<64>) const_decode_0_218_;
  chan(int<64>) Merge_decode_I131_;
  chan(int<1>) decode_init0;
  chan(int<64>) const_decode_0_219_;
  chan(int<64>) Merge_decode_I132_;
  chan(int<1>) decode_init1;
  chan(int<64>) const_decode_2_3_;
  chan(int<64>) Merge_decode_I133_;
  chan(int<1>) decode_init2;
  chan(int<64>) Merge_decode_I134_;
  chan(int<1>) decode_init3;
  chan(int<64>) Merge_decode_I135_;
  chan(int<1>) decode_init4;
  chan(int<32>) Merge_decode_I136_;
  chan(int<1>) decode_init5;
  chan(int<64>) Merge_decode_I176_;
  chan(int<1>) decode_init6;
  chan(int<64>) Merge_decode_I177_;
  chan(int<1>) decode_init7;
  chan(int<64>) Merge_decode_I178_;
  chan(int<1>) decode_init8;
  chan(int<64>) Merge_decode_I179_;
  chan(int<1>) decode_init9;
  chan(int<32>) Merge_decode_I180_;
  chan(int<1>) decode_init10;
  chan(int<64>) const_decode_0_220_;
  chan(int<32>) decode_I4_filtez_PP0_faked_;
  chan(int<1>) decode_I4_filtez_PP0_faked_0;
  chan(int<64>) decode_I4_filtez_PP0_faked_1;
  chan(int<32>) decode_I4_filtez_PP0_faked_2;
  chan(int<1>) decode_I4_filtez_PP0_faked_0_USE;
  chan(int<64>) const_decode_0_221_;
  chan(int<32>) decode_I4_filtez_PP1_faked_;
  chan(int<1>) decode_I4_filtez_PP1_faked_0;
  chan(int<64>) decode_I4_filtez_PP1_faked_1;
  chan(int<32>) decode_I4_filtez_PP1_faked_2;
  chan(int<1>) decode_I4_filtez_PP1_faked_0_USE;
  chan(int<32>) const_decode_8_0_;
  chan(int<64>) const_decode_0_222_;
  chan(int<32>) decode_I47_upzero_PP1_faked_;
  chan(int<1>) decode_I47_upzero_PP1_faked_0;
  chan(int<64>) decode_I47_upzero_PP1_faked_1;
  chan(int<32>) decode_I47_upzero_PP1_faked_2;
  chan(int<1>) decode_I47_upzero_PP1_faked_0_USE;
  chan(int<64>) const_decode_0_223_;
  chan(int<32>) decode_I47_upzero_PP2_faked_;
  chan(int<1>) decode_I47_upzero_PP2_faked_0;
  chan(int<64>) decode_I47_upzero_PP2_faked_1;
  chan(int<32>) decode_I47_upzero_PP2_faked_2;
  chan(int<1>) decode_I47_upzero_PP2_faked_0_USE;
  chan(int<64>) const_decode_0_224_;
  chan(int<32>) decode_I69_filtez_PP0_faked_;
  chan(int<1>) decode_I69_filtez_PP0_faked_0;
  chan(int<64>) decode_I69_filtez_PP0_faked_1;
  chan(int<32>) decode_I69_filtez_PP0_faked_2;
  chan(int<1>) decode_I69_filtez_PP0_faked_0_USE;
  chan(int<64>) const_decode_0_225_;
  chan(int<32>) decode_I69_filtez_PP1_faked_;
  chan(int<1>) decode_I69_filtez_PP1_faked_0;
  chan(int<64>) decode_I69_filtez_PP1_faked_1;
  chan(int<32>) decode_I69_filtez_PP1_faked_2;
  chan(int<1>) decode_I69_filtez_PP1_faked_0_USE;
  chan(int<32>) const_decode_10_2_;
  chan(int<64>) const_decode_0_226_;
  chan(int<32>) decode_I99_upzero_PP1_faked_;
  chan(int<1>) decode_I99_upzero_PP1_faked_0;
  chan(int<64>) decode_I99_upzero_PP1_faked_1;
  chan(int<32>) decode_I99_upzero_PP1_faked_2;
  chan(int<1>) decode_I99_upzero_PP1_faked_0_USE;
  chan(int<64>) const_decode_0_227_;
  chan(int<32>) decode_I99_upzero_PP2_faked_;
  chan(int<1>) decode_I99_upzero_PP2_faked_0;
  chan(int<64>) decode_I99_upzero_PP2_faked_1;
  chan(int<32>) decode_I99_upzero_PP2_faked_2;
  chan(int<1>) decode_I99_upzero_PP2_faked_0_USE;
  chan(int<32>) decode_I39_GMEM_wl_code_table_faked_;
  chan(int<1>) decode_I39_GMEM_wl_code_table_faked_0_USE;
  chan(int<1>) decode_I39_GMEM_wl_code_table_faked_0;
  chan(int<64>) decode_I39_GMEM_wl_code_table_faked_1;
  chan(int<32>) decode_I39_GMEM_wl_code_table_faked_2;
  chan(int<32>) decode_I92_GMEM_wh_code_table_faked_;
  chan(int<1>) decode_I92_GMEM_wh_code_table_faked_0_USE;
  chan(int<1>) decode_I92_GMEM_wh_code_table_faked_0;
  chan(int<64>) decode_I92_GMEM_wh_code_table_faked_1;
  chan(int<32>) decode_I92_GMEM_wh_code_table_faked_2;
  chan(int<32>) decode_I41_GMEM_ilb_table_faked_;
  chan(int<1>) decode_I41_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) decode_I41_GMEM_ilb_table_faked_0;
  chan(int<64>) decode_I41_GMEM_ilb_table_faked_1;
  chan(int<32>) decode_I41_GMEM_ilb_table_faked_2;
  chan(int<32>) decode_I94_GMEM_ilb_table_faked_;
  chan(int<1>) decode_I94_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) decode_I94_GMEM_ilb_table_faked_0;
  chan(int<64>) decode_I94_GMEM_ilb_table_faked_1;
  chan(int<32>) decode_I94_GMEM_ilb_table_faked_2;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_del_dltx_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_dltx_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_dltx_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_del_dltx_0;
  chan(int<1>) const_decodeGMEM_dec_del_dltx__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_del_dltx_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_del_dltx_0;
  chan(int<1>) intraInv_decodeGMEM_dec_del_dltx_0;
  chan(int<1>) const_decodeGMEM_dec_del_dltx__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_del_dltx_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_dltx_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_dltx_0_R;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_del_dltx_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_del_dltx_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_del_dltx_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_dltx_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_dltx_0_R;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_del_bph_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_bph_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_bph_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_del_bph_0;
  chan(int<1>) const_decodeGMEM_dec_del_bph__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_del_bph_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_del_bph_0;
  chan(int<1>) intraInv_decodeGMEM_dec_del_bph_0;
  chan(int<1>) const_decodeGMEM_dec_del_bph__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_del_bph_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_bph_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_bph_0_R;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_del_bph_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_del_bph_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_del_bph_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_bph_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_bph_0_R;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_del_bpl_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_bpl_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_bpl_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_del_bpl_0;
  chan(int<1>) const_decodeGMEM_dec_del_bpl__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_del_bpl_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_del_bpl_0;
  chan(int<1>) intraInv_decodeGMEM_dec_del_bpl_0;
  chan(int<1>) const_decodeGMEM_dec_del_bpl__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_del_bpl_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_bpl_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_bpl_0_R;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_del_bpl_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_del_bpl_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_del_bpl_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_bpl_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_bpl_0_R;
  chan(int<1>) intraEnablerMerge_decodeupzero_0;
  chan(int<1>) intraStateSplit_decodeupzero_0_L;
  chan(int<1>) intraStateSplit_decodeupzero_0_R;
  chan(int<1>) intraStateInv_decodeupzero_0;
  chan(int<1>) const_decodeupzero__1_0_;
  chan(int<1>) intraStateMerge_decodeupzero_0;
  chan(int<1>) intraStateInit_decodeupzero_0;
  chan(int<1>) intraEnabler_decodeupzero_0;
  chan(int<1>) intraEnabler_decodeupzero_0_source;
  chan(int<1>) intraEnabler_decodeupzero_0_sub;
  chan(int<1>) intraEnabler_decodeupzero_1;
  chan(int<1>) intraEnabler_decodeupzero_1_source;
  chan(int<1>) intraEnabler_decodeupzero_1_sub;
  chan(int<1>) intraInv_decodeupzero_0;
  chan(int<1>) const_decodeupzero__1_1_;
  chan(int<1>) intraAnd_decodeupzero_0;
  chan(int<1>) intraFinalSplit_decodeupzero_0_L;
  chan(int<1>) intraFinalSplit_decodeupzero_0_R;
  chan(int<32>) intraArgMerge_decodeupzero_0_0;
  chan(int<64>) intraArgMerge_decodeupzero_1_0;
  chan(int<64>) intraArgMerge_decodeupzero_2_0;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_del_dhx_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_dhx_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_del_dhx_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_del_dhx_0;
  chan(int<1>) const_decodeGMEM_dec_del_dhx__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_del_dhx_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_del_dhx_0;
  chan(int<1>) intraInv_decodeGMEM_dec_del_dhx_0;
  chan(int<1>) const_decodeGMEM_dec_del_dhx__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_del_dhx_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_dhx_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_del_dhx_0_R;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_del_dhx_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_del_dhx_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_del_dhx_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_dhx_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_del_dhx_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_qq2_code2_table_0;
  chan(int<1>) intraEnabler_decodeGMEM_qq2_code2_table_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_qq2_code2_table_0_sub;
  chan(int<32>) decode_I85_;
  chan(int<1>) intraEnabler_decodeGMEM_qq4_code4_table_0;
  chan(int<1>) intraEnabler_decodeGMEM_qq4_code4_table_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_qq4_code4_table_0_sub;
  chan(int<32>) decode_I21_;
  chan(int<1>) const_decodeGMEM_accumc__1_0_;
  chan(int<1>) loopCondMerge_decodeGMEM_accumc_0;
  chan(int<1>) loopCondInit_decodeGMEM_accumc_0;
  chan(int<1>) const_decodeGMEM_accumc__1_1_;
  chan(int<1>) loopCondMerge_decodeGMEM_accumc_1;
  chan(int<1>) loopCondInit_decodeGMEM_accumc_1;
  chan(int<1>) interEnablerMerge_decodeGMEM_accumc_0;
  chan(int<1>) interStateSplit_decodeGMEM_accumc_0_L;
  chan(int<1>) interStateSplit_decodeGMEM_accumc_0_R;
  chan(int<1>) interStateInv_decodeGMEM_accumc_0;
  chan(int<1>) const_decodeGMEM_accumc__1_2_;
  chan(int<1>) interStateMerge_decodeGMEM_accumc_0;
  chan(int<1>) interStateInit_decodeGMEM_accumc_0;
  chan(int<1>) interInv_decodeGMEM_accumc_0;
  chan(int<1>) const_decodeGMEM_accumc__1_3_;
  chan(int<1>) interAnd_decodeGMEM_accumc_0;
  chan(int<1>) interFinalSplit_decodeGMEM_accumc_0_L;
  chan(int<1>) interFinalSplit_decodeGMEM_accumc_0_R;
  chan(int<1>) loopInit_decodeGMEM_accumc_0;
  chan(int<1>) loopBbSelectMerge_decodeGMEM_accumc_0;
  chan(int<1>) const_decodeGMEM_accumc__0_0_;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumc_0_L;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumc_0_R;
  chan(int<1>) loopCondSelectMerge_decodeGMEM_accumc_0;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumc_0_L;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumc_0_R;
  chan(int<1>) loopOr_decodeGMEM_accumc_0;
  chan(int<1>) loopXor_decodeGMEM_accumc_0;
  chan(int<1>) loopInv_decodeGMEM_accumc_0;
  chan(int<1>) const_decodeGMEM_accumc__1_4_;
  chan(int<1>) interEnablerMerge_decodeGMEM_accumc_1;
  chan(int<1>) interStateSplit_decodeGMEM_accumc_1_L;
  chan(int<1>) interStateSplit_decodeGMEM_accumc_1_R;
  chan(int<1>) interStateInv_decodeGMEM_accumc_1;
  chan(int<1>) const_decodeGMEM_accumc__1_5_;
  chan(int<1>) interStateMerge_decodeGMEM_accumc_1;
  chan(int<1>) interStateInit_decodeGMEM_accumc_1;
  chan(int<1>) interInv_decodeGMEM_accumc_1;
  chan(int<1>) const_decodeGMEM_accumc__1_6_;
  chan(int<1>) interAnd_decodeGMEM_accumc_1;
  chan(int<1>) interFinalSplit_decodeGMEM_accumc_1_L;
  chan(int<1>) interFinalSplit_decodeGMEM_accumc_1_R;
  chan(int<1>) interEnablerMerge_decodeGMEM_accumc_2;
  chan(int<1>) interStateSplit_decodeGMEM_accumc_2_L;
  chan(int<1>) interStateSplit_decodeGMEM_accumc_2_R;
  chan(int<1>) interStateInv_decodeGMEM_accumc_2;
  chan(int<1>) const_decodeGMEM_accumc__1_7_;
  chan(int<1>) interStateMerge_decodeGMEM_accumc_2;
  chan(int<1>) interStateInit_decodeGMEM_accumc_2;
  chan(int<1>) interInv_decodeGMEM_accumc_2;
  chan(int<1>) const_decodeGMEM_accumc__1_8_;
  chan(int<1>) interAnd_decodeGMEM_accumc_2;
  chan(int<1>) interFinalSplit_decodeGMEM_accumc_2_L;
  chan(int<1>) interFinalSplit_decodeGMEM_accumc_2_R;
  chan(int<1>) loopInit_decodeGMEM_accumc_1;
  chan(int<1>) loopBbSelectMerge_decodeGMEM_accumc_1;
  chan(int<1>) const_decodeGMEM_accumc__0_1_;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumc_1_L;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumc_1_R;
  chan(int<1>) loopCondSelectMerge_decodeGMEM_accumc_1;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumc_1_L;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumc_1_R;
  chan(int<1>) loopOr_decodeGMEM_accumc_1;
  chan(int<1>) loopXor_decodeGMEM_accumc_1;
  chan(int<1>) loopInv_decodeGMEM_accumc_1;
  chan(int<1>) const_decodeGMEM_accumc__1_9_;
  chan(int<1>) interArgMerge_decodeGMEM_accumc_0_0;
  chan(int<64>) interArgMerge_decodeGMEM_accumc_1_0;
  chan(int<32>) interArgMerge_decodeGMEM_accumc_2_0;
  chan(int<32>) interOutSplit_decodeGMEM_accumc_0_L;
  chan(int<32>) interOutSplit_decodeGMEM_accumc_0_R;
  chan(int<1>) interArgMerge_decodeGMEM_accumc_0_1;
  chan(int<64>) interArgMerge_decodeGMEM_accumc_1_1;
  chan(int<32>) interArgMerge_decodeGMEM_accumc_2_1;
  chan(int<32>) interOutSplit_decodeGMEM_accumc_1_L;
  chan(int<32>) interOutSplit_decodeGMEM_accumc_1_R;
  chan(int<1>) interArgMerge_decodeGMEM_accumc_0_2;
  chan(int<64>) interArgMerge_decodeGMEM_accumc_1_2;
  chan(int<32>) interArgMerge_decodeGMEM_accumc_2_2;
  chan(int<32>) interOutSplit_decodeGMEM_accumc_2_L;
  chan(int<32>) interOutSplit_decodeGMEM_accumc_2_R;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_0;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_0_sub;
  chan(int<32>) decode_I146_;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_1;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_1_sub;
  chan(int<32>) decode_I156_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_accumc_0;
  chan(int<1>) intraStateSplit_decodeGMEM_accumc_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_accumc_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_accumc_0;
  chan(int<1>) const_decodeGMEM_accumc__1_10_;
  chan(int<1>) intraStateMerge_decodeGMEM_accumc_0;
  chan(int<1>) intraStateInit_decodeGMEM_accumc_0;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_2;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_2_sub;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_3;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_3_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_3_sub;
  chan(int<1>) intraInv_decodeGMEM_accumc_0;
  chan(int<1>) const_decodeGMEM_accumc__1_11_;
  chan(int<1>) intraAnd_decodeGMEM_accumc_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_accumc_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_accumc_0_R;
  chan(int<32>) decode_I181_;
  chan(int<1>) intraArgMerge_decodeGMEM_accumc_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_accumc_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_accumc_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_accumc_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_accumc_0_R;
  chan(int<32>) decode_I182_;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_4;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_4_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumc_4_sub;
  chan(int<32>) decode_I193_;
  chan(int<1>) const_decodeGMEM_accumd__1_0_;
  chan(int<1>) loopCondMerge_decodeGMEM_accumd_0;
  chan(int<1>) loopCondInit_decodeGMEM_accumd_0;
  chan(int<1>) const_decodeGMEM_accumd__1_1_;
  chan(int<1>) loopCondMerge_decodeGMEM_accumd_1;
  chan(int<1>) loopCondInit_decodeGMEM_accumd_1;
  chan(int<1>) interEnablerMerge_decodeGMEM_accumd_0;
  chan(int<1>) interStateSplit_decodeGMEM_accumd_0_L;
  chan(int<1>) interStateSplit_decodeGMEM_accumd_0_R;
  chan(int<1>) interStateInv_decodeGMEM_accumd_0;
  chan(int<1>) const_decodeGMEM_accumd__1_2_;
  chan(int<1>) interStateMerge_decodeGMEM_accumd_0;
  chan(int<1>) interStateInit_decodeGMEM_accumd_0;
  chan(int<1>) interInv_decodeGMEM_accumd_0;
  chan(int<1>) const_decodeGMEM_accumd__1_3_;
  chan(int<1>) interAnd_decodeGMEM_accumd_0;
  chan(int<1>) interFinalSplit_decodeGMEM_accumd_0_L;
  chan(int<1>) interFinalSplit_decodeGMEM_accumd_0_R;
  chan(int<1>) loopInit_decodeGMEM_accumd_0;
  chan(int<1>) loopBbSelectMerge_decodeGMEM_accumd_0;
  chan(int<1>) const_decodeGMEM_accumd__0_0_;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumd_0_L;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumd_0_R;
  chan(int<1>) loopCondSelectMerge_decodeGMEM_accumd_0;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumd_0_L;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumd_0_R;
  chan(int<1>) loopOr_decodeGMEM_accumd_0;
  chan(int<1>) loopXor_decodeGMEM_accumd_0;
  chan(int<1>) loopInv_decodeGMEM_accumd_0;
  chan(int<1>) const_decodeGMEM_accumd__1_4_;
  chan(int<1>) interEnablerMerge_decodeGMEM_accumd_1;
  chan(int<1>) interStateSplit_decodeGMEM_accumd_1_L;
  chan(int<1>) interStateSplit_decodeGMEM_accumd_1_R;
  chan(int<1>) interStateInv_decodeGMEM_accumd_1;
  chan(int<1>) const_decodeGMEM_accumd__1_5_;
  chan(int<1>) interStateMerge_decodeGMEM_accumd_1;
  chan(int<1>) interStateInit_decodeGMEM_accumd_1;
  chan(int<1>) interInv_decodeGMEM_accumd_1;
  chan(int<1>) const_decodeGMEM_accumd__1_6_;
  chan(int<1>) interAnd_decodeGMEM_accumd_1;
  chan(int<1>) interFinalSplit_decodeGMEM_accumd_1_L;
  chan(int<1>) interFinalSplit_decodeGMEM_accumd_1_R;
  chan(int<1>) interEnablerMerge_decodeGMEM_accumd_2;
  chan(int<1>) interStateSplit_decodeGMEM_accumd_2_L;
  chan(int<1>) interStateSplit_decodeGMEM_accumd_2_R;
  chan(int<1>) interStateInv_decodeGMEM_accumd_2;
  chan(int<1>) const_decodeGMEM_accumd__1_7_;
  chan(int<1>) interStateMerge_decodeGMEM_accumd_2;
  chan(int<1>) interStateInit_decodeGMEM_accumd_2;
  chan(int<1>) interInv_decodeGMEM_accumd_2;
  chan(int<1>) const_decodeGMEM_accumd__1_8_;
  chan(int<1>) interAnd_decodeGMEM_accumd_2;
  chan(int<1>) interFinalSplit_decodeGMEM_accumd_2_L;
  chan(int<1>) interFinalSplit_decodeGMEM_accumd_2_R;
  chan(int<1>) loopInit_decodeGMEM_accumd_1;
  chan(int<1>) loopBbSelectMerge_decodeGMEM_accumd_1;
  chan(int<1>) const_decodeGMEM_accumd__0_1_;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumd_1_L;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_accumd_1_R;
  chan(int<1>) loopCondSelectMerge_decodeGMEM_accumd_1;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumd_1_L;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_accumd_1_R;
  chan(int<1>) loopOr_decodeGMEM_accumd_1;
  chan(int<1>) loopXor_decodeGMEM_accumd_1;
  chan(int<1>) loopInv_decodeGMEM_accumd_1;
  chan(int<1>) const_decodeGMEM_accumd__1_9_;
  chan(int<1>) interArgMerge_decodeGMEM_accumd_0_0;
  chan(int<64>) interArgMerge_decodeGMEM_accumd_1_0;
  chan(int<32>) interArgMerge_decodeGMEM_accumd_2_0;
  chan(int<32>) interOutSplit_decodeGMEM_accumd_0_L;
  chan(int<32>) interOutSplit_decodeGMEM_accumd_0_R;
  chan(int<1>) interArgMerge_decodeGMEM_accumd_0_1;
  chan(int<64>) interArgMerge_decodeGMEM_accumd_1_1;
  chan(int<32>) interArgMerge_decodeGMEM_accumd_2_1;
  chan(int<32>) interOutSplit_decodeGMEM_accumd_1_L;
  chan(int<32>) interOutSplit_decodeGMEM_accumd_1_R;
  chan(int<1>) interArgMerge_decodeGMEM_accumd_0_2;
  chan(int<64>) interArgMerge_decodeGMEM_accumd_1_2;
  chan(int<32>) interArgMerge_decodeGMEM_accumd_2_2;
  chan(int<32>) interOutSplit_decodeGMEM_accumd_2_L;
  chan(int<32>) interOutSplit_decodeGMEM_accumd_2_R;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_0;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_0_sub;
  chan(int<32>) decode_I137_;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_1;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_1_sub;
  chan(int<32>) decode_I163_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_accumd_0;
  chan(int<1>) intraStateSplit_decodeGMEM_accumd_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_accumd_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_accumd_0;
  chan(int<1>) const_decodeGMEM_accumd__1_10_;
  chan(int<1>) intraStateMerge_decodeGMEM_accumd_0;
  chan(int<1>) intraStateInit_decodeGMEM_accumd_0;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_2;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_2_sub;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_3;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_3_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_3_sub;
  chan(int<1>) intraInv_decodeGMEM_accumd_0;
  chan(int<1>) const_decodeGMEM_accumd__1_11_;
  chan(int<1>) intraAnd_decodeGMEM_accumd_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_accumd_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_accumd_0_R;
  chan(int<32>) decode_I183_;
  chan(int<1>) intraArgMerge_decodeGMEM_accumd_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_accumd_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_accumd_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_accumd_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_accumd_0_R;
  chan(int<32>) decode_I184_;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_4;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_4_source;
  chan(int<1>) intraEnabler_decodeGMEM_accumd_4_sub;
  chan(int<32>) decode_I195_;
  chan(int<1>) intraEnabler_decodeGMEM_qq6_code6_table_0;
  chan(int<1>) intraEnabler_decodeGMEM_qq6_code6_table_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_qq6_code6_table_0_sub;
  chan(int<32>) decode_I30_;
  chan(int<1>) intraEnabler_decodeGMEM_rh_0;
  chan(int<1>) intraEnabler_decodeGMEM_rh_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_rh_0_sub;
  chan(int<32>) decode_I113_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_rl_0;
  chan(int<1>) intraStateSplit_decodeGMEM_rl_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_rl_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_rl_0;
  chan(int<1>) const_decodeGMEM_rl__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_rl_0;
  chan(int<1>) intraStateInit_decodeGMEM_rl_0;
  chan(int<1>) intraEnabler_decodeGMEM_rl_0;
  chan(int<1>) intraEnabler_decodeGMEM_rl_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_rl_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_rl_1;
  chan(int<1>) intraEnabler_decodeGMEM_rl_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_rl_1_sub;
  chan(int<1>) intraInv_decodeGMEM_rl_0;
  chan(int<1>) const_decodeGMEM_rl__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_rl_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_rl_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_rl_0_R;
  chan(int<32>) decode_I37_;
  chan(int<1>) intraArgMerge_decodeGMEM_rl_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_rl_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_rl_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_rl_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_rl_0_R;
  chan(int<32>) decode_I121_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ah1_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah1_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah1_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ah1_0;
  chan(int<1>) const_decodeGMEM_dec_ah1__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ah1_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ah1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ah1_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah1_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah1_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ah1_1;
  chan(int<1>) const_decodeGMEM_dec_ah1__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ah1_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ah1_1;
  chan(int<1>) intraInv_decodeGMEM_dec_ah1_0;
  chan(int<1>) const_decodeGMEM_dec_ah1__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ah1_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah1_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah1_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_1_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ah1_2;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah1_2_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah1_2_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ah1_2;
  chan(int<1>) const_decodeGMEM_dec_ah1__1_3_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ah1_2;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ah1_2;
  chan(int<1>) intraInv_decodeGMEM_dec_ah1_1;
  chan(int<1>) const_decodeGMEM_dec_ah1__1_4_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ah1_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah1_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah1_1_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_2_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_3;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_3_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah1_3_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_ah1_2;
  chan(int<1>) const_decodeGMEM_dec_ah1__1_5_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ah1_2;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah1_2_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah1_2_R;
  chan(int<32>) decode_I72_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ah1_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ah1_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ah1_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah1_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah1_0_R;
  chan(int<32>) decode_I100_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ah1_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ah1_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ah1_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah1_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah1_1_R;
  chan(int<32>) decode_I107_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ah1_0_2;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ah1_1_2;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ah1_2_2;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah1_2_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah1_2_R;
  chan(int<32>) decode_I109_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_sh_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_sh_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_sh_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_sh_0;
  chan(int<1>) const_decodeGMEM_dec_sh__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_sh_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_sh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sh_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sh_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sh_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sh_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sh_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_sh_0;
  chan(int<1>) const_decodeGMEM_dec_sh__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_sh_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_sh_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_sh_0_R;
  chan(int<32>) decode_I79_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_sh_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_sh_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_sh_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_sh_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_sh_0_R;
  chan(int<32>) decode_I110_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ah2_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah2_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah2_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ah2_0;
  chan(int<1>) const_decodeGMEM_dec_ah2__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ah2_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ah2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ah2_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah2_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ah2_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ah2_1;
  chan(int<1>) const_decodeGMEM_dec_ah2__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ah2_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ah2_1;
  chan(int<1>) intraInv_decodeGMEM_dec_ah2_0;
  chan(int<1>) const_decodeGMEM_dec_ah2__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ah2_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah2_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah2_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ah2_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_ah2_1;
  chan(int<1>) const_decodeGMEM_dec_ah2__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ah2_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah2_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ah2_1_R;
  chan(int<32>) decode_I74_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ah2_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ah2_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ah2_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah2_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah2_0_R;
  chan(int<32>) decode_I101_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ah2_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ah2_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ah2_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah2_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ah2_1_R;
  chan(int<32>) decode_I106_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_ilr_0;
  chan(int<1>) intraStateSplit_decodeGMEM_ilr_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_ilr_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_ilr_0;
  chan(int<1>) const_decodeGMEM_ilr__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_ilr_0;
  chan(int<1>) intraStateInit_decodeGMEM_ilr_0;
  chan(int<1>) intraEnabler_decodeGMEM_ilr_0;
  chan(int<1>) intraEnabler_decodeGMEM_ilr_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_ilr_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_ilr_1;
  chan(int<1>) intraEnabler_decodeGMEM_ilr_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_ilr_1_sub;
  chan(int<1>) intraInv_decodeGMEM_ilr_0;
  chan(int<1>) const_decodeGMEM_ilr__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_ilr_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_ilr_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_ilr_0_R;
  chan(int<32>) decode_I1_;
  chan(int<1>) intraArgMerge_decodeGMEM_ilr_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_ilr_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_ilr_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_ilr_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_ilr_0_R;
  chan(int<32>) decode_I17_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_al1_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al1_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al1_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_al1_0;
  chan(int<1>) const_decodeGMEM_dec_al1__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_al1_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_al1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_al1_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al1_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al1_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_al1_1;
  chan(int<1>) const_decodeGMEM_dec_al1__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_al1_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_al1_1;
  chan(int<1>) intraInv_decodeGMEM_dec_al1_0;
  chan(int<1>) const_decodeGMEM_dec_al1__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_al1_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al1_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al1_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_1_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_al1_2;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al1_2_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al1_2_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_al1_2;
  chan(int<1>) const_decodeGMEM_dec_al1__1_3_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_al1_2;
  chan(int<1>) intraStateInit_decodeGMEM_dec_al1_2;
  chan(int<1>) intraInv_decodeGMEM_dec_al1_1;
  chan(int<1>) const_decodeGMEM_dec_al1__1_4_;
  chan(int<1>) intraAnd_decodeGMEM_dec_al1_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al1_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al1_1_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_2_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_3;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_3_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al1_3_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_al1_2;
  chan(int<1>) const_decodeGMEM_dec_al1__1_5_;
  chan(int<1>) intraAnd_decodeGMEM_dec_al1_2;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al1_2_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al1_2_R;
  chan(int<32>) decode_I7_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_al1_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_al1_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_al1_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al1_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al1_0_R;
  chan(int<32>) decode_I48_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_al1_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_al1_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_al1_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al1_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al1_1_R;
  chan(int<32>) decode_I55_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_al1_0_2;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_al1_1_2;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_al1_2_2;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al1_2_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al1_2_R;
  chan(int<32>) decode_I57_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_sl_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_sl_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_sl_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_sl_0;
  chan(int<1>) const_decodeGMEM_dec_sl__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_sl_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_sl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sl_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sl_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sl_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sl_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sl_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_sl_0;
  chan(int<1>) const_decodeGMEM_dec_sl__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_sl_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_sl_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_sl_0_R;
  chan(int<32>) decode_I14_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_sl_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_sl_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_sl_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_sl_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_sl_0_R;
  chan(int<32>) decode_I58_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_al2_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al2_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al2_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_al2_0;
  chan(int<1>) const_decodeGMEM_dec_al2__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_al2_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_al2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_al2_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al2_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_al2_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_al2_1;
  chan(int<1>) const_decodeGMEM_dec_al2__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_al2_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_al2_1;
  chan(int<1>) intraInv_decodeGMEM_dec_al2_0;
  chan(int<1>) const_decodeGMEM_dec_al2__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_al2_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al2_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al2_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_al2_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_al2_1;
  chan(int<1>) const_decodeGMEM_dec_al2__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_al2_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al2_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_al2_1_R;
  chan(int<32>) decode_I9_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_al2_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_al2_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_al2_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al2_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al2_0_R;
  chan(int<32>) decode_I49_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_al2_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_al2_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_al2_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al2_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_al2_1_R;
  chan(int<32>) decode_I54_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_rlt1_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rlt1_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rlt1_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_rlt1_0;
  chan(int<1>) const_decodeGMEM_dec_rlt1__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_rlt1_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_rlt1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_rlt1_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rlt1_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rlt1_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_rlt1_1;
  chan(int<1>) const_decodeGMEM_dec_rlt1__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_rlt1_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_rlt1_1;
  chan(int<1>) intraInv_decodeGMEM_dec_rlt1_0;
  chan(int<1>) const_decodeGMEM_dec_rlt1__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_rlt1_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rlt1_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rlt1_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt1_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_rlt1_1;
  chan(int<1>) const_decodeGMEM_dec_rlt1__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_rlt1_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rlt1_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rlt1_1_R;
  chan(int<32>) decode_I6_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_rlt1_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_rlt1_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_rlt1_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rlt1_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rlt1_0_R;
  chan(int<32>) decode_I62_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_rlt1_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_rlt1_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_rlt1_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rlt1_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rlt1_1_R;
  chan(int<32>) decode_I64_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_rlt2_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rlt2_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rlt2_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_rlt2_0;
  chan(int<1>) const_decodeGMEM_dec_rlt2__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_rlt2_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_rlt2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt2_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt2_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt2_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt2_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt2_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_rlt2_0;
  chan(int<1>) const_decodeGMEM_dec_rlt2__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_rlt2_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rlt2_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rlt2_0_R;
  chan(int<32>) decode_I8_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_rlt2_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_rlt2_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_rlt2_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rlt2_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rlt2_0_R;
  chan(int<32>) decode_I63_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_dlt_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_dlt_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_dlt_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_dlt_0;
  chan(int<1>) const_decodeGMEM_dec_dlt__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_dlt_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_dlt_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_dlt_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_dlt_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_dlt_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_dlt_1;
  chan(int<1>) const_decodeGMEM_dec_dlt__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_dlt_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_dlt_1;
  chan(int<1>) intraInv_decodeGMEM_dec_dlt_0;
  chan(int<1>) const_decodeGMEM_dec_dlt__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_dlt_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_dlt_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_dlt_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dlt_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_dlt_1;
  chan(int<1>) const_decodeGMEM_dec_dlt__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_dlt_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_dlt_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_dlt_1_R;
  chan(int<32>) decode_I26_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_dlt_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_dlt_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_dlt_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_dlt_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_dlt_0_R;
  chan(int<32>) decode_I43_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_dlt_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_dlt_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_dlt_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_dlt_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_dlt_1_R;
  chan(int<32>) decode_I59_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_dh_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_dh_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_dh_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_dh_0;
  chan(int<1>) const_decodeGMEM_dec_dh__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_dh_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_dh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dh_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dh_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dh_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dh_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_dh_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_dh_0;
  chan(int<1>) const_decodeGMEM_dec_dh__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_dh_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_dh_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_dh_0_R;
  chan(int<32>) decode_I90_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_dh_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_dh_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_dh_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_dh_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_dh_0_R;
  chan(int<32>) decode_I111_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_plt_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_plt_0;
  chan(int<1>) const_decodeGMEM_dec_plt__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_plt_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_plt_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_plt_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_plt_1;
  chan(int<1>) const_decodeGMEM_dec_plt__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_plt_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_plt_1;
  chan(int<1>) intraInv_decodeGMEM_dec_plt_0;
  chan(int<1>) const_decodeGMEM_dec_plt__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_plt_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_plt_1;
  chan(int<1>) const_decodeGMEM_dec_plt__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_plt_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt_1_R;
  chan(int<32>) decode_I46_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_plt_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_plt_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_plt_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt_0_R;
  chan(int<32>) decode_I50_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_plt_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_plt_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_plt_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt_1_R;
  chan(int<32>) decode_I67_;
  chan(int<1>) intraEnablerMerge_decodeuppol1_0;
  chan(int<1>) intraStateSplit_decodeuppol1_0_L;
  chan(int<1>) intraStateSplit_decodeuppol1_0_R;
  chan(int<1>) intraStateInv_decodeuppol1_0;
  chan(int<1>) const_decodeuppol1__1_0_;
  chan(int<1>) intraStateMerge_decodeuppol1_0;
  chan(int<1>) intraStateInit_decodeuppol1_0;
  chan(int<1>) intraEnabler_decodeuppol1_0;
  chan(int<1>) intraEnabler_decodeuppol1_0_source;
  chan(int<1>) intraEnabler_decodeuppol1_0_sub;
  chan(int<1>) intraEnabler_decodeuppol1_1;
  chan(int<1>) intraEnabler_decodeuppol1_1_source;
  chan(int<1>) intraEnabler_decodeuppol1_1_sub;
  chan(int<1>) intraInv_decodeuppol1_0;
  chan(int<1>) const_decodeuppol1__1_1_;
  chan(int<1>) intraAnd_decodeuppol1_0;
  chan(int<1>) intraFinalSplit_decodeuppol1_0_L;
  chan(int<1>) intraFinalSplit_decodeuppol1_0_R;
  chan(int<32>) intraArgMerge_decodeuppol1_0_0;
  chan(int<32>) intraArgMerge_decodeuppol1_1_0;
  chan(int<32>) intraArgMerge_decodeuppol1_2_0;
  chan(int<32>) intraArgMerge_decodeuppol1_3_0;
  chan(int<32>) intraOutSplit_decodeuppol1_0_L;
  chan(int<32>) intraOutSplit_decodeuppol1_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rlt_0_sub;
  chan(int<32>) decode_I61_;
  chan(int<1>) intraEnablerMerge_decodeuppol2_0;
  chan(int<1>) intraStateSplit_decodeuppol2_0_L;
  chan(int<1>) intraStateSplit_decodeuppol2_0_R;
  chan(int<1>) intraStateInv_decodeuppol2_0;
  chan(int<1>) const_decodeuppol2__1_0_;
  chan(int<1>) intraStateMerge_decodeuppol2_0;
  chan(int<1>) intraStateInit_decodeuppol2_0;
  chan(int<1>) intraEnabler_decodeuppol2_0;
  chan(int<1>) intraEnabler_decodeuppol2_0_source;
  chan(int<1>) intraEnabler_decodeuppol2_0_sub;
  chan(int<1>) intraEnabler_decodeuppol2_1;
  chan(int<1>) intraEnabler_decodeuppol2_1_source;
  chan(int<1>) intraEnabler_decodeuppol2_1_sub;
  chan(int<1>) intraInv_decodeuppol2_0;
  chan(int<1>) const_decodeuppol2__1_1_;
  chan(int<1>) intraAnd_decodeuppol2_0;
  chan(int<1>) intraFinalSplit_decodeuppol2_0_L;
  chan(int<1>) intraFinalSplit_decodeuppol2_0_R;
  chan(int<32>) intraArgMerge_decodeuppol2_0_0;
  chan(int<32>) intraArgMerge_decodeuppol2_1_0;
  chan(int<32>) intraArgMerge_decodeuppol2_2_0;
  chan(int<32>) intraArgMerge_decodeuppol2_3_0;
  chan(int<32>) intraArgMerge_decodeuppol2_4_0;
  chan(int<32>) intraOutSplit_decodeuppol2_0_L;
  chan(int<32>) intraOutSplit_decodeuppol2_0_R;
  chan(int<1>) intraEnabler_decodelogscl_0;
  chan(int<1>) intraEnabler_decodelogscl_0_source;
  chan(int<1>) intraEnabler_decodelogscl_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_szh_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szh_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szh_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_szh_0;
  chan(int<1>) const_decodeGMEM_dec_szh__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_szh_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_szh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_szh_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szh_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szh_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_szh_1;
  chan(int<1>) const_decodeGMEM_dec_szh__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_szh_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_szh_1;
  chan(int<1>) intraInv_decodeGMEM_dec_szh_0;
  chan(int<1>) const_decodeGMEM_dec_szh__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_szh_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szh_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szh_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szh_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_szh_1;
  chan(int<1>) const_decodeGMEM_dec_szh__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_szh_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szh_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szh_1_R;
  chan(int<32>) decode_I70_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_szh_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_szh_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_szh_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szh_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szh_0_R;
  chan(int<32>) decode_I77_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_szh_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_szh_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_szh_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szh_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szh_1_R;
  chan(int<32>) decode_I96_;
  chan(int<1>) intraEnabler_decodeGMEM_xout1_0;
  chan(int<1>) intraEnabler_decodeGMEM_xout1_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_xout1_0_sub;
  chan(int<32>) decode_I171_;
  chan(int<1>) intraEnabler_decodeGMEM_xout2_0;
  chan(int<1>) intraEnabler_decodeGMEM_xout2_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_xout2_0_sub;
  chan(int<32>) decode_I174_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ph_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ph_0;
  chan(int<1>) const_decodeGMEM_dec_ph__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ph_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ph_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ph_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ph_1;
  chan(int<1>) const_decodeGMEM_dec_ph__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ph_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ph_1;
  chan(int<1>) intraInv_decodeGMEM_dec_ph_0;
  chan(int<1>) const_decodeGMEM_dec_ph__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ph_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_ph_1;
  chan(int<1>) const_decodeGMEM_dec_ph__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ph_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph_1_R;
  chan(int<32>) decode_I98_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ph_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ph_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ph_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph_0_R;
  chan(int<32>) decode_I102_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ph_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ph_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ph_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph_1_R;
  chan(int<32>) decode_I119_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_szl_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szl_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szl_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_szl_0;
  chan(int<1>) const_decodeGMEM_dec_szl__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_szl_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_szl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_szl_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szl_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_szl_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_szl_1;
  chan(int<1>) const_decodeGMEM_dec_szl__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_szl_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_szl_1;
  chan(int<1>) intraInv_decodeGMEM_dec_szl_0;
  chan(int<1>) const_decodeGMEM_dec_szl__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_szl_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szl_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szl_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_szl_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_szl_1;
  chan(int<1>) const_decodeGMEM_dec_szl__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_szl_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szl_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_szl_1_R;
  chan(int<32>) decode_I5_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_szl_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_szl_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_szl_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szl_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szl_0_R;
  chan(int<32>) decode_I12_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_szl_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_szl_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_szl_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szl_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_szl_1_R;
  chan(int<32>) decode_I44_;
  chan(int<1>) intraEnabler_decodelogsch_0;
  chan(int<1>) intraEnabler_decodelogsch_0_source;
  chan(int<1>) intraEnabler_decodelogsch_0_sub;
  chan(int<1>) const_decodeGMEM_h__1_0_;
  chan(int<1>) loopCondMerge_decodeGMEM_h_0;
  chan(int<1>) loopCondInit_decodeGMEM_h_0;
  chan(int<1>) interEnablerMerge_decodeGMEM_h_0;
  chan(int<1>) interStateSplit_decodeGMEM_h_0_L;
  chan(int<1>) interStateSplit_decodeGMEM_h_0_R;
  chan(int<1>) interStateInv_decodeGMEM_h_0;
  chan(int<1>) const_decodeGMEM_h__1_1_;
  chan(int<1>) interStateMerge_decodeGMEM_h_0;
  chan(int<1>) interStateInit_decodeGMEM_h_0;
  chan(int<1>) interInv_decodeGMEM_h_0;
  chan(int<1>) const_decodeGMEM_h__1_2_;
  chan(int<1>) interAnd_decodeGMEM_h_0;
  chan(int<1>) interFinalSplit_decodeGMEM_h_0_L;
  chan(int<1>) interFinalSplit_decodeGMEM_h_0_R;
  chan(int<1>) loopInit_decodeGMEM_h_0;
  chan(int<1>) loopBbSelectMerge_decodeGMEM_h_0;
  chan(int<1>) const_decodeGMEM_h__0_0_;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_h_0_L;
  chan(int<1>) loopBbSelectSplit_decodeGMEM_h_0_R;
  chan(int<1>) loopCondSelectMerge_decodeGMEM_h_0;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_h_0_L;
  chan(int<1>) loopCondSelectSplit_decodeGMEM_h_0_R;
  chan(int<1>) loopOr_decodeGMEM_h_0;
  chan(int<1>) loopXor_decodeGMEM_h_0;
  chan(int<1>) loopInv_decodeGMEM_h_0;
  chan(int<1>) const_decodeGMEM_h__1_3_;
  chan(int<1>) interArgMerge_decodeGMEM_h_0_0;
  chan(int<64>) interArgMerge_decodeGMEM_h_1_0;
  chan(int<32>) interArgMerge_decodeGMEM_h_2_0;
  chan(int<32>) interOutSplit_decodeGMEM_h_0_L;
  chan(int<32>) interOutSplit_decodeGMEM_h_0_R;
  chan(int<1>) intraEnablerMerge_decodeGMEM_h_0;
  chan(int<1>) intraStateSplit_decodeGMEM_h_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_h_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_h_0;
  chan(int<1>) const_decodeGMEM_h__1_4_;
  chan(int<1>) intraStateMerge_decodeGMEM_h_0;
  chan(int<1>) intraStateInit_decodeGMEM_h_0;
  chan(int<1>) intraEnabler_decodeGMEM_h_0;
  chan(int<1>) intraEnabler_decodeGMEM_h_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_h_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_h_1;
  chan(int<1>) intraEnabler_decodeGMEM_h_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_h_1_sub;
  chan(int<1>) intraInv_decodeGMEM_h_0;
  chan(int<1>) const_decodeGMEM_h__1_5_;
  chan(int<1>) intraAnd_decodeGMEM_h_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_h_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_h_0_R;
  chan(int<32>) decode_I140_;
  chan(int<1>) intraArgMerge_decodeGMEM_h_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_h_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_h_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_h_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_h_0_R;
  chan(int<32>) decode_I148_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_h_1;
  chan(int<1>) intraStateSplit_decodeGMEM_h_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_h_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_h_1;
  chan(int<1>) const_decodeGMEM_h__1_6_;
  chan(int<1>) intraStateMerge_decodeGMEM_h_1;
  chan(int<1>) intraStateInit_decodeGMEM_h_1;
  chan(int<1>) intraEnabler_decodeGMEM_h_2;
  chan(int<1>) intraEnabler_decodeGMEM_h_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_h_2_sub;
  chan(int<1>) intraEnabler_decodeGMEM_h_3;
  chan(int<1>) intraEnabler_decodeGMEM_h_3_source;
  chan(int<1>) intraEnabler_decodeGMEM_h_3_sub;
  chan(int<1>) intraInv_decodeGMEM_h_1;
  chan(int<1>) const_decodeGMEM_h__1_7_;
  chan(int<1>) intraAnd_decodeGMEM_h_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_h_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_h_1_R;
  chan(int<32>) decode_I159_;
  chan(int<1>) intraArgMerge_decodeGMEM_h_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_h_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_h_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_h_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_h_1_R;
  chan(int<32>) decode_I165_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_ilb_table_0;
  chan(int<1>) intraStateSplit_decodeGMEM_ilb_table_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_ilb_table_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_ilb_table_0;
  chan(int<1>) const_decodeGMEM_ilb_table__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_ilb_table_0;
  chan(int<1>) intraStateInit_decodeGMEM_ilb_table_0;
  chan(int<1>) intraInv_decodeGMEM_ilb_table_0;
  chan(int<1>) const_decodeGMEM_ilb_table__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_ilb_table_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_ilb_table_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_ilb_table_0_R;
  chan(int<1>) intraArgMerge_decodeGMEM_ilb_table_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_ilb_table_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_ilb_table_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_ilb_table_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_ilb_table_0_R;
  chan(int<1>) intraEnablerMerge_decodescalel_0;
  chan(int<1>) intraStateSplit_decodescalel_0_L;
  chan(int<1>) intraStateSplit_decodescalel_0_R;
  chan(int<1>) intraStateInv_decodescalel_0;
  chan(int<1>) const_decodescalel__1_0_;
  chan(int<1>) intraStateMerge_decodescalel_0;
  chan(int<1>) intraStateInit_decodescalel_0;
  chan(int<1>) intraEnabler_decodescalel_0;
  chan(int<1>) intraEnabler_decodescalel_0_source;
  chan(int<1>) intraEnabler_decodescalel_0_sub;
  chan(int<1>) intraEnabler_decodescalel_1;
  chan(int<1>) intraEnabler_decodescalel_1_source;
  chan(int<1>) intraEnabler_decodescalel_1_sub;
  chan(int<1>) intraInv_decodescalel_0;
  chan(int<1>) const_decodescalel__1_1_;
  chan(int<1>) intraAnd_decodescalel_0;
  chan(int<1>) intraFinalSplit_decodescalel_0_L;
  chan(int<1>) intraFinalSplit_decodescalel_0_R;
  chan(int<32>) intraArgMerge_decodescalel_0_0;
  chan(int<32>) intraArgMerge_decodescalel_1_0;
  chan(int<32>) intraOutSplit_decodescalel_0_L;
  chan(int<32>) intraOutSplit_decodescalel_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dl_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dl_0_sub;
  chan(int<32>) decode_I35_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_deth_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_deth_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_deth_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_deth_0;
  chan(int<1>) const_decodeGMEM_dec_deth__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_deth_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_deth_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_deth_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_deth_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_deth_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_deth_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_deth_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_deth_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_deth_0;
  chan(int<1>) const_decodeGMEM_dec_deth__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_deth_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_deth_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_deth_0_R;
  chan(int<32>) decode_I80_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_deth_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_deth_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_deth_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_deth_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_deth_0_R;
  chan(int<32>) decode_I95_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_detl_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_detl_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_detl_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_detl_0;
  chan(int<1>) const_decodeGMEM_dec_detl__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_detl_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_detl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_detl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_detl_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_detl_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_detl_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_detl_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_detl_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_detl_0;
  chan(int<1>) const_decodeGMEM_dec_detl__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_detl_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_detl_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_detl_0_R;
  chan(int<32>) decode_I15_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_detl_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_detl_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_detl_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_detl_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_detl_0_R;
  chan(int<32>) decode_I42_;
  chan(int<1>) interEnablerMerge_decodeGMEM_xd_0;
  chan(int<1>) interStateSplit_decodeGMEM_xd_0_L;
  chan(int<1>) interStateSplit_decodeGMEM_xd_0_R;
  chan(int<1>) interStateInv_decodeGMEM_xd_0;
  chan(int<1>) const_decodeGMEM_xd__1_0_;
  chan(int<1>) interStateMerge_decodeGMEM_xd_0;
  chan(int<1>) interStateInit_decodeGMEM_xd_0;
  chan(int<1>) interInv_decodeGMEM_xd_0;
  chan(int<1>) const_decodeGMEM_xd__1_1_;
  chan(int<1>) interAnd_decodeGMEM_xd_0;
  chan(int<1>) interFinalSplit_decodeGMEM_xd_0_L;
  chan(int<1>) interFinalSplit_decodeGMEM_xd_0_R;
  chan(int<1>) interArgMerge_decodeGMEM_xd_0_0;
  chan(int<64>) interArgMerge_decodeGMEM_xd_1_0;
  chan(int<32>) interArgMerge_decodeGMEM_xd_2_0;
  chan(int<32>) interOutSplit_decodeGMEM_xd_0_L;
  chan(int<32>) interOutSplit_decodeGMEM_xd_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_xd_0;
  chan(int<1>) intraEnabler_decodeGMEM_xd_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_xd_0_sub;
  chan(int<32>) decode_I123_;
  chan(int<1>) intraEnabler_decodeGMEM_xd_1;
  chan(int<1>) intraEnabler_decodeGMEM_xd_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_xd_1_sub;
  chan(int<32>) decode_I192_;
  chan(int<1>) intraEnablerMerge_decodefiltep_0;
  chan(int<1>) intraStateSplit_decodefiltep_0_L;
  chan(int<1>) intraStateSplit_decodefiltep_0_R;
  chan(int<1>) intraStateInv_decodefiltep_0;
  chan(int<1>) const_decodefiltep__1_0_;
  chan(int<1>) intraStateMerge_decodefiltep_0;
  chan(int<1>) intraStateInit_decodefiltep_0;
  chan(int<1>) intraEnabler_decodefiltep_0;
  chan(int<1>) intraEnabler_decodefiltep_0_source;
  chan(int<1>) intraEnabler_decodefiltep_0_sub;
  chan(int<1>) intraEnabler_decodefiltep_1;
  chan(int<1>) intraEnabler_decodefiltep_1_source;
  chan(int<1>) intraEnabler_decodefiltep_1_sub;
  chan(int<1>) intraInv_decodefiltep_0;
  chan(int<1>) const_decodefiltep__1_1_;
  chan(int<1>) intraAnd_decodefiltep_0;
  chan(int<1>) intraFinalSplit_decodefiltep_0_L;
  chan(int<1>) intraFinalSplit_decodefiltep_0_R;
  chan(int<32>) intraArgMerge_decodefiltep_0_0;
  chan(int<32>) intraArgMerge_decodefiltep_1_0;
  chan(int<32>) intraArgMerge_decodefiltep_2_0;
  chan(int<32>) intraArgMerge_decodefiltep_3_0;
  chan(int<32>) intraOutSplit_decodefiltep_0_L;
  chan(int<32>) intraOutSplit_decodefiltep_0_R;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_nbh_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_nbh_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_nbh_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_nbh_0;
  chan(int<1>) const_decodeGMEM_dec_nbh__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_nbh_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_nbh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbh_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbh_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbh_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbh_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbh_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbh_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_nbh_0;
  chan(int<1>) const_decodeGMEM_dec_nbh__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_nbh_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_nbh_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_nbh_0_R;
  chan(int<32>) decode_I91_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_nbh_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_nbh_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_nbh_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_nbh_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_nbh_0_R;
  chan(int<32>) decode_I93_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_nbl_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_nbl_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_nbl_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_nbl_0;
  chan(int<1>) const_decodeGMEM_dec_nbl__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_nbl_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_nbl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbl_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbl_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbl_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbl_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_nbl_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_nbl_0;
  chan(int<1>) const_decodeGMEM_dec_nbl__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_nbl_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_nbl_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_nbl_0_R;
  chan(int<32>) decode_I38_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_nbl_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_nbl_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_nbl_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_nbl_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_nbl_0_R;
  chan(int<32>) decode_I40_;
  chan(int<1>) intraEnablerMerge_decodefiltez_0;
  chan(int<1>) intraStateSplit_decodefiltez_0_L;
  chan(int<1>) intraStateSplit_decodefiltez_0_R;
  chan(int<1>) intraStateInv_decodefiltez_0;
  chan(int<1>) const_decodefiltez__1_0_;
  chan(int<1>) intraStateMerge_decodefiltez_0;
  chan(int<1>) intraStateInit_decodefiltez_0;
  chan(int<1>) intraEnabler_decodefiltez_0;
  chan(int<1>) intraEnabler_decodefiltez_0_source;
  chan(int<1>) intraEnabler_decodefiltez_0_sub;
  chan(int<1>) intraEnabler_decodefiltez_1;
  chan(int<1>) intraEnabler_decodefiltez_1_source;
  chan(int<1>) intraEnabler_decodefiltez_1_sub;
  chan(int<1>) intraInv_decodefiltez_0;
  chan(int<1>) const_decodefiltez__1_1_;
  chan(int<1>) intraAnd_decodefiltez_0;
  chan(int<1>) intraFinalSplit_decodefiltez_0_L;
  chan(int<1>) intraFinalSplit_decodefiltez_0_R;
  chan(int<64>) intraArgMerge_decodefiltez_0_0;
  chan(int<64>) intraArgMerge_decodefiltez_1_0;
  chan(int<32>) intraOutSplit_decodefiltez_0_L;
  chan(int<32>) intraOutSplit_decodefiltez_0_R;
  chan(int<1>) interEnablerMerge_decodeGMEM_xs_0;
  chan(int<1>) interStateSplit_decodeGMEM_xs_0_L;
  chan(int<1>) interStateSplit_decodeGMEM_xs_0_R;
  chan(int<1>) interStateInv_decodeGMEM_xs_0;
  chan(int<1>) const_decodeGMEM_xs__1_0_;
  chan(int<1>) interStateMerge_decodeGMEM_xs_0;
  chan(int<1>) interStateInit_decodeGMEM_xs_0;
  chan(int<1>) interInv_decodeGMEM_xs_0;
  chan(int<1>) const_decodeGMEM_xs__1_1_;
  chan(int<1>) interAnd_decodeGMEM_xs_0;
  chan(int<1>) interFinalSplit_decodeGMEM_xs_0_L;
  chan(int<1>) interFinalSplit_decodeGMEM_xs_0_R;
  chan(int<1>) interArgMerge_decodeGMEM_xs_0_0;
  chan(int<64>) interArgMerge_decodeGMEM_xs_1_0;
  chan(int<32>) interArgMerge_decodeGMEM_xs_2_0;
  chan(int<32>) interOutSplit_decodeGMEM_xs_0_L;
  chan(int<32>) interOutSplit_decodeGMEM_xs_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_xs_0;
  chan(int<1>) intraEnabler_decodeGMEM_xs_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_xs_0_sub;
  chan(int<32>) decode_I125_;
  chan(int<1>) intraEnabler_decodeGMEM_xs_1;
  chan(int<1>) intraEnabler_decodeGMEM_xs_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_xs_1_sub;
  chan(int<32>) decode_I194_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_plt1_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt1_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt1_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_plt1_0;
  chan(int<1>) const_decodeGMEM_dec_plt1__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_plt1_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_plt1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_plt1_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt1_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt1_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_plt1_1;
  chan(int<1>) const_decodeGMEM_dec_plt1__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_plt1_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_plt1_1;
  chan(int<1>) intraInv_decodeGMEM_dec_plt1_0;
  chan(int<1>) const_decodeGMEM_dec_plt1__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_plt1_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt1_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt1_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt1_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_plt1_1;
  chan(int<1>) const_decodeGMEM_dec_plt1__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_plt1_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt1_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt1_1_R;
  chan(int<32>) decode_I51_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_plt1_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_plt1_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_plt1_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt1_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt1_0_R;
  chan(int<32>) decode_I65_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_plt1_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_plt1_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_plt1_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt1_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt1_1_R;
  chan(int<32>) decode_I68_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_plt2_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt2_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_plt2_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_plt2_0;
  chan(int<1>) const_decodeGMEM_dec_plt2__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_plt2_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_plt2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt2_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt2_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt2_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt2_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_plt2_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_plt2_0;
  chan(int<1>) const_decodeGMEM_dec_plt2__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_plt2_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt2_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_plt2_0_R;
  chan(int<32>) decode_I52_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_plt2_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_plt2_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_plt2_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt2_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_plt2_0_R;
  chan(int<32>) decode_I66_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_ih_0;
  chan(int<1>) intraStateSplit_decodeGMEM_ih_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_ih_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_ih_0;
  chan(int<1>) const_decodeGMEM_ih__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_ih_0;
  chan(int<1>) intraStateInit_decodeGMEM_ih_0;
  chan(int<1>) intraEnabler_decodeGMEM_ih_0;
  chan(int<1>) intraEnabler_decodeGMEM_ih_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_ih_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_ih_1;
  chan(int<1>) intraEnabler_decodeGMEM_ih_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_ih_1_sub;
  chan(int<1>) intraInv_decodeGMEM_ih_0;
  chan(int<1>) const_decodeGMEM_ih__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_ih_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_ih_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_ih_0_R;
  chan(int<32>) decode_I3_;
  chan(int<1>) intraArgMerge_decodeGMEM_ih_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_ih_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_ih_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_ih_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_ih_0_R;
  chan(int<32>) decode_I82_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ph1_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph1_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph1_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ph1_0;
  chan(int<1>) const_decodeGMEM_dec_ph1__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ph1_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ph1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ph1_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph1_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph1_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ph1_1;
  chan(int<1>) const_decodeGMEM_dec_ph1__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ph1_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ph1_1;
  chan(int<1>) intraInv_decodeGMEM_dec_ph1_0;
  chan(int<1>) const_decodeGMEM_dec_ph1__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ph1_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph1_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph1_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph1_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_ph1_1;
  chan(int<1>) const_decodeGMEM_dec_ph1__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ph1_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph1_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph1_1_R;
  chan(int<32>) decode_I103_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ph1_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ph1_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ph1_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph1_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph1_0_R;
  chan(int<32>) decode_I117_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ph1_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ph1_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ph1_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph1_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph1_1_R;
  chan(int<32>) decode_I120_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_ph2_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph2_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_ph2_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_ph2_0;
  chan(int<1>) const_decodeGMEM_dec_ph2__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_ph2_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_ph2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph2_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph2_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph2_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph2_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_ph2_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_ph2_0;
  chan(int<1>) const_decodeGMEM_dec_ph2__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_ph2_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph2_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_ph2_0_R;
  chan(int<32>) decode_I104_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_ph2_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_ph2_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_ph2_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph2_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_ph2_0_R;
  chan(int<32>) decode_I118_;
  chan(int<1>) intraEnabler_decodeGMEM_il_0;
  chan(int<1>) intraEnabler_decodeGMEM_il_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_il_0_sub;
  chan(int<32>) decode_I27_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_rh1_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rh1_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rh1_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_rh1_0;
  chan(int<1>) const_decodeGMEM_dec_rh1__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_rh1_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_rh1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_0_sub;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_rh1_1;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rh1_1_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rh1_1_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_rh1_1;
  chan(int<1>) const_decodeGMEM_dec_rh1__1_1_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_rh1_1;
  chan(int<1>) intraStateInit_decodeGMEM_dec_rh1_1;
  chan(int<1>) intraInv_decodeGMEM_dec_rh1_0;
  chan(int<1>) const_decodeGMEM_dec_rh1__1_2_;
  chan(int<1>) intraAnd_decodeGMEM_dec_rh1_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rh1_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rh1_0_R;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_1_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_2;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_2_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh1_2_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_rh1_1;
  chan(int<1>) const_decodeGMEM_dec_rh1__1_3_;
  chan(int<1>) intraAnd_decodeGMEM_dec_rh1_1;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rh1_1_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rh1_1_R;
  chan(int<32>) decode_I71_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_rh1_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_rh1_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_rh1_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rh1_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rh1_0_R;
  chan(int<32>) decode_I114_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_rh1_0_1;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_rh1_1_1;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_rh1_2_1;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rh1_1_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rh1_1_R;
  chan(int<32>) decode_I116_;
  chan(int<1>) intraEnablerMerge_decodeGMEM_dec_rh2_0;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rh2_0_L;
  chan(int<1>) intraStateSplit_decodeGMEM_dec_rh2_0_R;
  chan(int<1>) intraStateInv_decodeGMEM_dec_rh2_0;
  chan(int<1>) const_decodeGMEM_dec_rh2__1_0_;
  chan(int<1>) intraStateMerge_decodeGMEM_dec_rh2_0;
  chan(int<1>) intraStateInit_decodeGMEM_dec_rh2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh2_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh2_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh2_0_sub;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh2_1;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh2_1_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_rh2_1_sub;
  chan(int<1>) intraInv_decodeGMEM_dec_rh2_0;
  chan(int<1>) const_decodeGMEM_dec_rh2__1_1_;
  chan(int<1>) intraAnd_decodeGMEM_dec_rh2_0;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rh2_0_L;
  chan(int<1>) intraFinalSplit_decodeGMEM_dec_rh2_0_R;
  chan(int<32>) decode_I73_;
  chan(int<1>) intraArgMerge_decodeGMEM_dec_rh2_0_0;
  chan(int<64>) intraArgMerge_decodeGMEM_dec_rh2_1_0;
  chan(int<32>) intraArgMerge_decodeGMEM_dec_rh2_2_0;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rh2_0_L;
  chan(int<32>) intraOutSplit_decodeGMEM_dec_rh2_0_R;
  chan(int<32>) decode_I115_;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sph_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sph_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_sph_0_sub;
  chan(int<32>) decode_I76_;
  chan(int<1>) intraEnabler_decodeGMEM_dec_spl_0;
  chan(int<1>) intraEnabler_decodeGMEM_dec_spl_0_source;
  chan(int<1>) intraEnabler_decodeGMEM_dec_spl_0_sub;
  chan(int<32>) decode_I11_;
  chan(int<1>) FAC__Buff_decode_I47_upzeroupzero_PP2;
  chan(int<1>) Merge_FAC_decode_I47_upzeroupzero_PP2;
  chan(int<1>) FAC_Split_decode_I47_upzeroupzero_PP2_L;
  chan(int<1>) FAC_Split_decode_I47_upzeroupzero_PP2_R;
  chan(int<1>) FAC_Sink_decode_I47_upzeroupzero_PP2;
  chan(int<1>) FAC_Init_decode_I47_upzeroupzero_PP2;
  chan(int<32>) intraArgMerge_decodeupzeroupzero_PP2_0;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP2_0_0_L;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP2_0_0_R;
  chan(int<64>) intraOutSplit_decodeupzeroupzero_PP2_1_0_L;
  chan(int<64>) intraOutSplit_decodeupzeroupzero_PP2_1_0_R;
  chan(int<32>) intraOutSplit_decodeupzeroupzero_PP2_2_0_L;
  chan(int<32>) intraOutSplit_decodeupzeroupzero_PP2_2_0_R;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP2_0_0_USE_L;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP2_0_0_USE_R;
  chan(int<1>) FAC__Buff_decode_I47_upzeroupzero_PP1;
  chan(int<1>) Merge_FAC_decode_I47_upzeroupzero_PP1;
  chan(int<1>) FAC_Split_decode_I47_upzeroupzero_PP1_L;
  chan(int<1>) FAC_Split_decode_I47_upzeroupzero_PP1_R;
  chan(int<1>) FAC_Sink_decode_I47_upzeroupzero_PP1;
  chan(int<1>) FAC_Init_decode_I47_upzeroupzero_PP1;
  chan(int<32>) intraArgMerge_decodeupzeroupzero_PP1_0;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP1_0_0_L;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP1_0_0_R;
  chan(int<64>) intraOutSplit_decodeupzeroupzero_PP1_1_0_L;
  chan(int<64>) intraOutSplit_decodeupzeroupzero_PP1_1_0_R;
  chan(int<32>) intraOutSplit_decodeupzeroupzero_PP1_2_0_L;
  chan(int<32>) intraOutSplit_decodeupzeroupzero_PP1_2_0_R;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP1_0_0_USE_L;
  chan(int<1>) intraOutSplit_decodeupzeroupzero_PP1_0_0_USE_R;
  chan(int<1>) FAC__Buff_decode_I41_scalelGMEM_ilb_table;
  chan(int<1>) Merge_FAC_decode_I41_scalelGMEM_ilb_table;
  chan(int<1>) FAC_Split_decode_I41_scalelGMEM_ilb_table_L;
  chan(int<1>) FAC_Split_decode_I41_scalelGMEM_ilb_table_R;
  chan(int<1>) FAC_Sink_decode_I41_scalelGMEM_ilb_table;
  chan(int<1>) FAC_Init_decode_I41_scalelGMEM_ilb_table;
  chan(int<32>) intraArgMerge_decodescalelGMEM_ilb_table_0;
  chan(int<1>) intraOutSplit_decodescalelGMEM_ilb_table_0_0_L;
  chan(int<1>) intraOutSplit_decodescalelGMEM_ilb_table_0_0_R;
  chan(int<64>) intraOutSplit_decodescalelGMEM_ilb_table_1_0_L;
  chan(int<64>) intraOutSplit_decodescalelGMEM_ilb_table_1_0_R;
  chan(int<32>) intraOutSplit_decodescalelGMEM_ilb_table_2_0_L;
  chan(int<32>) intraOutSplit_decodescalelGMEM_ilb_table_2_0_R;
  chan(int<1>) intraOutSplit_decodescalelGMEM_ilb_table_0_0_USE_L;
  chan(int<1>) intraOutSplit_decodescalelGMEM_ilb_table_0_0_USE_R;
  chan(int<1>) FAC__Buff_decode_I4_filtezfiltez_PP1;
  chan(int<1>) Merge_FAC_decode_I4_filtezfiltez_PP1;
  chan(int<1>) FAC_Split_decode_I4_filtezfiltez_PP1_L;
  chan(int<1>) FAC_Split_decode_I4_filtezfiltez_PP1_R;
  chan(int<1>) FAC_Sink_decode_I4_filtezfiltez_PP1;
  chan(int<1>) FAC_Init_decode_I4_filtezfiltez_PP1;
  chan(int<32>) intraArgMerge_decodefiltezfiltez_PP1_0;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP1_0_0_L;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP1_0_0_R;
  chan(int<64>) intraOutSplit_decodefiltezfiltez_PP1_1_0_L;
  chan(int<64>) intraOutSplit_decodefiltezfiltez_PP1_1_0_R;
  chan(int<32>) intraOutSplit_decodefiltezfiltez_PP1_2_0_L;
  chan(int<32>) intraOutSplit_decodefiltezfiltez_PP1_2_0_R;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP1_0_0_USE_L;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP1_0_0_USE_R;
  chan(int<1>) FAC__Buff_decode_I4_filtezfiltez_PP0;
  chan(int<1>) Merge_FAC_decode_I4_filtezfiltez_PP0;
  chan(int<1>) FAC_Split_decode_I4_filtezfiltez_PP0_L;
  chan(int<1>) FAC_Split_decode_I4_filtezfiltez_PP0_R;
  chan(int<1>) FAC_Sink_decode_I4_filtezfiltez_PP0;
  chan(int<1>) FAC_Init_decode_I4_filtezfiltez_PP0;
  chan(int<32>) intraArgMerge_decodefiltezfiltez_PP0_0;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP0_0_0_L;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP0_0_0_R;
  chan(int<64>) intraOutSplit_decodefiltezfiltez_PP0_1_0_L;
  chan(int<64>) intraOutSplit_decodefiltezfiltez_PP0_1_0_R;
  chan(int<32>) intraOutSplit_decodefiltezfiltez_PP0_2_0_L;
  chan(int<32>) intraOutSplit_decodefiltezfiltez_PP0_2_0_R;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP0_0_0_USE_L;
  chan(int<1>) intraOutSplit_decodefiltezfiltez_PP0_0_0_USE_R;
  chan(int<1>) sink0;
  chan(int<32>) sink1;
  chan(int<1>) sink2;
  chan(int<32>) sink3;
  chan(int<1>) sink4;
  chan(int<32>) sink5;
  chan(int<1>) sink6;
  chan(int<1>) sink7;
  chan(int<32>) sink8;
  chan(int<1>) sink9;
  chan(int<32>) sink10;
  chan(int<1>) sink11;
  chan(int<1>) sink12;
  chan(int<32>) sink13;
  chan(int<1>) sink14;
  chan(int<1>) sink15;
  chan(int<1>) sink16;
  chan(int<32>) sink17;
  chan(int<1>) sink18;
  chan(int<1>) sink19;
  chan(int<1>) sink20;
  chan(int<1>) sink21;
  chan(int<32>) sink22;
  chan(int<1>) sink23;
  chan(int<32>) sink24;
  chan(int<1>) sink25;
  chan(int<1>) sink26;
  chan(int<1>) sink27;
  chan(int<1>) sink28;
  chan(int<1>) sink29;
  chan(int<32>) sink30;
  chan(int<1>) sink31;
  chan(int<32>) sink32;
  chan(int<1>) sink33;
  chan(int<1>) sink34;
  chan(int<1>) sink35;
  chan(int<64>) sink36;
  chan(int<64>) sink37;
  chan(int<1>) sink38;
  chan(int<1>) sink39;
  chan(int<1>) sink40;
  chan(int<1>) sink41;
  chan(int<1>) sink42;
  chan(int<32>) sink43;
  chan(int<32>) sink44;
  chan(int<1>) sink45;
  chan(int<32>) sink46;
  chan(int<1>) sink47;
  chan(int<1>) sink48;
  chan(int<1>) sink49;
  chan(int<1>) sink50;
  chan(int<1>) sink51;
  chan(int<32>) sink52;
  chan(int<1>) sink53;
  chan(int<1>) sink54;
  chan(int<32>) sink55;
  chan(int<1>) sink56;
  chan(int<1>) sink57;
  chan(int<32>) sink58;
  chan(int<1>) sink59;
  chan(int<1>) sink60;
  chan(int<1>) sink61;
  chan(int<1>) sink62;
  chan(int<1>) sink63;
  chan(int<64>) sink64;
  chan(int<1>) sink65;
  chan(int<64>) sink66;
  chan(int<1>) sink67;
  chan(int<1>) sink68;
  chan(int<1>) sink69;
  chan(int<1>) sink70;
  chan(int<1>) sink71;
  chan(int<32>) sink72;
  chan(int<32>) sink73;
  chan(int<1>) sink74;
  chan(int<1>) sink75;
  chan(int<1>) sink76;
  chan(int<32>) sink77;
  chan(int<1>) sink78;
  chan(int<1>) sink79;
  chan(int<1>) sink80;
  chan(int<1>) sink81;
  chan(int<32>) sink82;
  chan(int<64>) sink83;
  chan(int<1>) sink84;
  chan(int<32>) sink85;
  chan(int<32>) sink86;
  chan(int<32>) sink87;
  chan(int<32>) sink88;
  chan(int<32>) sink89;
  chan(int<1>) sink90;
  chan(int<1>) sink91;
  chan(int<1>) sink92;
  chan(int<32>) sink93;
  chan(int<1>) sink94;
  chan(int<1>) sink95;
  chan(int<1>) sink96;
  chan(int<32>) sink97;
  chan(int<32>) sink98;
  chan(int<32>) sink99;
  chan(int<1>) sink100;
  chan(int<1>) sink101;
  chan(int<1>) sink102;
  chan(int<1>) sink103;
  chan(int<1>) sink104;
  chan(int<1>) sink105;
  chan(int<1>) sink106;
  chan(int<1>) sink107;
  chan(int<1>) sink108;
  chan(int<32>) sink109;
  chan(int<1>) sink110;
  chan(int<32>) sink111;
  chan(int<1>) sink112;
  chan(int<32>) sink113;
  chan(int<1>) sink114;
  chan(int<32>) sink115;
  chan(int<1>) sink116;
  chan(int<1>) sink117;
  chan(int<1>) sink118;
  chan(int<1>) sink119;
  chan(int<32>) sink120;
  /* Handle invocations */
  /* Define dataflow script */
  dataflow {
    63 -> const_decode_63_0_;
    6 -> const_decode_6_0_;
    2 -> const_decode_2_0_;
    15 -> const_decode_15_0_;
    15 -> const_decode_15_1_;
    15 -> const_decode_15_2_;
    12 -> const_decode_12_0_;
    -44 -> const_decode_44_0_;
    0 -> const_decode_0_0_;
    1 -> const_decode_1_0_;
    10 -> const_decode_10_0_;
    14 -> const_decode_14_0_;
    14 -> const_decode_14_1_;
    0 -> const_decode_0_1_;
    1 -> const_decode_1_1_;
    10 -> const_decode_10_1_;
    0 -> const_decode_0_2_;
    0 -> const_decode_0_3_;
    0 -> const_decode_0_4_;
    0 -> const_decode_0_5_;
    0 -> const_decode_0_6_;
    0 -> const_decode_0_7_;
    0 -> const_decode_0_8_;
    0 -> const_decode_0_9_;
    0 -> const_decode_0_10_;
    0 -> const_decode_0_11_;
    0 -> const_decode_0_12_;
    1 -> const_decode_1_2_;
    0 -> const_decode_0_13_;
    0 -> const_decode_0_14_;
    0 -> const_decode_0_15_;
    1 -> const_decode_1_3_;
    0 -> const_decode_0_16_;
    0 -> const_decode_0_17_;
    0 -> const_decode_0_18_;
    1 -> const_decode_1_4_;
    0 -> const_decode_0_19_;
    0 -> const_decode_0_20_;
    0 -> const_decode_0_21_;
    1 -> const_decode_1_5_;
    0 -> const_decode_0_22_;
    0 -> const_decode_0_23_;
    0 -> const_decode_0_24_;
    0 -> const_decode_0_25_;
    0 -> const_decode_0_26_;
    1 -> const_decode_1_6_;
    0 -> const_decode_0_27_;
    0 -> const_decode_0_28_;
    0 -> const_decode_0_29_;
    0 -> const_decode_0_30_;
    0 -> const_decode_0_31_;
    0 -> const_decode_0_32_;
    1 -> const_decode_1_7_;
    0 -> const_decode_0_33_;
    0 -> const_decode_0_34_;
    1 -> const_decode_1_8_;
    0 -> const_decode_0_35_;
    1 -> const_decode_1_9_;
    0 -> const_decode_0_36_;
    0 -> const_decode_0_37_;
    0 -> const_decode_0_38_;
    0 -> const_decode_0_39_;
    0 -> const_decode_0_40_;
    1 -> const_decode_1_10_;
    0 -> const_decode_0_41_;
    1 -> const_decode_1_11_;
    0 -> const_decode_0_42_;
    0 -> const_decode_0_43_;
    0 -> const_decode_0_44_;
    0 -> const_decode_0_45_;
    0 -> const_decode_0_46_;
    0 -> const_decode_0_47_;
    0 -> const_decode_0_48_;
    0 -> const_decode_0_49_;
    0 -> const_decode_0_50_;
    1 -> const_decode_1_12_;
    0 -> const_decode_0_51_;
    0 -> const_decode_0_52_;
    0 -> const_decode_0_53_;
    0 -> const_decode_0_54_;
    0 -> const_decode_0_55_;
    0 -> const_decode_0_56_;
    1 -> const_decode_1_13_;
    0 -> const_decode_0_57_;
    0 -> const_decode_0_58_;
    1 -> const_decode_1_14_;
    0 -> const_decode_0_59_;
    0 -> const_decode_0_60_;
    0 -> const_decode_0_61_;
    0 -> const_decode_0_62_;
    0 -> const_decode_0_63_;
    1 -> const_decode_1_15_;
    0 -> const_decode_0_64_;
    0 -> const_decode_0_65_;
    1 -> const_decode_1_16_;
    0 -> const_decode_0_66_;
    0 -> const_decode_0_67_;
    1 -> const_decode_1_17_;
    0 -> const_decode_0_68_;
    0 -> const_decode_0_69_;
    0 -> const_decode_0_70_;
    1 -> const_decode_1_18_;
    0 -> const_decode_0_71_;
    0 -> const_decode_0_72_;
    0 -> const_decode_0_73_;
    1 -> const_decode_1_19_;
    0 -> const_decode_0_74_;
    0 -> const_decode_0_75_;
    0 -> const_decode_0_76_;
    0 -> const_decode_0_77_;
    1 -> const_decode_1_20_;
    0 -> const_decode_0_78_;
    0 -> const_decode_0_79_;
    0 -> const_decode_0_80_;
    0 -> const_decode_0_81_;
    1 -> const_decode_1_21_;
    0 -> const_decode_0_82_;
    0 -> const_decode_0_83_;
    1 -> const_decode_1_22_;
    0 -> const_decode_0_84_;
    0 -> const_decode_0_85_;
    0 -> const_decode_0_86_;
    0 -> const_decode_0_87_;
    0 -> const_decode_0_88_;
    1 -> const_decode_1_23_;
    0 -> const_decode_0_89_;
    0 -> const_decode_0_90_;
    0 -> const_decode_0_91_;
    0 -> const_decode_0_92_;
    0 -> const_decode_0_93_;
    0 -> const_decode_0_94_;
    1 -> const_decode_1_24_;
    0 -> const_decode_0_95_;
    0 -> const_decode_0_96_;
    0 -> const_decode_0_97_;
    0 -> const_decode_0_98_;
    1 -> const_decode_1_25_;
    0 -> const_decode_0_99_;
    0 -> const_decode_0_100_;
    0 -> const_decode_0_101_;
    0 -> const_decode_0_102_;
    0 -> const_decode_0_103_;
    0 -> const_decode_0_104_;
    0 -> const_decode_0_105_;
    0 -> const_decode_0_106_;
    1 -> const_decode_1_26_;
    0 -> const_decode_0_107_;
    0 -> const_decode_0_108_;
    0 -> const_decode_0_109_;
    1 -> const_decode_1_27_;
    0 -> const_decode_0_110_;
    0 -> const_decode_0_111_;
    0 -> const_decode_0_112_;
    1 -> const_decode_1_28_;
    0 -> const_decode_0_113_;
    0 -> const_decode_0_114_;
    0 -> const_decode_0_115_;
    1 -> const_decode_1_29_;
    0 -> const_decode_0_116_;
    0 -> const_decode_0_117_;
    0 -> const_decode_0_118_;
    0 -> const_decode_0_119_;
    0 -> const_decode_0_120_;
    1 -> const_decode_1_30_;
    0 -> const_decode_0_121_;
    0 -> const_decode_0_122_;
    0 -> const_decode_0_123_;
    0 -> const_decode_0_124_;
    0 -> const_decode_0_125_;
    0 -> const_decode_0_126_;
    1 -> const_decode_1_31_;
    0 -> const_decode_0_127_;
    0 -> const_decode_0_128_;
    1 -> const_decode_1_32_;
    0 -> const_decode_0_129_;
    1 -> const_decode_1_33_;
    0 -> const_decode_0_130_;
    0 -> const_decode_0_131_;
    0 -> const_decode_0_132_;
    0 -> const_decode_0_133_;
    0 -> const_decode_0_134_;
    0 -> const_decode_0_135_;
    1 -> const_decode_1_34_;
    0 -> const_decode_0_136_;
    0 -> const_decode_0_137_;
    0 -> const_decode_0_138_;
    0 -> const_decode_0_139_;
    0 -> const_decode_0_140_;
    0 -> const_decode_0_141_;
    1 -> const_decode_1_35_;
    0 -> const_decode_0_142_;
    0 -> const_decode_0_143_;
    0 -> const_decode_0_144_;
    0 -> const_decode_0_145_;
    0 -> const_decode_0_146_;
    1 -> const_decode_1_36_;
    0 -> const_decode_0_147_;
    0 -> const_decode_0_148_;
    1 -> const_decode_1_37_;
    0 -> const_decode_0_149_;
    0 -> const_decode_0_150_;
    1 -> const_decode_1_38_;
    0 -> const_decode_0_151_;
    0 -> const_decode_0_152_;
    0 -> const_decode_0_153_;
    1 -> const_decode_1_39_;
    0 -> const_decode_0_154_;
    0 -> const_decode_0_155_;
    0 -> const_decode_0_156_;
    1 -> const_decode_1_40_;
    0 -> const_decode_0_157_;
    0 -> const_decode_0_158_;
    0 -> const_decode_0_159_;
    0 -> const_decode_0_160_;
    1 -> const_decode_1_41_;
    0 -> const_decode_0_161_;
    0 -> const_decode_0_162_;
    0 -> const_decode_0_163_;
    0 -> const_decode_0_164_;
    1 -> const_decode_1_42_;
    0 -> const_decode_0_165_;
    0 -> const_decode_0_166_;
    1 -> const_decode_1_43_;
    0 -> const_decode_0_167_;
    0 -> const_decode_0_168_;
    0 -> const_decode_0_169_;
    0 -> const_decode_0_170_;
    0 -> const_decode_0_171_;
    1 -> const_decode_1_44_;
    0 -> const_decode_0_172_;
    0 -> const_decode_0_173_;
    0 -> const_decode_0_174_;
    0 -> const_decode_0_175_;
    0 -> const_decode_0_176_;
    0 -> const_decode_0_177_;
    1 -> const_decode_1_45_;
    0 -> const_decode_0_178_;
    0 -> const_decode_0_179_;
    0 -> const_decode_0_180_;
    0 -> const_decode_0_181_;
    1 -> const_decode_1_46_;
    0 -> const_decode_0_182_;
    0 -> const_decode_0_183_;
    0 -> const_decode_0_184_;
    0 -> const_decode_0_185_;
    1 -> const_decode_1_47_;
    0 -> const_decode_0_186_;
    0 -> const_decode_0_187_;
    0 -> const_decode_0_188_;
    0 -> const_decode_0_189_;
    0 -> const_decode_0_190_;
    0 -> const_decode_0_191_;
    0 -> const_decode_0_192_;
    0 -> const_decode_0_193_;
    2 -> const_decode_2_1_;
    0 -> const_decode_0_194_;
    1 -> const_decode_1_48_;
    1 -> const_decode_1_49_;
    0 -> const_decode_0_195_;
    1 -> const_decode_1_50_;
    2 -> const_decode_2_2_;
    1 -> const_decode_1_51_;
    0 -> const_decode_0_196_;
    1 -> const_decode_1_52_;
    0 -> const_decode_0_197_;
    1 -> const_decode_1_53_;
    1 -> const_decode_1_54_;
    0 -> const_decode_0_198_;
    1 -> const_decode_1_55_;
    3 -> const_decode_3_0_;
    0 -> const_decode_0_199_;
    1 -> const_decode_1_56_;
    0 -> const_decode_0_200_;
    1 -> const_decode_1_57_;
    0 -> const_decode_0_201_;
    1 -> const_decode_1_58_;
    0 -> const_decode_0_202_;
    0 -> const_decode_0_203_;
    0 -> const_decode_0_204_;
    0 -> const_decode_0_205_;
    0 -> const_decode_0_206_;
    0 -> const_decode_0_207_;
    0 -> const_decode_0_208_;
    1 -> const_decode_1_59_;
    0 -> const_decode_0_209_;
    0 -> const_decode_0_210_;
    1 -> const_decode_1_60_;
    0 -> const_decode_0_211_;
    -1 -> const_decode_1_61_;
    -1 -> const_decode_1_62_;
    -1 -> const_decode_1_63_;
    -1 -> const_decode_1_64_;
    0 -> const_decode_0_212_;
    0 -> const_decode_0_213_;
    1 -> const_decode_1_65_;
    0 -> const_decode_0_214_;
    0 -> const_decode_0_215_;
    0 -> const_decode_0_216_;
    1 -> const_decode_1_66_;
    0 -> const_decode_0_217_;
    0 -> const_decode_0_218_;
    0 -> const_decode_0_219_;
    2 -> const_decode_2_3_;
    0 -> const_decode_0_220_;
    0 -> const_decode_0_221_;
    8 -> const_decode_8_0_;
    0 -> const_decode_0_222_;
    0 -> const_decode_0_223_;
    0 -> const_decode_0_224_;
    0 -> const_decode_0_225_;
    10 -> const_decode_10_2_;
    0 -> const_decode_0_226_;
    0 -> const_decode_0_227_;
    1 -> const_decodeGMEM_dec_del_dltx__1_0_;
    ~intraStateSplit_decodeGMEM_dec_del_dltx_0_L -> intraStateInv_decodeGMEM_dec_del_dltx_0;
    1 -> const_decodeGMEM_dec_del_dltx__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_del_dltx_0 -> intraInv_decodeGMEM_dec_del_dltx_0;
    1 -> const_decodeGMEM_dec_del_bph__1_0_;
    ~intraStateSplit_decodeGMEM_dec_del_bph_0_L -> intraStateInv_decodeGMEM_dec_del_bph_0;
    1 -> const_decodeGMEM_dec_del_bph__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_del_bph_0 -> intraInv_decodeGMEM_dec_del_bph_0;
    1 -> const_decodeGMEM_dec_del_bpl__1_0_;
    ~intraStateSplit_decodeGMEM_dec_del_bpl_0_L -> intraStateInv_decodeGMEM_dec_del_bpl_0;
    1 -> const_decodeGMEM_dec_del_bpl__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_del_bpl_0 -> intraInv_decodeGMEM_dec_del_bpl_0;
    1 -> const_decodeupzero__1_0_;
    ~intraStateSplit_decodeupzero_0_L -> intraStateInv_decodeupzero_0;
    1 -> intraEnabler_decodeupzero_0_source;
    intraEnabler_decodeupzero_0_source - intraEnabler_decodeupzero_0 -> intraEnabler_decodeupzero_0_sub;
    intraEnabler_decodeupzero_0_sub -> [6,1] intraEnabler_decodeupzero_0;
    1 -> intraEnabler_decodeupzero_1_source;
    intraEnabler_decodeupzero_1_source - intraEnabler_decodeupzero_1 -> intraEnabler_decodeupzero_1_sub;
    intraEnabler_decodeupzero_1_sub -> [6,1] intraEnabler_decodeupzero_1;
    1 -> const_decodeupzero__1_1_;
    ~intraEnablerMerge_decodeupzero_0 -> intraInv_decodeupzero_0;
    1 -> const_decodeGMEM_dec_del_dhx__1_0_;
    ~intraStateSplit_decodeGMEM_dec_del_dhx_0_L -> intraStateInv_decodeGMEM_dec_del_dhx_0;
    1 -> const_decodeGMEM_dec_del_dhx__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_del_dhx_0 -> intraInv_decodeGMEM_dec_del_dhx_0;
    1 -> intraEnabler_decodeGMEM_qq2_code2_table_0_source;
    intraEnabler_decodeGMEM_qq2_code2_table_0_source - intraEnabler_decodeGMEM_qq2_code2_table_0 -> intraEnabler_decodeGMEM_qq2_code2_table_0_sub;
    intraEnabler_decodeGMEM_qq2_code2_table_0_sub -> [6,1] intraEnabler_decodeGMEM_qq2_code2_table_0;
    1 -> intraEnabler_decodeGMEM_qq4_code4_table_0_source;
    intraEnabler_decodeGMEM_qq4_code4_table_0_source - intraEnabler_decodeGMEM_qq4_code4_table_0 -> intraEnabler_decodeGMEM_qq4_code4_table_0_sub;
    intraEnabler_decodeGMEM_qq4_code4_table_0_sub -> [6,1] intraEnabler_decodeGMEM_qq4_code4_table_0;
    1 -> const_decodeGMEM_accumc__1_0_;
    1 -> const_decodeGMEM_accumc__1_1_;
    1 -> const_decodeGMEM_accumc__1_2_;
    ~interStateSplit_decodeGMEM_accumc_0_L -> interStateInv_decodeGMEM_accumc_0;
    1 -> const_decodeGMEM_accumc__1_3_;
    ~interEnablerMerge_decodeGMEM_accumc_0 -> interInv_decodeGMEM_accumc_0;
    0 -> const_decodeGMEM_accumc__0_0_;
    1 -> const_decodeGMEM_accumc__1_4_;
    ~loopXor_decodeGMEM_accumc_0 -> loopInv_decodeGMEM_accumc_0;
    1 -> const_decodeGMEM_accumc__1_5_;
    ~interStateSplit_decodeGMEM_accumc_1_L -> interStateInv_decodeGMEM_accumc_1;
    1 -> const_decodeGMEM_accumc__1_6_;
    ~interEnablerMerge_decodeGMEM_accumc_1 -> interInv_decodeGMEM_accumc_1;
    1 -> const_decodeGMEM_accumc__1_7_;
    ~interStateSplit_decodeGMEM_accumc_2_L -> interStateInv_decodeGMEM_accumc_2;
    1 -> const_decodeGMEM_accumc__1_8_;
    ~interEnablerMerge_decodeGMEM_accumc_2 -> interInv_decodeGMEM_accumc_2;
    0 -> const_decodeGMEM_accumc__0_1_;
    1 -> const_decodeGMEM_accumc__1_9_;
    ~loopXor_decodeGMEM_accumc_1 -> loopInv_decodeGMEM_accumc_1;
    1 -> intraEnabler_decodeGMEM_accumc_0_source;
    intraEnabler_decodeGMEM_accumc_0_source - intraEnabler_decodeGMEM_accumc_0 -> intraEnabler_decodeGMEM_accumc_0_sub;
    intraEnabler_decodeGMEM_accumc_0_sub -> [6,1] intraEnabler_decodeGMEM_accumc_0;
    1 -> intraEnabler_decodeGMEM_accumc_1_source;
    intraEnabler_decodeGMEM_accumc_1_source - intraEnabler_decodeGMEM_accumc_1 -> intraEnabler_decodeGMEM_accumc_1_sub;
    intraEnabler_decodeGMEM_accumc_1_sub -> [6,1] intraEnabler_decodeGMEM_accumc_1;
    1 -> const_decodeGMEM_accumc__1_10_;
    ~intraStateSplit_decodeGMEM_accumc_0_L -> intraStateInv_decodeGMEM_accumc_0;
    1 -> intraEnabler_decodeGMEM_accumc_2_source;
    intraEnabler_decodeGMEM_accumc_2_source - intraEnabler_decodeGMEM_accumc_2 -> intraEnabler_decodeGMEM_accumc_2_sub;
    intraEnabler_decodeGMEM_accumc_2_sub -> [6,1] intraEnabler_decodeGMEM_accumc_2;
    1 -> intraEnabler_decodeGMEM_accumc_3_source;
    intraEnabler_decodeGMEM_accumc_3_source - intraEnabler_decodeGMEM_accumc_3 -> intraEnabler_decodeGMEM_accumc_3_sub;
    intraEnabler_decodeGMEM_accumc_3_sub -> [6,1] intraEnabler_decodeGMEM_accumc_3;
    1 -> const_decodeGMEM_accumc__1_11_;
    ~intraEnablerMerge_decodeGMEM_accumc_0 -> intraInv_decodeGMEM_accumc_0;
    1 -> intraEnabler_decodeGMEM_accumc_4_source;
    intraEnabler_decodeGMEM_accumc_4_source - intraEnabler_decodeGMEM_accumc_4 -> intraEnabler_decodeGMEM_accumc_4_sub;
    intraEnabler_decodeGMEM_accumc_4_sub -> [6,1] intraEnabler_decodeGMEM_accumc_4;
    1 -> const_decodeGMEM_accumd__1_0_;
    1 -> const_decodeGMEM_accumd__1_1_;
    1 -> const_decodeGMEM_accumd__1_2_;
    ~interStateSplit_decodeGMEM_accumd_0_L -> interStateInv_decodeGMEM_accumd_0;
    1 -> const_decodeGMEM_accumd__1_3_;
    ~interEnablerMerge_decodeGMEM_accumd_0 -> interInv_decodeGMEM_accumd_0;
    0 -> const_decodeGMEM_accumd__0_0_;
    1 -> const_decodeGMEM_accumd__1_4_;
    ~loopXor_decodeGMEM_accumd_0 -> loopInv_decodeGMEM_accumd_0;
    1 -> const_decodeGMEM_accumd__1_5_;
    ~interStateSplit_decodeGMEM_accumd_1_L -> interStateInv_decodeGMEM_accumd_1;
    1 -> const_decodeGMEM_accumd__1_6_;
    ~interEnablerMerge_decodeGMEM_accumd_1 -> interInv_decodeGMEM_accumd_1;
    1 -> const_decodeGMEM_accumd__1_7_;
    ~interStateSplit_decodeGMEM_accumd_2_L -> interStateInv_decodeGMEM_accumd_2;
    1 -> const_decodeGMEM_accumd__1_8_;
    ~interEnablerMerge_decodeGMEM_accumd_2 -> interInv_decodeGMEM_accumd_2;
    0 -> const_decodeGMEM_accumd__0_1_;
    1 -> const_decodeGMEM_accumd__1_9_;
    ~loopXor_decodeGMEM_accumd_1 -> loopInv_decodeGMEM_accumd_1;
    1 -> intraEnabler_decodeGMEM_accumd_0_source;
    intraEnabler_decodeGMEM_accumd_0_source - intraEnabler_decodeGMEM_accumd_0 -> intraEnabler_decodeGMEM_accumd_0_sub;
    intraEnabler_decodeGMEM_accumd_0_sub -> [6,1] intraEnabler_decodeGMEM_accumd_0;
    1 -> intraEnabler_decodeGMEM_accumd_1_source;
    intraEnabler_decodeGMEM_accumd_1_source - intraEnabler_decodeGMEM_accumd_1 -> intraEnabler_decodeGMEM_accumd_1_sub;
    intraEnabler_decodeGMEM_accumd_1_sub -> [6,1] intraEnabler_decodeGMEM_accumd_1;
    1 -> const_decodeGMEM_accumd__1_10_;
    ~intraStateSplit_decodeGMEM_accumd_0_L -> intraStateInv_decodeGMEM_accumd_0;
    1 -> intraEnabler_decodeGMEM_accumd_2_source;
    intraEnabler_decodeGMEM_accumd_2_source - intraEnabler_decodeGMEM_accumd_2 -> intraEnabler_decodeGMEM_accumd_2_sub;
    intraEnabler_decodeGMEM_accumd_2_sub -> [6,1] intraEnabler_decodeGMEM_accumd_2;
    1 -> intraEnabler_decodeGMEM_accumd_3_source;
    intraEnabler_decodeGMEM_accumd_3_source - intraEnabler_decodeGMEM_accumd_3 -> intraEnabler_decodeGMEM_accumd_3_sub;
    intraEnabler_decodeGMEM_accumd_3_sub -> [6,1] intraEnabler_decodeGMEM_accumd_3;
    1 -> const_decodeGMEM_accumd__1_11_;
    ~intraEnablerMerge_decodeGMEM_accumd_0 -> intraInv_decodeGMEM_accumd_0;
    1 -> intraEnabler_decodeGMEM_accumd_4_source;
    intraEnabler_decodeGMEM_accumd_4_source - intraEnabler_decodeGMEM_accumd_4 -> intraEnabler_decodeGMEM_accumd_4_sub;
    intraEnabler_decodeGMEM_accumd_4_sub -> [6,1] intraEnabler_decodeGMEM_accumd_4;
    1 -> intraEnabler_decodeGMEM_qq6_code6_table_0_source;
    intraEnabler_decodeGMEM_qq6_code6_table_0_source - intraEnabler_decodeGMEM_qq6_code6_table_0 -> intraEnabler_decodeGMEM_qq6_code6_table_0_sub;
    intraEnabler_decodeGMEM_qq6_code6_table_0_sub -> [6,1] intraEnabler_decodeGMEM_qq6_code6_table_0;
    1 -> intraEnabler_decodeGMEM_rh_0_source;
    intraEnabler_decodeGMEM_rh_0_source - intraEnabler_decodeGMEM_rh_0 -> intraEnabler_decodeGMEM_rh_0_sub;
    intraEnabler_decodeGMEM_rh_0_sub -> [6,1] intraEnabler_decodeGMEM_rh_0;
    1 -> const_decodeGMEM_rl__1_0_;
    ~intraStateSplit_decodeGMEM_rl_0_L -> intraStateInv_decodeGMEM_rl_0;
    1 -> intraEnabler_decodeGMEM_rl_0_source;
    intraEnabler_decodeGMEM_rl_0_source - intraEnabler_decodeGMEM_rl_0 -> intraEnabler_decodeGMEM_rl_0_sub;
    intraEnabler_decodeGMEM_rl_0_sub -> [6,1] intraEnabler_decodeGMEM_rl_0;
    1 -> intraEnabler_decodeGMEM_rl_1_source;
    intraEnabler_decodeGMEM_rl_1_source - intraEnabler_decodeGMEM_rl_1 -> intraEnabler_decodeGMEM_rl_1_sub;
    intraEnabler_decodeGMEM_rl_1_sub -> [6,1] intraEnabler_decodeGMEM_rl_1;
    1 -> const_decodeGMEM_rl__1_1_;
    ~intraEnablerMerge_decodeGMEM_rl_0 -> intraInv_decodeGMEM_rl_0;
    1 -> const_decodeGMEM_dec_ah1__1_0_;
    ~intraStateSplit_decodeGMEM_dec_ah1_0_L -> intraStateInv_decodeGMEM_dec_ah1_0;
    1 -> intraEnabler_decodeGMEM_dec_ah1_0_source;
    intraEnabler_decodeGMEM_dec_ah1_0_source - intraEnabler_decodeGMEM_dec_ah1_0 -> intraEnabler_decodeGMEM_dec_ah1_0_sub;
    intraEnabler_decodeGMEM_dec_ah1_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_ah1_0;
    1 -> const_decodeGMEM_dec_ah1__1_1_;
    ~intraStateSplit_decodeGMEM_dec_ah1_1_L -> intraStateInv_decodeGMEM_dec_ah1_1;
    1 -> const_decodeGMEM_dec_ah1__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_ah1_1 -> intraInv_decodeGMEM_dec_ah1_0;
    1 -> intraEnabler_decodeGMEM_dec_ah1_1_source;
    intraEnabler_decodeGMEM_dec_ah1_1_source - intraEnabler_decodeGMEM_dec_ah1_1 -> intraEnabler_decodeGMEM_dec_ah1_1_sub;
    intraEnabler_decodeGMEM_dec_ah1_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_ah1_1;
    1 -> const_decodeGMEM_dec_ah1__1_3_;
    ~intraStateSplit_decodeGMEM_dec_ah1_2_L -> intraStateInv_decodeGMEM_dec_ah1_2;
    1 -> const_decodeGMEM_dec_ah1__1_4_;
    ~intraEnablerMerge_decodeGMEM_dec_ah1_2 -> intraInv_decodeGMEM_dec_ah1_1;
    1 -> intraEnabler_decodeGMEM_dec_ah1_2_source;
    intraEnabler_decodeGMEM_dec_ah1_2_source - intraEnabler_decodeGMEM_dec_ah1_2 -> intraEnabler_decodeGMEM_dec_ah1_2_sub;
    intraEnabler_decodeGMEM_dec_ah1_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_ah1_2;
    1 -> intraEnabler_decodeGMEM_dec_ah1_3_source;
    intraEnabler_decodeGMEM_dec_ah1_3_source - intraEnabler_decodeGMEM_dec_ah1_3 -> intraEnabler_decodeGMEM_dec_ah1_3_sub;
    intraEnabler_decodeGMEM_dec_ah1_3_sub -> [6,1] intraEnabler_decodeGMEM_dec_ah1_3;
    1 -> const_decodeGMEM_dec_ah1__1_5_;
    ~intraEnablerMerge_decodeGMEM_dec_ah1_0 -> intraInv_decodeGMEM_dec_ah1_2;
    1 -> const_decodeGMEM_dec_sh__1_0_;
    ~intraStateSplit_decodeGMEM_dec_sh_0_L -> intraStateInv_decodeGMEM_dec_sh_0;
    1 -> intraEnabler_decodeGMEM_dec_sh_0_source;
    intraEnabler_decodeGMEM_dec_sh_0_source - intraEnabler_decodeGMEM_dec_sh_0 -> intraEnabler_decodeGMEM_dec_sh_0_sub;
    intraEnabler_decodeGMEM_dec_sh_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_sh_0;
    1 -> intraEnabler_decodeGMEM_dec_sh_1_source;
    intraEnabler_decodeGMEM_dec_sh_1_source - intraEnabler_decodeGMEM_dec_sh_1 -> intraEnabler_decodeGMEM_dec_sh_1_sub;
    intraEnabler_decodeGMEM_dec_sh_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_sh_1;
    1 -> const_decodeGMEM_dec_sh__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_sh_0 -> intraInv_decodeGMEM_dec_sh_0;
    1 -> const_decodeGMEM_dec_ah2__1_0_;
    ~intraStateSplit_decodeGMEM_dec_ah2_0_L -> intraStateInv_decodeGMEM_dec_ah2_0;
    1 -> intraEnabler_decodeGMEM_dec_ah2_0_source;
    intraEnabler_decodeGMEM_dec_ah2_0_source - intraEnabler_decodeGMEM_dec_ah2_0 -> intraEnabler_decodeGMEM_dec_ah2_0_sub;
    intraEnabler_decodeGMEM_dec_ah2_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_ah2_0;
    1 -> const_decodeGMEM_dec_ah2__1_1_;
    ~intraStateSplit_decodeGMEM_dec_ah2_1_L -> intraStateInv_decodeGMEM_dec_ah2_1;
    1 -> const_decodeGMEM_dec_ah2__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_ah2_1 -> intraInv_decodeGMEM_dec_ah2_0;
    1 -> intraEnabler_decodeGMEM_dec_ah2_1_source;
    intraEnabler_decodeGMEM_dec_ah2_1_source - intraEnabler_decodeGMEM_dec_ah2_1 -> intraEnabler_decodeGMEM_dec_ah2_1_sub;
    intraEnabler_decodeGMEM_dec_ah2_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_ah2_1;
    1 -> intraEnabler_decodeGMEM_dec_ah2_2_source;
    intraEnabler_decodeGMEM_dec_ah2_2_source - intraEnabler_decodeGMEM_dec_ah2_2 -> intraEnabler_decodeGMEM_dec_ah2_2_sub;
    intraEnabler_decodeGMEM_dec_ah2_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_ah2_2;
    1 -> const_decodeGMEM_dec_ah2__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_ah2_0 -> intraInv_decodeGMEM_dec_ah2_1;
    1 -> const_decodeGMEM_ilr__1_0_;
    ~intraStateSplit_decodeGMEM_ilr_0_L -> intraStateInv_decodeGMEM_ilr_0;
    1 -> intraEnabler_decodeGMEM_ilr_0_source;
    intraEnabler_decodeGMEM_ilr_0_source - intraEnabler_decodeGMEM_ilr_0 -> intraEnabler_decodeGMEM_ilr_0_sub;
    intraEnabler_decodeGMEM_ilr_0_sub -> [6,1] intraEnabler_decodeGMEM_ilr_0;
    1 -> intraEnabler_decodeGMEM_ilr_1_source;
    intraEnabler_decodeGMEM_ilr_1_source - intraEnabler_decodeGMEM_ilr_1 -> intraEnabler_decodeGMEM_ilr_1_sub;
    intraEnabler_decodeGMEM_ilr_1_sub -> [6,1] intraEnabler_decodeGMEM_ilr_1;
    1 -> const_decodeGMEM_ilr__1_1_;
    ~intraEnablerMerge_decodeGMEM_ilr_0 -> intraInv_decodeGMEM_ilr_0;
    1 -> const_decodeGMEM_dec_al1__1_0_;
    ~intraStateSplit_decodeGMEM_dec_al1_0_L -> intraStateInv_decodeGMEM_dec_al1_0;
    1 -> intraEnabler_decodeGMEM_dec_al1_0_source;
    intraEnabler_decodeGMEM_dec_al1_0_source - intraEnabler_decodeGMEM_dec_al1_0 -> intraEnabler_decodeGMEM_dec_al1_0_sub;
    intraEnabler_decodeGMEM_dec_al1_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_al1_0;
    1 -> const_decodeGMEM_dec_al1__1_1_;
    ~intraStateSplit_decodeGMEM_dec_al1_1_L -> intraStateInv_decodeGMEM_dec_al1_1;
    1 -> const_decodeGMEM_dec_al1__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_al1_1 -> intraInv_decodeGMEM_dec_al1_0;
    1 -> intraEnabler_decodeGMEM_dec_al1_1_source;
    intraEnabler_decodeGMEM_dec_al1_1_source - intraEnabler_decodeGMEM_dec_al1_1 -> intraEnabler_decodeGMEM_dec_al1_1_sub;
    intraEnabler_decodeGMEM_dec_al1_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_al1_1;
    1 -> const_decodeGMEM_dec_al1__1_3_;
    ~intraStateSplit_decodeGMEM_dec_al1_2_L -> intraStateInv_decodeGMEM_dec_al1_2;
    1 -> const_decodeGMEM_dec_al1__1_4_;
    ~intraEnablerMerge_decodeGMEM_dec_al1_2 -> intraInv_decodeGMEM_dec_al1_1;
    1 -> intraEnabler_decodeGMEM_dec_al1_2_source;
    intraEnabler_decodeGMEM_dec_al1_2_source - intraEnabler_decodeGMEM_dec_al1_2 -> intraEnabler_decodeGMEM_dec_al1_2_sub;
    intraEnabler_decodeGMEM_dec_al1_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_al1_2;
    1 -> intraEnabler_decodeGMEM_dec_al1_3_source;
    intraEnabler_decodeGMEM_dec_al1_3_source - intraEnabler_decodeGMEM_dec_al1_3 -> intraEnabler_decodeGMEM_dec_al1_3_sub;
    intraEnabler_decodeGMEM_dec_al1_3_sub -> [6,1] intraEnabler_decodeGMEM_dec_al1_3;
    1 -> const_decodeGMEM_dec_al1__1_5_;
    ~intraEnablerMerge_decodeGMEM_dec_al1_0 -> intraInv_decodeGMEM_dec_al1_2;
    1 -> const_decodeGMEM_dec_sl__1_0_;
    ~intraStateSplit_decodeGMEM_dec_sl_0_L -> intraStateInv_decodeGMEM_dec_sl_0;
    1 -> intraEnabler_decodeGMEM_dec_sl_0_source;
    intraEnabler_decodeGMEM_dec_sl_0_source - intraEnabler_decodeGMEM_dec_sl_0 -> intraEnabler_decodeGMEM_dec_sl_0_sub;
    intraEnabler_decodeGMEM_dec_sl_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_sl_0;
    1 -> intraEnabler_decodeGMEM_dec_sl_1_source;
    intraEnabler_decodeGMEM_dec_sl_1_source - intraEnabler_decodeGMEM_dec_sl_1 -> intraEnabler_decodeGMEM_dec_sl_1_sub;
    intraEnabler_decodeGMEM_dec_sl_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_sl_1;
    1 -> const_decodeGMEM_dec_sl__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_sl_0 -> intraInv_decodeGMEM_dec_sl_0;
    1 -> const_decodeGMEM_dec_al2__1_0_;
    ~intraStateSplit_decodeGMEM_dec_al2_0_L -> intraStateInv_decodeGMEM_dec_al2_0;
    1 -> intraEnabler_decodeGMEM_dec_al2_0_source;
    intraEnabler_decodeGMEM_dec_al2_0_source - intraEnabler_decodeGMEM_dec_al2_0 -> intraEnabler_decodeGMEM_dec_al2_0_sub;
    intraEnabler_decodeGMEM_dec_al2_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_al2_0;
    1 -> const_decodeGMEM_dec_al2__1_1_;
    ~intraStateSplit_decodeGMEM_dec_al2_1_L -> intraStateInv_decodeGMEM_dec_al2_1;
    1 -> const_decodeGMEM_dec_al2__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_al2_1 -> intraInv_decodeGMEM_dec_al2_0;
    1 -> intraEnabler_decodeGMEM_dec_al2_1_source;
    intraEnabler_decodeGMEM_dec_al2_1_source - intraEnabler_decodeGMEM_dec_al2_1 -> intraEnabler_decodeGMEM_dec_al2_1_sub;
    intraEnabler_decodeGMEM_dec_al2_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_al2_1;
    1 -> intraEnabler_decodeGMEM_dec_al2_2_source;
    intraEnabler_decodeGMEM_dec_al2_2_source - intraEnabler_decodeGMEM_dec_al2_2 -> intraEnabler_decodeGMEM_dec_al2_2_sub;
    intraEnabler_decodeGMEM_dec_al2_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_al2_2;
    1 -> const_decodeGMEM_dec_al2__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_al2_0 -> intraInv_decodeGMEM_dec_al2_1;
    1 -> const_decodeGMEM_dec_rlt1__1_0_;
    ~intraStateSplit_decodeGMEM_dec_rlt1_0_L -> intraStateInv_decodeGMEM_dec_rlt1_0;
    1 -> intraEnabler_decodeGMEM_dec_rlt1_0_source;
    intraEnabler_decodeGMEM_dec_rlt1_0_source - intraEnabler_decodeGMEM_dec_rlt1_0 -> intraEnabler_decodeGMEM_dec_rlt1_0_sub;
    intraEnabler_decodeGMEM_dec_rlt1_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_rlt1_0;
    1 -> const_decodeGMEM_dec_rlt1__1_1_;
    ~intraStateSplit_decodeGMEM_dec_rlt1_1_L -> intraStateInv_decodeGMEM_dec_rlt1_1;
    1 -> const_decodeGMEM_dec_rlt1__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_rlt1_1 -> intraInv_decodeGMEM_dec_rlt1_0;
    1 -> intraEnabler_decodeGMEM_dec_rlt1_1_source;
    intraEnabler_decodeGMEM_dec_rlt1_1_source - intraEnabler_decodeGMEM_dec_rlt1_1 -> intraEnabler_decodeGMEM_dec_rlt1_1_sub;
    intraEnabler_decodeGMEM_dec_rlt1_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_rlt1_1;
    1 -> intraEnabler_decodeGMEM_dec_rlt1_2_source;
    intraEnabler_decodeGMEM_dec_rlt1_2_source - intraEnabler_decodeGMEM_dec_rlt1_2 -> intraEnabler_decodeGMEM_dec_rlt1_2_sub;
    intraEnabler_decodeGMEM_dec_rlt1_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_rlt1_2;
    1 -> const_decodeGMEM_dec_rlt1__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_rlt1_0 -> intraInv_decodeGMEM_dec_rlt1_1;
    1 -> const_decodeGMEM_dec_rlt2__1_0_;
    ~intraStateSplit_decodeGMEM_dec_rlt2_0_L -> intraStateInv_decodeGMEM_dec_rlt2_0;
    1 -> intraEnabler_decodeGMEM_dec_rlt2_0_source;
    intraEnabler_decodeGMEM_dec_rlt2_0_source - intraEnabler_decodeGMEM_dec_rlt2_0 -> intraEnabler_decodeGMEM_dec_rlt2_0_sub;
    intraEnabler_decodeGMEM_dec_rlt2_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_rlt2_0;
    1 -> intraEnabler_decodeGMEM_dec_rlt2_1_source;
    intraEnabler_decodeGMEM_dec_rlt2_1_source - intraEnabler_decodeGMEM_dec_rlt2_1 -> intraEnabler_decodeGMEM_dec_rlt2_1_sub;
    intraEnabler_decodeGMEM_dec_rlt2_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_rlt2_1;
    1 -> const_decodeGMEM_dec_rlt2__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_rlt2_0 -> intraInv_decodeGMEM_dec_rlt2_0;
    1 -> const_decodeGMEM_dec_dlt__1_0_;
    ~intraStateSplit_decodeGMEM_dec_dlt_0_L -> intraStateInv_decodeGMEM_dec_dlt_0;
    1 -> intraEnabler_decodeGMEM_dec_dlt_0_source;
    intraEnabler_decodeGMEM_dec_dlt_0_source - intraEnabler_decodeGMEM_dec_dlt_0 -> intraEnabler_decodeGMEM_dec_dlt_0_sub;
    intraEnabler_decodeGMEM_dec_dlt_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_dlt_0;
    1 -> const_decodeGMEM_dec_dlt__1_1_;
    ~intraStateSplit_decodeGMEM_dec_dlt_1_L -> intraStateInv_decodeGMEM_dec_dlt_1;
    1 -> const_decodeGMEM_dec_dlt__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_dlt_1 -> intraInv_decodeGMEM_dec_dlt_0;
    1 -> intraEnabler_decodeGMEM_dec_dlt_1_source;
    intraEnabler_decodeGMEM_dec_dlt_1_source - intraEnabler_decodeGMEM_dec_dlt_1 -> intraEnabler_decodeGMEM_dec_dlt_1_sub;
    intraEnabler_decodeGMEM_dec_dlt_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_dlt_1;
    1 -> intraEnabler_decodeGMEM_dec_dlt_2_source;
    intraEnabler_decodeGMEM_dec_dlt_2_source - intraEnabler_decodeGMEM_dec_dlt_2 -> intraEnabler_decodeGMEM_dec_dlt_2_sub;
    intraEnabler_decodeGMEM_dec_dlt_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_dlt_2;
    1 -> const_decodeGMEM_dec_dlt__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_dlt_0 -> intraInv_decodeGMEM_dec_dlt_1;
    1 -> const_decodeGMEM_dec_dh__1_0_;
    ~intraStateSplit_decodeGMEM_dec_dh_0_L -> intraStateInv_decodeGMEM_dec_dh_0;
    1 -> intraEnabler_decodeGMEM_dec_dh_0_source;
    intraEnabler_decodeGMEM_dec_dh_0_source - intraEnabler_decodeGMEM_dec_dh_0 -> intraEnabler_decodeGMEM_dec_dh_0_sub;
    intraEnabler_decodeGMEM_dec_dh_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_dh_0;
    1 -> intraEnabler_decodeGMEM_dec_dh_1_source;
    intraEnabler_decodeGMEM_dec_dh_1_source - intraEnabler_decodeGMEM_dec_dh_1 -> intraEnabler_decodeGMEM_dec_dh_1_sub;
    intraEnabler_decodeGMEM_dec_dh_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_dh_1;
    1 -> const_decodeGMEM_dec_dh__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_dh_0 -> intraInv_decodeGMEM_dec_dh_0;
    1 -> const_decodeGMEM_dec_plt__1_0_;
    ~intraStateSplit_decodeGMEM_dec_plt_0_L -> intraStateInv_decodeGMEM_dec_plt_0;
    1 -> intraEnabler_decodeGMEM_dec_plt_0_source;
    intraEnabler_decodeGMEM_dec_plt_0_source - intraEnabler_decodeGMEM_dec_plt_0 -> intraEnabler_decodeGMEM_dec_plt_0_sub;
    intraEnabler_decodeGMEM_dec_plt_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt_0;
    1 -> const_decodeGMEM_dec_plt__1_1_;
    ~intraStateSplit_decodeGMEM_dec_plt_1_L -> intraStateInv_decodeGMEM_dec_plt_1;
    1 -> const_decodeGMEM_dec_plt__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_plt_1 -> intraInv_decodeGMEM_dec_plt_0;
    1 -> intraEnabler_decodeGMEM_dec_plt_1_source;
    intraEnabler_decodeGMEM_dec_plt_1_source - intraEnabler_decodeGMEM_dec_plt_1 -> intraEnabler_decodeGMEM_dec_plt_1_sub;
    intraEnabler_decodeGMEM_dec_plt_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt_1;
    1 -> intraEnabler_decodeGMEM_dec_plt_2_source;
    intraEnabler_decodeGMEM_dec_plt_2_source - intraEnabler_decodeGMEM_dec_plt_2 -> intraEnabler_decodeGMEM_dec_plt_2_sub;
    intraEnabler_decodeGMEM_dec_plt_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt_2;
    1 -> const_decodeGMEM_dec_plt__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_plt_0 -> intraInv_decodeGMEM_dec_plt_1;
    1 -> const_decodeuppol1__1_0_;
    ~intraStateSplit_decodeuppol1_0_L -> intraStateInv_decodeuppol1_0;
    1 -> intraEnabler_decodeuppol1_0_source;
    intraEnabler_decodeuppol1_0_source - intraEnabler_decodeuppol1_0 -> intraEnabler_decodeuppol1_0_sub;
    intraEnabler_decodeuppol1_0_sub -> [6,1] intraEnabler_decodeuppol1_0;
    1 -> intraEnabler_decodeuppol1_1_source;
    intraEnabler_decodeuppol1_1_source - intraEnabler_decodeuppol1_1 -> intraEnabler_decodeuppol1_1_sub;
    intraEnabler_decodeuppol1_1_sub -> [6,1] intraEnabler_decodeuppol1_1;
    1 -> const_decodeuppol1__1_1_;
    ~intraEnablerMerge_decodeuppol1_0 -> intraInv_decodeuppol1_0;
    1 -> intraEnabler_decodeGMEM_dec_rlt_0_source;
    intraEnabler_decodeGMEM_dec_rlt_0_source - intraEnabler_decodeGMEM_dec_rlt_0 -> intraEnabler_decodeGMEM_dec_rlt_0_sub;
    intraEnabler_decodeGMEM_dec_rlt_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_rlt_0;
    1 -> const_decodeuppol2__1_0_;
    ~intraStateSplit_decodeuppol2_0_L -> intraStateInv_decodeuppol2_0;
    1 -> intraEnabler_decodeuppol2_0_source;
    intraEnabler_decodeuppol2_0_source - intraEnabler_decodeuppol2_0 -> intraEnabler_decodeuppol2_0_sub;
    intraEnabler_decodeuppol2_0_sub -> [6,1] intraEnabler_decodeuppol2_0;
    1 -> intraEnabler_decodeuppol2_1_source;
    intraEnabler_decodeuppol2_1_source - intraEnabler_decodeuppol2_1 -> intraEnabler_decodeuppol2_1_sub;
    intraEnabler_decodeuppol2_1_sub -> [6,1] intraEnabler_decodeuppol2_1;
    1 -> const_decodeuppol2__1_1_;
    ~intraEnablerMerge_decodeuppol2_0 -> intraInv_decodeuppol2_0;
    1 -> intraEnabler_decodelogscl_0_source;
    intraEnabler_decodelogscl_0_source - intraEnabler_decodelogscl_0 -> intraEnabler_decodelogscl_0_sub;
    intraEnabler_decodelogscl_0_sub -> [6,1] intraEnabler_decodelogscl_0;
    1 -> const_decodeGMEM_dec_szh__1_0_;
    ~intraStateSplit_decodeGMEM_dec_szh_0_L -> intraStateInv_decodeGMEM_dec_szh_0;
    1 -> intraEnabler_decodeGMEM_dec_szh_0_source;
    intraEnabler_decodeGMEM_dec_szh_0_source - intraEnabler_decodeGMEM_dec_szh_0 -> intraEnabler_decodeGMEM_dec_szh_0_sub;
    intraEnabler_decodeGMEM_dec_szh_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_szh_0;
    1 -> const_decodeGMEM_dec_szh__1_1_;
    ~intraStateSplit_decodeGMEM_dec_szh_1_L -> intraStateInv_decodeGMEM_dec_szh_1;
    1 -> const_decodeGMEM_dec_szh__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_szh_1 -> intraInv_decodeGMEM_dec_szh_0;
    1 -> intraEnabler_decodeGMEM_dec_szh_1_source;
    intraEnabler_decodeGMEM_dec_szh_1_source - intraEnabler_decodeGMEM_dec_szh_1 -> intraEnabler_decodeGMEM_dec_szh_1_sub;
    intraEnabler_decodeGMEM_dec_szh_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_szh_1;
    1 -> intraEnabler_decodeGMEM_dec_szh_2_source;
    intraEnabler_decodeGMEM_dec_szh_2_source - intraEnabler_decodeGMEM_dec_szh_2 -> intraEnabler_decodeGMEM_dec_szh_2_sub;
    intraEnabler_decodeGMEM_dec_szh_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_szh_2;
    1 -> const_decodeGMEM_dec_szh__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_szh_0 -> intraInv_decodeGMEM_dec_szh_1;
    1 -> intraEnabler_decodeGMEM_xout1_0_source;
    intraEnabler_decodeGMEM_xout1_0_source - intraEnabler_decodeGMEM_xout1_0 -> intraEnabler_decodeGMEM_xout1_0_sub;
    intraEnabler_decodeGMEM_xout1_0_sub -> [6,1] intraEnabler_decodeGMEM_xout1_0;
    1 -> intraEnabler_decodeGMEM_xout2_0_source;
    intraEnabler_decodeGMEM_xout2_0_source - intraEnabler_decodeGMEM_xout2_0 -> intraEnabler_decodeGMEM_xout2_0_sub;
    intraEnabler_decodeGMEM_xout2_0_sub -> [6,1] intraEnabler_decodeGMEM_xout2_0;
    1 -> const_decodeGMEM_dec_ph__1_0_;
    ~intraStateSplit_decodeGMEM_dec_ph_0_L -> intraStateInv_decodeGMEM_dec_ph_0;
    1 -> intraEnabler_decodeGMEM_dec_ph_0_source;
    intraEnabler_decodeGMEM_dec_ph_0_source - intraEnabler_decodeGMEM_dec_ph_0 -> intraEnabler_decodeGMEM_dec_ph_0_sub;
    intraEnabler_decodeGMEM_dec_ph_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph_0;
    1 -> const_decodeGMEM_dec_ph__1_1_;
    ~intraStateSplit_decodeGMEM_dec_ph_1_L -> intraStateInv_decodeGMEM_dec_ph_1;
    1 -> const_decodeGMEM_dec_ph__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_ph_1 -> intraInv_decodeGMEM_dec_ph_0;
    1 -> intraEnabler_decodeGMEM_dec_ph_1_source;
    intraEnabler_decodeGMEM_dec_ph_1_source - intraEnabler_decodeGMEM_dec_ph_1 -> intraEnabler_decodeGMEM_dec_ph_1_sub;
    intraEnabler_decodeGMEM_dec_ph_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph_1;
    1 -> intraEnabler_decodeGMEM_dec_ph_2_source;
    intraEnabler_decodeGMEM_dec_ph_2_source - intraEnabler_decodeGMEM_dec_ph_2 -> intraEnabler_decodeGMEM_dec_ph_2_sub;
    intraEnabler_decodeGMEM_dec_ph_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph_2;
    1 -> const_decodeGMEM_dec_ph__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_ph_0 -> intraInv_decodeGMEM_dec_ph_1;
    1 -> const_decodeGMEM_dec_szl__1_0_;
    ~intraStateSplit_decodeGMEM_dec_szl_0_L -> intraStateInv_decodeGMEM_dec_szl_0;
    1 -> intraEnabler_decodeGMEM_dec_szl_0_source;
    intraEnabler_decodeGMEM_dec_szl_0_source - intraEnabler_decodeGMEM_dec_szl_0 -> intraEnabler_decodeGMEM_dec_szl_0_sub;
    intraEnabler_decodeGMEM_dec_szl_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_szl_0;
    1 -> const_decodeGMEM_dec_szl__1_1_;
    ~intraStateSplit_decodeGMEM_dec_szl_1_L -> intraStateInv_decodeGMEM_dec_szl_1;
    1 -> const_decodeGMEM_dec_szl__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_szl_1 -> intraInv_decodeGMEM_dec_szl_0;
    1 -> intraEnabler_decodeGMEM_dec_szl_1_source;
    intraEnabler_decodeGMEM_dec_szl_1_source - intraEnabler_decodeGMEM_dec_szl_1 -> intraEnabler_decodeGMEM_dec_szl_1_sub;
    intraEnabler_decodeGMEM_dec_szl_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_szl_1;
    1 -> intraEnabler_decodeGMEM_dec_szl_2_source;
    intraEnabler_decodeGMEM_dec_szl_2_source - intraEnabler_decodeGMEM_dec_szl_2 -> intraEnabler_decodeGMEM_dec_szl_2_sub;
    intraEnabler_decodeGMEM_dec_szl_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_szl_2;
    1 -> const_decodeGMEM_dec_szl__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_szl_0 -> intraInv_decodeGMEM_dec_szl_1;
    1 -> intraEnabler_decodelogsch_0_source;
    intraEnabler_decodelogsch_0_source - intraEnabler_decodelogsch_0 -> intraEnabler_decodelogsch_0_sub;
    intraEnabler_decodelogsch_0_sub -> [6,1] intraEnabler_decodelogsch_0;
    1 -> const_decodeGMEM_h__1_0_;
    1 -> const_decodeGMEM_h__1_1_;
    ~interStateSplit_decodeGMEM_h_0_L -> interStateInv_decodeGMEM_h_0;
    1 -> const_decodeGMEM_h__1_2_;
    ~interEnablerMerge_decodeGMEM_h_0 -> interInv_decodeGMEM_h_0;
    0 -> const_decodeGMEM_h__0_0_;
    1 -> const_decodeGMEM_h__1_3_;
    ~loopXor_decodeGMEM_h_0 -> loopInv_decodeGMEM_h_0;
    1 -> const_decodeGMEM_h__1_4_;
    ~intraStateSplit_decodeGMEM_h_0_L -> intraStateInv_decodeGMEM_h_0;
    1 -> intraEnabler_decodeGMEM_h_0_source;
    intraEnabler_decodeGMEM_h_0_source - intraEnabler_decodeGMEM_h_0 -> intraEnabler_decodeGMEM_h_0_sub;
    intraEnabler_decodeGMEM_h_0_sub -> [6,1] intraEnabler_decodeGMEM_h_0;
    1 -> intraEnabler_decodeGMEM_h_1_source;
    intraEnabler_decodeGMEM_h_1_source - intraEnabler_decodeGMEM_h_1 -> intraEnabler_decodeGMEM_h_1_sub;
    intraEnabler_decodeGMEM_h_1_sub -> [6,1] intraEnabler_decodeGMEM_h_1;
    1 -> const_decodeGMEM_h__1_5_;
    ~intraEnablerMerge_decodeGMEM_h_0 -> intraInv_decodeGMEM_h_0;
    1 -> const_decodeGMEM_h__1_6_;
    ~intraStateSplit_decodeGMEM_h_1_L -> intraStateInv_decodeGMEM_h_1;
    1 -> intraEnabler_decodeGMEM_h_2_source;
    intraEnabler_decodeGMEM_h_2_source - intraEnabler_decodeGMEM_h_2 -> intraEnabler_decodeGMEM_h_2_sub;
    intraEnabler_decodeGMEM_h_2_sub -> [6,1] intraEnabler_decodeGMEM_h_2;
    1 -> intraEnabler_decodeGMEM_h_3_source;
    intraEnabler_decodeGMEM_h_3_source - intraEnabler_decodeGMEM_h_3 -> intraEnabler_decodeGMEM_h_3_sub;
    intraEnabler_decodeGMEM_h_3_sub -> [6,1] intraEnabler_decodeGMEM_h_3;
    1 -> const_decodeGMEM_h__1_7_;
    ~intraEnablerMerge_decodeGMEM_h_1 -> intraInv_decodeGMEM_h_1;
    1 -> const_decodeGMEM_ilb_table__1_0_;
    ~intraStateSplit_decodeGMEM_ilb_table_0_L -> intraStateInv_decodeGMEM_ilb_table_0;
    1 -> const_decodeGMEM_ilb_table__1_1_;
    ~intraEnablerMerge_decodeGMEM_ilb_table_0 -> intraInv_decodeGMEM_ilb_table_0;
    1 -> const_decodescalel__1_0_;
    ~intraStateSplit_decodescalel_0_L -> intraStateInv_decodescalel_0;
    1 -> intraEnabler_decodescalel_0_source;
    intraEnabler_decodescalel_0_source - intraEnabler_decodescalel_0 -> intraEnabler_decodescalel_0_sub;
    intraEnabler_decodescalel_0_sub -> [6,1] intraEnabler_decodescalel_0;
    1 -> intraEnabler_decodescalel_1_source;
    intraEnabler_decodescalel_1_source - intraEnabler_decodescalel_1 -> intraEnabler_decodescalel_1_sub;
    intraEnabler_decodescalel_1_sub -> [6,1] intraEnabler_decodescalel_1;
    1 -> const_decodescalel__1_1_;
    ~intraEnablerMerge_decodescalel_0 -> intraInv_decodescalel_0;
    1 -> intraEnabler_decodeGMEM_dl_0_source;
    intraEnabler_decodeGMEM_dl_0_source - intraEnabler_decodeGMEM_dl_0 -> intraEnabler_decodeGMEM_dl_0_sub;
    intraEnabler_decodeGMEM_dl_0_sub -> [6,1] intraEnabler_decodeGMEM_dl_0;
    1 -> const_decodeGMEM_dec_deth__1_0_;
    ~intraStateSplit_decodeGMEM_dec_deth_0_L -> intraStateInv_decodeGMEM_dec_deth_0;
    1 -> intraEnabler_decodeGMEM_dec_deth_0_source;
    intraEnabler_decodeGMEM_dec_deth_0_source - intraEnabler_decodeGMEM_dec_deth_0 -> intraEnabler_decodeGMEM_dec_deth_0_sub;
    intraEnabler_decodeGMEM_dec_deth_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_deth_0;
    1 -> intraEnabler_decodeGMEM_dec_deth_1_source;
    intraEnabler_decodeGMEM_dec_deth_1_source - intraEnabler_decodeGMEM_dec_deth_1 -> intraEnabler_decodeGMEM_dec_deth_1_sub;
    intraEnabler_decodeGMEM_dec_deth_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_deth_1;
    1 -> const_decodeGMEM_dec_deth__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_deth_0 -> intraInv_decodeGMEM_dec_deth_0;
    1 -> const_decodeGMEM_dec_detl__1_0_;
    ~intraStateSplit_decodeGMEM_dec_detl_0_L -> intraStateInv_decodeGMEM_dec_detl_0;
    1 -> intraEnabler_decodeGMEM_dec_detl_0_source;
    intraEnabler_decodeGMEM_dec_detl_0_source - intraEnabler_decodeGMEM_dec_detl_0 -> intraEnabler_decodeGMEM_dec_detl_0_sub;
    intraEnabler_decodeGMEM_dec_detl_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_detl_0;
    1 -> intraEnabler_decodeGMEM_dec_detl_1_source;
    intraEnabler_decodeGMEM_dec_detl_1_source - intraEnabler_decodeGMEM_dec_detl_1 -> intraEnabler_decodeGMEM_dec_detl_1_sub;
    intraEnabler_decodeGMEM_dec_detl_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_detl_1;
    1 -> const_decodeGMEM_dec_detl__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_detl_0 -> intraInv_decodeGMEM_dec_detl_0;
    1 -> const_decodeGMEM_xd__1_0_;
    ~interStateSplit_decodeGMEM_xd_0_L -> interStateInv_decodeGMEM_xd_0;
    1 -> const_decodeGMEM_xd__1_1_;
    ~interEnablerMerge_decodeGMEM_xd_0 -> interInv_decodeGMEM_xd_0;
    1 -> intraEnabler_decodeGMEM_xd_0_source;
    intraEnabler_decodeGMEM_xd_0_source - intraEnabler_decodeGMEM_xd_0 -> intraEnabler_decodeGMEM_xd_0_sub;
    intraEnabler_decodeGMEM_xd_0_sub -> [6,1] intraEnabler_decodeGMEM_xd_0;
    1 -> intraEnabler_decodeGMEM_xd_1_source;
    intraEnabler_decodeGMEM_xd_1_source - intraEnabler_decodeGMEM_xd_1 -> intraEnabler_decodeGMEM_xd_1_sub;
    intraEnabler_decodeGMEM_xd_1_sub -> [6,1] intraEnabler_decodeGMEM_xd_1;
    1 -> const_decodefiltep__1_0_;
    ~intraStateSplit_decodefiltep_0_L -> intraStateInv_decodefiltep_0;
    1 -> intraEnabler_decodefiltep_0_source;
    intraEnabler_decodefiltep_0_source - intraEnabler_decodefiltep_0 -> intraEnabler_decodefiltep_0_sub;
    intraEnabler_decodefiltep_0_sub -> [6,1] intraEnabler_decodefiltep_0;
    1 -> intraEnabler_decodefiltep_1_source;
    intraEnabler_decodefiltep_1_source - intraEnabler_decodefiltep_1 -> intraEnabler_decodefiltep_1_sub;
    intraEnabler_decodefiltep_1_sub -> [6,1] intraEnabler_decodefiltep_1;
    1 -> const_decodefiltep__1_1_;
    ~intraEnablerMerge_decodefiltep_0 -> intraInv_decodefiltep_0;
    1 -> const_decodeGMEM_dec_nbh__1_0_;
    ~intraStateSplit_decodeGMEM_dec_nbh_0_L -> intraStateInv_decodeGMEM_dec_nbh_0;
    1 -> intraEnabler_decodeGMEM_dec_nbh_0_source;
    intraEnabler_decodeGMEM_dec_nbh_0_source - intraEnabler_decodeGMEM_dec_nbh_0 -> intraEnabler_decodeGMEM_dec_nbh_0_sub;
    intraEnabler_decodeGMEM_dec_nbh_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_nbh_0;
    1 -> intraEnabler_decodeGMEM_dec_nbh_1_source;
    intraEnabler_decodeGMEM_dec_nbh_1_source - intraEnabler_decodeGMEM_dec_nbh_1 -> intraEnabler_decodeGMEM_dec_nbh_1_sub;
    intraEnabler_decodeGMEM_dec_nbh_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_nbh_1;
    1 -> const_decodeGMEM_dec_nbh__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_nbh_0 -> intraInv_decodeGMEM_dec_nbh_0;
    1 -> const_decodeGMEM_dec_nbl__1_0_;
    ~intraStateSplit_decodeGMEM_dec_nbl_0_L -> intraStateInv_decodeGMEM_dec_nbl_0;
    1 -> intraEnabler_decodeGMEM_dec_nbl_0_source;
    intraEnabler_decodeGMEM_dec_nbl_0_source - intraEnabler_decodeGMEM_dec_nbl_0 -> intraEnabler_decodeGMEM_dec_nbl_0_sub;
    intraEnabler_decodeGMEM_dec_nbl_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_nbl_0;
    1 -> intraEnabler_decodeGMEM_dec_nbl_1_source;
    intraEnabler_decodeGMEM_dec_nbl_1_source - intraEnabler_decodeGMEM_dec_nbl_1 -> intraEnabler_decodeGMEM_dec_nbl_1_sub;
    intraEnabler_decodeGMEM_dec_nbl_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_nbl_1;
    1 -> const_decodeGMEM_dec_nbl__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_nbl_0 -> intraInv_decodeGMEM_dec_nbl_0;
    1 -> const_decodefiltez__1_0_;
    ~intraStateSplit_decodefiltez_0_L -> intraStateInv_decodefiltez_0;
    1 -> intraEnabler_decodefiltez_0_source;
    intraEnabler_decodefiltez_0_source - intraEnabler_decodefiltez_0 -> intraEnabler_decodefiltez_0_sub;
    intraEnabler_decodefiltez_0_sub -> [6,1] intraEnabler_decodefiltez_0;
    1 -> intraEnabler_decodefiltez_1_source;
    intraEnabler_decodefiltez_1_source - intraEnabler_decodefiltez_1 -> intraEnabler_decodefiltez_1_sub;
    intraEnabler_decodefiltez_1_sub -> [6,1] intraEnabler_decodefiltez_1;
    1 -> const_decodefiltez__1_1_;
    ~intraEnablerMerge_decodefiltez_0 -> intraInv_decodefiltez_0;
    1 -> const_decodeGMEM_xs__1_0_;
    ~interStateSplit_decodeGMEM_xs_0_L -> interStateInv_decodeGMEM_xs_0;
    1 -> const_decodeGMEM_xs__1_1_;
    ~interEnablerMerge_decodeGMEM_xs_0 -> interInv_decodeGMEM_xs_0;
    1 -> intraEnabler_decodeGMEM_xs_0_source;
    intraEnabler_decodeGMEM_xs_0_source - intraEnabler_decodeGMEM_xs_0 -> intraEnabler_decodeGMEM_xs_0_sub;
    intraEnabler_decodeGMEM_xs_0_sub -> [6,1] intraEnabler_decodeGMEM_xs_0;
    1 -> intraEnabler_decodeGMEM_xs_1_source;
    intraEnabler_decodeGMEM_xs_1_source - intraEnabler_decodeGMEM_xs_1 -> intraEnabler_decodeGMEM_xs_1_sub;
    intraEnabler_decodeGMEM_xs_1_sub -> [6,1] intraEnabler_decodeGMEM_xs_1;
    1 -> const_decodeGMEM_dec_plt1__1_0_;
    ~intraStateSplit_decodeGMEM_dec_plt1_0_L -> intraStateInv_decodeGMEM_dec_plt1_0;
    1 -> intraEnabler_decodeGMEM_dec_plt1_0_source;
    intraEnabler_decodeGMEM_dec_plt1_0_source - intraEnabler_decodeGMEM_dec_plt1_0 -> intraEnabler_decodeGMEM_dec_plt1_0_sub;
    intraEnabler_decodeGMEM_dec_plt1_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt1_0;
    1 -> const_decodeGMEM_dec_plt1__1_1_;
    ~intraStateSplit_decodeGMEM_dec_plt1_1_L -> intraStateInv_decodeGMEM_dec_plt1_1;
    1 -> const_decodeGMEM_dec_plt1__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_plt1_1 -> intraInv_decodeGMEM_dec_plt1_0;
    1 -> intraEnabler_decodeGMEM_dec_plt1_1_source;
    intraEnabler_decodeGMEM_dec_plt1_1_source - intraEnabler_decodeGMEM_dec_plt1_1 -> intraEnabler_decodeGMEM_dec_plt1_1_sub;
    intraEnabler_decodeGMEM_dec_plt1_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt1_1;
    1 -> intraEnabler_decodeGMEM_dec_plt1_2_source;
    intraEnabler_decodeGMEM_dec_plt1_2_source - intraEnabler_decodeGMEM_dec_plt1_2 -> intraEnabler_decodeGMEM_dec_plt1_2_sub;
    intraEnabler_decodeGMEM_dec_plt1_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt1_2;
    1 -> const_decodeGMEM_dec_plt1__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_plt1_0 -> intraInv_decodeGMEM_dec_plt1_1;
    1 -> const_decodeGMEM_dec_plt2__1_0_;
    ~intraStateSplit_decodeGMEM_dec_plt2_0_L -> intraStateInv_decodeGMEM_dec_plt2_0;
    1 -> intraEnabler_decodeGMEM_dec_plt2_0_source;
    intraEnabler_decodeGMEM_dec_plt2_0_source - intraEnabler_decodeGMEM_dec_plt2_0 -> intraEnabler_decodeGMEM_dec_plt2_0_sub;
    intraEnabler_decodeGMEM_dec_plt2_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt2_0;
    1 -> intraEnabler_decodeGMEM_dec_plt2_1_source;
    intraEnabler_decodeGMEM_dec_plt2_1_source - intraEnabler_decodeGMEM_dec_plt2_1 -> intraEnabler_decodeGMEM_dec_plt2_1_sub;
    intraEnabler_decodeGMEM_dec_plt2_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_plt2_1;
    1 -> const_decodeGMEM_dec_plt2__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_plt2_0 -> intraInv_decodeGMEM_dec_plt2_0;
    1 -> const_decodeGMEM_ih__1_0_;
    ~intraStateSplit_decodeGMEM_ih_0_L -> intraStateInv_decodeGMEM_ih_0;
    1 -> intraEnabler_decodeGMEM_ih_0_source;
    intraEnabler_decodeGMEM_ih_0_source - intraEnabler_decodeGMEM_ih_0 -> intraEnabler_decodeGMEM_ih_0_sub;
    intraEnabler_decodeGMEM_ih_0_sub -> [6,1] intraEnabler_decodeGMEM_ih_0;
    1 -> intraEnabler_decodeGMEM_ih_1_source;
    intraEnabler_decodeGMEM_ih_1_source - intraEnabler_decodeGMEM_ih_1 -> intraEnabler_decodeGMEM_ih_1_sub;
    intraEnabler_decodeGMEM_ih_1_sub -> [6,1] intraEnabler_decodeGMEM_ih_1;
    1 -> const_decodeGMEM_ih__1_1_;
    ~intraEnablerMerge_decodeGMEM_ih_0 -> intraInv_decodeGMEM_ih_0;
    1 -> const_decodeGMEM_dec_ph1__1_0_;
    ~intraStateSplit_decodeGMEM_dec_ph1_0_L -> intraStateInv_decodeGMEM_dec_ph1_0;
    1 -> intraEnabler_decodeGMEM_dec_ph1_0_source;
    intraEnabler_decodeGMEM_dec_ph1_0_source - intraEnabler_decodeGMEM_dec_ph1_0 -> intraEnabler_decodeGMEM_dec_ph1_0_sub;
    intraEnabler_decodeGMEM_dec_ph1_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph1_0;
    1 -> const_decodeGMEM_dec_ph1__1_1_;
    ~intraStateSplit_decodeGMEM_dec_ph1_1_L -> intraStateInv_decodeGMEM_dec_ph1_1;
    1 -> const_decodeGMEM_dec_ph1__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_ph1_1 -> intraInv_decodeGMEM_dec_ph1_0;
    1 -> intraEnabler_decodeGMEM_dec_ph1_1_source;
    intraEnabler_decodeGMEM_dec_ph1_1_source - intraEnabler_decodeGMEM_dec_ph1_1 -> intraEnabler_decodeGMEM_dec_ph1_1_sub;
    intraEnabler_decodeGMEM_dec_ph1_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph1_1;
    1 -> intraEnabler_decodeGMEM_dec_ph1_2_source;
    intraEnabler_decodeGMEM_dec_ph1_2_source - intraEnabler_decodeGMEM_dec_ph1_2 -> intraEnabler_decodeGMEM_dec_ph1_2_sub;
    intraEnabler_decodeGMEM_dec_ph1_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph1_2;
    1 -> const_decodeGMEM_dec_ph1__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_ph1_0 -> intraInv_decodeGMEM_dec_ph1_1;
    1 -> const_decodeGMEM_dec_ph2__1_0_;
    ~intraStateSplit_decodeGMEM_dec_ph2_0_L -> intraStateInv_decodeGMEM_dec_ph2_0;
    1 -> intraEnabler_decodeGMEM_dec_ph2_0_source;
    intraEnabler_decodeGMEM_dec_ph2_0_source - intraEnabler_decodeGMEM_dec_ph2_0 -> intraEnabler_decodeGMEM_dec_ph2_0_sub;
    intraEnabler_decodeGMEM_dec_ph2_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph2_0;
    1 -> intraEnabler_decodeGMEM_dec_ph2_1_source;
    intraEnabler_decodeGMEM_dec_ph2_1_source - intraEnabler_decodeGMEM_dec_ph2_1 -> intraEnabler_decodeGMEM_dec_ph2_1_sub;
    intraEnabler_decodeGMEM_dec_ph2_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_ph2_1;
    1 -> const_decodeGMEM_dec_ph2__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_ph2_0 -> intraInv_decodeGMEM_dec_ph2_0;
    1 -> intraEnabler_decodeGMEM_il_0_source;
    intraEnabler_decodeGMEM_il_0_source - intraEnabler_decodeGMEM_il_0 -> intraEnabler_decodeGMEM_il_0_sub;
    intraEnabler_decodeGMEM_il_0_sub -> [6,1] intraEnabler_decodeGMEM_il_0;
    1 -> const_decodeGMEM_dec_rh1__1_0_;
    ~intraStateSplit_decodeGMEM_dec_rh1_0_L -> intraStateInv_decodeGMEM_dec_rh1_0;
    1 -> intraEnabler_decodeGMEM_dec_rh1_0_source;
    intraEnabler_decodeGMEM_dec_rh1_0_source - intraEnabler_decodeGMEM_dec_rh1_0 -> intraEnabler_decodeGMEM_dec_rh1_0_sub;
    intraEnabler_decodeGMEM_dec_rh1_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_rh1_0;
    1 -> const_decodeGMEM_dec_rh1__1_1_;
    ~intraStateSplit_decodeGMEM_dec_rh1_1_L -> intraStateInv_decodeGMEM_dec_rh1_1;
    1 -> const_decodeGMEM_dec_rh1__1_2_;
    ~intraEnablerMerge_decodeGMEM_dec_rh1_1 -> intraInv_decodeGMEM_dec_rh1_0;
    1 -> intraEnabler_decodeGMEM_dec_rh1_1_source;
    intraEnabler_decodeGMEM_dec_rh1_1_source - intraEnabler_decodeGMEM_dec_rh1_1 -> intraEnabler_decodeGMEM_dec_rh1_1_sub;
    intraEnabler_decodeGMEM_dec_rh1_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_rh1_1;
    1 -> intraEnabler_decodeGMEM_dec_rh1_2_source;
    intraEnabler_decodeGMEM_dec_rh1_2_source - intraEnabler_decodeGMEM_dec_rh1_2 -> intraEnabler_decodeGMEM_dec_rh1_2_sub;
    intraEnabler_decodeGMEM_dec_rh1_2_sub -> [6,1] intraEnabler_decodeGMEM_dec_rh1_2;
    1 -> const_decodeGMEM_dec_rh1__1_3_;
    ~intraEnablerMerge_decodeGMEM_dec_rh1_0 -> intraInv_decodeGMEM_dec_rh1_1;
    1 -> const_decodeGMEM_dec_rh2__1_0_;
    ~intraStateSplit_decodeGMEM_dec_rh2_0_L -> intraStateInv_decodeGMEM_dec_rh2_0;
    1 -> intraEnabler_decodeGMEM_dec_rh2_0_source;
    intraEnabler_decodeGMEM_dec_rh2_0_source - intraEnabler_decodeGMEM_dec_rh2_0 -> intraEnabler_decodeGMEM_dec_rh2_0_sub;
    intraEnabler_decodeGMEM_dec_rh2_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_rh2_0;
    1 -> intraEnabler_decodeGMEM_dec_rh2_1_source;
    intraEnabler_decodeGMEM_dec_rh2_1_source - intraEnabler_decodeGMEM_dec_rh2_1 -> intraEnabler_decodeGMEM_dec_rh2_1_sub;
    intraEnabler_decodeGMEM_dec_rh2_1_sub -> [6,1] intraEnabler_decodeGMEM_dec_rh2_1;
    1 -> const_decodeGMEM_dec_rh2__1_1_;
    ~intraEnablerMerge_decodeGMEM_dec_rh2_0 -> intraInv_decodeGMEM_dec_rh2_0;
    1 -> intraEnabler_decodeGMEM_dec_sph_0_source;
    intraEnabler_decodeGMEM_dec_sph_0_source - intraEnabler_decodeGMEM_dec_sph_0 -> intraEnabler_decodeGMEM_dec_sph_0_sub;
    intraEnabler_decodeGMEM_dec_sph_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_sph_0;
    1 -> intraEnabler_decodeGMEM_dec_spl_0_source;
    intraEnabler_decodeGMEM_dec_spl_0_source - intraEnabler_decodeGMEM_dec_spl_0 -> intraEnabler_decodeGMEM_dec_spl_0_sub;
    intraEnabler_decodeGMEM_dec_spl_0_sub -> [6,1] intraEnabler_decodeGMEM_dec_spl_0;
    intraFinalSplit_decodeGMEM_dec_rh2_0_L -> decodeGMEM_dec_rh2_USE;
    intraOutSplit_decodeGMEM_accumd_0_L -> decode_I183_;
    sig_Merge_decode_I133__decode_I154__L + const_decode_3_0_ -> decode_I158__adder;
    decode_I164_ * decode_I166_ -> decode_I167_;
    intraOutSplit_decodeGMEM_h_1_L -> decode_I159_;
    intraFinalSplit_decodeGMEM_dec_dh_0_L -> decodeGMEM_dec_dh_USE;
    intraStateMerge_decodeGMEM_dec_plt2_0 & intraInv_decodeGMEM_dec_plt2_0 -> intraAnd_decodeGMEM_dec_plt2_0;
    decodelogsch_out -> decode_I92_;
    decodeGMEM_dec_sph_out -> *;
    decode_in_0 >>> const_decode_6_0_ -> decode_I2_;
    intraStateMerge_decodeuppol1_0 & intraInv_decodeuppol1_0 -> intraAnd_decodeuppol1_0;
    const_decode_0_118_ -> decodeGMEM_dec_sph_in_0;
    const_decode_0_117_ -> decodeGMEM_dec_sph_in_1;
    interOutSplit_decodeGMEM_xd_0_R -> decode_I192_;
    decode_I75_ -> decodeGMEM_dec_sph_in_2;
    sig_decode_I143__decode_I154__L + decode_I167_ -> decode_I168_;
    intraFinalSplit_decodescalel_0_L -> decodescalel_USE;
    interArgMerge_decodeGMEM_h_0_0 -> decodeGMEM_h_in_0;
    interArgMerge_decodeGMEM_h_1_0 -> decodeGMEM_h_in_1;
    decodeGMEM_qq2_code2_table_out -> decode_I85_;
    intraOutSplit_decodeGMEM_dec_szh_1_L -> decode_I77_;
    intraOutSplit_decodefiltez_0_R -> decode_I69_;
    interArgMerge_decodeGMEM_h_2_0 -> decodeGMEM_h_in_2;
    intraFinalSplit_decodeGMEM_dec_nbh_0_L -> decodeGMEM_dec_nbh_USE;
    intraArgMerge_decodeGMEM_dec_detl_0_0 -> decodeGMEM_dec_detl_in_0;
    intraArgMerge_decodeGMEM_dec_detl_1_0 -> decodeGMEM_dec_detl_in_1;
    intraArgMerge_decodeGMEM_dec_detl_2_0 -> decodeGMEM_dec_detl_in_2;
    intraArgMerge_decodeGMEM_dec_del_dltx_0_0 -> decodeGMEM_dec_del_dltx_in_0;
    intraArgMerge_decodeGMEM_dec_del_dltx_1_0 -> decodeGMEM_dec_del_dltx_in_1;
    decode_I162_ >> const_decode_14_0_ -> decode_I169_;
    intraArgMerge_decodeGMEM_dec_del_dltx_2_0 -> decodeGMEM_dec_del_dltx_in_2;
    intraOutSplit_decodeGMEM_dec_del_bph_0_R -> decode_I99_upzero_PP2_faked_;
    intraFinalSplit_decodeGMEM_dec_del_dltx_0_L -> decodeGMEM_dec_del_dltx_USE;
    intraStateMerge_decodeGMEM_dec_al1_1 & intraInv_decodeGMEM_dec_al1_0 -> intraAnd_decodeGMEM_dec_al1_0;
    intraStateMerge_decodeGMEM_dec_al1_2 & intraInv_decodeGMEM_dec_al1_1 -> intraAnd_decodeGMEM_dec_al1_1;
    intraStateMerge_decodeGMEM_dec_al1_0 & intraInv_decodeGMEM_dec_al1_2 -> intraAnd_decodeGMEM_dec_al1_2;
    intraArgMerge_decodeGMEM_dec_ah2_0_0 -> decodeGMEM_dec_ah2_in_0;
    intraArgMerge_decodeGMEM_dec_ah2_1_0 -> decodeGMEM_dec_ah2_in_1;
    intraArgMerge_decodeGMEM_dec_ah2_2_0 -> decodeGMEM_dec_ah2_in_2;
    intraOutSplit_decodefiltezfiltez_PP0_0_0_USE_L -> decode_I4_filtez_PP0_faked_0_USE;
    intraOutSplit_decodescalel_0_R -> decode_I94_;
    (decode_I85_ ^ (1 << 63)) - (1 << 63) -> decode_I86_;
    decode_I75_ + decode_I77_ -> decode_I78_;
    intraEnabler_decodeGMEM_qq2_code2_table_0 -> decodeGMEM_qq2_code2_table_USE;
    intraOutSplit_decodefiltez_0_L -> decode_I4_;
    Merge_decode_I131_ + const_decode_1_51_ -> decode_I145__adder;
    intraStateMerge_decodeuppol2_0 & intraInv_decodeuppol2_0 -> intraAnd_decodeuppol2_0;
    Merge_decode_I178_ + const_decode_1_61_ -> decode_I185__adder;
    interOutSplit_decodeGMEM_xs_0_R -> decode_I194_;
    decode_I81_ * decode_I86_ -> decode_I87_;
    interArgMerge_decodeGMEM_accumc_0_0 -> decodeGMEM_accumc_in_0;
    interArgMerge_decodeGMEM_accumc_1_0 -> decodeGMEM_accumc_in_1;
    interArgMerge_decodeGMEM_accumc_2_0 -> decodeGMEM_accumc_in_2;
    intraArgMerge_decodeGMEM_ih_0_0 -> decodeGMEM_ih_in_0;
    loopCondSelectMerge_decodeGMEM_h_0 | loopInit_decodeGMEM_h_0 -> loopOr_decodeGMEM_h_0;
    intraArgMerge_decodeGMEM_ih_1_0 -> decodeGMEM_ih_in_1;
    intraArgMerge_decodeGMEM_ih_2_0 -> decodeGMEM_ih_in_2;
    decode_I39_GMEM_wl_code_table_faked_ -> decodelogsclGMEM_wl_code_table_out;
    intraOutSplit_decodeupzeroupzero_PP2_0_0_USE_R -> decode_I99_upzero_PP2_faked_0_USE;
    Merge_decode_I180_ + const_decode_1_1_ -> decode_I187_;
    intraOutSplit_decodeGMEM_dec_del_dhx_0_L -> decode_I69_filtez_PP1_faked_;
    intraStateMerge_decodeGMEM_dec_sl_0 & intraInv_decodeGMEM_dec_sl_0 -> intraAnd_decodeGMEM_dec_sl_0;
    intraStateMerge_decodeGMEM_dec_al2_1 & intraInv_decodeGMEM_dec_al2_0 -> intraAnd_decodeGMEM_dec_al2_0;
    intraStateMerge_decodeGMEM_dec_al2_0 & intraInv_decodeGMEM_dec_al2_1 -> intraAnd_decodeGMEM_dec_al2_1;
    intraArgMerge_decodeGMEM_dec_ph_1_0 -> decodeGMEM_dec_ph_in_1;
    intraArgMerge_decodeGMEM_dec_ph_2_0 -> decodeGMEM_dec_ph_in_2;
    intraArgMerge_decodeGMEM_dec_ph_0_0 -> decodeGMEM_dec_ph_in_0;
    decodeGMEM_wl_code_table_out -> decode_I39_GMEM_wl_code_table_faked_;
    intraOutSplit_decodeGMEM_dec_szh_1_R -> decode_I96_;
    decode_I87_ >> const_decode_15_2_ -> decode_I88_;
    intraStateMerge_decodeGMEM_dec_del_bph_0 & intraInv_decodeGMEM_dec_del_bph_0 -> intraAnd_decodeGMEM_dec_del_bph_0;
    intraOutSplit_decodeGMEM_dec_rlt1_0_L -> decode_I6_;
    intraEnabler_decodeGMEM_dl_0 -> decodeGMEM_dl_USE;
    intraStateMerge_decodeGMEM_ilb_table_0 & intraInv_decodeGMEM_ilb_table_0 -> intraAnd_decodeGMEM_ilb_table_0;
    intraStateMerge_decodeGMEM_dec_szh_1 & intraInv_decodeGMEM_dec_szh_0 -> intraAnd_decodeGMEM_dec_szh_0;
    intraStateMerge_decodeGMEM_dec_szh_0 & intraInv_decodeGMEM_dec_szh_1 -> intraAnd_decodeGMEM_dec_szh_1;
    intraOutSplit_decodeupzeroupzero_PP2_0_0_L -> decode_I47_upzero_PP2_faked_0;
    intraOutSplit_decodeupzeroupzero_PP2_1_0_L -> decode_I47_upzero_PP2_faked_1;
    intraOutSplit_decodeupzeroupzero_PP2_2_0_L -> decode_I47_upzero_PP2_faked_2;
    decode_I96_ + decode_I89_ -> decode_I97_;
    decode_I88_ -> decode_I89_;
    interFinalSplit_decodeGMEM_xs_0_L -> decodeGMEM_xs_USE;
    intraOutSplit_decodeGMEM_dec_al1_0_L -> decode_I7_;
    intraEnabler_decodeGMEM_dec_sph_0 -> decodeGMEM_dec_sph_USE;
    intraStateMerge_decodeGMEM_ilr_0 & intraInv_decodeGMEM_ilr_0 -> intraAnd_decodeGMEM_ilr_0;
    intraOutSplit_decodeGMEM_ilb_table_0_R -> decode_I94_GMEM_ilb_table_faked_;
    interStateMerge_decodeGMEM_accumc_0 & interInv_decodeGMEM_accumc_0 -> interAnd_decodeGMEM_accumc_0;
    const_decode_1_9_ -> decodeGMEM_qq4_code4_table_in_0;
    decode_I19_ -> decodeGMEM_qq4_code4_table_in_1;
    const_decode_0_35_ -> decodeGMEM_qq4_code4_table_in_2;
    interStateMerge_decodeGMEM_accumc_1 & interInv_decodeGMEM_accumc_1 -> interAnd_decodeGMEM_accumc_1;
    interStateMerge_decodeGMEM_accumc_2 & interInv_decodeGMEM_accumc_2 -> interAnd_decodeGMEM_accumc_2;
    intraArgMerge_decodeGMEM_dec_ph1_0_0 -> decodeGMEM_dec_ph1_in_0;
    intraOutSplit_decodeGMEM_dec_rlt2_0_L -> decode_I8_;
    intraStateMerge_decodeGMEM_dec_plt_0 & intraInv_decodeGMEM_dec_plt_1 -> intraAnd_decodeGMEM_dec_plt_1;
    intraArgMerge_decodeGMEM_dec_ph1_2_0 -> decodeGMEM_dec_ph1_in_2;
    intraStateMerge_decodeGMEM_dec_plt_1 & intraInv_decodeGMEM_dec_plt_0 -> intraAnd_decodeGMEM_dec_plt_0;
    intraArgMerge_decodeGMEM_dec_ph1_1_0 -> decodeGMEM_dec_ph1_in_1;
    decodelogsclGMEM_wl_code_table_USE -> decode_I39_GMEM_wl_code_table_faked_0_USE;
    intraOutSplit_decodeupzeroupzero_PP1_0_0_R -> decode_I99_upzero_PP1_faked_0;
    intraOutSplit_decodeupzeroupzero_PP1_1_0_R -> decode_I99_upzero_PP1_faked_1;
    intraOutSplit_decodeupzeroupzero_PP1_2_0_R -> decode_I99_upzero_PP1_faked_2;
    intraFinalSplit_decodeGMEM_dec_al1_2_L -> decodeGMEM_dec_al1_USE;
    intraFinalSplit_decodeGMEM_ilr_0_L -> decodeGMEM_ilr_USE;
    intraFinalSplit_decodeGMEM_dec_rlt1_1_L -> decodeGMEM_dec_rlt1_USE;
    intraOutSplit_decodeGMEM_dec_al2_0_L -> decode_I9_;
    intraFinalSplit_decodeGMEM_dec_dlt_1_L -> decodeGMEM_dec_dlt_USE;
    intraArgMerge_decodeGMEM_dec_del_bph_0_0 -> decodeGMEM_dec_del_bph_in_0;
    intraArgMerge_decodeGMEM_dec_del_bph_1_0 -> decodeGMEM_dec_del_bph_in_1;
    intraArgMerge_decodeGMEM_dec_del_bph_2_0 -> decodeGMEM_dec_del_bph_in_2;
    intraStateMerge_decodeGMEM_dec_nbh_0 & intraInv_decodeGMEM_dec_nbh_0 -> intraAnd_decodeGMEM_dec_nbh_0;
    decodeGMEM_wh_code_table_out -> decode_I92_GMEM_wh_code_table_faked_;
    intraArgMerge_decodeupzeroupzero_PP1_0 -> decodeupzeroupzero_PP1_out;
    intraStateMerge_decodeGMEM_dec_rlt1_1 & intraInv_decodeGMEM_dec_rlt1_0 -> intraAnd_decodeGMEM_dec_rlt1_0;
    intraStateMerge_decodeGMEM_dec_rlt1_0 & intraInv_decodeGMEM_dec_rlt1_1 -> intraAnd_decodeGMEM_dec_rlt1_1;
    interStateMerge_decodeGMEM_accumd_0 & interInv_decodeGMEM_accumd_0 -> interAnd_decodeGMEM_accumd_0;
    interStateMerge_decodeGMEM_accumd_1 & interInv_decodeGMEM_accumd_1 -> interAnd_decodeGMEM_accumd_1;
    interStateMerge_decodeGMEM_accumd_2 & interInv_decodeGMEM_accumd_2 -> interAnd_decodeGMEM_accumd_2;
    interArgMerge_decodeGMEM_accumd_0_0 -> decodeGMEM_accumd_in_0;
    interArgMerge_decodeGMEM_accumd_2_0 -> decodeGMEM_accumd_in_2;
    interArgMerge_decodeGMEM_accumd_1_0 -> decodeGMEM_accumd_in_1;
    intraStateMerge_decodeGMEM_dec_del_dltx_0 & intraInv_decodeGMEM_dec_del_dltx_0 -> intraAnd_decodeGMEM_dec_del_dltx_0;
    intraFinalSplit_decodeupzero_0_L -> decodeupzero_PP1_USE;
    intraArgMerge_decodefiltezfiltez_PP0_0 -> decodefiltezfiltez_PP0_out;
    intraStateMerge_decodeGMEM_ih_0 & intraInv_decodeGMEM_ih_0 -> intraAnd_decodeGMEM_ih_0;
    intraFinalSplit_decodeGMEM_dec_detl_0_L -> decodeGMEM_dec_detl_USE;
    intraFinalSplit_decodeGMEM_dec_szl_1_L -> decodeGMEM_dec_szl_USE;
    intraArgMerge_decodeGMEM_dec_nbh_0_0 -> decodeGMEM_dec_nbh_in_0;
    intraArgMerge_decodeGMEM_dec_nbh_1_0 -> decodeGMEM_dec_nbh_in_1;
    intraArgMerge_decodeGMEM_dec_nbh_2_0 -> decodeGMEM_dec_nbh_in_2;
    interFinalSplit_decodeGMEM_xd_0_L -> decodeGMEM_xd_USE;
    intraFinalSplit_decodefiltep_0_L -> decodefiltep_USE;
    loopCondSelectMerge_decodeGMEM_accumc_0 ^ loopBbSelectMerge_decodeGMEM_accumc_0 -> loopXor_decodeGMEM_accumc_0;
    loopCondSelectMerge_decodeGMEM_accumc_1 ^ loopBbSelectMerge_decodeGMEM_accumc_1 -> loopXor_decodeGMEM_accumc_1;
    intraOutSplit_decodefiltezfiltez_PP0_0_0_L -> decode_I4_filtez_PP0_faked_0;
    intraOutSplit_decodefiltezfiltez_PP0_1_0_L -> decode_I4_filtez_PP0_faked_1;
    intraOutSplit_decodefiltezfiltez_PP0_2_0_L -> decode_I4_filtez_PP0_faked_2;
    Merge_decode_I179_ + const_decode_1_62_ -> decode_I186__adder;
    interArgMerge_decodeGMEM_xd_0_0 -> decodeGMEM_xd_in_0;
    interArgMerge_decodeGMEM_xd_1_0 -> decodeGMEM_xd_in_1;
    interArgMerge_decodeGMEM_xd_2_0 -> decodeGMEM_xd_in_2;
    intraFinalSplit_decodeGMEM_dec_del_bph_0_L -> decodeGMEM_dec_del_bph_USE;
    intraStateMerge_decodeGMEM_dec_rlt2_0 & intraInv_decodeGMEM_dec_rlt2_0 -> intraAnd_decodeGMEM_dec_rlt2_0;
    intraArgMerge_decodeGMEM_dec_sl_0_0 -> decodeGMEM_dec_sl_in_0;
    intraArgMerge_decodeGMEM_dec_sl_1_0 -> decodeGMEM_dec_sl_in_1;
    intraArgMerge_decodeGMEM_dec_sl_2_0 -> decodeGMEM_dec_sl_in_2;
    intraArgMerge_decodeGMEM_dec_plt1_1_0 -> decodeGMEM_dec_plt1_in_1;
    intraArgMerge_decodeGMEM_dec_plt1_2_0 -> decodeGMEM_dec_plt1_in_2;
    intraArgMerge_decodeGMEM_dec_plt1_0_0 -> decodeGMEM_dec_plt1_in_0;
    intraEnabler_decodeGMEM_qq6_code6_table_0 -> decodeGMEM_qq6_code6_table_USE;
    intraFinalSplit_decodeGMEM_rl_0_L -> decodeGMEM_rl_USE;
    loopCondSelectMerge_decodeGMEM_accumd_0 ^ loopBbSelectMerge_decodeGMEM_accumd_0 -> loopXor_decodeGMEM_accumd_0;
    loopCondSelectMerge_decodeGMEM_accumd_1 ^ loopBbSelectMerge_decodeGMEM_accumd_1 -> loopXor_decodeGMEM_accumd_1;
    interStateMerge_decodeGMEM_xs_0 & interInv_decodeGMEM_xs_0 -> interAnd_decodeGMEM_xs_0;
    intraFinalSplit_decodeGMEM_dec_sh_0_L -> decodeGMEM_dec_sh_USE;
    intraFinalSplit_decodeGMEM_dec_al2_1_L -> decodeGMEM_dec_al2_USE;
    intraArgMerge_decodeGMEM_dec_ph2_0_0 -> decodeGMEM_dec_ph2_in_0;
    intraArgMerge_decodeGMEM_dec_ph2_1_0 -> decodeGMEM_dec_ph2_in_1;
    intraArgMerge_decodeGMEM_dec_ph2_2_0 -> decodeGMEM_dec_ph2_in_2;
    intraStateMerge_decodeGMEM_rl_0 & intraInv_decodeGMEM_rl_0 -> intraAnd_decodeGMEM_rl_0;
    intraFinalSplit_decodeGMEM_dec_rlt2_0_L -> decodeGMEM_dec_rlt2_USE;
    intraFinalSplit_decodefiltez_0_L -> decodefiltez_PP0_USE;
    intraStateMerge_decodefiltez_0 & intraInv_decodefiltez_0 -> intraAnd_decodefiltez_0;
    intraArgMerge_decodescalelGMEM_ilb_table_0 -> decodescalelGMEM_ilb_table_out;
    interStateMerge_decodeGMEM_h_0 & interInv_decodeGMEM_h_0 -> interAnd_decodeGMEM_h_0;
    intraEnabler_decodelogscl_0 -> decodelogscl_USE;
    intraArgMerge_decodeupzeroupzero_PP2_0 -> decodeupzeroupzero_PP2_out;
    intraFinalSplit_decodeuppol1_0_L -> decodeuppol1_USE;
    intraOutSplit_decodeGMEM_dec_ah1_1_L -> decode_I100_;
    intraStateMerge_decodeGMEM_dec_del_bpl_0 & intraInv_decodeGMEM_dec_del_bpl_0 -> intraAnd_decodeGMEM_dec_del_bpl_0;
    intraFinalSplit_decodeupzero_0_L -> decodeupzero_PP2_USE;
    intraArgMerge_decodefiltezfiltez_PP1_0 -> decodefiltezfiltez_PP1_out;
    interStateMerge_decodeGMEM_xd_0 & interInv_decodeGMEM_xd_0 -> interAnd_decodeGMEM_xd_0;
    intraArgMerge_decodeuppol1_0_0 -> decodeuppol1_in_0;
    intraArgMerge_decodeuppol1_1_0 -> decodeuppol1_in_1;
    intraArgMerge_decodeuppol1_2_0 -> decodeuppol1_in_2;
    intraArgMerge_decodeuppol1_3_0 -> decodeuppol1_in_3;
    intraStateMerge_decodeGMEM_dec_szl_0 & intraInv_decodeGMEM_dec_szl_1 -> intraAnd_decodeGMEM_dec_szl_1;
    intraStateMerge_decodeGMEM_dec_szl_1 & intraInv_decodeGMEM_dec_szl_0 -> intraAnd_decodeGMEM_dec_szl_0;
    intraArgMerge_decodefiltep_2_0 -> decodefiltep_in_2;
    intraArgMerge_decodefiltep_3_0 -> decodefiltep_in_3;
    intraArgMerge_decodefiltep_0_0 -> decodefiltep_in_0;
    intraArgMerge_decodefiltep_1_0 -> decodefiltep_in_1;
    intraOutSplit_decodeGMEM_dec_ah2_1_L -> decode_I101_;
    intraArgMerge_decodeGMEM_dec_deth_0_0 -> decodeGMEM_dec_deth_in_0;
    intraArgMerge_decodeGMEM_dec_deth_1_0 -> decodeGMEM_dec_deth_in_1;
    intraArgMerge_decodeGMEM_dec_deth_2_0 -> decodeGMEM_dec_deth_in_2;
    intraFinalSplit_decodeGMEM_ih_0_L -> decodeGMEM_ih_USE;
    intraFinalSplit_decodeGMEM_dec_ph1_1_L -> decodeGMEM_dec_ph1_USE;
    intraArgMerge_decodeGMEM_rl_0_0 -> decodeGMEM_rl_in_0;
    intraArgMerge_decodeGMEM_rl_1_0 -> decodeGMEM_rl_in_1;
    intraArgMerge_decodeGMEM_rl_2_0 -> decodeGMEM_rl_in_2;
    intraOutSplit_decodefiltep_0_L -> decode_I10_;
    intraOutSplit_decodefiltezfiltez_PP1_0_0_USE_L -> decode_I4_filtez_PP1_faked_0_USE;
    const_decode_1_33_ -> decodeGMEM_qq2_code2_table_in_0;
    decode_I83_ -> decodeGMEM_qq2_code2_table_in_1;
    const_decode_0_129_ -> decodeGMEM_qq2_code2_table_in_2;
    intraFinalSplit_decodeupzero_0_L -> decodeupzero_USE;
    intraFinalSplit_decodeGMEM_dec_del_dhx_0_L -> decodeGMEM_dec_del_dhx_USE;
    intraOutSplit_decodeGMEM_dec_sh_0_R -> decode_I110_;
    intraOutSplit_decodeGMEM_dec_ph_1_L -> decode_I102_;
    intraStateMerge_decodeGMEM_dec_dh_0 & intraInv_decodeGMEM_dec_dh_0 -> intraAnd_decodeGMEM_dec_dh_0;
    intraOutSplit_decodefiltezfiltez_PP0_0_0_R -> decode_I69_filtez_PP0_faked_0;
    intraOutSplit_decodefiltezfiltez_PP0_1_0_R -> decode_I69_filtez_PP0_faked_1;
    intraOutSplit_decodefiltezfiltez_PP0_2_0_R -> decode_I69_filtez_PP0_faked_2;
    decodeGMEM_dec_spl_out -> *;
    intraStateMerge_decodescalel_0 & intraInv_decodescalel_0 -> intraAnd_decodescalel_0;
    intraArgMerge_decodeGMEM_dec_plt2_0_0 -> decodeGMEM_dec_plt2_in_0;
    intraArgMerge_decodeGMEM_dec_plt2_1_0 -> decodeGMEM_dec_plt2_in_1;
    intraArgMerge_decodeGMEM_dec_plt2_2_0 -> decodeGMEM_dec_plt2_in_2;
    intraOutSplit_decodeGMEM_dec_dh_0_R -> decode_I111_;
    intraOutSplit_decodeGMEM_dec_ph1_0_L -> decode_I103_;
    decode_I92_GMEM_wh_code_table_faked_ -> decodelogschGMEM_wh_code_table_out;
    intraOutSplit_decodeupzeroupzero_PP2_2_0_R -> decode_I99_upzero_PP2_faked_2;
    intraOutSplit_decodeupzeroupzero_PP2_0_0_R -> decode_I99_upzero_PP2_faked_0;
    intraOutSplit_decodeupzeroupzero_PP2_1_0_R -> decode_I99_upzero_PP2_faked_1;
    intraArgMerge_decodeGMEM_dec_plt_0_0 -> decodeGMEM_dec_plt_in_0;
    intraArgMerge_decodeGMEM_dec_plt_1_0 -> decodeGMEM_dec_plt_in_1;
    intraArgMerge_decodeGMEM_dec_plt_2_0 -> decodeGMEM_dec_plt_in_2;
    decode_I17_ -> decodelogscl_in_0;
    decode_I38_ -> decodelogscl_in_1;
    intraOutSplit_decodeGMEM_dec_szl_1_L -> decode_I12_;
    intraStateMerge_decodeGMEM_dec_nbl_0 & intraInv_decodeGMEM_dec_nbl_0 -> intraAnd_decodeGMEM_dec_nbl_0;
    intraOutSplit_decodescalelGMEM_ilb_table_0_0_USE_R -> decode_I94_GMEM_ilb_table_faked_0_USE;
    intraFinalSplit_decodeuppol2_0_L -> decodeuppol2_USE;
    intraFinalSplit_decodeGMEM_dec_plt_1_L -> decodeGMEM_dec_plt_USE;
    intraFinalSplit_decodefiltez_0_L -> decodefiltez_PP1_USE;
    decode_I39_GMEM_wl_code_table_faked_0_USE -> decodeGMEM_wl_code_table_USE;
    decode_I110_ + decode_I111_ -> decode_I112_;
    intraOutSplit_decodeGMEM_dec_ph2_0_L -> decode_I104_;
    intraOutSplit_decodeGMEM_ilb_table_0_L -> decode_I41_GMEM_ilb_table_faked_;
    decodeGMEM_qq4_code4_table_out -> decode_I21_;
    decode_I10_ + decode_I12_ -> decode_I13_;
    intraStateMerge_decodeGMEM_h_0 & intraInv_decodeGMEM_h_0 -> intraAnd_decodeGMEM_h_0;
    intraStateMerge_decodeGMEM_h_1 & intraInv_decodeGMEM_h_1 -> intraAnd_decodeGMEM_h_1;
    intraArgMerge_decodeGMEM_dec_szl_0_0 -> decodeGMEM_dec_szl_in_0;
    intraArgMerge_decodeGMEM_dec_szl_1_0 -> decodeGMEM_dec_szl_in_1;
    intraArgMerge_decodeGMEM_dec_szl_2_0 -> decodeGMEM_dec_szl_in_2;
    intraFinalSplit_decodeGMEM_dec_nbl_0_L -> decodeGMEM_dec_nbl_USE;
    intraFinalSplit_decodefiltez_0_L -> decodefiltez_USE;
    intraOutSplit_decodeGMEM_rl_0_R -> decode_I121_;
    decodeGMEM_rh_out -> *;
    intraOutSplit_decodeuppol2_0_R -> decode_I105_;
    intraOutSplit_decodeupzeroupzero_PP1_0_0_USE_L -> decode_I47_upzero_PP1_faked_0_USE;
    intraOutSplit_decodefiltezfiltez_PP1_0_0_L -> decode_I4_filtez_PP1_faked_0;
    intraOutSplit_decodefiltezfiltez_PP1_1_0_L -> decode_I4_filtez_PP1_faked_1;
    intraOutSplit_decodefiltezfiltez_PP1_2_0_L -> decode_I4_filtez_PP1_faked_2;
    intraFinalSplit_decodeGMEM_dec_ph2_0_L -> decodeGMEM_dec_ph2_USE;
    intraArgMerge_decodeuppol2_0_0 -> decodeuppol2_in_0;
    intraArgMerge_decodeuppol2_1_0 -> decodeuppol2_in_1;
    intraArgMerge_decodeuppol2_2_0 -> decodeuppol2_in_2;
    decodeGMEM_qq6_code6_table_out -> decode_I30_;
    (decode_I21_ ^ (1 << 63)) - (1 << 63) -> decode_I22_;
    intraArgMerge_decodeuppol2_4_0 -> decodeuppol2_in_4;
    intraArgMerge_decodeuppol2_3_0 -> decodeuppol2_in_3;
    decodelogschGMEM_wh_code_table_USE -> decode_I92_GMEM_wh_code_table_faked_0_USE;
    intraStateMerge_decodeGMEM_dec_ph1_1 & intraInv_decodeGMEM_dec_ph1_0 -> intraAnd_decodeGMEM_dec_ph1_0;
    intraStateMerge_decodeGMEM_dec_ph1_0 & intraInv_decodeGMEM_dec_ph1_1 -> intraAnd_decodeGMEM_dec_ph1_1;
    decode_I121_ - decode_I112_ -> decode_I122_;
    intraOutSplit_decodeGMEM_dec_rh1_1_L -> decode_I114_;
    interFinalSplit_decodeGMEM_accumc_0_L -> decodeGMEM_accumc_USE;
    intraOutSplit_decodescalelGMEM_ilb_table_0_0_USE_L -> decode_I41_GMEM_ilb_table_faked_0_USE;
    intraStateMerge_decodeGMEM_dec_ph_1 & intraInv_decodeGMEM_dec_ph_0 -> intraAnd_decodeGMEM_dec_ph_0;
    intraStateMerge_decodeGMEM_dec_ph_0 & intraInv_decodeGMEM_dec_ph_1 -> intraAnd_decodeGMEM_dec_ph_1;
    intraOutSplit_decodefiltezfiltez_PP0_0_0_USE_R -> decode_I69_filtez_PP0_faked_0_USE;
    intraArgMerge_decodeupzero_0_0 -> decodeupzero_in_0;
    (decode_I30_ ^ (1 << 63)) - (1 << 63) -> decode_I31_;
    decode_I16_ * decode_I22_ -> decode_I23_;
    intraArgMerge_decodeupzero_2_0 -> decodeupzero_in_2;
    intraArgMerge_decodeupzero_1_0 -> decodeupzero_in_1;
    intraOutSplit_decodeGMEM_dec_detl_0_L -> decode_I15_;
    intraOutSplit_decodeGMEM_dec_del_bpl_0_L -> decode_I4_filtez_PP0_faked_;
    intraArgMerge_decodeGMEM_ilr_0_0 -> decodeGMEM_ilr_in_0;
    intraArgMerge_decodeGMEM_ilr_1_0 -> decodeGMEM_ilr_in_1;
    intraArgMerge_decodeGMEM_ilr_2_0 -> decodeGMEM_ilr_in_2;
    intraFinalSplit_decodeGMEM_dec_ah1_2_L -> decodeGMEM_dec_ah1_USE;
    intraOutSplit_decodeGMEM_dec_ah1_2_L -> decode_I107_;
    decode_I16_ * decode_I31_ -> decode_I32_;
    decode_I23_ >> const_decode_15_0_ -> decode_I24_;
    (decode_I15_ ^ (1 << 63)) - (1 << 63) -> decode_I16_;
    intraFinalSplit_decodeGMEM_ilb_table_0_L -> decodeGMEM_ilb_table_USE;
    decode_I92_GMEM_wh_code_table_faked_0_USE -> decodeGMEM_wh_code_table_USE;
    intraEnabler_decodeGMEM_xout1_0 -> decodeGMEM_xout1_USE;
    intraArgMerge_decodescalel_0_0 -> decodescalel_in_0;
    intraArgMerge_decodescalel_1_0 -> decodescalel_in_1;
    intraOutSplit_decodeGMEM_h_0_L -> decode_I140_;
    decode_I121_ + decode_I112_ -> decode_I124_;
    intraStateMerge_decodeGMEM_dec_ph2_0 & intraInv_decodeGMEM_dec_ph2_0 -> intraAnd_decodeGMEM_dec_ph2_0;
    intraOutSplit_decodeuppol1_0_R -> decode_I108_;
    intraArgMerge_decodeGMEM_dec_rh1_0_0 -> decodeGMEM_dec_rh1_in_0;
    intraArgMerge_decodeGMEM_dec_rh1_1_0 -> decodeGMEM_dec_rh1_in_1;
    intraArgMerge_decodeGMEM_dec_rh1_2_0 -> decodeGMEM_dec_rh1_in_2;
    const_decode_0_24_ -> decodeGMEM_dec_spl_in_0;
    const_decode_0_23_ -> decodeGMEM_dec_spl_in_1;
    decode_I10_ -> decodeGMEM_dec_spl_in_2;
    intraStateMerge_decodeGMEM_dec_del_dhx_0 & intraInv_decodeGMEM_dec_del_dhx_0 -> intraAnd_decodeGMEM_dec_del_dhx_0;
    interFinalSplit_decodeGMEM_h_0_L -> decodeGMEM_h_USE;
    intraOutSplit_decodescalel_0_L -> decode_I41_;
    decode_I32_ >> const_decode_15_1_ -> decode_I33_;
    decode_I24_ -> decode_I25_;
    intraOutSplit_decodeGMEM_ilr_0_R -> decode_I17_;
    intraArgMerge_decodeGMEM_dec_al1_0_0 -> decodeGMEM_dec_al1_in_0;
    intraArgMerge_decodeGMEM_dec_al1_1_0 -> decodeGMEM_dec_al1_in_1;
    intraArgMerge_decodeGMEM_dec_al1_2_0 -> decodeGMEM_dec_al1_in_2;
    interArgMerge_decodeGMEM_xs_0_0 -> decodeGMEM_xs_in_0;
    interArgMerge_decodeGMEM_xs_1_0 -> decodeGMEM_xs_in_1;
    interArgMerge_decodeGMEM_xs_2_0 -> decodeGMEM_xs_in_2;
    intraStateMerge_decodeGMEM_dec_deth_0 & intraInv_decodeGMEM_dec_deth_0 -> intraAnd_decodeGMEM_dec_deth_0;
    (decode_I140_ ^ (1 << 63)) - (1 << 63) -> decode_I141_;
    Merge_decode_I132_ + const_decode_1_54_ -> decode_I152__adder;
    intraOutSplit_decodeGMEM_dec_ph1_1_L -> decode_I117_;
    intraStateMerge_decodeGMEM_dec_ah1_1 & intraInv_decodeGMEM_dec_ah1_0 -> intraAnd_decodeGMEM_dec_ah1_0;
    intraStateMerge_decodeGMEM_dec_ah1_2 & intraInv_decodeGMEM_dec_ah1_1 -> intraAnd_decodeGMEM_dec_ah1_1;
    intraStateMerge_decodeGMEM_dec_ah1_0 & intraInv_decodeGMEM_dec_ah1_2 -> intraAnd_decodeGMEM_dec_ah1_2;
    intraOutSplit_decodeGMEM_dec_plt_1_L -> decode_I50_;
    intraArgMerge_decodeGMEM_dec_del_dhx_0_0 -> decodeGMEM_dec_del_dhx_in_0;
    decode_I33_ -> decode_I34_;
    intraArgMerge_decodeGMEM_dec_del_dhx_1_0 -> decodeGMEM_dec_del_dhx_in_1;
    decode_I17_ >>> const_decode_2_0_ -> decode_I18_;
    intraArgMerge_decodeGMEM_dec_sh_0_0 -> decodeGMEM_dec_sh_in_0;
    intraArgMerge_decodeGMEM_dec_del_dhx_2_0 -> decodeGMEM_dec_del_dhx_in_2;
    intraArgMerge_decodeGMEM_dec_sh_2_0 -> decodeGMEM_dec_sh_in_2;
    intraStateMerge_decodeGMEM_dec_dlt_0 & intraInv_decodeGMEM_dec_dlt_1 -> intraAnd_decodeGMEM_dec_dlt_1;
    intraEnabler_decodeGMEM_dec_spl_0 -> decodeGMEM_dec_spl_USE;
    intraStateMerge_decodeGMEM_dec_dlt_1 & intraInv_decodeGMEM_dec_dlt_0 -> intraAnd_decodeGMEM_dec_dlt_0;
    intraArgMerge_decodeGMEM_dec_sh_1_0 -> decodeGMEM_dec_sh_in_1;
    intraEnabler_decodeGMEM_qq4_code4_table_0 -> decodeGMEM_qq4_code4_table_USE;
    decode_I147_ * decode_I149_ -> decode_I150_;
    decode_I138_ * decode_I141_ -> decode_I142_;
    intraOutSplit_decodefiltezfiltez_PP1_1_0_R -> decode_I69_filtez_PP1_faked_1;
    (decode_I122_ ^ (1 << 63)) - (1 << 63) -> decode_I126_;
    interFinalSplit_decodeGMEM_accumd_0_L -> decodeGMEM_accumd_USE;
    intraOutSplit_decodefiltezfiltez_PP1_2_0_R -> decode_I69_filtez_PP1_faked_2;
    Merge_decode_I133_ + const_decode_1_49_ -> decode_I139__adder;
    intraOutSplit_decodefiltezfiltez_PP1_0_0_R -> decode_I69_filtez_PP1_faked_0;
    intraArgMerge_decodeGMEM_ilb_table_0_0 -> decodeGMEM_ilb_table_in_0;
    intraArgMerge_decodeGMEM_ilb_table_1_0 -> decodeGMEM_ilb_table_in_1;
    intraArgMerge_decodeGMEM_ilb_table_2_0 -> decodeGMEM_ilb_table_in_2;
    intraOutSplit_decodeGMEM_dec_plt1_0_L -> decode_I51_;
    intraOutSplit_decodeGMEM_dec_dlt_1_L -> decode_I43_;
    decodeGMEM_dl_out -> *;
    intraStateMerge_decodeGMEM_accumc_0 & intraInv_decodeGMEM_accumc_0 -> intraAnd_decodeGMEM_accumc_0;
    (decode_I18_ ^ (1 << 63)) - (1 << 63) -> decode_I19_;
    decodeGMEM_il_out -> decode_I27_;
    intraFinalSplit_decodeGMEM_dec_ah2_1_L -> decodeGMEM_dec_ah2_USE;
    Merge_decode_I135_ + decode_I150_ -> decode_I151_;
    Merge_decode_I134_ + decode_I142_ -> decode_I143_;
    intraOutSplit_decodeGMEM_dec_del_dltx_0_R -> decode_I47_upzero_PP1_faked_;
    decode_I126_ * const_decode_12_0_ -> decode_I127_;
    intraOutSplit_decodeGMEM_dec_ph_1_R -> decode_I119_;
    intraStateMerge_decodefiltep_0 & intraInv_decodefiltep_0 -> intraAnd_decodefiltep_0;
    const_decode_0_39_ -> decodeGMEM_il_in_2;
    const_decode_1_10_ -> decodeGMEM_il_in_0;
    const_decode_0_40_ -> decodeGMEM_il_in_1;
    Merge_decode_I177_ + const_decode_1_63_ -> decode_I188__adder;
    intraOutSplit_decodeupzeroupzero_PP1_0_0_USE_R -> decode_I99_upzero_PP1_faked_0_USE;
    intraStateMerge_decodeGMEM_dec_ah2_1 & intraInv_decodeGMEM_dec_ah2_0 -> intraAnd_decodeGMEM_dec_ah2_0;
    intraStateMerge_decodeGMEM_dec_ah2_0 & intraInv_decodeGMEM_dec_ah2_1 -> intraAnd_decodeGMEM_dec_ah2_1;
    decode_I58_ + decode_I59_ -> decode_I60_;
    intraOutSplit_decodeGMEM_dec_plt2_0_L -> decode_I52_;
    intraOutSplit_decodeGMEM_dec_szl_1_R -> decode_I44_;
    decode_I13_ + decode_I34_ -> decode_I36_;
    (decode_I27_ ^ (1 << 63)) - (1 << 63) -> decode_I28_;
    intraFinalSplit_decodeGMEM_dec_szh_1_L -> decodeGMEM_dec_szh_USE;
    intraEnabler_decodeGMEM_xout2_0 -> decodeGMEM_xout2_USE;
    (decode_I159_ ^ (1 << 63)) - (1 << 63) -> decode_I160_;
    intraFinalSplit_decodeGMEM_dec_deth_0_L -> decodeGMEM_dec_deth_USE;
    (decode_I124_ ^ (1 << 63)) - (1 << 63) -> decode_I128_;
    decode_I92_GMEM_wh_code_table_faked_0 -> decodeGMEM_wh_code_table_in_0;
    decode_I92_GMEM_wh_code_table_faked_1 -> decodeGMEM_wh_code_table_in_1;
    decode_I92_GMEM_wh_code_table_faked_2 -> decodeGMEM_wh_code_table_in_2;
    decodeGMEM_dec_rlt_out -> *;
    intraOutSplit_decodeuppol2_0_L -> decode_I53_;
    decode_I43_ + decode_I44_ -> decode_I45_;
    intraStateMerge_decodeGMEM_accumd_0 & intraInv_decodeGMEM_accumd_0 -> intraAnd_decodeGMEM_accumd_0;
    decode_I39_GMEM_wl_code_table_faked_1 -> decodeGMEM_wl_code_table_in_1;
    decode_I39_GMEM_wl_code_table_faked_2 -> decodeGMEM_wl_code_table_in_2;
    decode_I39_GMEM_wl_code_table_faked_0 -> decodeGMEM_wl_code_table_in_0;
    loopCondSelectMerge_decodeGMEM_h_0 ^ loopBbSelectMerge_decodeGMEM_h_0 -> loopXor_decodeGMEM_h_0;
    const_decode_0_44_ -> decodeGMEM_dl_in_0;
    const_decode_0_43_ -> decodeGMEM_dl_in_1;
    decode_I34_ -> decodeGMEM_dl_in_2;
    intraFinalSplit_decodeGMEM_dec_plt1_1_L -> decodeGMEM_dec_plt1_USE;
    decode_I157_ * decode_I160_ -> decode_I161_;
    Merge_decode_I136_ + const_decode_1_0_ -> decode_I153_;
    intraArgMerge_decodeGMEM_dec_rh2_0_0 -> decodeGMEM_dec_rh2_in_0;
    interOutSplit_decodeGMEM_accumd_0_L -> decode_I137_;
    decode_I128_ * const_decode_44_0_ -> decode_I129_;
    const_decode_0_169_ -> decodeGMEM_rh_in_0;
    const_decode_0_168_ -> decodeGMEM_rh_in_1;
    decode_I112_ -> decodeGMEM_rh_in_2;
    intraFinalSplit_decodeGMEM_dec_rh1_1_L -> decodeGMEM_dec_rh1_USE;
    intraArgMerge_decodeGMEM_dec_rh2_1_0 -> decodeGMEM_dec_rh2_in_1;
    intraArgMerge_decodeGMEM_dec_rh2_2_0 -> decodeGMEM_dec_rh2_in_2;
    const_decode_0_204_ -> decodeGMEM_xout1_in_0;
    const_decode_0_203_ -> decodeGMEM_xout1_in_1;
    decode_I170_ -> decodeGMEM_xout1_in_2;
    intraFinalSplit_decodeGMEM_dec_del_bpl_0_L -> decodeGMEM_dec_del_bpl_USE;
    intraOutSplit_decodeGMEM_dec_rlt1_1_L -> decode_I62_;
    intraOutSplit_decodeGMEM_dec_del_dltx_0_L -> decode_I4_filtez_PP1_faked_;
    intraOutSplit_decodeGMEM_dec_nbl_0_L -> decode_I38_;
    intraArgMerge_decodeGMEM_dec_al2_0_0 -> decodeGMEM_dec_al2_in_0;
    intraArgMerge_decodeGMEM_dec_al2_1_0 -> decodeGMEM_dec_al2_in_1;
    intraArgMerge_decodeGMEM_dec_al2_2_0 -> decodeGMEM_dec_al2_in_2;
    intraArgMerge_decodeGMEM_dec_rlt1_0_0 -> decodeGMEM_dec_rlt1_in_0;
    intraArgMerge_decodeGMEM_dec_rlt1_1_0 -> decodeGMEM_dec_rlt1_in_1;
    intraArgMerge_decodeGMEM_dec_rlt1_2_0 -> decodeGMEM_dec_rlt1_in_2;
    intraStateMerge_decodeGMEM_dec_rh1_1 & intraInv_decodeGMEM_dec_rh1_0 -> intraAnd_decodeGMEM_dec_rh1_0;
    intraStateMerge_decodeGMEM_dec_rh1_0 & intraInv_decodeGMEM_dec_rh1_1 -> intraAnd_decodeGMEM_dec_rh1_1;
    decode_I169_ -> decode_I170_;
    sig_decode_I151__decode_I154__L + decode_I161_ -> decode_I162_;
    int(decode_I153_ < const_decode_10_0_) -> decode_I154_;
    interOutSplit_decodeGMEM_accumc_0_L -> decode_I146_;
    (decode_I137_ ^ (1 << 63)) - (1 << 63) -> decode_I138_;
    intraStateMerge_decodeupzero_0 & intraInv_decodeupzero_0 -> intraAnd_decodeupzero_0;
    intraOutSplit_decodeGMEM_dec_del_dhx_0_R -> decode_I99_upzero_PP1_faked_;
    intraEnabler_decodeGMEM_rh_0 -> decodeGMEM_rh_USE;
    intraOutSplit_decodeGMEM_dec_rh1_0_L -> decode_I71_;
    intraOutSplit_decodeGMEM_dec_al1_2_L -> decode_I55_;
    decodelogscl_out -> decode_I39_;
    intraArgMerge_decodeGMEM_dec_dlt_0_0 -> decodeGMEM_dec_dlt_in_0;
    loopCondSelectMerge_decodeGMEM_accumc_0 | loopInit_decodeGMEM_accumc_0 -> loopOr_decodeGMEM_accumc_0;
    loopCondSelectMerge_decodeGMEM_accumc_1 | loopInit_decodeGMEM_accumc_1 -> loopOr_decodeGMEM_accumc_1;
    intraArgMerge_decodeGMEM_dec_dlt_2_0 -> decodeGMEM_dec_dlt_in_2;
    intraArgMerge_decodeGMEM_dec_dlt_1_0 -> decodeGMEM_dec_dlt_in_1;
    intraFinalSplit_decodeGMEM_dec_sl_0_L -> decodeGMEM_dec_sl_USE;
    Merge_decode_I133_ + const_decode_2_2_ -> decode_I144__adder;
    decodeGMEM_xout1_out -> *;
    interOutSplit_decodeGMEM_accumd_1_L -> decode_I163_;
    intraArgMerge_decodeGMEM_dec_dh_0_0 -> decodeGMEM_dec_dh_in_0;
    (decode_I146_ ^ (1 << 63)) - (1 << 63) -> decode_I147_;
    intraArgMerge_decodeGMEM_dec_dh_2_0 -> decodeGMEM_dec_dh_in_2;
    intraArgMerge_decodeGMEM_dec_dh_1_0 -> decodeGMEM_dec_dh_in_1;
    decode_I82_ -> decodelogsch_in_0;
    intraArgMerge_decodeGMEM_dec_del_bpl_0_0 -> decodeGMEM_dec_del_bpl_in_0;
    intraArgMerge_decodeGMEM_dec_del_bpl_1_0 -> decodeGMEM_dec_del_bpl_in_1;
    intraArgMerge_decodeGMEM_dec_del_bpl_2_0 -> decodeGMEM_dec_del_bpl_in_2;
    intraStateMerge_decodeGMEM_dec_sh_0 & intraInv_decodeGMEM_dec_sh_0 -> intraAnd_decodeGMEM_dec_sh_0;
    intraOutSplit_decodescalelGMEM_ilb_table_1_0_R -> decode_I94_GMEM_ilb_table_faked_1;
    decode_I91_ -> decodelogsch_in_1;
    intraEnabler_decodelogsch_0 -> decodelogsch_USE;
    intraEnabler_decodeGMEM_dec_rlt_0 -> decodeGMEM_dec_rlt_USE;
    intraOutSplit_decodeGMEM_dec_deth_0_L -> decode_I80_;
    intraOutSplit_decodeGMEM_dec_ah1_0_L -> decode_I72_;
    intraOutSplit_decodescalelGMEM_ilb_table_2_0_R -> decode_I94_GMEM_ilb_table_faked_2;
    intraOutSplit_decodeuppol1_0_L -> decode_I56_;
    intraOutSplit_decodeGMEM_dec_al1_1_L -> decode_I48_;
    intraFinalSplit_decodeGMEM_dec_ph_1_L -> decodeGMEM_dec_ph_USE;
    intraOutSplit_decodescalelGMEM_ilb_table_0_0_R -> decode_I94_GMEM_ilb_table_faked_0;
    intraStateMerge_decodeGMEM_dec_rh2_0 & intraInv_decodeGMEM_dec_rh2_0 -> intraAnd_decodeGMEM_dec_rh2_0;
    decode_I168_ >> const_decode_14_1_ -> decode_I172_;
    (decode_I163_ ^ (1 << 63)) - (1 << 63) -> decode_I164_;
    interOutSplit_decodeGMEM_accumc_1_L -> decode_I156_;
    intraOutSplit_decodeGMEM_h_0_R -> decode_I148_;
    intraArgMerge_decodeGMEM_dec_szh_0_0 -> decodeGMEM_dec_szh_in_0;
    intraArgMerge_decodeGMEM_dec_szh_1_0 -> decodeGMEM_dec_szh_in_1;
    intraOutSplit_decodeGMEM_dec_del_bph_0_L -> decode_I69_filtez_PP0_faked_;
    intraArgMerge_decodeGMEM_dec_szh_2_0 -> decodeGMEM_dec_szh_in_2;
    intraArgMerge_decodeGMEM_dec_ah1_0_0 -> decodeGMEM_dec_ah1_in_0;
    (decode_I80_ ^ (1 << 63)) - (1 << 63) -> decode_I81_;
    intraArgMerge_decodeGMEM_dec_ah1_1_0 -> decodeGMEM_dec_ah1_in_1;
    intraArgMerge_decodeGMEM_dec_ah1_2_0 -> decodeGMEM_dec_ah1_in_2;
    intraArgMerge_decodeGMEM_dec_nbl_2_0 -> decodeGMEM_dec_nbl_in_2;
    intraOutSplit_decodeGMEM_dec_al2_1_L -> decode_I49_;
    intraArgMerge_decodeGMEM_dec_nbl_1_0 -> decodeGMEM_dec_nbl_in_1;
    intraOutSplit_decodeupzeroupzero_PP1_0_0_L -> decode_I47_upzero_PP1_faked_0;
    intraArgMerge_decodeGMEM_dec_nbl_0_0 -> decodeGMEM_dec_nbl_in_0;
    intraStateMerge_decodeGMEM_dec_detl_0 & intraInv_decodeGMEM_dec_detl_0 -> intraAnd_decodeGMEM_dec_detl_0;
    loopCondSelectMerge_decodeGMEM_accumd_0 | loopInit_decodeGMEM_accumd_0 -> loopOr_decodeGMEM_accumd_0;
    loopCondSelectMerge_decodeGMEM_accumd_1 | loopInit_decodeGMEM_accumd_1 -> loopOr_decodeGMEM_accumd_1;
    intraOutSplit_decodeupzeroupzero_PP2_0_0_USE_L -> decode_I47_upzero_PP2_faked_0_USE;
    intraFinalSplit_decodeGMEM_dec_plt2_0_L -> decodeGMEM_dec_plt2_USE;
    intraOutSplit_decodeGMEM_dec_rh2_0_L -> decode_I73_;
    intraOutSplit_decodeGMEM_accumc_0_L -> decode_I181_;
    decode_I172_ -> decode_I173_;
    intraOutSplit_decodeGMEM_h_1_R -> decode_I165_;
    (decode_I156_ ^ (1 << 63)) - (1 << 63) -> decode_I157_;
    (decode_I148_ ^ (1 << 63)) - (1 << 63) -> decode_I149_;
    decodelogschGMEM_wh_code_table_in_0 -> decode_I92_GMEM_wh_code_table_faked_0;
    const_decode_0_86_ -> decodeGMEM_dec_rlt_in_0;
    const_decode_0_85_ -> decodeGMEM_dec_rlt_in_1;
    decode_I60_ -> decodeGMEM_dec_rlt_in_2;
    decodelogschGMEM_wh_code_table_in_1 -> decode_I92_GMEM_wh_code_table_faked_1;
    decodelogschGMEM_wh_code_table_in_2 -> decode_I92_GMEM_wh_code_table_faked_2;
    intraOutSplit_decodeupzeroupzero_PP1_1_0_L -> decode_I47_upzero_PP1_faked_1;
    intraOutSplit_decodeGMEM_dec_plt1_1_L -> decode_I65_;
    intraStateMerge_decodeGMEM_dec_plt1_1 & intraInv_decodeGMEM_dec_plt1_0 -> intraAnd_decodeGMEM_dec_plt1_0;
    intraStateMerge_decodeGMEM_dec_plt1_0 & intraInv_decodeGMEM_dec_plt1_1 -> intraAnd_decodeGMEM_dec_plt1_1;
    intraOutSplit_decodeGMEM_dec_ah2_0_L -> decode_I74_;
    intraOutSplit_decodeGMEM_dec_sl_0_R -> decode_I58_;
    intraEnabler_decodeGMEM_il_0 -> decodeGMEM_il_USE;
    intraOutSplit_decodeupzeroupzero_PP1_2_0_L -> decode_I47_upzero_PP1_faked_2;
    decode_in_0 & const_decode_63_0_ -> decode_I0_;
    intraOutSplit_decodescalelGMEM_ilb_table_0_0_L -> decode_I41_GMEM_ilb_table_faked_0;
    const_decode_1_11_ -> decodeGMEM_qq6_code6_table_in_0;
    decode_I28_ -> decodeGMEM_qq6_code6_table_in_1;
    const_decode_0_41_ -> decodeGMEM_qq6_code6_table_in_2;
    intraOutSplit_decodescalelGMEM_ilb_table_1_0_L -> decode_I41_GMEM_ilb_table_faked_1;
    intraOutSplit_decodescalelGMEM_ilb_table_2_0_L -> decode_I41_GMEM_ilb_table_faked_2;
    intraOutSplit_decodeGMEM_ih_0_R -> decode_I82_;
    int(decode_I187_ < const_decode_10_1_) -> decode_I190_;
    intraOutSplit_decodeGMEM_dec_del_bpl_0_R -> decode_I47_upzero_PP2_faked_;
    decodeGMEM_xout2_out -> *;
    (decode_I165_ ^ (1 << 63)) - (1 << 63) -> decode_I166_;
    decodelogsclGMEM_wl_code_table_in_0 -> decode_I39_GMEM_wl_code_table_faked_0;
    decodelogsclGMEM_wl_code_table_in_1 -> decode_I39_GMEM_wl_code_table_faked_1;
    decodelogsclGMEM_wl_code_table_in_2 -> decode_I39_GMEM_wl_code_table_faked_2;
    Merge_decode_I176_ + const_decode_1_64_ -> decode_I189__adder;
    intraOutSplit_decodefiltezfiltez_PP1_0_0_USE_R -> decode_I69_filtez_PP1_faked_0_USE;
    const_decode_0_207_ -> decodeGMEM_xout2_in_0;
    const_decode_0_206_ -> decodeGMEM_xout2_in_1;
    decode_I173_ -> decodeGMEM_xout2_in_2;
    intraOutSplit_decodeGMEM_dec_nbh_0_L -> decode_I91_;
    (decode_I82_ ^ (1 << 63)) - (1 << 63) -> decode_I83_;
    intraArgMerge_decodefiltez_0_0 -> decodefiltez_in_0;
    intraOutSplit_decodeGMEM_dec_plt_1_R -> decode_I67_;
    intraOutSplit_decodeGMEM_dec_dlt_1_R -> decode_I59_;
    intraOutSplit_decodefiltep_0_R -> decode_I75_;
    intraArgMerge_decodefiltez_1_0 -> decodefiltez_in_1;
    intraArgMerge_decodeGMEM_dec_rlt2_0_0 -> decodeGMEM_dec_rlt2_in_0;
    intraArgMerge_decodeGMEM_dec_rlt2_1_0 -> decodeGMEM_dec_rlt2_in_1;
    intraArgMerge_decodeGMEM_dec_rlt2_2_0 -> decodeGMEM_dec_rlt2_in_2;
    intraStateSplit_decodescalel_0_R -> [1] FAC__Buff_decode_I41_scalelGMEM_ilb_table;
    intraStateSplit_decodefiltez_0_R -> [1] FAC__Buff_decode_I4_filtezfiltez_PP0;
    intraStateSplit_decodefiltez_0_R -> [1] FAC__Buff_decode_I4_filtezfiltez_PP1;
    intraStateSplit_decodeupzero_0_R -> [1] FAC__Buff_decode_I47_upzeroupzero_PP1;
    intraStateSplit_decodeupzero_0_R -> [1] FAC__Buff_decode_I47_upzeroupzero_PP2;
    intraStateMerge_decodeGMEM_ih_0 -> [1, 0] intraStateInit_decodeGMEM_ih_0;
    intraStateMerge_decodefiltep_0 -> [1, 0] intraStateInit_decodefiltep_0;
    loopBbSelectMerge_decodeGMEM_h_0 -> [1, 0] loopInit_decodeGMEM_h_0;
    intraStateMerge_decodeGMEM_dec_nbh_0 -> [1, 0] intraStateInit_decodeGMEM_dec_nbh_0;
    intraStateMerge_decodeGMEM_dec_ah2_0 -> [1, 0] intraStateInit_decodeGMEM_dec_ah2_0;
    intraStateMerge_decodeGMEM_dec_ah2_1 -> [1, 0] intraStateInit_decodeGMEM_dec_ah2_1;
    intraStateMerge_decodeGMEM_dec_nbl_0 -> [1, 0] intraStateInit_decodeGMEM_dec_nbl_0;
    intraStateMerge_decodefiltez_0 -> [1, 0] intraStateInit_decodefiltez_0;
    intraStateMerge_decodeGMEM_dec_al2_0 -> [1, 0] intraStateInit_decodeGMEM_dec_al2_0;
    intraStateMerge_decodeGMEM_dec_al2_1 -> [1, 0] intraStateInit_decodeGMEM_dec_al2_1;
    loopCondMerge_decodeGMEM_accumc_0 -> [1, 0] loopCondInit_decodeGMEM_accumc_0;
    loopCondMerge_decodeGMEM_accumc_1 -> [1, 0] loopCondInit_decodeGMEM_accumc_1;
    decode_I190_ -> [1, 0] decode_init10;
    intraStateMerge_decodeGMEM_dec_rlt2_0 -> [1, 0] intraStateInit_decodeGMEM_dec_rlt2_0;
    interStateMerge_decodeGMEM_accumc_0 -> [1, 0] interStateInit_decodeGMEM_accumc_0;
    interStateMerge_decodeGMEM_accumc_1 -> [1, 0] interStateInit_decodeGMEM_accumc_1;
    interStateMerge_decodeGMEM_accumc_2 -> [1, 0] interStateInit_decodeGMEM_accumc_2;
    intraStateMerge_decodeGMEM_dec_plt1_1 -> [1, 0] intraStateInit_decodeGMEM_dec_plt1_1;
    intraStateMerge_decodeGMEM_dec_ph2_0 -> [1, 0] intraStateInit_decodeGMEM_dec_ph2_0;
    interStateMerge_decodeGMEM_h_0 -> [1, 0] interStateInit_decodeGMEM_h_0;
    intraStateMerge_decodeGMEM_dec_dh_0 -> [1, 0] intraStateInit_decodeGMEM_dec_dh_0;
    intraStateMerge_decodeGMEM_dec_rh2_0 -> [1, 0] intraStateInit_decodeGMEM_dec_rh2_0;
    intraStateMerge_decodeGMEM_dec_del_bph_0 -> [1, 0] intraStateInit_decodeGMEM_dec_del_bph_0;
    intraStateMerge_decodeGMEM_dec_plt1_0 -> [1, 0] intraStateInit_decodeGMEM_dec_plt1_0;
    intraStateMerge_decodeuppol1_0 -> [1, 0] intraStateInit_decodeuppol1_0;
    intraStateMerge_decodeGMEM_dec_del_bpl_0 -> [1, 0] intraStateInit_decodeGMEM_dec_del_bpl_0;
    intraStateMerge_decodeGMEM_ilb_table_0 -> [1, 0] intraStateInit_decodeGMEM_ilb_table_0;
    decodefiltezfiltez_PP0_USE -> [1, 0] FAC_Init_decode_I4_filtezfiltez_PP0;
    intraStateMerge_decodeGMEM_dec_szh_0 -> [1, 0] intraStateInit_decodeGMEM_dec_szh_0;
    intraStateMerge_decodeGMEM_dec_szh_1 -> [1, 0] intraStateInit_decodeGMEM_dec_szh_1;
    decodeupzeroupzero_PP1_USE -> [1, 0] FAC_Init_decode_I47_upzeroupzero_PP1;
    intraStateMerge_decodeGMEM_dec_del_dhx_0 -> [1, 0] intraStateInit_decodeGMEM_dec_del_dhx_0;
    intraStateMerge_decodeGMEM_dec_ph_0 -> [1, 0] intraStateInit_decodeGMEM_dec_ph_0;
    intraStateMerge_decodeGMEM_dec_ph_1 -> [1, 0] intraStateInit_decodeGMEM_dec_ph_1;
    intraStateMerge_decodeGMEM_dec_szl_1 -> [1, 0] intraStateInit_decodeGMEM_dec_szl_1;
    intraStateMerge_decodeGMEM_dec_szl_0 -> [1, 0] intraStateInit_decodeGMEM_dec_szl_0;
    loopBbSelectMerge_decodeGMEM_accumd_0 -> [1, 0] loopInit_decodeGMEM_accumd_0;
    loopBbSelectMerge_decodeGMEM_accumd_1 -> [1, 0] loopInit_decodeGMEM_accumd_1;
    loopCondMerge_decodeGMEM_h_0 -> [1, 0] loopCondInit_decodeGMEM_h_0;
    intraStateMerge_decodeGMEM_h_0 -> [1, 0] intraStateInit_decodeGMEM_h_0;
    intraStateMerge_decodeGMEM_accumc_0 -> [1, 0] intraStateInit_decodeGMEM_accumc_0;
    decodeupzeroupzero_PP2_USE -> [1, 0] FAC_Init_decode_I47_upzeroupzero_PP2;
    intraStateMerge_decodeGMEM_h_1 -> [1, 0] intraStateInit_decodeGMEM_h_1;
    interStateMerge_decodeGMEM_xs_0 -> [1, 0] interStateInit_decodeGMEM_xs_0;
    decodefiltezfiltez_PP1_USE -> [1, 0] FAC_Init_decode_I4_filtezfiltez_PP1;
    intraStateMerge_decodeGMEM_rl_0 -> [1, 0] intraStateInit_decodeGMEM_rl_0;
    intraStateMerge_decodeGMEM_dec_ah1_0 -> [1, 0] intraStateInit_decodeGMEM_dec_ah1_0;
    intraStateMerge_decodeGMEM_dec_ah1_1 -> [1, 0] intraStateInit_decodeGMEM_dec_ah1_1;
    intraStateMerge_decodeGMEM_dec_ah1_2 -> [1, 0] intraStateInit_decodeGMEM_dec_ah1_2;
    intraStateMerge_decodeGMEM_ilr_0 -> [1, 0] intraStateInit_decodeGMEM_ilr_0;
    intraStateMerge_decodeGMEM_dec_sh_0 -> [1, 0] intraStateInit_decodeGMEM_dec_sh_0;
    intraStateMerge_decodeGMEM_dec_sl_0 -> [1, 0] intraStateInit_decodeGMEM_dec_sl_0;
    intraStateMerge_decodeGMEM_dec_al1_2 -> [1, 0] intraStateInit_decodeGMEM_dec_al1_2;
    loopCondMerge_decodeGMEM_accumd_0 -> [1, 0] loopCondInit_decodeGMEM_accumd_0;
    loopCondMerge_decodeGMEM_accumd_1 -> [1, 0] loopCondInit_decodeGMEM_accumd_1;
    intraStateMerge_decodeGMEM_dec_rlt1_0 -> [1, 0] intraStateInit_decodeGMEM_dec_rlt1_0;
    intraStateMerge_decodeGMEM_dec_rlt1_1 -> [1, 0] intraStateInit_decodeGMEM_dec_rlt1_1;
    intraStateMerge_decodeGMEM_dec_al1_1 -> [1, 0] intraStateInit_decodeGMEM_dec_al1_1;
    interStateMerge_decodeGMEM_accumd_0 -> [1, 0] interStateInit_decodeGMEM_accumd_0;
    interStateMerge_decodeGMEM_accumd_1 -> [1, 0] interStateInit_decodeGMEM_accumd_1;
    intraStateMerge_decodeGMEM_dec_al1_0 -> [1, 0] intraStateInit_decodeGMEM_dec_al1_0;
    interStateMerge_decodeGMEM_accumd_2 -> [1, 0] interStateInit_decodeGMEM_accumd_2;
    intraStateMerge_decodeGMEM_dec_dlt_0 -> [1, 0] intraStateInit_decodeGMEM_dec_dlt_0;
    intraStateMerge_decodeGMEM_dec_dlt_1 -> [1, 0] intraStateInit_decodeGMEM_dec_dlt_1;
    intraStateMerge_decodeGMEM_dec_plt2_0 -> [1, 0] intraStateInit_decodeGMEM_dec_plt2_0;
    intraStateMerge_decodeGMEM_dec_ph1_1 -> [1, 0] intraStateInit_decodeGMEM_dec_ph1_1;
    intraStateMerge_decodeGMEM_dec_rh1_0 -> [1, 0] intraStateInit_decodeGMEM_dec_rh1_0;
    intraStateMerge_decodeGMEM_dec_ph1_0 -> [1, 0] intraStateInit_decodeGMEM_dec_ph1_0;
    intraStateMerge_decodeGMEM_dec_del_dltx_0 -> [1, 0] intraStateInit_decodeGMEM_dec_del_dltx_0;
    intraStateMerge_decodeGMEM_dec_plt_0 -> [1, 0] intraStateInit_decodeGMEM_dec_plt_0;
    decode_I154_ -> [1, 0] decode_init0;
    decode_I154_ -> [1, 0] decode_init1;
    decode_I154_ -> [1, 0] decode_init2;
    decode_I154_ -> [1, 0] decode_init3;
    decode_I154_ -> [1, 0] decode_init4;
    decode_I154_ -> [1, 0] decode_init5;
    decode_I190_ -> [1, 0] decode_init6;
    decode_I190_ -> [1, 0] decode_init7;
    decode_I190_ -> [1, 0] decode_init8;
    decode_I190_ -> [1, 0] decode_init9;
    loopBbSelectMerge_decodeGMEM_accumc_0 -> [1, 0] loopInit_decodeGMEM_accumc_0;
    loopBbSelectMerge_decodeGMEM_accumc_1 -> [1, 0] loopInit_decodeGMEM_accumc_1;
    intraStateMerge_decodeupzero_0 -> [1, 0] intraStateInit_decodeupzero_0;
    intraStateMerge_decodeGMEM_dec_plt_1 -> [1, 0] intraStateInit_decodeGMEM_dec_plt_1;
    intraStateMerge_decodeuppol2_0 -> [1, 0] intraStateInit_decodeuppol2_0;
    intraStateMerge_decodeGMEM_accumd_0 -> [1, 0] intraStateInit_decodeGMEM_accumd_0;
    decodescalelGMEM_ilb_table_USE -> [1, 0] FAC_Init_decode_I41_scalelGMEM_ilb_table;
    intraStateMerge_decodescalel_0 -> [1, 0] intraStateInit_decodescalel_0;
    intraStateMerge_decodeGMEM_dec_deth_0 -> [1, 0] intraStateInit_decodeGMEM_dec_deth_0;
    intraStateMerge_decodeGMEM_dec_rh1_1 -> [1, 0] intraStateInit_decodeGMEM_dec_rh1_1;
    intraStateMerge_decodeGMEM_dec_detl_0 -> [1, 0] intraStateInit_decodeGMEM_dec_detl_0;
    interStateMerge_decodeGMEM_xd_0 -> [1, 0] interStateInit_decodeGMEM_xd_0;
    {intraStateSplit_decodeGMEM_dec_plt1_1_R} const_decode_0_93_, decode_I67_ -> intraArgMerge_decodeGMEM_dec_plt1_2_1;
    {intraStateSplit_decodeGMEM_dec_del_dltx_0_R} decode_I4_filtez_PP1_faked_0, decode_I47_upzero_PP1_faked_0 -> intraArgMerge_decodeGMEM_dec_del_dltx_0_0;
    {intraStateInit_decodeGMEM_accumc_0} intraEnabler_decodeGMEM_accumc_2, intraEnabler_decodeGMEM_accumc_3 -> intraEnablerMerge_decodeGMEM_accumc_0;
    {intraEnablerMerge_decodeGMEM_dec_nbl_0} intraStateInv_decodeGMEM_dec_nbl_0, intraStateSplit_decodeGMEM_dec_nbl_0_R -> intraStateMerge_decodeGMEM_dec_nbl_0;
    {interStateInit_decodeGMEM_xs_0} intraEnabler_decodeGMEM_xs_0, intraEnabler_decodeGMEM_xs_1 -> interEnablerMerge_decodeGMEM_xs_0;
    {interStateSplit_decodeGMEM_xd_0_R} decode_I122_, const_decode_0_212_ -> interArgMerge_decodeGMEM_xd_2_0;
    {intraStateSplit_decodeGMEM_dec_ph_0_R} const_decode_0_144_, intraArgMerge_decodeGMEM_dec_ph_0_1 -> intraArgMerge_decodeGMEM_dec_ph_0_0;
    {intraStateSplit_decodeGMEM_dec_ph_1_R} const_decode_1_38_, const_decode_1_46_ -> intraArgMerge_decodeGMEM_dec_ph_0_1;
    {intraStateSplit_decodefiltep_0_R} decode_I9_, decode_I74_ -> intraArgMerge_decodefiltep_3_0;
    {intraStateSplit_decodeGMEM_dec_ah1_0_R} const_decode_0_109_, intraArgMerge_decodeGMEM_dec_ah1_1_1 -> intraArgMerge_decodeGMEM_dec_ah1_1_0;
    {intraStateSplit_decodeGMEM_dec_ah1_1_R} const_decode_0_146_, intraArgMerge_decodeGMEM_dec_ah1_1_2 -> intraArgMerge_decodeGMEM_dec_ah1_1_1;
    {intraStateSplit_decodeGMEM_dec_ah1_2_R} const_decode_0_160_, const_decode_0_161_ -> intraArgMerge_decodeGMEM_dec_ah1_1_2;
    {intraStateSplit_decodeGMEM_dec_nbl_0_R} const_decode_0_49_, decode_I39_ -> intraArgMerge_decodeGMEM_dec_nbl_2_0;
    {intraStateSplit_decodeGMEM_dec_nbh_0_R} const_decode_0_134_, decode_I92_ -> intraArgMerge_decodeGMEM_dec_nbh_2_0;
    {FAC_Split_decode_I41_scalelGMEM_ilb_table_R} decode_I41_GMEM_ilb_table_faked_, decode_I94_GMEM_ilb_table_faked_ -> intraArgMerge_decodescalelGMEM_ilb_table_0;
    {interStateSplit_decodeGMEM_h_0_R} intraArgMerge_decodeGMEM_h_2_0, intraArgMerge_decodeGMEM_h_2_1 -> interArgMerge_decodeGMEM_h_2_0;
    {intraEnablerMerge_decodeGMEM_dec_dh_0} intraStateInv_decodeGMEM_dec_dh_0, intraStateSplit_decodeGMEM_dec_dh_0_R -> intraStateMerge_decodeGMEM_dec_dh_0;
    {intraEnablerMerge_decodeGMEM_ilb_table_0} intraStateInv_decodeGMEM_ilb_table_0, intraStateSplit_decodeGMEM_ilb_table_0_R -> intraStateMerge_decodeGMEM_ilb_table_0;
    {intraStateSplit_decodeGMEM_dec_ph2_0_R} const_decode_0_155_, decode_I117_ -> intraArgMerge_decodeGMEM_dec_ph2_2_0;
    {intraStateSplit_decodeGMEM_dec_del_bph_0_R} decode_I69_filtez_PP0_faked_0, decode_I99_upzero_PP2_faked_0 -> intraArgMerge_decodeGMEM_dec_del_bph_0_0;
    {intraStateInit_decodeGMEM_dec_al1_0} intraEnabler_decodeGMEM_dec_al1_0, intraFinalSplit_decodeGMEM_dec_al1_0_L -> intraEnablerMerge_decodeGMEM_dec_al1_0;
    {intraStateInit_decodeGMEM_dec_al1_1} intraEnabler_decodeGMEM_dec_al1_1, intraFinalSplit_decodeGMEM_dec_al1_1_L -> intraEnablerMerge_decodeGMEM_dec_al1_1;
    {intraStateInit_decodeGMEM_dec_al1_2} intraEnabler_decodeGMEM_dec_al1_2, intraEnabler_decodeGMEM_dec_al1_3 -> intraEnablerMerge_decodeGMEM_dec_al1_2;
    {intraStateSplit_decodeGMEM_dec_del_bpl_0_R} decode_I4_filtez_PP0_faked_0, decode_I47_upzero_PP2_faked_0 -> intraArgMerge_decodeGMEM_dec_del_bpl_0_0;
    {intraStateSplit_decodeuppol1_0_R} decode_I50_, decode_I102_ -> intraArgMerge_decodeuppol1_2_0;
    {loopOr_decodeGMEM_h_0} const_decodeGMEM_h__0_0_, intraFinalSplit_decodeGMEM_h_0_L -> loopBbSelectMerge_decodeGMEM_h_0;
    {intraStateSplit_decodeuppol2_0_R} decode_I48_, decode_I100_ -> intraArgMerge_decodeuppol2_0_0;
    {intraStateSplit_decodeupzero_0_R} const_decode_0_222_, const_decode_0_226_ -> intraArgMerge_decodeupzero_1_0;
    {intraStateSplit_decodeGMEM_ilb_table_0_R} decode_I41_GMEM_ilb_table_faked_2, decode_I94_GMEM_ilb_table_faked_2 -> intraArgMerge_decodeGMEM_ilb_table_2_0;
    {intraStateInit_decodeGMEM_dec_ph1_0} intraEnabler_decodeGMEM_dec_ph1_0, intraFinalSplit_decodeGMEM_dec_ph1_0_L -> intraEnablerMerge_decodeGMEM_dec_ph1_0;
    {decode_init10} const_decode_0_1_, sig_decode_I187__decode_I190__R -> Merge_decode_I180_;
    {intraStateInit_decodeGMEM_dec_ph1_1} intraEnabler_decodeGMEM_dec_ph1_1, intraEnabler_decodeGMEM_dec_ph1_2 -> intraEnablerMerge_decodeGMEM_dec_ph1_1;
    {intraStateSplit_decodeGMEM_dec_sh_0_R} const_decode_0_122_, const_decode_0_164_ -> intraArgMerge_decodeGMEM_dec_sh_1_0;
    {interEnablerMerge_decodeGMEM_xs_0} interStateInv_decodeGMEM_xs_0, interStateSplit_decodeGMEM_xs_0_R -> interStateMerge_decodeGMEM_xs_0;
    {intraStateSplit_decodeGMEM_dec_sl_0_R} const_decode_0_28_, const_decode_0_81_ -> intraArgMerge_decodeGMEM_dec_sl_1_0;
    {intraStateSplit_decodeGMEM_dec_plt2_0_R} const_decode_0_73_, const_decode_0_95_ -> intraArgMerge_decodeGMEM_dec_plt2_1_0;
    {intraStateSplit_decodescalel_0_R} decode_I39_, decode_I92_ -> intraArgMerge_decodescalel_0_0;
    {interStateSplit_decodeGMEM_accumc_0_R} const_decode_1_52_, interArgMerge_decodeGMEM_accumc_0_1 -> interArgMerge_decodeGMEM_accumc_0_0;
    {interStateSplit_decodeGMEM_accumc_1_R} const_decode_1_55_, interArgMerge_decodeGMEM_accumc_0_2 -> interArgMerge_decodeGMEM_accumc_0_1;
    {interStateSplit_decodeGMEM_accumc_2_R} intraArgMerge_decodeGMEM_accumc_0_0, const_decode_0_214_ -> interArgMerge_decodeGMEM_accumc_0_2;
    {interStateInit_decodeGMEM_xd_0} intraEnabler_decodeGMEM_xd_0, intraEnabler_decodeGMEM_xd_1 -> interEnablerMerge_decodeGMEM_xd_0;
    {intraStateSplit_decodeGMEM_dec_rlt2_0_R} const_decode_0_17_, decode_I62_ -> intraArgMerge_decodeGMEM_dec_rlt2_2_0;
    {intraStateSplit_decodeGMEM_dec_del_dltx_0_R} decode_I4_filtez_PP1_faked_1, decode_I47_upzero_PP1_faked_1 -> intraArgMerge_decodeGMEM_dec_del_dltx_1_0;
    {intraStateInit_decodeGMEM_accumd_0} intraEnabler_decodeGMEM_accumd_2, intraEnabler_decodeGMEM_accumd_3 -> intraEnablerMerge_decodeGMEM_accumd_0;
    {intraEnablerMerge_decodeGMEM_dec_al1_0} intraStateInv_decodeGMEM_dec_al1_0, intraStateSplit_decodeGMEM_dec_al1_0_R -> intraStateMerge_decodeGMEM_dec_al1_0;
    {intraEnablerMerge_decodeGMEM_dec_al1_1} intraStateInv_decodeGMEM_dec_al1_1, intraStateSplit_decodeGMEM_dec_al1_1_R -> intraStateMerge_decodeGMEM_dec_al1_1;
    {intraEnablerMerge_decodeGMEM_dec_al1_2} intraStateInv_decodeGMEM_dec_al1_2, intraStateSplit_decodeGMEM_dec_al1_2_R -> intraStateMerge_decodeGMEM_dec_al1_2;
    {intraStateSplit_decodeGMEM_dec_ph_0_R} const_decode_0_143_, intraArgMerge_decodeGMEM_dec_ph_1_1 -> intraArgMerge_decodeGMEM_dec_ph_1_0;
    {intraStateSplit_decodeGMEM_dec_ph_1_R} const_decode_0_150_, const_decode_0_181_ -> intraArgMerge_decodeGMEM_dec_ph_1_1;
    {intraStateSplit_decodeGMEM_dec_ah2_0_R} const_decode_1_29_, intraArgMerge_decodeGMEM_dec_ah2_0_1 -> intraArgMerge_decodeGMEM_dec_ah2_0_0;
    {intraStateSplit_decodeGMEM_dec_ah1_0_R} const_decode_0_108_, intraArgMerge_decodeGMEM_dec_ah1_2_1 -> intraArgMerge_decodeGMEM_dec_ah1_2_0;
    {intraStateSplit_decodeGMEM_dec_ah1_1_R} const_decode_0_145_, intraArgMerge_decodeGMEM_dec_ah1_2_2 -> intraArgMerge_decodeGMEM_dec_ah1_2_1;
    {intraStateSplit_decodeGMEM_dec_ah1_2_R} const_decode_0_159_, decode_I108_ -> intraArgMerge_decodeGMEM_dec_ah1_2_2;
    {intraStateSplit_decodeGMEM_dec_ah2_1_R} const_decode_1_37_, const_decode_0_158_ -> intraArgMerge_decodeGMEM_dec_ah2_0_1;
    {intraStateSplit_decodeGMEM_dec_al1_1_R} const_decode_1_15_, intraArgMerge_decodeGMEM_dec_al1_0_2 -> intraArgMerge_decodeGMEM_dec_al1_0_1;
    {intraStateSplit_decodeGMEM_dec_al1_0_R} const_decode_1_3_, intraArgMerge_decodeGMEM_dec_al1_0_1 -> intraArgMerge_decodeGMEM_dec_al1_0_0;
    {intraEnablerMerge_decodeGMEM_dec_ph1_0} intraStateInv_decodeGMEM_dec_ph1_0, intraStateSplit_decodeGMEM_dec_ph1_0_R -> intraStateMerge_decodeGMEM_dec_ph1_0;
    {intraStateSplit_decodeGMEM_dec_al1_2_R} const_decode_1_20_, const_decode_0_79_ -> intraArgMerge_decodeGMEM_dec_al1_0_2;
    {intraStateSplit_decodeGMEM_dec_dlt_0_R} const_decode_0_38_, intraArgMerge_decodeGMEM_dec_dlt_0_1 -> intraArgMerge_decodeGMEM_dec_dlt_0_0;
    {intraStateSplit_decodeGMEM_dec_dlt_1_R} const_decode_1_13_, const_decode_1_22_ -> intraArgMerge_decodeGMEM_dec_dlt_0_1;
    {intraStateInit_decodefiltep_0} intraEnabler_decodefiltep_0, intraEnabler_decodefiltep_1 -> intraEnablerMerge_decodefiltep_0;
    {intraStateInit_decodeGMEM_dec_detl_0} intraEnabler_decodeGMEM_dec_detl_0, intraEnabler_decodeGMEM_dec_detl_1 -> intraEnablerMerge_decodeGMEM_dec_detl_0;
    {intraEnablerMerge_decodeGMEM_dec_ph1_1} intraStateInv_decodeGMEM_dec_ph1_1, intraStateSplit_decodeGMEM_dec_ph1_1_R -> intraStateMerge_decodeGMEM_dec_ph1_1;
    {interEnablerMerge_decodeGMEM_xd_0} interStateInv_decodeGMEM_xd_0, interStateSplit_decodeGMEM_xd_0_R -> interStateMerge_decodeGMEM_xd_0;
    {intraStateSplit_decodeGMEM_dec_del_bph_0_R} decode_I69_filtez_PP0_faked_1, decode_I99_upzero_PP2_faked_1 -> intraArgMerge_decodeGMEM_dec_del_bph_1_0;
    {intraStateInit_decodeGMEM_dec_al2_0} intraEnabler_decodeGMEM_dec_al2_0, intraFinalSplit_decodeGMEM_dec_al2_0_L -> intraEnablerMerge_decodeGMEM_dec_al2_0;
    {intraStateInit_decodeGMEM_dec_al2_1} intraEnabler_decodeGMEM_dec_al2_1, intraEnabler_decodeGMEM_dec_al2_2 -> intraEnablerMerge_decodeGMEM_dec_al2_1;
    {intraStateInit_decodeGMEM_dec_plt1_0} intraEnabler_decodeGMEM_dec_plt1_0, intraFinalSplit_decodeGMEM_dec_plt1_0_L -> intraEnablerMerge_decodeGMEM_dec_plt1_0;
    {intraStateSplit_decodeGMEM_dec_del_bpl_0_R} decode_I4_filtez_PP0_faked_1, decode_I47_upzero_PP2_faked_1 -> intraArgMerge_decodeGMEM_dec_del_bpl_1_0;
    {intraStateSplit_decodeGMEM_rl_0_R} const_decode_0_47_, const_decode_1_47_ -> intraArgMerge_decodeGMEM_rl_0_0;
    {interStateInit_decodeGMEM_accumc_0} loopBbSelectSplit_decodeGMEM_accumc_0_R, interFinalSplit_decodeGMEM_accumc_1_L -> interEnablerMerge_decodeGMEM_accumc_0;
    {interStateInit_decodeGMEM_accumc_1} intraEnabler_decodeGMEM_accumc_1, interFinalSplit_decodeGMEM_accumc_2_L -> interEnablerMerge_decodeGMEM_accumc_1;
    {intraStateSplit_decodeupzero_0_R} const_decode_0_223_, const_decode_0_227_ -> intraArgMerge_decodeupzero_2_0;
    {interStateInit_decodeGMEM_accumc_2} loopBbSelectSplit_decodeGMEM_accumc_1_R, intraEnabler_decodeGMEM_accumc_4 -> interEnablerMerge_decodeGMEM_accumc_2;
    {intraStateSplit_decodeuppol2_0_R} decode_I49_, decode_I101_ -> intraArgMerge_decodeuppol2_1_0;
    {intraStateSplit_decodeuppol1_0_R} decode_I51_, decode_I103_ -> intraArgMerge_decodeuppol1_3_0;
    {intraStateSplit_decodeGMEM_dec_szh_0_R} const_decode_0_103_, intraArgMerge_decodeGMEM_dec_szh_0_1 -> intraArgMerge_decodeGMEM_dec_szh_0_0;
    {intraStateSplit_decodeGMEM_dec_szh_1_R} const_decode_1_30_, const_decode_1_35_ -> intraArgMerge_decodeGMEM_dec_szh_0_1;
    {intraStateSplit_decodeGMEM_dec_sh_0_R} decode_I78_, const_decode_0_163_ -> intraArgMerge_decodeGMEM_dec_sh_2_0;
    {intraEnablerMerge_decodeGMEM_dec_deth_0} intraStateInv_decodeGMEM_dec_deth_0, intraStateSplit_decodeGMEM_dec_deth_0_R -> intraStateMerge_decodeGMEM_dec_deth_0;
    {intraStateSplit_decodeGMEM_dec_szl_0_R} const_decode_0_9_, intraArgMerge_decodeGMEM_dec_szl_0_1 -> intraArgMerge_decodeGMEM_dec_szl_0_0;
    {intraStateSplit_decodeGMEM_dec_szl_1_R} const_decode_1_6_, const_decode_1_14_ -> intraArgMerge_decodeGMEM_dec_szl_0_1;
    {intraStateSplit_decodeGMEM_dec_sl_0_R} decode_I13_, const_decode_0_80_ -> intraArgMerge_decodeGMEM_dec_sl_2_0;
    {intraStateInit_decodeGMEM_dec_del_bpl_0} decode_I4_filtez_PP0_faked_0_USE, decode_I47_upzero_PP2_faked_0_USE -> intraEnablerMerge_decodeGMEM_dec_del_bpl_0;
    {intraStateSplit_decodeGMEM_dec_plt2_0_R} const_decode_0_72_, decode_I65_ -> intraArgMerge_decodeGMEM_dec_plt2_2_0;
    {intraStateInit_decodeGMEM_dec_szh_0} intraEnabler_decodeGMEM_dec_szh_0, intraFinalSplit_decodeGMEM_dec_szh_0_L -> intraEnablerMerge_decodeGMEM_dec_szh_0;
    {interStateSplit_decodeGMEM_accumc_0_R} Merge_decode_I132_, interArgMerge_decodeGMEM_accumc_1_1 -> interArgMerge_decodeGMEM_accumc_1_0;
    {interStateSplit_decodeGMEM_accumc_1_R} sig_decode_I152__decode_I154__L, interArgMerge_decodeGMEM_accumc_1_2 -> interArgMerge_decodeGMEM_accumc_1_1;
    {interStateSplit_decodeGMEM_accumc_2_R} intraArgMerge_decodeGMEM_accumc_1_0, sig_decode_I186__decode_I190__L -> interArgMerge_decodeGMEM_accumc_1_2;
    {intraStateInit_decodeGMEM_dec_szh_1} intraEnabler_decodeGMEM_dec_szh_1, intraEnabler_decodeGMEM_dec_szh_2 -> intraEnablerMerge_decodeGMEM_dec_szh_1;
    {intraStateSplit_decodescalel_0_R} const_decode_8_0_, const_decode_10_2_ -> intraArgMerge_decodescalel_1_0;
    {intraStateSplit_decodeGMEM_dec_dh_0_R} const_decode_0_132_, const_decode_1_43_ -> intraArgMerge_decodeGMEM_dec_dh_0_0;
    {intraEnablerMerge_decodefiltep_0} intraStateInv_decodefiltep_0, intraStateSplit_decodefiltep_0_R -> intraStateMerge_decodefiltep_0;
    {intraStateInit_decodeGMEM_dec_plt1_1} intraEnabler_decodeGMEM_dec_plt1_1, intraEnabler_decodeGMEM_dec_plt1_2 -> intraEnablerMerge_decodeGMEM_dec_plt1_1;
    {intraStateInit_decodeGMEM_dec_ph2_0} intraEnabler_decodeGMEM_dec_ph2_0, intraEnabler_decodeGMEM_dec_ph2_1 -> intraEnablerMerge_decodeGMEM_dec_ph2_0;
    {intraStateSplit_decodeGMEM_dec_del_dltx_0_R} decode_I4_filtez_PP1_faked_2, decode_I47_upzero_PP1_faked_2 -> intraArgMerge_decodeGMEM_dec_del_dltx_2_0;
    {loopCondInit_decodeGMEM_h_0} const_decodeGMEM_h__1_0_, decode_I154_ -> loopCondMerge_decodeGMEM_h_0;
    {intraStateSplit_decodefiltez_0_R} const_decode_0_220_, const_decode_0_224_ -> intraArgMerge_decodefiltez_0_0;
    {intraEnablerMerge_decodeGMEM_dec_al2_0} intraStateInv_decodeGMEM_dec_al2_0, intraStateSplit_decodeGMEM_dec_al2_0_R -> intraStateMerge_decodeGMEM_dec_al2_0;
    {intraEnablerMerge_decodeGMEM_dec_al2_1} intraStateInv_decodeGMEM_dec_al2_1, intraStateSplit_decodeGMEM_dec_al2_1_R -> intraStateMerge_decodeGMEM_dec_al2_1;
    {interEnablerMerge_decodeGMEM_h_0} interStateInv_decodeGMEM_h_0, interStateSplit_decodeGMEM_h_0_R -> interStateMerge_decodeGMEM_h_0;
    {intraStateSplit_decodeGMEM_dec_ph_0_R} decode_I97_, intraArgMerge_decodeGMEM_dec_ph_2_1 -> intraArgMerge_decodeGMEM_dec_ph_2_0;
    {intraStateSplit_decodeGMEM_dec_ph_1_R} const_decode_0_149_, const_decode_0_180_ -> intraArgMerge_decodeGMEM_dec_ph_2_1;
    {intraStateSplit_decodeGMEM_dec_ah2_0_R} const_decode_0_115_, intraArgMerge_decodeGMEM_dec_ah2_1_1 -> intraArgMerge_decodeGMEM_dec_ah2_1_0;
    {interEnablerMerge_decodeGMEM_accumc_0} interStateInv_decodeGMEM_accumc_0, interStateSplit_decodeGMEM_accumc_0_R -> interStateMerge_decodeGMEM_accumc_0;
    {interEnablerMerge_decodeGMEM_accumc_1} interStateInv_decodeGMEM_accumc_1, interStateSplit_decodeGMEM_accumc_1_R -> interStateMerge_decodeGMEM_accumc_1;
    {interEnablerMerge_decodeGMEM_accumc_2} interStateInv_decodeGMEM_accumc_2, interStateSplit_decodeGMEM_accumc_2_R -> interStateMerge_decodeGMEM_accumc_2;
    {intraStateSplit_decodeGMEM_dec_ah2_1_R} const_decode_0_148_, const_decode_0_157_ -> intraArgMerge_decodeGMEM_dec_ah2_1_1;
    {intraStateSplit_decodeGMEM_dec_al1_1_R} const_decode_0_63_, intraArgMerge_decodeGMEM_dec_al1_1_2 -> intraArgMerge_decodeGMEM_dec_al1_1_1;
    {intraStateSplit_decodeGMEM_dec_al1_0_R} const_decode_0_15_, intraArgMerge_decodeGMEM_dec_al1_1_1 -> intraArgMerge_decodeGMEM_dec_al1_1_0;
    {intraEnablerMerge_decodeGMEM_dec_ph2_0} intraStateInv_decodeGMEM_dec_ph2_0, intraStateSplit_decodeGMEM_dec_ph2_0_R -> intraStateMerge_decodeGMEM_dec_ph2_0;
    {intraStateSplit_decodeGMEM_dec_al1_2_R} const_decode_0_77_, const_decode_0_78_ -> intraArgMerge_decodeGMEM_dec_al1_1_2;
    {intraStateSplit_decodeGMEM_dec_dlt_0_R} const_decode_0_37_, intraArgMerge_decodeGMEM_dec_dlt_1_1 -> intraArgMerge_decodeGMEM_dec_dlt_1_0;
    {intraStateSplit_decodeGMEM_dec_dlt_1_R} const_decode_0_56_, const_decode_0_83_ -> intraArgMerge_decodeGMEM_dec_dlt_1_1;
    {intraStateSplit_decodefiltez_0_R} const_decode_0_221_, const_decode_0_225_ -> intraArgMerge_decodefiltez_1_0;
    {intraEnablerMerge_decodeGMEM_dec_del_bpl_0} intraStateInv_decodeGMEM_dec_del_bpl_0, intraStateSplit_decodeGMEM_dec_del_bpl_0_R -> intraStateMerge_decodeGMEM_dec_del_bpl_0;
    {intraStateInit_decodeGMEM_dec_ah1_0} intraEnabler_decodeGMEM_dec_ah1_0, intraFinalSplit_decodeGMEM_dec_ah1_0_L -> intraEnablerMerge_decodeGMEM_dec_ah1_0;
    {intraStateInit_decodeGMEM_dec_ah1_1} intraEnabler_decodeGMEM_dec_ah1_1, intraFinalSplit_decodeGMEM_dec_ah1_1_L -> intraEnablerMerge_decodeGMEM_dec_ah1_1;
    {intraStateInit_decodeGMEM_dec_ah1_2} intraEnabler_decodeGMEM_dec_ah1_2, intraEnabler_decodeGMEM_dec_ah1_3 -> intraEnablerMerge_decodeGMEM_dec_ah1_2;
    {intraStateInit_decodeGMEM_dec_sh_0} intraEnabler_decodeGMEM_dec_sh_0, intraEnabler_decodeGMEM_dec_sh_1 -> intraEnablerMerge_decodeGMEM_dec_sh_0;
    {intraEnablerMerge_decodeGMEM_dec_szh_1} intraStateInv_decodeGMEM_dec_szh_1, intraStateSplit_decodeGMEM_dec_szh_1_R -> intraStateMerge_decodeGMEM_dec_szh_1;
    {intraStateSplit_decodeGMEM_dec_del_bph_0_R} decode_I69_filtez_PP0_faked_2, decode_I99_upzero_PP2_faked_2 -> intraArgMerge_decodeGMEM_dec_del_bph_2_0;
    {intraEnablerMerge_decodeGMEM_dec_ph_0} intraStateInv_decodeGMEM_dec_ph_0, intraStateSplit_decodeGMEM_dec_ph_0_R -> intraStateMerge_decodeGMEM_dec_ph_0;
    {intraEnablerMerge_decodeGMEM_dec_ph_1} intraStateInv_decodeGMEM_dec_ph_1, intraStateSplit_decodeGMEM_dec_ph_1_R -> intraStateMerge_decodeGMEM_dec_ph_1;
    {intraEnablerMerge_decodeGMEM_dec_szh_0} intraStateInv_decodeGMEM_dec_szh_0, intraStateSplit_decodeGMEM_dec_szh_0_R -> intraStateMerge_decodeGMEM_dec_szh_0;
    {intraStateSplit_decodeGMEM_dec_del_bpl_0_R} decode_I4_filtez_PP0_faked_2, decode_I47_upzero_PP2_faked_2 -> intraArgMerge_decodeGMEM_dec_del_bpl_2_0;
    {intraStateSplit_decodeGMEM_rl_0_R} const_decode_0_46_, const_decode_0_185_ -> intraArgMerge_decodeGMEM_rl_1_0;
    {interStateInit_decodeGMEM_accumd_0} loopBbSelectSplit_decodeGMEM_accumd_0_R, interFinalSplit_decodeGMEM_accumd_1_L -> interEnablerMerge_decodeGMEM_accumd_0;
    {interStateInit_decodeGMEM_accumd_1} intraEnabler_decodeGMEM_accumd_1, interFinalSplit_decodeGMEM_accumd_2_L -> interEnablerMerge_decodeGMEM_accumd_1;
    {intraStateSplit_decodeGMEM_dec_del_dhx_0_R} decode_I69_filtez_PP1_faked_0, decode_I99_upzero_PP1_faked_0 -> intraArgMerge_decodeGMEM_dec_del_dhx_0_0;
    {interStateInit_decodeGMEM_accumd_2} loopBbSelectSplit_decodeGMEM_accumd_1_R, intraEnabler_decodeGMEM_accumd_4 -> interEnablerMerge_decodeGMEM_accumd_2;
    {intraStateInit_decodeGMEM_dec_dlt_0} intraEnabler_decodeGMEM_dec_dlt_0, intraFinalSplit_decodeGMEM_dec_dlt_0_L -> intraEnablerMerge_decodeGMEM_dec_dlt_0;
    {intraStateInit_decodeGMEM_dec_dlt_1} intraEnabler_decodeGMEM_dec_dlt_1, intraEnabler_decodeGMEM_dec_dlt_2 -> intraEnablerMerge_decodeGMEM_dec_dlt_1;
    {intraStateSplit_decodeGMEM_dec_szh_0_R} const_decode_0_102_, intraArgMerge_decodeGMEM_dec_szh_1_1 -> intraArgMerge_decodeGMEM_dec_szh_1_0;
    {intraStateSplit_decodeGMEM_dec_szh_1_R} const_decode_0_120_, const_decode_0_141_ -> intraArgMerge_decodeGMEM_dec_szh_1_1;
    {intraStateSplit_decodeuppol2_0_R} decode_I50_, decode_I102_ -> intraArgMerge_decodeuppol2_2_0;
    {decode_init6} sig_Merge_decode_I132__decode_I154__L, sig_decode_I189__decode_I190__R -> Merge_decode_I176_;
    {intraStateInit_decodeGMEM_dec_del_dltx_0} decode_I4_filtez_PP1_faked_0_USE, decode_I47_upzero_PP1_faked_0_USE -> intraEnablerMerge_decodeGMEM_dec_del_dltx_0;
    {intraStateInit_decodeGMEM_dec_plt_0} intraEnabler_decodeGMEM_dec_plt_0, intraFinalSplit_decodeGMEM_dec_plt_0_L -> intraEnablerMerge_decodeGMEM_dec_plt_0;
    {intraStateInit_decodeGMEM_dec_plt_1} intraEnabler_decodeGMEM_dec_plt_1, intraEnabler_decodeGMEM_dec_plt_2 -> intraEnablerMerge_decodeGMEM_dec_plt_1;
    {intraStateSplit_decodeGMEM_h_0_R} const_decode_1_50_, const_decode_1_53_ -> intraArgMerge_decodeGMEM_h_0_0;
    {intraStateSplit_decodeGMEM_dec_szl_0_R} const_decode_0_8_, intraArgMerge_decodeGMEM_dec_szl_1_1 -> intraArgMerge_decodeGMEM_dec_szl_1_0;
    {intraStateInit_decodeupzero_0} intraEnabler_decodeupzero_0, intraEnabler_decodeupzero_1 -> intraEnablerMerge_decodeupzero_0;
    {interStateSplit_decodeGMEM_accumd_0_R} const_decode_1_48_, interArgMerge_decodeGMEM_accumd_0_1 -> interArgMerge_decodeGMEM_accumd_0_0;
    {interStateSplit_decodeGMEM_accumc_0_R} const_decode_0_196_, interArgMerge_decodeGMEM_accumc_2_1 -> interArgMerge_decodeGMEM_accumc_2_0;
    {interStateSplit_decodeGMEM_accumc_1_R} const_decode_0_198_, interArgMerge_decodeGMEM_accumc_2_2 -> interArgMerge_decodeGMEM_accumc_2_1;
    {interStateSplit_decodeGMEM_accumc_2_R} intraArgMerge_decodeGMEM_accumc_2_0, decode_I192_ -> interArgMerge_decodeGMEM_accumc_2_2;
    {interStateSplit_decodeGMEM_accumd_1_R} const_decode_1_57_, interArgMerge_decodeGMEM_accumd_0_2 -> interArgMerge_decodeGMEM_accumd_0_1;
    {interStateSplit_decodeGMEM_accumd_2_R} intraArgMerge_decodeGMEM_accumd_0_0, const_decode_0_217_ -> interArgMerge_decodeGMEM_accumd_0_2;
    {intraEnablerMerge_decodeGMEM_rl_0} intraStateInv_decodeGMEM_rl_0, intraStateSplit_decodeGMEM_rl_0_R -> intraStateMerge_decodeGMEM_rl_0;
    {intraStateSplit_decodeGMEM_dec_dh_0_R} const_decode_0_131_, const_decode_0_166_ -> intraArgMerge_decodeGMEM_dec_dh_1_0;
    {intraStateInit_decodeGMEM_dec_plt2_0} intraEnabler_decodeGMEM_dec_plt2_0, intraEnabler_decodeGMEM_dec_plt2_1 -> intraEnablerMerge_decodeGMEM_dec_plt2_0;
    {intraStateSplit_decodeGMEM_dec_rh1_0_R} const_decode_1_26_, intraArgMerge_decodeGMEM_dec_rh1_0_1 -> intraArgMerge_decodeGMEM_dec_rh1_0_0;
    {intraStateSplit_decodeGMEM_dec_szl_1_R} const_decode_0_26_, const_decode_0_58_ -> intraArgMerge_decodeGMEM_dec_szl_1_1;
    {intraEnablerMerge_decodeGMEM_dec_ah1_0} intraStateInv_decodeGMEM_dec_ah1_0, intraStateSplit_decodeGMEM_dec_ah1_0_R -> intraStateMerge_decodeGMEM_dec_ah1_0;
    {intraEnablerMerge_decodeGMEM_dec_ah1_1} intraStateInv_decodeGMEM_dec_ah1_1, intraStateSplit_decodeGMEM_dec_ah1_1_R -> intraStateMerge_decodeGMEM_dec_ah1_1;
    {intraEnablerMerge_decodeGMEM_dec_ah1_2} intraStateInv_decodeGMEM_dec_ah1_2, intraStateSplit_decodeGMEM_dec_ah1_2_R -> intraStateMerge_decodeGMEM_dec_ah1_2;
    {intraStateSplit_decodeGMEM_ih_0_R} const_decode_0_6_, const_decode_1_32_ -> intraArgMerge_decodeGMEM_ih_0_0;
    {intraEnablerMerge_decodeGMEM_ih_0} intraStateInv_decodeGMEM_ih_0, intraStateSplit_decodeGMEM_ih_0_R -> intraStateMerge_decodeGMEM_ih_0;
    {intraEnablerMerge_decodeGMEM_dec_sl_0} intraStateInv_decodeGMEM_dec_sl_0, intraStateSplit_decodeGMEM_dec_sl_0_R -> intraStateMerge_decodeGMEM_dec_sl_0;
    {loopInit_decodeGMEM_accumc_0} loopCondMerge_decodeGMEM_accumc_0, loopCondSelectSplit_decodeGMEM_accumc_0_R -> loopCondSelectMerge_decodeGMEM_accumc_0;
    {loopInit_decodeGMEM_accumc_1} loopCondMerge_decodeGMEM_accumc_1, loopCondSelectSplit_decodeGMEM_accumc_1_R -> loopCondSelectMerge_decodeGMEM_accumc_1;
    {intraStateSplit_decodeGMEM_h_1_R} const_decode_1_56_, const_decode_1_58_ -> intraArgMerge_decodeGMEM_h_0_1;
    {intraEnablerMerge_decodeGMEM_dec_rlt1_0} intraStateInv_decodeGMEM_dec_rlt1_0, intraStateSplit_decodeGMEM_dec_rlt1_0_R -> intraStateMerge_decodeGMEM_dec_rlt1_0;
    {intraStateSplit_decodeGMEM_ilr_0_R} const_decode_0_4_, const_decode_1_8_ -> intraArgMerge_decodeGMEM_ilr_0_0;
    {intraStateSplit_decodeGMEM_dec_ah2_0_R} const_decode_0_114_, intraArgMerge_decodeGMEM_dec_ah2_2_1 -> intraArgMerge_decodeGMEM_dec_ah2_2_0;
    {interEnablerMerge_decodeGMEM_accumd_0} interStateInv_decodeGMEM_accumd_0, interStateSplit_decodeGMEM_accumd_0_R -> interStateMerge_decodeGMEM_accumd_0;
    {interEnablerMerge_decodeGMEM_accumd_1} interStateInv_decodeGMEM_accumd_1, interStateSplit_decodeGMEM_accumd_1_R -> interStateMerge_decodeGMEM_accumd_1;
    {decode_init7} sig_Merge_decode_I131__decode_I154__L, sig_decode_I188__decode_I190__R -> Merge_decode_I177_;
    {intraStateSplit_decodeGMEM_accumc_0_R} const_decode_1_59_, const_decode_0_209_ -> intraArgMerge_decodeGMEM_accumc_0_0;
    {intraStateSplit_decodeGMEM_dec_al1_2_R} const_decode_0_76_, decode_I56_ -> intraArgMerge_decodeGMEM_dec_al1_2_2;
    {interEnablerMerge_decodeGMEM_accumd_2} interStateInv_decodeGMEM_accumd_2, interStateSplit_decodeGMEM_accumd_2_R -> interStateMerge_decodeGMEM_accumd_2;
    {intraStateSplit_decodeGMEM_dec_al1_1_R} const_decode_0_62_, intraArgMerge_decodeGMEM_dec_al1_2_2 -> intraArgMerge_decodeGMEM_dec_al1_2_1;
    {intraStateSplit_decodeGMEM_dec_al2_0_R} const_decode_1_5_, intraArgMerge_decodeGMEM_dec_al2_0_1 -> intraArgMerge_decodeGMEM_dec_al2_0_0;
    {intraStateSplit_decodeGMEM_dec_dlt_0_R} decode_I25_, intraArgMerge_decodeGMEM_dec_dlt_2_1 -> intraArgMerge_decodeGMEM_dec_dlt_2_0;
    {intraEnablerMerge_decodeGMEM_dec_dlt_1} intraStateInv_decodeGMEM_dec_dlt_1, intraStateSplit_decodeGMEM_dec_dlt_1_R -> intraStateMerge_decodeGMEM_dec_dlt_1;
    {intraEnablerMerge_decodeGMEM_dec_plt_0} intraStateInv_decodeGMEM_dec_plt_0, intraStateSplit_decodeGMEM_dec_plt_0_R -> intraStateMerge_decodeGMEM_dec_plt_0;
    {intraEnablerMerge_decodeGMEM_dec_plt_1} intraStateInv_decodeGMEM_dec_plt_1, intraStateSplit_decodeGMEM_dec_plt_1_R -> intraStateMerge_decodeGMEM_dec_plt_1;
    {intraStateSplit_decodeGMEM_dec_al1_0_R} const_decode_0_14_, intraArgMerge_decodeGMEM_dec_al1_2_1 -> intraArgMerge_decodeGMEM_dec_al1_2_0;
    {intraStateInit_decodeGMEM_dec_ah2_0} intraEnabler_decodeGMEM_dec_ah2_0, intraFinalSplit_decodeGMEM_dec_ah2_0_L -> intraEnablerMerge_decodeGMEM_dec_ah2_0;
    {intraStateInit_decodeGMEM_dec_ah2_1} intraEnabler_decodeGMEM_dec_ah2_1, intraEnabler_decodeGMEM_dec_ah2_2 -> intraEnablerMerge_decodeGMEM_dec_ah2_1;
    {intraEnablerMerge_decodeupzero_0} intraStateInv_decodeupzero_0, intraStateSplit_decodeupzero_0_R -> intraStateMerge_decodeupzero_0;
    {intraStateInit_decodeGMEM_dec_nbh_0} intraEnabler_decodeGMEM_dec_nbh_0, intraEnabler_decodeGMEM_dec_nbh_1 -> intraEnablerMerge_decodeGMEM_dec_nbh_0;
    {intraStateSplit_decodeGMEM_dec_al2_1_R} const_decode_1_16_, const_decode_0_75_ -> intraArgMerge_decodeGMEM_dec_al2_0_1;
    {intraStateSplit_decodeGMEM_dec_rh1_1_R} const_decode_0_171_, const_decode_0_174_ -> intraArgMerge_decodeGMEM_dec_rh1_1_1;
    {intraEnablerMerge_decodeGMEM_dec_rlt1_1} intraStateInv_decodeGMEM_dec_rlt1_1, intraStateSplit_decodeGMEM_dec_rlt1_1_R -> intraStateMerge_decodeGMEM_dec_rlt1_1;
    {intraStateSplit_decodeGMEM_dec_rh1_0_R} const_decode_0_106_, intraArgMerge_decodeGMEM_dec_rh1_1_1 -> intraArgMerge_decodeGMEM_dec_rh1_1_0;
    {intraStateSplit_decodeGMEM_dec_ah2_1_R} const_decode_0_147_, decode_I105_ -> intraArgMerge_decodeGMEM_dec_ah2_2_1;
    {intraStateInit_decodefiltez_0} intraEnabler_decodefiltez_0, intraEnabler_decodefiltez_1 -> intraEnablerMerge_decodefiltez_0;
    {intraStateSplit_decodeGMEM_rl_0_R} decode_I36_, const_decode_0_184_ -> intraArgMerge_decodeGMEM_rl_2_0;
    {intraStateSplit_decodeGMEM_dec_dlt_1_R} const_decode_0_55_, const_decode_0_82_ -> intraArgMerge_decodeGMEM_dec_dlt_2_1;
    {intraStateSplit_decodeGMEM_dec_szh_0_R} decode_I69_, intraArgMerge_decodeGMEM_dec_szh_2_1 -> intraArgMerge_decodeGMEM_dec_szh_2_0;
    {intraEnablerMerge_decodeGMEM_dec_dlt_0} intraStateInv_decodeGMEM_dec_dlt_0, intraStateSplit_decodeGMEM_dec_dlt_0_R -> intraStateMerge_decodeGMEM_dec_dlt_0;
    {intraStateSplit_decodeGMEM_dec_del_dhx_0_R} decode_I69_filtez_PP1_faked_1, decode_I99_upzero_PP1_faked_1 -> intraArgMerge_decodeGMEM_dec_del_dhx_1_0;
    {intraStateSplit_decodeGMEM_dec_rh1_1_R} const_decode_1_44_, const_decode_0_175_ -> intraArgMerge_decodeGMEM_dec_rh1_0_1;
    {intraStateSplit_decodeuppol2_0_R} decode_I51_, decode_I103_ -> intraArgMerge_decodeuppol2_3_0;
    {intraStateInit_decodeGMEM_dec_dh_0} intraEnabler_decodeGMEM_dec_dh_0, intraEnabler_decodeGMEM_dec_dh_1 -> intraEnablerMerge_decodeGMEM_dec_dh_0;
    {intraStateSplit_decodeGMEM_dec_szl_1_R} const_decode_0_25_, const_decode_0_57_ -> intraArgMerge_decodeGMEM_dec_szl_2_1;
    {intraStateSplit_decodeGMEM_dec_szh_1_R} const_decode_0_119_, const_decode_0_140_ -> intraArgMerge_decodeGMEM_dec_szh_2_1;
    {intraStateSplit_decodeGMEM_h_0_R} decode_I139__adder, Merge_decode_I133_ -> intraArgMerge_decodeGMEM_h_1_0;
    {intraStateSplit_decodeGMEM_h_1_R} sig_decode_I144__decode_I154__L, decode_I158__adder -> intraArgMerge_decodeGMEM_h_1_1;
    {decode_init8} sig_decode_I145__decode_I154__L, sig_decode_I185__decode_I190__R -> Merge_decode_I178_;
    {FAC_Init_decode_I41_scalelGMEM_ilb_table} FAC__Buff_decode_I41_scalelGMEM_ilb_table, FAC_Split_decode_I41_scalelGMEM_ilb_table_R -> Merge_FAC_decode_I41_scalelGMEM_ilb_table;
    {intraStateSplit_decodeGMEM_dec_szl_0_R} decode_I4_, intraArgMerge_decodeGMEM_dec_szl_2_1 -> intraArgMerge_decodeGMEM_dec_szl_2_0;
    {interStateSplit_decodeGMEM_accumd_0_R} Merge_decode_I131_, interArgMerge_decodeGMEM_accumd_1_1 -> interArgMerge_decodeGMEM_accumd_1_0;
    {interStateSplit_decodeGMEM_accumd_1_R} sig_decode_I145__decode_I154__L, interArgMerge_decodeGMEM_accumd_1_2 -> interArgMerge_decodeGMEM_accumd_1_1;
    {interStateSplit_decodeGMEM_accumd_2_R} intraArgMerge_decodeGMEM_accumd_1_0, sig_decode_I185__decode_I190__L -> interArgMerge_decodeGMEM_accumd_1_2;
    {intraStateSplit_decodeGMEM_ih_0_R} const_decode_0_5_, const_decode_0_128_ -> intraArgMerge_decodeGMEM_ih_1_0;
    {intraStateSplit_decodeGMEM_dec_dh_0_R} decode_I89_, const_decode_0_165_ -> intraArgMerge_decodeGMEM_dec_dh_2_0;
    {intraEnablerMerge_decodeGMEM_dec_nbh_0} intraStateInv_decodeGMEM_dec_nbh_0, intraStateSplit_decodeGMEM_dec_nbh_0_R -> intraStateMerge_decodeGMEM_dec_nbh_0;
    {intraEnablerMerge_decodeGMEM_dec_ah2_0} intraStateInv_decodeGMEM_dec_ah2_0, intraStateSplit_decodeGMEM_dec_ah2_0_R -> intraStateMerge_decodeGMEM_dec_ah2_0;
    {intraEnablerMerge_decodeGMEM_dec_ah2_1} intraStateInv_decodeGMEM_dec_ah2_1, intraStateSplit_decodeGMEM_dec_ah2_1_R -> intraStateMerge_decodeGMEM_dec_ah2_1;
    {decode_init0} const_decode_0_218_, sig_decode_I145__decode_I154__R -> Merge_decode_I131_;
    {intraEnablerMerge_decodefiltez_0} intraStateInv_decodefiltez_0, intraStateSplit_decodefiltez_0_R -> intraStateMerge_decodefiltez_0;
    {loopOr_decodeGMEM_accumc_0} const_decodeGMEM_accumc__0_0_, intraEnabler_decodeGMEM_accumc_0 -> loopBbSelectMerge_decodeGMEM_accumc_0;
    {loopOr_decodeGMEM_accumc_1} const_decodeGMEM_accumc__0_1_, intraFinalSplit_decodeGMEM_accumc_0_L -> loopBbSelectMerge_decodeGMEM_accumc_1;
    {loopInit_decodeGMEM_accumd_1} loopCondMerge_decodeGMEM_accumd_1, loopCondSelectSplit_decodeGMEM_accumd_1_R -> loopCondSelectMerge_decodeGMEM_accumd_1;
    {loopInit_decodeGMEM_accumd_0} loopCondMerge_decodeGMEM_accumd_0, loopCondSelectSplit_decodeGMEM_accumd_0_R -> loopCondSelectMerge_decodeGMEM_accumd_0;
    {intraEnablerMerge_decodeGMEM_dec_rlt2_0} intraStateInv_decodeGMEM_dec_rlt2_0, intraStateSplit_decodeGMEM_dec_rlt2_0_R -> intraStateMerge_decodeGMEM_dec_rlt2_0;
    {intraStateSplit_decodeGMEM_ilr_0_R} const_decode_0_3_, const_decode_0_34_ -> intraArgMerge_decodeGMEM_ilr_1_0;
    {intraStateSplit_decodeGMEM_dec_al2_0_R} const_decode_0_21_, intraArgMerge_decodeGMEM_dec_al2_1_1 -> intraArgMerge_decodeGMEM_dec_al2_1_0;
    {intraStateSplit_decodeGMEM_dec_al2_1_R} const_decode_0_65_, const_decode_0_74_ -> intraArgMerge_decodeGMEM_dec_al2_1_1;
    {decode_init9} sig_decode_I152__decode_I154__L, sig_decode_I186__decode_I190__R -> Merge_decode_I179_;
    {intraStateSplit_decodeGMEM_accumc_0_R} Merge_decode_I176_, Merge_decode_I179_ -> intraArgMerge_decodeGMEM_accumc_1_0;
    {interStateSplit_decodeGMEM_xs_0_R} const_decode_0_191_, const_decode_1_66_ -> interArgMerge_decodeGMEM_xs_0_0;
    {intraStateSplit_decodeGMEM_dec_ph1_0_R} const_decode_1_39_, intraArgMerge_decodeGMEM_dec_ph1_0_1 -> intraArgMerge_decodeGMEM_dec_ph1_0_0;
    {intraStateSplit_decodeGMEM_dec_ph1_1_R} const_decode_1_45_, const_decode_0_183_ -> intraArgMerge_decodeGMEM_dec_ph1_0_1;
    {FAC_Init_decode_I4_filtezfiltez_PP1} FAC__Buff_decode_I4_filtezfiltez_PP1, FAC_Split_decode_I4_filtezfiltez_PP1_R -> Merge_FAC_decode_I4_filtezfiltez_PP1;
    {intraStateSplit_decodeGMEM_dec_rh2_0_R} const_decode_1_28_, const_decode_0_173_ -> intraArgMerge_decodeGMEM_dec_rh2_0_0;
    {intraStateSplit_decodeGMEM_dec_rh1_0_R} const_decode_0_105_, intraArgMerge_decodeGMEM_dec_rh1_2_1 -> intraArgMerge_decodeGMEM_dec_rh1_2_0;
    {intraStateSplit_decodeGMEM_dec_rh1_1_R} const_decode_0_170_, decode_I112_ -> intraArgMerge_decodeGMEM_dec_rh1_2_1;
    {FAC_Init_decode_I4_filtezfiltez_PP0} FAC__Buff_decode_I4_filtezfiltez_PP0, FAC_Split_decode_I4_filtezfiltez_PP0_R -> Merge_FAC_decode_I4_filtezfiltez_PP0;
    {FAC_Split_decode_I4_filtezfiltez_PP0_R} decode_I4_filtez_PP0_faked_, decode_I69_filtez_PP0_faked_ -> intraArgMerge_decodefiltezfiltez_PP0_0;
    {intraStateSplit_decodeuppol2_0_R} decode_I52_, decode_I104_ -> intraArgMerge_decodeuppol2_4_0;
    {decode_init1} const_decode_0_219_, sig_decode_I152__decode_I154__R -> Merge_decode_I132_;
    {intraEnablerMerge_decodeGMEM_accumc_0} intraStateInv_decodeGMEM_accumc_0, intraStateSplit_decodeGMEM_accumc_0_R -> intraStateMerge_decodeGMEM_accumc_0;
    {intraStateSplit_decodeGMEM_dec_del_dhx_0_R} decode_I69_filtez_PP1_faked_2, decode_I99_upzero_PP1_faked_2 -> intraArgMerge_decodeGMEM_dec_del_dhx_2_0;
    {intraStateInit_decodeGMEM_dec_rh1_0} intraEnabler_decodeGMEM_dec_rh1_0, intraFinalSplit_decodeGMEM_dec_rh1_0_L -> intraEnablerMerge_decodeGMEM_dec_rh1_0;
    {intraStateInit_decodeGMEM_ih_0} intraEnabler_decodeGMEM_ih_0, intraEnabler_decodeGMEM_ih_1 -> intraEnablerMerge_decodeGMEM_ih_0;
    {intraStateInit_decodeGMEM_dec_rh1_1} intraEnabler_decodeGMEM_dec_rh1_1, intraEnabler_decodeGMEM_dec_rh1_2 -> intraEnablerMerge_decodeGMEM_dec_rh1_1;
    {intraStateSplit_decodeGMEM_h_0_R} const_decode_0_195_, const_decode_0_197_ -> intraArgMerge_decodeGMEM_h_2_0;
    {intraStateSplit_decodeGMEM_h_1_R} const_decode_0_199_, const_decode_0_201_ -> intraArgMerge_decodeGMEM_h_2_1;
    {intraStateSplit_decodeGMEM_dec_rlt1_0_R} const_decode_1_2_, intraArgMerge_decodeGMEM_dec_rlt1_0_1 -> intraArgMerge_decodeGMEM_dec_rlt1_0_0;
    {intraStateSplit_decodeGMEM_dec_rlt1_1_R} const_decode_1_23_, const_decode_0_92_ -> intraArgMerge_decodeGMEM_dec_rlt1_0_1;
    {interStateSplit_decodeGMEM_accumd_0_R} const_decode_0_194_, interArgMerge_decodeGMEM_accumd_2_1 -> interArgMerge_decodeGMEM_accumd_2_0;
    {interStateSplit_decodeGMEM_accumd_1_R} const_decode_0_200_, interArgMerge_decodeGMEM_accumd_2_2 -> interArgMerge_decodeGMEM_accumd_2_1;
    {interStateSplit_decodeGMEM_accumd_2_R} intraArgMerge_decodeGMEM_accumd_2_0, decode_I194_ -> interArgMerge_decodeGMEM_accumd_2_2;
    {intraStateSplit_decodeGMEM_ih_0_R} decode_I2_, const_decode_0_127_ -> intraArgMerge_decodeGMEM_ih_2_0;
    {intraStateInit_decodescalel_0} intraEnabler_decodescalel_0, intraEnabler_decodescalel_1 -> intraEnablerMerge_decodescalel_0;
    {intraStateInit_decodeGMEM_dec_deth_0} intraEnabler_decodeGMEM_dec_deth_0, intraEnabler_decodeGMEM_dec_deth_1 -> intraEnablerMerge_decodeGMEM_dec_deth_0;
    {intraStateSplit_decodefiltep_0_R} decode_I6_, decode_I71_ -> intraArgMerge_decodefiltep_0_0;
    {decode_init2} const_decode_2_3_, sig_decode_I144__decode_I154__R -> Merge_decode_I133_;
    {loopOr_decodeGMEM_accumd_0} const_decodeGMEM_accumd__0_0_, intraEnabler_decodeGMEM_accumd_0 -> loopBbSelectMerge_decodeGMEM_accumd_0;
    {loopOr_decodeGMEM_accumd_1} const_decodeGMEM_accumd__0_1_, intraFinalSplit_decodeGMEM_accumd_0_L -> loopBbSelectMerge_decodeGMEM_accumd_1;
    {FAC_Split_decode_I47_upzeroupzero_PP1_R} decode_I47_upzero_PP1_faked_, decode_I99_upzero_PP1_faked_ -> intraArgMerge_decodeupzeroupzero_PP1_0;
    {intraStateSplit_decodeGMEM_ilr_0_R} decode_I0_, const_decode_0_33_ -> intraArgMerge_decodeGMEM_ilr_2_0;
    {intraStateSplit_decodeGMEM_dec_al2_0_R} const_decode_0_20_, intraArgMerge_decodeGMEM_dec_al2_2_1 -> intraArgMerge_decodeGMEM_dec_al2_2_0;
    {intraStateSplit_decodeGMEM_accumd_0_R} const_decode_1_60_, const_decode_0_211_ -> intraArgMerge_decodeGMEM_accumd_0_0;
    {intraStateSplit_decodeGMEM_accumc_0_R} const_decode_0_208_, decode_I181_ -> intraArgMerge_decodeGMEM_accumc_2_0;
    {intraEnablerMerge_decodeGMEM_dec_rh1_0} intraStateInv_decodeGMEM_dec_rh1_0, intraStateSplit_decodeGMEM_dec_rh1_0_R -> intraStateMerge_decodeGMEM_dec_rh1_0;
    {intraStateSplit_decodeGMEM_dec_al2_1_R} const_decode_0_64_, decode_I53_ -> intraArgMerge_decodeGMEM_dec_al2_2_1;
    {intraStateSplit_decodeGMEM_dec_deth_0_R} const_decode_1_31_, const_decode_0_139_ -> intraArgMerge_decodeGMEM_dec_deth_0_0;
    {intraEnablerMerge_decodeGMEM_dec_rh1_1} intraStateInv_decodeGMEM_dec_rh1_1, intraStateSplit_decodeGMEM_dec_rh1_1_R -> intraStateMerge_decodeGMEM_dec_rh1_1;
    {interStateSplit_decodeGMEM_xs_0_R} const_decode_0_190_, const_decode_0_216_ -> interArgMerge_decodeGMEM_xs_1_0;
    {intraStateSplit_decodeGMEM_dec_detl_0_R} const_decode_1_7_, const_decode_0_54_ -> intraArgMerge_decodeGMEM_dec_detl_0_0;
    {intraStateSplit_decodeGMEM_dec_ph1_0_R} const_decode_0_153_, intraArgMerge_decodeGMEM_dec_ph1_1_1 -> intraArgMerge_decodeGMEM_dec_ph1_1_0;
    {intraStateSplit_decodeGMEM_dec_ph1_1_R} const_decode_0_177_, const_decode_0_182_ -> intraArgMerge_decodeGMEM_dec_ph1_1_1;
    {intraStateSplit_decodeGMEM_dec_rh2_0_R} const_decode_0_112_, const_decode_0_172_ -> intraArgMerge_decodeGMEM_dec_rh2_1_0;
    {FAC_Split_decode_I4_filtezfiltez_PP1_R} decode_I4_filtez_PP1_faked_, decode_I69_filtez_PP1_faked_ -> intraArgMerge_decodefiltezfiltez_PP1_0;
    {intraStateSplit_decodeGMEM_dec_plt_0_R} const_decode_0_61_, intraArgMerge_decodeGMEM_dec_plt_0_1 -> intraArgMerge_decodeGMEM_dec_plt_0_0;
    {intraStateSplit_decodeGMEM_dec_plt_1_R} const_decode_1_17_, const_decode_1_25_ -> intraArgMerge_decodeGMEM_dec_plt_0_1;
    {interStateInit_decodeGMEM_h_0} loopBbSelectSplit_decodeGMEM_h_0_R, intraFinalSplit_decodeGMEM_h_1_L -> interEnablerMerge_decodeGMEM_h_0;
    {loopCondInit_decodeGMEM_accumc_0} const_decodeGMEM_accumc__1_0_, decode_I154_ -> loopCondMerge_decodeGMEM_accumc_0;
    {decode_init3} decode_I129_, sig_decode_I143__decode_I154__R -> Merge_decode_I134_;
    {loopCondInit_decodeGMEM_accumc_1} const_decodeGMEM_accumc__1_1_, decode_I190_ -> loopCondMerge_decodeGMEM_accumc_1;
    {intraEnablerMerge_decodeGMEM_accumd_0} intraStateInv_decodeGMEM_accumd_0, intraStateSplit_decodeGMEM_accumd_0_R -> intraStateMerge_decodeGMEM_accumd_0;
    {intraEnablerMerge_decodescalel_0} intraStateInv_decodescalel_0, intraStateSplit_decodescalel_0_R -> intraStateMerge_decodescalel_0;
    {intraStateInit_decodeGMEM_dec_rh2_0} intraEnabler_decodeGMEM_dec_rh2_0, intraEnabler_decodeGMEM_dec_rh2_1 -> intraEnablerMerge_decodeGMEM_dec_rh2_0;
    {intraStateInit_decodeGMEM_dec_del_bph_0} decode_I69_filtez_PP0_faked_0_USE, decode_I99_upzero_PP2_faked_0_USE -> intraEnablerMerge_decodeGMEM_dec_del_bph_0;
    {intraStateInit_decodeuppol1_0} intraEnabler_decodeuppol1_0, intraEnabler_decodeuppol1_1 -> intraEnablerMerge_decodeuppol1_0;
    {intraEnablerMerge_decodeGMEM_dec_detl_0} intraStateInv_decodeGMEM_dec_detl_0, intraStateSplit_decodeGMEM_dec_detl_0_R -> intraStateMerge_decodeGMEM_dec_detl_0;
    {intraStateSplit_decodeGMEM_dec_plt1_1_R} const_decode_1_24_, const_decode_0_100_ -> intraArgMerge_decodeGMEM_dec_plt1_0_1;
    {intraStateSplit_decodeGMEM_dec_rlt1_0_R} const_decode_0_12_, intraArgMerge_decodeGMEM_dec_rlt1_1_1 -> intraArgMerge_decodeGMEM_dec_rlt1_1_0;
    {intraStateSplit_decodeGMEM_dec_rlt1_1_R} const_decode_0_88_, const_decode_0_91_ -> intraArgMerge_decodeGMEM_dec_rlt1_1_1;
    {intraStateSplit_decodeGMEM_dec_plt1_0_R} const_decode_1_18_, intraArgMerge_decodeGMEM_dec_plt1_0_1 -> intraArgMerge_decodeGMEM_dec_plt1_0_0;
    {intraStateInit_decodeGMEM_dec_del_dhx_0} decode_I69_filtez_PP1_faked_0_USE, decode_I99_upzero_PP1_faked_0_USE -> intraEnablerMerge_decodeGMEM_dec_del_dhx_0;
    {intraStateInit_decodeGMEM_dec_ph_0} intraEnabler_decodeGMEM_dec_ph_0, intraFinalSplit_decodeGMEM_dec_ph_0_L -> intraEnablerMerge_decodeGMEM_dec_ph_0;
    {intraStateInit_decodeGMEM_dec_ph_1} intraEnabler_decodeGMEM_dec_ph_1, intraEnabler_decodeGMEM_dec_ph_2 -> intraEnablerMerge_decodeGMEM_dec_ph_1;
    {intraStateInit_decodeGMEM_dec_szl_1} intraEnabler_decodeGMEM_dec_szl_1, intraEnabler_decodeGMEM_dec_szl_2 -> intraEnablerMerge_decodeGMEM_dec_szl_1;
    {intraStateInit_decodeGMEM_dec_szl_0} intraEnabler_decodeGMEM_dec_szl_0, intraFinalSplit_decodeGMEM_dec_szl_0_L -> intraEnablerMerge_decodeGMEM_dec_szl_0;
    {intraStateInit_decodeGMEM_h_0} intraEnabler_decodeGMEM_h_0, intraEnabler_decodeGMEM_h_1 -> intraEnablerMerge_decodeGMEM_h_0;
    {intraStateInit_decodeGMEM_h_1} intraEnabler_decodeGMEM_h_2, intraEnabler_decodeGMEM_h_3 -> intraEnablerMerge_decodeGMEM_h_1;
    {interStateSplit_decodeGMEM_xd_0_R} const_decode_0_188_, const_decode_1_65_ -> interArgMerge_decodeGMEM_xd_0_0;
    {intraStateSplit_decodefiltep_0_R} decode_I7_, decode_I72_ -> intraArgMerge_decodefiltep_1_0;
    {intraStateSplit_decodeGMEM_dec_nbh_0_R} const_decode_1_34_, const_decode_0_137_ -> intraArgMerge_decodeGMEM_dec_nbh_0_0;
    {intraEnablerMerge_decodeGMEM_dec_plt1_0} intraStateInv_decodeGMEM_dec_plt1_0, intraStateSplit_decodeGMEM_dec_plt1_0_R -> intraStateMerge_decodeGMEM_dec_plt1_0;
    {decode_init4} decode_I127_, sig_decode_I151__decode_I154__R -> Merge_decode_I135_;
    {intraEnablerMerge_decodeGMEM_dec_plt1_1} intraStateInv_decodeGMEM_dec_plt1_1, intraStateSplit_decodeGMEM_dec_plt1_1_R -> intraStateMerge_decodeGMEM_dec_plt1_1;
    {intraStateSplit_decodeGMEM_dec_nbl_0_R} const_decode_1_12_, const_decode_0_52_ -> intraArgMerge_decodeGMEM_dec_nbl_0_0;
    {FAC_Split_decode_I47_upzeroupzero_PP2_R} decode_I47_upzero_PP2_faked_, decode_I99_upzero_PP2_faked_ -> intraArgMerge_decodeupzeroupzero_PP2_0;
    {interStateSplit_decodeGMEM_h_0_R} intraArgMerge_decodeGMEM_h_0_0, intraArgMerge_decodeGMEM_h_0_1 -> interArgMerge_decodeGMEM_h_0_0;
    {intraStateSplit_decodeGMEM_accumd_0_R} Merge_decode_I177_, Merge_decode_I178_ -> intraArgMerge_decodeGMEM_accumd_1_0;
    {intraStateInit_decodeGMEM_rl_0} intraEnabler_decodeGMEM_rl_0, intraEnabler_decodeGMEM_rl_1 -> intraEnablerMerge_decodeGMEM_rl_0;
    {intraEnablerMerge_decodeGMEM_dec_rh2_0} intraStateInv_decodeGMEM_dec_rh2_0, intraStateSplit_decodeGMEM_dec_rh2_0_R -> intraStateMerge_decodeGMEM_dec_rh2_0;
    {intraEnablerMerge_decodeGMEM_dec_del_bph_0} intraStateInv_decodeGMEM_dec_del_bph_0, intraStateSplit_decodeGMEM_dec_del_bph_0_R -> intraStateMerge_decodeGMEM_dec_del_bph_0;
    {intraStateSplit_decodeGMEM_dec_deth_0_R} const_decode_0_126_, const_decode_0_138_ -> intraArgMerge_decodeGMEM_dec_deth_1_0;
    {intraEnablerMerge_decodeuppol1_0} intraStateInv_decodeuppol1_0, intraStateSplit_decodeuppol1_0_R -> intraStateMerge_decodeuppol1_0;
    {intraStateSplit_decodeGMEM_dec_detl_0_R} const_decode_0_32_, const_decode_0_53_ -> intraArgMerge_decodeGMEM_dec_detl_1_0;
    {intraStateSplit_decodeGMEM_dec_ph1_0_R} const_decode_0_152_, intraArgMerge_decodeGMEM_dec_ph1_2_1 -> intraArgMerge_decodeGMEM_dec_ph1_2_0;
    {intraStateInit_decodeGMEM_ilr_0} intraEnabler_decodeGMEM_ilr_0, intraEnabler_decodeGMEM_ilr_1 -> intraEnablerMerge_decodeGMEM_ilr_0;
    {intraStateSplit_decodeGMEM_dec_ph1_1_R} const_decode_0_176_, decode_I119_ -> intraArgMerge_decodeGMEM_dec_ph1_2_1;
    {intraStateSplit_decodeGMEM_dec_rh2_0_R} const_decode_0_111_, decode_I114_ -> intraArgMerge_decodeGMEM_dec_rh2_2_0;
    {intraStateInit_decodeGMEM_dec_sl_0} intraEnabler_decodeGMEM_dec_sl_0, intraEnabler_decodeGMEM_dec_sl_1 -> intraEnablerMerge_decodeGMEM_dec_sl_0;
    {intraEnablerMerge_decodeGMEM_dec_del_dhx_0} intraStateInv_decodeGMEM_dec_del_dhx_0, intraStateSplit_decodeGMEM_dec_del_dhx_0_R -> intraStateMerge_decodeGMEM_dec_del_dhx_0;
    {intraStateSplit_decodeGMEM_dec_plt_0_R} const_decode_0_60_, intraArgMerge_decodeGMEM_dec_plt_1_1 -> intraArgMerge_decodeGMEM_dec_plt_1_0;
    {intraStateSplit_decodeGMEM_dec_plt_1_R} const_decode_0_67_, const_decode_0_98_ -> intraArgMerge_decodeGMEM_dec_plt_1_1;
    {intraStateInit_decodeGMEM_dec_rlt1_0} intraEnabler_decodeGMEM_dec_rlt1_0, intraFinalSplit_decodeGMEM_dec_rlt1_0_L -> intraEnablerMerge_decodeGMEM_dec_rlt1_0;
    {intraStateInit_decodeGMEM_dec_rlt1_1} intraEnabler_decodeGMEM_dec_rlt1_1, intraEnabler_decodeGMEM_dec_rlt1_2 -> intraEnablerMerge_decodeGMEM_dec_rlt1_1;
    {intraEnablerMerge_decodeGMEM_dec_szl_1} intraStateInv_decodeGMEM_dec_szl_1, intraStateSplit_decodeGMEM_dec_szl_1_R -> intraStateMerge_decodeGMEM_dec_szl_1;
    {intraEnablerMerge_decodeGMEM_h_0} intraStateInv_decodeGMEM_h_0, intraStateSplit_decodeGMEM_h_0_R -> intraStateMerge_decodeGMEM_h_0;
    {intraStateSplit_decodeuppol1_0_R} decode_I55_, decode_I107_ -> intraArgMerge_decodeuppol1_0_0;
    {loopCondInit_decodeGMEM_accumd_0} const_decodeGMEM_accumd__1_0_, decode_I154_ -> loopCondMerge_decodeGMEM_accumd_0;
    {loopCondInit_decodeGMEM_accumd_1} const_decodeGMEM_accumd__1_1_, decode_I190_ -> loopCondMerge_decodeGMEM_accumd_1;
    {decode_init5} const_decode_0_0_, sig_decode_I153__decode_I154__R -> Merge_decode_I136_;
    {intraEnablerMerge_decodeGMEM_h_1} intraStateInv_decodeGMEM_h_1, intraStateSplit_decodeGMEM_h_1_R -> intraStateMerge_decodeGMEM_h_1;
    {intraStateSplit_decodeGMEM_ilb_table_0_R} decode_I41_GMEM_ilb_table_faked_0, decode_I94_GMEM_ilb_table_faked_0 -> intraArgMerge_decodeGMEM_ilb_table_0_0;
    {FAC_Init_decode_I47_upzeroupzero_PP1} FAC__Buff_decode_I47_upzeroupzero_PP1, FAC_Split_decode_I47_upzeroupzero_PP1_R -> Merge_FAC_decode_I47_upzeroupzero_PP1;
    {intraStateSplit_decodeGMEM_dec_ph2_0_R} const_decode_1_40_, const_decode_0_179_ -> intraArgMerge_decodeGMEM_dec_ph2_0_0;
    {intraEnablerMerge_decodeGMEM_dec_szl_0} intraStateInv_decodeGMEM_dec_szl_0, intraStateSplit_decodeGMEM_dec_szl_0_R -> intraStateMerge_decodeGMEM_dec_szl_0;
    {intraStateInit_decodeuppol2_0} intraEnabler_decodeuppol2_0, intraEnabler_decodeuppol2_1 -> intraEnablerMerge_decodeuppol2_0;
    {intraStateSplit_decodeGMEM_dec_plt1_0_R} const_decode_0_70_, intraArgMerge_decodeGMEM_dec_plt1_1_1 -> intraArgMerge_decodeGMEM_dec_plt1_1_0;
    {intraStateSplit_decodeGMEM_dec_rlt2_0_R} const_decode_1_4_, const_decode_0_90_ -> intraArgMerge_decodeGMEM_dec_rlt2_0_0;
    {intraStateSplit_decodeGMEM_dec_rlt1_0_R} const_decode_0_11_, intraArgMerge_decodeGMEM_dec_rlt1_2_1 -> intraArgMerge_decodeGMEM_dec_rlt1_2_0;
    {intraStateSplit_decodeGMEM_dec_rlt1_1_R} const_decode_0_87_, decode_I60_ -> intraArgMerge_decodeGMEM_dec_rlt1_2_1;
    {intraStateSplit_decodeGMEM_dec_plt1_1_R} const_decode_0_94_, const_decode_0_99_ -> intraArgMerge_decodeGMEM_dec_plt1_1_1;
    {interStateSplit_decodeGMEM_xs_0_R} decode_I124_, const_decode_0_215_ -> interArgMerge_decodeGMEM_xs_2_0;
    {FAC_Init_decode_I47_upzeroupzero_PP2} FAC__Buff_decode_I47_upzeroupzero_PP2, FAC_Split_decode_I47_upzeroupzero_PP2_R -> Merge_FAC_decode_I47_upzeroupzero_PP2;
    {intraEnablerMerge_decodeGMEM_dec_sh_0} intraStateInv_decodeGMEM_dec_sh_0, intraStateSplit_decodeGMEM_dec_sh_0_R -> intraStateMerge_decodeGMEM_dec_sh_0;
    {intraEnablerMerge_decodeGMEM_ilr_0} intraStateInv_decodeGMEM_ilr_0, intraStateSplit_decodeGMEM_ilr_0_R -> intraStateMerge_decodeGMEM_ilr_0;
    {interStateSplit_decodeGMEM_xd_0_R} const_decode_0_187_, const_decode_0_213_ -> interArgMerge_decodeGMEM_xd_1_0;
    {intraStateSplit_decodefiltep_0_R} decode_I8_, decode_I73_ -> intraArgMerge_decodefiltep_2_0;
    {intraStateSplit_decodeGMEM_dec_nbh_0_R} const_decode_0_135_, const_decode_0_136_ -> intraArgMerge_decodeGMEM_dec_nbh_1_0;
    {intraStateSplit_decodeGMEM_dec_ah1_0_R} const_decode_1_27_, intraArgMerge_decodeGMEM_dec_ah1_0_1 -> intraArgMerge_decodeGMEM_dec_ah1_0_0;
    {intraStateSplit_decodeGMEM_dec_ah1_1_R} const_decode_1_36_, intraArgMerge_decodeGMEM_dec_ah1_0_2 -> intraArgMerge_decodeGMEM_dec_ah1_0_1;
    {intraStateSplit_decodeGMEM_dec_ah1_2_R} const_decode_1_41_, const_decode_0_162_ -> intraArgMerge_decodeGMEM_dec_ah1_0_2;
    {intraStateSplit_decodeGMEM_dec_nbl_0_R} const_decode_0_50_, const_decode_0_51_ -> intraArgMerge_decodeGMEM_dec_nbl_1_0;
    {intraEnablerMerge_decodeGMEM_dec_plt2_0} intraStateInv_decodeGMEM_dec_plt2_0, intraStateSplit_decodeGMEM_dec_plt2_0_R -> intraStateMerge_decodeGMEM_dec_plt2_0;
    {interStateSplit_decodeGMEM_h_0_R} intraArgMerge_decodeGMEM_h_1_0, intraArgMerge_decodeGMEM_h_1_1 -> interArgMerge_decodeGMEM_h_1_0;
    {intraStateSplit_decodeGMEM_accumd_0_R} const_decode_0_210_, decode_I183_ -> intraArgMerge_decodeGMEM_accumd_2_0;
    {intraStateSplit_decodeGMEM_dec_deth_0_R} const_decode_0_125_, decode_I94_ -> intraArgMerge_decodeGMEM_dec_deth_2_0;
    {intraEnablerMerge_decodeGMEM_dec_del_dltx_0} intraStateInv_decodeGMEM_dec_del_dltx_0, intraStateSplit_decodeGMEM_dec_del_dltx_0_R -> intraStateMerge_decodeGMEM_dec_del_dltx_0;
    {intraEnablerMerge_decodeuppol2_0} intraStateInv_decodeuppol2_0, intraStateSplit_decodeuppol2_0_R -> intraStateMerge_decodeuppol2_0;
    {intraStateSplit_decodeGMEM_dec_detl_0_R} const_decode_0_31_, decode_I41_ -> intraArgMerge_decodeGMEM_dec_detl_2_0;
    {intraStateInit_decodeGMEM_dec_nbl_0} intraEnabler_decodeGMEM_dec_nbl_0, intraEnabler_decodeGMEM_dec_nbl_1 -> intraEnablerMerge_decodeGMEM_dec_nbl_0;
    {intraStateSplit_decodeGMEM_dec_ph2_0_R} const_decode_0_156_, const_decode_0_178_ -> intraArgMerge_decodeGMEM_dec_ph2_1_0;
    {intraStateSplit_decodeGMEM_dec_plt_0_R} decode_I45_, intraArgMerge_decodeGMEM_dec_plt_2_1 -> intraArgMerge_decodeGMEM_dec_plt_2_0;
    {intraStateSplit_decodeGMEM_dec_plt_1_R} const_decode_0_66_, const_decode_0_97_ -> intraArgMerge_decodeGMEM_dec_plt_2_1;
    {intraStateInit_decodeGMEM_dec_rlt2_0} intraEnabler_decodeGMEM_dec_rlt2_0, intraEnabler_decodeGMEM_dec_rlt2_1 -> intraEnablerMerge_decodeGMEM_dec_rlt2_0;
    {intraStateSplit_decodeupzero_0_R} decode_I43_, decode_I89_ -> intraArgMerge_decodeupzero_0_0;
    {loopInit_decodeGMEM_h_0} loopCondMerge_decodeGMEM_h_0, loopCondSelectSplit_decodeGMEM_h_0_R -> loopCondSelectMerge_decodeGMEM_h_0;
    {intraStateSplit_decodeuppol1_0_R} decode_I53_, decode_I105_ -> intraArgMerge_decodeuppol1_1_0;
    {intraStateSplit_decodeGMEM_ilb_table_0_R} decode_I41_GMEM_ilb_table_faked_1, decode_I94_GMEM_ilb_table_faked_1 -> intraArgMerge_decodeGMEM_ilb_table_1_0;
    {intraStateSplit_decodeGMEM_dec_sh_0_R} const_decode_0_123_, const_decode_1_42_ -> intraArgMerge_decodeGMEM_dec_sh_0_0;
    {intraStateSplit_decodeGMEM_dec_sl_0_R} const_decode_0_29_, const_decode_1_21_ -> intraArgMerge_decodeGMEM_dec_sl_0_0;
    {intraStateSplit_decodeGMEM_dec_plt2_0_R} const_decode_1_19_, const_decode_0_96_ -> intraArgMerge_decodeGMEM_dec_plt2_0_0;
    {intraStateInit_decodeGMEM_ilb_table_0} decode_I41_GMEM_ilb_table_faked_0_USE, decode_I94_GMEM_ilb_table_faked_0_USE -> intraEnablerMerge_decodeGMEM_ilb_table_0;
    {intraStateSplit_decodeGMEM_dec_plt1_0_R} const_decode_0_69_, intraArgMerge_decodeGMEM_dec_plt1_2_1 -> intraArgMerge_decodeGMEM_dec_plt1_2_0;
    {intraStateSplit_decodeGMEM_dec_rlt2_0_R} const_decode_0_18_, const_decode_0_89_ -> intraArgMerge_decodeGMEM_dec_rlt2_1_0;
    {FAC_Split_decode_I47_upzeroupzero_PP2_R} decodeupzeroupzero_PP2_in_1 -> intraOutSplit_decodeupzeroupzero_PP2_1_0_L, intraOutSplit_decodeupzeroupzero_PP2_1_0_R;
    {intraStateSplit_decodeGMEM_h_0_R} interOutSplit_decodeGMEM_h_0_L -> intraOutSplit_decodeGMEM_h_0_L, intraOutSplit_decodeGMEM_h_0_R;
    {intraStateSplit_decodeGMEM_h_1_R} interOutSplit_decodeGMEM_h_0_R -> intraOutSplit_decodeGMEM_h_1_L, intraOutSplit_decodeGMEM_h_1_R;
    {intraAnd_decodeGMEM_dec_del_bpl_0} intraEnablerMerge_decodeGMEM_dec_del_bpl_0 -> intraFinalSplit_decodeGMEM_dec_del_bpl_0_L, intraFinalSplit_decodeGMEM_dec_del_bpl_0_R;
    {intraStateSplit_decodeGMEM_dec_rlt2_0_R} decodeGMEM_dec_rlt2_out -> intraOutSplit_decodeGMEM_dec_rlt2_0_L, intraOutSplit_decodeGMEM_dec_rlt2_0_R;
    {decode_I154_} decode_I144__adder -> sig_decode_I144__decode_I154__L, sig_decode_I144__decode_I154__R;
    {intraAnd_decodeupzero_0} intraEnablerMerge_decodeupzero_0 -> intraFinalSplit_decodeupzero_0_L, intraFinalSplit_decodeupzero_0_R;
    {interStateSplit_decodeGMEM_accumd_1_R} interOutSplit_decodeGMEM_accumd_0_R -> interOutSplit_decodeGMEM_accumd_1_L, interOutSplit_decodeGMEM_accumd_1_R;
    {intraEnablerMerge_decodeGMEM_dec_al2_1} intraStateInit_decodeGMEM_dec_al2_1 -> intraStateSplit_decodeGMEM_dec_al2_1_L, intraStateSplit_decodeGMEM_dec_al2_1_R;
    {interStateSplit_decodeGMEM_accumd_2_R} interOutSplit_decodeGMEM_accumd_1_R -> interOutSplit_decodeGMEM_accumd_2_L, interOutSplit_decodeGMEM_accumd_2_R;
    {interStateSplit_decodeGMEM_accumd_0_R} decodeGMEM_accumd_out -> interOutSplit_decodeGMEM_accumd_0_L, interOutSplit_decodeGMEM_accumd_0_R;
    {intraAnd_decodeGMEM_dec_sh_0} intraEnablerMerge_decodeGMEM_dec_sh_0 -> intraFinalSplit_decodeGMEM_dec_sh_0_L, intraFinalSplit_decodeGMEM_dec_sh_0_R;
    {intraEnablerMerge_decodeGMEM_dec_rlt2_0} intraStateInit_decodeGMEM_dec_rlt2_0 -> intraStateSplit_decodeGMEM_dec_rlt2_0_L, intraStateSplit_decodeGMEM_dec_rlt2_0_R;
    {FAC_Split_decode_I4_filtezfiltez_PP1_R} decodefiltezfiltez_PP1_in_1 -> intraOutSplit_decodefiltezfiltez_PP1_1_0_L, intraOutSplit_decodefiltezfiltez_PP1_1_0_R;
    {intraEnablerMerge_decodeGMEM_dec_al2_0} intraStateInit_decodeGMEM_dec_al2_0 -> intraStateSplit_decodeGMEM_dec_al2_0_L, intraStateSplit_decodeGMEM_dec_al2_0_R;
    {intraEnablerMerge_decodeGMEM_dec_ph2_0} intraStateInit_decodeGMEM_dec_ph2_0 -> intraStateSplit_decodeGMEM_dec_ph2_0_L, intraStateSplit_decodeGMEM_dec_ph2_0_R;
    {intraEnablerMerge_decodeGMEM_dec_dh_0} intraStateInit_decodeGMEM_dec_dh_0 -> intraStateSplit_decodeGMEM_dec_dh_0_L, intraStateSplit_decodeGMEM_dec_dh_0_R;
    {interStateSplit_decodeGMEM_xd_0_R} decodeGMEM_xd_out -> interOutSplit_decodeGMEM_xd_0_L, interOutSplit_decodeGMEM_xd_0_R;
    {decodescalelGMEM_ilb_table_USE} Merge_FAC_decode_I41_scalelGMEM_ilb_table -> FAC_Split_decode_I41_scalelGMEM_ilb_table_L, FAC_Split_decode_I41_scalelGMEM_ilb_table_R;
    {intraAnd_decodeGMEM_ih_0} intraEnablerMerge_decodeGMEM_ih_0 -> intraFinalSplit_decodeGMEM_ih_0_L, intraFinalSplit_decodeGMEM_ih_0_R;
    {intraEnablerMerge_decodeuppol1_0} intraStateInit_decodeuppol1_0 -> intraStateSplit_decodeuppol1_0_L, intraStateSplit_decodeuppol1_0_R;
    {intraEnablerMerge_decodeGMEM_dec_del_bpl_0} intraStateInit_decodeGMEM_dec_del_bpl_0 -> intraStateSplit_decodeGMEM_dec_del_bpl_0_L, intraStateSplit_decodeGMEM_dec_del_bpl_0_R;
    {intraEnablerMerge_decodeGMEM_dec_szh_0} intraStateInit_decodeGMEM_dec_szh_0 -> intraStateSplit_decodeGMEM_dec_szh_0_L, intraStateSplit_decodeGMEM_dec_szh_0_R;
    {intraEnablerMerge_decodeGMEM_dec_szh_1} intraStateInit_decodeGMEM_dec_szh_1 -> intraStateSplit_decodeGMEM_dec_szh_1_L, intraStateSplit_decodeGMEM_dec_szh_1_R;
    {decode_I154_} decode_I153_ -> sig_decode_I153__decode_I154__L, sig_decode_I153__decode_I154__R;
    {intraEnablerMerge_decodeGMEM_h_0} intraStateInit_decodeGMEM_h_0 -> intraStateSplit_decodeGMEM_h_0_L, intraStateSplit_decodeGMEM_h_0_R;
    {intraEnablerMerge_decodeGMEM_h_1} intraStateInit_decodeGMEM_h_1 -> intraStateSplit_decodeGMEM_h_1_L, intraStateSplit_decodeGMEM_h_1_R;
    {interAnd_decodeGMEM_xd_0} interEnablerMerge_decodeGMEM_xd_0 -> interFinalSplit_decodeGMEM_xd_0_L, interFinalSplit_decodeGMEM_xd_0_R;
    {intraStateSplit_decodeGMEM_dec_rh2_0_R} decodeGMEM_dec_rh2_out -> intraOutSplit_decodeGMEM_dec_rh2_0_L, intraOutSplit_decodeGMEM_dec_rh2_0_R;
    {interEnablerMerge_decodeGMEM_xs_0} interStateInit_decodeGMEM_xs_0 -> interStateSplit_decodeGMEM_xs_0_L, interStateSplit_decodeGMEM_xs_0_R;
    {intraAnd_decodeGMEM_ilr_0} intraEnablerMerge_decodeGMEM_ilr_0 -> intraFinalSplit_decodeGMEM_ilr_0_L, intraFinalSplit_decodeGMEM_ilr_0_R;
    {intraAnd_decodefiltez_0} intraEnablerMerge_decodefiltez_0 -> intraFinalSplit_decodefiltez_0_L, intraFinalSplit_decodefiltez_0_R;
    {intraStateSplit_decodeuppol2_0_R} decodeuppol2_out -> intraOutSplit_decodeuppol2_0_L, intraOutSplit_decodeuppol2_0_R;
    {FAC_Split_decode_I41_scalelGMEM_ilb_table_R} decodescalelGMEM_ilb_table_in_0 -> intraOutSplit_decodescalelGMEM_ilb_table_0_0_L, intraOutSplit_decodescalelGMEM_ilb_table_0_0_R;
    {intraStateSplit_decodeGMEM_dec_szl_0_R} decodeGMEM_dec_szl_out -> intraOutSplit_decodeGMEM_dec_szl_0_L, intraOutSplit_decodeGMEM_dec_szl_0_R;
    {intraStateSplit_decodeGMEM_dec_szl_1_R} intraOutSplit_decodeGMEM_dec_szl_0_R -> intraOutSplit_decodeGMEM_dec_szl_1_L, intraOutSplit_decodeGMEM_dec_szl_1_R;
    {FAC_Split_decode_I47_upzeroupzero_PP2_R} decodeupzeroupzero_PP2_in_2 -> intraOutSplit_decodeupzeroupzero_PP2_2_0_L, intraOutSplit_decodeupzeroupzero_PP2_2_0_R;
    {intraAnd_decodeGMEM_dec_rh1_0} intraEnablerMerge_decodeGMEM_dec_rh1_1 -> intraFinalSplit_decodeGMEM_dec_rh1_0_L, intraFinalSplit_decodeGMEM_dec_rh1_0_R;
    {intraAnd_decodeGMEM_dec_rh1_1} intraEnablerMerge_decodeGMEM_dec_rh1_0 -> intraFinalSplit_decodeGMEM_dec_rh1_1_L, intraFinalSplit_decodeGMEM_dec_rh1_1_R;
    {intraEnablerMerge_decodeGMEM_dec_ah1_0} intraStateInit_decodeGMEM_dec_ah1_0 -> intraStateSplit_decodeGMEM_dec_ah1_0_L, intraStateSplit_decodeGMEM_dec_ah1_0_R;
    {intraEnablerMerge_decodeGMEM_dec_ah1_1} intraStateInit_decodeGMEM_dec_ah1_1 -> intraStateSplit_decodeGMEM_dec_ah1_1_L, intraStateSplit_decodeGMEM_dec_ah1_1_R;
    {decode_I154_} decode_I143_ -> sig_decode_I143__decode_I154__L, sig_decode_I143__decode_I154__R;
    {intraEnablerMerge_decodeGMEM_dec_ah1_2} intraStateInit_decodeGMEM_dec_ah1_2 -> intraStateSplit_decodeGMEM_dec_ah1_2_L, intraStateSplit_decodeGMEM_dec_ah1_2_R;
    {intraAnd_decodeGMEM_ilb_table_0} intraEnablerMerge_decodeGMEM_ilb_table_0 -> intraFinalSplit_decodeGMEM_ilb_table_0_L, intraFinalSplit_decodeGMEM_ilb_table_0_R;
    {Merge_FAC_decode_I47_upzeroupzero_PP1} decodeupzeroupzero_PP1_USE -> intraOutSplit_decodeupzeroupzero_PP1_0_0_USE_L, intraOutSplit_decodeupzeroupzero_PP1_0_0_USE_R;
    {intraStateSplit_decodeGMEM_dec_dh_0_R} decodeGMEM_dec_dh_out -> intraOutSplit_decodeGMEM_dec_dh_0_L, intraOutSplit_decodeGMEM_dec_dh_0_R;
    {intraEnablerMerge_decodeGMEM_dec_dlt_0} intraStateInit_decodeGMEM_dec_dlt_0 -> intraStateSplit_decodeGMEM_dec_dlt_0_L, intraStateSplit_decodeGMEM_dec_dlt_0_R;
    {intraEnablerMerge_decodeGMEM_dec_dlt_1} intraStateInit_decodeGMEM_dec_dlt_1 -> intraStateSplit_decodeGMEM_dec_dlt_1_L, intraStateSplit_decodeGMEM_dec_dlt_1_R;
    {intraEnablerMerge_decodeGMEM_ih_0} intraStateInit_decodeGMEM_ih_0 -> intraStateSplit_decodeGMEM_ih_0_L, intraStateSplit_decodeGMEM_ih_0_R;
    {intraStateSplit_decodeGMEM_dec_del_dltx_0_R} decodeGMEM_dec_del_dltx_out -> intraOutSplit_decodeGMEM_dec_del_dltx_0_L, intraOutSplit_decodeGMEM_dec_del_dltx_0_R;
    {FAC_Split_decode_I4_filtezfiltez_PP1_R} decodefiltezfiltez_PP1_in_2 -> intraOutSplit_decodefiltezfiltez_PP1_2_0_L, intraOutSplit_decodefiltezfiltez_PP1_2_0_R;
    {intraAnd_decodeGMEM_dec_rlt1_0} intraEnablerMerge_decodeGMEM_dec_rlt1_1 -> intraFinalSplit_decodeGMEM_dec_rlt1_0_L, intraFinalSplit_decodeGMEM_dec_rlt1_0_R;
    {intraAnd_decodeGMEM_dec_rlt1_1} intraEnablerMerge_decodeGMEM_dec_rlt1_0 -> intraFinalSplit_decodeGMEM_dec_rlt1_1_L, intraFinalSplit_decodeGMEM_dec_rlt1_1_R;
    {intraEnablerMerge_decodeGMEM_dec_plt_0} intraStateInit_decodeGMEM_dec_plt_0 -> intraStateSplit_decodeGMEM_dec_plt_0_L, intraStateSplit_decodeGMEM_dec_plt_0_R;
    {intraEnablerMerge_decodeGMEM_dec_plt_1} intraStateInit_decodeGMEM_dec_plt_1 -> intraStateSplit_decodeGMEM_dec_plt_1_L, intraStateSplit_decodeGMEM_dec_plt_1_R;
    {intraEnablerMerge_decodeuppol2_0} intraStateInit_decodeuppol2_0 -> intraStateSplit_decodeuppol2_0_L, intraStateSplit_decodeuppol2_0_R;
    {intraAnd_decodeGMEM_dec_dh_0} intraEnablerMerge_decodeGMEM_dec_dh_0 -> intraFinalSplit_decodeGMEM_dec_dh_0_L, intraFinalSplit_decodeGMEM_dec_dh_0_R;
    {interEnablerMerge_decodeGMEM_xd_0} interStateInit_decodeGMEM_xd_0 -> interStateSplit_decodeGMEM_xd_0_L, interStateSplit_decodeGMEM_xd_0_R;
    {decode_I154_} decode_I152__adder -> sig_decode_I152__decode_I154__L, sig_decode_I152__decode_I154__R;
    {loopBbSelectMerge_decodeGMEM_h_0} loopCondSelectMerge_decodeGMEM_h_0 -> loopCondSelectSplit_decodeGMEM_h_0_L, loopCondSelectSplit_decodeGMEM_h_0_R;
    {intraStateSplit_decodeGMEM_dec_detl_0_R} decodeGMEM_dec_detl_out -> intraOutSplit_decodeGMEM_dec_detl_0_L, intraOutSplit_decodeGMEM_dec_detl_0_R;
    {intraEnablerMerge_decodeGMEM_dec_detl_0} intraStateInit_decodeGMEM_dec_detl_0 -> intraStateSplit_decodeGMEM_dec_detl_0_L, intraStateSplit_decodeGMEM_dec_detl_0_R;
    {FAC_Split_decode_I41_scalelGMEM_ilb_table_R} decodescalelGMEM_ilb_table_in_1 -> intraOutSplit_decodescalelGMEM_ilb_table_1_0_L, intraOutSplit_decodescalelGMEM_ilb_table_1_0_R;
    {intraAnd_decodeGMEM_dec_rh2_0} intraEnablerMerge_decodeGMEM_dec_rh2_0 -> intraFinalSplit_decodeGMEM_dec_rh2_0_L, intraFinalSplit_decodeGMEM_dec_rh2_0_R;
    {intraEnablerMerge_decodeGMEM_dec_nbh_0} intraStateInit_decodeGMEM_dec_nbh_0 -> intraStateSplit_decodeGMEM_dec_nbh_0_L, intraStateSplit_decodeGMEM_dec_nbh_0_R;
    {intraStateSplit_decodeGMEM_dec_plt1_0_R} decodeGMEM_dec_plt1_out -> intraOutSplit_decodeGMEM_dec_plt1_0_L, intraOutSplit_decodeGMEM_dec_plt1_0_R;
    {intraStateSplit_decodeGMEM_dec_plt1_1_R} intraOutSplit_decodeGMEM_dec_plt1_0_R -> intraOutSplit_decodeGMEM_dec_plt1_1_L, intraOutSplit_decodeGMEM_dec_plt1_1_R;
    {intraEnablerMerge_decodeGMEM_dec_ah2_0} intraStateInit_decodeGMEM_dec_ah2_0 -> intraStateSplit_decodeGMEM_dec_ah2_0_L, intraStateSplit_decodeGMEM_dec_ah2_0_R;
    {intraAnd_decodeGMEM_rl_0} intraEnablerMerge_decodeGMEM_rl_0 -> intraFinalSplit_decodeGMEM_rl_0_L, intraFinalSplit_decodeGMEM_rl_0_R;
    {intraEnablerMerge_decodeGMEM_dec_ah2_1} intraStateInit_decodeGMEM_dec_ah2_1 -> intraStateSplit_decodeGMEM_dec_ah2_1_L, intraStateSplit_decodeGMEM_dec_ah2_1_R;
    {intraEnablerMerge_decodeGMEM_dec_plt1_0} intraStateInit_decodeGMEM_dec_plt1_0 -> intraStateSplit_decodeGMEM_dec_plt1_0_L, intraStateSplit_decodeGMEM_dec_plt1_0_R;
    {intraAnd_decodeGMEM_dec_szl_0} intraEnablerMerge_decodeGMEM_dec_szl_1 -> intraFinalSplit_decodeGMEM_dec_szl_0_L, intraFinalSplit_decodeGMEM_dec_szl_0_R;
    {intraAnd_decodeGMEM_dec_szl_1} intraEnablerMerge_decodeGMEM_dec_szl_0 -> intraFinalSplit_decodeGMEM_dec_szl_1_L, intraFinalSplit_decodeGMEM_dec_szl_1_R;
    {interEnablerMerge_decodeGMEM_accumc_0} interStateInit_decodeGMEM_accumc_0 -> interStateSplit_decodeGMEM_accumc_0_L, interStateSplit_decodeGMEM_accumc_0_R;
    {interEnablerMerge_decodeGMEM_accumc_1} interStateInit_decodeGMEM_accumc_1 -> interStateSplit_decodeGMEM_accumc_1_L, interStateSplit_decodeGMEM_accumc_1_R;
    {interEnablerMerge_decodeGMEM_accumc_2} interStateInit_decodeGMEM_accumc_2 -> interStateSplit_decodeGMEM_accumc_2_L, interStateSplit_decodeGMEM_accumc_2_R;
    {intraEnablerMerge_decodeGMEM_dec_plt1_1} intraStateInit_decodeGMEM_dec_plt1_1 -> intraStateSplit_decodeGMEM_dec_plt1_1_L, intraStateSplit_decodeGMEM_dec_plt1_1_R;
    {intraAnd_decodeGMEM_dec_rlt2_0} intraEnablerMerge_decodeGMEM_dec_rlt2_0 -> intraFinalSplit_decodeGMEM_dec_rlt2_0_L, intraFinalSplit_decodeGMEM_dec_rlt2_0_R;
    {intraAnd_decodescalel_0} intraEnablerMerge_decodescalel_0 -> intraFinalSplit_decodescalel_0_L, intraFinalSplit_decodescalel_0_R;
    {intraEnablerMerge_decodeGMEM_ilb_table_0} intraStateInit_decodeGMEM_ilb_table_0 -> intraStateSplit_decodeGMEM_ilb_table_0_L, intraStateSplit_decodeGMEM_ilb_table_0_R;
    {intraStateSplit_decodeGMEM_dec_nbl_0_R} decodeGMEM_dec_nbl_out -> intraOutSplit_decodeGMEM_dec_nbl_0_L, intraOutSplit_decodeGMEM_dec_nbl_0_R;
    {intraEnablerMerge_decodeGMEM_dec_ph_0} intraStateInit_decodeGMEM_dec_ph_0 -> intraStateSplit_decodeGMEM_dec_ph_0_L, intraStateSplit_decodeGMEM_dec_ph_0_R;
    {intraEnablerMerge_decodeGMEM_dec_ph_1} intraStateInit_decodeGMEM_dec_ph_1 -> intraStateSplit_decodeGMEM_dec_ph_1_L, intraStateSplit_decodeGMEM_dec_ph_1_R;
    {decode_I154_} decode_I151_ -> sig_decode_I151__decode_I154__L, sig_decode_I151__decode_I154__R;
    {loopInv_decodeGMEM_h_0} loopBbSelectMerge_decodeGMEM_h_0 -> loopBbSelectSplit_decodeGMEM_h_0_L, loopBbSelectSplit_decodeGMEM_h_0_R;
    {intraStateSplit_decodeGMEM_dec_del_bpl_0_R} decodeGMEM_dec_del_bpl_out -> intraOutSplit_decodeGMEM_dec_del_bpl_0_L, intraOutSplit_decodeGMEM_dec_del_bpl_0_R;
    {FAC_Split_decode_I41_scalelGMEM_ilb_table_R} decodescalelGMEM_ilb_table_in_2 -> intraOutSplit_decodescalelGMEM_ilb_table_2_0_L, intraOutSplit_decodescalelGMEM_ilb_table_2_0_R;
    {intraEnablerMerge_decodeGMEM_rl_0} intraStateInit_decodeGMEM_rl_0 -> intraStateSplit_decodeGMEM_rl_0_L, intraStateSplit_decodeGMEM_rl_0_R;
    {intraStateSplit_decodeGMEM_dec_plt2_0_R} decodeGMEM_dec_plt2_out -> intraOutSplit_decodeGMEM_dec_plt2_0_L, intraOutSplit_decodeGMEM_dec_plt2_0_R;
    {intraAnd_decodeuppol1_0} intraEnablerMerge_decodeuppol1_0 -> intraFinalSplit_decodeuppol1_0_L, intraFinalSplit_decodeuppol1_0_R;
    {intraEnablerMerge_decodeGMEM_dec_sl_0} intraStateInit_decodeGMEM_dec_sl_0 -> intraStateSplit_decodeGMEM_dec_sl_0_L, intraStateSplit_decodeGMEM_dec_sl_0_R;
    {loopBbSelectMerge_decodeGMEM_accumc_0} loopCondSelectMerge_decodeGMEM_accumc_0 -> loopCondSelectSplit_decodeGMEM_accumc_0_L, loopCondSelectSplit_decodeGMEM_accumc_0_R;
    {loopBbSelectMerge_decodeGMEM_accumc_1} loopCondSelectMerge_decodeGMEM_accumc_1 -> loopCondSelectSplit_decodeGMEM_accumc_1_L, loopCondSelectSplit_decodeGMEM_accumc_1_R;
    {intraEnablerMerge_decodeGMEM_dec_plt2_0} intraStateInit_decodeGMEM_dec_plt2_0 -> intraStateSplit_decodeGMEM_dec_plt2_0_L, intraStateSplit_decodeGMEM_dec_plt2_0_R;
    {interEnablerMerge_decodeGMEM_accumd_0} interStateInit_decodeGMEM_accumd_0 -> interStateSplit_decodeGMEM_accumd_0_L, interStateSplit_decodeGMEM_accumd_0_R;
    {decode_I190_} decode_I189__adder -> sig_decode_I189__decode_I190__L, sig_decode_I189__decode_I190__R;
    {interEnablerMerge_decodeGMEM_accumd_1} interStateInit_decodeGMEM_accumd_1 -> interStateSplit_decodeGMEM_accumd_1_L, interStateSplit_decodeGMEM_accumd_1_R;
    {interEnablerMerge_decodeGMEM_accumd_2} interStateInit_decodeGMEM_accumd_2 -> interStateSplit_decodeGMEM_accumd_2_L, interStateSplit_decodeGMEM_accumd_2_R;
    {decode_I154_} Merge_decode_I133_ -> sig_Merge_decode_I133__decode_I154__L, sig_Merge_decode_I133__decode_I154__R;
    {intraStateSplit_decodefiltep_0_R} decodefiltep_out -> intraOutSplit_decodefiltep_0_L, intraOutSplit_decodefiltep_0_R;
    {intraAnd_decodeGMEM_h_0} intraEnablerMerge_decodeGMEM_h_0 -> intraFinalSplit_decodeGMEM_h_0_L, intraFinalSplit_decodeGMEM_h_0_R;
    {intraAnd_decodeGMEM_h_1} intraEnablerMerge_decodeGMEM_h_1 -> intraFinalSplit_decodeGMEM_h_1_L, intraFinalSplit_decodeGMEM_h_1_R;
    {interAnd_decodeGMEM_accumc_0} interEnablerMerge_decodeGMEM_accumc_0 -> interFinalSplit_decodeGMEM_accumc_0_L, interFinalSplit_decodeGMEM_accumc_0_R;
    {interAnd_decodeGMEM_accumc_1} interEnablerMerge_decodeGMEM_accumc_1 -> interFinalSplit_decodeGMEM_accumc_1_L, interFinalSplit_decodeGMEM_accumc_1_R;
    {intraEnablerMerge_decodeGMEM_dec_del_dltx_0} intraStateInit_decodeGMEM_dec_del_dltx_0 -> intraStateSplit_decodeGMEM_dec_del_dltx_0_L, intraStateSplit_decodeGMEM_dec_del_dltx_0_R;
    {interAnd_decodeGMEM_accumc_2} interEnablerMerge_decodeGMEM_accumc_2 -> interFinalSplit_decodeGMEM_accumc_2_L, interFinalSplit_decodeGMEM_accumc_2_R;
    {intraStateSplit_decodeGMEM_dec_ph_0_R} decodeGMEM_dec_ph_out -> intraOutSplit_decodeGMEM_dec_ph_0_L, intraOutSplit_decodeGMEM_dec_ph_0_R;
    {intraStateSplit_decodeGMEM_ilr_0_R} decodeGMEM_ilr_out -> intraOutSplit_decodeGMEM_ilr_0_L, intraOutSplit_decodeGMEM_ilr_0_R;
    {decodefiltezfiltez_PP0_USE} Merge_FAC_decode_I4_filtezfiltez_PP0 -> FAC_Split_decode_I4_filtezfiltez_PP0_L, FAC_Split_decode_I4_filtezfiltez_PP0_R;
    {intraStateSplit_decodeGMEM_dec_al1_0_R} decodeGMEM_dec_al1_out -> intraOutSplit_decodeGMEM_dec_al1_0_L, intraOutSplit_decodeGMEM_dec_al1_0_R;
    {intraStateSplit_decodeGMEM_dec_al1_1_R} intraOutSplit_decodeGMEM_dec_al1_0_R -> intraOutSplit_decodeGMEM_dec_al1_1_L, intraOutSplit_decodeGMEM_dec_al1_1_R;
    {intraStateSplit_decodeGMEM_dec_al1_2_R} intraOutSplit_decodeGMEM_dec_al1_1_R -> intraOutSplit_decodeGMEM_dec_al1_2_L, intraOutSplit_decodeGMEM_dec_al1_2_R;
    {decodeupzeroupzero_PP2_USE} Merge_FAC_decode_I47_upzeroupzero_PP2 -> FAC_Split_decode_I47_upzeroupzero_PP2_L, FAC_Split_decode_I47_upzeroupzero_PP2_R;
    {intraStateSplit_decodeGMEM_dec_ph_1_R} intraOutSplit_decodeGMEM_dec_ph_0_R -> intraOutSplit_decodeGMEM_dec_ph_1_L, intraOutSplit_decodeGMEM_dec_ph_1_R;
    {intraEnablerMerge_decodeGMEM_dec_rh1_1} intraStateInit_decodeGMEM_dec_rh1_1 -> intraStateSplit_decodeGMEM_dec_rh1_1_L, intraStateSplit_decodeGMEM_dec_rh1_1_R;
    {decodefiltezfiltez_PP1_USE} Merge_FAC_decode_I4_filtezfiltez_PP1 -> FAC_Split_decode_I4_filtezfiltez_PP1_L, FAC_Split_decode_I4_filtezfiltez_PP1_R;
    {decodeupzeroupzero_PP1_USE} Merge_FAC_decode_I47_upzeroupzero_PP1 -> FAC_Split_decode_I47_upzeroupzero_PP1_L, FAC_Split_decode_I47_upzeroupzero_PP1_R;
    {intraStateSplit_decodeGMEM_dec_ph1_0_R} decodeGMEM_dec_ph1_out -> intraOutSplit_decodeGMEM_dec_ph1_0_L, intraOutSplit_decodeGMEM_dec_ph1_0_R;
    {intraAnd_decodeGMEM_dec_ph_0} intraEnablerMerge_decodeGMEM_dec_ph_1 -> intraFinalSplit_decodeGMEM_dec_ph_0_L, intraFinalSplit_decodeGMEM_dec_ph_0_R;
    {intraAnd_decodeGMEM_dec_ph_1} intraEnablerMerge_decodeGMEM_dec_ph_0 -> intraFinalSplit_decodeGMEM_dec_ph_1_L, intraFinalSplit_decodeGMEM_dec_ph_1_R;
    {intraStateSplit_decodeGMEM_dec_ph1_1_R} intraOutSplit_decodeGMEM_dec_ph1_0_R -> intraOutSplit_decodeGMEM_dec_ph1_1_L, intraOutSplit_decodeGMEM_dec_ph1_1_R;
    {intraAnd_decodeGMEM_dec_nbl_0} intraEnablerMerge_decodeGMEM_dec_nbl_0 -> intraFinalSplit_decodeGMEM_dec_nbl_0_L, intraFinalSplit_decodeGMEM_dec_nbl_0_R;
    {intraEnablerMerge_decodeGMEM_dec_rh1_0} intraStateInit_decodeGMEM_dec_rh1_0 -> intraStateSplit_decodeGMEM_dec_rh1_0_L, intraStateSplit_decodeGMEM_dec_rh1_0_R;
    {Merge_FAC_decode_I4_filtezfiltez_PP0} decodefiltezfiltez_PP0_USE -> intraOutSplit_decodefiltezfiltez_PP0_0_0_USE_L, intraOutSplit_decodefiltezfiltez_PP0_0_0_USE_R;
    {intraAnd_decodeGMEM_dec_detl_0} intraEnablerMerge_decodeGMEM_dec_detl_0 -> intraFinalSplit_decodeGMEM_dec_detl_0_L, intraFinalSplit_decodeGMEM_dec_detl_0_R;
    {intraEnablerMerge_decodefiltep_0} intraStateInit_decodefiltep_0 -> intraStateSplit_decodefiltep_0_L, intraStateSplit_decodefiltep_0_R;
    {intraStateSplit_decodeGMEM_dec_sl_0_R} decodeGMEM_dec_sl_out -> intraOutSplit_decodeGMEM_dec_sl_0_L, intraOutSplit_decodeGMEM_dec_sl_0_R;
    {intraAnd_decodeGMEM_dec_del_bph_0} intraEnablerMerge_decodeGMEM_dec_del_bph_0 -> intraFinalSplit_decodeGMEM_dec_del_bph_0_L, intraFinalSplit_decodeGMEM_dec_del_bph_0_R;
    {intraAnd_decodeuppol2_0} intraEnablerMerge_decodeuppol2_0 -> intraFinalSplit_decodeuppol2_0_L, intraFinalSplit_decodeuppol2_0_R;
    {intraStateSplit_decodeGMEM_ih_0_R} decodeGMEM_ih_out -> intraOutSplit_decodeGMEM_ih_0_L, intraOutSplit_decodeGMEM_ih_0_R;
    {loopInv_decodeGMEM_accumc_0} loopBbSelectMerge_decodeGMEM_accumc_0 -> loopBbSelectSplit_decodeGMEM_accumc_0_L, loopBbSelectSplit_decodeGMEM_accumc_0_R;
    {loopBbSelectMerge_decodeGMEM_accumd_0} loopCondSelectMerge_decodeGMEM_accumd_0 -> loopCondSelectSplit_decodeGMEM_accumd_0_L, loopCondSelectSplit_decodeGMEM_accumd_0_R;
    {intraAnd_decodeGMEM_dec_del_dhx_0} intraEnablerMerge_decodeGMEM_dec_del_dhx_0 -> intraFinalSplit_decodeGMEM_dec_del_dhx_0_L, intraFinalSplit_decodeGMEM_dec_del_dhx_0_R;
    {loopBbSelectMerge_decodeGMEM_accumd_1} loopCondSelectMerge_decodeGMEM_accumd_1 -> loopCondSelectSplit_decodeGMEM_accumd_1_L, loopCondSelectSplit_decodeGMEM_accumd_1_R;
    {loopInv_decodeGMEM_accumc_1} loopBbSelectMerge_decodeGMEM_accumc_1 -> loopBbSelectSplit_decodeGMEM_accumc_1_L, loopBbSelectSplit_decodeGMEM_accumc_1_R;
    {decode_I190_} decode_I188__adder -> sig_decode_I188__decode_I190__L, sig_decode_I188__decode_I190__R;
    {interEnablerMerge_decodeGMEM_h_0} interStateInit_decodeGMEM_h_0 -> interStateSplit_decodeGMEM_h_0_L, interStateSplit_decodeGMEM_h_0_R;
    {intraAnd_decodeGMEM_dec_sl_0} intraEnablerMerge_decodeGMEM_dec_sl_0 -> intraFinalSplit_decodeGMEM_dec_sl_0_L, intraFinalSplit_decodeGMEM_dec_sl_0_R;
    {decode_I154_} Merge_decode_I132_ -> sig_Merge_decode_I132__decode_I154__L, sig_Merge_decode_I132__decode_I154__R;
    {intraAnd_decodeGMEM_dec_plt1_0} intraEnablerMerge_decodeGMEM_dec_plt1_1 -> intraFinalSplit_decodeGMEM_dec_plt1_0_L, intraFinalSplit_decodeGMEM_dec_plt1_0_R;
    {intraAnd_decodeGMEM_dec_plt1_1} intraEnablerMerge_decodeGMEM_dec_plt1_0 -> intraFinalSplit_decodeGMEM_dec_plt1_1_L, intraFinalSplit_decodeGMEM_dec_plt1_1_R;
    {intraEnablerMerge_decodeGMEM_dec_rh2_0} intraStateInit_decodeGMEM_dec_rh2_0 -> intraStateSplit_decodeGMEM_dec_rh2_0_L, intraStateSplit_decodeGMEM_dec_rh2_0_R;
    {intraEnablerMerge_decodeGMEM_dec_del_bph_0} intraStateInit_decodeGMEM_dec_del_bph_0 -> intraStateSplit_decodeGMEM_dec_del_bph_0_L, intraStateSplit_decodeGMEM_dec_del_bph_0_R;
    {interAnd_decodeGMEM_accumd_0} interEnablerMerge_decodeGMEM_accumd_0 -> interFinalSplit_decodeGMEM_accumd_0_L, interFinalSplit_decodeGMEM_accumd_0_R;
    {interAnd_decodeGMEM_accumd_1} interEnablerMerge_decodeGMEM_accumd_1 -> interFinalSplit_decodeGMEM_accumd_1_L, interFinalSplit_decodeGMEM_accumd_1_R;
    {interAnd_decodeGMEM_accumd_2} interEnablerMerge_decodeGMEM_accumd_2 -> interFinalSplit_decodeGMEM_accumd_2_L, interFinalSplit_decodeGMEM_accumd_2_R;
    {intraStateSplit_decodeGMEM_dec_al2_0_R} decodeGMEM_dec_al2_out -> intraOutSplit_decodeGMEM_dec_al2_0_L, intraOutSplit_decodeGMEM_dec_al2_0_R;
    {intraStateSplit_decodeGMEM_dec_al2_1_R} intraOutSplit_decodeGMEM_dec_al2_0_R -> intraOutSplit_decodeGMEM_dec_al2_1_L, intraOutSplit_decodeGMEM_dec_al2_1_R;
    {intraEnablerMerge_decodeGMEM_dec_del_dhx_0} intraStateInit_decodeGMEM_dec_del_dhx_0 -> intraStateSplit_decodeGMEM_dec_del_dhx_0_L, intraStateSplit_decodeGMEM_dec_del_dhx_0_R;
    {intraEnablerMerge_decodeGMEM_dec_szl_0} intraStateInit_decodeGMEM_dec_szl_0 -> intraStateSplit_decodeGMEM_dec_szl_0_L, intraStateSplit_decodeGMEM_dec_szl_0_R;
    {intraEnablerMerge_decodeGMEM_dec_szl_1} intraStateInit_decodeGMEM_dec_szl_1 -> intraStateSplit_decodeGMEM_dec_szl_1_L, intraStateSplit_decodeGMEM_dec_szl_1_R;
    {intraEnablerMerge_decodeGMEM_accumc_0} intraStateInit_decodeGMEM_accumc_0 -> intraStateSplit_decodeGMEM_accumc_0_L, intraStateSplit_decodeGMEM_accumc_0_R;
    {intraStateSplit_decodeGMEM_dec_ph2_0_R} decodeGMEM_dec_ph2_out -> intraOutSplit_decodeGMEM_dec_ph2_0_L, intraOutSplit_decodeGMEM_dec_ph2_0_R;
    {intraAnd_decodeGMEM_dec_al1_0} intraEnablerMerge_decodeGMEM_dec_al1_1 -> intraFinalSplit_decodeGMEM_dec_al1_0_L, intraFinalSplit_decodeGMEM_dec_al1_0_R;
    {intraAnd_decodeGMEM_dec_al1_1} intraEnablerMerge_decodeGMEM_dec_al1_2 -> intraFinalSplit_decodeGMEM_dec_al1_1_L, intraFinalSplit_decodeGMEM_dec_al1_1_R;
    {intraAnd_decodeGMEM_dec_al1_2} intraEnablerMerge_decodeGMEM_dec_al1_0 -> intraFinalSplit_decodeGMEM_dec_al1_2_L, intraFinalSplit_decodeGMEM_dec_al1_2_R;
    {intraStateSplit_decodeGMEM_dec_szh_0_R} decodeGMEM_dec_szh_out -> intraOutSplit_decodeGMEM_dec_szh_0_L, intraOutSplit_decodeGMEM_dec_szh_0_R;
    {intraStateSplit_decodeGMEM_dec_szh_1_R} intraOutSplit_decodeGMEM_dec_szh_0_R -> intraOutSplit_decodeGMEM_dec_szh_1_L, intraOutSplit_decodeGMEM_dec_szh_1_R;
    {FAC_Split_decode_I47_upzeroupzero_PP1_R} decodeupzeroupzero_PP1_in_0 -> intraOutSplit_decodeupzeroupzero_PP1_0_0_L, intraOutSplit_decodeupzeroupzero_PP1_0_0_R;
    {intraAnd_decodeGMEM_dec_ph1_0} intraEnablerMerge_decodeGMEM_dec_ph1_1 -> intraFinalSplit_decodeGMEM_dec_ph1_0_L, intraFinalSplit_decodeGMEM_dec_ph1_0_R;
    {intraAnd_decodeGMEM_dec_ph1_1} intraEnablerMerge_decodeGMEM_dec_ph1_0 -> intraFinalSplit_decodeGMEM_dec_ph1_1_L, intraFinalSplit_decodeGMEM_dec_ph1_1_R;
    {intraEnablerMerge_decodeGMEM_ilr_0} intraStateInit_decodeGMEM_ilr_0 -> intraStateSplit_decodeGMEM_ilr_0_L, intraStateSplit_decodeGMEM_ilr_0_R;
    {Merge_FAC_decode_I47_upzeroupzero_PP2} decodeupzeroupzero_PP2_USE -> intraOutSplit_decodeupzeroupzero_PP2_0_0_USE_L, intraOutSplit_decodeupzeroupzero_PP2_0_0_USE_R;
    {loopInv_decodeGMEM_accumd_0} loopBbSelectMerge_decodeGMEM_accumd_0 -> loopBbSelectSplit_decodeGMEM_accumd_0_L, loopBbSelectSplit_decodeGMEM_accumd_0_R;
    {loopInv_decodeGMEM_accumd_1} loopBbSelectMerge_decodeGMEM_accumd_1 -> loopBbSelectSplit_decodeGMEM_accumd_1_L, loopBbSelectSplit_decodeGMEM_accumd_1_R;
    {decode_I190_} decode_I187_ -> sig_decode_I187__decode_I190__L, sig_decode_I187__decode_I190__R;
    {FAC_Split_decode_I4_filtezfiltez_PP0_R} decodefiltezfiltez_PP0_in_0 -> intraOutSplit_decodefiltezfiltez_PP0_0_0_L, intraOutSplit_decodefiltezfiltez_PP0_0_0_R;
    {decode_I154_} Merge_decode_I131_ -> sig_Merge_decode_I131__decode_I154__L, sig_Merge_decode_I131__decode_I154__R;
    {intraAnd_decodeGMEM_dec_plt2_0} intraEnablerMerge_decodeGMEM_dec_plt2_0 -> intraFinalSplit_decodeGMEM_dec_plt2_0_L, intraFinalSplit_decodeGMEM_dec_plt2_0_R;
    {intraStateSplit_decodeGMEM_dec_ah1_0_R} decodeGMEM_dec_ah1_out -> intraOutSplit_decodeGMEM_dec_ah1_0_L, intraOutSplit_decodeGMEM_dec_ah1_0_R;
    {intraStateSplit_decodeGMEM_dec_ah1_1_R} intraOutSplit_decodeGMEM_dec_ah1_0_R -> intraOutSplit_decodeGMEM_dec_ah1_1_L, intraOutSplit_decodeGMEM_dec_ah1_1_R;
    {intraStateSplit_decodeGMEM_dec_ah1_2_R} intraOutSplit_decodeGMEM_dec_ah1_1_R -> intraOutSplit_decodeGMEM_dec_ah1_2_L, intraOutSplit_decodeGMEM_dec_ah1_2_R;
    {intraEnablerMerge_decodeupzero_0} intraStateInit_decodeupzero_0 -> intraStateSplit_decodeupzero_0_L, intraStateSplit_decodeupzero_0_R;
    {intraStateSplit_decodefiltez_0_R} decodefiltez_out -> intraOutSplit_decodefiltez_0_L, intraOutSplit_decodefiltez_0_R;
    {intraStateSplit_decodeGMEM_accumc_0_R} interOutSplit_decodeGMEM_accumc_2_L -> intraOutSplit_decodeGMEM_accumc_0_L, intraOutSplit_decodeGMEM_accumc_0_R;
    {intraStateSplit_decodeGMEM_dec_dlt_0_R} decodeGMEM_dec_dlt_out -> intraOutSplit_decodeGMEM_dec_dlt_0_L, intraOutSplit_decodeGMEM_dec_dlt_0_R;
    {intraStateSplit_decodeGMEM_dec_dlt_1_R} intraOutSplit_decodeGMEM_dec_dlt_0_R -> intraOutSplit_decodeGMEM_dec_dlt_1_L, intraOutSplit_decodeGMEM_dec_dlt_1_R;
    {intraStateSplit_decodeGMEM_dec_deth_0_R} decodeGMEM_dec_deth_out -> intraOutSplit_decodeGMEM_dec_deth_0_L, intraOutSplit_decodeGMEM_dec_deth_0_R;
    {intraEnablerMerge_decodeGMEM_accumd_0} intraStateInit_decodeGMEM_accumd_0 -> intraStateSplit_decodeGMEM_accumd_0_L, intraStateSplit_decodeGMEM_accumd_0_R;
    {intraEnablerMerge_decodeGMEM_dec_deth_0} intraStateInit_decodeGMEM_dec_deth_0 -> intraStateSplit_decodeGMEM_dec_deth_0_L, intraStateSplit_decodeGMEM_dec_deth_0_R;
    {intraStateSplit_decodeGMEM_dec_plt_0_R} decodeGMEM_dec_plt_out -> intraOutSplit_decodeGMEM_dec_plt_0_L, intraOutSplit_decodeGMEM_dec_plt_0_R;
    {intraAnd_decodeGMEM_dec_al2_0} intraEnablerMerge_decodeGMEM_dec_al2_1 -> intraFinalSplit_decodeGMEM_dec_al2_0_L, intraFinalSplit_decodeGMEM_dec_al2_0_R;
    {intraAnd_decodeGMEM_dec_al2_1} intraEnablerMerge_decodeGMEM_dec_al2_0 -> intraFinalSplit_decodeGMEM_dec_al2_1_L, intraFinalSplit_decodeGMEM_dec_al2_1_R;
    {intraAnd_decodeGMEM_accumc_0} intraEnablerMerge_decodeGMEM_accumc_0 -> intraFinalSplit_decodeGMEM_accumc_0_L, intraFinalSplit_decodeGMEM_accumc_0_R;
    {intraStateSplit_decodeGMEM_rl_0_R} decodeGMEM_rl_out -> intraOutSplit_decodeGMEM_rl_0_L, intraOutSplit_decodeGMEM_rl_0_R;
    {intraStateSplit_decodeGMEM_ilb_table_0_R} decodeGMEM_ilb_table_out -> intraOutSplit_decodeGMEM_ilb_table_0_L, intraOutSplit_decodeGMEM_ilb_table_0_R;
    {intraStateSplit_decodeGMEM_dec_plt_1_R} intraOutSplit_decodeGMEM_dec_plt_0_R -> intraOutSplit_decodeGMEM_dec_plt_1_L, intraOutSplit_decodeGMEM_dec_plt_1_R;
    {FAC_Split_decode_I47_upzeroupzero_PP1_R} decodeupzeroupzero_PP1_in_1 -> intraOutSplit_decodeupzeroupzero_PP1_1_0_L, intraOutSplit_decodeupzeroupzero_PP1_1_0_R;
    {intraAnd_decodeGMEM_dec_ph2_0} intraEnablerMerge_decodeGMEM_dec_ph2_0 -> intraFinalSplit_decodeGMEM_dec_ph2_0_L, intraFinalSplit_decodeGMEM_dec_ph2_0_R;
    {intraEnablerMerge_decodeGMEM_dec_nbl_0} intraStateInit_decodeGMEM_dec_nbl_0 -> intraStateSplit_decodeGMEM_dec_nbl_0_L, intraStateSplit_decodeGMEM_dec_nbl_0_R;
    {intraAnd_decodeGMEM_dec_szh_0} intraEnablerMerge_decodeGMEM_dec_szh_1 -> intraFinalSplit_decodeGMEM_dec_szh_0_L, intraFinalSplit_decodeGMEM_dec_szh_0_R;
    {intraAnd_decodeGMEM_dec_szh_1} intraEnablerMerge_decodeGMEM_dec_szh_0 -> intraFinalSplit_decodeGMEM_dec_szh_1_L, intraFinalSplit_decodeGMEM_dec_szh_1_R;
    {intraEnablerMerge_decodefiltez_0} intraStateInit_decodefiltez_0 -> intraStateSplit_decodefiltez_0_L, intraStateSplit_decodefiltez_0_R;
    {FAC_Split_decode_I4_filtezfiltez_PP0_R} decodefiltezfiltez_PP0_in_1 -> intraOutSplit_decodefiltezfiltez_PP0_1_0_L, intraOutSplit_decodefiltezfiltez_PP0_1_0_R;
    {decode_I190_} decode_I186__adder -> sig_decode_I186__decode_I190__L, sig_decode_I186__decode_I190__R;
    {intraStateSplit_decodeGMEM_dec_nbh_0_R} decodeGMEM_dec_nbh_out -> intraOutSplit_decodeGMEM_dec_nbh_0_L, intraOutSplit_decodeGMEM_dec_nbh_0_R;
    {intraStateSplit_decodeGMEM_dec_ah2_0_R} decodeGMEM_dec_ah2_out -> intraOutSplit_decodeGMEM_dec_ah2_0_L, intraOutSplit_decodeGMEM_dec_ah2_0_R;
    {intraStateSplit_decodeGMEM_dec_ah2_1_R} intraOutSplit_decodeGMEM_dec_ah2_0_R -> intraOutSplit_decodeGMEM_dec_ah2_1_L, intraOutSplit_decodeGMEM_dec_ah2_1_R;
    {intraStateSplit_decodeGMEM_accumd_0_R} interOutSplit_decodeGMEM_accumd_2_L -> intraOutSplit_decodeGMEM_accumd_0_L, intraOutSplit_decodeGMEM_accumd_0_R;
    {intraAnd_decodefiltep_0} intraEnablerMerge_decodefiltep_0 -> intraFinalSplit_decodefiltep_0_L, intraFinalSplit_decodefiltep_0_R;
    {intraAnd_decodeGMEM_dec_ah1_0} intraEnablerMerge_decodeGMEM_dec_ah1_1 -> intraFinalSplit_decodeGMEM_dec_ah1_0_L, intraFinalSplit_decodeGMEM_dec_ah1_0_R;
    {intraAnd_decodeGMEM_dec_ah1_1} intraEnablerMerge_decodeGMEM_dec_ah1_2 -> intraFinalSplit_decodeGMEM_dec_ah1_1_L, intraFinalSplit_decodeGMEM_dec_ah1_1_R;
    {intraStateSplit_decodeGMEM_dec_del_bph_0_R} decodeGMEM_dec_del_bph_out -> intraOutSplit_decodeGMEM_dec_del_bph_0_L, intraOutSplit_decodeGMEM_dec_del_bph_0_R;
    {intraAnd_decodeGMEM_dec_ah1_2} intraEnablerMerge_decodeGMEM_dec_ah1_0 -> intraFinalSplit_decodeGMEM_dec_ah1_2_L, intraFinalSplit_decodeGMEM_dec_ah1_2_R;
    {interAnd_decodeGMEM_h_0} interEnablerMerge_decodeGMEM_h_0 -> interFinalSplit_decodeGMEM_h_0_L, interFinalSplit_decodeGMEM_h_0_R;
    {intraAnd_decodeGMEM_accumd_0} intraEnablerMerge_decodeGMEM_accumd_0 -> intraFinalSplit_decodeGMEM_accumd_0_L, intraFinalSplit_decodeGMEM_accumd_0_R;
    {intraAnd_decodeGMEM_dec_dlt_0} intraEnablerMerge_decodeGMEM_dec_dlt_1 -> intraFinalSplit_decodeGMEM_dec_dlt_0_L, intraFinalSplit_decodeGMEM_dec_dlt_0_R;
    {intraAnd_decodeGMEM_dec_dlt_1} intraEnablerMerge_decodeGMEM_dec_dlt_0 -> intraFinalSplit_decodeGMEM_dec_dlt_1_L, intraFinalSplit_decodeGMEM_dec_dlt_1_R;
    {intraStateSplit_decodeGMEM_dec_del_dhx_0_R} decodeGMEM_dec_del_dhx_out -> intraOutSplit_decodeGMEM_dec_del_dhx_0_L, intraOutSplit_decodeGMEM_dec_del_dhx_0_R;
    {FAC_Split_decode_I47_upzeroupzero_PP2_R} decodeupzeroupzero_PP2_in_0 -> intraOutSplit_decodeupzeroupzero_PP2_0_0_L, intraOutSplit_decodeupzeroupzero_PP2_0_0_R;
    {FAC_Split_decode_I47_upzeroupzero_PP1_R} decodeupzeroupzero_PP1_in_2 -> intraOutSplit_decodeupzeroupzero_PP1_2_0_L, intraOutSplit_decodeupzeroupzero_PP1_2_0_R;
    {intraAnd_decodeGMEM_dec_plt_0} intraEnablerMerge_decodeGMEM_dec_plt_1 -> intraFinalSplit_decodeGMEM_dec_plt_0_L, intraFinalSplit_decodeGMEM_dec_plt_0_R;
    {intraStateSplit_decodeGMEM_dec_rlt1_0_R} decodeGMEM_dec_rlt1_out -> intraOutSplit_decodeGMEM_dec_rlt1_0_L, intraOutSplit_decodeGMEM_dec_rlt1_0_R;
    {intraStateSplit_decodescalel_0_R} decodescalel_out -> intraOutSplit_decodescalel_0_L, intraOutSplit_decodescalel_0_R;
    {intraEnablerMerge_decodeGMEM_dec_sh_0} intraStateInit_decodeGMEM_dec_sh_0 -> intraStateSplit_decodeGMEM_dec_sh_0_L, intraStateSplit_decodeGMEM_dec_sh_0_R;
    {interStateSplit_decodeGMEM_accumc_0_R} decodeGMEM_accumc_out -> interOutSplit_decodeGMEM_accumc_0_L, interOutSplit_decodeGMEM_accumc_0_R;
    {interStateSplit_decodeGMEM_accumc_1_R} interOutSplit_decodeGMEM_accumc_0_R -> interOutSplit_decodeGMEM_accumc_1_L, interOutSplit_decodeGMEM_accumc_1_R;
    {decode_I154_} decode_I145__adder -> sig_decode_I145__decode_I154__L, sig_decode_I145__decode_I154__R;
    {intraEnablerMerge_decodeGMEM_dec_al1_2} intraStateInit_decodeGMEM_dec_al1_2 -> intraStateSplit_decodeGMEM_dec_al1_2_L, intraStateSplit_decodeGMEM_dec_al1_2_R;
    {interStateSplit_decodeGMEM_accumc_2_R} interOutSplit_decodeGMEM_accumc_1_R -> interOutSplit_decodeGMEM_accumc_2_L, interOutSplit_decodeGMEM_accumc_2_R;
    {decode_I190_} decode_I185__adder -> sig_decode_I185__decode_I190__L, sig_decode_I185__decode_I190__R;
    {intraEnablerMerge_decodeGMEM_dec_rlt1_0} intraStateInit_decodeGMEM_dec_rlt1_0 -> intraStateSplit_decodeGMEM_dec_rlt1_0_L, intraStateSplit_decodeGMEM_dec_rlt1_0_R;
    {intraEnablerMerge_decodeGMEM_dec_al1_0} intraStateInit_decodeGMEM_dec_al1_0 -> intraStateSplit_decodeGMEM_dec_al1_0_L, intraStateSplit_decodeGMEM_dec_al1_0_R;
    {intraEnablerMerge_decodeGMEM_dec_al1_1} intraStateInit_decodeGMEM_dec_al1_1 -> intraStateSplit_decodeGMEM_dec_al1_1_L, intraStateSplit_decodeGMEM_dec_al1_1_R;
    {FAC_Split_decode_I4_filtezfiltez_PP0_R} decodefiltezfiltez_PP0_in_2 -> intraOutSplit_decodefiltezfiltez_PP0_2_0_L, intraOutSplit_decodefiltezfiltez_PP0_2_0_R;
    {intraEnablerMerge_decodeGMEM_dec_rlt1_1} intraStateInit_decodeGMEM_dec_rlt1_1 -> intraStateSplit_decodeGMEM_dec_rlt1_1_L, intraStateSplit_decodeGMEM_dec_rlt1_1_R;
    {Merge_FAC_decode_I41_scalelGMEM_ilb_table} decodescalelGMEM_ilb_table_USE -> intraOutSplit_decodescalelGMEM_ilb_table_0_0_USE_L, intraOutSplit_decodescalelGMEM_ilb_table_0_0_USE_R;
    {intraAnd_decodeGMEM_dec_plt_1} intraEnablerMerge_decodeGMEM_dec_plt_0 -> intraFinalSplit_decodeGMEM_dec_plt_1_L, intraFinalSplit_decodeGMEM_dec_plt_1_R;
    {intraStateSplit_decodeGMEM_dec_rlt1_1_R} intraOutSplit_decodeGMEM_dec_rlt1_0_R -> intraOutSplit_decodeGMEM_dec_rlt1_1_L, intraOutSplit_decodeGMEM_dec_rlt1_1_R;
    {intraEnablerMerge_decodeGMEM_dec_ph1_1} intraStateInit_decodeGMEM_dec_ph1_1 -> intraStateSplit_decodeGMEM_dec_ph1_1_L, intraStateSplit_decodeGMEM_dec_ph1_1_R;
    {intraEnablerMerge_decodeGMEM_dec_ph1_0} intraStateInit_decodeGMEM_dec_ph1_0 -> intraStateSplit_decodeGMEM_dec_ph1_0_L, intraStateSplit_decodeGMEM_dec_ph1_0_R;
    {Merge_FAC_decode_I4_filtezfiltez_PP1} decodefiltezfiltez_PP1_USE -> intraOutSplit_decodefiltezfiltez_PP1_0_0_USE_L, intraOutSplit_decodefiltezfiltez_PP1_0_0_USE_R;
    {FAC_Split_decode_I4_filtezfiltez_PP1_R} decodefiltezfiltez_PP1_in_0 -> intraOutSplit_decodefiltezfiltez_PP1_0_0_L, intraOutSplit_decodefiltezfiltez_PP1_0_0_R;
    {interStateSplit_decodeGMEM_h_0_R} decodeGMEM_h_out -> interOutSplit_decodeGMEM_h_0_L, interOutSplit_decodeGMEM_h_0_R;
    {intraAnd_decodeGMEM_dec_del_dltx_0} intraEnablerMerge_decodeGMEM_dec_del_dltx_0 -> intraFinalSplit_decodeGMEM_dec_del_dltx_0_L, intraFinalSplit_decodeGMEM_dec_del_dltx_0_R;
    {interStateSplit_decodeGMEM_xs_0_R} decodeGMEM_xs_out -> interOutSplit_decodeGMEM_xs_0_L, interOutSplit_decodeGMEM_xs_0_R;
    {intraAnd_decodeGMEM_dec_nbh_0} intraEnablerMerge_decodeGMEM_dec_nbh_0 -> intraFinalSplit_decodeGMEM_dec_nbh_0_L, intraFinalSplit_decodeGMEM_dec_nbh_0_R;
    {intraStateSplit_decodeGMEM_dec_rh1_0_R} decodeGMEM_dec_rh1_out -> intraOutSplit_decodeGMEM_dec_rh1_0_L, intraOutSplit_decodeGMEM_dec_rh1_0_R;
    {intraStateSplit_decodeGMEM_dec_rh1_1_R} intraOutSplit_decodeGMEM_dec_rh1_0_R -> intraOutSplit_decodeGMEM_dec_rh1_1_L, intraOutSplit_decodeGMEM_dec_rh1_1_R;
    {intraAnd_decodeGMEM_dec_ah2_0} intraEnablerMerge_decodeGMEM_dec_ah2_1 -> intraFinalSplit_decodeGMEM_dec_ah2_0_L, intraFinalSplit_decodeGMEM_dec_ah2_0_R;
    {intraAnd_decodeGMEM_dec_ah2_1} intraEnablerMerge_decodeGMEM_dec_ah2_0 -> intraFinalSplit_decodeGMEM_dec_ah2_1_L, intraFinalSplit_decodeGMEM_dec_ah2_1_R;
    {intraEnablerMerge_decodescalel_0} intraStateInit_decodescalel_0 -> intraStateSplit_decodescalel_0_L, intraStateSplit_decodescalel_0_R;
    {intraStateSplit_decodeuppol1_0_R} decodeuppol1_out -> intraOutSplit_decodeuppol1_0_L, intraOutSplit_decodeuppol1_0_R;
    {interAnd_decodeGMEM_xs_0} interEnablerMerge_decodeGMEM_xs_0 -> interFinalSplit_decodeGMEM_xs_0_L, interFinalSplit_decodeGMEM_xs_0_R;
    {intraAnd_decodeGMEM_dec_deth_0} intraEnablerMerge_decodeGMEM_dec_deth_0 -> intraFinalSplit_decodeGMEM_dec_deth_0_L, intraFinalSplit_decodeGMEM_dec_deth_0_R;
    {intraStateSplit_decodeGMEM_dec_sh_0_R} decodeGMEM_dec_sh_out -> intraOutSplit_decodeGMEM_dec_sh_0_L, intraOutSplit_decodeGMEM_dec_sh_0_R
  }
}

defproc adpcm_main (chan?(int<32>) adpcm_mainGMEM_dec_del_dltx_out; chan?(int<32>) adpcm_mainGMEM_delay_bph_out; chan?(int<32>) adpcm_mainGMEM_dec_del_bpl_out; chan?(int<32>) adpcm_mainGMEM_plt1_out; chan?(int<32>) adpcm_mainGMEM_plt2_out; chan?(int<32>) adpcm_mainGMEM_rlt1_out; chan?(int<32>) adpcm_mainGMEM_rlt2_out; chan?(int<32>) adpcm_mainGMEM_dec_del_dhx_out; chan?(int<32>) adpcm_mainGMEM_delay_bpl_out; chan?(int<32>) adpcm_mainGMEM_delay_dltx_out; chan?(int<32>) adpcm_mainGMEM_accumc_out; chan?(int<32>) adpcm_mainGMEM_accumd_out; chan?(int<32>) adpcm_mainGMEM_dec_deth_out; chan?(int<32>) adpcm_mainGMEM_dec_detl_out; chan?(int<32>) adpcm_mainGMEM_nbh_out; chan?(int<32>) adpcm_mainGMEM_tqmf_out; chan?(int<32>) adpcm_mainGMEM_ah1_out; chan?(int<32>) adpcm_mainGMEM_ah2_out; chan?(int<32>) adpcm_mainGMEM_nbl_out; chan?(int<32>) adpcm_mainGMEM_al1_out; chan?(int<32>) adpcm_mainGMEM_al2_out; chan?(int<32>) adpcm_mainGMEM_dec_nbh_out; chan?(int<32>) adpcm_mainGMEM_deth_out; chan?(int<32>) adpcm_mainGMEM_dec_ah2_out; chan?(int<32>) adpcm_mainGMEM_dec_nbl_out; chan?(int<32>) adpcm_mainGMEM_dec_ah1_out; chan?(int<32>) adpcm_mainGMEM_detl_out; chan?(int<32>) adpcm_mainGMEM_ph2_out; chan?(int<32>) adpcm_mainGMEM_rh1_out; chan?(int<32>) adpcm_mainGMEM_rh2_out; chan?(int<32>) adpcm_mainGMEM_dec_plt2_out; chan?(int<32>) adpcm_mainGMEM_dec_rlt1_out; chan?(int<32>) adpcm_mainGMEM_ph1_out; chan?(int<32>) adpcm_mainGMEM_dec_rlt2_out; chan?(int<32>) adpcm_mainGMEM_dec_plt1_out; chan?(int<32>) adpcm_mainGMEM_dec_al1_out; chan?(int<32>) adpcm_mainGMEM_dec_al2_out; chan?(int<32>) adpcm_mainGMEM_dec_ph2_out; chan?(int<32>) adpcm_mainGMEM_dec_rh1_out; chan?(int<32>) adpcm_mainGMEM_dec_rh2_out; chan?(int<32>) adpcm_mainGMEM_delay_dhx_out; chan?(int<32>) adpcm_mainGMEM_dec_del_bph_out; chan?(int<32>) adpcm_mainGMEM_dec_ph1_out; chan?(int<32>) adpcm_mainGMEM_result_out; chan?(int<32>) adpcm_mainGMEM_qq2_code2_table_out; chan?(int<32>) adpcm_mainGMEM_qq4_code4_table_out; chan?(int<32>) adpcm_mainGMEM_qq6_code6_table_out; chan?(int<32>) adpcm_mainGMEM_rh_out; chan?(int<32>) adpcm_mainGMEM_rl_out; chan?(int<32>) adpcm_mainGMEM_dec_sh_out; chan?(int<32>) adpcm_mainGMEM_ilr_out; chan?(int<32>) adpcm_mainGMEM_dec_sl_out; chan?(int<32>) adpcm_mainGMEM_dec_dlt_out; chan?(int<32>) adpcm_mainGMEM_dec_dh_out; chan?(int<32>) adpcm_mainGMEM_dec_plt_out; chan?(int<32>) adpcm_mainGMEM_dec_rlt_out; chan?(int<32>) adpcm_mainGMEM_wl_code_table_out; chan?(int<32>) adpcm_mainGMEM_dec_szh_out; chan?(int<32>) adpcm_mainGMEM_xout1_out; chan?(int<32>) adpcm_mainGMEM_xout2_out; chan?(int<32>) adpcm_mainGMEM_dec_ph_out; chan?(int<32>) adpcm_mainGMEM_dec_szl_out; chan?(int<32>) adpcm_mainGMEM_wh_code_table_out; chan?(int<32>) adpcm_mainGMEM_h_out; chan?(int<32>) adpcm_mainGMEM_ilb_table_out; chan?(int<32>) adpcm_mainGMEM_dl_out; chan?(int<32>) adpcm_mainGMEM_xd_out; chan?(int<32>) adpcm_mainGMEM_xs_out; chan?(int<32>) adpcm_mainGMEM_ih_out; chan?(int<32>) adpcm_mainGMEM_il_out; chan?(int<32>) adpcm_mainGMEM_dec_sph_out; chan?(int<32>) adpcm_mainGMEM_dec_spl_out; chan?(int<32>) adpcm_mainGMEM_compressed_out; chan?(int<32>) adpcm_mainGMEM_test_data_out; chan?(int<32>) adpcm_mainGMEM_yh_out; chan?(int<32>) adpcm_mainGMEM_quant26bt_neg_out; chan?(int<32>) adpcm_mainGMEM_quant26bt_pos_out; chan?(int<32>) adpcm_mainGMEM_decis_levl_out; chan?(int<32>) adpcm_mainGMEM_sph_out; chan?(int<32>) adpcm_mainGMEM_spl_out; chan?(int<32>) adpcm_mainGMEM_sh_out; chan?(int<32>) adpcm_mainGMEM_sl_out; chan?(int<32>) adpcm_mainGMEM_dh_out; chan?(int<32>) adpcm_mainGMEM_ph_out; chan?(int<32>) adpcm_mainGMEM_xh_out; chan?(int<32>) adpcm_mainGMEM_xl_out; chan?(int<32>) adpcm_mainGMEM_dlt_out; chan?(int<32>) adpcm_mainGMEM_eh_out; chan?(int<32>) adpcm_mainGMEM_plt_out; chan?(int<32>) adpcm_mainGMEM_el_out; chan?(int<32>) adpcm_mainGMEM_rlt_out; chan?(int<32>) adpcm_mainGMEM_szh_out; chan?(int<32>) adpcm_mainGMEM_szl_out; chan!(int<1>) adpcm_main_out; chan!(int<1>) adpcm_mainGMEM_dec_del_dltx_in_0; chan!(int<64>) adpcm_mainGMEM_dec_del_dltx_in_1; chan!(int<32>) adpcm_mainGMEM_dec_del_dltx_in_2; chan!(int<1>) adpcm_mainGMEM_dec_del_dltx_USE; chan!(int<1>) adpcm_mainGMEM_delay_bph_in_0; chan!(int<64>) adpcm_mainGMEM_delay_bph_in_1; chan!(int<32>) adpcm_mainGMEM_delay_bph_in_2; chan!(int<1>) adpcm_mainGMEM_delay_bph_USE; chan!(int<1>) adpcm_mainGMEM_dec_del_bpl_in_0; chan!(int<64>) adpcm_mainGMEM_dec_del_bpl_in_1; chan!(int<32>) adpcm_mainGMEM_dec_del_bpl_in_2; chan!(int<1>) adpcm_mainGMEM_dec_del_bpl_USE; chan!(int<1>) adpcm_mainGMEM_plt1_in_0; chan!(int<64>) adpcm_mainGMEM_plt1_in_1; chan!(int<32>) adpcm_mainGMEM_plt1_in_2; chan!(int<1>) adpcm_mainGMEM_plt1_USE; chan!(int<1>) adpcm_mainGMEM_plt2_in_0; chan!(int<64>) adpcm_mainGMEM_plt2_in_1; chan!(int<32>) adpcm_mainGMEM_plt2_in_2; chan!(int<1>) adpcm_mainGMEM_plt2_USE; chan!(int<1>) adpcm_mainGMEM_rlt1_in_0; chan!(int<64>) adpcm_mainGMEM_rlt1_in_1; chan!(int<32>) adpcm_mainGMEM_rlt1_in_2; chan!(int<1>) adpcm_mainGMEM_rlt1_USE; chan!(int<1>) adpcm_mainGMEM_rlt2_in_0; chan!(int<64>) adpcm_mainGMEM_rlt2_in_1; chan!(int<32>) adpcm_mainGMEM_rlt2_in_2; chan!(int<1>) adpcm_mainGMEM_rlt2_USE; chan!(int<1>) adpcm_mainGMEM_dec_del_dhx_in_0; chan!(int<64>) adpcm_mainGMEM_dec_del_dhx_in_1; chan!(int<32>) adpcm_mainGMEM_dec_del_dhx_in_2; chan!(int<1>) adpcm_mainGMEM_dec_del_dhx_USE; chan!(int<1>) adpcm_mainGMEM_delay_bpl_in_0; chan!(int<64>) adpcm_mainGMEM_delay_bpl_in_1; chan!(int<32>) adpcm_mainGMEM_delay_bpl_in_2; chan!(int<1>) adpcm_mainGMEM_delay_bpl_USE; chan!(int<1>) adpcm_mainGMEM_delay_dltx_in_0; chan!(int<64>) adpcm_mainGMEM_delay_dltx_in_1; chan!(int<32>) adpcm_mainGMEM_delay_dltx_in_2; chan!(int<1>) adpcm_mainGMEM_delay_dltx_USE; chan!(int<1>) adpcm_mainGMEM_accumc_in_0; chan!(int<64>) adpcm_mainGMEM_accumc_in_1; chan!(int<32>) adpcm_mainGMEM_accumc_in_2; chan!(int<1>) adpcm_mainGMEM_accumc_USE; chan!(int<1>) adpcm_mainGMEM_accumd_in_0; chan!(int<64>) adpcm_mainGMEM_accumd_in_1; chan!(int<32>) adpcm_mainGMEM_accumd_in_2; chan!(int<1>) adpcm_mainGMEM_accumd_USE; chan!(int<1>) adpcm_mainGMEM_dec_deth_in_0; chan!(int<64>) adpcm_mainGMEM_dec_deth_in_1; chan!(int<32>) adpcm_mainGMEM_dec_deth_in_2; chan!(int<1>) adpcm_mainGMEM_dec_deth_USE; chan!(int<1>) adpcm_mainGMEM_dec_detl_in_0; chan!(int<64>) adpcm_mainGMEM_dec_detl_in_1; chan!(int<32>) adpcm_mainGMEM_dec_detl_in_2; chan!(int<1>) adpcm_mainGMEM_dec_detl_USE; chan!(int<1>) adpcm_mainGMEM_nbh_in_0; chan!(int<64>) adpcm_mainGMEM_nbh_in_1; chan!(int<32>) adpcm_mainGMEM_nbh_in_2; chan!(int<1>) adpcm_mainGMEM_nbh_USE; chan!(int<1>) adpcm_mainGMEM_tqmf_in_0; chan!(int<64>) adpcm_mainGMEM_tqmf_in_1; chan!(int<32>) adpcm_mainGMEM_tqmf_in_2; chan!(int<1>) adpcm_mainGMEM_tqmf_USE; chan!(int<1>) adpcm_mainGMEM_ah1_in_0; chan!(int<64>) adpcm_mainGMEM_ah1_in_1; chan!(int<32>) adpcm_mainGMEM_ah1_in_2; chan!(int<1>) adpcm_mainGMEM_ah1_USE; chan!(int<1>) adpcm_mainGMEM_ah2_in_0; chan!(int<64>) adpcm_mainGMEM_ah2_in_1; chan!(int<32>) adpcm_mainGMEM_ah2_in_2; chan!(int<1>) adpcm_mainGMEM_ah2_USE; chan!(int<1>) adpcm_mainGMEM_nbl_in_0; chan!(int<64>) adpcm_mainGMEM_nbl_in_1; chan!(int<32>) adpcm_mainGMEM_nbl_in_2; chan!(int<1>) adpcm_mainGMEM_nbl_USE; chan!(int<1>) adpcm_mainGMEM_al1_in_0; chan!(int<64>) adpcm_mainGMEM_al1_in_1; chan!(int<32>) adpcm_mainGMEM_al1_in_2; chan!(int<1>) adpcm_mainGMEM_al1_USE; chan!(int<1>) adpcm_mainGMEM_al2_in_0; chan!(int<64>) adpcm_mainGMEM_al2_in_1; chan!(int<32>) adpcm_mainGMEM_al2_in_2; chan!(int<1>) adpcm_mainGMEM_al2_USE; chan!(int<1>) adpcm_mainGMEM_dec_nbh_in_0; chan!(int<64>) adpcm_mainGMEM_dec_nbh_in_1; chan!(int<32>) adpcm_mainGMEM_dec_nbh_in_2; chan!(int<1>) adpcm_mainGMEM_dec_nbh_USE; chan!(int<1>) adpcm_mainGMEM_deth_in_0; chan!(int<64>) adpcm_mainGMEM_deth_in_1; chan!(int<32>) adpcm_mainGMEM_deth_in_2; chan!(int<1>) adpcm_mainGMEM_deth_USE; chan!(int<1>) adpcm_mainGMEM_dec_ah2_in_0; chan!(int<64>) adpcm_mainGMEM_dec_ah2_in_1; chan!(int<32>) adpcm_mainGMEM_dec_ah2_in_2; chan!(int<1>) adpcm_mainGMEM_dec_ah2_USE; chan!(int<1>) adpcm_mainGMEM_dec_nbl_in_0; chan!(int<64>) adpcm_mainGMEM_dec_nbl_in_1; chan!(int<32>) adpcm_mainGMEM_dec_nbl_in_2; chan!(int<1>) adpcm_mainGMEM_dec_nbl_USE; chan!(int<1>) adpcm_mainGMEM_dec_ah1_in_0; chan!(int<64>) adpcm_mainGMEM_dec_ah1_in_1; chan!(int<32>) adpcm_mainGMEM_dec_ah1_in_2; chan!(int<1>) adpcm_mainGMEM_dec_ah1_USE; chan!(int<1>) adpcm_mainGMEM_detl_in_0; chan!(int<64>) adpcm_mainGMEM_detl_in_1; chan!(int<32>) adpcm_mainGMEM_detl_in_2; chan!(int<1>) adpcm_mainGMEM_detl_USE; chan!(int<1>) adpcm_mainGMEM_ph2_in_0; chan!(int<64>) adpcm_mainGMEM_ph2_in_1; chan!(int<32>) adpcm_mainGMEM_ph2_in_2; chan!(int<1>) adpcm_mainGMEM_ph2_USE; chan!(int<1>) adpcm_mainGMEM_rh1_in_0; chan!(int<64>) adpcm_mainGMEM_rh1_in_1; chan!(int<32>) adpcm_mainGMEM_rh1_in_2; chan!(int<1>) adpcm_mainGMEM_rh1_USE; chan!(int<1>) adpcm_mainGMEM_rh2_in_0; chan!(int<64>) adpcm_mainGMEM_rh2_in_1; chan!(int<32>) adpcm_mainGMEM_rh2_in_2; chan!(int<1>) adpcm_mainGMEM_rh2_USE; chan!(int<1>) adpcm_mainGMEM_dec_plt2_in_0; chan!(int<64>) adpcm_mainGMEM_dec_plt2_in_1; chan!(int<32>) adpcm_mainGMEM_dec_plt2_in_2; chan!(int<1>) adpcm_mainGMEM_dec_plt2_USE; chan!(int<1>) adpcm_mainGMEM_dec_rlt1_in_0; chan!(int<64>) adpcm_mainGMEM_dec_rlt1_in_1; chan!(int<32>) adpcm_mainGMEM_dec_rlt1_in_2; chan!(int<1>) adpcm_mainGMEM_dec_rlt1_USE; chan!(int<1>) adpcm_mainGMEM_ph1_in_0; chan!(int<64>) adpcm_mainGMEM_ph1_in_1; chan!(int<32>) adpcm_mainGMEM_ph1_in_2; chan!(int<1>) adpcm_mainGMEM_ph1_USE; chan!(int<1>) adpcm_mainGMEM_dec_rlt2_in_0; chan!(int<64>) adpcm_mainGMEM_dec_rlt2_in_1; chan!(int<32>) adpcm_mainGMEM_dec_rlt2_in_2; chan!(int<1>) adpcm_mainGMEM_dec_rlt2_USE; chan!(int<1>) adpcm_mainGMEM_dec_plt1_in_0; chan!(int<64>) adpcm_mainGMEM_dec_plt1_in_1; chan!(int<32>) adpcm_mainGMEM_dec_plt1_in_2; chan!(int<1>) adpcm_mainGMEM_dec_plt1_USE; chan!(int<1>) adpcm_mainGMEM_dec_al1_in_0; chan!(int<64>) adpcm_mainGMEM_dec_al1_in_1; chan!(int<32>) adpcm_mainGMEM_dec_al1_in_2; chan!(int<1>) adpcm_mainGMEM_dec_al1_USE; chan!(int<1>) adpcm_mainGMEM_dec_al2_in_0; chan!(int<64>) adpcm_mainGMEM_dec_al2_in_1; chan!(int<32>) adpcm_mainGMEM_dec_al2_in_2; chan!(int<1>) adpcm_mainGMEM_dec_al2_USE; chan!(int<1>) adpcm_mainGMEM_dec_ph2_in_0; chan!(int<64>) adpcm_mainGMEM_dec_ph2_in_1; chan!(int<32>) adpcm_mainGMEM_dec_ph2_in_2; chan!(int<1>) adpcm_mainGMEM_dec_ph2_USE; chan!(int<1>) adpcm_mainGMEM_dec_rh1_in_0; chan!(int<64>) adpcm_mainGMEM_dec_rh1_in_1; chan!(int<32>) adpcm_mainGMEM_dec_rh1_in_2; chan!(int<1>) adpcm_mainGMEM_dec_rh1_USE; chan!(int<1>) adpcm_mainGMEM_dec_rh2_in_0; chan!(int<64>) adpcm_mainGMEM_dec_rh2_in_1; chan!(int<32>) adpcm_mainGMEM_dec_rh2_in_2; chan!(int<1>) adpcm_mainGMEM_dec_rh2_USE; chan!(int<1>) adpcm_mainGMEM_delay_dhx_in_0; chan!(int<64>) adpcm_mainGMEM_delay_dhx_in_1; chan!(int<32>) adpcm_mainGMEM_delay_dhx_in_2; chan!(int<1>) adpcm_mainGMEM_delay_dhx_USE; chan!(int<1>) adpcm_mainGMEM_dec_del_bph_in_0; chan!(int<64>) adpcm_mainGMEM_dec_del_bph_in_1; chan!(int<32>) adpcm_mainGMEM_dec_del_bph_in_2; chan!(int<1>) adpcm_mainGMEM_dec_del_bph_USE; chan!(int<1>) adpcm_mainGMEM_dec_ph1_in_0; chan!(int<64>) adpcm_mainGMEM_dec_ph1_in_1; chan!(int<32>) adpcm_mainGMEM_dec_ph1_in_2; chan!(int<1>) adpcm_mainGMEM_dec_ph1_USE; chan!(int<1>) adpcm_mainGMEM_result_in_0; chan!(int<64>) adpcm_mainGMEM_result_in_1; chan!(int<32>) adpcm_mainGMEM_result_in_2; chan!(int<1>) adpcm_mainGMEM_result_USE; chan!(int<1>) adpcm_mainGMEM_qq2_code2_table_in_0; chan!(int<64>) adpcm_mainGMEM_qq2_code2_table_in_1; chan!(int<32>) adpcm_mainGMEM_qq2_code2_table_in_2; chan!(int<1>) adpcm_mainGMEM_qq2_code2_table_USE; chan!(int<1>) adpcm_mainGMEM_qq4_code4_table_in_0; chan!(int<64>) adpcm_mainGMEM_qq4_code4_table_in_1; chan!(int<32>) adpcm_mainGMEM_qq4_code4_table_in_2; chan!(int<1>) adpcm_mainGMEM_qq4_code4_table_USE; chan!(int<1>) adpcm_mainGMEM_qq6_code6_table_in_0; chan!(int<64>) adpcm_mainGMEM_qq6_code6_table_in_1; chan!(int<32>) adpcm_mainGMEM_qq6_code6_table_in_2; chan!(int<1>) adpcm_mainGMEM_qq6_code6_table_USE; chan!(int<1>) adpcm_mainGMEM_rh_in_0; chan!(int<64>) adpcm_mainGMEM_rh_in_1; chan!(int<32>) adpcm_mainGMEM_rh_in_2; chan!(int<1>) adpcm_mainGMEM_rh_USE; chan!(int<1>) adpcm_mainGMEM_rl_in_0; chan!(int<64>) adpcm_mainGMEM_rl_in_1; chan!(int<32>) adpcm_mainGMEM_rl_in_2; chan!(int<1>) adpcm_mainGMEM_rl_USE; chan!(int<1>) adpcm_mainGMEM_dec_sh_in_0; chan!(int<64>) adpcm_mainGMEM_dec_sh_in_1; chan!(int<32>) adpcm_mainGMEM_dec_sh_in_2; chan!(int<1>) adpcm_mainGMEM_dec_sh_USE; chan!(int<1>) adpcm_mainGMEM_ilr_in_0; chan!(int<64>) adpcm_mainGMEM_ilr_in_1; chan!(int<32>) adpcm_mainGMEM_ilr_in_2; chan!(int<1>) adpcm_mainGMEM_ilr_USE; chan!(int<1>) adpcm_mainGMEM_dec_sl_in_0; chan!(int<64>) adpcm_mainGMEM_dec_sl_in_1; chan!(int<32>) adpcm_mainGMEM_dec_sl_in_2; chan!(int<1>) adpcm_mainGMEM_dec_sl_USE; chan!(int<1>) adpcm_mainGMEM_dec_dlt_in_0; chan!(int<64>) adpcm_mainGMEM_dec_dlt_in_1; chan!(int<32>) adpcm_mainGMEM_dec_dlt_in_2; chan!(int<1>) adpcm_mainGMEM_dec_dlt_USE; chan!(int<1>) adpcm_mainGMEM_dec_dh_in_0; chan!(int<64>) adpcm_mainGMEM_dec_dh_in_1; chan!(int<32>) adpcm_mainGMEM_dec_dh_in_2; chan!(int<1>) adpcm_mainGMEM_dec_dh_USE; chan!(int<1>) adpcm_mainGMEM_dec_plt_in_0; chan!(int<64>) adpcm_mainGMEM_dec_plt_in_1; chan!(int<32>) adpcm_mainGMEM_dec_plt_in_2; chan!(int<1>) adpcm_mainGMEM_dec_plt_USE; chan!(int<1>) adpcm_mainGMEM_dec_rlt_in_0; chan!(int<64>) adpcm_mainGMEM_dec_rlt_in_1; chan!(int<32>) adpcm_mainGMEM_dec_rlt_in_2; chan!(int<1>) adpcm_mainGMEM_dec_rlt_USE; chan!(int<1>) adpcm_mainGMEM_wl_code_table_in_0; chan!(int<64>) adpcm_mainGMEM_wl_code_table_in_1; chan!(int<32>) adpcm_mainGMEM_wl_code_table_in_2; chan!(int<1>) adpcm_mainGMEM_wl_code_table_USE; chan!(int<1>) adpcm_mainGMEM_dec_szh_in_0; chan!(int<64>) adpcm_mainGMEM_dec_szh_in_1; chan!(int<32>) adpcm_mainGMEM_dec_szh_in_2; chan!(int<1>) adpcm_mainGMEM_dec_szh_USE; chan!(int<1>) adpcm_mainGMEM_xout1_in_0; chan!(int<64>) adpcm_mainGMEM_xout1_in_1; chan!(int<32>) adpcm_mainGMEM_xout1_in_2; chan!(int<1>) adpcm_mainGMEM_xout1_USE; chan!(int<1>) adpcm_mainGMEM_xout2_in_0; chan!(int<64>) adpcm_mainGMEM_xout2_in_1; chan!(int<32>) adpcm_mainGMEM_xout2_in_2; chan!(int<1>) adpcm_mainGMEM_xout2_USE; chan!(int<1>) adpcm_mainGMEM_dec_ph_in_0; chan!(int<64>) adpcm_mainGMEM_dec_ph_in_1; chan!(int<32>) adpcm_mainGMEM_dec_ph_in_2; chan!(int<1>) adpcm_mainGMEM_dec_ph_USE; chan!(int<1>) adpcm_mainGMEM_dec_szl_in_0; chan!(int<64>) adpcm_mainGMEM_dec_szl_in_1; chan!(int<32>) adpcm_mainGMEM_dec_szl_in_2; chan!(int<1>) adpcm_mainGMEM_dec_szl_USE; chan!(int<1>) adpcm_mainGMEM_wh_code_table_in_0; chan!(int<64>) adpcm_mainGMEM_wh_code_table_in_1; chan!(int<32>) adpcm_mainGMEM_wh_code_table_in_2; chan!(int<1>) adpcm_mainGMEM_wh_code_table_USE; chan!(int<1>) adpcm_mainGMEM_h_in_0; chan!(int<64>) adpcm_mainGMEM_h_in_1; chan!(int<32>) adpcm_mainGMEM_h_in_2; chan!(int<1>) adpcm_mainGMEM_h_USE; chan!(int<1>) adpcm_mainGMEM_ilb_table_in_0; chan!(int<64>) adpcm_mainGMEM_ilb_table_in_1; chan!(int<32>) adpcm_mainGMEM_ilb_table_in_2; chan!(int<1>) adpcm_mainGMEM_ilb_table_USE; chan!(int<1>) adpcm_mainGMEM_dl_in_0; chan!(int<64>) adpcm_mainGMEM_dl_in_1; chan!(int<32>) adpcm_mainGMEM_dl_in_2; chan!(int<1>) adpcm_mainGMEM_dl_USE; chan!(int<1>) adpcm_mainGMEM_xd_in_0; chan!(int<64>) adpcm_mainGMEM_xd_in_1; chan!(int<32>) adpcm_mainGMEM_xd_in_2; chan!(int<1>) adpcm_mainGMEM_xd_USE; chan!(int<1>) adpcm_mainGMEM_xs_in_0; chan!(int<64>) adpcm_mainGMEM_xs_in_1; chan!(int<32>) adpcm_mainGMEM_xs_in_2; chan!(int<1>) adpcm_mainGMEM_xs_USE; chan!(int<1>) adpcm_mainGMEM_ih_in_0; chan!(int<64>) adpcm_mainGMEM_ih_in_1; chan!(int<32>) adpcm_mainGMEM_ih_in_2; chan!(int<1>) adpcm_mainGMEM_ih_USE; chan!(int<1>) adpcm_mainGMEM_il_in_0; chan!(int<64>) adpcm_mainGMEM_il_in_1; chan!(int<32>) adpcm_mainGMEM_il_in_2; chan!(int<1>) adpcm_mainGMEM_il_USE; chan!(int<1>) adpcm_mainGMEM_dec_sph_in_0; chan!(int<64>) adpcm_mainGMEM_dec_sph_in_1; chan!(int<32>) adpcm_mainGMEM_dec_sph_in_2; chan!(int<1>) adpcm_mainGMEM_dec_sph_USE; chan!(int<1>) adpcm_mainGMEM_dec_spl_in_0; chan!(int<64>) adpcm_mainGMEM_dec_spl_in_1; chan!(int<32>) adpcm_mainGMEM_dec_spl_in_2; chan!(int<1>) adpcm_mainGMEM_dec_spl_USE; chan!(int<1>) adpcm_mainGMEM_compressed_in_0; chan!(int<64>) adpcm_mainGMEM_compressed_in_1; chan!(int<32>) adpcm_mainGMEM_compressed_in_2; chan!(int<1>) adpcm_mainGMEM_compressed_USE; chan!(int<1>) adpcm_mainGMEM_test_data_in_0; chan!(int<64>) adpcm_mainGMEM_test_data_in_1; chan!(int<32>) adpcm_mainGMEM_test_data_in_2; chan!(int<1>) adpcm_mainGMEM_test_data_USE; chan!(int<1>) adpcm_mainGMEM_yh_in_0; chan!(int<64>) adpcm_mainGMEM_yh_in_1; chan!(int<32>) adpcm_mainGMEM_yh_in_2; chan!(int<1>) adpcm_mainGMEM_yh_USE; chan!(int<1>) adpcm_mainGMEM_quant26bt_neg_in_0; chan!(int<64>) adpcm_mainGMEM_quant26bt_neg_in_1; chan!(int<32>) adpcm_mainGMEM_quant26bt_neg_in_2; chan!(int<1>) adpcm_mainGMEM_quant26bt_neg_USE; chan!(int<1>) adpcm_mainGMEM_quant26bt_pos_in_0; chan!(int<64>) adpcm_mainGMEM_quant26bt_pos_in_1; chan!(int<32>) adpcm_mainGMEM_quant26bt_pos_in_2; chan!(int<1>) adpcm_mainGMEM_quant26bt_pos_USE; chan!(int<1>) adpcm_mainGMEM_decis_levl_in_0; chan!(int<64>) adpcm_mainGMEM_decis_levl_in_1; chan!(int<32>) adpcm_mainGMEM_decis_levl_in_2; chan!(int<1>) adpcm_mainGMEM_decis_levl_USE; chan!(int<1>) adpcm_mainGMEM_sph_in_0; chan!(int<64>) adpcm_mainGMEM_sph_in_1; chan!(int<32>) adpcm_mainGMEM_sph_in_2; chan!(int<1>) adpcm_mainGMEM_sph_USE; chan!(int<1>) adpcm_mainGMEM_spl_in_0; chan!(int<64>) adpcm_mainGMEM_spl_in_1; chan!(int<32>) adpcm_mainGMEM_spl_in_2; chan!(int<1>) adpcm_mainGMEM_spl_USE; chan!(int<1>) adpcm_mainGMEM_sh_in_0; chan!(int<64>) adpcm_mainGMEM_sh_in_1; chan!(int<32>) adpcm_mainGMEM_sh_in_2; chan!(int<1>) adpcm_mainGMEM_sh_USE; chan!(int<1>) adpcm_mainGMEM_sl_in_0; chan!(int<64>) adpcm_mainGMEM_sl_in_1; chan!(int<32>) adpcm_mainGMEM_sl_in_2; chan!(int<1>) adpcm_mainGMEM_sl_USE; chan!(int<1>) adpcm_mainGMEM_dh_in_0; chan!(int<64>) adpcm_mainGMEM_dh_in_1; chan!(int<32>) adpcm_mainGMEM_dh_in_2; chan!(int<1>) adpcm_mainGMEM_dh_USE; chan!(int<1>) adpcm_mainGMEM_ph_in_0; chan!(int<64>) adpcm_mainGMEM_ph_in_1; chan!(int<32>) adpcm_mainGMEM_ph_in_2; chan!(int<1>) adpcm_mainGMEM_ph_USE; chan!(int<1>) adpcm_mainGMEM_xh_in_0; chan!(int<64>) adpcm_mainGMEM_xh_in_1; chan!(int<32>) adpcm_mainGMEM_xh_in_2; chan!(int<1>) adpcm_mainGMEM_xh_USE; chan!(int<1>) adpcm_mainGMEM_xl_in_0; chan!(int<64>) adpcm_mainGMEM_xl_in_1; chan!(int<32>) adpcm_mainGMEM_xl_in_2; chan!(int<1>) adpcm_mainGMEM_xl_USE; chan!(int<1>) adpcm_mainGMEM_dlt_in_0; chan!(int<64>) adpcm_mainGMEM_dlt_in_1; chan!(int<32>) adpcm_mainGMEM_dlt_in_2; chan!(int<1>) adpcm_mainGMEM_dlt_USE; chan!(int<1>) adpcm_mainGMEM_eh_in_0; chan!(int<64>) adpcm_mainGMEM_eh_in_1; chan!(int<32>) adpcm_mainGMEM_eh_in_2; chan!(int<1>) adpcm_mainGMEM_eh_USE; chan!(int<1>) adpcm_mainGMEM_plt_in_0; chan!(int<64>) adpcm_mainGMEM_plt_in_1; chan!(int<32>) adpcm_mainGMEM_plt_in_2; chan!(int<1>) adpcm_mainGMEM_plt_USE; chan!(int<1>) adpcm_mainGMEM_el_in_0; chan!(int<64>) adpcm_mainGMEM_el_in_1; chan!(int<32>) adpcm_mainGMEM_el_in_2; chan!(int<1>) adpcm_mainGMEM_el_USE; chan!(int<1>) adpcm_mainGMEM_rlt_in_0; chan!(int<64>) adpcm_mainGMEM_rlt_in_1; chan!(int<32>) adpcm_mainGMEM_rlt_in_2; chan!(int<1>) adpcm_mainGMEM_rlt_USE; chan!(int<1>) adpcm_mainGMEM_szh_in_0; chan!(int<64>) adpcm_mainGMEM_szh_in_1; chan!(int<32>) adpcm_mainGMEM_szh_in_2; chan!(int<1>) adpcm_mainGMEM_szh_USE; chan!(int<1>) adpcm_mainGMEM_szl_in_0; chan!(int<64>) adpcm_mainGMEM_szl_in_1; chan!(int<32>) adpcm_mainGMEM_szl_in_2; chan!(int<1>) adpcm_mainGMEM_szl_USE)
{
  /* Define channels */
  chan(int<32>) const_adpcm_main_0_0_;
  chan(int<32>) const_adpcm_main_1_0_;
  chan(int<32>) const_adpcm_main_1_1_;
  chan(int<32>) const_adpcm_main_2_0_;
  chan(int<32>) const_adpcm_main_100_0_;
  chan(int<32>) const_adpcm_main_0_1_;
  chan(int<32>) const_adpcm_main_1_2_;
  chan(int<32>) const_adpcm_main_1_3_;
  chan(int<32>) const_adpcm_main_2_1_;
  chan(int<32>) const_adpcm_main_100_1_;
  chan(int<1>) adpcm_main_I0_;
  chan(int<64>) adpcm_main_I3_;
  chan(int<32>) const_adpcm_main_0_2_;
  chan(int<1>) const_adpcm_main_1_4_;
  chan(int<32>) adpcm_main_I6_;
  chan(int<64>) adpcm_main_I7_;
  chan(int<32>) const_adpcm_main_0_3_;
  chan(int<1>) const_adpcm_main_1_5_;
  chan(int<32>) adpcm_main_I10_;
  chan(int<32>) adpcm_main_I11_;
  chan(int<64>) adpcm_main_I12_;
  chan(int<1>) const_adpcm_main_0_4_;
  chan(int<32>) adpcm_main_I15_;
  chan(int<1>) adpcm_main_I16_;
  chan(int<32>) sig_adpcm_main_I15__adpcm_main_I16__L;
  chan(int<32>) sig_adpcm_main_I15__adpcm_main_I16__R;
  chan(int<32>) adpcm_main_I20_;
  chan(int<64>) adpcm_main_I21_;
  chan(int<32>) const_adpcm_main_0_5_;
  chan(int<1>) const_adpcm_main_1_6_;
  chan(int<1>) adpcm_main_I24_;
  chan(int<32>) const_adpcm_main_0_6_;
  chan(int<64>) const_adpcm_main_0_7_;
  chan(int<1>) const_adpcm_main_1_7_;
  chan(int<64>) adpcm_main_I26_;
  chan(int<1>) const_adpcm_main_0_8_;
  chan(int<32>) const_adpcm_main_0_9_;
  chan(int<64>) const_adpcm_main_0_10_;
  chan(int<1>) const_adpcm_main_1_8_;
  chan(int<32>) adpcm_main_I30_;
  chan(int<64>) adpcm_main_I31_;
  chan(int<1>) const_adpcm_main_0_11_;
  chan(int<32>) adpcm_main_I34_;
  chan(int<1>) adpcm_main_I35_;
  chan(int<32>) sig_adpcm_main_I34__adpcm_main_I35__L;
  chan(int<32>) sig_adpcm_main_I34__adpcm_main_I35__R;
  chan(int<32>) Merge_adpcm_main_I2_;
  chan(int<1>) adpcm_main_init0;
  chan(int<32>) Merge_adpcm_main_I19_;
  chan(int<1>) adpcm_main_init1;
  chan(int<1>) adpcm_mainreset_out;
  chan(int<32>) adpcm_maindecode_in_0;
  chan(int<1>) adpcm_maindecode_out;
  chan(int<32>) adpcm_mainupzero_in_0;
  chan(int<64>) adpcm_mainupzero_in_1;
  chan(int<64>) adpcm_mainupzero_in_2;
  chan(int<1>) adpcm_mainupzero_out;
  chan(int<1>) adpcm_mainupzero_PP1_in_0;
  chan(int<64>) adpcm_mainupzero_PP1_in_1;
  chan(int<32>) adpcm_mainupzero_PP1_in_2;
  chan(int<32>) adpcm_mainupzero_PP1_out;
  chan(int<1>) adpcm_mainupzero_PP2_in_0;
  chan(int<64>) adpcm_mainupzero_PP2_in_1;
  chan(int<32>) adpcm_mainupzero_PP2_in_2;
  chan(int<32>) adpcm_mainupzero_PP2_out;
  chan(int<1>) adpcm_mainfiltez_PP0_in_0;
  chan(int<64>) adpcm_mainfiltez_PP0_in_1;
  chan(int<32>) adpcm_mainfiltez_PP0_in_2;
  chan(int<32>) adpcm_mainfiltez_PP0_out;
  chan(int<1>) adpcm_mainfiltez_PP1_in_0;
  chan(int<64>) adpcm_mainfiltez_PP1_in_1;
  chan(int<32>) adpcm_mainfiltez_PP1_in_2;
  chan(int<32>) adpcm_mainfiltez_PP1_out;
  chan(int<32>) adpcm_mainuppol1_in_0;
  chan(int<32>) adpcm_mainuppol1_in_1;
  chan(int<32>) adpcm_mainuppol1_in_2;
  chan(int<32>) adpcm_mainuppol1_in_3;
  chan(int<32>) adpcm_mainuppol1_out;
  chan(int<32>) adpcm_mainuppol2_in_0;
  chan(int<32>) adpcm_mainuppol2_in_1;
  chan(int<32>) adpcm_mainuppol2_in_2;
  chan(int<32>) adpcm_mainuppol2_in_3;
  chan(int<32>) adpcm_mainuppol2_in_4;
  chan(int<32>) adpcm_mainuppol2_out;
  chan(int<32>) adpcm_mainlogscl_in_0;
  chan(int<32>) adpcm_mainlogscl_in_1;
  chan(int<32>) adpcm_mainlogscl_out;
  chan(int<32>) adpcm_mainlogsch_in_0;
  chan(int<32>) adpcm_mainlogsch_in_1;
  chan(int<32>) adpcm_mainlogsch_out;
  chan(int<32>) adpcm_mainscalel_in_0;
  chan(int<32>) adpcm_mainscalel_in_1;
  chan(int<32>) adpcm_mainscalel_out;
  chan(int<32>) adpcm_mainfiltep_in_0;
  chan(int<32>) adpcm_mainfiltep_in_1;
  chan(int<32>) adpcm_mainfiltep_in_2;
  chan(int<32>) adpcm_mainfiltep_in_3;
  chan(int<32>) adpcm_mainfiltep_out;
  chan(int<64>) adpcm_mainfiltez_in_0;
  chan(int<64>) adpcm_mainfiltez_in_1;
  chan(int<32>) adpcm_mainfiltez_out;
  chan(int<32>) adpcm_mainencode_in_0;
  chan(int<32>) adpcm_mainencode_in_1;
  chan(int<32>) adpcm_mainencode_out;
  chan(int<1>) adpcm_mainupzeroupzero_PP1_USE;
  chan(int<1>) adpcm_mainupzeroupzero_PP1_in_0;
  chan(int<64>) adpcm_mainupzeroupzero_PP1_in_1;
  chan(int<32>) adpcm_mainupzeroupzero_PP1_in_2;
  chan(int<32>) adpcm_mainupzeroupzero_PP1_out;
  chan(int<32>) adpcm_main_I10_upzero_faked_upzero_PP1_faked_;
  chan(int<1>) adpcm_main_I10_upzero_faked_upzero_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_upzero_faked_upzero_PP1_faked_0;
  chan(int<64>) adpcm_main_I10_upzero_faked_upzero_PP1_faked_1;
  chan(int<32>) adpcm_main_I10_upzero_faked_upzero_PP1_faked_2;
  chan(int<32>) adpcm_main_I24_upzero_faked_upzero_PP1_faked_;
  chan(int<1>) adpcm_main_I24_upzero_faked_upzero_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_upzero_faked_upzero_PP1_faked_0;
  chan(int<64>) adpcm_main_I24_upzero_faked_upzero_PP1_faked_1;
  chan(int<32>) adpcm_main_I24_upzero_faked_upzero_PP1_faked_2;
  chan(int<1>) adpcm_mainupzeroupzero_PP2_USE;
  chan(int<1>) adpcm_mainupzeroupzero_PP2_in_0;
  chan(int<64>) adpcm_mainupzeroupzero_PP2_in_1;
  chan(int<32>) adpcm_mainupzeroupzero_PP2_in_2;
  chan(int<32>) adpcm_mainupzeroupzero_PP2_out;
  chan(int<32>) adpcm_main_I10_upzero_faked_upzero_PP2_faked_;
  chan(int<1>) adpcm_main_I10_upzero_faked_upzero_PP2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_upzero_faked_upzero_PP2_faked_0;
  chan(int<64>) adpcm_main_I10_upzero_faked_upzero_PP2_faked_1;
  chan(int<32>) adpcm_main_I10_upzero_faked_upzero_PP2_faked_2;
  chan(int<32>) adpcm_main_I24_upzero_faked_upzero_PP2_faked_;
  chan(int<1>) adpcm_main_I24_upzero_faked_upzero_PP2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_upzero_faked_upzero_PP2_faked_0;
  chan(int<64>) adpcm_main_I24_upzero_faked_upzero_PP2_faked_1;
  chan(int<32>) adpcm_main_I24_upzero_faked_upzero_PP2_faked_2;
  chan(int<1>) adpcm_mainlogschGMEM_wh_code_table_USE;
  chan(int<1>) adpcm_mainlogschGMEM_wh_code_table_in_0;
  chan(int<64>) adpcm_mainlogschGMEM_wh_code_table_in_1;
  chan(int<32>) adpcm_mainlogschGMEM_wh_code_table_in_2;
  chan(int<32>) adpcm_mainlogschGMEM_wh_code_table_out;
  chan(int<32>) adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_;
  chan(int<1>) adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_0;
  chan(int<64>) adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_1;
  chan(int<32>) adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_2;
  chan(int<32>) adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_;
  chan(int<1>) adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_0;
  chan(int<64>) adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_1;
  chan(int<32>) adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_2;
  chan(int<1>) adpcm_mainlogsclGMEM_wl_code_table_USE;
  chan(int<1>) adpcm_mainlogsclGMEM_wl_code_table_in_0;
  chan(int<64>) adpcm_mainlogsclGMEM_wl_code_table_in_1;
  chan(int<32>) adpcm_mainlogsclGMEM_wl_code_table_in_2;
  chan(int<32>) adpcm_mainlogsclGMEM_wl_code_table_out;
  chan(int<32>) adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_;
  chan(int<1>) adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_0;
  chan(int<64>) adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_1;
  chan(int<32>) adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_2;
  chan(int<32>) adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_;
  chan(int<1>) adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_0;
  chan(int<64>) adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_1;
  chan(int<32>) adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_dltx_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_dltx_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_del_dltx_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_dltx_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_dltx_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_dltx_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_dltx_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_dltx_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_del_dltx_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_dltx_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_delay_bph_USE;
  chan(int<1>) adpcm_mainresetGMEM_delay_bph_in_0;
  chan(int<64>) adpcm_mainresetGMEM_delay_bph_in_1;
  chan(int<32>) adpcm_mainresetGMEM_delay_bph_in_2;
  chan(int<32>) adpcm_mainresetGMEM_delay_bph_out;
  chan(int<32>) adpcm_main_I0_GMEM_delay_bph_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_delay_bph_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_delay_bph_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_delay_bph_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_delay_bph_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_bpl_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_bpl_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_del_bpl_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_bpl_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_bpl_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_bpl_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_bpl_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_bpl_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_del_bpl_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_bpl_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_plt1_USE;
  chan(int<1>) adpcm_mainresetGMEM_plt1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_plt1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_plt1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_plt1_out;
  chan(int<32>) adpcm_main_I0_GMEM_plt1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_plt1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_plt1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_plt1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_plt1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_plt2_USE;
  chan(int<1>) adpcm_mainresetGMEM_plt2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_plt2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_plt2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_plt2_out;
  chan(int<32>) adpcm_main_I0_GMEM_plt2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_plt2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_plt2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_plt2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_plt2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_rlt1_USE;
  chan(int<1>) adpcm_mainresetGMEM_rlt1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_rlt1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_rlt1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_rlt1_out;
  chan(int<32>) adpcm_main_I0_GMEM_rlt1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_rlt1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_rlt1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_rlt1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_rlt1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_rlt2_USE;
  chan(int<1>) adpcm_mainresetGMEM_rlt2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_rlt2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_rlt2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_rlt2_out;
  chan(int<32>) adpcm_main_I0_GMEM_rlt2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_rlt2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_rlt2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_rlt2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_rlt2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_dhx_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_dhx_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_del_dhx_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_dhx_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_dhx_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_dhx_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_dhx_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_dhx_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_del_dhx_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_dhx_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_delay_bpl_USE;
  chan(int<1>) adpcm_mainresetGMEM_delay_bpl_in_0;
  chan(int<64>) adpcm_mainresetGMEM_delay_bpl_in_1;
  chan(int<32>) adpcm_mainresetGMEM_delay_bpl_in_2;
  chan(int<32>) adpcm_mainresetGMEM_delay_bpl_out;
  chan(int<32>) adpcm_main_I0_GMEM_delay_bpl_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_delay_bpl_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_delay_bpl_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_delay_bpl_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_delay_bpl_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_delay_dltx_USE;
  chan(int<1>) adpcm_mainresetGMEM_delay_dltx_in_0;
  chan(int<64>) adpcm_mainresetGMEM_delay_dltx_in_1;
  chan(int<32>) adpcm_mainresetGMEM_delay_dltx_in_2;
  chan(int<32>) adpcm_mainresetGMEM_delay_dltx_out;
  chan(int<32>) adpcm_main_I0_GMEM_delay_dltx_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_delay_dltx_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_delay_dltx_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_delay_dltx_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_delay_dltx_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_accumc_USE;
  chan(int<1>) adpcm_mainresetGMEM_accumc_in_0;
  chan(int<64>) adpcm_mainresetGMEM_accumc_in_1;
  chan(int<32>) adpcm_mainresetGMEM_accumc_in_2;
  chan(int<32>) adpcm_mainresetGMEM_accumc_out;
  chan(int<32>) adpcm_main_I0_GMEM_accumc_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_accumc_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_accumc_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_accumc_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_accumc_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_accumd_USE;
  chan(int<1>) adpcm_mainresetGMEM_accumd_in_0;
  chan(int<64>) adpcm_mainresetGMEM_accumd_in_1;
  chan(int<32>) adpcm_mainresetGMEM_accumd_in_2;
  chan(int<32>) adpcm_mainresetGMEM_accumd_out;
  chan(int<32>) adpcm_main_I0_GMEM_accumd_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_accumd_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_accumd_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_accumd_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_accumd_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_deth_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_deth_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_deth_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_deth_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_deth_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_deth_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_deth_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_deth_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_deth_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_deth_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_detl_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_detl_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_detl_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_detl_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_detl_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_detl_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_detl_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_detl_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_detl_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_detl_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_nbh_USE;
  chan(int<1>) adpcm_mainresetGMEM_nbh_in_0;
  chan(int<64>) adpcm_mainresetGMEM_nbh_in_1;
  chan(int<32>) adpcm_mainresetGMEM_nbh_in_2;
  chan(int<32>) adpcm_mainresetGMEM_nbh_out;
  chan(int<32>) adpcm_main_I0_GMEM_nbh_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_nbh_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_nbh_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_nbh_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_nbh_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_tqmf_USE;
  chan(int<1>) adpcm_mainresetGMEM_tqmf_in_0;
  chan(int<64>) adpcm_mainresetGMEM_tqmf_in_1;
  chan(int<32>) adpcm_mainresetGMEM_tqmf_in_2;
  chan(int<32>) adpcm_mainresetGMEM_tqmf_out;
  chan(int<32>) adpcm_main_I0_GMEM_tqmf_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_tqmf_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_tqmf_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_tqmf_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_tqmf_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_ah1_USE;
  chan(int<1>) adpcm_mainresetGMEM_ah1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_ah1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_ah1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_ah1_out;
  chan(int<32>) adpcm_main_I0_GMEM_ah1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_ah1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_ah1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_ah1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_ah1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_ah2_USE;
  chan(int<1>) adpcm_mainresetGMEM_ah2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_ah2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_ah2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_ah2_out;
  chan(int<32>) adpcm_main_I0_GMEM_ah2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_ah2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_ah2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_ah2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_ah2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_nbl_USE;
  chan(int<1>) adpcm_mainresetGMEM_nbl_in_0;
  chan(int<64>) adpcm_mainresetGMEM_nbl_in_1;
  chan(int<32>) adpcm_mainresetGMEM_nbl_in_2;
  chan(int<32>) adpcm_mainresetGMEM_nbl_out;
  chan(int<32>) adpcm_main_I0_GMEM_nbl_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_nbl_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_nbl_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_nbl_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_nbl_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_al1_USE;
  chan(int<1>) adpcm_mainresetGMEM_al1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_al1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_al1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_al1_out;
  chan(int<32>) adpcm_main_I0_GMEM_al1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_al1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_al1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_al1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_al1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_al2_USE;
  chan(int<1>) adpcm_mainresetGMEM_al2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_al2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_al2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_al2_out;
  chan(int<32>) adpcm_main_I0_GMEM_al2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_al2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_al2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_al2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_al2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_nbh_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_nbh_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_nbh_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_nbh_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_nbh_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_nbh_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_nbh_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_nbh_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_nbh_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_nbh_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_deth_USE;
  chan(int<1>) adpcm_mainresetGMEM_deth_in_0;
  chan(int<64>) adpcm_mainresetGMEM_deth_in_1;
  chan(int<32>) adpcm_mainresetGMEM_deth_in_2;
  chan(int<32>) adpcm_mainresetGMEM_deth_out;
  chan(int<32>) adpcm_main_I0_GMEM_deth_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_deth_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_deth_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_deth_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_deth_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_ah2_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_ah2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_ah2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_ah2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_ah2_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ah2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ah2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ah2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_ah2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ah2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_nbl_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_nbl_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_nbl_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_nbl_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_nbl_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_nbl_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_nbl_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_nbl_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_nbl_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_nbl_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_ah1_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_ah1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_ah1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_ah1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_ah1_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ah1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ah1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ah1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_ah1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ah1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_detl_USE;
  chan(int<1>) adpcm_mainresetGMEM_detl_in_0;
  chan(int<64>) adpcm_mainresetGMEM_detl_in_1;
  chan(int<32>) adpcm_mainresetGMEM_detl_in_2;
  chan(int<32>) adpcm_mainresetGMEM_detl_out;
  chan(int<32>) adpcm_main_I0_GMEM_detl_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_detl_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_detl_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_detl_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_detl_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_ph2_USE;
  chan(int<1>) adpcm_mainresetGMEM_ph2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_ph2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_ph2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_ph2_out;
  chan(int<32>) adpcm_main_I0_GMEM_ph2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_ph2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_ph2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_ph2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_ph2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_rh1_USE;
  chan(int<1>) adpcm_mainresetGMEM_rh1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_rh1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_rh1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_rh1_out;
  chan(int<32>) adpcm_main_I0_GMEM_rh1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_rh1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_rh1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_rh1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_rh1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_rh2_USE;
  chan(int<1>) adpcm_mainresetGMEM_rh2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_rh2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_rh2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_rh2_out;
  chan(int<32>) adpcm_main_I0_GMEM_rh2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_rh2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_rh2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_rh2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_rh2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_plt2_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_plt2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_plt2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_plt2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_plt2_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_plt2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_plt2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_plt2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_plt2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_plt2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_rlt1_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_rlt1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_rlt1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_rlt1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_rlt1_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rlt1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rlt1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rlt1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_rlt1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rlt1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_ph1_USE;
  chan(int<1>) adpcm_mainresetGMEM_ph1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_ph1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_ph1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_ph1_out;
  chan(int<32>) adpcm_main_I0_GMEM_ph1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_ph1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_ph1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_ph1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_ph1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_rlt2_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_rlt2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_rlt2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_rlt2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_rlt2_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rlt2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rlt2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rlt2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_rlt2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rlt2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_plt1_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_plt1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_plt1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_plt1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_plt1_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_plt1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_plt1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_plt1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_plt1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_plt1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_al1_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_al1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_al1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_al1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_al1_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_al1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_al1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_al1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_al1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_al1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_al2_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_al2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_al2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_al2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_al2_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_al2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_al2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_al2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_al2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_al2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_ph2_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_ph2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_ph2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_ph2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_ph2_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ph2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ph2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ph2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_ph2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ph2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_rh1_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_rh1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_rh1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_rh1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_rh1_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rh1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rh1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rh1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_rh1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rh1_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_rh2_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_rh2_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_rh2_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_rh2_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_rh2_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rh2_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rh2_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_rh2_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_rh2_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_rh2_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_delay_dhx_USE;
  chan(int<1>) adpcm_mainresetGMEM_delay_dhx_in_0;
  chan(int<64>) adpcm_mainresetGMEM_delay_dhx_in_1;
  chan(int<32>) adpcm_mainresetGMEM_delay_dhx_in_2;
  chan(int<32>) adpcm_mainresetGMEM_delay_dhx_out;
  chan(int<32>) adpcm_main_I0_GMEM_delay_dhx_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_delay_dhx_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_delay_dhx_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_delay_dhx_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_delay_dhx_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_bph_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_del_bph_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_del_bph_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_bph_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_del_bph_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_bph_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_bph_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_del_bph_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_del_bph_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_del_bph_faked_2;
  chan(int<1>) adpcm_mainresetGMEM_dec_ph1_USE;
  chan(int<1>) adpcm_mainresetGMEM_dec_ph1_in_0;
  chan(int<64>) adpcm_mainresetGMEM_dec_ph1_in_1;
  chan(int<32>) adpcm_mainresetGMEM_dec_ph1_in_2;
  chan(int<32>) adpcm_mainresetGMEM_dec_ph1_out;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ph1_faked_;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ph1_faked_0_USE;
  chan(int<1>) adpcm_main_I0_GMEM_dec_ph1_faked_0;
  chan(int<64>) adpcm_main_I0_GMEM_dec_ph1_faked_1;
  chan(int<32>) adpcm_main_I0_GMEM_dec_ph1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_dltx_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_dltx_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_del_dltx_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_dltx_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_dltx_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_dltx_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_dltx_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_dltx_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_del_dltx_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_dltx_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_bph_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_bph_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_del_bph_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_bph_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_bph_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_bph_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_bph_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_bph_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_del_bph_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_bph_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_bpl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_bpl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_del_bpl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_bpl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_bpl_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_bpl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_bpl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_bpl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_del_bpl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_bpl_faked_2;
  chan(int<1>) adpcm_maindecodeupzero_USE;
  chan(int<32>) adpcm_maindecodeupzero_in_0;
  chan(int<64>) adpcm_maindecodeupzero_in_1;
  chan(int<64>) adpcm_maindecodeupzero_in_2;
  chan(int<1>) adpcm_maindecodeupzero_out;
  chan(int<1>) adpcm_main_I24_upzero_faked_;
  chan(int<1>) adpcm_main_I24_upzero_faked_0_USE;
  chan(int<32>) adpcm_main_I24_upzero_faked_0;
  chan(int<64>) adpcm_main_I24_upzero_faked_1;
  chan(int<64>) adpcm_main_I24_upzero_faked_2;
  chan(int<1>) adpcm_maindecodeupzero_PP1_USE;
  chan(int<1>) adpcm_maindecodeupzero_PP1_in_0;
  chan(int<64>) adpcm_maindecodeupzero_PP1_in_1;
  chan(int<32>) adpcm_maindecodeupzero_PP1_in_2;
  chan(int<32>) adpcm_maindecodeupzero_PP1_out;
  chan(int<32>) adpcm_main_I24_upzero_PP1_faked_;
  chan(int<1>) adpcm_main_I24_upzero_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_upzero_PP1_faked_0;
  chan(int<64>) adpcm_main_I24_upzero_PP1_faked_1;
  chan(int<32>) adpcm_main_I24_upzero_PP1_faked_2;
  chan(int<1>) adpcm_maindecodeupzero_PP2_USE;
  chan(int<1>) adpcm_maindecodeupzero_PP2_in_0;
  chan(int<64>) adpcm_maindecodeupzero_PP2_in_1;
  chan(int<32>) adpcm_maindecodeupzero_PP2_in_2;
  chan(int<32>) adpcm_maindecodeupzero_PP2_out;
  chan(int<32>) adpcm_main_I24_upzero_PP2_faked_;
  chan(int<1>) adpcm_main_I24_upzero_PP2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_upzero_PP2_faked_0;
  chan(int<64>) adpcm_main_I24_upzero_PP2_faked_1;
  chan(int<32>) adpcm_main_I24_upzero_PP2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_dhx_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_del_dhx_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_del_dhx_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_dhx_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_del_dhx_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_dhx_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_dhx_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_del_dhx_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_del_dhx_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_del_dhx_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_qq2_code2_table_USE;
  chan(int<1>) adpcm_maindecodeGMEM_qq2_code2_table_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_qq2_code2_table_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_qq2_code2_table_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_qq2_code2_table_out;
  chan(int<32>) adpcm_main_I24_GMEM_qq2_code2_table_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_qq2_code2_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_qq2_code2_table_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_qq2_code2_table_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_qq2_code2_table_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_qq4_code4_table_USE;
  chan(int<1>) adpcm_maindecodeGMEM_qq4_code4_table_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_qq4_code4_table_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_qq4_code4_table_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_qq4_code4_table_out;
  chan(int<32>) adpcm_main_I24_GMEM_qq4_code4_table_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_qq4_code4_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_qq4_code4_table_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_qq4_code4_table_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_qq4_code4_table_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_accumc_USE;
  chan(int<1>) adpcm_maindecodeGMEM_accumc_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_accumc_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_accumc_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_accumc_out;
  chan(int<32>) adpcm_main_I24_GMEM_accumc_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_accumc_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_accumc_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_accumc_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_accumc_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_accumd_USE;
  chan(int<1>) adpcm_maindecodeGMEM_accumd_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_accumd_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_accumd_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_accumd_out;
  chan(int<32>) adpcm_main_I24_GMEM_accumd_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_accumd_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_accumd_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_accumd_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_accumd_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_qq6_code6_table_USE;
  chan(int<1>) adpcm_maindecodeGMEM_qq6_code6_table_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_qq6_code6_table_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_qq6_code6_table_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_qq6_code6_table_out;
  chan(int<32>) adpcm_main_I24_GMEM_qq6_code6_table_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_qq6_code6_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_qq6_code6_table_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_qq6_code6_table_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_qq6_code6_table_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_rh_USE;
  chan(int<1>) adpcm_maindecodeGMEM_rh_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_rh_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_rh_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_rh_out;
  chan(int<32>) adpcm_main_I24_GMEM_rh_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_rh_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_rh_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_rh_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_rh_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_rl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_rl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_rl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_rl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_rl_out;
  chan(int<32>) adpcm_main_I24_GMEM_rl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_rl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_rl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_rl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_rl_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ah1_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ah1_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_ah1_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ah1_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ah1_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ah1_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ah1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ah1_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_ah1_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ah1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_sh_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_sh_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_sh_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_sh_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_sh_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_sh_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_sh_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_sh_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_sh_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_sh_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ah2_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ah2_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_ah2_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ah2_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ah2_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ah2_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ah2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ah2_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_ah2_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ah2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_ilr_USE;
  chan(int<1>) adpcm_maindecodeGMEM_ilr_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_ilr_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_ilr_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_ilr_out;
  chan(int<32>) adpcm_main_I24_GMEM_ilr_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_ilr_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_ilr_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_ilr_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_ilr_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_al1_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_al1_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_al1_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_al1_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_al1_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_al1_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_al1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_al1_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_al1_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_al1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_sl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_sl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_sl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_sl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_sl_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_sl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_sl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_sl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_sl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_sl_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_al2_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_al2_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_al2_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_al2_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_al2_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_al2_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_al2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_al2_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_al2_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_al2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rlt1_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rlt1_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_rlt1_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rlt1_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rlt1_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rlt1_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rlt1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rlt1_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_rlt1_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rlt1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rlt2_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rlt2_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_rlt2_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rlt2_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rlt2_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rlt2_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rlt2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rlt2_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_rlt2_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rlt2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_dlt_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_dlt_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_dlt_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_dlt_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_dlt_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_dlt_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_dlt_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_dlt_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_dlt_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_dlt_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_dh_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_dh_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_dh_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_dh_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_dh_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_dh_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_dh_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_dh_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_dh_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_dh_faked_2;
  chan(int<1>) adpcm_maindecodefiltez_PP0_USE;
  chan(int<1>) adpcm_maindecodefiltez_PP0_in_0;
  chan(int<64>) adpcm_maindecodefiltez_PP0_in_1;
  chan(int<32>) adpcm_maindecodefiltez_PP0_in_2;
  chan(int<32>) adpcm_maindecodefiltez_PP0_out;
  chan(int<32>) adpcm_main_I24_filtez_PP0_faked_;
  chan(int<1>) adpcm_main_I24_filtez_PP0_faked_0_USE;
  chan(int<1>) adpcm_main_I24_filtez_PP0_faked_0;
  chan(int<64>) adpcm_main_I24_filtez_PP0_faked_1;
  chan(int<32>) adpcm_main_I24_filtez_PP0_faked_2;
  chan(int<1>) adpcm_maindecodefiltez_PP1_USE;
  chan(int<1>) adpcm_maindecodefiltez_PP1_in_0;
  chan(int<64>) adpcm_maindecodefiltez_PP1_in_1;
  chan(int<32>) adpcm_maindecodefiltez_PP1_in_2;
  chan(int<32>) adpcm_maindecodefiltez_PP1_out;
  chan(int<32>) adpcm_main_I24_filtez_PP1_faked_;
  chan(int<1>) adpcm_main_I24_filtez_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_filtez_PP1_faked_0;
  chan(int<64>) adpcm_main_I24_filtez_PP1_faked_1;
  chan(int<32>) adpcm_main_I24_filtez_PP1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_plt_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_plt_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_plt_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_plt_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_plt_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_plt_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_plt_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_plt_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_plt_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_plt_faked_2;
  chan(int<1>) adpcm_maindecodeuppol1_USE;
  chan(int<32>) adpcm_maindecodeuppol1_in_0;
  chan(int<32>) adpcm_maindecodeuppol1_in_1;
  chan(int<32>) adpcm_maindecodeuppol1_in_2;
  chan(int<32>) adpcm_maindecodeuppol1_in_3;
  chan(int<32>) adpcm_maindecodeuppol1_out;
  chan(int<32>) adpcm_main_I24_uppol1_faked_;
  chan(int<1>) adpcm_main_I24_uppol1_faked_0_USE;
  chan(int<32>) adpcm_main_I24_uppol1_faked_0;
  chan(int<32>) adpcm_main_I24_uppol1_faked_1;
  chan(int<32>) adpcm_main_I24_uppol1_faked_2;
  chan(int<32>) adpcm_main_I24_uppol1_faked_3;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rlt_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rlt_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_rlt_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rlt_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rlt_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rlt_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rlt_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rlt_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_rlt_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rlt_faked_2;
  chan(int<1>) adpcm_maindecodeuppol2_USE;
  chan(int<32>) adpcm_maindecodeuppol2_in_0;
  chan(int<32>) adpcm_maindecodeuppol2_in_1;
  chan(int<32>) adpcm_maindecodeuppol2_in_2;
  chan(int<32>) adpcm_maindecodeuppol2_in_3;
  chan(int<32>) adpcm_maindecodeuppol2_in_4;
  chan(int<32>) adpcm_maindecodeuppol2_out;
  chan(int<32>) adpcm_main_I24_uppol2_faked_;
  chan(int<1>) adpcm_main_I24_uppol2_faked_0_USE;
  chan(int<32>) adpcm_main_I24_uppol2_faked_0;
  chan(int<32>) adpcm_main_I24_uppol2_faked_1;
  chan(int<32>) adpcm_main_I24_uppol2_faked_2;
  chan(int<32>) adpcm_main_I24_uppol2_faked_3;
  chan(int<32>) adpcm_main_I24_uppol2_faked_4;
  chan(int<1>) adpcm_maindecodelogscl_USE;
  chan(int<32>) adpcm_maindecodelogscl_in_0;
  chan(int<32>) adpcm_maindecodelogscl_in_1;
  chan(int<32>) adpcm_maindecodelogscl_out;
  chan(int<32>) adpcm_main_I24_logscl_faked_;
  chan(int<1>) adpcm_main_I24_logscl_faked_0_USE;
  chan(int<32>) adpcm_main_I24_logscl_faked_0;
  chan(int<32>) adpcm_main_I24_logscl_faked_1;
  chan(int<1>) adpcm_maindecodeGMEM_wl_code_table_USE;
  chan(int<1>) adpcm_maindecodeGMEM_wl_code_table_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_wl_code_table_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_wl_code_table_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_wl_code_table_out;
  chan(int<32>) adpcm_main_I24_GMEM_wl_code_table_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_wl_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_wl_code_table_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_wl_code_table_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_wl_code_table_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_szh_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_szh_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_szh_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_szh_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_szh_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_szh_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_szh_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_szh_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_szh_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_szh_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_xout1_USE;
  chan(int<1>) adpcm_maindecodeGMEM_xout1_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_xout1_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_xout1_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_xout1_out;
  chan(int<32>) adpcm_main_I24_GMEM_xout1_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_xout1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_xout1_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_xout1_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_xout1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_xout2_USE;
  chan(int<1>) adpcm_maindecodeGMEM_xout2_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_xout2_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_xout2_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_xout2_out;
  chan(int<32>) adpcm_main_I24_GMEM_xout2_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_xout2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_xout2_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_xout2_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_xout2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ph_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ph_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_ph_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ph_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ph_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ph_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ph_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ph_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_ph_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ph_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_szl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_szl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_szl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_szl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_szl_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_szl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_szl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_szl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_szl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_szl_faked_2;
  chan(int<1>) adpcm_maindecodelogsch_USE;
  chan(int<32>) adpcm_maindecodelogsch_in_0;
  chan(int<32>) adpcm_maindecodelogsch_in_1;
  chan(int<32>) adpcm_maindecodelogsch_out;
  chan(int<32>) adpcm_main_I24_logsch_faked_;
  chan(int<1>) adpcm_main_I24_logsch_faked_0_USE;
  chan(int<32>) adpcm_main_I24_logsch_faked_0;
  chan(int<32>) adpcm_main_I24_logsch_faked_1;
  chan(int<1>) adpcm_maindecodeGMEM_wh_code_table_USE;
  chan(int<1>) adpcm_maindecodeGMEM_wh_code_table_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_wh_code_table_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_wh_code_table_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_wh_code_table_out;
  chan(int<32>) adpcm_main_I24_GMEM_wh_code_table_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_wh_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_wh_code_table_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_wh_code_table_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_wh_code_table_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_h_USE;
  chan(int<1>) adpcm_maindecodeGMEM_h_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_h_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_h_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_h_out;
  chan(int<32>) adpcm_main_I24_GMEM_h_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_h_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_h_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_h_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_h_faked_2;
  chan(int<1>) adpcm_maindecodescalel_USE;
  chan(int<32>) adpcm_maindecodescalel_in_0;
  chan(int<32>) adpcm_maindecodescalel_in_1;
  chan(int<32>) adpcm_maindecodescalel_out;
  chan(int<32>) adpcm_main_I24_scalel_faked_;
  chan(int<1>) adpcm_main_I24_scalel_faked_0_USE;
  chan(int<32>) adpcm_main_I24_scalel_faked_0;
  chan(int<32>) adpcm_main_I24_scalel_faked_1;
  chan(int<1>) adpcm_maindecodeGMEM_ilb_table_USE;
  chan(int<1>) adpcm_maindecodeGMEM_ilb_table_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_ilb_table_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_ilb_table_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_ilb_table_out;
  chan(int<32>) adpcm_main_I24_GMEM_ilb_table_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_ilb_table_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_ilb_table_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_ilb_table_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dl_out;
  chan(int<32>) adpcm_main_I24_GMEM_dl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dl_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_deth_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_deth_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_deth_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_deth_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_deth_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_deth_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_deth_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_deth_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_deth_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_deth_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_detl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_detl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_detl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_detl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_detl_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_detl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_detl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_detl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_detl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_detl_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_xd_USE;
  chan(int<1>) adpcm_maindecodeGMEM_xd_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_xd_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_xd_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_xd_out;
  chan(int<32>) adpcm_main_I24_GMEM_xd_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_xd_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_xd_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_xd_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_xd_faked_2;
  chan(int<1>) adpcm_maindecodefiltep_USE;
  chan(int<32>) adpcm_maindecodefiltep_in_0;
  chan(int<32>) adpcm_maindecodefiltep_in_1;
  chan(int<32>) adpcm_maindecodefiltep_in_2;
  chan(int<32>) adpcm_maindecodefiltep_in_3;
  chan(int<32>) adpcm_maindecodefiltep_out;
  chan(int<32>) adpcm_main_I24_filtep_faked_;
  chan(int<1>) adpcm_main_I24_filtep_faked_0_USE;
  chan(int<32>) adpcm_main_I24_filtep_faked_0;
  chan(int<32>) adpcm_main_I24_filtep_faked_1;
  chan(int<32>) adpcm_main_I24_filtep_faked_2;
  chan(int<32>) adpcm_main_I24_filtep_faked_3;
  chan(int<1>) adpcm_maindecodeGMEM_dec_nbh_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_nbh_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_nbh_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_nbh_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_nbh_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_nbh_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_nbh_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_nbh_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_nbh_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_nbh_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_nbl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_nbl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_nbl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_nbl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_nbl_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_nbl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_nbl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_nbl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_nbl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_nbl_faked_2;
  chan(int<1>) adpcm_maindecodefiltez_USE;
  chan(int<64>) adpcm_maindecodefiltez_in_0;
  chan(int<64>) adpcm_maindecodefiltez_in_1;
  chan(int<32>) adpcm_maindecodefiltez_out;
  chan(int<32>) adpcm_main_I24_filtez_faked_;
  chan(int<1>) adpcm_main_I24_filtez_faked_0_USE;
  chan(int<64>) adpcm_main_I24_filtez_faked_0;
  chan(int<64>) adpcm_main_I24_filtez_faked_1;
  chan(int<1>) adpcm_maindecodeGMEM_xs_USE;
  chan(int<1>) adpcm_maindecodeGMEM_xs_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_xs_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_xs_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_xs_out;
  chan(int<32>) adpcm_main_I24_GMEM_xs_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_xs_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_xs_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_xs_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_xs_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_plt1_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_plt1_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_plt1_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_plt1_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_plt1_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_plt1_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_plt1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_plt1_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_plt1_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_plt1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_plt2_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_plt2_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_plt2_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_plt2_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_plt2_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_plt2_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_plt2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_plt2_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_plt2_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_plt2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_ih_USE;
  chan(int<1>) adpcm_maindecodeGMEM_ih_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_ih_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_ih_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_ih_out;
  chan(int<32>) adpcm_main_I24_GMEM_ih_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_ih_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_ih_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_ih_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_ih_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ph1_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ph1_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_ph1_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ph1_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ph1_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ph1_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ph1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ph1_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_ph1_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ph1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ph2_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_ph2_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_ph2_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ph2_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_ph2_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ph2_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ph2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_ph2_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_ph2_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_ph2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_il_USE;
  chan(int<1>) adpcm_maindecodeGMEM_il_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_il_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_il_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_il_out;
  chan(int<32>) adpcm_main_I24_GMEM_il_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_il_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_il_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_il_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_il_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rh1_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rh1_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_rh1_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rh1_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rh1_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rh1_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rh1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rh1_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_rh1_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rh1_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rh2_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_rh2_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_rh2_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rh2_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_rh2_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rh2_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rh2_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_rh2_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_rh2_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_rh2_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_sph_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_sph_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_sph_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_sph_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_sph_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_sph_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_sph_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_sph_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_sph_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_sph_faked_2;
  chan(int<1>) adpcm_maindecodeGMEM_dec_spl_USE;
  chan(int<1>) adpcm_maindecodeGMEM_dec_spl_in_0;
  chan(int<64>) adpcm_maindecodeGMEM_dec_spl_in_1;
  chan(int<32>) adpcm_maindecodeGMEM_dec_spl_in_2;
  chan(int<32>) adpcm_maindecodeGMEM_dec_spl_out;
  chan(int<32>) adpcm_main_I24_GMEM_dec_spl_faked_;
  chan(int<1>) adpcm_main_I24_GMEM_dec_spl_faked_0_USE;
  chan(int<1>) adpcm_main_I24_GMEM_dec_spl_faked_0;
  chan(int<64>) adpcm_main_I24_GMEM_dec_spl_faked_1;
  chan(int<32>) adpcm_main_I24_GMEM_dec_spl_faked_2;
  chan(int<1>) adpcm_mainscalelGMEM_ilb_table_USE;
  chan(int<1>) adpcm_mainscalelGMEM_ilb_table_in_0;
  chan(int<64>) adpcm_mainscalelGMEM_ilb_table_in_1;
  chan(int<32>) adpcm_mainscalelGMEM_ilb_table_in_2;
  chan(int<32>) adpcm_mainscalelGMEM_ilb_table_out;
  chan(int<32>) adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_;
  chan(int<1>) adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_0;
  chan(int<64>) adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_1;
  chan(int<32>) adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_2;
  chan(int<32>) adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_;
  chan(int<1>) adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_0;
  chan(int<64>) adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_1;
  chan(int<32>) adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_2;
  chan(int<1>) adpcm_mainencodeupzero_USE;
  chan(int<32>) adpcm_mainencodeupzero_in_0;
  chan(int<64>) adpcm_mainencodeupzero_in_1;
  chan(int<64>) adpcm_mainencodeupzero_in_2;
  chan(int<1>) adpcm_mainencodeupzero_out;
  chan(int<1>) adpcm_main_I10_upzero_faked_;
  chan(int<1>) adpcm_main_I10_upzero_faked_0_USE;
  chan(int<32>) adpcm_main_I10_upzero_faked_0;
  chan(int<64>) adpcm_main_I10_upzero_faked_1;
  chan(int<64>) adpcm_main_I10_upzero_faked_2;
  chan(int<1>) adpcm_mainencodeupzero_PP1_USE;
  chan(int<1>) adpcm_mainencodeupzero_PP1_in_0;
  chan(int<64>) adpcm_mainencodeupzero_PP1_in_1;
  chan(int<32>) adpcm_mainencodeupzero_PP1_in_2;
  chan(int<32>) adpcm_mainencodeupzero_PP1_out;
  chan(int<32>) adpcm_main_I10_upzero_PP1_faked_;
  chan(int<1>) adpcm_main_I10_upzero_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_upzero_PP1_faked_0;
  chan(int<64>) adpcm_main_I10_upzero_PP1_faked_1;
  chan(int<32>) adpcm_main_I10_upzero_PP1_faked_2;
  chan(int<1>) adpcm_mainencodeupzero_PP2_USE;
  chan(int<1>) adpcm_mainencodeupzero_PP2_in_0;
  chan(int<64>) adpcm_mainencodeupzero_PP2_in_1;
  chan(int<32>) adpcm_mainencodeupzero_PP2_in_2;
  chan(int<32>) adpcm_mainencodeupzero_PP2_out;
  chan(int<32>) adpcm_main_I10_upzero_PP2_faked_;
  chan(int<1>) adpcm_main_I10_upzero_PP2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_upzero_PP2_faked_0;
  chan(int<64>) adpcm_main_I10_upzero_PP2_faked_1;
  chan(int<32>) adpcm_main_I10_upzero_PP2_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_yh_USE;
  chan(int<1>) adpcm_mainencodeGMEM_yh_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_yh_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_yh_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_yh_out;
  chan(int<32>) adpcm_main_I10_GMEM_yh_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_yh_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_yh_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_yh_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_yh_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_rlt1_USE;
  chan(int<1>) adpcm_mainencodeGMEM_rlt1_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_rlt1_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_rlt1_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_rlt1_out;
  chan(int<32>) adpcm_main_I10_GMEM_rlt1_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_rlt1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_rlt1_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_rlt1_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_rlt1_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_rlt2_USE;
  chan(int<1>) adpcm_mainencodeGMEM_rlt2_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_rlt2_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_rlt2_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_rlt2_out;
  chan(int<32>) adpcm_main_I10_GMEM_rlt2_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_rlt2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_rlt2_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_rlt2_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_rlt2_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_qq2_code2_table_USE;
  chan(int<1>) adpcm_mainencodeGMEM_qq2_code2_table_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_qq2_code2_table_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_qq2_code2_table_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_qq2_code2_table_out;
  chan(int<32>) adpcm_main_I10_GMEM_qq2_code2_table_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_qq2_code2_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_qq2_code2_table_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_qq2_code2_table_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_qq2_code2_table_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_delay_dltx_USE;
  chan(int<1>) adpcm_mainencodeGMEM_delay_dltx_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_delay_dltx_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_delay_dltx_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_delay_dltx_out;
  chan(int<32>) adpcm_main_I10_GMEM_delay_dltx_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_delay_dltx_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_delay_dltx_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_delay_dltx_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_delay_dltx_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_qq4_code4_table_USE;
  chan(int<1>) adpcm_mainencodeGMEM_qq4_code4_table_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_qq4_code4_table_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_qq4_code4_table_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_qq4_code4_table_out;
  chan(int<32>) adpcm_main_I10_GMEM_qq4_code4_table_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_qq4_code4_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_qq4_code4_table_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_qq4_code4_table_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_qq4_code4_table_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_quant26bt_neg_USE;
  chan(int<1>) adpcm_mainencodeGMEM_quant26bt_neg_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_quant26bt_neg_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_quant26bt_neg_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_quant26bt_neg_out;
  chan(int<32>) adpcm_main_I10_GMEM_quant26bt_neg_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_quant26bt_neg_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_quant26bt_neg_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_quant26bt_neg_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_quant26bt_neg_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_quant26bt_pos_USE;
  chan(int<1>) adpcm_mainencodeGMEM_quant26bt_pos_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_quant26bt_pos_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_quant26bt_pos_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_quant26bt_pos_out;
  chan(int<32>) adpcm_main_I10_GMEM_quant26bt_pos_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_quant26bt_pos_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_quant26bt_pos_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_quant26bt_pos_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_quant26bt_pos_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_decis_levl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_decis_levl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_decis_levl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_decis_levl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_decis_levl_out;
  chan(int<32>) adpcm_main_I10_GMEM_decis_levl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_decis_levl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_decis_levl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_decis_levl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_decis_levl_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_nbh_USE;
  chan(int<1>) adpcm_mainencodeGMEM_nbh_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_nbh_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_nbh_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_nbh_out;
  chan(int<32>) adpcm_main_I10_GMEM_nbh_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_nbh_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_nbh_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_nbh_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_nbh_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_nbl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_nbl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_nbl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_nbl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_nbl_out;
  chan(int<32>) adpcm_main_I10_GMEM_nbl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_nbl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_nbl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_nbl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_nbl_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_deth_USE;
  chan(int<1>) adpcm_mainencodeGMEM_deth_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_deth_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_deth_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_deth_out;
  chan(int<32>) adpcm_main_I10_GMEM_deth_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_deth_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_deth_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_deth_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_deth_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_delay_bph_USE;
  chan(int<1>) adpcm_mainencodeGMEM_delay_bph_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_delay_bph_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_delay_bph_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_delay_bph_out;
  chan(int<32>) adpcm_main_I10_GMEM_delay_bph_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_delay_bph_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_delay_bph_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_delay_bph_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_delay_bph_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_detl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_detl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_detl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_detl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_detl_out;
  chan(int<32>) adpcm_main_I10_GMEM_detl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_detl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_detl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_detl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_detl_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_ph2_USE;
  chan(int<1>) adpcm_mainencodeGMEM_ph2_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_ph2_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_ph2_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_ph2_out;
  chan(int<32>) adpcm_main_I10_GMEM_ph2_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_ph2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_ph2_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_ph2_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_ph2_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_rh1_USE;
  chan(int<1>) adpcm_mainencodeGMEM_rh1_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_rh1_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_rh1_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_rh1_out;
  chan(int<32>) adpcm_main_I10_GMEM_rh1_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_rh1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_rh1_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_rh1_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_rh1_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_delay_bpl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_delay_bpl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_delay_bpl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_delay_bpl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_delay_bpl_out;
  chan(int<32>) adpcm_main_I10_GMEM_delay_bpl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_delay_bpl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_delay_bpl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_delay_bpl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_delay_bpl_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_rh2_USE;
  chan(int<1>) adpcm_mainencodeGMEM_rh2_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_rh2_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_rh2_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_rh2_out;
  chan(int<32>) adpcm_main_I10_GMEM_rh2_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_rh2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_rh2_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_rh2_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_rh2_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_sph_USE;
  chan(int<1>) adpcm_mainencodeGMEM_sph_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_sph_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_sph_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_sph_out;
  chan(int<32>) adpcm_main_I10_GMEM_sph_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_sph_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_sph_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_sph_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_sph_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_ph1_USE;
  chan(int<1>) adpcm_mainencodeGMEM_ph1_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_ph1_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_ph1_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_ph1_out;
  chan(int<32>) adpcm_main_I10_GMEM_ph1_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_ph1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_ph1_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_ph1_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_ph1_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_spl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_spl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_spl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_spl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_spl_out;
  chan(int<32>) adpcm_main_I10_GMEM_spl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_spl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_spl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_spl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_spl_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_delay_dhx_USE;
  chan(int<1>) adpcm_mainencodeGMEM_delay_dhx_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_delay_dhx_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_delay_dhx_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_delay_dhx_out;
  chan(int<32>) adpcm_main_I10_GMEM_delay_dhx_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_delay_dhx_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_delay_dhx_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_delay_dhx_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_delay_dhx_faked_2;
  chan(int<1>) adpcm_mainencodefiltez_PP0_USE;
  chan(int<1>) adpcm_mainencodefiltez_PP0_in_0;
  chan(int<64>) adpcm_mainencodefiltez_PP0_in_1;
  chan(int<32>) adpcm_mainencodefiltez_PP0_in_2;
  chan(int<32>) adpcm_mainencodefiltez_PP0_out;
  chan(int<32>) adpcm_main_I10_filtez_PP0_faked_;
  chan(int<1>) adpcm_main_I10_filtez_PP0_faked_0_USE;
  chan(int<1>) adpcm_main_I10_filtez_PP0_faked_0;
  chan(int<64>) adpcm_main_I10_filtez_PP0_faked_1;
  chan(int<32>) adpcm_main_I10_filtez_PP0_faked_2;
  chan(int<1>) adpcm_mainencodefiltez_PP1_USE;
  chan(int<1>) adpcm_mainencodefiltez_PP1_in_0;
  chan(int<64>) adpcm_mainencodefiltez_PP1_in_1;
  chan(int<32>) adpcm_mainencodefiltez_PP1_in_2;
  chan(int<32>) adpcm_mainencodefiltez_PP1_out;
  chan(int<32>) adpcm_main_I10_filtez_PP1_faked_;
  chan(int<1>) adpcm_main_I10_filtez_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_filtez_PP1_faked_0;
  chan(int<64>) adpcm_main_I10_filtez_PP1_faked_1;
  chan(int<32>) adpcm_main_I10_filtez_PP1_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_sh_USE;
  chan(int<1>) adpcm_mainencodeGMEM_sh_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_sh_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_sh_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_sh_out;
  chan(int<32>) adpcm_main_I10_GMEM_sh_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_sh_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_sh_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_sh_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_sh_faked_2;
  chan(int<1>) adpcm_mainencodeuppol1_USE;
  chan(int<32>) adpcm_mainencodeuppol1_in_0;
  chan(int<32>) adpcm_mainencodeuppol1_in_1;
  chan(int<32>) adpcm_mainencodeuppol1_in_2;
  chan(int<32>) adpcm_mainencodeuppol1_in_3;
  chan(int<32>) adpcm_mainencodeuppol1_out;
  chan(int<32>) adpcm_main_I10_uppol1_faked_;
  chan(int<1>) adpcm_main_I10_uppol1_faked_0_USE;
  chan(int<32>) adpcm_main_I10_uppol1_faked_0;
  chan(int<32>) adpcm_main_I10_uppol1_faked_1;
  chan(int<32>) adpcm_main_I10_uppol1_faked_2;
  chan(int<32>) adpcm_main_I10_uppol1_faked_3;
  chan(int<1>) adpcm_mainencodeuppol2_USE;
  chan(int<32>) adpcm_mainencodeuppol2_in_0;
  chan(int<32>) adpcm_mainencodeuppol2_in_1;
  chan(int<32>) adpcm_mainencodeuppol2_in_2;
  chan(int<32>) adpcm_mainencodeuppol2_in_3;
  chan(int<32>) adpcm_mainencodeuppol2_in_4;
  chan(int<32>) adpcm_mainencodeuppol2_out;
  chan(int<32>) adpcm_main_I10_uppol2_faked_;
  chan(int<1>) adpcm_main_I10_uppol2_faked_0_USE;
  chan(int<32>) adpcm_main_I10_uppol2_faked_0;
  chan(int<32>) adpcm_main_I10_uppol2_faked_1;
  chan(int<32>) adpcm_main_I10_uppol2_faked_2;
  chan(int<32>) adpcm_main_I10_uppol2_faked_3;
  chan(int<32>) adpcm_main_I10_uppol2_faked_4;
  chan(int<1>) adpcm_mainencodelogsch_USE;
  chan(int<32>) adpcm_mainencodelogsch_in_0;
  chan(int<32>) adpcm_mainencodelogsch_in_1;
  chan(int<32>) adpcm_mainencodelogsch_out;
  chan(int<32>) adpcm_main_I10_logsch_faked_;
  chan(int<1>) adpcm_main_I10_logsch_faked_0_USE;
  chan(int<32>) adpcm_main_I10_logsch_faked_0;
  chan(int<32>) adpcm_main_I10_logsch_faked_1;
  chan(int<1>) adpcm_mainencodeGMEM_wh_code_table_USE;
  chan(int<1>) adpcm_mainencodeGMEM_wh_code_table_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_wh_code_table_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_wh_code_table_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_wh_code_table_out;
  chan(int<32>) adpcm_main_I10_GMEM_wh_code_table_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_wh_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_wh_code_table_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_wh_code_table_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_wh_code_table_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_sl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_sl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_sl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_sl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_sl_out;
  chan(int<32>) adpcm_main_I10_GMEM_sl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_sl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_sl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_sl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_sl_faked_2;
  chan(int<1>) adpcm_mainencodelogscl_USE;
  chan(int<32>) adpcm_mainencodelogscl_in_0;
  chan(int<32>) adpcm_mainencodelogscl_in_1;
  chan(int<32>) adpcm_mainencodelogscl_out;
  chan(int<32>) adpcm_main_I10_logscl_faked_;
  chan(int<1>) adpcm_main_I10_logscl_faked_0_USE;
  chan(int<32>) adpcm_main_I10_logscl_faked_0;
  chan(int<32>) adpcm_main_I10_logscl_faked_1;
  chan(int<1>) adpcm_mainencodeGMEM_wl_code_table_USE;
  chan(int<1>) adpcm_mainencodeGMEM_wl_code_table_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_wl_code_table_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_wl_code_table_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_wl_code_table_out;
  chan(int<32>) adpcm_main_I10_GMEM_wl_code_table_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_wl_code_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_wl_code_table_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_wl_code_table_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_wl_code_table_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_plt1_USE;
  chan(int<1>) adpcm_mainencodeGMEM_plt1_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_plt1_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_plt1_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_plt1_out;
  chan(int<32>) adpcm_main_I10_GMEM_plt1_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_plt1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_plt1_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_plt1_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_plt1_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_plt2_USE;
  chan(int<1>) adpcm_mainencodeGMEM_plt2_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_plt2_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_plt2_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_plt2_out;
  chan(int<32>) adpcm_main_I10_GMEM_plt2_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_plt2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_plt2_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_plt2_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_plt2_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_h_USE;
  chan(int<1>) adpcm_mainencodeGMEM_h_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_h_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_h_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_h_out;
  chan(int<32>) adpcm_main_I10_GMEM_h_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_h_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_h_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_h_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_h_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_dh_USE;
  chan(int<1>) adpcm_mainencodeGMEM_dh_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_dh_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_dh_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_dh_out;
  chan(int<32>) adpcm_main_I10_GMEM_dh_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_dh_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_dh_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_dh_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_dh_faked_2;
  chan(int<1>) adpcm_mainencodescalel_USE;
  chan(int<32>) adpcm_mainencodescalel_in_0;
  chan(int<32>) adpcm_mainencodescalel_in_1;
  chan(int<32>) adpcm_mainencodescalel_out;
  chan(int<32>) adpcm_main_I10_scalel_faked_;
  chan(int<1>) adpcm_main_I10_scalel_faked_0_USE;
  chan(int<32>) adpcm_main_I10_scalel_faked_0;
  chan(int<32>) adpcm_main_I10_scalel_faked_1;
  chan(int<1>) adpcm_mainencodeGMEM_ilb_table_USE;
  chan(int<1>) adpcm_mainencodeGMEM_ilb_table_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_ilb_table_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_ilb_table_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_ilb_table_out;
  chan(int<32>) adpcm_main_I10_GMEM_ilb_table_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_ilb_table_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_ilb_table_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_ilb_table_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_tqmf_USE;
  chan(int<1>) adpcm_mainencodeGMEM_tqmf_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_tqmf_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_tqmf_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_tqmf_out;
  chan(int<32>) adpcm_main_I10_GMEM_tqmf_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_tqmf_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_tqmf_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_tqmf_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_tqmf_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_ph_USE;
  chan(int<1>) adpcm_mainencodeGMEM_ph_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_ph_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_ph_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_ph_out;
  chan(int<32>) adpcm_main_I10_GMEM_ph_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_ph_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_ph_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_ph_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_ph_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_ah1_USE;
  chan(int<1>) adpcm_mainencodeGMEM_ah1_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_ah1_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_ah1_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_ah1_out;
  chan(int<32>) adpcm_main_I10_GMEM_ah1_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_ah1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_ah1_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_ah1_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_ah1_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_ah2_USE;
  chan(int<1>) adpcm_mainencodeGMEM_ah2_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_ah2_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_ah2_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_ah2_out;
  chan(int<32>) adpcm_main_I10_GMEM_ah2_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_ah2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_ah2_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_ah2_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_ah2_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_al1_USE;
  chan(int<1>) adpcm_mainencodeGMEM_al1_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_al1_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_al1_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_al1_out;
  chan(int<32>) adpcm_main_I10_GMEM_al1_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_al1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_al1_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_al1_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_al1_faked_2;
  chan(int<1>) adpcm_mainencodefiltep_USE;
  chan(int<32>) adpcm_mainencodefiltep_in_0;
  chan(int<32>) adpcm_mainencodefiltep_in_1;
  chan(int<32>) adpcm_mainencodefiltep_in_2;
  chan(int<32>) adpcm_mainencodefiltep_in_3;
  chan(int<32>) adpcm_mainencodefiltep_out;
  chan(int<32>) adpcm_main_I10_filtep_faked_;
  chan(int<1>) adpcm_main_I10_filtep_faked_0_USE;
  chan(int<32>) adpcm_main_I10_filtep_faked_0;
  chan(int<32>) adpcm_main_I10_filtep_faked_1;
  chan(int<32>) adpcm_main_I10_filtep_faked_2;
  chan(int<32>) adpcm_main_I10_filtep_faked_3;
  chan(int<1>) adpcm_mainencodeGMEM_al2_USE;
  chan(int<1>) adpcm_mainencodeGMEM_al2_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_al2_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_al2_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_al2_out;
  chan(int<32>) adpcm_main_I10_GMEM_al2_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_al2_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_al2_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_al2_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_al2_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_xh_USE;
  chan(int<1>) adpcm_mainencodeGMEM_xh_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_xh_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_xh_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_xh_out;
  chan(int<32>) adpcm_main_I10_GMEM_xh_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_xh_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_xh_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_xh_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_xh_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_xl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_xl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_xl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_xl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_xl_out;
  chan(int<32>) adpcm_main_I10_GMEM_xl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_xl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_xl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_xl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_xl_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_dlt_USE;
  chan(int<1>) adpcm_mainencodeGMEM_dlt_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_dlt_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_dlt_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_dlt_out;
  chan(int<32>) adpcm_main_I10_GMEM_dlt_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_dlt_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_dlt_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_dlt_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_dlt_faked_2;
  chan(int<1>) adpcm_mainencodefiltez_USE;
  chan(int<64>) adpcm_mainencodefiltez_in_0;
  chan(int<64>) adpcm_mainencodefiltez_in_1;
  chan(int<32>) adpcm_mainencodefiltez_out;
  chan(int<32>) adpcm_main_I10_filtez_faked_;
  chan(int<1>) adpcm_main_I10_filtez_faked_0_USE;
  chan(int<64>) adpcm_main_I10_filtez_faked_0;
  chan(int<64>) adpcm_main_I10_filtez_faked_1;
  chan(int<1>) adpcm_mainencodeGMEM_eh_USE;
  chan(int<1>) adpcm_mainencodeGMEM_eh_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_eh_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_eh_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_eh_out;
  chan(int<32>) adpcm_main_I10_GMEM_eh_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_eh_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_eh_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_eh_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_eh_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_plt_USE;
  chan(int<1>) adpcm_mainencodeGMEM_plt_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_plt_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_plt_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_plt_out;
  chan(int<32>) adpcm_main_I10_GMEM_plt_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_plt_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_plt_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_plt_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_plt_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_el_USE;
  chan(int<1>) adpcm_mainencodeGMEM_el_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_el_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_el_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_el_out;
  chan(int<32>) adpcm_main_I10_GMEM_el_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_el_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_el_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_el_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_el_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_rlt_USE;
  chan(int<1>) adpcm_mainencodeGMEM_rlt_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_rlt_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_rlt_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_rlt_out;
  chan(int<32>) adpcm_main_I10_GMEM_rlt_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_rlt_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_rlt_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_rlt_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_rlt_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_ih_USE;
  chan(int<1>) adpcm_mainencodeGMEM_ih_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_ih_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_ih_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_ih_out;
  chan(int<32>) adpcm_main_I10_GMEM_ih_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_ih_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_ih_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_ih_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_ih_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_il_USE;
  chan(int<1>) adpcm_mainencodeGMEM_il_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_il_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_il_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_il_out;
  chan(int<32>) adpcm_main_I10_GMEM_il_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_il_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_il_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_il_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_il_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_szh_USE;
  chan(int<1>) adpcm_mainencodeGMEM_szh_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_szh_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_szh_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_szh_out;
  chan(int<32>) adpcm_main_I10_GMEM_szh_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_szh_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_szh_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_szh_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_szh_faked_2;
  chan(int<1>) adpcm_mainencodeGMEM_szl_USE;
  chan(int<1>) adpcm_mainencodeGMEM_szl_in_0;
  chan(int<64>) adpcm_mainencodeGMEM_szl_in_1;
  chan(int<32>) adpcm_mainencodeGMEM_szl_in_2;
  chan(int<32>) adpcm_mainencodeGMEM_szl_out;
  chan(int<32>) adpcm_main_I10_GMEM_szl_faked_;
  chan(int<1>) adpcm_main_I10_GMEM_szl_faked_0_USE;
  chan(int<1>) adpcm_main_I10_GMEM_szl_faked_0;
  chan(int<64>) adpcm_main_I10_GMEM_szl_faked_1;
  chan(int<32>) adpcm_main_I10_GMEM_szl_faked_2;
  chan(int<1>) adpcm_mainfiltezfiltez_PP0_USE;
  chan(int<1>) adpcm_mainfiltezfiltez_PP0_in_0;
  chan(int<64>) adpcm_mainfiltezfiltez_PP0_in_1;
  chan(int<32>) adpcm_mainfiltezfiltez_PP0_in_2;
  chan(int<32>) adpcm_mainfiltezfiltez_PP0_out;
  chan(int<32>) adpcm_main_I10_filtez_faked_filtez_PP0_faked_;
  chan(int<1>) adpcm_main_I10_filtez_faked_filtez_PP0_faked_0_USE;
  chan(int<1>) adpcm_main_I10_filtez_faked_filtez_PP0_faked_0;
  chan(int<64>) adpcm_main_I10_filtez_faked_filtez_PP0_faked_1;
  chan(int<32>) adpcm_main_I10_filtez_faked_filtez_PP0_faked_2;
  chan(int<32>) adpcm_main_I24_filtez_faked_filtez_PP0_faked_;
  chan(int<1>) adpcm_main_I24_filtez_faked_filtez_PP0_faked_0_USE;
  chan(int<1>) adpcm_main_I24_filtez_faked_filtez_PP0_faked_0;
  chan(int<64>) adpcm_main_I24_filtez_faked_filtez_PP0_faked_1;
  chan(int<32>) adpcm_main_I24_filtez_faked_filtez_PP0_faked_2;
  chan(int<1>) adpcm_mainfiltezfiltez_PP1_USE;
  chan(int<1>) adpcm_mainfiltezfiltez_PP1_in_0;
  chan(int<64>) adpcm_mainfiltezfiltez_PP1_in_1;
  chan(int<32>) adpcm_mainfiltezfiltez_PP1_in_2;
  chan(int<32>) adpcm_mainfiltezfiltez_PP1_out;
  chan(int<32>) adpcm_main_I10_filtez_faked_filtez_PP1_faked_;
  chan(int<1>) adpcm_main_I10_filtez_faked_filtez_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I10_filtez_faked_filtez_PP1_faked_0;
  chan(int<64>) adpcm_main_I10_filtez_faked_filtez_PP1_faked_1;
  chan(int<32>) adpcm_main_I10_filtez_faked_filtez_PP1_faked_2;
  chan(int<32>) adpcm_main_I24_filtez_faked_filtez_PP1_faked_;
  chan(int<1>) adpcm_main_I24_filtez_faked_filtez_PP1_faked_0_USE;
  chan(int<1>) adpcm_main_I24_filtez_faked_filtez_PP1_faked_0;
  chan(int<64>) adpcm_main_I24_filtez_faked_filtez_PP1_faked_1;
  chan(int<32>) adpcm_main_I24_filtez_faked_filtez_PP1_faked_2;
  chan(int<1>) adpcm_maindecodelogschGMEM_wh_code_table_USE;
  chan(int<1>) adpcm_maindecodelogschGMEM_wh_code_table_in_0;
  chan(int<64>) adpcm_maindecodelogschGMEM_wh_code_table_in_1;
  chan(int<32>) adpcm_maindecodelogschGMEM_wh_code_table_in_2;
  chan(int<32>) adpcm_maindecodelogschGMEM_wh_code_table_out;
  chan(int<1>) adpcm_maindecodelogsclGMEM_wl_code_table_USE;
  chan(int<1>) adpcm_maindecodelogsclGMEM_wl_code_table_in_0;
  chan(int<64>) adpcm_maindecodelogsclGMEM_wl_code_table_in_1;
  chan(int<32>) adpcm_maindecodelogsclGMEM_wl_code_table_in_2;
  chan(int<32>) adpcm_maindecodelogsclGMEM_wl_code_table_out;
  chan(int<1>) adpcm_maindecodeupzeroupzero_PP1_USE;
  chan(int<1>) adpcm_maindecodeupzeroupzero_PP1_in_0;
  chan(int<64>) adpcm_maindecodeupzeroupzero_PP1_in_1;
  chan(int<32>) adpcm_maindecodeupzeroupzero_PP1_in_2;
  chan(int<32>) adpcm_maindecodeupzeroupzero_PP1_out;
  chan(int<1>) adpcm_maindecodeupzeroupzero_PP2_USE;
  chan(int<1>) adpcm_maindecodeupzeroupzero_PP2_in_0;
  chan(int<64>) adpcm_maindecodeupzeroupzero_PP2_in_1;
  chan(int<32>) adpcm_maindecodeupzeroupzero_PP2_in_2;
  chan(int<32>) adpcm_maindecodeupzeroupzero_PP2_out;
  chan(int<1>) adpcm_maindecodescalelGMEM_ilb_table_USE;
  chan(int<1>) adpcm_maindecodescalelGMEM_ilb_table_in_0;
  chan(int<64>) adpcm_maindecodescalelGMEM_ilb_table_in_1;
  chan(int<32>) adpcm_maindecodescalelGMEM_ilb_table_in_2;
  chan(int<32>) adpcm_maindecodescalelGMEM_ilb_table_out;
  chan(int<1>) adpcm_maindecodefiltezfiltez_PP0_USE;
  chan(int<1>) adpcm_maindecodefiltezfiltez_PP0_in_0;
  chan(int<64>) adpcm_maindecodefiltezfiltez_PP0_in_1;
  chan(int<32>) adpcm_maindecodefiltezfiltez_PP0_in_2;
  chan(int<32>) adpcm_maindecodefiltezfiltez_PP0_out;
  chan(int<1>) adpcm_maindecodefiltezfiltez_PP1_USE;
  chan(int<1>) adpcm_maindecodefiltezfiltez_PP1_in_0;
  chan(int<64>) adpcm_maindecodefiltezfiltez_PP1_in_1;
  chan(int<32>) adpcm_maindecodefiltezfiltez_PP1_in_2;
  chan(int<32>) adpcm_maindecodefiltezfiltez_PP1_out;
  chan(int<1>) adpcm_mainencodelogschGMEM_wh_code_table_USE;
  chan(int<1>) adpcm_mainencodelogschGMEM_wh_code_table_in_0;
  chan(int<64>) adpcm_mainencodelogschGMEM_wh_code_table_in_1;
  chan(int<32>) adpcm_mainencodelogschGMEM_wh_code_table_in_2;
  chan(int<32>) adpcm_mainencodelogschGMEM_wh_code_table_out;
  chan(int<1>) adpcm_mainencodelogsclGMEM_wl_code_table_USE;
  chan(int<1>) adpcm_mainencodelogsclGMEM_wl_code_table_in_0;
  chan(int<64>) adpcm_mainencodelogsclGMEM_wl_code_table_in_1;
  chan(int<32>) adpcm_mainencodelogsclGMEM_wl_code_table_in_2;
  chan(int<32>) adpcm_mainencodelogsclGMEM_wl_code_table_out;
  chan(int<1>) adpcm_mainencodeupzeroupzero_PP1_USE;
  chan(int<1>) adpcm_mainencodeupzeroupzero_PP1_in_0;
  chan(int<64>) adpcm_mainencodeupzeroupzero_PP1_in_1;
  chan(int<32>) adpcm_mainencodeupzeroupzero_PP1_in_2;
  chan(int<32>) adpcm_mainencodeupzeroupzero_PP1_out;
  chan(int<1>) adpcm_mainencodeupzeroupzero_PP2_USE;
  chan(int<1>) adpcm_mainencodeupzeroupzero_PP2_in_0;
  chan(int<64>) adpcm_mainencodeupzeroupzero_PP2_in_1;
  chan(int<32>) adpcm_mainencodeupzeroupzero_PP2_in_2;
  chan(int<32>) adpcm_mainencodeupzeroupzero_PP2_out;
  chan(int<1>) adpcm_mainencodescalelGMEM_ilb_table_USE;
  chan(int<1>) adpcm_mainencodescalelGMEM_ilb_table_in_0;
  chan(int<64>) adpcm_mainencodescalelGMEM_ilb_table_in_1;
  chan(int<32>) adpcm_mainencodescalelGMEM_ilb_table_in_2;
  chan(int<32>) adpcm_mainencodescalelGMEM_ilb_table_out;
  chan(int<1>) adpcm_mainencodefiltezfiltez_PP0_USE;
  chan(int<1>) adpcm_mainencodefiltezfiltez_PP0_in_0;
  chan(int<64>) adpcm_mainencodefiltezfiltez_PP0_in_1;
  chan(int<32>) adpcm_mainencodefiltezfiltez_PP0_in_2;
  chan(int<32>) adpcm_mainencodefiltezfiltez_PP0_out;
  chan(int<1>) adpcm_mainencodefiltezfiltez_PP1_USE;
  chan(int<1>) adpcm_mainencodefiltezfiltez_PP1_in_0;
  chan(int<64>) adpcm_mainencodefiltezfiltez_PP1_in_1;
  chan(int<32>) adpcm_mainencodefiltezfiltez_PP1_in_2;
  chan(int<32>) adpcm_mainencodefiltezfiltez_PP1_out;
  chan(int<1>) const_adpcm_mainGMEM_szh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_szh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_szh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_szh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_szh_0;
  chan(int<1>) const_adpcm_mainGMEM_szh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_szh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_szh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_szh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_szh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_szh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_szh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_szh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_szh_0;
  chan(int<1>) const_adpcm_mainGMEM_szh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bph__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_bph_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_bph_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bph__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bph__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_bph_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_bph_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bph__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_bph_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_bph_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_bph_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_bph_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_del_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bph__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_del_bph_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_del_bph_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_del_bph_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_bph_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_bph_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bpl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bpl__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bpl__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_bpl_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bpl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_del_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_bpl__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_del_bpl_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_del_bpl_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_del_bpl_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_bpl_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
  chan(int<1>) const_adpcm_mainGMEM_szl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_szl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_szl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_szl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_szl_0;
  chan(int<1>) const_adpcm_mainGMEM_szl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_szl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_szl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_szl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_szl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_szl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_szl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_szl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_szl_0;
  chan(int<1>) const_adpcm_mainGMEM_szl__1_1_;
  chan(int<1>) const_adpcm_mainupzero__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainupzero_0;
  chan(int<1>) loopCondInit_adpcm_mainupzero_0;
  chan(int<1>) const_adpcm_mainupzero__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainupzero_1;
  chan(int<1>) loopCondInit_adpcm_mainupzero_1;
  chan(int<1>) interEnablerMerge_adpcm_mainupzero_0;
  chan(int<1>) interStateSplit_adpcm_mainupzero_0_L;
  chan(int<1>) interStateSplit_adpcm_mainupzero_0_R;
  chan(int<1>) interStateInv_adpcm_mainupzero_0;
  chan(int<1>) const_adpcm_mainupzero__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainupzero_0;
  chan(int<1>) interStateInit_adpcm_mainupzero_0;
  chan(int<1>) interInv_adpcm_mainupzero_0;
  chan(int<1>) const_adpcm_mainupzero__1_3_;
  chan(int<1>) interAnd_adpcm_mainupzero_0;
  chan(int<1>) interFinalSplit_adpcm_mainupzero_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainupzero_0_R;
  chan(int<1>) loopInit_adpcm_mainupzero_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainupzero_0;
  chan(int<1>) const_adpcm_mainupzero__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainupzero_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainupzero_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainupzero_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainupzero_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainupzero_0_R;
  chan(int<1>) loopOr_adpcm_mainupzero_0;
  chan(int<1>) loopXor_adpcm_mainupzero_0;
  chan(int<1>) loopInv_adpcm_mainupzero_0;
  chan(int<1>) const_adpcm_mainupzero__1_4_;
  chan(int<1>) loopInit_adpcm_mainupzero_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainupzero_1;
  chan(int<1>) const_adpcm_mainupzero__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainupzero_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainupzero_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainupzero_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainupzero_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainupzero_1_R;
  chan(int<1>) loopOr_adpcm_mainupzero_1;
  chan(int<1>) loopXor_adpcm_mainupzero_1;
  chan(int<1>) loopInv_adpcm_mainupzero_1;
  chan(int<1>) const_adpcm_mainupzero__1_5_;
  chan(int<32>) interArgMerge_adpcm_mainupzero_0_0;
  chan(int<64>) interArgMerge_adpcm_mainupzero_1_0;
  chan(int<64>) interArgMerge_adpcm_mainupzero_2_0;
  chan(int<1>) const_adpcm_mainGMEM_yh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_yh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_yh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_yh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_yh_0;
  chan(int<1>) const_adpcm_mainGMEM_yh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_yh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_yh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_yh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_yh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_yh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_yh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_yh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_yh_0;
  chan(int<1>) const_adpcm_mainGMEM_yh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_rlt1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rlt1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rlt1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rlt1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rlt1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rlt1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rlt1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rlt1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rlt1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_rlt1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_rlt1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_rlt1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rlt1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rlt1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_rlt2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rlt2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rlt2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rlt2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rlt2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rlt2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rlt2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rlt2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rlt2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_rlt2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_rlt2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_rlt2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rlt2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rlt2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) interInv_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_qq2_code2_table_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_qq2_code2_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_qq2_code2_table_1;
  chan(int<1>) const_adpcm_mainGMEM_qq2_code2_table__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_qq2_code2_table_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_qq2_code2_table_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_qq2_code2_table_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_qq2_code2_table_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
  chan(int<1>) const_adpcm_mainGMEM_delay_dltx__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_dltx_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_dltx_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dltx__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) interInv_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dltx__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_dltx_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_dltx_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dltx__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_dltx_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_dltx_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_dltx_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_dltx_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_delay_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dltx__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_delay_dltx_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_delay_dltx_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_delay_dltx_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_dltx_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_dltx_0_R;
  chan(int<1>) const_adpcm_mainGMEM_accumc__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_accumc_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_accumc_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_accumc_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_accumc_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_accumc_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_accumc_0;
  chan(int<1>) const_adpcm_mainGMEM_accumc__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_accumc_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_accumc_0;
  chan(int<1>) interInv_adpcm_mainGMEM_accumc_0;
  chan(int<1>) const_adpcm_mainGMEM_accumc__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_accumc_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_accumc_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_accumc_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_accumc_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_accumc_0;
  chan(int<1>) const_adpcm_mainGMEM_accumc__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_accumc_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_accumc_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_accumc_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_accumc_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_accumc_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_accumc_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_accumc_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_accumc_0;
  chan(int<1>) const_adpcm_mainGMEM_accumc__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_accumc_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_accumc_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_accumc_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_accumc_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_accumc_0_R;
  chan(int<1>) const_adpcm_mainGMEM_accumd__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_accumd_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_accumd_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_accumd_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_accumd_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_accumd_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_accumd_0;
  chan(int<1>) const_adpcm_mainGMEM_accumd__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_accumd_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_accumd_0;
  chan(int<1>) interInv_adpcm_mainGMEM_accumd_0;
  chan(int<1>) const_adpcm_mainGMEM_accumd__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_accumd_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_accumd_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_accumd_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_accumd_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_accumd_0;
  chan(int<1>) const_adpcm_mainGMEM_accumd__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_accumd_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_accumd_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_accumd_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_accumd_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_accumd_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_accumd_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_accumd_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_accumd_0;
  chan(int<1>) const_adpcm_mainGMEM_accumd__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_accumd_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_accumd_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_accumd_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_accumd_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_accumd_0_R;
  chan(int<1>) const_adpcm_mainGMEM_qq6_code6_table__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq6_code6_table__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_qq6_code6_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq6_code6_table__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_rh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_rh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_rh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_rh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_rh_0;
  chan(int<1>) const_adpcm_mainGMEM_rh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_rh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_rh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_rh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_rh_0;
  chan(int<1>) const_adpcm_mainGMEM_rh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_rl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_rl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_rl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_rl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_rl_0;
  chan(int<1>) const_adpcm_mainGMEM_rl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_rl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_rl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_rl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_rl_0;
  chan(int<1>) const_adpcm_mainGMEM_rl__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_deth__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_deth_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_deth_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_deth_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_deth_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_deth_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_deth__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_deth_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_deth_0;
  chan(int<1>) interInv_adpcm_mainGMEM_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_deth__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_deth_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_deth_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_deth_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_deth_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_deth__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_deth_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_deth_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_deth_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_deth_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_deth_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_deth_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_deth_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_deth__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_deth_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_deth_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_deth_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_deth_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_deth_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ah2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ah2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ah2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ah2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ah2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ah2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ah2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ah2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_ah2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_ah2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_ah2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ah2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ah2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_sh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_sh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_sh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_sh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_sh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_sh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_sh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_sh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ah1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ah1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ah1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ah1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ah1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ah1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ah1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ah1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ah1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_ah1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_ah1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_ah1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ah1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ah1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_detl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_detl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_detl_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_detl_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_detl_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_detl_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_detl__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_detl_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_detl_0;
  chan(int<1>) interInv_adpcm_mainGMEM_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_detl__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_detl_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_detl_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_detl_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_detl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_detl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_detl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_detl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_detl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_detl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_detl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_detl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_detl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_detl__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_detl_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_detl_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_detl_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_detl_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_detl_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_sl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_sl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_sl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_sl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_sl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_sl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_sl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_sl__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_rh1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_rh1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_rh1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_rh1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rh1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rh1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_rh1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_rh1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_rh1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_rh1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_rh1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rh1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rh1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_rh1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_rh1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rh1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rh1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_rh1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rh1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rh1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_rh1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_rh1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_rh1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_rh1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_rh1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_rh1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rh1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rh1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_rh2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_rh2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_rh2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_rh2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rh2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_rh2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_rh2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_rh2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_rh2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_rh2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_rh2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rh2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_rh2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_rh2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_rh2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rh2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rh2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_rh2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rh2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rh2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_rh2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_rh2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_rh2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_rh2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_rh2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_rh2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rh2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_rh2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_delay_dhx__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_dhx_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_dhx_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dhx__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) interInv_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dhx__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_dhx_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_dhx_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dhx__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_dhx_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_dhx_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_dhx_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_dhx_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_delay_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_dhx__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_delay_dhx_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_delay_dhx_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_delay_dhx_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_dhx_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_dhx_0_R;
  chan(int<1>) const_adpcm_mainGMEM_compressed__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_compressed_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_compressed_0;
  chan(int<1>) const_adpcm_mainGMEM_compressed__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_compressed_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_compressed_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_compressed_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_compressed_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_compressed_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_compressed_0;
  chan(int<1>) const_adpcm_mainGMEM_compressed__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_compressed_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_compressed_0;
  chan(int<1>) interInv_adpcm_mainGMEM_compressed_0;
  chan(int<1>) const_adpcm_mainGMEM_compressed__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_compressed_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_compressed_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_compressed_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_compressed_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_compressed_0;
  chan(int<1>) const_adpcm_mainGMEM_compressed__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_compressed_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_compressed_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_compressed_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_compressed_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_compressed_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_compressed_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_compressed_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_compressed_0;
  chan(int<1>) const_adpcm_mainGMEM_compressed__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_compressed_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_compressed_1;
  chan(int<1>) const_adpcm_mainGMEM_compressed__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_compressed_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_compressed_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_compressed_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_compressed_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_compressed_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_compressed_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_compressed_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_compressed_1;
  chan(int<1>) const_adpcm_mainGMEM_compressed__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_compressed_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_compressed_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_compressed_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_compressed_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_compressed_0_R;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_compressed_0;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_compressed_0_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_compressed_0_sub;
  chan(int<32>) adpcm_main_I14_;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_compressed_1;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_compressed_1_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_compressed_1_sub;
  chan(int<32>) adpcm_main_I23_;
  chan(int<1>) const_adpcm_mainGMEM_dec_dh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_dh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_dh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_dh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_dh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_dh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_dh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_dh__1_1_;
  chan(int<1>) const_adpcm_mainlogsch__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainlogsch_0;
  chan(int<1>) loopCondInit_adpcm_mainlogsch_0;
  chan(int<1>) const_adpcm_mainlogsch__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainlogsch_1;
  chan(int<1>) loopCondInit_adpcm_mainlogsch_1;
  chan(int<1>) interEnablerMerge_adpcm_mainlogsch_0;
  chan(int<1>) interStateSplit_adpcm_mainlogsch_0_L;
  chan(int<1>) interStateSplit_adpcm_mainlogsch_0_R;
  chan(int<1>) interStateInv_adpcm_mainlogsch_0;
  chan(int<1>) const_adpcm_mainlogsch__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainlogsch_0;
  chan(int<1>) interStateInit_adpcm_mainlogsch_0;
  chan(int<1>) interInv_adpcm_mainlogsch_0;
  chan(int<1>) const_adpcm_mainlogsch__1_3_;
  chan(int<1>) interAnd_adpcm_mainlogsch_0;
  chan(int<1>) interFinalSplit_adpcm_mainlogsch_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainlogsch_0_R;
  chan(int<1>) loopInit_adpcm_mainlogsch_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainlogsch_0;
  chan(int<1>) const_adpcm_mainlogsch__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogsch_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogsch_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainlogsch_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogsch_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogsch_0_R;
  chan(int<1>) loopOr_adpcm_mainlogsch_0;
  chan(int<1>) loopXor_adpcm_mainlogsch_0;
  chan(int<1>) loopInv_adpcm_mainlogsch_0;
  chan(int<1>) const_adpcm_mainlogsch__1_4_;
  chan(int<1>) loopInit_adpcm_mainlogsch_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainlogsch_1;
  chan(int<1>) const_adpcm_mainlogsch__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogsch_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogsch_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainlogsch_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogsch_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogsch_1_R;
  chan(int<1>) loopOr_adpcm_mainlogsch_1;
  chan(int<1>) loopXor_adpcm_mainlogsch_1;
  chan(int<1>) loopInv_adpcm_mainlogsch_1;
  chan(int<1>) const_adpcm_mainlogsch__1_5_;
  chan(int<32>) interArgMerge_adpcm_mainlogsch_0_0;
  chan(int<32>) interArgMerge_adpcm_mainlogsch_1_0;
  chan(int<32>) interOutSplit_adpcm_mainlogsch_0_L;
  chan(int<32>) interOutSplit_adpcm_mainlogsch_0_R;
  chan(int<1>) const_adpcm_mainGMEM_sh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_sh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_sh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_sh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_sh_0;
  chan(int<1>) const_adpcm_mainGMEM_sh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_sh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_sh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_sh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_sh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_sh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_sh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_sh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_sh_0;
  chan(int<1>) const_adpcm_mainGMEM_sh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rlt_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rlt_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rlt_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rlt_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_rlt_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_sl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_sl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_sl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_sl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_sl_0;
  chan(int<1>) const_adpcm_mainGMEM_sl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_sl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_sl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_sl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_sl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_sl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_sl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_sl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_sl_0;
  chan(int<1>) const_adpcm_mainGMEM_sl__1_1_;
  chan(int<1>) const_adpcm_mainlogscl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainlogscl_0;
  chan(int<1>) loopCondInit_adpcm_mainlogscl_0;
  chan(int<1>) const_adpcm_mainlogscl__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainlogscl_1;
  chan(int<1>) loopCondInit_adpcm_mainlogscl_1;
  chan(int<1>) interEnablerMerge_adpcm_mainlogscl_0;
  chan(int<1>) interStateSplit_adpcm_mainlogscl_0_L;
  chan(int<1>) interStateSplit_adpcm_mainlogscl_0_R;
  chan(int<1>) interStateInv_adpcm_mainlogscl_0;
  chan(int<1>) const_adpcm_mainlogscl__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainlogscl_0;
  chan(int<1>) interStateInit_adpcm_mainlogscl_0;
  chan(int<1>) interInv_adpcm_mainlogscl_0;
  chan(int<1>) const_adpcm_mainlogscl__1_3_;
  chan(int<1>) interAnd_adpcm_mainlogscl_0;
  chan(int<1>) interFinalSplit_adpcm_mainlogscl_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainlogscl_0_R;
  chan(int<1>) loopInit_adpcm_mainlogscl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainlogscl_0;
  chan(int<1>) const_adpcm_mainlogscl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogscl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogscl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainlogscl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogscl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogscl_0_R;
  chan(int<1>) loopOr_adpcm_mainlogscl_0;
  chan(int<1>) loopXor_adpcm_mainlogscl_0;
  chan(int<1>) loopInv_adpcm_mainlogscl_0;
  chan(int<1>) const_adpcm_mainlogscl__1_4_;
  chan(int<1>) loopInit_adpcm_mainlogscl_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainlogscl_1;
  chan(int<1>) const_adpcm_mainlogscl__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogscl_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainlogscl_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainlogscl_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogscl_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainlogscl_1_R;
  chan(int<1>) loopOr_adpcm_mainlogscl_1;
  chan(int<1>) loopXor_adpcm_mainlogscl_1;
  chan(int<1>) loopInv_adpcm_mainlogscl_1;
  chan(int<1>) const_adpcm_mainlogscl__1_5_;
  chan(int<32>) interArgMerge_adpcm_mainlogscl_0_0;
  chan(int<32>) interArgMerge_adpcm_mainlogscl_1_0;
  chan(int<32>) interOutSplit_adpcm_mainlogscl_0_L;
  chan(int<32>) interOutSplit_adpcm_mainlogscl_0_R;
  chan(int<1>) const_adpcm_mainGMEM_xout1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_xout1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_xout1_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_xout1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_xout1_0;
  chan(int<1>) const_adpcm_mainGMEM_xout1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xout1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xout1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_xout1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xout1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xout1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_xout1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_xout1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_xout1_0;
  chan(int<1>) const_adpcm_mainGMEM_xout1__1_1_;
  chan(int<1>) intraEnablerMerge_adpcm_mainGMEM_xout1_0;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_xout1_0_L;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_xout1_0_R;
  chan(int<1>) intraStateInv_adpcm_mainGMEM_xout1_0;
  chan(int<1>) const_adpcm_mainGMEM_xout1__1_2_;
  chan(int<1>) intraStateMerge_adpcm_mainGMEM_xout1_0;
  chan(int<1>) intraStateInit_adpcm_mainGMEM_xout1_0;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_xout1_1;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_xout1_1_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_xout1_1_sub;
  chan(int<1>) intraInv_adpcm_mainGMEM_xout1_0;
  chan(int<1>) const_adpcm_mainGMEM_xout1__1_3_;
  chan(int<1>) intraAnd_adpcm_mainGMEM_xout1_0;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_xout1_0_L;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_xout1_0_R;
  chan(int<1>) intraArgMerge_adpcm_mainGMEM_xout1_0_0;
  chan(int<64>) intraArgMerge_adpcm_mainGMEM_xout1_1_0;
  chan(int<32>) intraArgMerge_adpcm_mainGMEM_xout1_2_0;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_xout1_0_L;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_xout1_0_R;
  chan(int<32>) adpcm_main_I25_;
  chan(int<1>) const_adpcm_mainGMEM_xout2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_xout2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_xout2_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_xout2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_xout2_0;
  chan(int<1>) const_adpcm_mainGMEM_xout2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xout2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xout2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_xout2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xout2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xout2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_xout2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_xout2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_xout2_0;
  chan(int<1>) const_adpcm_mainGMEM_xout2__1_1_;
  chan(int<1>) intraEnablerMerge_adpcm_mainGMEM_xout2_0;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_xout2_0_L;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_xout2_0_R;
  chan(int<1>) intraStateInv_adpcm_mainGMEM_xout2_0;
  chan(int<1>) const_adpcm_mainGMEM_xout2__1_2_;
  chan(int<1>) intraStateMerge_adpcm_mainGMEM_xout2_0;
  chan(int<1>) intraStateInit_adpcm_mainGMEM_xout2_0;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_xout2_1;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_xout2_1_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_xout2_1_sub;
  chan(int<1>) intraInv_adpcm_mainGMEM_xout2_0;
  chan(int<1>) const_adpcm_mainGMEM_xout2__1_3_;
  chan(int<1>) intraAnd_adpcm_mainGMEM_xout2_0;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_xout2_0_L;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_xout2_0_R;
  chan(int<1>) intraArgMerge_adpcm_mainGMEM_xout2_0_0;
  chan(int<64>) intraArgMerge_adpcm_mainGMEM_xout2_1_0;
  chan(int<32>) intraArgMerge_adpcm_mainGMEM_xout2_2_0;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_xout2_0_L;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_xout2_0_R;
  chan(int<32>) adpcm_main_I29_;
  chan(int<1>) const_adpcm_mainGMEM_plt2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_plt2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_plt2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_plt2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_plt2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_plt2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_plt2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_plt2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_plt2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_plt2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_plt2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_plt2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_plt2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_plt2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_plt2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_plt2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_plt2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_plt2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_plt2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_plt2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_plt2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_plt2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_plt2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_plt2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_plt2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_plt2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_plt2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_plt2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_plt1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_plt1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_plt1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_plt1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_plt1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_plt1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_plt1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_plt1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_plt1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_plt1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_plt1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_plt1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_plt1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_plt1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_plt1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_plt1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_plt1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_plt1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_plt1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_plt1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_plt1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_plt1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_plt1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_plt1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_plt1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_plt1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_plt1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_plt1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_szl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_szl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_szl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_szl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_szl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_szl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_szl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_szl__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_szh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_szh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_szh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_szh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_szh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_szh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_szh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_szh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_wl_code_table_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_wl_code_table_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) interInv_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_wl_code_table_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_wl_code_table_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_wl_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_wl_code_table_1;
  chan(int<1>) const_adpcm_mainGMEM_wl_code_table__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_wl_code_table_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_wl_code_table_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_wl_code_table_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_wl_code_table_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_wl_code_table_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dh_0;
  chan(int<1>) const_adpcm_mainGMEM_dh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dh_0;
  chan(int<1>) const_adpcm_mainGMEM_dh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dl_0;
  chan(int<1>) const_adpcm_mainGMEM_dl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dl_0;
  chan(int<1>) const_adpcm_mainGMEM_dl__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_tqmf__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_tqmf_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_tqmf_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) const_adpcm_mainGMEM_tqmf__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) interInv_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) const_adpcm_mainGMEM_tqmf__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_tqmf_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_tqmf_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) const_adpcm_mainGMEM_tqmf__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_tqmf_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_tqmf_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_tqmf_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_tqmf_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_tqmf_0;
  chan(int<1>) const_adpcm_mainGMEM_tqmf__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_tqmf_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_tqmf_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_tqmf_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_tqmf_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_tqmf_0_R;
  chan(int<1>) const_adpcm_mainGMEM_quant26bt_pos__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) const_adpcm_mainGMEM_quant26bt_pos__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_quant26bt_pos_0;
  chan(int<1>) const_adpcm_mainGMEM_quant26bt_pos__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_al1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_al1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_al1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_al1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_al1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_al1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_al1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_al1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_al1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_al1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_al1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_al1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_al1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_al1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_al1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_al1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_al1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_al1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_al1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_al1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_al1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_al1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_al1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_al1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_al1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_al1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_al1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_al1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_al2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_al2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_al2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_al2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_al2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_al2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_al2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_al2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_al2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_al2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_al2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_al2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_al2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_al2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_al2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_al2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_al2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_al2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_al2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_al2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_al2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_al2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_al2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_al2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_al2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_al2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_al2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_al2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dlt__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dlt_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dlt_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dlt_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dlt_0;
  chan(int<1>) const_adpcm_mainGMEM_dlt__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dlt_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dlt_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dlt_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dlt_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dlt_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dlt_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dlt_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dlt_0;
  chan(int<1>) const_adpcm_mainGMEM_dlt__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_eh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_eh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_eh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_eh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_eh_0;
  chan(int<1>) const_adpcm_mainGMEM_eh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_eh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_eh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_eh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_eh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_eh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_eh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_eh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_eh_0;
  chan(int<1>) const_adpcm_mainGMEM_eh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_plt__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_plt_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_plt_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_plt_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_plt_0;
  chan(int<1>) const_adpcm_mainGMEM_plt__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_plt_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_plt_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_plt_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_plt_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_plt_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_plt_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_plt_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_plt_0;
  chan(int<1>) const_adpcm_mainGMEM_plt__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_el__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_el_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_el_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_el_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_el_0;
  chan(int<1>) const_adpcm_mainGMEM_el__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_el_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_el_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_el_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_el_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_el_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_el_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_el_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_el_0;
  chan(int<1>) const_adpcm_mainGMEM_el__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rh1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rh1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rh1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rh1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rh1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rh1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rh1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rh1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_rh1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_rh1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_rh1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_rh1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rh1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rh1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rh2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rh2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rh2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rh2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rh2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rh2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rh2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rh2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_rh2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rh2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_rh2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_rh2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_rh2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rh2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rh2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dltx__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dltx__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dltx__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_dltx_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dltx__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_del_dltx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dltx__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_del_dltx_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_del_dltx_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_del_dltx_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_dltx_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
  chan(int<1>) const_adpcm_mainGMEM_quant26bt_neg__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) const_adpcm_mainGMEM_quant26bt_neg__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_quant26bt_neg_0;
  chan(int<1>) const_adpcm_mainGMEM_quant26bt_neg__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dhx__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dhx__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dhx__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_dhx_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dhx__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_del_dhx_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_del_dhx__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_del_dhx_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_del_dhx_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_del_dhx_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_dhx_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) interInv_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_qq4_code4_table_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_qq4_code4_table_0;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_qq4_code4_table_1;
  chan(int<1>) const_adpcm_mainGMEM_qq4_code4_table__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_qq4_code4_table_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_qq4_code4_table_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_qq4_code4_table_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_qq4_code4_table_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
  chan(int<1>) const_adpcm_mainGMEM_nbh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_nbh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_nbh_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_nbh_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_nbh_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_nbh_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_nbh__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_nbh_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_nbh_0;
  chan(int<1>) interInv_adpcm_mainGMEM_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_nbh__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_nbh_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_nbh_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_nbh_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_nbh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_nbh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_nbh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_nbh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_nbh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_nbh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_nbh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_nbh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_nbh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_nbh__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_nbh_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_nbh_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_nbh_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_nbh_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_nbh_0_R;
  chan(int<1>) const_adpcm_mainGMEM_nbl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_nbl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_nbl_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_nbl_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_nbl_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_nbl_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_nbl__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_nbl_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_nbl_0;
  chan(int<1>) interInv_adpcm_mainGMEM_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_nbl__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_nbl_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_nbl_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_nbl_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_nbl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_nbl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_nbl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_nbl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_nbl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_nbl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_nbl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_nbl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_nbl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_nbl__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_nbl_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_nbl_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_nbl_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_nbl_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_nbl_0_R;
  chan(int<1>) const_adpcm_mainGMEM_ilr__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ilr_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ilr_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_ilr_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ilr_0;
  chan(int<1>) const_adpcm_mainGMEM_ilr__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ilr_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ilr_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ilr_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ilr_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ilr_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ilr_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ilr_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ilr_0;
  chan(int<1>) const_adpcm_mainGMEM_ilr__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_delay_bph__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_bph_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_bph_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bph__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) interInv_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bph__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_bph_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_bph_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bph__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_bph_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_bph_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_bph_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_bph_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_delay_bph_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bph__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_delay_bph_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_delay_bph_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_delay_bph_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_bph_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_bph_0_R;
  chan(int<1>) const_adpcm_mainGMEM_ph1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ph1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ph1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_ph1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ph1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ph1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_ph1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_ph1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_ph1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_ph1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_ph1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ph1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ph1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_ph1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_ph1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ph1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ph1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ph1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ph1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ph1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ph1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ph1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_ph1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_ph1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_ph1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_ph1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ph1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ph1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_ph2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ph2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ph2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_ph2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ph2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ph2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_ph2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_ph2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_ph2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_ph2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_ph2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ph2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ph2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_ph2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_ph2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ph2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ph2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ph2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ph2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ph2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ph2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ph2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_ph2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_ph2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_ph2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_ph2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ph2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ph2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_sph__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_sph_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_sph_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_sph_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_sph_0;
  chan(int<1>) const_adpcm_mainGMEM_sph__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_sph_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_sph_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_sph_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_sph_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_sph_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_sph_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_sph_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_sph_0;
  chan(int<1>) const_adpcm_mainGMEM_sph__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_delay_bpl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_bpl_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_delay_bpl_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bpl__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) interInv_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bpl__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_bpl_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_delay_bpl_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bpl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_bpl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_delay_bpl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_bpl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_delay_bpl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_delay_bpl_0;
  chan(int<1>) const_adpcm_mainGMEM_delay_bpl__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_delay_bpl_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_delay_bpl_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_delay_bpl_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_bpl_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_delay_bpl_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_al2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_al2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_al2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_al2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_al2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_al2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_al2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_al2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_al2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_al2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_al2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_al2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_al2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_al2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_al2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rlt1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rlt1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rlt1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rlt1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rlt1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rlt1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rlt1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rlt1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_rlt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_rlt1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_rlt1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_rlt1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rlt1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rlt1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rlt2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_rlt2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rlt2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_rlt2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rlt2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_rlt2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rlt2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_rlt2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_rlt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_rlt2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_rlt2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_rlt2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_rlt2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rlt2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_rlt2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_dlt__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_dlt__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_dlt_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_dlt_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_dlt_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_dlt_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_dlt_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_dlt__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_spl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_spl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_spl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_spl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_spl_0;
  chan(int<1>) const_adpcm_mainGMEM_spl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_spl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_spl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_spl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_spl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_spl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_spl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_spl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_spl_0;
  chan(int<1>) const_adpcm_mainGMEM_spl__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_al1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_al1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_al1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_al1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_al1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_al1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_al1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_al1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_al1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_al1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_al1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_al1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_al1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_al1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_al1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_al1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_plt_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_plt_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_plt_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_plt_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_plt_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt__1_1_;
  chan(int<1>) const_adpcm_mainuppol1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainuppol1_0;
  chan(int<1>) loopCondInit_adpcm_mainuppol1_0;
  chan(int<1>) const_adpcm_mainuppol1__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainuppol1_1;
  chan(int<1>) loopCondInit_adpcm_mainuppol1_1;
  chan(int<1>) interEnablerMerge_adpcm_mainuppol1_0;
  chan(int<1>) interStateSplit_adpcm_mainuppol1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainuppol1_0_R;
  chan(int<1>) interStateInv_adpcm_mainuppol1_0;
  chan(int<1>) const_adpcm_mainuppol1__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainuppol1_0;
  chan(int<1>) interStateInit_adpcm_mainuppol1_0;
  chan(int<1>) interInv_adpcm_mainuppol1_0;
  chan(int<1>) const_adpcm_mainuppol1__1_3_;
  chan(int<1>) interAnd_adpcm_mainuppol1_0;
  chan(int<1>) interFinalSplit_adpcm_mainuppol1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainuppol1_0_R;
  chan(int<1>) loopInit_adpcm_mainuppol1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainuppol1_0;
  chan(int<1>) const_adpcm_mainuppol1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainuppol1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol1_0_R;
  chan(int<1>) loopOr_adpcm_mainuppol1_0;
  chan(int<1>) loopXor_adpcm_mainuppol1_0;
  chan(int<1>) loopInv_adpcm_mainuppol1_0;
  chan(int<1>) const_adpcm_mainuppol1__1_4_;
  chan(int<1>) loopInit_adpcm_mainuppol1_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainuppol1_1;
  chan(int<1>) const_adpcm_mainuppol1__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol1_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol1_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainuppol1_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol1_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol1_1_R;
  chan(int<1>) loopOr_adpcm_mainuppol1_1;
  chan(int<1>) loopXor_adpcm_mainuppol1_1;
  chan(int<1>) loopInv_adpcm_mainuppol1_1;
  chan(int<1>) const_adpcm_mainuppol1__1_5_;
  chan(int<32>) interArgMerge_adpcm_mainuppol1_0_0;
  chan(int<32>) interArgMerge_adpcm_mainuppol1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainuppol1_2_0;
  chan(int<32>) interArgMerge_adpcm_mainuppol1_3_0;
  chan(int<32>) interOutSplit_adpcm_mainuppol1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainuppol1_0_R;
  chan(int<1>) const_adpcm_mainuppol2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainuppol2_0;
  chan(int<1>) loopCondInit_adpcm_mainuppol2_0;
  chan(int<1>) const_adpcm_mainuppol2__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainuppol2_1;
  chan(int<1>) loopCondInit_adpcm_mainuppol2_1;
  chan(int<1>) interEnablerMerge_adpcm_mainuppol2_0;
  chan(int<1>) interStateSplit_adpcm_mainuppol2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainuppol2_0_R;
  chan(int<1>) interStateInv_adpcm_mainuppol2_0;
  chan(int<1>) const_adpcm_mainuppol2__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainuppol2_0;
  chan(int<1>) interStateInit_adpcm_mainuppol2_0;
  chan(int<1>) interInv_adpcm_mainuppol2_0;
  chan(int<1>) const_adpcm_mainuppol2__1_3_;
  chan(int<1>) interAnd_adpcm_mainuppol2_0;
  chan(int<1>) interFinalSplit_adpcm_mainuppol2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainuppol2_0_R;
  chan(int<1>) loopInit_adpcm_mainuppol2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainuppol2_0;
  chan(int<1>) const_adpcm_mainuppol2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainuppol2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol2_0_R;
  chan(int<1>) loopOr_adpcm_mainuppol2_0;
  chan(int<1>) loopXor_adpcm_mainuppol2_0;
  chan(int<1>) loopInv_adpcm_mainuppol2_0;
  chan(int<1>) const_adpcm_mainuppol2__1_4_;
  chan(int<1>) loopInit_adpcm_mainuppol2_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainuppol2_1;
  chan(int<1>) const_adpcm_mainuppol2__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol2_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainuppol2_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainuppol2_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol2_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainuppol2_1_R;
  chan(int<1>) loopOr_adpcm_mainuppol2_1;
  chan(int<1>) loopXor_adpcm_mainuppol2_1;
  chan(int<1>) loopInv_adpcm_mainuppol2_1;
  chan(int<1>) const_adpcm_mainuppol2__1_5_;
  chan(int<32>) interArgMerge_adpcm_mainuppol2_0_0;
  chan(int<32>) interArgMerge_adpcm_mainuppol2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainuppol2_2_0;
  chan(int<32>) interArgMerge_adpcm_mainuppol2_3_0;
  chan(int<32>) interArgMerge_adpcm_mainuppol2_4_0;
  chan(int<32>) interOutSplit_adpcm_mainuppol2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainuppol2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ilb_table_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ilb_table_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) interInv_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ilb_table_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ilb_table_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ilb_table_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ilb_table_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ilb_table_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ilb_table_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ilb_table_0;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ilb_table_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ilb_table_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ilb_table_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ilb_table_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_ilb_table_1;
  chan(int<1>) const_adpcm_mainGMEM_ilb_table__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_ilb_table_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_ilb_table_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_ilb_table_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ilb_table_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ilb_table_0_R;
  chan(int<1>) const_adpcm_mainGMEM_result__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_result_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_result_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_result_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_result_0;
  chan(int<1>) const_adpcm_mainGMEM_result__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_result_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_result_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_result_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_result_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_result_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_result_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_result_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_result_0;
  chan(int<1>) const_adpcm_mainGMEM_result__1_1_;
  chan(int<1>) intraEnablerMerge_adpcm_mainGMEM_result_0;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_result_0_L;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_result_0_R;
  chan(int<1>) intraStateInv_adpcm_mainGMEM_result_0;
  chan(int<1>) const_adpcm_mainGMEM_result__1_2_;
  chan(int<1>) intraStateMerge_adpcm_mainGMEM_result_0;
  chan(int<1>) intraStateInit_adpcm_mainGMEM_result_0;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_result_0;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_result_0_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_result_0_sub;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_result_1;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_result_1_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_result_1_sub;
  chan(int<1>) intraInv_adpcm_mainGMEM_result_0;
  chan(int<1>) const_adpcm_mainGMEM_result__1_3_;
  chan(int<1>) intraAnd_adpcm_mainGMEM_result_0;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_result_0_L;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_result_0_R;
  chan(int<32>) adpcm_main_I28_;
  chan(int<1>) intraArgMerge_adpcm_mainGMEM_result_0_0;
  chan(int<64>) intraArgMerge_adpcm_mainGMEM_result_1_0;
  chan(int<32>) intraArgMerge_adpcm_mainGMEM_result_2_0;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_result_0_L;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_result_0_R;
  chan(int<32>) adpcm_main_I33_;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_wh_code_table_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_wh_code_table_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) interInv_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_wh_code_table_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_wh_code_table_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_wh_code_table_0;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_wh_code_table_1;
  chan(int<1>) const_adpcm_mainGMEM_wh_code_table__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_wh_code_table_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_wh_code_table_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_wh_code_table_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_wh_code_table_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_wh_code_table_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ph_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ph_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ph_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ph_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_ph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_h__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_h_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_h_0;
  chan(int<1>) const_adpcm_mainGMEM_h__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_h_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_h_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_h_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_h_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_h_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_h_0;
  chan(int<1>) const_adpcm_mainGMEM_h__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_h_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_h_0;
  chan(int<1>) interInv_adpcm_mainGMEM_h_0;
  chan(int<1>) const_adpcm_mainGMEM_h__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_h_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_h_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_h_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_h_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_h_0;
  chan(int<1>) const_adpcm_mainGMEM_h__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_h_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_h_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_h_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_h_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_h_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_h_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_h_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_h_0;
  chan(int<1>) const_adpcm_mainGMEM_h__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_h_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_h_1;
  chan(int<1>) const_adpcm_mainGMEM_h__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_h_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_h_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_h_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_h_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_h_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_h_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_h_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_h_1;
  chan(int<1>) const_adpcm_mainGMEM_h__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_h_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_h_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_h_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_h_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_h_0_R;
  chan(int<1>) const_adpcm_mainscalel__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainscalel_0;
  chan(int<1>) loopCondInit_adpcm_mainscalel_0;
  chan(int<1>) const_adpcm_mainscalel__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainscalel_1;
  chan(int<1>) loopCondInit_adpcm_mainscalel_1;
  chan(int<1>) interEnablerMerge_adpcm_mainscalel_0;
  chan(int<1>) interStateSplit_adpcm_mainscalel_0_L;
  chan(int<1>) interStateSplit_adpcm_mainscalel_0_R;
  chan(int<1>) interStateInv_adpcm_mainscalel_0;
  chan(int<1>) const_adpcm_mainscalel__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainscalel_0;
  chan(int<1>) interStateInit_adpcm_mainscalel_0;
  chan(int<1>) interInv_adpcm_mainscalel_0;
  chan(int<1>) const_adpcm_mainscalel__1_3_;
  chan(int<1>) interAnd_adpcm_mainscalel_0;
  chan(int<1>) interFinalSplit_adpcm_mainscalel_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainscalel_0_R;
  chan(int<1>) loopInit_adpcm_mainscalel_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainscalel_0;
  chan(int<1>) const_adpcm_mainscalel__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainscalel_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainscalel_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainscalel_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainscalel_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainscalel_0_R;
  chan(int<1>) loopOr_adpcm_mainscalel_0;
  chan(int<1>) loopXor_adpcm_mainscalel_0;
  chan(int<1>) loopInv_adpcm_mainscalel_0;
  chan(int<1>) const_adpcm_mainscalel__1_4_;
  chan(int<1>) loopInit_adpcm_mainscalel_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainscalel_1;
  chan(int<1>) const_adpcm_mainscalel__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainscalel_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainscalel_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainscalel_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainscalel_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainscalel_1_R;
  chan(int<1>) loopOr_adpcm_mainscalel_1;
  chan(int<1>) loopXor_adpcm_mainscalel_1;
  chan(int<1>) loopInv_adpcm_mainscalel_1;
  chan(int<1>) const_adpcm_mainscalel__1_5_;
  chan(int<32>) interArgMerge_adpcm_mainscalel_0_0;
  chan(int<32>) interArgMerge_adpcm_mainscalel_1_0;
  chan(int<32>) interOutSplit_adpcm_mainscalel_0_L;
  chan(int<32>) interOutSplit_adpcm_mainscalel_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_deth__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_deth_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_deth_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_deth__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_deth__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_deth_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_deth_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_deth__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_deth_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_deth_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_deth_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_deth_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_deth_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_deth__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_deth_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_deth_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_deth_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_deth_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_deth_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_detl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_detl_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_detl_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_detl__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_detl__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_detl_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_detl_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_detl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_detl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_detl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_detl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_detl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_detl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_detl__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_detl_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_detl_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_detl_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_detl_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_detl_0_R;
  chan(int<1>) const_adpcm_mainGMEM_ph__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ph_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ph_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_ph_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ph_0;
  chan(int<1>) const_adpcm_mainGMEM_ph__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ph_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ph_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ph_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ph_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ph_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ph_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ph_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ph_0;
  chan(int<1>) const_adpcm_mainGMEM_ph__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_ah1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ah1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ah1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_ah1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ah1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ah1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_ah1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_ah1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_ah1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_ah1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_ah1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ah1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ah1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_ah1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_ah1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ah1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ah1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ah1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ah1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ah1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ah1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ah1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ah1_0;
  chan(int<1>) const_adpcm_mainGMEM_ah1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_ah1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_ah1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_ah1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ah1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ah1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_ah2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ah2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ah2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_ah2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ah2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ah2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_ah2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_ah2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_ah2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_ah2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_ah2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ah2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ah2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_ah2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_ah2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ah2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ah2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ah2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ah2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ah2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ah2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ah2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ah2_0;
  chan(int<1>) const_adpcm_mainGMEM_ah2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_ah2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_ah2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_ah2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ah2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ah2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_xd__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_xd_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_xd_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_xd_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_xd_0;
  chan(int<1>) const_adpcm_mainGMEM_xd__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xd_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xd_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_xd_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xd_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xd_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_xd_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_xd_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_xd_0;
  chan(int<1>) const_adpcm_mainGMEM_xd__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_decis_levl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) const_adpcm_mainGMEM_decis_levl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_decis_levl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_decis_levl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_decis_levl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_decis_levl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_decis_levl_0;
  chan(int<1>) const_adpcm_mainGMEM_decis_levl__1_1_;
  chan(int<1>) const_adpcm_mainfiltep__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainfiltep_0;
  chan(int<1>) loopCondInit_adpcm_mainfiltep_0;
  chan(int<1>) const_adpcm_mainfiltep__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainfiltep_1;
  chan(int<1>) loopCondInit_adpcm_mainfiltep_1;
  chan(int<1>) interEnablerMerge_adpcm_mainfiltep_0;
  chan(int<1>) interStateSplit_adpcm_mainfiltep_0_L;
  chan(int<1>) interStateSplit_adpcm_mainfiltep_0_R;
  chan(int<1>) interStateInv_adpcm_mainfiltep_0;
  chan(int<1>) const_adpcm_mainfiltep__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainfiltep_0;
  chan(int<1>) interStateInit_adpcm_mainfiltep_0;
  chan(int<1>) interInv_adpcm_mainfiltep_0;
  chan(int<1>) const_adpcm_mainfiltep__1_3_;
  chan(int<1>) interAnd_adpcm_mainfiltep_0;
  chan(int<1>) interFinalSplit_adpcm_mainfiltep_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainfiltep_0_R;
  chan(int<1>) loopInit_adpcm_mainfiltep_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainfiltep_0;
  chan(int<1>) const_adpcm_mainfiltep__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltep_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltep_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainfiltep_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltep_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltep_0_R;
  chan(int<1>) loopOr_adpcm_mainfiltep_0;
  chan(int<1>) loopXor_adpcm_mainfiltep_0;
  chan(int<1>) loopInv_adpcm_mainfiltep_0;
  chan(int<1>) const_adpcm_mainfiltep__1_4_;
  chan(int<1>) loopInit_adpcm_mainfiltep_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainfiltep_1;
  chan(int<1>) const_adpcm_mainfiltep__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltep_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltep_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainfiltep_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltep_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltep_1_R;
  chan(int<1>) loopOr_adpcm_mainfiltep_1;
  chan(int<1>) loopXor_adpcm_mainfiltep_1;
  chan(int<1>) loopInv_adpcm_mainfiltep_1;
  chan(int<1>) const_adpcm_mainfiltep__1_5_;
  chan(int<32>) interArgMerge_adpcm_mainfiltep_0_0;
  chan(int<32>) interArgMerge_adpcm_mainfiltep_1_0;
  chan(int<32>) interArgMerge_adpcm_mainfiltep_2_0;
  chan(int<32>) interArgMerge_adpcm_mainfiltep_3_0;
  chan(int<32>) interOutSplit_adpcm_mainfiltep_0_L;
  chan(int<32>) interOutSplit_adpcm_mainfiltep_0_R;
  chan(int<1>) const_adpcm_mainGMEM_xh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_xh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_xh_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_xh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_xh_0;
  chan(int<1>) const_adpcm_mainGMEM_xh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_xh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_xh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_xh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_xh_0;
  chan(int<1>) const_adpcm_mainGMEM_xh__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbh__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_nbh_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_nbh_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbh__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbh__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_nbh_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_nbh_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbh__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_nbh_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_nbh_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_nbh_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_nbh_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_nbh_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbh__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_nbh_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_nbh_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_nbh_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_nbh_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_nbh_0_R;
  chan(int<1>) const_adpcm_mainGMEM_xl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_xl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_xl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_xl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_xl_0;
  chan(int<1>) const_adpcm_mainGMEM_xl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_xl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_xl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_xl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_xl_0;
  chan(int<1>) const_adpcm_mainGMEM_xl__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_nbl_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_nbl_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbl__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbl__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_nbl_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_nbl_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_nbl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_nbl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_nbl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_nbl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_nbl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_nbl__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_nbl_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_nbl_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_nbl_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_nbl_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_nbl_0_R;
  chan(int<1>) const_adpcm_mainfiltez__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainfiltez_0;
  chan(int<1>) loopCondInit_adpcm_mainfiltez_0;
  chan(int<1>) const_adpcm_mainfiltez__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainfiltez_1;
  chan(int<1>) loopCondInit_adpcm_mainfiltez_1;
  chan(int<1>) interEnablerMerge_adpcm_mainfiltez_0;
  chan(int<1>) interStateSplit_adpcm_mainfiltez_0_L;
  chan(int<1>) interStateSplit_adpcm_mainfiltez_0_R;
  chan(int<1>) interStateInv_adpcm_mainfiltez_0;
  chan(int<1>) const_adpcm_mainfiltez__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainfiltez_0;
  chan(int<1>) interStateInit_adpcm_mainfiltez_0;
  chan(int<1>) interInv_adpcm_mainfiltez_0;
  chan(int<1>) const_adpcm_mainfiltez__1_3_;
  chan(int<1>) interAnd_adpcm_mainfiltez_0;
  chan(int<1>) interFinalSplit_adpcm_mainfiltez_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainfiltez_0_R;
  chan(int<1>) loopInit_adpcm_mainfiltez_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainfiltez_0;
  chan(int<1>) const_adpcm_mainfiltez__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltez_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltez_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainfiltez_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltez_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltez_0_R;
  chan(int<1>) loopOr_adpcm_mainfiltez_0;
  chan(int<1>) loopXor_adpcm_mainfiltez_0;
  chan(int<1>) loopInv_adpcm_mainfiltez_0;
  chan(int<1>) const_adpcm_mainfiltez__1_4_;
  chan(int<1>) loopInit_adpcm_mainfiltez_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainfiltez_1;
  chan(int<1>) const_adpcm_mainfiltez__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltez_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainfiltez_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainfiltez_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltez_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainfiltez_1_R;
  chan(int<1>) loopOr_adpcm_mainfiltez_1;
  chan(int<1>) loopXor_adpcm_mainfiltez_1;
  chan(int<1>) loopInv_adpcm_mainfiltez_1;
  chan(int<1>) const_adpcm_mainfiltez__1_5_;
  chan(int<64>) interArgMerge_adpcm_mainfiltez_0_0;
  chan(int<64>) interArgMerge_adpcm_mainfiltez_1_0;
  chan(int<32>) interOutSplit_adpcm_mainfiltez_0_L;
  chan(int<32>) interOutSplit_adpcm_mainfiltez_0_R;
  chan(int<1>) const_adpcm_mainGMEM_xs__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_xs_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_xs_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_xs_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_xs_0;
  chan(int<1>) const_adpcm_mainGMEM_xs__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xs_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_xs_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_xs_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xs_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_xs_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_xs_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_xs_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_xs_0;
  chan(int<1>) const_adpcm_mainGMEM_xs__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_plt1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_plt1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_plt1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_plt1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_plt1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_plt1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_plt1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_plt1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_plt1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_plt1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_plt1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_plt1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_plt1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_plt1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_plt2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_plt2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_plt2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_plt2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_plt2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_plt2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_plt2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_plt2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_plt2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_plt2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_plt2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_plt2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_plt2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_plt2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_plt2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_ih__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ih_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ih_0;
  chan(int<1>) const_adpcm_mainGMEM_ih__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_ih_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_ih_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_ih_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ih_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_ih_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_ih_0;
  chan(int<1>) const_adpcm_mainGMEM_ih__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_ih_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_ih_0;
  chan(int<1>) interInv_adpcm_mainGMEM_ih_0;
  chan(int<1>) const_adpcm_mainGMEM_ih__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_ih_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ih_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_ih_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_ih_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ih_0;
  chan(int<1>) const_adpcm_mainGMEM_ih__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ih_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ih_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ih_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ih_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ih_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ih_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_ih_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_ih_0;
  chan(int<1>) const_adpcm_mainGMEM_ih__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_ih_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_ih_1;
  chan(int<1>) const_adpcm_mainGMEM_ih__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ih_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_ih_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_ih_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ih_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_ih_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_ih_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_ih_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_ih_1;
  chan(int<1>) const_adpcm_mainGMEM_ih__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_ih_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_ih_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_ih_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ih_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_ih_0_R;
  chan(int<1>) const_adpcm_mainGMEM_rlt__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_rlt_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_rlt_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_rlt_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_rlt_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rlt_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_rlt_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_rlt_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rlt_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_rlt_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_rlt_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_rlt_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_rlt_0;
  chan(int<1>) const_adpcm_mainGMEM_rlt__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph1__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ph1_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ph1_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph1__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph1__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ph1_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ph1_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph1__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ph1_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ph1_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ph1_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ph1_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_ph1_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph1__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_ph1_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_ph1_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_ph1_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ph1_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ph1_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph2__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ph2_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_dec_ph2_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph2__1_1_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) interInv_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph2__1_2_;
  chan(int<1>) interAnd_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ph2_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_dec_ph2_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph2__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ph2_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_ph2_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ph2_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_ph2_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_ph2_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_ph2__1_3_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_dec_ph2_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_dec_ph2_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_dec_ph2_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ph2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_dec_ph2_0_R;
  chan(int<1>) const_adpcm_mainGMEM_dec_sph__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_sph__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_sph_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_sph_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_sph_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_sph_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_sph_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_sph__1_1_;
  chan(int<1>) const_adpcm_mainGMEM_il__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_il_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_il_0;
  chan(int<1>) const_adpcm_mainGMEM_il__1_1_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_il_1;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_il_1;
  chan(int<1>) interEnablerMerge_adpcm_mainGMEM_il_0;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_il_0_L;
  chan(int<1>) interStateSplit_adpcm_mainGMEM_il_0_R;
  chan(int<1>) interStateInv_adpcm_mainGMEM_il_0;
  chan(int<1>) const_adpcm_mainGMEM_il__1_2_;
  chan(int<1>) interStateMerge_adpcm_mainGMEM_il_0;
  chan(int<1>) interStateInit_adpcm_mainGMEM_il_0;
  chan(int<1>) interInv_adpcm_mainGMEM_il_0;
  chan(int<1>) const_adpcm_mainGMEM_il__1_3_;
  chan(int<1>) interAnd_adpcm_mainGMEM_il_0;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_il_0_L;
  chan(int<1>) interFinalSplit_adpcm_mainGMEM_il_0_R;
  chan(int<1>) loopInit_adpcm_mainGMEM_il_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_il_0;
  chan(int<1>) const_adpcm_mainGMEM_il__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_il_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_il_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_il_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_il_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_il_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_il_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_il_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_il_0;
  chan(int<1>) const_adpcm_mainGMEM_il__1_4_;
  chan(int<1>) loopInit_adpcm_mainGMEM_il_1;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_il_1;
  chan(int<1>) const_adpcm_mainGMEM_il__0_1_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_il_1_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_il_1_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_il_1;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_il_1_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_il_1_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_il_1;
  chan(int<1>) loopXor_adpcm_mainGMEM_il_1;
  chan(int<1>) loopInv_adpcm_mainGMEM_il_1;
  chan(int<1>) const_adpcm_mainGMEM_il__1_5_;
  chan(int<1>) interArgMerge_adpcm_mainGMEM_il_0_0;
  chan(int<64>) interArgMerge_adpcm_mainGMEM_il_1_0;
  chan(int<32>) interArgMerge_adpcm_mainGMEM_il_2_0;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_il_0_L;
  chan(int<32>) interOutSplit_adpcm_mainGMEM_il_0_R;
  chan(int<1>) const_adpcm_mainGMEM_test_data__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_test_data_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_test_data_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_test_data_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_test_data_0;
  chan(int<1>) const_adpcm_mainGMEM_test_data__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_test_data_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_test_data_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_test_data_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_test_data_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_test_data_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_test_data_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_test_data_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_test_data_0;
  chan(int<1>) const_adpcm_mainGMEM_test_data__1_1_;
  chan(int<1>) intraEnablerMerge_adpcm_mainGMEM_test_data_0;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_test_data_0_L;
  chan(int<1>) intraStateSplit_adpcm_mainGMEM_test_data_0_R;
  chan(int<1>) intraStateInv_adpcm_mainGMEM_test_data_0;
  chan(int<1>) const_adpcm_mainGMEM_test_data__1_2_;
  chan(int<1>) intraStateMerge_adpcm_mainGMEM_test_data_0;
  chan(int<1>) intraStateInit_adpcm_mainGMEM_test_data_0;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_test_data_0;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_test_data_0_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_test_data_0_sub;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_test_data_1;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_test_data_1_source;
  chan(int<1>) intraEnabler_adpcm_mainGMEM_test_data_1_sub;
  chan(int<1>) intraInv_adpcm_mainGMEM_test_data_0;
  chan(int<1>) const_adpcm_mainGMEM_test_data__1_3_;
  chan(int<1>) intraAnd_adpcm_mainGMEM_test_data_0;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_test_data_0_L;
  chan(int<1>) intraFinalSplit_adpcm_mainGMEM_test_data_0_R;
  chan(int<32>) adpcm_main_I5_;
  chan(int<1>) intraArgMerge_adpcm_mainGMEM_test_data_0_0;
  chan(int<64>) intraArgMerge_adpcm_mainGMEM_test_data_1_0;
  chan(int<32>) intraArgMerge_adpcm_mainGMEM_test_data_2_0;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_test_data_0_L;
  chan(int<32>) intraOutSplit_adpcm_mainGMEM_test_data_0_R;
  chan(int<32>) adpcm_main_I9_;
  chan(int<1>) const_adpcm_mainGMEM_dec_spl__1_0_;
  chan(int<1>) loopCondMerge_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) loopCondInit_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) loopInit_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) loopBbSelectMerge_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_spl__0_0_;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_spl_0_L;
  chan(int<1>) loopBbSelectSplit_adpcm_mainGMEM_dec_spl_0_R;
  chan(int<1>) loopCondSelectMerge_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_spl_0_L;
  chan(int<1>) loopCondSelectSplit_adpcm_mainGMEM_dec_spl_0_R;
  chan(int<1>) loopOr_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) loopXor_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) loopInv_adpcm_mainGMEM_dec_spl_0;
  chan(int<1>) const_adpcm_mainGMEM_dec_spl__1_1_;
  chan(int<1>) FAC__Buff_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table;
  chan(int<1>) Merge_FAC_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_L;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_R;
  chan(int<1>) FAC_Sink_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table;
  chan(int<1>) FAC_Init_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table;
  chan(int<32>) interArgMerge_adpcm_mainlogschGMEM_wh_code_table_0;
  chan(int<1>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_L;
  chan(int<1>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_R;
  chan(int<64>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_1_0_L;
  chan(int<64>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_1_0_R;
  chan(int<32>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_2_0_R;
  chan(int<1>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_USE_L;
  chan(int<1>) interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_USE_R;
  chan(int<1>) FAC__Buff_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table;
  chan(int<1>) Merge_FAC_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_L;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_R;
  chan(int<1>) FAC_Sink_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table;
  chan(int<1>) FAC_Init_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table;
  chan(int<32>) interArgMerge_adpcm_mainlogsclGMEM_wl_code_table_0;
  chan(int<1>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_L;
  chan(int<1>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_R;
  chan(int<64>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_1_0_L;
  chan(int<64>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_1_0_R;
  chan(int<32>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_2_0_R;
  chan(int<1>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_USE_L;
  chan(int<1>) interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_USE_R;
  chan(int<1>) FAC__Buff_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2;
  chan(int<1>) Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_L;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_R;
  chan(int<1>) FAC_Sink_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2;
  chan(int<1>) FAC_Init_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2;
  chan(int<32>) interArgMerge_adpcm_mainupzeroupzero_PP2_0;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_L;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_R;
  chan(int<64>) interOutSplit_adpcm_mainupzeroupzero_PP2_1_0_L;
  chan(int<64>) interOutSplit_adpcm_mainupzeroupzero_PP2_1_0_R;
  chan(int<32>) interOutSplit_adpcm_mainupzeroupzero_PP2_2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainupzeroupzero_PP2_2_0_R;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_USE_L;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_USE_R;
  chan(int<1>) FAC__Buff_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1;
  chan(int<1>) Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_L;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_R;
  chan(int<1>) FAC_Sink_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1;
  chan(int<1>) FAC_Init_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1;
  chan(int<32>) interArgMerge_adpcm_mainupzeroupzero_PP1_0;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_L;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_R;
  chan(int<64>) interOutSplit_adpcm_mainupzeroupzero_PP1_1_0_L;
  chan(int<64>) interOutSplit_adpcm_mainupzeroupzero_PP1_1_0_R;
  chan(int<32>) interOutSplit_adpcm_mainupzeroupzero_PP1_2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainupzeroupzero_PP1_2_0_R;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_USE_L;
  chan(int<1>) interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_USE_R;
  chan(int<1>) FAC__Buff_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table;
  chan(int<1>) Merge_FAC_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_L;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_R;
  chan(int<1>) FAC_Sink_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table;
  chan(int<1>) FAC_Init_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table;
  chan(int<32>) interArgMerge_adpcm_mainscalelGMEM_ilb_table_0;
  chan(int<1>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_L;
  chan(int<1>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_R;
  chan(int<64>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_1_0_L;
  chan(int<64>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_1_0_R;
  chan(int<32>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_2_0_R;
  chan(int<1>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_USE_L;
  chan(int<1>) interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_USE_R;
  chan(int<1>) FAC__Buff_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1;
  chan(int<1>) Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_L;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_R;
  chan(int<1>) FAC_Sink_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1;
  chan(int<1>) FAC_Init_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1;
  chan(int<32>) interArgMerge_adpcm_mainfiltezfiltez_PP1_0;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_L;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_R;
  chan(int<64>) interOutSplit_adpcm_mainfiltezfiltez_PP1_1_0_L;
  chan(int<64>) interOutSplit_adpcm_mainfiltezfiltez_PP1_1_0_R;
  chan(int<32>) interOutSplit_adpcm_mainfiltezfiltez_PP1_2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainfiltezfiltez_PP1_2_0_R;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_USE_L;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_USE_R;
  chan(int<1>) FAC__Buff_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0;
  chan(int<1>) Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_L;
  chan(int<1>) FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_R;
  chan(int<1>) FAC_Sink_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0;
  chan(int<1>) FAC_Init_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0;
  chan(int<32>) interArgMerge_adpcm_mainfiltezfiltez_PP0_0;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_L;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_R;
  chan(int<64>) interOutSplit_adpcm_mainfiltezfiltez_PP0_1_0_L;
  chan(int<64>) interOutSplit_adpcm_mainfiltezfiltez_PP0_1_0_R;
  chan(int<32>) interOutSplit_adpcm_mainfiltezfiltez_PP0_2_0_L;
  chan(int<32>) interOutSplit_adpcm_mainfiltezfiltez_PP0_2_0_R;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_USE_L;
  chan(int<1>) interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_USE_R;
  chan(int<1>) sink0;
  chan(int<1>) sink1;
  chan(int<1>) sink2;
  chan(int<1>) sink3;
  chan(int<1>) sink4;
  chan(int<1>) sink5;
  chan(int<1>) sink6;
  chan(int<1>) sink7;
  chan(int<1>) sink8;
  chan(int<1>) sink9;
  chan(int<1>) sink10;
  chan(int<1>) sink11;
  chan(int<1>) sink12;
  chan(int<1>) sink13;
  chan(int<1>) sink14;
  chan(int<1>) sink15;
  chan(int<1>) sink16;
  chan(int<1>) sink17;
  chan(int<1>) sink18;
  chan(int<1>) sink19;
  chan(int<1>) sink20;
  chan(int<1>) sink21;
  chan(int<1>) sink22;
  chan(int<1>) sink23;
  chan(int<1>) sink24;
  chan(int<1>) sink25;
  chan(int<1>) sink26;
  chan(int<1>) sink27;
  chan(int<1>) sink28;
  chan(int<1>) sink29;
  chan(int<1>) sink30;
  chan(int<1>) sink31;
  chan(int<1>) sink32;
  chan(int<1>) sink33;
  chan(int<1>) sink34;
  chan(int<1>) sink35;
  chan(int<1>) sink36;
  chan(int<1>) sink37;
  chan(int<1>) sink38;
  chan(int<1>) sink39;
  chan(int<1>) sink40;
  chan(int<1>) sink41;
  chan(int<1>) sink42;
  chan(int<1>) sink43;
  chan(int<1>) sink44;
  chan(int<1>) sink45;
  chan(int<1>) sink46;
  chan(int<1>) sink47;
  chan(int<1>) sink48;
  chan(int<1>) sink49;
  chan(int<1>) sink50;
  chan(int<1>) sink51;
  chan(int<1>) sink52;
  chan(int<1>) sink53;
  chan(int<1>) sink54;
  chan(int<1>) sink55;
  chan(int<1>) sink56;
  chan(int<1>) sink57;
  chan(int<1>) sink58;
  chan(int<1>) sink59;
  chan(int<1>) sink60;
  chan(int<1>) sink61;
  chan(int<1>) sink62;
  chan(int<1>) sink63;
  chan(int<1>) sink64;
  chan(int<1>) sink65;
  chan(int<1>) sink66;
  chan(int<1>) sink67;
  chan(int<1>) sink68;
  chan(int<1>) sink69;
  chan(int<1>) sink70;
  chan(int<1>) sink71;
  chan(int<1>) sink72;
  chan(int<1>) sink73;
  chan(int<1>) sink74;
  chan(int<1>) sink75;
  chan(int<1>) sink76;
  chan(int<1>) sink77;
  chan(int<1>) sink78;
  chan(int<1>) sink79;
  chan(int<1>) sink80;
  chan(int<1>) sink81;
  chan(int<1>) sink82;
  chan(int<1>) sink83;
  chan(int<1>) sink84;
  chan(int<1>) sink85;
  chan(int<1>) sink86;
  chan(int<1>) sink87;
  chan(int<1>) sink88;
  chan(int<1>) sink89;
  chan(int<1>) sink90;
  chan(int<1>) sink91;
  chan(int<1>) sink92;
  chan(int<1>) sink93;
  chan(int<32>) sink94;
  chan(int<1>) sink95;
  chan(int<1>) sink96;
  chan(int<1>) sink97;
  chan(int<1>) sink98;
  chan(int<1>) sink99;
  chan(int<1>) sink100;
  chan(int<1>) sink101;
  chan(int<1>) sink102;
  chan(int<1>) sink103;
  chan(int<1>) sink104;
  chan(int<1>) sink105;
  chan(int<1>) sink106;
  chan(int<1>) sink107;
  chan(int<1>) sink108;
  chan(int<1>) sink109;
  chan(int<1>) sink110;
  chan(int<1>) sink111;
  chan(int<1>) sink112;
  chan(int<1>) sink113;
  chan(int<1>) sink114;
  chan(int<1>) sink115;
  chan(int<1>) sink116;
  chan(int<1>) sink117;
  chan(int<1>) sink118;
  chan(int<1>) sink119;
  chan(int<1>) sink120;
  chan(int<1>) sink121;
  chan(int<1>) sink122;
  chan(int<1>) sink123;
  chan(int<1>) sink124;
  chan(int<1>) sink125;
  chan(int<1>) sink126;
  chan(int<1>) sink127;
  chan(int<1>) sink128;
  chan(int<1>) sink129;
  chan(int<1>) sink130;
  chan(int<1>) sink131;
  chan(int<1>) sink132;
  chan(int<1>) sink133;
  chan(int<1>) sink134;
  chan(int<1>) sink135;
  chan(int<1>) sink136;
  chan(int<1>) sink137;
  chan(int<1>) sink138;
  chan(int<1>) sink139;
  chan(int<1>) sink140;
  chan(int<1>) sink141;
  chan(int<1>) sink142;
  chan(int<1>) sink143;
  chan(int<1>) sink144;
  chan(int<1>) sink145;
  chan(int<1>) sink146;
  chan(int<1>) sink147;
  chan(int<1>) sink148;
  chan(int<1>) sink149;
  chan(int<1>) sink150;
  chan(int<1>) sink151;
  chan(int<1>) sink152;
  chan(int<1>) sink153;
  chan(int<1>) sink154;
  chan(int<1>) sink155;
  chan(int<1>) sink156;
  chan(int<1>) sink157;
  chan(int<1>) sink158;
  chan(int<1>) sink159;
  chan(int<1>) sink160;
  chan(int<1>) sink161;
  chan(int<1>) sink162;
  chan(int<1>) sink163;
  chan(int<1>) sink164;
  chan(int<1>) sink165;
  chan(int<1>) sink166;
  chan(int<1>) sink167;
  chan(int<1>) sink168;
  chan(int<1>) sink169;
  chan(int<1>) sink170;
  chan(int<1>) sink171;
  chan(int<1>) sink172;
  chan(int<1>) sink173;
  chan(int<1>) sink174;
  chan(int<1>) sink175;
  chan(int<1>) sink176;
  chan(int<1>) sink177;
  chan(int<1>) sink178;
  chan(int<1>) sink179;
  chan(int<1>) sink180;
  chan(int<1>) sink181;
  chan(int<1>) sink182;
  chan(int<1>) sink183;
  chan(int<1>) sink184;
  chan(int<1>) sink185;
  chan(int<1>) sink186;
  chan(int<1>) sink187;
  chan(int<1>) sink188;
  chan(int<1>) sink189;
  chan(int<1>) sink190;
  chan(int<1>) sink191;
  chan(int<1>) sink192;
  chan(int<1>) sink193;
  chan(int<1>) sink194;
  chan(int<1>) sink195;
  chan(int<1>) sink196;
  chan(int<1>) sink197;
  chan(int<1>) sink198;
  chan(int<32>) sink199;
  chan(int<1>) sink200;
  chan(int<1>) sink201;
  chan(int<1>) sink202;
  chan(int<1>) sink203;
  chan(int<32>) sink204;
  chan(int<1>) sink205;
  chan(int<1>) sink206;
  chan(int<1>) sink207;
  chan(int<1>) sink208;
  chan(int<1>) sink209;
  chan(int<1>) sink210;
  chan(int<1>) sink211;
  chan(int<1>) sink212;
  chan(int<1>) sink213;
  chan(int<1>) sink214;
  chan(int<1>) sink215;
  chan(int<1>) sink216;
  chan(int<1>) sink217;
  chan(int<1>) sink218;
  chan(int<1>) sink219;
  chan(int<1>) sink220;
  chan(int<1>) sink221;
  chan(int<1>) sink222;
  chan(int<1>) sink223;
  chan(int<1>) sink224;
  chan(int<1>) sink225;
  chan(int<1>) sink226;
  chan(int<1>) sink227;
  chan(int<1>) sink228;
  chan(int<1>) sink229;
  chan(int<1>) sink230;
  chan(int<1>) sink231;
  chan(int<1>) sink232;
  chan(int<1>) sink233;
  chan(int<1>) sink234;
  chan(int<1>) sink235;
  chan(int<1>) sink236;
  chan(int<1>) sink237;
  chan(int<1>) sink238;
  chan(int<1>) sink239;
  chan(int<1>) sink240;
  chan(int<1>) sink241;
  chan(int<1>) sink242;
  chan(int<1>) sink243;
  chan(int<1>) sink244;
  chan(int<1>) sink245;
  chan(int<1>) sink246;
  chan(int<32>) sink247;
  chan(int<32>) sink248;
  chan(int<1>) sink249;
  chan(int<1>) sink250;
  chan(int<1>) sink251;
  chan(int<1>) sink252;
  chan(int<1>) sink253;
  chan(int<1>) sink254;
  chan(int<1>) sink255;
  chan(int<1>) sink256;
  chan(int<1>) sink257;
  chan(int<1>) sink258;
  chan(int<1>) sink259;
  chan(int<1>) sink260;
  chan(int<1>) sink261;
  chan(int<1>) sink262;
  chan(int<1>) sink263;
  chan(int<1>) sink264;
  chan(int<1>) sink265;
  chan(int<1>) sink266;
  chan(int<1>) sink267;
  chan(int<1>) sink268;
  chan(int<1>) sink269;
  chan(int<1>) sink270;
  chan(int<1>) sink271;
  chan(int<1>) sink272;
  chan(int<1>) sink273;
  chan(int<1>) sink274;
  chan(int<1>) sink275;
  chan(int<1>) sink276;
  chan(int<1>) sink277;
  chan(int<1>) sink278;
  chan(int<1>) sink279;
  chan(int<1>) sink280;
  chan(int<1>) sink281;
  chan(int<1>) sink282;
  chan(int<1>) sink283;
  chan(int<1>) sink284;
  chan(int<1>) sink285;
  chan(int<1>) sink286;
  chan(int<1>) sink287;
  chan(int<1>) sink288;
  chan(int<1>) sink289;
  chan(int<1>) sink290;
  chan(int<1>) sink291;
  chan(int<1>) sink292;
  chan(int<1>) sink293;
  chan(int<1>) sink294;
  chan(int<1>) sink295;
  chan(int<1>) sink296;
  chan(int<1>) sink297;
  chan(int<1>) sink298;
  chan(int<1>) sink299;
  chan(int<1>) sink300;
  chan(int<1>) sink301;
  chan(int<1>) sink302;
  chan(int<1>) sink303;
  chan(int<1>) sink304;
  chan(int<1>) sink305;
  chan(int<1>) sink306;
  chan(int<1>) sink307;
  chan(int<1>) sink308;
  chan(int<1>) sink309;
  chan(int<1>) sink310;
  chan(int<1>) sink311;
  chan(int<1>) sink312;
  chan(int<1>) sink313;
  chan(int<1>) sink314;
  chan(int<1>) sink315;
  chan(int<1>) sink316;
  chan(int<1>) sink317;
  chan(int<1>) sink318;
  chan(int<1>) sink319;
  /* Handle invocations */
  logsch logsch_inst(adpcm_mainlogsch_in_0, adpcm_mainlogsch_in_1, adpcm_mainlogschGMEM_wh_code_table_out, adpcm_mainlogsch_out, adpcm_mainlogschGMEM_wh_code_table_in_0, adpcm_mainlogschGMEM_wh_code_table_in_1, adpcm_mainlogschGMEM_wh_code_table_in_2, adpcm_mainlogschGMEM_wh_code_table_USE);

  uppol1 uppol1_inst(adpcm_mainuppol1_in_0, adpcm_mainuppol1_in_1, adpcm_mainuppol1_in_2, adpcm_mainuppol1_in_3, adpcm_mainuppol1_out);

  uppol2 uppol2_inst(adpcm_mainuppol2_in_0, adpcm_mainuppol2_in_1, adpcm_mainuppol2_in_2, adpcm_mainuppol2_in_3, adpcm_mainuppol2_in_4, adpcm_mainuppol2_out);

  reset reset_inst(adpcm_mainresetGMEM_dec_del_dltx_out, adpcm_mainresetGMEM_delay_bph_out, adpcm_mainresetGMEM_dec_del_bpl_out, adpcm_mainresetGMEM_plt1_out, adpcm_mainresetGMEM_plt2_out, adpcm_mainresetGMEM_rlt1_out, adpcm_mainresetGMEM_rlt2_out, adpcm_mainresetGMEM_dec_del_dhx_out, adpcm_mainresetGMEM_delay_bpl_out, adpcm_mainresetGMEM_delay_dltx_out, adpcm_mainresetGMEM_accumc_out, adpcm_mainresetGMEM_accumd_out, adpcm_mainresetGMEM_dec_deth_out, adpcm_mainresetGMEM_dec_detl_out, adpcm_mainresetGMEM_nbh_out, adpcm_mainresetGMEM_tqmf_out, adpcm_mainresetGMEM_ah1_out, adpcm_mainresetGMEM_ah2_out, adpcm_mainresetGMEM_nbl_out, adpcm_mainresetGMEM_al1_out, adpcm_mainresetGMEM_al2_out, adpcm_mainresetGMEM_dec_nbh_out, adpcm_mainresetGMEM_deth_out, adpcm_mainresetGMEM_dec_ah2_out, adpcm_mainresetGMEM_dec_nbl_out, adpcm_mainresetGMEM_dec_ah1_out, adpcm_mainresetGMEM_detl_out, adpcm_mainresetGMEM_ph2_out, adpcm_mainresetGMEM_rh1_out, adpcm_mainresetGMEM_rh2_out, adpcm_mainresetGMEM_dec_plt2_out, adpcm_mainresetGMEM_dec_rlt1_out, adpcm_mainresetGMEM_ph1_out, adpcm_mainresetGMEM_dec_rlt2_out, adpcm_mainresetGMEM_dec_plt1_out, adpcm_mainresetGMEM_dec_al1_out, adpcm_mainresetGMEM_dec_al2_out, adpcm_mainresetGMEM_dec_ph2_out, adpcm_mainresetGMEM_dec_rh1_out, adpcm_mainresetGMEM_dec_rh2_out, adpcm_mainresetGMEM_delay_dhx_out, adpcm_mainresetGMEM_dec_del_bph_out, adpcm_mainresetGMEM_dec_ph1_out, adpcm_mainreset_out, adpcm_mainresetGMEM_dec_del_dltx_in_0, adpcm_mainresetGMEM_dec_del_dltx_in_1, adpcm_mainresetGMEM_dec_del_dltx_in_2, adpcm_mainresetGMEM_dec_del_dltx_USE, adpcm_mainresetGMEM_delay_bph_in_0, adpcm_mainresetGMEM_delay_bph_in_1, adpcm_mainresetGMEM_delay_bph_in_2, adpcm_mainresetGMEM_delay_bph_USE, adpcm_mainresetGMEM_dec_del_bpl_in_0, adpcm_mainresetGMEM_dec_del_bpl_in_1, adpcm_mainresetGMEM_dec_del_bpl_in_2, adpcm_mainresetGMEM_dec_del_bpl_USE, adpcm_mainresetGMEM_plt1_in_0, adpcm_mainresetGMEM_plt1_in_1, adpcm_mainresetGMEM_plt1_in_2, adpcm_mainresetGMEM_plt1_USE, adpcm_mainresetGMEM_plt2_in_0, adpcm_mainresetGMEM_plt2_in_1, adpcm_mainresetGMEM_plt2_in_2, adpcm_mainresetGMEM_plt2_USE, adpcm_mainresetGMEM_rlt1_in_0, adpcm_mainresetGMEM_rlt1_in_1, adpcm_mainresetGMEM_rlt1_in_2, adpcm_mainresetGMEM_rlt1_USE, adpcm_mainresetGMEM_rlt2_in_0, adpcm_mainresetGMEM_rlt2_in_1, adpcm_mainresetGMEM_rlt2_in_2, adpcm_mainresetGMEM_rlt2_USE, adpcm_mainresetGMEM_dec_del_dhx_in_0, adpcm_mainresetGMEM_dec_del_dhx_in_1, adpcm_mainresetGMEM_dec_del_dhx_in_2, adpcm_mainresetGMEM_dec_del_dhx_USE, adpcm_mainresetGMEM_delay_bpl_in_0, adpcm_mainresetGMEM_delay_bpl_in_1, adpcm_mainresetGMEM_delay_bpl_in_2, adpcm_mainresetGMEM_delay_bpl_USE, adpcm_mainresetGMEM_delay_dltx_in_0, adpcm_mainresetGMEM_delay_dltx_in_1, adpcm_mainresetGMEM_delay_dltx_in_2, adpcm_mainresetGMEM_delay_dltx_USE, adpcm_mainresetGMEM_accumc_in_0, adpcm_mainresetGMEM_accumc_in_1, adpcm_mainresetGMEM_accumc_in_2, adpcm_mainresetGMEM_accumc_USE, adpcm_mainresetGMEM_accumd_in_0, adpcm_mainresetGMEM_accumd_in_1, adpcm_mainresetGMEM_accumd_in_2, adpcm_mainresetGMEM_accumd_USE, adpcm_mainresetGMEM_dec_deth_in_0, adpcm_mainresetGMEM_dec_deth_in_1, adpcm_mainresetGMEM_dec_deth_in_2, adpcm_mainresetGMEM_dec_deth_USE, adpcm_mainresetGMEM_dec_detl_in_0, adpcm_mainresetGMEM_dec_detl_in_1, adpcm_mainresetGMEM_dec_detl_in_2, adpcm_mainresetGMEM_dec_detl_USE, adpcm_mainresetGMEM_nbh_in_0, adpcm_mainresetGMEM_nbh_in_1, adpcm_mainresetGMEM_nbh_in_2, adpcm_mainresetGMEM_nbh_USE, adpcm_mainresetGMEM_tqmf_in_0, adpcm_mainresetGMEM_tqmf_in_1, adpcm_mainresetGMEM_tqmf_in_2, adpcm_mainresetGMEM_tqmf_USE, adpcm_mainresetGMEM_ah1_in_0, adpcm_mainresetGMEM_ah1_in_1, adpcm_mainresetGMEM_ah1_in_2, adpcm_mainresetGMEM_ah1_USE, adpcm_mainresetGMEM_ah2_in_0, adpcm_mainresetGMEM_ah2_in_1, adpcm_mainresetGMEM_ah2_in_2, adpcm_mainresetGMEM_ah2_USE, adpcm_mainresetGMEM_nbl_in_0, adpcm_mainresetGMEM_nbl_in_1, adpcm_mainresetGMEM_nbl_in_2, adpcm_mainresetGMEM_nbl_USE, adpcm_mainresetGMEM_al1_in_0, adpcm_mainresetGMEM_al1_in_1, adpcm_mainresetGMEM_al1_in_2, adpcm_mainresetGMEM_al1_USE, adpcm_mainresetGMEM_al2_in_0, adpcm_mainresetGMEM_al2_in_1, adpcm_mainresetGMEM_al2_in_2, adpcm_mainresetGMEM_al2_USE, adpcm_mainresetGMEM_dec_nbh_in_0, adpcm_mainresetGMEM_dec_nbh_in_1, adpcm_mainresetGMEM_dec_nbh_in_2, adpcm_mainresetGMEM_dec_nbh_USE, adpcm_mainresetGMEM_deth_in_0, adpcm_mainresetGMEM_deth_in_1, adpcm_mainresetGMEM_deth_in_2, adpcm_mainresetGMEM_deth_USE, adpcm_mainresetGMEM_dec_ah2_in_0, adpcm_mainresetGMEM_dec_ah2_in_1, adpcm_mainresetGMEM_dec_ah2_in_2, adpcm_mainresetGMEM_dec_ah2_USE, adpcm_mainresetGMEM_dec_nbl_in_0, adpcm_mainresetGMEM_dec_nbl_in_1, adpcm_mainresetGMEM_dec_nbl_in_2, adpcm_mainresetGMEM_dec_nbl_USE, adpcm_mainresetGMEM_dec_ah1_in_0, adpcm_mainresetGMEM_dec_ah1_in_1, adpcm_mainresetGMEM_dec_ah1_in_2, adpcm_mainresetGMEM_dec_ah1_USE, adpcm_mainresetGMEM_detl_in_0, adpcm_mainresetGMEM_detl_in_1, adpcm_mainresetGMEM_detl_in_2, adpcm_mainresetGMEM_detl_USE, adpcm_mainresetGMEM_ph2_in_0, adpcm_mainresetGMEM_ph2_in_1, adpcm_mainresetGMEM_ph2_in_2, adpcm_mainresetGMEM_ph2_USE, adpcm_mainresetGMEM_rh1_in_0, adpcm_mainresetGMEM_rh1_in_1, adpcm_mainresetGMEM_rh1_in_2, adpcm_mainresetGMEM_rh1_USE, adpcm_mainresetGMEM_rh2_in_0, adpcm_mainresetGMEM_rh2_in_1, adpcm_mainresetGMEM_rh2_in_2, adpcm_mainresetGMEM_rh2_USE, adpcm_mainresetGMEM_dec_plt2_in_0, adpcm_mainresetGMEM_dec_plt2_in_1, adpcm_mainresetGMEM_dec_plt2_in_2, adpcm_mainresetGMEM_dec_plt2_USE, adpcm_mainresetGMEM_dec_rlt1_in_0, adpcm_mainresetGMEM_dec_rlt1_in_1, adpcm_mainresetGMEM_dec_rlt1_in_2, adpcm_mainresetGMEM_dec_rlt1_USE, adpcm_mainresetGMEM_ph1_in_0, adpcm_mainresetGMEM_ph1_in_1, adpcm_mainresetGMEM_ph1_in_2, adpcm_mainresetGMEM_ph1_USE, adpcm_mainresetGMEM_dec_rlt2_in_0, adpcm_mainresetGMEM_dec_rlt2_in_1, adpcm_mainresetGMEM_dec_rlt2_in_2, adpcm_mainresetGMEM_dec_rlt2_USE, adpcm_mainresetGMEM_dec_plt1_in_0, adpcm_mainresetGMEM_dec_plt1_in_1, adpcm_mainresetGMEM_dec_plt1_in_2, adpcm_mainresetGMEM_dec_plt1_USE, adpcm_mainresetGMEM_dec_al1_in_0, adpcm_mainresetGMEM_dec_al1_in_1, adpcm_mainresetGMEM_dec_al1_in_2, adpcm_mainresetGMEM_dec_al1_USE, adpcm_mainresetGMEM_dec_al2_in_0, adpcm_mainresetGMEM_dec_al2_in_1, adpcm_mainresetGMEM_dec_al2_in_2, adpcm_mainresetGMEM_dec_al2_USE, adpcm_mainresetGMEM_dec_ph2_in_0, adpcm_mainresetGMEM_dec_ph2_in_1, adpcm_mainresetGMEM_dec_ph2_in_2, adpcm_mainresetGMEM_dec_ph2_USE, adpcm_mainresetGMEM_dec_rh1_in_0, adpcm_mainresetGMEM_dec_rh1_in_1, adpcm_mainresetGMEM_dec_rh1_in_2, adpcm_mainresetGMEM_dec_rh1_USE, adpcm_mainresetGMEM_dec_rh2_in_0, adpcm_mainresetGMEM_dec_rh2_in_1, adpcm_mainresetGMEM_dec_rh2_in_2, adpcm_mainresetGMEM_dec_rh2_USE, adpcm_mainresetGMEM_delay_dhx_in_0, adpcm_mainresetGMEM_delay_dhx_in_1, adpcm_mainresetGMEM_delay_dhx_in_2, adpcm_mainresetGMEM_delay_dhx_USE, adpcm_mainresetGMEM_dec_del_bph_in_0, adpcm_mainresetGMEM_dec_del_bph_in_1, adpcm_mainresetGMEM_dec_del_bph_in_2, adpcm_mainresetGMEM_dec_del_bph_USE, adpcm_mainresetGMEM_dec_ph1_in_0, adpcm_mainresetGMEM_dec_ph1_in_1, adpcm_mainresetGMEM_dec_ph1_in_2, adpcm_mainresetGMEM_dec_ph1_USE);

  decode decode_inst(adpcm_maindecode_in_0, adpcm_maindecodeGMEM_dec_del_dltx_out, adpcm_maindecodeGMEM_dec_del_bph_out, adpcm_maindecodeGMEM_dec_del_bpl_out, adpcm_maindecodeupzero_out, adpcm_maindecodeupzero_PP1_out, adpcm_maindecodeupzero_PP2_out, adpcm_maindecodeGMEM_dec_del_dhx_out, adpcm_maindecodeGMEM_qq2_code2_table_out, adpcm_maindecodeGMEM_qq4_code4_table_out, adpcm_maindecodeGMEM_accumc_out, adpcm_maindecodeGMEM_accumd_out, adpcm_maindecodeGMEM_qq6_code6_table_out, adpcm_maindecodeGMEM_rh_out, adpcm_maindecodeGMEM_rl_out, adpcm_maindecodeGMEM_dec_ah1_out, adpcm_maindecodeGMEM_dec_sh_out, adpcm_maindecodeGMEM_dec_ah2_out, adpcm_maindecodeGMEM_ilr_out, adpcm_maindecodeGMEM_dec_al1_out, adpcm_maindecodeGMEM_dec_sl_out, adpcm_maindecodeGMEM_dec_al2_out, adpcm_maindecodeGMEM_dec_rlt1_out, adpcm_maindecodeGMEM_dec_rlt2_out, adpcm_maindecodeGMEM_dec_dlt_out, adpcm_maindecodeGMEM_dec_dh_out, adpcm_maindecodefiltez_PP0_out, adpcm_maindecodefiltez_PP1_out, adpcm_maindecodeGMEM_dec_plt_out, adpcm_maindecodeuppol1_out, adpcm_maindecodeGMEM_dec_rlt_out, adpcm_maindecodeuppol2_out, adpcm_maindecodelogscl_out, adpcm_maindecodeGMEM_wl_code_table_out, adpcm_maindecodeGMEM_dec_szh_out, adpcm_maindecodeGMEM_xout1_out, adpcm_maindecodeGMEM_xout2_out, adpcm_maindecodeGMEM_dec_ph_out, adpcm_maindecodeGMEM_dec_szl_out, adpcm_maindecodelogsch_out, adpcm_maindecodeGMEM_wh_code_table_out, adpcm_maindecodeGMEM_h_out, adpcm_maindecodescalel_out, adpcm_maindecodeGMEM_ilb_table_out, adpcm_maindecodeGMEM_dl_out, adpcm_maindecodeGMEM_dec_deth_out, adpcm_maindecodeGMEM_dec_detl_out, adpcm_maindecodeGMEM_xd_out, adpcm_maindecodefiltep_out, adpcm_maindecodeGMEM_dec_nbh_out, adpcm_maindecodeGMEM_dec_nbl_out, adpcm_maindecodefiltez_out, adpcm_maindecodeGMEM_xs_out, adpcm_maindecodeGMEM_dec_plt1_out, adpcm_maindecodeGMEM_dec_plt2_out, adpcm_maindecodeGMEM_ih_out, adpcm_maindecodeGMEM_dec_ph1_out, adpcm_maindecodeGMEM_dec_ph2_out, adpcm_maindecodeGMEM_il_out, adpcm_maindecodeGMEM_dec_rh1_out, adpcm_maindecodeGMEM_dec_rh2_out, adpcm_maindecodeGMEM_dec_sph_out, adpcm_maindecodeGMEM_dec_spl_out, adpcm_maindecodelogschGMEM_wh_code_table_USE, adpcm_maindecodelogschGMEM_wh_code_table_in_0, adpcm_maindecodelogschGMEM_wh_code_table_in_1, adpcm_maindecodelogschGMEM_wh_code_table_in_2, adpcm_maindecodelogsclGMEM_wl_code_table_USE, adpcm_maindecodelogsclGMEM_wl_code_table_in_0, adpcm_maindecodelogsclGMEM_wl_code_table_in_1, adpcm_maindecodelogsclGMEM_wl_code_table_in_2, adpcm_maindecodeupzeroupzero_PP1_USE, adpcm_maindecodeupzeroupzero_PP1_in_0, adpcm_maindecodeupzeroupzero_PP1_in_1, adpcm_maindecodeupzeroupzero_PP1_in_2, adpcm_maindecodeupzeroupzero_PP2_USE, adpcm_maindecodeupzeroupzero_PP2_in_0, adpcm_maindecodeupzeroupzero_PP2_in_1, adpcm_maindecodeupzeroupzero_PP2_in_2, adpcm_maindecodescalelGMEM_ilb_table_USE, adpcm_maindecodescalelGMEM_ilb_table_in_0, adpcm_maindecodescalelGMEM_ilb_table_in_1, adpcm_maindecodescalelGMEM_ilb_table_in_2, adpcm_maindecodefiltezfiltez_PP0_USE, adpcm_maindecodefiltezfiltez_PP0_in_0, adpcm_maindecodefiltezfiltez_PP0_in_1, adpcm_maindecodefiltezfiltez_PP0_in_2, adpcm_maindecodefiltezfiltez_PP1_USE, adpcm_maindecodefiltezfiltez_PP1_in_0, adpcm_maindecodefiltezfiltez_PP1_in_1, adpcm_maindecodefiltezfiltez_PP1_in_2, adpcm_maindecode_out, adpcm_maindecodeGMEM_dec_del_dltx_in_0, adpcm_maindecodeGMEM_dec_del_dltx_in_1, adpcm_maindecodeGMEM_dec_del_dltx_in_2, adpcm_maindecodeGMEM_dec_del_dltx_USE, adpcm_maindecodeGMEM_dec_del_bph_in_0, adpcm_maindecodeGMEM_dec_del_bph_in_1, adpcm_maindecodeGMEM_dec_del_bph_in_2, adpcm_maindecodeGMEM_dec_del_bph_USE, adpcm_maindecodeGMEM_dec_del_bpl_in_0, adpcm_maindecodeGMEM_dec_del_bpl_in_1, adpcm_maindecodeGMEM_dec_del_bpl_in_2, adpcm_maindecodeGMEM_dec_del_bpl_USE, adpcm_maindecodeupzero_in_0, adpcm_maindecodeupzero_in_1, adpcm_maindecodeupzero_in_2, adpcm_maindecodeupzero_USE, adpcm_maindecodeupzero_PP1_in_0, adpcm_maindecodeupzero_PP1_in_1, adpcm_maindecodeupzero_PP1_in_2, adpcm_maindecodeupzero_PP1_USE, adpcm_maindecodeupzero_PP2_in_0, adpcm_maindecodeupzero_PP2_in_1, adpcm_maindecodeupzero_PP2_in_2, adpcm_maindecodeupzero_PP2_USE, adpcm_maindecodeGMEM_dec_del_dhx_in_0, adpcm_maindecodeGMEM_dec_del_dhx_in_1, adpcm_maindecodeGMEM_dec_del_dhx_in_2, adpcm_maindecodeGMEM_dec_del_dhx_USE, adpcm_maindecodeGMEM_qq2_code2_table_in_0, adpcm_maindecodeGMEM_qq2_code2_table_in_1, adpcm_maindecodeGMEM_qq2_code2_table_in_2, adpcm_maindecodeGMEM_qq2_code2_table_USE, adpcm_maindecodeGMEM_qq4_code4_table_in_0, adpcm_maindecodeGMEM_qq4_code4_table_in_1, adpcm_maindecodeGMEM_qq4_code4_table_in_2, adpcm_maindecodeGMEM_qq4_code4_table_USE, adpcm_maindecodeGMEM_accumc_in_0, adpcm_maindecodeGMEM_accumc_in_1, adpcm_maindecodeGMEM_accumc_in_2, adpcm_maindecodeGMEM_accumc_USE, adpcm_maindecodeGMEM_accumd_in_0, adpcm_maindecodeGMEM_accumd_in_1, adpcm_maindecodeGMEM_accumd_in_2, adpcm_maindecodeGMEM_accumd_USE, adpcm_maindecodeGMEM_qq6_code6_table_in_0, adpcm_maindecodeGMEM_qq6_code6_table_in_1, adpcm_maindecodeGMEM_qq6_code6_table_in_2, adpcm_maindecodeGMEM_qq6_code6_table_USE, adpcm_maindecodeGMEM_rh_in_0, adpcm_maindecodeGMEM_rh_in_1, adpcm_maindecodeGMEM_rh_in_2, adpcm_maindecodeGMEM_rh_USE, adpcm_maindecodeGMEM_rl_in_0, adpcm_maindecodeGMEM_rl_in_1, adpcm_maindecodeGMEM_rl_in_2, adpcm_maindecodeGMEM_rl_USE, adpcm_maindecodeGMEM_dec_ah1_in_0, adpcm_maindecodeGMEM_dec_ah1_in_1, adpcm_maindecodeGMEM_dec_ah1_in_2, adpcm_maindecodeGMEM_dec_ah1_USE, adpcm_maindecodeGMEM_dec_sh_in_0, adpcm_maindecodeGMEM_dec_sh_in_1, adpcm_maindecodeGMEM_dec_sh_in_2, adpcm_maindecodeGMEM_dec_sh_USE, adpcm_maindecodeGMEM_dec_ah2_in_0, adpcm_maindecodeGMEM_dec_ah2_in_1, adpcm_maindecodeGMEM_dec_ah2_in_2, adpcm_maindecodeGMEM_dec_ah2_USE, adpcm_maindecodeGMEM_ilr_in_0, adpcm_maindecodeGMEM_ilr_in_1, adpcm_maindecodeGMEM_ilr_in_2, adpcm_maindecodeGMEM_ilr_USE, adpcm_maindecodeGMEM_dec_al1_in_0, adpcm_maindecodeGMEM_dec_al1_in_1, adpcm_maindecodeGMEM_dec_al1_in_2, adpcm_maindecodeGMEM_dec_al1_USE, adpcm_maindecodeGMEM_dec_sl_in_0, adpcm_maindecodeGMEM_dec_sl_in_1, adpcm_maindecodeGMEM_dec_sl_in_2, adpcm_maindecodeGMEM_dec_sl_USE, adpcm_maindecodeGMEM_dec_al2_in_0, adpcm_maindecodeGMEM_dec_al2_in_1, adpcm_maindecodeGMEM_dec_al2_in_2, adpcm_maindecodeGMEM_dec_al2_USE, adpcm_maindecodeGMEM_dec_rlt1_in_0, adpcm_maindecodeGMEM_dec_rlt1_in_1, adpcm_maindecodeGMEM_dec_rlt1_in_2, adpcm_maindecodeGMEM_dec_rlt1_USE, adpcm_maindecodeGMEM_dec_rlt2_in_0, adpcm_maindecodeGMEM_dec_rlt2_in_1, adpcm_maindecodeGMEM_dec_rlt2_in_2, adpcm_maindecodeGMEM_dec_rlt2_USE, adpcm_maindecodeGMEM_dec_dlt_in_0, adpcm_maindecodeGMEM_dec_dlt_in_1, adpcm_maindecodeGMEM_dec_dlt_in_2, adpcm_maindecodeGMEM_dec_dlt_USE, adpcm_maindecodeGMEM_dec_dh_in_0, adpcm_maindecodeGMEM_dec_dh_in_1, adpcm_maindecodeGMEM_dec_dh_in_2, adpcm_maindecodeGMEM_dec_dh_USE, adpcm_maindecodefiltez_PP0_in_0, adpcm_maindecodefiltez_PP0_in_1, adpcm_maindecodefiltez_PP0_in_2, adpcm_maindecodefiltez_PP0_USE, adpcm_maindecodefiltez_PP1_in_0, adpcm_maindecodefiltez_PP1_in_1, adpcm_maindecodefiltez_PP1_in_2, adpcm_maindecodefiltez_PP1_USE, adpcm_maindecodeGMEM_dec_plt_in_0, adpcm_maindecodeGMEM_dec_plt_in_1, adpcm_maindecodeGMEM_dec_plt_in_2, adpcm_maindecodeGMEM_dec_plt_USE, adpcm_maindecodeuppol1_in_0, adpcm_maindecodeuppol1_in_1, adpcm_maindecodeuppol1_in_2, adpcm_maindecodeuppol1_in_3, adpcm_maindecodeuppol1_USE, adpcm_maindecodeGMEM_dec_rlt_in_0, adpcm_maindecodeGMEM_dec_rlt_in_1, adpcm_maindecodeGMEM_dec_rlt_in_2, adpcm_maindecodeGMEM_dec_rlt_USE, adpcm_maindecodeuppol2_in_0, adpcm_maindecodeuppol2_in_1, adpcm_maindecodeuppol2_in_2, adpcm_maindecodeuppol2_in_3, adpcm_maindecodeuppol2_in_4, adpcm_maindecodeuppol2_USE, adpcm_maindecodelogscl_in_0, adpcm_maindecodelogscl_in_1, adpcm_maindecodelogscl_USE, adpcm_maindecodeGMEM_wl_code_table_in_0, adpcm_maindecodeGMEM_wl_code_table_in_1, adpcm_maindecodeGMEM_wl_code_table_in_2, adpcm_maindecodeGMEM_wl_code_table_USE, adpcm_maindecodeGMEM_dec_szh_in_0, adpcm_maindecodeGMEM_dec_szh_in_1, adpcm_maindecodeGMEM_dec_szh_in_2, adpcm_maindecodeGMEM_dec_szh_USE, adpcm_maindecodeGMEM_xout1_in_0, adpcm_maindecodeGMEM_xout1_in_1, adpcm_maindecodeGMEM_xout1_in_2, adpcm_maindecodeGMEM_xout1_USE, adpcm_maindecodeGMEM_xout2_in_0, adpcm_maindecodeGMEM_xout2_in_1, adpcm_maindecodeGMEM_xout2_in_2, adpcm_maindecodeGMEM_xout2_USE, adpcm_maindecodeGMEM_dec_ph_in_0, adpcm_maindecodeGMEM_dec_ph_in_1, adpcm_maindecodeGMEM_dec_ph_in_2, adpcm_maindecodeGMEM_dec_ph_USE, adpcm_maindecodeGMEM_dec_szl_in_0, adpcm_maindecodeGMEM_dec_szl_in_1, adpcm_maindecodeGMEM_dec_szl_in_2, adpcm_maindecodeGMEM_dec_szl_USE, adpcm_maindecodelogsch_in_0, adpcm_maindecodelogsch_in_1, adpcm_maindecodelogsch_USE, adpcm_maindecodeGMEM_wh_code_table_in_0, adpcm_maindecodeGMEM_wh_code_table_in_1, adpcm_maindecodeGMEM_wh_code_table_in_2, adpcm_maindecodeGMEM_wh_code_table_USE, adpcm_maindecodeGMEM_h_in_0, adpcm_maindecodeGMEM_h_in_1, adpcm_maindecodeGMEM_h_in_2, adpcm_maindecodeGMEM_h_USE, adpcm_maindecodescalel_in_0, adpcm_maindecodescalel_in_1, adpcm_maindecodescalel_USE, adpcm_maindecodeGMEM_ilb_table_in_0, adpcm_maindecodeGMEM_ilb_table_in_1, adpcm_maindecodeGMEM_ilb_table_in_2, adpcm_maindecodeGMEM_ilb_table_USE, adpcm_maindecodeGMEM_dl_in_0, adpcm_maindecodeGMEM_dl_in_1, adpcm_maindecodeGMEM_dl_in_2, adpcm_maindecodeGMEM_dl_USE, adpcm_maindecodeGMEM_dec_deth_in_0, adpcm_maindecodeGMEM_dec_deth_in_1, adpcm_maindecodeGMEM_dec_deth_in_2, adpcm_maindecodeGMEM_dec_deth_USE, adpcm_maindecodeGMEM_dec_detl_in_0, adpcm_maindecodeGMEM_dec_detl_in_1, adpcm_maindecodeGMEM_dec_detl_in_2, adpcm_maindecodeGMEM_dec_detl_USE, adpcm_maindecodeGMEM_xd_in_0, adpcm_maindecodeGMEM_xd_in_1, adpcm_maindecodeGMEM_xd_in_2, adpcm_maindecodeGMEM_xd_USE, adpcm_maindecodefiltep_in_0, adpcm_maindecodefiltep_in_1, adpcm_maindecodefiltep_in_2, adpcm_maindecodefiltep_in_3, adpcm_maindecodefiltep_USE, adpcm_maindecodeGMEM_dec_nbh_in_0, adpcm_maindecodeGMEM_dec_nbh_in_1, adpcm_maindecodeGMEM_dec_nbh_in_2, adpcm_maindecodeGMEM_dec_nbh_USE, adpcm_maindecodeGMEM_dec_nbl_in_0, adpcm_maindecodeGMEM_dec_nbl_in_1, adpcm_maindecodeGMEM_dec_nbl_in_2, adpcm_maindecodeGMEM_dec_nbl_USE, adpcm_maindecodefiltez_in_0, adpcm_maindecodefiltez_in_1, adpcm_maindecodefiltez_USE, adpcm_maindecodeGMEM_xs_in_0, adpcm_maindecodeGMEM_xs_in_1, adpcm_maindecodeGMEM_xs_in_2, adpcm_maindecodeGMEM_xs_USE, adpcm_maindecodeGMEM_dec_plt1_in_0, adpcm_maindecodeGMEM_dec_plt1_in_1, adpcm_maindecodeGMEM_dec_plt1_in_2, adpcm_maindecodeGMEM_dec_plt1_USE, adpcm_maindecodeGMEM_dec_plt2_in_0, adpcm_maindecodeGMEM_dec_plt2_in_1, adpcm_maindecodeGMEM_dec_plt2_in_2, adpcm_maindecodeGMEM_dec_plt2_USE, adpcm_maindecodeGMEM_ih_in_0, adpcm_maindecodeGMEM_ih_in_1, adpcm_maindecodeGMEM_ih_in_2, adpcm_maindecodeGMEM_ih_USE, adpcm_maindecodeGMEM_dec_ph1_in_0, adpcm_maindecodeGMEM_dec_ph1_in_1, adpcm_maindecodeGMEM_dec_ph1_in_2, adpcm_maindecodeGMEM_dec_ph1_USE, adpcm_maindecodeGMEM_dec_ph2_in_0, adpcm_maindecodeGMEM_dec_ph2_in_1, adpcm_maindecodeGMEM_dec_ph2_in_2, adpcm_maindecodeGMEM_dec_ph2_USE, adpcm_maindecodeGMEM_il_in_0, adpcm_maindecodeGMEM_il_in_1, adpcm_maindecodeGMEM_il_in_2, adpcm_maindecodeGMEM_il_USE, adpcm_maindecodeGMEM_dec_rh1_in_0, adpcm_maindecodeGMEM_dec_rh1_in_1, adpcm_maindecodeGMEM_dec_rh1_in_2, adpcm_maindecodeGMEM_dec_rh1_USE, adpcm_maindecodeGMEM_dec_rh2_in_0, adpcm_maindecodeGMEM_dec_rh2_in_1, adpcm_maindecodeGMEM_dec_rh2_in_2, adpcm_maindecodeGMEM_dec_rh2_USE, adpcm_maindecodeGMEM_dec_sph_in_0, adpcm_maindecodeGMEM_dec_sph_in_1, adpcm_maindecodeGMEM_dec_sph_in_2, adpcm_maindecodeGMEM_dec_sph_USE, adpcm_maindecodeGMEM_dec_spl_in_0, adpcm_maindecodeGMEM_dec_spl_in_1, adpcm_maindecodeGMEM_dec_spl_in_2, adpcm_maindecodeGMEM_dec_spl_USE, adpcm_maindecodelogschGMEM_wh_code_table_out, adpcm_maindecodelogsclGMEM_wl_code_table_out, adpcm_maindecodeupzeroupzero_PP1_out, adpcm_maindecodeupzeroupzero_PP2_out, adpcm_maindecodescalelGMEM_ilb_table_out, adpcm_maindecodefiltezfiltez_PP0_out, adpcm_maindecodefiltezfiltez_PP1_out);

  filtep filtep_inst(adpcm_mainfiltep_in_0, adpcm_mainfiltep_in_1, adpcm_mainfiltep_in_2, adpcm_mainfiltep_in_3, adpcm_mainfiltep_out);

  upzero upzero_inst(adpcm_mainupzero_in_0, adpcm_mainupzero_in_1, adpcm_mainupzero_in_2, adpcm_mainupzeroupzero_PP1_out, adpcm_mainupzeroupzero_PP2_out, adpcm_mainupzero_out, adpcm_mainupzeroupzero_PP1_in_0, adpcm_mainupzeroupzero_PP1_in_1, adpcm_mainupzeroupzero_PP1_in_2, adpcm_mainupzeroupzero_PP1_USE, adpcm_mainupzeroupzero_PP2_in_0, adpcm_mainupzeroupzero_PP2_in_1, adpcm_mainupzeroupzero_PP2_in_2, adpcm_mainupzeroupzero_PP2_USE);

  logscl logscl_inst(adpcm_mainlogscl_in_0, adpcm_mainlogscl_in_1, adpcm_mainlogsclGMEM_wl_code_table_out, adpcm_mainlogscl_out, adpcm_mainlogsclGMEM_wl_code_table_in_0, adpcm_mainlogsclGMEM_wl_code_table_in_1, adpcm_mainlogsclGMEM_wl_code_table_in_2, adpcm_mainlogsclGMEM_wl_code_table_USE);

  encode encode_inst(adpcm_mainencode_in_0, adpcm_mainencode_in_1, adpcm_mainencodeupzero_out, adpcm_mainencodeupzero_PP1_out, adpcm_mainencodeupzero_PP2_out, adpcm_mainencodeGMEM_yh_out, adpcm_mainencodeGMEM_rlt1_out, adpcm_mainencodeGMEM_rlt2_out, adpcm_mainencodeGMEM_qq2_code2_table_out, adpcm_mainencodeGMEM_delay_dltx_out, adpcm_mainencodeGMEM_qq4_code4_table_out, adpcm_mainencodeGMEM_quant26bt_neg_out, adpcm_mainencodeGMEM_quant26bt_pos_out, adpcm_mainencodeGMEM_decis_levl_out, adpcm_mainencodeGMEM_nbh_out, adpcm_mainencodeGMEM_nbl_out, adpcm_mainencodeGMEM_deth_out, adpcm_mainencodeGMEM_delay_bph_out, adpcm_mainencodeGMEM_detl_out, adpcm_mainencodeGMEM_ph2_out, adpcm_mainencodeGMEM_rh1_out, adpcm_mainencodeGMEM_delay_bpl_out, adpcm_mainencodeGMEM_rh2_out, adpcm_mainencodeGMEM_sph_out, adpcm_mainencodeGMEM_ph1_out, adpcm_mainencodeGMEM_spl_out, adpcm_mainencodeGMEM_delay_dhx_out, adpcm_mainencodefiltez_PP0_out, adpcm_mainencodefiltez_PP1_out, adpcm_mainencodeGMEM_sh_out, adpcm_mainencodeuppol1_out, adpcm_mainencodeuppol2_out, adpcm_mainencodelogsch_out, adpcm_mainencodeGMEM_wh_code_table_out, adpcm_mainencodeGMEM_sl_out, adpcm_mainencodelogscl_out, adpcm_mainencodeGMEM_wl_code_table_out, adpcm_mainencodeGMEM_plt1_out, adpcm_mainencodeGMEM_plt2_out, adpcm_mainencodeGMEM_h_out, adpcm_mainencodeGMEM_dh_out, adpcm_mainencodescalel_out, adpcm_mainencodeGMEM_ilb_table_out, adpcm_mainencodeGMEM_tqmf_out, adpcm_mainencodeGMEM_ph_out, adpcm_mainencodeGMEM_ah1_out, adpcm_mainencodeGMEM_ah2_out, adpcm_mainencodeGMEM_al1_out, adpcm_mainencodefiltep_out, adpcm_mainencodeGMEM_al2_out, adpcm_mainencodeGMEM_xh_out, adpcm_mainencodeGMEM_xl_out, adpcm_mainencodeGMEM_dlt_out, adpcm_mainencodefiltez_out, adpcm_mainencodeGMEM_eh_out, adpcm_mainencodeGMEM_plt_out, adpcm_mainencodeGMEM_el_out, adpcm_mainencodeGMEM_rlt_out, adpcm_mainencodeGMEM_ih_out, adpcm_mainencodeGMEM_il_out, adpcm_mainencodeGMEM_szh_out, adpcm_mainencodeGMEM_szl_out, adpcm_mainencodelogschGMEM_wh_code_table_USE, adpcm_mainencodelogschGMEM_wh_code_table_in_0, adpcm_mainencodelogschGMEM_wh_code_table_in_1, adpcm_mainencodelogschGMEM_wh_code_table_in_2, adpcm_mainencodelogsclGMEM_wl_code_table_USE, adpcm_mainencodelogsclGMEM_wl_code_table_in_0, adpcm_mainencodelogsclGMEM_wl_code_table_in_1, adpcm_mainencodelogsclGMEM_wl_code_table_in_2, adpcm_mainencodeupzeroupzero_PP1_USE, adpcm_mainencodeupzeroupzero_PP1_in_0, adpcm_mainencodeupzeroupzero_PP1_in_1, adpcm_mainencodeupzeroupzero_PP1_in_2, adpcm_mainencodeupzeroupzero_PP2_USE, adpcm_mainencodeupzeroupzero_PP2_in_0, adpcm_mainencodeupzeroupzero_PP2_in_1, adpcm_mainencodeupzeroupzero_PP2_in_2, adpcm_mainencodescalelGMEM_ilb_table_USE, adpcm_mainencodescalelGMEM_ilb_table_in_0, adpcm_mainencodescalelGMEM_ilb_table_in_1, adpcm_mainencodescalelGMEM_ilb_table_in_2, adpcm_mainencodefiltezfiltez_PP0_USE, adpcm_mainencodefiltezfiltez_PP0_in_0, adpcm_mainencodefiltezfiltez_PP0_in_1, adpcm_mainencodefiltezfiltez_PP0_in_2, adpcm_mainencodefiltezfiltez_PP1_USE, adpcm_mainencodefiltezfiltez_PP1_in_0, adpcm_mainencodefiltezfiltez_PP1_in_1, adpcm_mainencodefiltezfiltez_PP1_in_2, adpcm_mainencode_out, adpcm_mainencodeupzero_in_0, adpcm_mainencodeupzero_in_1, adpcm_mainencodeupzero_in_2, adpcm_mainencodeupzero_USE, adpcm_mainencodeupzero_PP1_in_0, adpcm_mainencodeupzero_PP1_in_1, adpcm_mainencodeupzero_PP1_in_2, adpcm_mainencodeupzero_PP1_USE, adpcm_mainencodeupzero_PP2_in_0, adpcm_mainencodeupzero_PP2_in_1, adpcm_mainencodeupzero_PP2_in_2, adpcm_mainencodeupzero_PP2_USE, adpcm_mainencodeGMEM_yh_in_0, adpcm_mainencodeGMEM_yh_in_1, adpcm_mainencodeGMEM_yh_in_2, adpcm_mainencodeGMEM_yh_USE, adpcm_mainencodeGMEM_rlt1_in_0, adpcm_mainencodeGMEM_rlt1_in_1, adpcm_mainencodeGMEM_rlt1_in_2, adpcm_mainencodeGMEM_rlt1_USE, adpcm_mainencodeGMEM_rlt2_in_0, adpcm_mainencodeGMEM_rlt2_in_1, adpcm_mainencodeGMEM_rlt2_in_2, adpcm_mainencodeGMEM_rlt2_USE, adpcm_mainencodeGMEM_qq2_code2_table_in_0, adpcm_mainencodeGMEM_qq2_code2_table_in_1, adpcm_mainencodeGMEM_qq2_code2_table_in_2, adpcm_mainencodeGMEM_qq2_code2_table_USE, adpcm_mainencodeGMEM_delay_dltx_in_0, adpcm_mainencodeGMEM_delay_dltx_in_1, adpcm_mainencodeGMEM_delay_dltx_in_2, adpcm_mainencodeGMEM_delay_dltx_USE, adpcm_mainencodeGMEM_qq4_code4_table_in_0, adpcm_mainencodeGMEM_qq4_code4_table_in_1, adpcm_mainencodeGMEM_qq4_code4_table_in_2, adpcm_mainencodeGMEM_qq4_code4_table_USE, adpcm_mainencodeGMEM_quant26bt_neg_in_0, adpcm_mainencodeGMEM_quant26bt_neg_in_1, adpcm_mainencodeGMEM_quant26bt_neg_in_2, adpcm_mainencodeGMEM_quant26bt_neg_USE, adpcm_mainencodeGMEM_quant26bt_pos_in_0, adpcm_mainencodeGMEM_quant26bt_pos_in_1, adpcm_mainencodeGMEM_quant26bt_pos_in_2, adpcm_mainencodeGMEM_quant26bt_pos_USE, adpcm_mainencodeGMEM_decis_levl_in_0, adpcm_mainencodeGMEM_decis_levl_in_1, adpcm_mainencodeGMEM_decis_levl_in_2, adpcm_mainencodeGMEM_decis_levl_USE, adpcm_mainencodeGMEM_nbh_in_0, adpcm_mainencodeGMEM_nbh_in_1, adpcm_mainencodeGMEM_nbh_in_2, adpcm_mainencodeGMEM_nbh_USE, adpcm_mainencodeGMEM_nbl_in_0, adpcm_mainencodeGMEM_nbl_in_1, adpcm_mainencodeGMEM_nbl_in_2, adpcm_mainencodeGMEM_nbl_USE, adpcm_mainencodeGMEM_deth_in_0, adpcm_mainencodeGMEM_deth_in_1, adpcm_mainencodeGMEM_deth_in_2, adpcm_mainencodeGMEM_deth_USE, adpcm_mainencodeGMEM_delay_bph_in_0, adpcm_mainencodeGMEM_delay_bph_in_1, adpcm_mainencodeGMEM_delay_bph_in_2, adpcm_mainencodeGMEM_delay_bph_USE, adpcm_mainencodeGMEM_detl_in_0, adpcm_mainencodeGMEM_detl_in_1, adpcm_mainencodeGMEM_detl_in_2, adpcm_mainencodeGMEM_detl_USE, adpcm_mainencodeGMEM_ph2_in_0, adpcm_mainencodeGMEM_ph2_in_1, adpcm_mainencodeGMEM_ph2_in_2, adpcm_mainencodeGMEM_ph2_USE, adpcm_mainencodeGMEM_rh1_in_0, adpcm_mainencodeGMEM_rh1_in_1, adpcm_mainencodeGMEM_rh1_in_2, adpcm_mainencodeGMEM_rh1_USE, adpcm_mainencodeGMEM_delay_bpl_in_0, adpcm_mainencodeGMEM_delay_bpl_in_1, adpcm_mainencodeGMEM_delay_bpl_in_2, adpcm_mainencodeGMEM_delay_bpl_USE, adpcm_mainencodeGMEM_rh2_in_0, adpcm_mainencodeGMEM_rh2_in_1, adpcm_mainencodeGMEM_rh2_in_2, adpcm_mainencodeGMEM_rh2_USE, adpcm_mainencodeGMEM_sph_in_0, adpcm_mainencodeGMEM_sph_in_1, adpcm_mainencodeGMEM_sph_in_2, adpcm_mainencodeGMEM_sph_USE, adpcm_mainencodeGMEM_ph1_in_0, adpcm_mainencodeGMEM_ph1_in_1, adpcm_mainencodeGMEM_ph1_in_2, adpcm_mainencodeGMEM_ph1_USE, adpcm_mainencodeGMEM_spl_in_0, adpcm_mainencodeGMEM_spl_in_1, adpcm_mainencodeGMEM_spl_in_2, adpcm_mainencodeGMEM_spl_USE, adpcm_mainencodeGMEM_delay_dhx_in_0, adpcm_mainencodeGMEM_delay_dhx_in_1, adpcm_mainencodeGMEM_delay_dhx_in_2, adpcm_mainencodeGMEM_delay_dhx_USE, adpcm_mainencodefiltez_PP0_in_0, adpcm_mainencodefiltez_PP0_in_1, adpcm_mainencodefiltez_PP0_in_2, adpcm_mainencodefiltez_PP0_USE, adpcm_mainencodefiltez_PP1_in_0, adpcm_mainencodefiltez_PP1_in_1, adpcm_mainencodefiltez_PP1_in_2, adpcm_mainencodefiltez_PP1_USE, adpcm_mainencodeGMEM_sh_in_0, adpcm_mainencodeGMEM_sh_in_1, adpcm_mainencodeGMEM_sh_in_2, adpcm_mainencodeGMEM_sh_USE, adpcm_mainencodeuppol1_in_0, adpcm_mainencodeuppol1_in_1, adpcm_mainencodeuppol1_in_2, adpcm_mainencodeuppol1_in_3, adpcm_mainencodeuppol1_USE, adpcm_mainencodeuppol2_in_0, adpcm_mainencodeuppol2_in_1, adpcm_mainencodeuppol2_in_2, adpcm_mainencodeuppol2_in_3, adpcm_mainencodeuppol2_in_4, adpcm_mainencodeuppol2_USE, adpcm_mainencodelogsch_in_0, adpcm_mainencodelogsch_in_1, adpcm_mainencodelogsch_USE, adpcm_mainencodeGMEM_wh_code_table_in_0, adpcm_mainencodeGMEM_wh_code_table_in_1, adpcm_mainencodeGMEM_wh_code_table_in_2, adpcm_mainencodeGMEM_wh_code_table_USE, adpcm_mainencodeGMEM_sl_in_0, adpcm_mainencodeGMEM_sl_in_1, adpcm_mainencodeGMEM_sl_in_2, adpcm_mainencodeGMEM_sl_USE, adpcm_mainencodelogscl_in_0, adpcm_mainencodelogscl_in_1, adpcm_mainencodelogscl_USE, adpcm_mainencodeGMEM_wl_code_table_in_0, adpcm_mainencodeGMEM_wl_code_table_in_1, adpcm_mainencodeGMEM_wl_code_table_in_2, adpcm_mainencodeGMEM_wl_code_table_USE, adpcm_mainencodeGMEM_plt1_in_0, adpcm_mainencodeGMEM_plt1_in_1, adpcm_mainencodeGMEM_plt1_in_2, adpcm_mainencodeGMEM_plt1_USE, adpcm_mainencodeGMEM_plt2_in_0, adpcm_mainencodeGMEM_plt2_in_1, adpcm_mainencodeGMEM_plt2_in_2, adpcm_mainencodeGMEM_plt2_USE, adpcm_mainencodeGMEM_h_in_0, adpcm_mainencodeGMEM_h_in_1, adpcm_mainencodeGMEM_h_in_2, adpcm_mainencodeGMEM_h_USE, adpcm_mainencodeGMEM_dh_in_0, adpcm_mainencodeGMEM_dh_in_1, adpcm_mainencodeGMEM_dh_in_2, adpcm_mainencodeGMEM_dh_USE, adpcm_mainencodescalel_in_0, adpcm_mainencodescalel_in_1, adpcm_mainencodescalel_USE, adpcm_mainencodeGMEM_ilb_table_in_0, adpcm_mainencodeGMEM_ilb_table_in_1, adpcm_mainencodeGMEM_ilb_table_in_2, adpcm_mainencodeGMEM_ilb_table_USE, adpcm_mainencodeGMEM_tqmf_in_0, adpcm_mainencodeGMEM_tqmf_in_1, adpcm_mainencodeGMEM_tqmf_in_2, adpcm_mainencodeGMEM_tqmf_USE, adpcm_mainencodeGMEM_ph_in_0, adpcm_mainencodeGMEM_ph_in_1, adpcm_mainencodeGMEM_ph_in_2, adpcm_mainencodeGMEM_ph_USE, adpcm_mainencodeGMEM_ah1_in_0, adpcm_mainencodeGMEM_ah1_in_1, adpcm_mainencodeGMEM_ah1_in_2, adpcm_mainencodeGMEM_ah1_USE, adpcm_mainencodeGMEM_ah2_in_0, adpcm_mainencodeGMEM_ah2_in_1, adpcm_mainencodeGMEM_ah2_in_2, adpcm_mainencodeGMEM_ah2_USE, adpcm_mainencodeGMEM_al1_in_0, adpcm_mainencodeGMEM_al1_in_1, adpcm_mainencodeGMEM_al1_in_2, adpcm_mainencodeGMEM_al1_USE, adpcm_mainencodefiltep_in_0, adpcm_mainencodefiltep_in_1, adpcm_mainencodefiltep_in_2, adpcm_mainencodefiltep_in_3, adpcm_mainencodefiltep_USE, adpcm_mainencodeGMEM_al2_in_0, adpcm_mainencodeGMEM_al2_in_1, adpcm_mainencodeGMEM_al2_in_2, adpcm_mainencodeGMEM_al2_USE, adpcm_mainencodeGMEM_xh_in_0, adpcm_mainencodeGMEM_xh_in_1, adpcm_mainencodeGMEM_xh_in_2, adpcm_mainencodeGMEM_xh_USE, adpcm_mainencodeGMEM_xl_in_0, adpcm_mainencodeGMEM_xl_in_1, adpcm_mainencodeGMEM_xl_in_2, adpcm_mainencodeGMEM_xl_USE, adpcm_mainencodeGMEM_dlt_in_0, adpcm_mainencodeGMEM_dlt_in_1, adpcm_mainencodeGMEM_dlt_in_2, adpcm_mainencodeGMEM_dlt_USE, adpcm_mainencodefiltez_in_0, adpcm_mainencodefiltez_in_1, adpcm_mainencodefiltez_USE, adpcm_mainencodeGMEM_eh_in_0, adpcm_mainencodeGMEM_eh_in_1, adpcm_mainencodeGMEM_eh_in_2, adpcm_mainencodeGMEM_eh_USE, adpcm_mainencodeGMEM_plt_in_0, adpcm_mainencodeGMEM_plt_in_1, adpcm_mainencodeGMEM_plt_in_2, adpcm_mainencodeGMEM_plt_USE, adpcm_mainencodeGMEM_el_in_0, adpcm_mainencodeGMEM_el_in_1, adpcm_mainencodeGMEM_el_in_2, adpcm_mainencodeGMEM_el_USE, adpcm_mainencodeGMEM_rlt_in_0, adpcm_mainencodeGMEM_rlt_in_1, adpcm_mainencodeGMEM_rlt_in_2, adpcm_mainencodeGMEM_rlt_USE, adpcm_mainencodeGMEM_ih_in_0, adpcm_mainencodeGMEM_ih_in_1, adpcm_mainencodeGMEM_ih_in_2, adpcm_mainencodeGMEM_ih_USE, adpcm_mainencodeGMEM_il_in_0, adpcm_mainencodeGMEM_il_in_1, adpcm_mainencodeGMEM_il_in_2, adpcm_mainencodeGMEM_il_USE, adpcm_mainencodeGMEM_szh_in_0, adpcm_mainencodeGMEM_szh_in_1, adpcm_mainencodeGMEM_szh_in_2, adpcm_mainencodeGMEM_szh_USE, adpcm_mainencodeGMEM_szl_in_0, adpcm_mainencodeGMEM_szl_in_1, adpcm_mainencodeGMEM_szl_in_2, adpcm_mainencodeGMEM_szl_USE, adpcm_mainencodelogschGMEM_wh_code_table_out, adpcm_mainencodelogsclGMEM_wl_code_table_out, adpcm_mainencodeupzeroupzero_PP1_out, adpcm_mainencodeupzeroupzero_PP2_out, adpcm_mainencodescalelGMEM_ilb_table_out, adpcm_mainencodefiltezfiltez_PP0_out, adpcm_mainencodefiltezfiltez_PP1_out);

  filtez filtez_inst(adpcm_mainfiltez_in_0, adpcm_mainfiltez_in_1, adpcm_mainfiltezfiltez_PP0_out, adpcm_mainfiltezfiltez_PP1_out, adpcm_mainfiltez_out, adpcm_mainfiltezfiltez_PP0_in_0, adpcm_mainfiltezfiltez_PP0_in_1, adpcm_mainfiltezfiltez_PP0_in_2, adpcm_mainfiltezfiltez_PP0_USE, adpcm_mainfiltezfiltez_PP1_in_0, adpcm_mainfiltezfiltez_PP1_in_1, adpcm_mainfiltezfiltez_PP1_in_2, adpcm_mainfiltezfiltez_PP1_USE);

  scalel scalel_inst(adpcm_mainscalel_in_0, adpcm_mainscalel_in_1, adpcm_mainscalelGMEM_ilb_table_out, adpcm_mainscalel_out, adpcm_mainscalelGMEM_ilb_table_in_0, adpcm_mainscalelGMEM_ilb_table_in_1, adpcm_mainscalelGMEM_ilb_table_in_2, adpcm_mainscalelGMEM_ilb_table_USE);

  /* Define dataflow script */
  dataflow {
    0 -> const_adpcm_main_0_0_;
    1 -> const_adpcm_main_1_0_;
    1 -> const_adpcm_main_1_1_;
    2 -> const_adpcm_main_2_0_;
    100 -> const_adpcm_main_100_0_;
    0 -> const_adpcm_main_0_1_;
    1 -> const_adpcm_main_1_2_;
    1 -> const_adpcm_main_1_3_;
    2 -> const_adpcm_main_2_1_;
    100 -> const_adpcm_main_100_1_;
    0 -> const_adpcm_main_0_2_;
    1 -> const_adpcm_main_1_4_;
    0 -> const_adpcm_main_0_3_;
    1 -> const_adpcm_main_1_5_;
    0 -> const_adpcm_main_0_4_;
    0 -> const_adpcm_main_0_5_;
    1 -> const_adpcm_main_1_6_;
    0 -> const_adpcm_main_0_6_;
    0 -> const_adpcm_main_0_7_;
    1 -> const_adpcm_main_1_7_;
    0 -> const_adpcm_main_0_8_;
    0 -> const_adpcm_main_0_9_;
    0 -> const_adpcm_main_0_10_;
    1 -> const_adpcm_main_1_8_;
    0 -> const_adpcm_main_0_11_;
    1 -> const_adpcm_mainGMEM_szh__1_0_;
    0 -> const_adpcm_mainGMEM_szh__0_0_;
    1 -> const_adpcm_mainGMEM_szh__1_1_;
    ~loopXor_adpcm_mainGMEM_szh_0 -> loopInv_adpcm_mainGMEM_szh_0;
    1 -> const_adpcm_mainGMEM_dec_del_bph__1_0_;
    1 -> const_adpcm_mainGMEM_dec_del_bph__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_del_bph_0_L -> interStateInv_adpcm_mainGMEM_dec_del_bph_0;
    1 -> const_adpcm_mainGMEM_dec_del_bph__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_del_bph_0 -> interInv_adpcm_mainGMEM_dec_del_bph_0;
    0 -> const_adpcm_mainGMEM_dec_del_bph__0_0_;
    1 -> const_adpcm_mainGMEM_dec_del_bph__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_del_bph_0 -> loopInv_adpcm_mainGMEM_dec_del_bph_0;
    1 -> const_adpcm_mainGMEM_dec_del_bpl__1_0_;
    1 -> const_adpcm_mainGMEM_dec_del_bpl__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_L -> interStateInv_adpcm_mainGMEM_dec_del_bpl_0;
    1 -> const_adpcm_mainGMEM_dec_del_bpl__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_del_bpl_0 -> interInv_adpcm_mainGMEM_dec_del_bpl_0;
    0 -> const_adpcm_mainGMEM_dec_del_bpl__0_0_;
    1 -> const_adpcm_mainGMEM_dec_del_bpl__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_del_bpl_0 -> loopInv_adpcm_mainGMEM_dec_del_bpl_0;
    1 -> const_adpcm_mainGMEM_szl__1_0_;
    0 -> const_adpcm_mainGMEM_szl__0_0_;
    1 -> const_adpcm_mainGMEM_szl__1_1_;
    ~loopXor_adpcm_mainGMEM_szl_0 -> loopInv_adpcm_mainGMEM_szl_0;
    1 -> const_adpcm_mainupzero__1_0_;
    1 -> const_adpcm_mainupzero__1_1_;
    1 -> const_adpcm_mainupzero__1_2_;
    ~interStateSplit_adpcm_mainupzero_0_L -> interStateInv_adpcm_mainupzero_0;
    1 -> const_adpcm_mainupzero__1_3_;
    ~interEnablerMerge_adpcm_mainupzero_0 -> interInv_adpcm_mainupzero_0;
    0 -> const_adpcm_mainupzero__0_0_;
    1 -> const_adpcm_mainupzero__1_4_;
    ~loopXor_adpcm_mainupzero_0 -> loopInv_adpcm_mainupzero_0;
    0 -> const_adpcm_mainupzero__0_1_;
    1 -> const_adpcm_mainupzero__1_5_;
    ~loopXor_adpcm_mainupzero_1 -> loopInv_adpcm_mainupzero_1;
    1 -> const_adpcm_mainGMEM_yh__1_0_;
    0 -> const_adpcm_mainGMEM_yh__0_0_;
    1 -> const_adpcm_mainGMEM_yh__1_1_;
    ~loopXor_adpcm_mainGMEM_yh_0 -> loopInv_adpcm_mainGMEM_yh_0;
    1 -> const_adpcm_mainGMEM_rlt1__1_0_;
    1 -> const_adpcm_mainGMEM_rlt1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_rlt1_0_L -> interStateInv_adpcm_mainGMEM_rlt1_0;
    1 -> const_adpcm_mainGMEM_rlt1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_rlt1_0 -> interInv_adpcm_mainGMEM_rlt1_0;
    0 -> const_adpcm_mainGMEM_rlt1__0_0_;
    1 -> const_adpcm_mainGMEM_rlt1__1_3_;
    ~loopXor_adpcm_mainGMEM_rlt1_0 -> loopInv_adpcm_mainGMEM_rlt1_0;
    1 -> const_adpcm_mainGMEM_rlt2__1_0_;
    1 -> const_adpcm_mainGMEM_rlt2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_rlt2_0_L -> interStateInv_adpcm_mainGMEM_rlt2_0;
    1 -> const_adpcm_mainGMEM_rlt2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_rlt2_0 -> interInv_adpcm_mainGMEM_rlt2_0;
    0 -> const_adpcm_mainGMEM_rlt2__0_0_;
    1 -> const_adpcm_mainGMEM_rlt2__1_3_;
    ~loopXor_adpcm_mainGMEM_rlt2_0 -> loopInv_adpcm_mainGMEM_rlt2_0;
    1 -> const_adpcm_mainGMEM_qq2_code2_table__1_0_;
    1 -> const_adpcm_mainGMEM_qq2_code2_table__1_1_;
    1 -> const_adpcm_mainGMEM_qq2_code2_table__1_2_;
    ~interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_L -> interStateInv_adpcm_mainGMEM_qq2_code2_table_0;
    1 -> const_adpcm_mainGMEM_qq2_code2_table__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_qq2_code2_table_0 -> interInv_adpcm_mainGMEM_qq2_code2_table_0;
    0 -> const_adpcm_mainGMEM_qq2_code2_table__0_0_;
    1 -> const_adpcm_mainGMEM_qq2_code2_table__1_4_;
    ~loopXor_adpcm_mainGMEM_qq2_code2_table_0 -> loopInv_adpcm_mainGMEM_qq2_code2_table_0;
    0 -> const_adpcm_mainGMEM_qq2_code2_table__0_1_;
    1 -> const_adpcm_mainGMEM_qq2_code2_table__1_5_;
    ~loopXor_adpcm_mainGMEM_qq2_code2_table_1 -> loopInv_adpcm_mainGMEM_qq2_code2_table_1;
    1 -> const_adpcm_mainGMEM_delay_dltx__1_0_;
    1 -> const_adpcm_mainGMEM_delay_dltx__1_1_;
    ~interStateSplit_adpcm_mainGMEM_delay_dltx_0_L -> interStateInv_adpcm_mainGMEM_delay_dltx_0;
    1 -> const_adpcm_mainGMEM_delay_dltx__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_delay_dltx_0 -> interInv_adpcm_mainGMEM_delay_dltx_0;
    0 -> const_adpcm_mainGMEM_delay_dltx__0_0_;
    1 -> const_adpcm_mainGMEM_delay_dltx__1_3_;
    ~loopXor_adpcm_mainGMEM_delay_dltx_0 -> loopInv_adpcm_mainGMEM_delay_dltx_0;
    1 -> const_adpcm_mainGMEM_accumc__1_0_;
    1 -> const_adpcm_mainGMEM_accumc__1_1_;
    ~interStateSplit_adpcm_mainGMEM_accumc_0_L -> interStateInv_adpcm_mainGMEM_accumc_0;
    1 -> const_adpcm_mainGMEM_accumc__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_accumc_0 -> interInv_adpcm_mainGMEM_accumc_0;
    0 -> const_adpcm_mainGMEM_accumc__0_0_;
    1 -> const_adpcm_mainGMEM_accumc__1_3_;
    ~loopXor_adpcm_mainGMEM_accumc_0 -> loopInv_adpcm_mainGMEM_accumc_0;
    1 -> const_adpcm_mainGMEM_accumd__1_0_;
    1 -> const_adpcm_mainGMEM_accumd__1_1_;
    ~interStateSplit_adpcm_mainGMEM_accumd_0_L -> interStateInv_adpcm_mainGMEM_accumd_0;
    1 -> const_adpcm_mainGMEM_accumd__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_accumd_0 -> interInv_adpcm_mainGMEM_accumd_0;
    0 -> const_adpcm_mainGMEM_accumd__0_0_;
    1 -> const_adpcm_mainGMEM_accumd__1_3_;
    ~loopXor_adpcm_mainGMEM_accumd_0 -> loopInv_adpcm_mainGMEM_accumd_0;
    1 -> const_adpcm_mainGMEM_qq6_code6_table__1_0_;
    0 -> const_adpcm_mainGMEM_qq6_code6_table__0_0_;
    1 -> const_adpcm_mainGMEM_qq6_code6_table__1_1_;
    ~loopXor_adpcm_mainGMEM_qq6_code6_table_0 -> loopInv_adpcm_mainGMEM_qq6_code6_table_0;
    1 -> const_adpcm_mainGMEM_rh__1_0_;
    0 -> const_adpcm_mainGMEM_rh__0_0_;
    1 -> const_adpcm_mainGMEM_rh__1_1_;
    ~loopXor_adpcm_mainGMEM_rh_0 -> loopInv_adpcm_mainGMEM_rh_0;
    1 -> const_adpcm_mainGMEM_rl__1_0_;
    0 -> const_adpcm_mainGMEM_rl__0_0_;
    1 -> const_adpcm_mainGMEM_rl__1_1_;
    ~loopXor_adpcm_mainGMEM_rl_0 -> loopInv_adpcm_mainGMEM_rl_0;
    1 -> const_adpcm_mainGMEM_deth__1_0_;
    1 -> const_adpcm_mainGMEM_deth__1_1_;
    ~interStateSplit_adpcm_mainGMEM_deth_0_L -> interStateInv_adpcm_mainGMEM_deth_0;
    1 -> const_adpcm_mainGMEM_deth__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_deth_0 -> interInv_adpcm_mainGMEM_deth_0;
    0 -> const_adpcm_mainGMEM_deth__0_0_;
    1 -> const_adpcm_mainGMEM_deth__1_3_;
    ~loopXor_adpcm_mainGMEM_deth_0 -> loopInv_adpcm_mainGMEM_deth_0;
    1 -> const_adpcm_mainGMEM_dec_ah2__1_0_;
    1 -> const_adpcm_mainGMEM_dec_ah2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_ah2_0_L -> interStateInv_adpcm_mainGMEM_dec_ah2_0;
    1 -> const_adpcm_mainGMEM_dec_ah2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_ah2_0 -> interInv_adpcm_mainGMEM_dec_ah2_0;
    0 -> const_adpcm_mainGMEM_dec_ah2__0_0_;
    1 -> const_adpcm_mainGMEM_dec_ah2__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_ah2_0 -> loopInv_adpcm_mainGMEM_dec_ah2_0;
    1 -> const_adpcm_mainGMEM_dec_sh__1_0_;
    0 -> const_adpcm_mainGMEM_dec_sh__0_0_;
    1 -> const_adpcm_mainGMEM_dec_sh__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_sh_0 -> loopInv_adpcm_mainGMEM_dec_sh_0;
    1 -> const_adpcm_mainGMEM_dec_ah1__1_0_;
    1 -> const_adpcm_mainGMEM_dec_ah1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_ah1_0_L -> interStateInv_adpcm_mainGMEM_dec_ah1_0;
    1 -> const_adpcm_mainGMEM_dec_ah1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_ah1_0 -> interInv_adpcm_mainGMEM_dec_ah1_0;
    0 -> const_adpcm_mainGMEM_dec_ah1__0_0_;
    1 -> const_adpcm_mainGMEM_dec_ah1__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_ah1_0 -> loopInv_adpcm_mainGMEM_dec_ah1_0;
    1 -> const_adpcm_mainGMEM_detl__1_0_;
    1 -> const_adpcm_mainGMEM_detl__1_1_;
    ~interStateSplit_adpcm_mainGMEM_detl_0_L -> interStateInv_adpcm_mainGMEM_detl_0;
    1 -> const_adpcm_mainGMEM_detl__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_detl_0 -> interInv_adpcm_mainGMEM_detl_0;
    0 -> const_adpcm_mainGMEM_detl__0_0_;
    1 -> const_adpcm_mainGMEM_detl__1_3_;
    ~loopXor_adpcm_mainGMEM_detl_0 -> loopInv_adpcm_mainGMEM_detl_0;
    1 -> const_adpcm_mainGMEM_dec_sl__1_0_;
    0 -> const_adpcm_mainGMEM_dec_sl__0_0_;
    1 -> const_adpcm_mainGMEM_dec_sl__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_sl_0 -> loopInv_adpcm_mainGMEM_dec_sl_0;
    1 -> const_adpcm_mainGMEM_rh1__1_0_;
    1 -> const_adpcm_mainGMEM_rh1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_rh1_0_L -> interStateInv_adpcm_mainGMEM_rh1_0;
    1 -> const_adpcm_mainGMEM_rh1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_rh1_0 -> interInv_adpcm_mainGMEM_rh1_0;
    0 -> const_adpcm_mainGMEM_rh1__0_0_;
    1 -> const_adpcm_mainGMEM_rh1__1_3_;
    ~loopXor_adpcm_mainGMEM_rh1_0 -> loopInv_adpcm_mainGMEM_rh1_0;
    1 -> const_adpcm_mainGMEM_rh2__1_0_;
    1 -> const_adpcm_mainGMEM_rh2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_rh2_0_L -> interStateInv_adpcm_mainGMEM_rh2_0;
    1 -> const_adpcm_mainGMEM_rh2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_rh2_0 -> interInv_adpcm_mainGMEM_rh2_0;
    0 -> const_adpcm_mainGMEM_rh2__0_0_;
    1 -> const_adpcm_mainGMEM_rh2__1_3_;
    ~loopXor_adpcm_mainGMEM_rh2_0 -> loopInv_adpcm_mainGMEM_rh2_0;
    1 -> const_adpcm_mainGMEM_delay_dhx__1_0_;
    1 -> const_adpcm_mainGMEM_delay_dhx__1_1_;
    ~interStateSplit_adpcm_mainGMEM_delay_dhx_0_L -> interStateInv_adpcm_mainGMEM_delay_dhx_0;
    1 -> const_adpcm_mainGMEM_delay_dhx__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_delay_dhx_0 -> interInv_adpcm_mainGMEM_delay_dhx_0;
    0 -> const_adpcm_mainGMEM_delay_dhx__0_0_;
    1 -> const_adpcm_mainGMEM_delay_dhx__1_3_;
    ~loopXor_adpcm_mainGMEM_delay_dhx_0 -> loopInv_adpcm_mainGMEM_delay_dhx_0;
    1 -> const_adpcm_mainGMEM_compressed__1_0_;
    1 -> const_adpcm_mainGMEM_compressed__1_1_;
    1 -> const_adpcm_mainGMEM_compressed__1_2_;
    ~interStateSplit_adpcm_mainGMEM_compressed_0_L -> interStateInv_adpcm_mainGMEM_compressed_0;
    1 -> const_adpcm_mainGMEM_compressed__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_compressed_0 -> interInv_adpcm_mainGMEM_compressed_0;
    0 -> const_adpcm_mainGMEM_compressed__0_0_;
    1 -> const_adpcm_mainGMEM_compressed__1_4_;
    ~loopXor_adpcm_mainGMEM_compressed_0 -> loopInv_adpcm_mainGMEM_compressed_0;
    0 -> const_adpcm_mainGMEM_compressed__0_1_;
    1 -> const_adpcm_mainGMEM_compressed__1_5_;
    ~loopXor_adpcm_mainGMEM_compressed_1 -> loopInv_adpcm_mainGMEM_compressed_1;
    1 -> intraEnabler_adpcm_mainGMEM_compressed_0_source;
    intraEnabler_adpcm_mainGMEM_compressed_0_source - intraEnabler_adpcm_mainGMEM_compressed_0 -> intraEnabler_adpcm_mainGMEM_compressed_0_sub;
    intraEnabler_adpcm_mainGMEM_compressed_0_sub -> [6,1] intraEnabler_adpcm_mainGMEM_compressed_0;
    1 -> intraEnabler_adpcm_mainGMEM_compressed_1_source;
    intraEnabler_adpcm_mainGMEM_compressed_1_source - intraEnabler_adpcm_mainGMEM_compressed_1 -> intraEnabler_adpcm_mainGMEM_compressed_1_sub;
    intraEnabler_adpcm_mainGMEM_compressed_1_sub -> [6,1] intraEnabler_adpcm_mainGMEM_compressed_1;
    1 -> const_adpcm_mainGMEM_dec_dh__1_0_;
    0 -> const_adpcm_mainGMEM_dec_dh__0_0_;
    1 -> const_adpcm_mainGMEM_dec_dh__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_dh_0 -> loopInv_adpcm_mainGMEM_dec_dh_0;
    1 -> const_adpcm_mainlogsch__1_0_;
    1 -> const_adpcm_mainlogsch__1_1_;
    1 -> const_adpcm_mainlogsch__1_2_;
    ~interStateSplit_adpcm_mainlogsch_0_L -> interStateInv_adpcm_mainlogsch_0;
    1 -> const_adpcm_mainlogsch__1_3_;
    ~interEnablerMerge_adpcm_mainlogsch_0 -> interInv_adpcm_mainlogsch_0;
    0 -> const_adpcm_mainlogsch__0_0_;
    1 -> const_adpcm_mainlogsch__1_4_;
    ~loopXor_adpcm_mainlogsch_0 -> loopInv_adpcm_mainlogsch_0;
    0 -> const_adpcm_mainlogsch__0_1_;
    1 -> const_adpcm_mainlogsch__1_5_;
    ~loopXor_adpcm_mainlogsch_1 -> loopInv_adpcm_mainlogsch_1;
    1 -> const_adpcm_mainGMEM_sh__1_0_;
    0 -> const_adpcm_mainGMEM_sh__0_0_;
    1 -> const_adpcm_mainGMEM_sh__1_1_;
    ~loopXor_adpcm_mainGMEM_sh_0 -> loopInv_adpcm_mainGMEM_sh_0;
    1 -> const_adpcm_mainGMEM_dec_rlt__1_0_;
    0 -> const_adpcm_mainGMEM_dec_rlt__0_0_;
    1 -> const_adpcm_mainGMEM_dec_rlt__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_rlt_0 -> loopInv_adpcm_mainGMEM_dec_rlt_0;
    1 -> const_adpcm_mainGMEM_sl__1_0_;
    0 -> const_adpcm_mainGMEM_sl__0_0_;
    1 -> const_adpcm_mainGMEM_sl__1_1_;
    ~loopXor_adpcm_mainGMEM_sl_0 -> loopInv_adpcm_mainGMEM_sl_0;
    1 -> const_adpcm_mainlogscl__1_0_;
    1 -> const_adpcm_mainlogscl__1_1_;
    1 -> const_adpcm_mainlogscl__1_2_;
    ~interStateSplit_adpcm_mainlogscl_0_L -> interStateInv_adpcm_mainlogscl_0;
    1 -> const_adpcm_mainlogscl__1_3_;
    ~interEnablerMerge_adpcm_mainlogscl_0 -> interInv_adpcm_mainlogscl_0;
    0 -> const_adpcm_mainlogscl__0_0_;
    1 -> const_adpcm_mainlogscl__1_4_;
    ~loopXor_adpcm_mainlogscl_0 -> loopInv_adpcm_mainlogscl_0;
    0 -> const_adpcm_mainlogscl__0_1_;
    1 -> const_adpcm_mainlogscl__1_5_;
    ~loopXor_adpcm_mainlogscl_1 -> loopInv_adpcm_mainlogscl_1;
    1 -> const_adpcm_mainGMEM_xout1__1_0_;
    0 -> const_adpcm_mainGMEM_xout1__0_0_;
    1 -> const_adpcm_mainGMEM_xout1__1_1_;
    ~loopXor_adpcm_mainGMEM_xout1_0 -> loopInv_adpcm_mainGMEM_xout1_0;
    1 -> const_adpcm_mainGMEM_xout1__1_2_;
    ~intraStateSplit_adpcm_mainGMEM_xout1_0_L -> intraStateInv_adpcm_mainGMEM_xout1_0;
    1 -> intraEnabler_adpcm_mainGMEM_xout1_1_source;
    intraEnabler_adpcm_mainGMEM_xout1_1_source - intraEnabler_adpcm_mainGMEM_xout1_1 -> intraEnabler_adpcm_mainGMEM_xout1_1_sub;
    intraEnabler_adpcm_mainGMEM_xout1_1_sub -> [6,1] intraEnabler_adpcm_mainGMEM_xout1_1;
    1 -> const_adpcm_mainGMEM_xout1__1_3_;
    ~intraEnablerMerge_adpcm_mainGMEM_xout1_0 -> intraInv_adpcm_mainGMEM_xout1_0;
    1 -> const_adpcm_mainGMEM_xout2__1_0_;
    0 -> const_adpcm_mainGMEM_xout2__0_0_;
    1 -> const_adpcm_mainGMEM_xout2__1_1_;
    ~loopXor_adpcm_mainGMEM_xout2_0 -> loopInv_adpcm_mainGMEM_xout2_0;
    1 -> const_adpcm_mainGMEM_xout2__1_2_;
    ~intraStateSplit_adpcm_mainGMEM_xout2_0_L -> intraStateInv_adpcm_mainGMEM_xout2_0;
    1 -> intraEnabler_adpcm_mainGMEM_xout2_1_source;
    intraEnabler_adpcm_mainGMEM_xout2_1_source - intraEnabler_adpcm_mainGMEM_xout2_1 -> intraEnabler_adpcm_mainGMEM_xout2_1_sub;
    intraEnabler_adpcm_mainGMEM_xout2_1_sub -> [6,1] intraEnabler_adpcm_mainGMEM_xout2_1;
    1 -> const_adpcm_mainGMEM_xout2__1_3_;
    ~intraEnablerMerge_adpcm_mainGMEM_xout2_0 -> intraInv_adpcm_mainGMEM_xout2_0;
    1 -> const_adpcm_mainGMEM_plt2__1_0_;
    1 -> const_adpcm_mainGMEM_plt2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_plt2_0_L -> interStateInv_adpcm_mainGMEM_plt2_0;
    1 -> const_adpcm_mainGMEM_plt2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_plt2_0 -> interInv_adpcm_mainGMEM_plt2_0;
    0 -> const_adpcm_mainGMEM_plt2__0_0_;
    1 -> const_adpcm_mainGMEM_plt2__1_3_;
    ~loopXor_adpcm_mainGMEM_plt2_0 -> loopInv_adpcm_mainGMEM_plt2_0;
    1 -> const_adpcm_mainGMEM_plt1__1_0_;
    1 -> const_adpcm_mainGMEM_plt1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_plt1_0_L -> interStateInv_adpcm_mainGMEM_plt1_0;
    1 -> const_adpcm_mainGMEM_plt1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_plt1_0 -> interInv_adpcm_mainGMEM_plt1_0;
    0 -> const_adpcm_mainGMEM_plt1__0_0_;
    1 -> const_adpcm_mainGMEM_plt1__1_3_;
    ~loopXor_adpcm_mainGMEM_plt1_0 -> loopInv_adpcm_mainGMEM_plt1_0;
    1 -> const_adpcm_mainGMEM_dec_szl__1_0_;
    0 -> const_adpcm_mainGMEM_dec_szl__0_0_;
    1 -> const_adpcm_mainGMEM_dec_szl__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_szl_0 -> loopInv_adpcm_mainGMEM_dec_szl_0;
    1 -> const_adpcm_mainGMEM_dec_szh__1_0_;
    0 -> const_adpcm_mainGMEM_dec_szh__0_0_;
    1 -> const_adpcm_mainGMEM_dec_szh__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_szh_0 -> loopInv_adpcm_mainGMEM_dec_szh_0;
    1 -> const_adpcm_mainGMEM_wl_code_table__1_0_;
    1 -> const_adpcm_mainGMEM_wl_code_table__1_1_;
    1 -> const_adpcm_mainGMEM_wl_code_table__1_2_;
    ~interStateSplit_adpcm_mainGMEM_wl_code_table_0_L -> interStateInv_adpcm_mainGMEM_wl_code_table_0;
    1 -> const_adpcm_mainGMEM_wl_code_table__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_wl_code_table_0 -> interInv_adpcm_mainGMEM_wl_code_table_0;
    0 -> const_adpcm_mainGMEM_wl_code_table__0_0_;
    1 -> const_adpcm_mainGMEM_wl_code_table__1_4_;
    ~loopXor_adpcm_mainGMEM_wl_code_table_0 -> loopInv_adpcm_mainGMEM_wl_code_table_0;
    0 -> const_adpcm_mainGMEM_wl_code_table__0_1_;
    1 -> const_adpcm_mainGMEM_wl_code_table__1_5_;
    ~loopXor_adpcm_mainGMEM_wl_code_table_1 -> loopInv_adpcm_mainGMEM_wl_code_table_1;
    1 -> const_adpcm_mainGMEM_dh__1_0_;
    0 -> const_adpcm_mainGMEM_dh__0_0_;
    1 -> const_adpcm_mainGMEM_dh__1_1_;
    ~loopXor_adpcm_mainGMEM_dh_0 -> loopInv_adpcm_mainGMEM_dh_0;
    1 -> const_adpcm_mainGMEM_dl__1_0_;
    0 -> const_adpcm_mainGMEM_dl__0_0_;
    1 -> const_adpcm_mainGMEM_dl__1_1_;
    ~loopXor_adpcm_mainGMEM_dl_0 -> loopInv_adpcm_mainGMEM_dl_0;
    1 -> const_adpcm_mainGMEM_tqmf__1_0_;
    1 -> const_adpcm_mainGMEM_tqmf__1_1_;
    ~interStateSplit_adpcm_mainGMEM_tqmf_0_L -> interStateInv_adpcm_mainGMEM_tqmf_0;
    1 -> const_adpcm_mainGMEM_tqmf__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_tqmf_0 -> interInv_adpcm_mainGMEM_tqmf_0;
    0 -> const_adpcm_mainGMEM_tqmf__0_0_;
    1 -> const_adpcm_mainGMEM_tqmf__1_3_;
    ~loopXor_adpcm_mainGMEM_tqmf_0 -> loopInv_adpcm_mainGMEM_tqmf_0;
    1 -> const_adpcm_mainGMEM_quant26bt_pos__1_0_;
    0 -> const_adpcm_mainGMEM_quant26bt_pos__0_0_;
    1 -> const_adpcm_mainGMEM_quant26bt_pos__1_1_;
    ~loopXor_adpcm_mainGMEM_quant26bt_pos_0 -> loopInv_adpcm_mainGMEM_quant26bt_pos_0;
    1 -> const_adpcm_mainGMEM_al1__1_0_;
    1 -> const_adpcm_mainGMEM_al1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_al1_0_L -> interStateInv_adpcm_mainGMEM_al1_0;
    1 -> const_adpcm_mainGMEM_al1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_al1_0 -> interInv_adpcm_mainGMEM_al1_0;
    0 -> const_adpcm_mainGMEM_al1__0_0_;
    1 -> const_adpcm_mainGMEM_al1__1_3_;
    ~loopXor_adpcm_mainGMEM_al1_0 -> loopInv_adpcm_mainGMEM_al1_0;
    1 -> const_adpcm_mainGMEM_al2__1_0_;
    1 -> const_adpcm_mainGMEM_al2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_al2_0_L -> interStateInv_adpcm_mainGMEM_al2_0;
    1 -> const_adpcm_mainGMEM_al2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_al2_0 -> interInv_adpcm_mainGMEM_al2_0;
    0 -> const_adpcm_mainGMEM_al2__0_0_;
    1 -> const_adpcm_mainGMEM_al2__1_3_;
    ~loopXor_adpcm_mainGMEM_al2_0 -> loopInv_adpcm_mainGMEM_al2_0;
    1 -> const_adpcm_mainGMEM_dlt__1_0_;
    0 -> const_adpcm_mainGMEM_dlt__0_0_;
    1 -> const_adpcm_mainGMEM_dlt__1_1_;
    ~loopXor_adpcm_mainGMEM_dlt_0 -> loopInv_adpcm_mainGMEM_dlt_0;
    1 -> const_adpcm_mainGMEM_eh__1_0_;
    0 -> const_adpcm_mainGMEM_eh__0_0_;
    1 -> const_adpcm_mainGMEM_eh__1_1_;
    ~loopXor_adpcm_mainGMEM_eh_0 -> loopInv_adpcm_mainGMEM_eh_0;
    1 -> const_adpcm_mainGMEM_plt__1_0_;
    0 -> const_adpcm_mainGMEM_plt__0_0_;
    1 -> const_adpcm_mainGMEM_plt__1_1_;
    ~loopXor_adpcm_mainGMEM_plt_0 -> loopInv_adpcm_mainGMEM_plt_0;
    1 -> const_adpcm_mainGMEM_el__1_0_;
    0 -> const_adpcm_mainGMEM_el__0_0_;
    1 -> const_adpcm_mainGMEM_el__1_1_;
    ~loopXor_adpcm_mainGMEM_el_0 -> loopInv_adpcm_mainGMEM_el_0;
    1 -> const_adpcm_mainGMEM_dec_rh1__1_0_;
    1 -> const_adpcm_mainGMEM_dec_rh1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_rh1_0_L -> interStateInv_adpcm_mainGMEM_dec_rh1_0;
    1 -> const_adpcm_mainGMEM_dec_rh1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_rh1_0 -> interInv_adpcm_mainGMEM_dec_rh1_0;
    0 -> const_adpcm_mainGMEM_dec_rh1__0_0_;
    1 -> const_adpcm_mainGMEM_dec_rh1__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_rh1_0 -> loopInv_adpcm_mainGMEM_dec_rh1_0;
    1 -> const_adpcm_mainGMEM_dec_rh2__1_0_;
    1 -> const_adpcm_mainGMEM_dec_rh2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_rh2_0_L -> interStateInv_adpcm_mainGMEM_dec_rh2_0;
    1 -> const_adpcm_mainGMEM_dec_rh2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_rh2_0 -> interInv_adpcm_mainGMEM_dec_rh2_0;
    0 -> const_adpcm_mainGMEM_dec_rh2__0_0_;
    1 -> const_adpcm_mainGMEM_dec_rh2__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_rh2_0 -> loopInv_adpcm_mainGMEM_dec_rh2_0;
    1 -> const_adpcm_mainGMEM_dec_del_dltx__1_0_;
    1 -> const_adpcm_mainGMEM_dec_del_dltx__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_L -> interStateInv_adpcm_mainGMEM_dec_del_dltx_0;
    1 -> const_adpcm_mainGMEM_dec_del_dltx__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_del_dltx_0 -> interInv_adpcm_mainGMEM_dec_del_dltx_0;
    0 -> const_adpcm_mainGMEM_dec_del_dltx__0_0_;
    1 -> const_adpcm_mainGMEM_dec_del_dltx__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_del_dltx_0 -> loopInv_adpcm_mainGMEM_dec_del_dltx_0;
    1 -> const_adpcm_mainGMEM_quant26bt_neg__1_0_;
    0 -> const_adpcm_mainGMEM_quant26bt_neg__0_0_;
    1 -> const_adpcm_mainGMEM_quant26bt_neg__1_1_;
    ~loopXor_adpcm_mainGMEM_quant26bt_neg_0 -> loopInv_adpcm_mainGMEM_quant26bt_neg_0;
    1 -> const_adpcm_mainGMEM_dec_del_dhx__1_0_;
    1 -> const_adpcm_mainGMEM_dec_del_dhx__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_L -> interStateInv_adpcm_mainGMEM_dec_del_dhx_0;
    1 -> const_adpcm_mainGMEM_dec_del_dhx__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_del_dhx_0 -> interInv_adpcm_mainGMEM_dec_del_dhx_0;
    0 -> const_adpcm_mainGMEM_dec_del_dhx__0_0_;
    1 -> const_adpcm_mainGMEM_dec_del_dhx__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_del_dhx_0 -> loopInv_adpcm_mainGMEM_dec_del_dhx_0;
    1 -> const_adpcm_mainGMEM_qq4_code4_table__1_0_;
    1 -> const_adpcm_mainGMEM_qq4_code4_table__1_1_;
    1 -> const_adpcm_mainGMEM_qq4_code4_table__1_2_;
    ~interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_L -> interStateInv_adpcm_mainGMEM_qq4_code4_table_0;
    1 -> const_adpcm_mainGMEM_qq4_code4_table__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_qq4_code4_table_0 -> interInv_adpcm_mainGMEM_qq4_code4_table_0;
    0 -> const_adpcm_mainGMEM_qq4_code4_table__0_0_;
    1 -> const_adpcm_mainGMEM_qq4_code4_table__1_4_;
    ~loopXor_adpcm_mainGMEM_qq4_code4_table_0 -> loopInv_adpcm_mainGMEM_qq4_code4_table_0;
    0 -> const_adpcm_mainGMEM_qq4_code4_table__0_1_;
    1 -> const_adpcm_mainGMEM_qq4_code4_table__1_5_;
    ~loopXor_adpcm_mainGMEM_qq4_code4_table_1 -> loopInv_adpcm_mainGMEM_qq4_code4_table_1;
    1 -> const_adpcm_mainGMEM_nbh__1_0_;
    1 -> const_adpcm_mainGMEM_nbh__1_1_;
    ~interStateSplit_adpcm_mainGMEM_nbh_0_L -> interStateInv_adpcm_mainGMEM_nbh_0;
    1 -> const_adpcm_mainGMEM_nbh__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_nbh_0 -> interInv_adpcm_mainGMEM_nbh_0;
    0 -> const_adpcm_mainGMEM_nbh__0_0_;
    1 -> const_adpcm_mainGMEM_nbh__1_3_;
    ~loopXor_adpcm_mainGMEM_nbh_0 -> loopInv_adpcm_mainGMEM_nbh_0;
    1 -> const_adpcm_mainGMEM_nbl__1_0_;
    1 -> const_adpcm_mainGMEM_nbl__1_1_;
    ~interStateSplit_adpcm_mainGMEM_nbl_0_L -> interStateInv_adpcm_mainGMEM_nbl_0;
    1 -> const_adpcm_mainGMEM_nbl__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_nbl_0 -> interInv_adpcm_mainGMEM_nbl_0;
    0 -> const_adpcm_mainGMEM_nbl__0_0_;
    1 -> const_adpcm_mainGMEM_nbl__1_3_;
    ~loopXor_adpcm_mainGMEM_nbl_0 -> loopInv_adpcm_mainGMEM_nbl_0;
    1 -> const_adpcm_mainGMEM_ilr__1_0_;
    0 -> const_adpcm_mainGMEM_ilr__0_0_;
    1 -> const_adpcm_mainGMEM_ilr__1_1_;
    ~loopXor_adpcm_mainGMEM_ilr_0 -> loopInv_adpcm_mainGMEM_ilr_0;
    1 -> const_adpcm_mainGMEM_delay_bph__1_0_;
    1 -> const_adpcm_mainGMEM_delay_bph__1_1_;
    ~interStateSplit_adpcm_mainGMEM_delay_bph_0_L -> interStateInv_adpcm_mainGMEM_delay_bph_0;
    1 -> const_adpcm_mainGMEM_delay_bph__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_delay_bph_0 -> interInv_adpcm_mainGMEM_delay_bph_0;
    0 -> const_adpcm_mainGMEM_delay_bph__0_0_;
    1 -> const_adpcm_mainGMEM_delay_bph__1_3_;
    ~loopXor_adpcm_mainGMEM_delay_bph_0 -> loopInv_adpcm_mainGMEM_delay_bph_0;
    1 -> const_adpcm_mainGMEM_ph1__1_0_;
    1 -> const_adpcm_mainGMEM_ph1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_ph1_0_L -> interStateInv_adpcm_mainGMEM_ph1_0;
    1 -> const_adpcm_mainGMEM_ph1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_ph1_0 -> interInv_adpcm_mainGMEM_ph1_0;
    0 -> const_adpcm_mainGMEM_ph1__0_0_;
    1 -> const_adpcm_mainGMEM_ph1__1_3_;
    ~loopXor_adpcm_mainGMEM_ph1_0 -> loopInv_adpcm_mainGMEM_ph1_0;
    1 -> const_adpcm_mainGMEM_ph2__1_0_;
    1 -> const_adpcm_mainGMEM_ph2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_ph2_0_L -> interStateInv_adpcm_mainGMEM_ph2_0;
    1 -> const_adpcm_mainGMEM_ph2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_ph2_0 -> interInv_adpcm_mainGMEM_ph2_0;
    0 -> const_adpcm_mainGMEM_ph2__0_0_;
    1 -> const_adpcm_mainGMEM_ph2__1_3_;
    ~loopXor_adpcm_mainGMEM_ph2_0 -> loopInv_adpcm_mainGMEM_ph2_0;
    1 -> const_adpcm_mainGMEM_sph__1_0_;
    0 -> const_adpcm_mainGMEM_sph__0_0_;
    1 -> const_adpcm_mainGMEM_sph__1_1_;
    ~loopXor_adpcm_mainGMEM_sph_0 -> loopInv_adpcm_mainGMEM_sph_0;
    1 -> const_adpcm_mainGMEM_delay_bpl__1_0_;
    1 -> const_adpcm_mainGMEM_delay_bpl__1_1_;
    ~interStateSplit_adpcm_mainGMEM_delay_bpl_0_L -> interStateInv_adpcm_mainGMEM_delay_bpl_0;
    1 -> const_adpcm_mainGMEM_delay_bpl__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_delay_bpl_0 -> interInv_adpcm_mainGMEM_delay_bpl_0;
    0 -> const_adpcm_mainGMEM_delay_bpl__0_0_;
    1 -> const_adpcm_mainGMEM_delay_bpl__1_3_;
    ~loopXor_adpcm_mainGMEM_delay_bpl_0 -> loopInv_adpcm_mainGMEM_delay_bpl_0;
    1 -> const_adpcm_mainGMEM_dec_al2__1_0_;
    1 -> const_adpcm_mainGMEM_dec_al2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_al2_0_L -> interStateInv_adpcm_mainGMEM_dec_al2_0;
    1 -> const_adpcm_mainGMEM_dec_al2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_al2_0 -> interInv_adpcm_mainGMEM_dec_al2_0;
    0 -> const_adpcm_mainGMEM_dec_al2__0_0_;
    1 -> const_adpcm_mainGMEM_dec_al2__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_al2_0 -> loopInv_adpcm_mainGMEM_dec_al2_0;
    1 -> const_adpcm_mainGMEM_dec_rlt1__1_0_;
    1 -> const_adpcm_mainGMEM_dec_rlt1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_rlt1_0_L -> interStateInv_adpcm_mainGMEM_dec_rlt1_0;
    1 -> const_adpcm_mainGMEM_dec_rlt1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_rlt1_0 -> interInv_adpcm_mainGMEM_dec_rlt1_0;
    0 -> const_adpcm_mainGMEM_dec_rlt1__0_0_;
    1 -> const_adpcm_mainGMEM_dec_rlt1__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_rlt1_0 -> loopInv_adpcm_mainGMEM_dec_rlt1_0;
    1 -> const_adpcm_mainGMEM_dec_rlt2__1_0_;
    1 -> const_adpcm_mainGMEM_dec_rlt2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_rlt2_0_L -> interStateInv_adpcm_mainGMEM_dec_rlt2_0;
    1 -> const_adpcm_mainGMEM_dec_rlt2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_rlt2_0 -> interInv_adpcm_mainGMEM_dec_rlt2_0;
    0 -> const_adpcm_mainGMEM_dec_rlt2__0_0_;
    1 -> const_adpcm_mainGMEM_dec_rlt2__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_rlt2_0 -> loopInv_adpcm_mainGMEM_dec_rlt2_0;
    1 -> const_adpcm_mainGMEM_dec_dlt__1_0_;
    0 -> const_adpcm_mainGMEM_dec_dlt__0_0_;
    1 -> const_adpcm_mainGMEM_dec_dlt__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_dlt_0 -> loopInv_adpcm_mainGMEM_dec_dlt_0;
    1 -> const_adpcm_mainGMEM_spl__1_0_;
    0 -> const_adpcm_mainGMEM_spl__0_0_;
    1 -> const_adpcm_mainGMEM_spl__1_1_;
    ~loopXor_adpcm_mainGMEM_spl_0 -> loopInv_adpcm_mainGMEM_spl_0;
    1 -> const_adpcm_mainGMEM_dec_al1__1_0_;
    1 -> const_adpcm_mainGMEM_dec_al1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_al1_0_L -> interStateInv_adpcm_mainGMEM_dec_al1_0;
    1 -> const_adpcm_mainGMEM_dec_al1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_al1_0 -> interInv_adpcm_mainGMEM_dec_al1_0;
    0 -> const_adpcm_mainGMEM_dec_al1__0_0_;
    1 -> const_adpcm_mainGMEM_dec_al1__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_al1_0 -> loopInv_adpcm_mainGMEM_dec_al1_0;
    1 -> const_adpcm_mainGMEM_dec_plt__1_0_;
    0 -> const_adpcm_mainGMEM_dec_plt__0_0_;
    1 -> const_adpcm_mainGMEM_dec_plt__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_plt_0 -> loopInv_adpcm_mainGMEM_dec_plt_0;
    1 -> const_adpcm_mainuppol1__1_0_;
    1 -> const_adpcm_mainuppol1__1_1_;
    1 -> const_adpcm_mainuppol1__1_2_;
    ~interStateSplit_adpcm_mainuppol1_0_L -> interStateInv_adpcm_mainuppol1_0;
    1 -> const_adpcm_mainuppol1__1_3_;
    ~interEnablerMerge_adpcm_mainuppol1_0 -> interInv_adpcm_mainuppol1_0;
    0 -> const_adpcm_mainuppol1__0_0_;
    1 -> const_adpcm_mainuppol1__1_4_;
    ~loopXor_adpcm_mainuppol1_0 -> loopInv_adpcm_mainuppol1_0;
    0 -> const_adpcm_mainuppol1__0_1_;
    1 -> const_adpcm_mainuppol1__1_5_;
    ~loopXor_adpcm_mainuppol1_1 -> loopInv_adpcm_mainuppol1_1;
    1 -> const_adpcm_mainuppol2__1_0_;
    1 -> const_adpcm_mainuppol2__1_1_;
    1 -> const_adpcm_mainuppol2__1_2_;
    ~interStateSplit_adpcm_mainuppol2_0_L -> interStateInv_adpcm_mainuppol2_0;
    1 -> const_adpcm_mainuppol2__1_3_;
    ~interEnablerMerge_adpcm_mainuppol2_0 -> interInv_adpcm_mainuppol2_0;
    0 -> const_adpcm_mainuppol2__0_0_;
    1 -> const_adpcm_mainuppol2__1_4_;
    ~loopXor_adpcm_mainuppol2_0 -> loopInv_adpcm_mainuppol2_0;
    0 -> const_adpcm_mainuppol2__0_1_;
    1 -> const_adpcm_mainuppol2__1_5_;
    ~loopXor_adpcm_mainuppol2_1 -> loopInv_adpcm_mainuppol2_1;
    1 -> const_adpcm_mainGMEM_ilb_table__1_0_;
    1 -> const_adpcm_mainGMEM_ilb_table__1_1_;
    1 -> const_adpcm_mainGMEM_ilb_table__1_2_;
    ~interStateSplit_adpcm_mainGMEM_ilb_table_0_L -> interStateInv_adpcm_mainGMEM_ilb_table_0;
    1 -> const_adpcm_mainGMEM_ilb_table__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_ilb_table_0 -> interInv_adpcm_mainGMEM_ilb_table_0;
    0 -> const_adpcm_mainGMEM_ilb_table__0_0_;
    1 -> const_adpcm_mainGMEM_ilb_table__1_4_;
    ~loopXor_adpcm_mainGMEM_ilb_table_0 -> loopInv_adpcm_mainGMEM_ilb_table_0;
    0 -> const_adpcm_mainGMEM_ilb_table__0_1_;
    1 -> const_adpcm_mainGMEM_ilb_table__1_5_;
    ~loopXor_adpcm_mainGMEM_ilb_table_1 -> loopInv_adpcm_mainGMEM_ilb_table_1;
    1 -> const_adpcm_mainGMEM_result__1_0_;
    0 -> const_adpcm_mainGMEM_result__0_0_;
    1 -> const_adpcm_mainGMEM_result__1_1_;
    ~loopXor_adpcm_mainGMEM_result_0 -> loopInv_adpcm_mainGMEM_result_0;
    1 -> const_adpcm_mainGMEM_result__1_2_;
    ~intraStateSplit_adpcm_mainGMEM_result_0_L -> intraStateInv_adpcm_mainGMEM_result_0;
    1 -> intraEnabler_adpcm_mainGMEM_result_0_source;
    intraEnabler_adpcm_mainGMEM_result_0_source - intraEnabler_adpcm_mainGMEM_result_0 -> intraEnabler_adpcm_mainGMEM_result_0_sub;
    intraEnabler_adpcm_mainGMEM_result_0_sub -> [6,1] intraEnabler_adpcm_mainGMEM_result_0;
    1 -> intraEnabler_adpcm_mainGMEM_result_1_source;
    intraEnabler_adpcm_mainGMEM_result_1_source - intraEnabler_adpcm_mainGMEM_result_1 -> intraEnabler_adpcm_mainGMEM_result_1_sub;
    intraEnabler_adpcm_mainGMEM_result_1_sub -> [6,1] intraEnabler_adpcm_mainGMEM_result_1;
    1 -> const_adpcm_mainGMEM_result__1_3_;
    ~intraEnablerMerge_adpcm_mainGMEM_result_0 -> intraInv_adpcm_mainGMEM_result_0;
    1 -> const_adpcm_mainGMEM_wh_code_table__1_0_;
    1 -> const_adpcm_mainGMEM_wh_code_table__1_1_;
    1 -> const_adpcm_mainGMEM_wh_code_table__1_2_;
    ~interStateSplit_adpcm_mainGMEM_wh_code_table_0_L -> interStateInv_adpcm_mainGMEM_wh_code_table_0;
    1 -> const_adpcm_mainGMEM_wh_code_table__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_wh_code_table_0 -> interInv_adpcm_mainGMEM_wh_code_table_0;
    0 -> const_adpcm_mainGMEM_wh_code_table__0_0_;
    1 -> const_adpcm_mainGMEM_wh_code_table__1_4_;
    ~loopXor_adpcm_mainGMEM_wh_code_table_0 -> loopInv_adpcm_mainGMEM_wh_code_table_0;
    0 -> const_adpcm_mainGMEM_wh_code_table__0_1_;
    1 -> const_adpcm_mainGMEM_wh_code_table__1_5_;
    ~loopXor_adpcm_mainGMEM_wh_code_table_1 -> loopInv_adpcm_mainGMEM_wh_code_table_1;
    1 -> const_adpcm_mainGMEM_dec_ph__1_0_;
    0 -> const_adpcm_mainGMEM_dec_ph__0_0_;
    1 -> const_adpcm_mainGMEM_dec_ph__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_ph_0 -> loopInv_adpcm_mainGMEM_dec_ph_0;
    1 -> const_adpcm_mainGMEM_h__1_0_;
    1 -> const_adpcm_mainGMEM_h__1_1_;
    1 -> const_adpcm_mainGMEM_h__1_2_;
    ~interStateSplit_adpcm_mainGMEM_h_0_L -> interStateInv_adpcm_mainGMEM_h_0;
    1 -> const_adpcm_mainGMEM_h__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_h_0 -> interInv_adpcm_mainGMEM_h_0;
    0 -> const_adpcm_mainGMEM_h__0_0_;
    1 -> const_adpcm_mainGMEM_h__1_4_;
    ~loopXor_adpcm_mainGMEM_h_0 -> loopInv_adpcm_mainGMEM_h_0;
    0 -> const_adpcm_mainGMEM_h__0_1_;
    1 -> const_adpcm_mainGMEM_h__1_5_;
    ~loopXor_adpcm_mainGMEM_h_1 -> loopInv_adpcm_mainGMEM_h_1;
    1 -> const_adpcm_mainscalel__1_0_;
    1 -> const_adpcm_mainscalel__1_1_;
    1 -> const_adpcm_mainscalel__1_2_;
    ~interStateSplit_adpcm_mainscalel_0_L -> interStateInv_adpcm_mainscalel_0;
    1 -> const_adpcm_mainscalel__1_3_;
    ~interEnablerMerge_adpcm_mainscalel_0 -> interInv_adpcm_mainscalel_0;
    0 -> const_adpcm_mainscalel__0_0_;
    1 -> const_adpcm_mainscalel__1_4_;
    ~loopXor_adpcm_mainscalel_0 -> loopInv_adpcm_mainscalel_0;
    0 -> const_adpcm_mainscalel__0_1_;
    1 -> const_adpcm_mainscalel__1_5_;
    ~loopXor_adpcm_mainscalel_1 -> loopInv_adpcm_mainscalel_1;
    1 -> const_adpcm_mainGMEM_dec_deth__1_0_;
    1 -> const_adpcm_mainGMEM_dec_deth__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_deth_0_L -> interStateInv_adpcm_mainGMEM_dec_deth_0;
    1 -> const_adpcm_mainGMEM_dec_deth__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_deth_0 -> interInv_adpcm_mainGMEM_dec_deth_0;
    0 -> const_adpcm_mainGMEM_dec_deth__0_0_;
    1 -> const_adpcm_mainGMEM_dec_deth__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_deth_0 -> loopInv_adpcm_mainGMEM_dec_deth_0;
    1 -> const_adpcm_mainGMEM_dec_detl__1_0_;
    1 -> const_adpcm_mainGMEM_dec_detl__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_detl_0_L -> interStateInv_adpcm_mainGMEM_dec_detl_0;
    1 -> const_adpcm_mainGMEM_dec_detl__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_detl_0 -> interInv_adpcm_mainGMEM_dec_detl_0;
    0 -> const_adpcm_mainGMEM_dec_detl__0_0_;
    1 -> const_adpcm_mainGMEM_dec_detl__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_detl_0 -> loopInv_adpcm_mainGMEM_dec_detl_0;
    1 -> const_adpcm_mainGMEM_ph__1_0_;
    0 -> const_adpcm_mainGMEM_ph__0_0_;
    1 -> const_adpcm_mainGMEM_ph__1_1_;
    ~loopXor_adpcm_mainGMEM_ph_0 -> loopInv_adpcm_mainGMEM_ph_0;
    1 -> const_adpcm_mainGMEM_ah1__1_0_;
    1 -> const_adpcm_mainGMEM_ah1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_ah1_0_L -> interStateInv_adpcm_mainGMEM_ah1_0;
    1 -> const_adpcm_mainGMEM_ah1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_ah1_0 -> interInv_adpcm_mainGMEM_ah1_0;
    0 -> const_adpcm_mainGMEM_ah1__0_0_;
    1 -> const_adpcm_mainGMEM_ah1__1_3_;
    ~loopXor_adpcm_mainGMEM_ah1_0 -> loopInv_adpcm_mainGMEM_ah1_0;
    1 -> const_adpcm_mainGMEM_ah2__1_0_;
    1 -> const_adpcm_mainGMEM_ah2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_ah2_0_L -> interStateInv_adpcm_mainGMEM_ah2_0;
    1 -> const_adpcm_mainGMEM_ah2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_ah2_0 -> interInv_adpcm_mainGMEM_ah2_0;
    0 -> const_adpcm_mainGMEM_ah2__0_0_;
    1 -> const_adpcm_mainGMEM_ah2__1_3_;
    ~loopXor_adpcm_mainGMEM_ah2_0 -> loopInv_adpcm_mainGMEM_ah2_0;
    1 -> const_adpcm_mainGMEM_xd__1_0_;
    0 -> const_adpcm_mainGMEM_xd__0_0_;
    1 -> const_adpcm_mainGMEM_xd__1_1_;
    ~loopXor_adpcm_mainGMEM_xd_0 -> loopInv_adpcm_mainGMEM_xd_0;
    1 -> const_adpcm_mainGMEM_decis_levl__1_0_;
    0 -> const_adpcm_mainGMEM_decis_levl__0_0_;
    1 -> const_adpcm_mainGMEM_decis_levl__1_1_;
    ~loopXor_adpcm_mainGMEM_decis_levl_0 -> loopInv_adpcm_mainGMEM_decis_levl_0;
    1 -> const_adpcm_mainfiltep__1_0_;
    1 -> const_adpcm_mainfiltep__1_1_;
    1 -> const_adpcm_mainfiltep__1_2_;
    ~interStateSplit_adpcm_mainfiltep_0_L -> interStateInv_adpcm_mainfiltep_0;
    1 -> const_adpcm_mainfiltep__1_3_;
    ~interEnablerMerge_adpcm_mainfiltep_0 -> interInv_adpcm_mainfiltep_0;
    0 -> const_adpcm_mainfiltep__0_0_;
    1 -> const_adpcm_mainfiltep__1_4_;
    ~loopXor_adpcm_mainfiltep_0 -> loopInv_adpcm_mainfiltep_0;
    0 -> const_adpcm_mainfiltep__0_1_;
    1 -> const_adpcm_mainfiltep__1_5_;
    ~loopXor_adpcm_mainfiltep_1 -> loopInv_adpcm_mainfiltep_1;
    1 -> const_adpcm_mainGMEM_xh__1_0_;
    0 -> const_adpcm_mainGMEM_xh__0_0_;
    1 -> const_adpcm_mainGMEM_xh__1_1_;
    ~loopXor_adpcm_mainGMEM_xh_0 -> loopInv_adpcm_mainGMEM_xh_0;
    1 -> const_adpcm_mainGMEM_dec_nbh__1_0_;
    1 -> const_adpcm_mainGMEM_dec_nbh__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_nbh_0_L -> interStateInv_adpcm_mainGMEM_dec_nbh_0;
    1 -> const_adpcm_mainGMEM_dec_nbh__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_nbh_0 -> interInv_adpcm_mainGMEM_dec_nbh_0;
    0 -> const_adpcm_mainGMEM_dec_nbh__0_0_;
    1 -> const_adpcm_mainGMEM_dec_nbh__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_nbh_0 -> loopInv_adpcm_mainGMEM_dec_nbh_0;
    1 -> const_adpcm_mainGMEM_xl__1_0_;
    0 -> const_adpcm_mainGMEM_xl__0_0_;
    1 -> const_adpcm_mainGMEM_xl__1_1_;
    ~loopXor_adpcm_mainGMEM_xl_0 -> loopInv_adpcm_mainGMEM_xl_0;
    1 -> const_adpcm_mainGMEM_dec_nbl__1_0_;
    1 -> const_adpcm_mainGMEM_dec_nbl__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_nbl_0_L -> interStateInv_adpcm_mainGMEM_dec_nbl_0;
    1 -> const_adpcm_mainGMEM_dec_nbl__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_nbl_0 -> interInv_adpcm_mainGMEM_dec_nbl_0;
    0 -> const_adpcm_mainGMEM_dec_nbl__0_0_;
    1 -> const_adpcm_mainGMEM_dec_nbl__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_nbl_0 -> loopInv_adpcm_mainGMEM_dec_nbl_0;
    1 -> const_adpcm_mainfiltez__1_0_;
    1 -> const_adpcm_mainfiltez__1_1_;
    1 -> const_adpcm_mainfiltez__1_2_;
    ~interStateSplit_adpcm_mainfiltez_0_L -> interStateInv_adpcm_mainfiltez_0;
    1 -> const_adpcm_mainfiltez__1_3_;
    ~interEnablerMerge_adpcm_mainfiltez_0 -> interInv_adpcm_mainfiltez_0;
    0 -> const_adpcm_mainfiltez__0_0_;
    1 -> const_adpcm_mainfiltez__1_4_;
    ~loopXor_adpcm_mainfiltez_0 -> loopInv_adpcm_mainfiltez_0;
    0 -> const_adpcm_mainfiltez__0_1_;
    1 -> const_adpcm_mainfiltez__1_5_;
    ~loopXor_adpcm_mainfiltez_1 -> loopInv_adpcm_mainfiltez_1;
    1 -> const_adpcm_mainGMEM_xs__1_0_;
    0 -> const_adpcm_mainGMEM_xs__0_0_;
    1 -> const_adpcm_mainGMEM_xs__1_1_;
    ~loopXor_adpcm_mainGMEM_xs_0 -> loopInv_adpcm_mainGMEM_xs_0;
    1 -> const_adpcm_mainGMEM_dec_plt1__1_0_;
    1 -> const_adpcm_mainGMEM_dec_plt1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_plt1_0_L -> interStateInv_adpcm_mainGMEM_dec_plt1_0;
    1 -> const_adpcm_mainGMEM_dec_plt1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_plt1_0 -> interInv_adpcm_mainGMEM_dec_plt1_0;
    0 -> const_adpcm_mainGMEM_dec_plt1__0_0_;
    1 -> const_adpcm_mainGMEM_dec_plt1__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_plt1_0 -> loopInv_adpcm_mainGMEM_dec_plt1_0;
    1 -> const_adpcm_mainGMEM_dec_plt2__1_0_;
    1 -> const_adpcm_mainGMEM_dec_plt2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_plt2_0_L -> interStateInv_adpcm_mainGMEM_dec_plt2_0;
    1 -> const_adpcm_mainGMEM_dec_plt2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_plt2_0 -> interInv_adpcm_mainGMEM_dec_plt2_0;
    0 -> const_adpcm_mainGMEM_dec_plt2__0_0_;
    1 -> const_adpcm_mainGMEM_dec_plt2__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_plt2_0 -> loopInv_adpcm_mainGMEM_dec_plt2_0;
    1 -> const_adpcm_mainGMEM_ih__1_0_;
    1 -> const_adpcm_mainGMEM_ih__1_1_;
    1 -> const_adpcm_mainGMEM_ih__1_2_;
    ~interStateSplit_adpcm_mainGMEM_ih_0_L -> interStateInv_adpcm_mainGMEM_ih_0;
    1 -> const_adpcm_mainGMEM_ih__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_ih_0 -> interInv_adpcm_mainGMEM_ih_0;
    0 -> const_adpcm_mainGMEM_ih__0_0_;
    1 -> const_adpcm_mainGMEM_ih__1_4_;
    ~loopXor_adpcm_mainGMEM_ih_0 -> loopInv_adpcm_mainGMEM_ih_0;
    0 -> const_adpcm_mainGMEM_ih__0_1_;
    1 -> const_adpcm_mainGMEM_ih__1_5_;
    ~loopXor_adpcm_mainGMEM_ih_1 -> loopInv_adpcm_mainGMEM_ih_1;
    1 -> const_adpcm_mainGMEM_rlt__1_0_;
    0 -> const_adpcm_mainGMEM_rlt__0_0_;
    1 -> const_adpcm_mainGMEM_rlt__1_1_;
    ~loopXor_adpcm_mainGMEM_rlt_0 -> loopInv_adpcm_mainGMEM_rlt_0;
    1 -> const_adpcm_mainGMEM_dec_ph1__1_0_;
    1 -> const_adpcm_mainGMEM_dec_ph1__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_ph1_0_L -> interStateInv_adpcm_mainGMEM_dec_ph1_0;
    1 -> const_adpcm_mainGMEM_dec_ph1__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_ph1_0 -> interInv_adpcm_mainGMEM_dec_ph1_0;
    0 -> const_adpcm_mainGMEM_dec_ph1__0_0_;
    1 -> const_adpcm_mainGMEM_dec_ph1__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_ph1_0 -> loopInv_adpcm_mainGMEM_dec_ph1_0;
    1 -> const_adpcm_mainGMEM_dec_ph2__1_0_;
    1 -> const_adpcm_mainGMEM_dec_ph2__1_1_;
    ~interStateSplit_adpcm_mainGMEM_dec_ph2_0_L -> interStateInv_adpcm_mainGMEM_dec_ph2_0;
    1 -> const_adpcm_mainGMEM_dec_ph2__1_2_;
    ~interEnablerMerge_adpcm_mainGMEM_dec_ph2_0 -> interInv_adpcm_mainGMEM_dec_ph2_0;
    0 -> const_adpcm_mainGMEM_dec_ph2__0_0_;
    1 -> const_adpcm_mainGMEM_dec_ph2__1_3_;
    ~loopXor_adpcm_mainGMEM_dec_ph2_0 -> loopInv_adpcm_mainGMEM_dec_ph2_0;
    1 -> const_adpcm_mainGMEM_dec_sph__1_0_;
    0 -> const_adpcm_mainGMEM_dec_sph__0_0_;
    1 -> const_adpcm_mainGMEM_dec_sph__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_sph_0 -> loopInv_adpcm_mainGMEM_dec_sph_0;
    1 -> const_adpcm_mainGMEM_il__1_0_;
    1 -> const_adpcm_mainGMEM_il__1_1_;
    1 -> const_adpcm_mainGMEM_il__1_2_;
    ~interStateSplit_adpcm_mainGMEM_il_0_L -> interStateInv_adpcm_mainGMEM_il_0;
    1 -> const_adpcm_mainGMEM_il__1_3_;
    ~interEnablerMerge_adpcm_mainGMEM_il_0 -> interInv_adpcm_mainGMEM_il_0;
    0 -> const_adpcm_mainGMEM_il__0_0_;
    1 -> const_adpcm_mainGMEM_il__1_4_;
    ~loopXor_adpcm_mainGMEM_il_0 -> loopInv_adpcm_mainGMEM_il_0;
    0 -> const_adpcm_mainGMEM_il__0_1_;
    1 -> const_adpcm_mainGMEM_il__1_5_;
    ~loopXor_adpcm_mainGMEM_il_1 -> loopInv_adpcm_mainGMEM_il_1;
    1 -> const_adpcm_mainGMEM_test_data__1_0_;
    0 -> const_adpcm_mainGMEM_test_data__0_0_;
    1 -> const_adpcm_mainGMEM_test_data__1_1_;
    ~loopXor_adpcm_mainGMEM_test_data_0 -> loopInv_adpcm_mainGMEM_test_data_0;
    1 -> const_adpcm_mainGMEM_test_data__1_2_;
    ~intraStateSplit_adpcm_mainGMEM_test_data_0_L -> intraStateInv_adpcm_mainGMEM_test_data_0;
    1 -> intraEnabler_adpcm_mainGMEM_test_data_0_source;
    intraEnabler_adpcm_mainGMEM_test_data_0_source - intraEnabler_adpcm_mainGMEM_test_data_0 -> intraEnabler_adpcm_mainGMEM_test_data_0_sub;
    intraEnabler_adpcm_mainGMEM_test_data_0_sub -> [6,1] intraEnabler_adpcm_mainGMEM_test_data_0;
    1 -> intraEnabler_adpcm_mainGMEM_test_data_1_source;
    intraEnabler_adpcm_mainGMEM_test_data_1_source - intraEnabler_adpcm_mainGMEM_test_data_1 -> intraEnabler_adpcm_mainGMEM_test_data_1_sub;
    intraEnabler_adpcm_mainGMEM_test_data_1_sub -> [6,1] intraEnabler_adpcm_mainGMEM_test_data_1;
    1 -> const_adpcm_mainGMEM_test_data__1_3_;
    ~intraEnablerMerge_adpcm_mainGMEM_test_data_0 -> intraInv_adpcm_mainGMEM_test_data_0;
    1 -> const_adpcm_mainGMEM_dec_spl__1_0_;
    0 -> const_adpcm_mainGMEM_dec_spl__0_0_;
    1 -> const_adpcm_mainGMEM_dec_spl__1_1_;
    ~loopXor_adpcm_mainGMEM_dec_spl_0 -> loopInv_adpcm_mainGMEM_dec_spl_0;
    adpcm_mainencodescalel_USE -> adpcm_main_I10_scalel_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_plt2_0 | loopInit_adpcm_mainGMEM_dec_plt2_0 -> loopOr_adpcm_mainGMEM_dec_plt2_0;
    adpcm_mainresetGMEM_rh2_USE -> adpcm_main_I0_GMEM_rh2_faked_0_USE;
    interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_USE_L -> adpcm_main_I10_upzero_faked_upzero_PP1_faked_0_USE;
    adpcm_maindecodeupzero_in_0 -> adpcm_main_I24_upzero_faked_0;
    adpcm_maindecodeupzero_in_1 -> adpcm_main_I24_upzero_faked_1;
    adpcm_maindecodeupzero_in_2 -> adpcm_main_I24_upzero_faked_2;
    interOutSplit_adpcm_mainGMEM_rh1_0_L -> adpcm_main_I0_GMEM_rh1_faked_;
    adpcm_main_I0_GMEM_dec_ah1_faked_ -> adpcm_mainresetGMEM_dec_ah1_out;
    adpcm_mainGMEM_dec_szh_out -> adpcm_main_I24_GMEM_dec_szh_faked_;
    adpcm_main_I0_GMEM_dec_rlt2_faked_ -> adpcm_mainresetGMEM_dec_rlt2_out;
    adpcm_mainencodeGMEM_dlt_in_0 -> adpcm_main_I10_GMEM_dlt_faked_0;
    adpcm_mainencodeGMEM_dlt_in_1 -> adpcm_main_I10_GMEM_dlt_faked_1;
    adpcm_mainencodeGMEM_dlt_in_2 -> adpcm_main_I10_GMEM_dlt_faked_2;
    adpcm_mainencodeGMEM_al1_USE -> adpcm_main_I10_GMEM_al1_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_ah2_0_R -> adpcm_main_I10_GMEM_ah2_faked_;
    interStateMerge_adpcm_mainlogscl_0 & interInv_adpcm_mainlogscl_0 -> interAnd_adpcm_mainlogscl_0;
    interFinalSplit_adpcm_mainGMEM_dec_rh2_0_L -> adpcm_mainGMEM_dec_rh2_USE;
    adpcm_mainencodeuppol1_in_0 -> adpcm_main_I10_uppol1_faked_0;
    adpcm_main_I10_filtez_faked_ -> adpcm_mainencodefiltez_out;
    adpcm_mainencodeuppol1_in_1 -> adpcm_main_I10_uppol1_faked_1;
    adpcm_mainencodeuppol1_in_2 -> adpcm_main_I10_uppol1_faked_2;
    adpcm_mainencodeuppol1_in_3 -> adpcm_main_I10_uppol1_faked_3;
    interFinalSplit_adpcm_mainGMEM_ilb_table_0_L -> adpcm_mainGMEM_ilb_table_USE;
    interStateMerge_adpcm_mainGMEM_compressed_0 & interInv_adpcm_mainGMEM_compressed_0 -> interAnd_adpcm_mainGMEM_compressed_0;
    adpcm_mainGMEM_quant26bt_pos_out -> adpcm_main_I10_GMEM_quant26bt_pos_faked_;
    interOutSplit_adpcm_mainGMEM_nbh_0_R -> adpcm_main_I10_GMEM_nbh_faked_;
    adpcm_mainresetGMEM_nbh_USE -> adpcm_main_I0_GMEM_nbh_faked_0_USE;
    adpcm_mainresetGMEM_deth_in_0 -> adpcm_main_I0_GMEM_deth_faked_0;
    interOutSplit_adpcm_mainGMEM_deth_0_R -> adpcm_main_I10_GMEM_deth_faked_;
    adpcm_mainresetGMEM_deth_in_2 -> adpcm_main_I0_GMEM_deth_faked_2;
    adpcm_mainresetGMEM_deth_in_1 -> adpcm_main_I0_GMEM_deth_faked_1;
    interStateMerge_adpcm_mainGMEM_delay_dltx_0 & interInv_adpcm_mainGMEM_delay_dltx_0 -> interAnd_adpcm_mainGMEM_delay_dltx_0;
    adpcm_mainGMEM_dl_out -> adpcm_main_I24_GMEM_dl_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_il_0 ^ loopBbSelectMerge_adpcm_mainGMEM_il_0 -> loopXor_adpcm_mainGMEM_il_0;
    loopCondSelectMerge_adpcm_mainGMEM_il_1 ^ loopBbSelectMerge_adpcm_mainGMEM_il_1 -> loopXor_adpcm_mainGMEM_il_1;
    adpcm_main_I24_GMEM_qq2_code2_table_faked_ -> adpcm_maindecodeGMEM_qq2_code2_table_out;
    adpcm_mainencodeGMEM_ph_in_0 -> adpcm_main_I10_GMEM_ph_faked_0;
    adpcm_mainencodeGMEM_ph_in_1 -> adpcm_main_I10_GMEM_ph_faked_1;
    adpcm_mainencodeGMEM_ph_in_2 -> adpcm_main_I10_GMEM_ph_faked_2;
    interArgMerge_adpcm_mainupzeroupzero_PP2_0 -> adpcm_mainupzeroupzero_PP2_out;
    adpcm_main_I24_GMEM_dec_dlt_faked_0 -> adpcm_mainGMEM_dec_dlt_in_0;
    adpcm_main_I24_GMEM_dec_dlt_faked_1 -> adpcm_mainGMEM_dec_dlt_in_1;
    adpcm_main_I24_GMEM_dec_dlt_faked_2 -> adpcm_mainGMEM_dec_dlt_in_2;
    adpcm_mainencodeGMEM_ph_USE -> adpcm_main_I10_GMEM_ph_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_dec_rh1_0_R -> adpcm_main_I24_GMEM_dec_rh1_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rlt_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_rlt_0 -> loopXor_adpcm_mainGMEM_dec_rlt_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ph2_0 | loopInit_adpcm_mainGMEM_dec_ph2_0 -> loopOr_adpcm_mainGMEM_dec_ph2_0;
    adpcm_mainresetGMEM_al1_in_1 -> adpcm_main_I0_GMEM_al1_faked_1;
    adpcm_mainresetGMEM_al1_in_0 -> adpcm_main_I0_GMEM_al1_faked_0;
    adpcm_mainresetGMEM_al1_in_2 -> adpcm_main_I0_GMEM_al1_faked_2;
    adpcm_main_I24_GMEM_dec_al2_faked_ -> adpcm_maindecodeGMEM_dec_al2_out;
    interStateMerge_adpcm_mainGMEM_dec_nbh_0 & interInv_adpcm_mainGMEM_dec_nbh_0 -> interAnd_adpcm_mainGMEM_dec_nbh_0;
    interFinalSplit_adpcm_mainGMEM_al2_0_L -> adpcm_mainGMEM_al2_USE;
    adpcm_maindecodeGMEM_qq6_code6_table_USE -> adpcm_main_I24_GMEM_qq6_code6_table_faked_0_USE;
    adpcm_maindecodeupzeroupzero_PP1_out -> adpcm_main_I24_upzero_faked_upzero_PP1_faked_;
    adpcm_mainresetGMEM_dec_rh2_in_0 -> adpcm_main_I0_GMEM_dec_rh2_faked_0;
    adpcm_mainresetGMEM_dec_rh2_in_1 -> adpcm_main_I0_GMEM_dec_rh2_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_quant26bt_pos_0 ^ loopBbSelectMerge_adpcm_mainGMEM_quant26bt_pos_0 -> loopXor_adpcm_mainGMEM_quant26bt_pos_0;
    interOutSplit_adpcm_mainGMEM_dec_del_bph_0_R -> adpcm_main_I24_GMEM_dec_del_bph_faked_;
    adpcm_mainresetGMEM_dec_del_dltx_in_0 -> adpcm_main_I0_GMEM_dec_del_dltx_faked_0;
    adpcm_mainresetGMEM_dec_del_dltx_in_1 -> adpcm_main_I0_GMEM_dec_del_dltx_faked_1;
    adpcm_mainresetGMEM_dec_rh2_in_2 -> adpcm_main_I0_GMEM_dec_rh2_faked_2;
    adpcm_mainencodeGMEM_delay_dltx_in_0 -> adpcm_main_I10_GMEM_delay_dltx_faked_0;
    adpcm_mainencodeGMEM_delay_dltx_in_1 -> adpcm_main_I10_GMEM_delay_dltx_faked_1;
    adpcm_mainresetGMEM_dec_del_dltx_in_2 -> adpcm_main_I0_GMEM_dec_del_dltx_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_nbl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_nbl_0 -> loopXor_adpcm_mainGMEM_dec_nbl_0;
    adpcm_mainencodefiltez_PP0_in_0 -> adpcm_main_I10_filtez_PP0_faked_0;
    adpcm_main_I10_filtez_PP0_faked_0 -> *;
    adpcm_main_I10_GMEM_plt2_faked_ -> adpcm_mainencodeGMEM_plt2_out;
    loopCondSelectMerge_adpcm_mainGMEM_dl_0 | loopInit_adpcm_mainGMEM_dl_0 -> loopOr_adpcm_mainGMEM_dl_0;
    loopCondSelectMerge_adpcm_mainGMEM_szl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_szl_0 -> loopXor_adpcm_mainGMEM_szl_0;
    adpcm_mainresetGMEM_nbh_in_1 -> adpcm_main_I0_GMEM_nbh_faked_1;
    adpcm_mainresetGMEM_nbh_in_2 -> adpcm_main_I0_GMEM_nbh_faked_2;
    adpcm_mainresetGMEM_nbh_in_0 -> adpcm_main_I0_GMEM_nbh_faked_0;
    adpcm_mainencodefiltez_PP0_in_1 -> adpcm_main_I10_filtez_PP0_faked_1;
    adpcm_main_I10_filtez_PP0_faked_1 -> *;
    interArgMerge_adpcm_mainlogsch_0_0 -> adpcm_mainlogsch_in_0;
    interArgMerge_adpcm_mainlogsch_1_0 -> adpcm_mainlogsch_in_1;
    loopCondSelectMerge_adpcm_mainlogscl_1 ^ loopBbSelectMerge_adpcm_mainlogscl_1 -> loopXor_adpcm_mainlogscl_1;
    loopCondSelectMerge_adpcm_mainlogscl_0 ^ loopBbSelectMerge_adpcm_mainlogscl_0 -> loopXor_adpcm_mainlogscl_0;
    loopCondSelectMerge_adpcm_mainGMEM_quant26bt_neg_0 ^ loopBbSelectMerge_adpcm_mainGMEM_quant26bt_neg_0 -> loopXor_adpcm_mainGMEM_quant26bt_neg_0;
    adpcm_maindecodeGMEM_dec_del_dltx_USE -> adpcm_main_I24_GMEM_dec_del_dltx_faked_0_USE;
    adpcm_mainencodefiltez_PP0_USE -> adpcm_main_I10_filtez_PP0_faked_0_USE;
    adpcm_main_I10_filtez_PP0_faked_0_USE -> *;
    interFinalSplit_adpcm_mainGMEM_dec_del_dhx_0_L -> adpcm_mainGMEM_dec_del_dhx_USE;
    interOutSplit_adpcm_mainGMEM_al1_0_L -> adpcm_main_I0_GMEM_al1_faked_;
    adpcm_mainencodefiltez_PP0_in_2 -> adpcm_main_I10_filtez_PP0_faked_2;
    adpcm_main_I10_filtez_PP0_faked_2 -> *;
    adpcm_main_I0_GMEM_dec_del_bpl_faked_ -> adpcm_mainresetGMEM_dec_del_bpl_out;
    adpcm_maindecodeGMEM_rl_in_2 -> adpcm_main_I24_GMEM_rl_faked_2;
    adpcm_maindecodeGMEM_rl_in_0 -> adpcm_main_I24_GMEM_rl_faked_0;
    adpcm_mainresetGMEM_dec_rlt2_USE -> adpcm_main_I0_GMEM_dec_rlt2_faked_0_USE;
    adpcm_main_I10_filtez_faked_filtez_PP1_faked_1 -> adpcm_mainencodefiltezfiltez_PP1_in_1;
    adpcm_main_I10_filtez_faked_filtez_PP1_faked_0 -> adpcm_mainencodefiltezfiltez_PP1_in_0;
    adpcm_maindecodeGMEM_rl_in_1 -> adpcm_main_I24_GMEM_rl_faked_1;
    adpcm_main_I10_filtez_faked_filtez_PP1_faked_2 -> adpcm_mainencodefiltezfiltez_PP1_in_2;
    adpcm_main_I10_GMEM_al1_faked_ -> adpcm_mainencodeGMEM_al1_out;
    interStateMerge_adpcm_mainGMEM_wl_code_table_0 & interInv_adpcm_mainGMEM_wl_code_table_0 -> interAnd_adpcm_mainGMEM_wl_code_table_0;
    interArgMerge_adpcm_mainGMEM_rlt1_0_0 -> adpcm_mainGMEM_rlt1_in_0;
    interArgMerge_adpcm_mainGMEM_rlt1_1_0 -> adpcm_mainGMEM_rlt1_in_1;
    interArgMerge_adpcm_mainGMEM_rlt1_2_0 -> adpcm_mainGMEM_rlt1_in_2;
    adpcm_mainencodeGMEM_delay_dltx_in_2 -> adpcm_main_I10_GMEM_delay_dltx_faked_2;
    adpcm_main_I10_GMEM_dlt_faked_ -> adpcm_mainencodeGMEM_dlt_out;
    loopCondSelectMerge_adpcm_mainGMEM_accumd_0 ^ loopBbSelectMerge_adpcm_mainGMEM_accumd_0 -> loopXor_adpcm_mainGMEM_accumd_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ah2_0 | loopInit_adpcm_mainGMEM_dec_ah2_0 -> loopOr_adpcm_mainGMEM_dec_ah2_0;
    adpcm_main_I10_upzero_faked_upzero_PP2_faked_0_USE -> adpcm_mainencodeupzeroupzero_PP2_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ph1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_ph1_0 -> loopXor_adpcm_mainGMEM_dec_ph1_0;
    adpcm_main_I24_GMEM_dec_del_dltx_faked_ -> adpcm_maindecodeGMEM_dec_del_dltx_out;
    adpcm_main_I10_GMEM_delay_dhx_faked_ -> adpcm_mainencodeGMEM_delay_dhx_out;
    adpcm_main_I10_filtez_PP0_faked_ -> adpcm_mainencodefiltez_PP0_out;
    loopCondSelectMerge_adpcm_mainGMEM_xout2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_xout2_0 -> loopXor_adpcm_mainGMEM_xout2_0;
    adpcm_main_I0_GMEM_delay_bpl_faked_ -> adpcm_mainresetGMEM_delay_bpl_out;
    adpcm_maindecodeGMEM_dl_in_0 -> adpcm_main_I24_GMEM_dl_faked_0;
    adpcm_maindecodeGMEM_dl_in_1 -> adpcm_main_I24_GMEM_dl_faked_1;
    adpcm_maindecodeGMEM_dl_in_2 -> adpcm_main_I24_GMEM_dl_faked_2;
    interOutSplit_adpcm_mainGMEM_ph2_0_R -> adpcm_main_I10_GMEM_ph2_faked_;
    loopBbSelectSplit_adpcm_mainGMEM_yh_0_R -> adpcm_mainGMEM_yh_USE;
    interOutSplit_adpcm_mainGMEM_h_0_R -> adpcm_main_I24_GMEM_h_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rlt2_0 | loopInit_adpcm_mainGMEM_dec_rlt2_0 -> loopOr_adpcm_mainGMEM_dec_rlt2_0;
    interOutSplit_adpcm_mainGMEM_tqmf_0_R -> adpcm_main_I10_GMEM_tqmf_faked_;
    interFinalSplit_adpcm_mainGMEM_delay_bph_0_L -> adpcm_mainGMEM_delay_bph_USE;
    adpcm_main_I24_GMEM_dec_plt_faked_ -> adpcm_maindecodeGMEM_dec_plt_out;
    adpcm_maindecodeGMEM_dec_al1_in_0 -> adpcm_main_I24_GMEM_dec_al1_faked_0;
    adpcm_maindecodeGMEM_dec_al1_in_1 -> adpcm_main_I24_GMEM_dec_al1_faked_1;
    adpcm_maindecodeGMEM_dec_al1_in_2 -> adpcm_main_I24_GMEM_dec_al1_faked_2;
    adpcm_mainresetGMEM_dec_del_bph_USE -> adpcm_main_I0_GMEM_dec_del_bph_faked_0_USE;
    adpcm_mainencodeGMEM_delay_bph_USE -> adpcm_main_I10_GMEM_delay_bph_faked_0_USE;
    adpcm_mainresetGMEM_delay_dltx_in_0 -> adpcm_main_I0_GMEM_delay_dltx_faked_0;
    adpcm_mainresetGMEM_delay_dltx_in_1 -> adpcm_main_I0_GMEM_delay_dltx_faked_1;
    adpcm_mainresetGMEM_delay_dltx_in_2 -> adpcm_main_I0_GMEM_delay_dltx_faked_2;
    adpcm_mainencodeuppol2_in_0 -> adpcm_main_I10_uppol2_faked_0;
    adpcm_maindecodeGMEM_dec_plt2_USE -> adpcm_main_I24_GMEM_dec_plt2_faked_0_USE;
    adpcm_mainencodeuppol2_in_1 -> adpcm_main_I10_uppol2_faked_1;
    adpcm_mainencodeuppol2_in_2 -> adpcm_main_I10_uppol2_faked_2;
    adpcm_mainencodeuppol2_in_3 -> adpcm_main_I10_uppol2_faked_3;
    adpcm_maindecodeGMEM_ilr_USE -> adpcm_main_I24_GMEM_ilr_faked_0_USE;
    adpcm_mainencodeuppol2_in_4 -> adpcm_main_I10_uppol2_faked_4;
    loopBbSelectSplit_adpcm_mainGMEM_plt_0_R -> adpcm_mainGMEM_plt_USE;
    interOutSplit_adpcm_mainGMEM_delay_dltx_0_R -> adpcm_main_I10_GMEM_delay_dltx_faked_;
    interOutSplit_adpcm_mainGMEM_dec_del_dltx_0_L -> adpcm_main_I0_GMEM_dec_del_dltx_faked_;
    adpcm_mainencodeGMEM_nbl_in_0 -> adpcm_main_I10_GMEM_nbl_faked_0;
    adpcm_mainencodeGMEM_nbl_in_1 -> adpcm_main_I10_GMEM_nbl_faked_1;
    interOutSplit_adpcm_mainGMEM_dec_al1_0_R -> adpcm_main_I24_GMEM_dec_al1_faked_;
    adpcm_mainencodeGMEM_nbl_in_2 -> adpcm_main_I10_GMEM_nbl_faked_2;
    adpcm_main_I0_GMEM_dec_rh2_faked_ -> adpcm_mainresetGMEM_dec_rh2_out;
    adpcm_mainresetGMEM_delay_bpl_USE -> adpcm_main_I0_GMEM_delay_bpl_faked_0_USE;
    adpcm_maindecodeGMEM_dec_nbh_in_0 -> adpcm_main_I24_GMEM_dec_nbh_faked_0;
    adpcm_maindecodeGMEM_dec_nbh_in_2 -> adpcm_main_I24_GMEM_dec_nbh_faked_2;
    interOutSplit_adpcm_mainGMEM_ilb_table_0_L -> adpcm_main_I10_GMEM_ilb_table_faked_;
    loopBbSelectSplit_adpcm_mainGMEM_dec_dlt_0_R -> adpcm_mainGMEM_dec_dlt_USE;
    adpcm_maindecodeGMEM_dec_nbh_in_1 -> adpcm_main_I24_GMEM_dec_nbh_faked_1;
    adpcm_main_I24_GMEM_dec_sl_faked_ -> adpcm_maindecodeGMEM_dec_sl_out;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ah1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_ah1_0 -> loopXor_adpcm_mainGMEM_dec_ah1_0;
    adpcm_mainencodeGMEM_ph2_USE -> adpcm_main_I10_GMEM_ph2_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_result_0 | loopInit_adpcm_mainGMEM_result_0 -> loopOr_adpcm_mainGMEM_result_0;
    interFinalSplit_adpcm_mainGMEM_dec_al1_0_L -> adpcm_mainGMEM_dec_al1_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dh_0 -> loopXor_adpcm_mainGMEM_dh_0;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_USE_L -> adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_0_USE;
    adpcm_mainGMEM_szl_out -> adpcm_main_I10_GMEM_szl_faked_;
    adpcm_maindecodeGMEM_qq2_code2_table_in_0 -> adpcm_main_I24_GMEM_qq2_code2_table_faked_0;
    adpcm_maindecodeGMEM_qq2_code2_table_in_1 -> adpcm_main_I24_GMEM_qq2_code2_table_faked_1;
    adpcm_main_I0_GMEM_deth_faked_ -> adpcm_mainresetGMEM_deth_out;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rh2_0 | loopInit_adpcm_mainGMEM_dec_rh2_0 -> loopOr_adpcm_mainGMEM_dec_rh2_0;
    adpcm_mainresetGMEM_al2_in_1 -> adpcm_main_I0_GMEM_al2_faked_1;
    adpcm_mainresetGMEM_al2_in_0 -> adpcm_main_I0_GMEM_al2_faked_0;
    interOutSplit_adpcm_mainGMEM_dec_detl_0_L -> adpcm_main_I0_GMEM_dec_detl_faked_;
    adpcm_mainresetGMEM_al2_in_2 -> adpcm_main_I0_GMEM_al2_faked_2;
    adpcm_maindecodeGMEM_qq2_code2_table_in_2 -> adpcm_main_I24_GMEM_qq2_code2_table_faked_2;
    interStateMerge_adpcm_mainGMEM_dec_nbl_0 & interInv_adpcm_mainGMEM_dec_nbl_0 -> interAnd_adpcm_mainGMEM_dec_nbl_0;
    interStateMerge_adpcm_mainGMEM_ph2_0 & interInv_adpcm_mainGMEM_ph2_0 -> interAnd_adpcm_mainGMEM_ph2_0;
    interArgMerge_adpcm_mainGMEM_dec_rlt2_1_0 -> adpcm_mainGMEM_dec_rlt2_in_1;
    interArgMerge_adpcm_mainGMEM_dec_rlt2_2_0 -> adpcm_mainGMEM_dec_rlt2_in_2;
    interArgMerge_adpcm_mainGMEM_dec_rlt2_0_0 -> adpcm_mainGMEM_dec_rlt2_in_0;
    adpcm_main_I0_GMEM_plt1_faked_ -> adpcm_mainresetGMEM_plt1_out;
    adpcm_maindecodeGMEM_dec_detl_USE -> adpcm_main_I24_GMEM_dec_detl_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_accumd_0_L -> adpcm_main_I0_GMEM_accumd_faked_;
    adpcm_main_I10_GMEM_el_faked_ -> adpcm_mainencodeGMEM_el_out;
    interOutSplit_adpcm_mainGMEM_wl_code_table_0_L -> adpcm_main_I10_GMEM_wl_code_table_faked_;
    adpcm_mainencodefiltez_PP1_in_0 -> adpcm_main_I10_filtez_PP1_faked_0;
    adpcm_main_I10_filtez_PP1_faked_0 -> *;
    loopCondSelectMerge_adpcm_mainGMEM_ph2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ph2_0 -> loopXor_adpcm_mainGMEM_ph2_0;
    interOutSplit_adpcm_mainGMEM_ah2_0_L -> adpcm_main_I0_GMEM_ah2_faked_;
    adpcm_mainencodefiltez_PP1_in_2 -> adpcm_main_I10_filtez_PP1_faked_2;
    adpcm_main_I10_filtez_PP1_faked_2 -> *;
    adpcm_mainencodefiltez_PP1_in_1 -> adpcm_main_I10_filtez_PP1_faked_1;
    adpcm_main_I10_filtez_PP1_faked_1 -> *;
    adpcm_maindecodeGMEM_ih_USE -> adpcm_main_I24_GMEM_ih_faked_0_USE;
    adpcm_maindecodeGMEM_ilb_table_in_0 -> adpcm_main_I24_GMEM_ilb_table_faked_0;
    adpcm_maindecodeGMEM_ilb_table_in_1 -> adpcm_main_I24_GMEM_ilb_table_faked_1;
    adpcm_maindecodeGMEM_ilb_table_in_2 -> adpcm_main_I24_GMEM_ilb_table_faked_2;
    adpcm_main_I10_GMEM_tqmf_faked_ -> adpcm_mainencodeGMEM_tqmf_out;
    interOutSplit_adpcm_mainGMEM_dec_rh2_0_L -> adpcm_main_I0_GMEM_dec_rh2_faked_;
    interOutSplit_adpcm_mainGMEM_nbh_0_L -> adpcm_main_I0_GMEM_nbh_faked_;
    adpcm_mainencodeGMEM_rh1_in_0 -> adpcm_main_I10_GMEM_rh1_faked_0;
    interOutSplit_adpcm_mainGMEM_ih_0_R -> adpcm_main_I24_GMEM_ih_faked_;
    adpcm_mainresetGMEM_delay_dhx_USE -> adpcm_main_I0_GMEM_delay_dhx_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_dh_0 | loopInit_adpcm_mainGMEM_dec_dh_0 -> loopOr_adpcm_mainGMEM_dec_dh_0;
    loopCondSelectMerge_adpcm_mainGMEM_quant26bt_pos_0 | loopInit_adpcm_mainGMEM_quant26bt_pos_0 -> loopOr_adpcm_mainGMEM_quant26bt_pos_0;
    adpcm_mainencodeGMEM_rh1_in_2 -> adpcm_main_I10_GMEM_rh1_faked_2;
    adpcm_main_I10_GMEM_rlt1_faked_ -> adpcm_mainencodeGMEM_rlt1_out;
    interStateMerge_adpcm_mainGMEM_dec_ph1_0 & interInv_adpcm_mainGMEM_dec_ph1_0 -> interAnd_adpcm_mainGMEM_dec_ph1_0;
    adpcm_mainencodeupzeroupzero_PP2_out -> adpcm_main_I10_upzero_faked_upzero_PP2_faked_;
    adpcm_mainencodeGMEM_rh1_in_1 -> adpcm_main_I10_GMEM_rh1_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rh1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_rh1_0 -> loopXor_adpcm_mainGMEM_dec_rh1_0;
    adpcm_main_I10_GMEM_szh_faked_0 -> adpcm_mainGMEM_szh_in_0;
    adpcm_main_I10_GMEM_szh_faked_1 -> adpcm_mainGMEM_szh_in_1;
    adpcm_main_I10_GMEM_szh_faked_2 -> adpcm_mainGMEM_szh_in_2;
    interStateMerge_adpcm_mainGMEM_ah2_0 & interInv_adpcm_mainGMEM_ah2_0 -> interAnd_adpcm_mainGMEM_ah2_0;
    adpcm_maindecodeGMEM_qq4_code4_table_in_0 -> adpcm_main_I24_GMEM_qq4_code4_table_faked_0;
    adpcm_maindecodeGMEM_qq4_code4_table_in_1 -> adpcm_main_I24_GMEM_qq4_code4_table_faked_1;
    adpcm_maindecodeGMEM_qq4_code4_table_in_2 -> adpcm_main_I24_GMEM_qq4_code4_table_faked_2;
    interOutSplit_adpcm_mainGMEM_dec_del_bph_0_L -> adpcm_main_I0_GMEM_dec_del_bph_faked_;
    loopCondSelectMerge_adpcm_mainupzero_1 | loopInit_adpcm_mainupzero_1 -> loopOr_adpcm_mainupzero_1;
    adpcm_mainresetGMEM_dec_plt1_in_1 -> adpcm_main_I0_GMEM_dec_plt1_faked_1;
    loopCondSelectMerge_adpcm_mainupzero_0 | loopInit_adpcm_mainupzero_0 -> loopOr_adpcm_mainupzero_0;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_R -> adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_0;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_1_0_R -> adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_1;
    adpcm_mainresetGMEM_dec_plt1_in_0 -> adpcm_main_I0_GMEM_dec_plt1_faked_0;
    adpcm_main_I10_GMEM_rlt_faked_0 -> adpcm_mainGMEM_rlt_in_0;
    loopCondSelectMerge_adpcm_mainGMEM_quant26bt_neg_0 | loopInit_adpcm_mainGMEM_quant26bt_neg_0 -> loopOr_adpcm_mainGMEM_quant26bt_neg_0;
    adpcm_main_I10_GMEM_rlt_faked_1 -> adpcm_mainGMEM_rlt_in_1;
    adpcm_main_I10_GMEM_rlt_faked_2 -> adpcm_mainGMEM_rlt_in_2;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_2_0_R -> adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_ah2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ah2_0 -> loopXor_adpcm_mainGMEM_ah2_0;
    adpcm_mainresetGMEM_dec_plt1_in_2 -> adpcm_main_I0_GMEM_dec_plt1_faked_2;
    interOutSplit_adpcm_mainGMEM_delay_bph_0_R -> adpcm_main_I10_GMEM_delay_bph_faked_;
    adpcm_main_I10_GMEM_qq4_code4_table_faked_ -> adpcm_mainencodeGMEM_qq4_code4_table_out;
    adpcm_main_I24_GMEM_dl_faked_ -> adpcm_maindecodeGMEM_dl_out;
    adpcm_maindecodeGMEM_dec_al2_in_0 -> adpcm_main_I24_GMEM_dec_al2_faked_0;
    adpcm_maindecodeGMEM_dec_al2_in_1 -> adpcm_main_I24_GMEM_dec_al2_faked_1;
    adpcm_maindecodeGMEM_dec_al2_in_2 -> adpcm_main_I24_GMEM_dec_al2_faked_2;
    interFinalSplit_adpcm_mainGMEM_plt2_0_L -> adpcm_mainGMEM_plt2_USE;
    interOutSplit_adpcm_mainGMEM_dec_ah2_0_R -> adpcm_main_I24_GMEM_dec_ah2_faked_;
    adpcm_maindecodeGMEM_dec_dlt_USE -> adpcm_main_I24_GMEM_dec_dlt_faked_0_USE;
    interFinalSplit_adpcm_mainGMEM_wl_code_table_0_L -> adpcm_mainGMEM_wl_code_table_USE;
    interOutSplit_adpcm_mainGMEM_dec_nbl_0_L -> adpcm_main_I0_GMEM_dec_nbl_faked_;
    adpcm_maindecodeGMEM_xout1_in_1 -> adpcm_main_I24_GMEM_xout1_faked_1;
    adpcm_maindecodeGMEM_xout1_in_0 -> adpcm_main_I24_GMEM_xout1_faked_0;
    adpcm_maindecodeGMEM_xout1_in_2 -> adpcm_main_I24_GMEM_xout1_faked_2;
    adpcm_mainencodeuppol1_USE -> adpcm_main_I10_uppol1_faked_0_USE;
    adpcm_mainencodeGMEM_wl_code_table_USE -> adpcm_main_I10_GMEM_wl_code_table_faked_0_USE;
    adpcm_main_I10_GMEM_ih_faked_ -> adpcm_mainencodeGMEM_ih_out;
    interStateMerge_adpcm_mainGMEM_dec_ah1_0 & interInv_adpcm_mainGMEM_dec_ah1_0 -> interAnd_adpcm_mainGMEM_dec_ah1_0;
    interOutSplit_adpcm_mainGMEM_dec_nbh_0_R -> adpcm_main_I24_GMEM_dec_nbh_faked_;
    adpcm_maindecodeGMEM_accumc_USE -> adpcm_main_I24_GMEM_accumc_faked_0_USE;
    adpcm_main_I24_uppol2_faked_ -> adpcm_maindecodeuppol2_out;
    adpcm_mainGMEM_sh_out -> adpcm_main_I10_GMEM_sh_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_plt1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_plt1_0 -> loopXor_adpcm_mainGMEM_plt1_0;
    adpcm_mainGMEM_dec_sh_out -> adpcm_main_I24_GMEM_dec_sh_faked_;
    adpcm_main_I10_GMEM_sph_faked_0 -> adpcm_mainGMEM_sph_in_0;
    loopCondSelectMerge_adpcm_mainGMEM_dl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dl_0 -> loopXor_adpcm_mainGMEM_dl_0;
    adpcm_main_I10_GMEM_sph_faked_2 -> adpcm_mainGMEM_sph_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_al2_0 | loopInit_adpcm_mainGMEM_dec_al2_0 -> loopOr_adpcm_mainGMEM_dec_al2_0;
    adpcm_main_I10_GMEM_sph_faked_1 -> adpcm_mainGMEM_sph_in_1;
    loopCondSelectMerge_adpcm_mainGMEM_dec_deth_0 | loopInit_adpcm_mainGMEM_dec_deth_0 -> loopOr_adpcm_mainGMEM_dec_deth_0;
    adpcm_maindecodeGMEM_dec_ph_in_0 -> adpcm_main_I24_GMEM_dec_ph_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_decis_levl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_decis_levl_0 -> loopXor_adpcm_mainGMEM_decis_levl_0;
    adpcm_maindecodeGMEM_dec_ph_in_1 -> adpcm_main_I24_GMEM_dec_ph_faked_1;
    adpcm_maindecodeGMEM_dec_ph_in_2 -> adpcm_main_I24_GMEM_dec_ph_faked_2;
    adpcm_maindecodeGMEM_qq6_code6_table_in_0 -> adpcm_main_I24_GMEM_qq6_code6_table_faked_0;
    adpcm_main_I0_GMEM_dec_al1_faked_ -> adpcm_mainresetGMEM_dec_al1_out;
    adpcm_maindecodeGMEM_qq6_code6_table_in_1 -> adpcm_main_I24_GMEM_qq6_code6_table_faked_1;
    interStateMerge_adpcm_mainGMEM_rh2_0 & interInv_adpcm_mainGMEM_rh2_0 -> interAnd_adpcm_mainGMEM_rh2_0;
    adpcm_maindecodeGMEM_qq6_code6_table_in_2 -> adpcm_main_I24_GMEM_qq6_code6_table_faked_2;
    adpcm_maindecodescalelGMEM_ilb_table_out -> adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_compressed_0 ^ loopBbSelectMerge_adpcm_mainGMEM_compressed_0 -> loopXor_adpcm_mainGMEM_compressed_0;
    loopCondSelectMerge_adpcm_mainGMEM_compressed_1 ^ loopBbSelectMerge_adpcm_mainGMEM_compressed_1 -> loopXor_adpcm_mainGMEM_compressed_1;
    interFinalSplit_adpcm_mainGMEM_delay_dltx_0_L -> adpcm_mainGMEM_delay_dltx_USE;
    interOutSplit_adpcm_mainGMEM_ph2_0_L -> adpcm_main_I0_GMEM_ph2_faked_;
    interOutSplit_adpcm_mainGMEM_dec_al2_0_L -> adpcm_main_I0_GMEM_dec_al2_faked_;
    interArgMerge_adpcm_mainGMEM_ah2_0_0 -> adpcm_mainGMEM_ah2_in_0;
    interOutSplit_adpcm_mainGMEM_dec_del_dltx_0_R -> adpcm_main_I24_GMEM_dec_del_dltx_faked_;
    interArgMerge_adpcm_mainGMEM_ah2_1_0 -> adpcm_mainGMEM_ah2_in_1;
    interArgMerge_adpcm_mainGMEM_ah2_2_0 -> adpcm_mainGMEM_ah2_in_2;
    adpcm_mainresetGMEM_dec_ph1_USE -> adpcm_main_I0_GMEM_dec_ph1_faked_0_USE;
    adpcm_maindecodeGMEM_ih_in_0 -> adpcm_main_I24_GMEM_ih_faked_0;
    adpcm_maindecodeGMEM_ih_in_1 -> adpcm_main_I24_GMEM_ih_faked_1;
    adpcm_maindecodeGMEM_ih_in_2 -> adpcm_main_I24_GMEM_ih_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_plt1_0 | loopInit_adpcm_mainGMEM_plt1_0 -> loopOr_adpcm_mainGMEM_plt1_0;
    loopCondSelectMerge_adpcm_mainGMEM_delay_dltx_0 ^ loopBbSelectMerge_adpcm_mainGMEM_delay_dltx_0 -> loopXor_adpcm_mainGMEM_delay_dltx_0;
    adpcm_mainencodeGMEM_szh_in_0 -> adpcm_main_I10_GMEM_szh_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_rh2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_rh2_0 -> loopXor_adpcm_mainGMEM_rh2_0;
    adpcm_mainencodeGMEM_szh_in_2 -> adpcm_main_I10_GMEM_szh_faked_2;
    adpcm_main_I10_upzero_faked_upzero_PP2_faked_0 -> adpcm_mainencodeupzeroupzero_PP2_in_0;
    adpcm_main_I10_upzero_faked_upzero_PP2_faked_1 -> adpcm_mainencodeupzeroupzero_PP2_in_1;
    adpcm_mainencodeGMEM_szh_in_1 -> adpcm_main_I10_GMEM_szh_faked_1;
    interStateMerge_adpcm_mainscalel_0 & interInv_adpcm_mainscalel_0 -> interAnd_adpcm_mainscalel_0;
    adpcm_mainencodeGMEM_wh_code_table_in_1 -> adpcm_main_I10_GMEM_wh_code_table_faked_1;
    adpcm_mainencodeGMEM_wh_code_table_in_0 -> adpcm_main_I10_GMEM_wh_code_table_faked_0;
    adpcm_main_I10_upzero_faked_upzero_PP2_faked_2 -> adpcm_mainencodeupzeroupzero_PP2_in_2;
    adpcm_mainencodeGMEM_wh_code_table_in_2 -> adpcm_main_I10_GMEM_wh_code_table_faked_2;
    loopBbSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_R -> adpcm_mainGMEM_qq6_code6_table_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_sph_0 | loopInit_adpcm_mainGMEM_dec_sph_0 -> loopOr_adpcm_mainGMEM_dec_sph_0;
    adpcm_maindecodeGMEM_dec_rlt_USE -> adpcm_main_I24_GMEM_dec_rlt_faked_0_USE;
    adpcm_maindecodeGMEM_xout2_USE -> adpcm_main_I24_GMEM_xout2_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_plt2_0 & interInv_adpcm_mainGMEM_plt2_0 -> interAnd_adpcm_mainGMEM_plt2_0;
    adpcm_main_I24_upzero_faked_upzero_PP2_faked_0_USE -> adpcm_maindecodeupzeroupzero_PP2_USE;
    adpcm_mainencodeGMEM_qq2_code2_table_USE -> adpcm_main_I10_GMEM_qq2_code2_table_faked_0_USE;
    adpcm_maindecodeupzero_PP1_USE -> adpcm_main_I24_upzero_PP1_faked_0_USE;
    adpcm_main_I24_upzero_PP1_faked_0_USE -> *;
    adpcm_maindecodefiltep_in_1 -> adpcm_main_I24_filtep_faked_1;
    interOutSplit_adpcm_mainGMEM_delay_bph_0_L -> adpcm_main_I0_GMEM_delay_bph_faked_;
    interStateMerge_adpcm_mainGMEM_dec_rh1_0 & interInv_adpcm_mainGMEM_dec_rh1_0 -> interAnd_adpcm_mainGMEM_dec_rh1_0;
    adpcm_maindecodefiltep_in_2 -> adpcm_main_I24_filtep_faked_2;
    adpcm_main_I0_GMEM_dec_del_dltx_faked_ -> adpcm_mainresetGMEM_dec_del_dltx_out;
    adpcm_mainencodeGMEM_dh_in_0 -> adpcm_main_I10_GMEM_dh_faked_0;
    adpcm_maindecodefiltep_in_3 -> adpcm_main_I24_filtep_faked_3;
    adpcm_maindecodefiltep_in_0 -> adpcm_main_I24_filtep_faked_0;
    adpcm_mainencodeGMEM_dh_in_2 -> adpcm_main_I10_GMEM_dh_faked_2;
    adpcm_mainencodeGMEM_dh_in_1 -> adpcm_main_I10_GMEM_dh_faked_1;
    adpcm_mainencodeGMEM_rh2_in_2 -> adpcm_main_I10_GMEM_rh2_faked_2;
    adpcm_main_I24_GMEM_h_faked_ -> adpcm_maindecodeGMEM_h_out;
    interArgMerge_adpcm_mainfiltep_0_0 -> adpcm_mainfiltep_in_0;
    interArgMerge_adpcm_mainfiltep_1_0 -> adpcm_mainfiltep_in_1;
    interArgMerge_adpcm_mainfiltep_2_0 -> adpcm_mainfiltep_in_2;
    interArgMerge_adpcm_mainfiltep_3_0 -> adpcm_mainfiltep_in_3;
    adpcm_mainencodeGMEM_rh2_in_1 -> adpcm_main_I10_GMEM_rh2_faked_1;
    adpcm_main_I24_filtez_PP1_faked_ -> adpcm_maindecodefiltez_PP1_out;
    loopCondSelectMerge_adpcm_mainGMEM_dec_al1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_al1_0 -> loopXor_adpcm_mainGMEM_dec_al1_0;
    adpcm_main_I0_GMEM_nbh_faked_ -> adpcm_mainresetGMEM_nbh_out;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_L -> adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_0;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_1_0_L -> adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_1;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_2_0_L -> adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_2;
    adpcm_mainencodeGMEM_rh2_in_0 -> adpcm_main_I10_GMEM_rh2_faked_0;
    adpcm_main_I10_GMEM_szh_faked_ -> adpcm_mainencodeGMEM_szh_out;
    adpcm_mainencodeGMEM_detl_in_0 -> adpcm_main_I10_GMEM_detl_faked_0;
    adpcm_mainencodeGMEM_detl_in_1 -> adpcm_main_I10_GMEM_detl_faked_1;
    adpcm_mainencodeGMEM_detl_in_2 -> adpcm_main_I10_GMEM_detl_faked_2;
    loopCondSelectMerge_adpcm_mainuppol2_1 | loopInit_adpcm_mainuppol2_1 -> loopOr_adpcm_mainuppol2_1;
    loopCondSelectMerge_adpcm_mainuppol2_0 | loopInit_adpcm_mainuppol2_0 -> loopOr_adpcm_mainuppol2_0;
    adpcm_mainresetGMEM_al1_USE -> adpcm_main_I0_GMEM_al1_faked_0_USE;
    adpcm_mainresetGMEM_dec_plt2_in_0 -> adpcm_main_I0_GMEM_dec_plt2_faked_0;
    adpcm_mainresetGMEM_dec_plt2_in_1 -> adpcm_main_I0_GMEM_dec_plt2_faked_1;
    adpcm_mainresetGMEM_dec_plt2_in_2 -> adpcm_main_I0_GMEM_dec_plt2_faked_2;
    adpcm_mainencodeGMEM_il_USE -> adpcm_main_I10_GMEM_il_faked_0_USE;
    adpcm_mainencodeGMEM_ah2_USE -> adpcm_main_I10_GMEM_ah2_faked_0_USE;
    interFinalSplit_adpcm_mainGMEM_delay_bpl_0_L -> adpcm_mainGMEM_delay_bpl_USE;
    adpcm_mainGMEM_decis_levl_out -> adpcm_main_I10_GMEM_decis_levl_faked_;
    interOutSplit_adpcm_mainGMEM_dec_ph2_0_R -> adpcm_main_I24_GMEM_dec_ph2_faked_;
    interOutSplit_adpcm_mainGMEM_dec_rlt1_0_L -> adpcm_main_I0_GMEM_dec_rlt1_faked_;
    adpcm_mainencodeGMEM_plt2_USE -> adpcm_main_I10_GMEM_plt2_faked_0_USE;
    adpcm_maindecodeGMEM_dec_plt1_in_0 -> adpcm_main_I24_GMEM_dec_plt1_faked_0;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_USE_R -> adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_0_USE;
    adpcm_maindecodeGMEM_dec_plt1_in_1 -> adpcm_main_I24_GMEM_dec_plt1_faked_1;
    adpcm_maindecodeGMEM_dec_plt1_in_2 -> adpcm_main_I24_GMEM_dec_plt1_faked_2;
    interFinalSplit_adpcm_mainGMEM_tqmf_0_L -> adpcm_mainGMEM_tqmf_USE;
    adpcm_main_I24_GMEM_dec_sh_faked_0 -> adpcm_mainGMEM_dec_sh_in_0;
    adpcm_main_I24_GMEM_dec_sh_faked_1 -> adpcm_mainGMEM_dec_sh_in_1;
    adpcm_main_I24_GMEM_dec_sh_faked_2 -> adpcm_mainGMEM_dec_sh_in_2;
    interArgMerge_adpcm_mainGMEM_ph1_0_0 -> adpcm_mainGMEM_ph1_in_0;
    interArgMerge_adpcm_mainGMEM_ph1_1_0 -> adpcm_mainGMEM_ph1_in_1;
    interArgMerge_adpcm_mainGMEM_ph1_2_0 -> adpcm_mainGMEM_ph1_in_2;
    adpcm_maindecodelogsch_in_0 -> adpcm_main_I24_logsch_faked_0;
    interOutSplit_adpcm_mainGMEM_plt2_0_L -> adpcm_main_I0_GMEM_plt2_faked_;
    adpcm_maindecodelogsch_in_1 -> adpcm_main_I24_logsch_faked_1;
    adpcm_maindecodeGMEM_dec_plt_in_0 -> adpcm_main_I24_GMEM_dec_plt_faked_0;
    adpcm_maindecodeGMEM_dec_plt_in_1 -> adpcm_main_I24_GMEM_dec_plt_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_accumd_0 | loopInit_adpcm_mainGMEM_accumd_0 -> loopOr_adpcm_mainGMEM_accumd_0;
    adpcm_mainencodeGMEM_ilb_table_in_2 -> adpcm_main_I10_GMEM_ilb_table_faked_2;
    adpcm_maindecodeGMEM_xout2_in_0 -> adpcm_main_I24_GMEM_xout2_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_plt_0 | loopInit_adpcm_mainGMEM_plt_0 -> loopOr_adpcm_mainGMEM_plt_0;
    adpcm_maindecodeGMEM_xout2_in_1 -> adpcm_main_I24_GMEM_xout2_faked_1;
    adpcm_maindecodeGMEM_xout2_in_2 -> adpcm_main_I24_GMEM_xout2_faked_2;
    adpcm_mainencodeGMEM_qq2_code2_table_in_1 -> adpcm_main_I10_GMEM_qq2_code2_table_faked_1;
    adpcm_maindecodeGMEM_dec_plt_in_2 -> adpcm_main_I24_GMEM_dec_plt_faked_2;
    adpcm_mainencodeGMEM_ilb_table_in_0 -> adpcm_main_I10_GMEM_ilb_table_faked_0;
    adpcm_mainencodeGMEM_ilb_table_in_1 -> adpcm_main_I10_GMEM_ilb_table_faked_1;
    adpcm_mainencode_out -> adpcm_main_I10_;
    interArgMerge_adpcm_mainlogscl_0_0 -> adpcm_mainlogscl_in_0;
    interArgMerge_adpcm_mainlogscl_1_0 -> adpcm_mainlogscl_in_1;
    loopCondSelectMerge_adpcm_mainGMEM_dec_szh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_szh_0 -> loopXor_adpcm_mainGMEM_dec_szh_0;
    adpcm_mainencodeGMEM_qq2_code2_table_in_2 -> adpcm_main_I10_GMEM_qq2_code2_table_faked_2;
    interOutSplit_adpcm_mainGMEM_ilb_table_0_R -> adpcm_main_I24_GMEM_ilb_table_faked_;
    adpcm_main_I24_GMEM_dec_deth_faked_ -> adpcm_maindecodeGMEM_dec_deth_out;
    interOutSplit_adpcm_mainGMEM_rh2_0_R -> adpcm_main_I10_GMEM_rh2_faked_;
    adpcm_mainGMEM_dh_out -> adpcm_main_I10_GMEM_dh_faked_;
    interFinalSplit_adpcm_mainGMEM_rlt1_0_L -> adpcm_mainGMEM_rlt1_USE;
    loopCondSelectMerge_adpcm_mainscalel_0 ^ loopBbSelectMerge_adpcm_mainscalel_0 -> loopXor_adpcm_mainscalel_0;
    loopCondSelectMerge_adpcm_mainscalel_1 ^ loopBbSelectMerge_adpcm_mainscalel_1 -> loopXor_adpcm_mainscalel_1;
    adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_0 -> adpcm_mainencodelogschGMEM_wh_code_table_in_0;
    adpcm_mainencodelogsch_USE -> adpcm_main_I10_logsch_faked_0_USE;
    interArgMerge_adpcm_mainGMEM_dec_deth_0_0 -> adpcm_mainGMEM_dec_deth_in_0;
    interArgMerge_adpcm_mainGMEM_dec_deth_1_0 -> adpcm_mainGMEM_dec_deth_in_1;
    interArgMerge_adpcm_mainGMEM_dec_deth_2_0 -> adpcm_mainGMEM_dec_deth_in_2;
    adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_2 -> adpcm_mainencodelogschGMEM_wh_code_table_in_2;
    adpcm_mainencodeGMEM_nbl_USE -> adpcm_main_I10_GMEM_nbl_faked_0_USE;
    adpcm_mainencodefiltez_in_0 -> adpcm_main_I10_filtez_faked_0;
    adpcm_mainencodefiltez_in_1 -> adpcm_main_I10_filtez_faked_1;
    adpcm_mainencodeGMEM_sl_USE -> adpcm_main_I10_GMEM_sl_faked_0_USE;
    adpcm_mainGMEM_dec_dh_out -> adpcm_main_I24_GMEM_dec_dh_faked_;
    adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_1 -> adpcm_mainencodelogschGMEM_wh_code_table_in_1;
    loopCondSelectMerge_adpcm_mainGMEM_nbh_0 | loopInit_adpcm_mainGMEM_nbh_0 -> loopOr_adpcm_mainGMEM_nbh_0;
    Merge_adpcm_main_I2_ >> const_adpcm_main_1_1_ -> adpcm_main_I11_;
    adpcm_mainencodeGMEM_qq2_code2_table_in_0 -> adpcm_main_I10_GMEM_qq2_code2_table_faked_0;
    adpcm_main_I0_GMEM_accumd_faked_ -> adpcm_mainresetGMEM_accumd_out;
    adpcm_mainencodeGMEM_rh1_USE -> adpcm_main_I10_GMEM_rh1_faked_0_USE;
    loopBbSelectSplit_adpcm_mainGMEM_dec_szh_0_R -> adpcm_mainGMEM_dec_szh_USE;
    adpcm_main_I24_GMEM_dec_plt1_faked_ -> adpcm_maindecodeGMEM_dec_plt1_out;
    loopBbSelectSplit_adpcm_mainGMEM_ph_0_R -> adpcm_mainGMEM_ph_USE;
    loopBbSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_R -> adpcm_mainGMEM_quant26bt_neg_USE;
    adpcm_maindecodeGMEM_dec_rlt1_USE -> adpcm_main_I24_GMEM_dec_rlt1_faked_0_USE;
    adpcm_main_I10_GMEM_rlt_faked_ -> adpcm_mainencodeGMEM_rlt_out;
    loopCondSelectMerge_adpcm_mainGMEM_dec_detl_0 | loopInit_adpcm_mainGMEM_dec_detl_0 -> loopOr_adpcm_mainGMEM_dec_detl_0;
    adpcm_maindecodeGMEM_dec_del_bpl_USE -> adpcm_main_I24_GMEM_dec_del_bpl_faked_0_USE;
    adpcm_mainencodeGMEM_xl_USE -> adpcm_main_I10_GMEM_xl_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_al2_0 & interInv_adpcm_mainGMEM_al2_0 -> interAnd_adpcm_mainGMEM_al2_0;
    interOutSplit_adpcm_mainuppol1_0_R -> adpcm_main_I24_uppol1_faked_;
    adpcm_main_I0_GMEM_detl_faked_ -> adpcm_mainresetGMEM_detl_out;
    adpcm_main_I11_ -> adpcm_main_I12_;
    adpcm_main_I10_GMEM_xh_faked_ -> adpcm_mainencodeGMEM_xh_out;
    adpcm_mainencodeGMEM_detl_USE -> adpcm_main_I10_GMEM_detl_faked_0_USE;
    adpcm_main_I10_GMEM_ilb_table_faked_ -> adpcm_mainencodeGMEM_ilb_table_out;
    adpcm_mainGMEM_dec_szl_out -> adpcm_main_I24_GMEM_dec_szl_faked_;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_USE_R -> adpcm_main_I24_filtez_faked_filtez_PP0_faked_0_USE;
    adpcm_main_I10_GMEM_qq2_code2_table_faked_ -> adpcm_mainencodeGMEM_qq2_code2_table_out;
    adpcm_main_I10_GMEM_ph_faked_0 -> adpcm_mainGMEM_ph_in_0;
    adpcm_main_I10_GMEM_ph_faked_1 -> adpcm_mainGMEM_ph_in_1;
    adpcm_main_I10_GMEM_ph_faked_2 -> adpcm_mainGMEM_ph_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_al2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_al2_0 -> loopXor_adpcm_mainGMEM_al2_0;
    loopCondSelectMerge_adpcm_mainGMEM_rlt1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_rlt1_0 -> loopXor_adpcm_mainGMEM_rlt1_0;
    adpcm_main_I10_GMEM_quant26bt_pos_faked_ -> adpcm_mainencodeGMEM_quant26bt_pos_out;
    loopCondSelectMerge_adpcm_mainGMEM_yh_0 | loopInit_adpcm_mainGMEM_yh_0 -> loopOr_adpcm_mainGMEM_yh_0;
    adpcm_mainresetGMEM_accumc_USE -> adpcm_main_I0_GMEM_accumc_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_deth_0_L -> adpcm_main_I0_GMEM_deth_faked_;
    adpcm_mainencodeGMEM_qq4_code4_table_in_0 -> adpcm_main_I10_GMEM_qq4_code4_table_faked_0;
    interOutSplit_adpcm_mainGMEM_nbl_0_R -> adpcm_main_I10_GMEM_nbl_faked_;
    adpcm_mainencodeGMEM_qq4_code4_table_in_1 -> adpcm_main_I10_GMEM_qq4_code4_table_faked_1;
    adpcm_mainencodeGMEM_qq4_code4_table_in_2 -> adpcm_main_I10_GMEM_qq4_code4_table_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_spl_0 | loopInit_adpcm_mainGMEM_dec_spl_0 -> loopOr_adpcm_mainGMEM_dec_spl_0;
    interOutSplit_adpcm_mainGMEM_detl_0_R -> adpcm_main_I10_GMEM_detl_faked_;
    interStateMerge_adpcm_mainGMEM_dec_al1_0 & interInv_adpcm_mainGMEM_dec_al1_0 -> interAnd_adpcm_mainGMEM_dec_al1_0;
    adpcm_mainresetGMEM_delay_bph_in_2 -> adpcm_main_I0_GMEM_delay_bph_faked_2;
    adpcm_mainresetGMEM_delay_bph_in_0 -> adpcm_main_I0_GMEM_delay_bph_faked_0;
    adpcm_mainresetGMEM_delay_bph_in_1 -> adpcm_main_I0_GMEM_delay_bph_faked_1;
    adpcm_mainencodeGMEM_sh_in_1 -> adpcm_main_I10_GMEM_sh_faked_1;
    interStateMerge_adpcm_mainfiltep_0 & interInv_adpcm_mainfiltep_0 -> interAnd_adpcm_mainfiltep_0;
    adpcm_maindecodescalel_USE -> adpcm_main_I24_scalel_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_dec_plt2_0_R -> adpcm_main_I24_GMEM_dec_plt2_faked_;
    adpcm_main_I24_GMEM_dec_sph_faked_ -> adpcm_maindecodeGMEM_dec_sph_out;
    adpcm_mainencodeGMEM_sh_in_0 -> adpcm_main_I10_GMEM_sh_faked_0;
    loopBbSelectSplit_adpcm_mainGMEM_sph_0_R -> adpcm_mainGMEM_sph_USE;
    adpcm_mainencodeGMEM_sh_in_2 -> adpcm_main_I10_GMEM_sh_faked_2;
    adpcm_main_I24_GMEM_dec_dh_faked_0 -> adpcm_mainGMEM_dec_dh_in_0;
    adpcm_main_I24_GMEM_dec_dh_faked_1 -> adpcm_mainGMEM_dec_dh_in_1;
    adpcm_main_I24_GMEM_dec_dh_faked_2 -> adpcm_mainGMEM_dec_dh_in_2;
    adpcm_main_I24_GMEM_xout2_faked_ -> adpcm_maindecodeGMEM_xout2_out;
    adpcm_main_I0_GMEM_rlt2_faked_ -> adpcm_mainresetGMEM_rlt2_out;
    interArgMerge_adpcm_mainGMEM_wh_code_table_0_0 -> adpcm_mainGMEM_wh_code_table_in_0;
    interArgMerge_adpcm_mainGMEM_wh_code_table_1_0 -> adpcm_mainGMEM_wh_code_table_in_1;
    Merge_adpcm_main_I2_ + const_adpcm_main_2_0_ -> adpcm_main_I15_;
    loopCondSelectMerge_adpcm_mainGMEM_rlt1_0 | loopInit_adpcm_mainGMEM_rlt1_0 -> loopOr_adpcm_mainGMEM_rlt1_0;
    loopCondSelectMerge_adpcm_mainGMEM_sph_0 ^ loopBbSelectMerge_adpcm_mainGMEM_sph_0 -> loopXor_adpcm_mainGMEM_sph_0;
    adpcm_mainresetGMEM_dec_deth_in_0 -> adpcm_main_I0_GMEM_dec_deth_faked_0;
    interArgMerge_adpcm_mainGMEM_wh_code_table_2_0 -> adpcm_mainGMEM_wh_code_table_in_2;
    adpcm_mainGMEM_sph_out -> adpcm_main_I10_GMEM_sph_faked_;
    adpcm_mainresetGMEM_dec_deth_in_2 -> adpcm_main_I0_GMEM_dec_deth_faked_2;
    adpcm_mainresetGMEM_dec_deth_in_1 -> adpcm_main_I0_GMEM_dec_deth_faked_1;
    adpcm_mainencodefiltez_USE -> adpcm_main_I10_filtez_faked_0_USE;
    adpcm_maindecodeGMEM_dec_ph1_USE -> adpcm_main_I24_GMEM_dec_ph1_faked_0_USE;
    adpcm_mainresetGMEM_plt2_USE -> adpcm_main_I0_GMEM_plt2_faked_0_USE;
    adpcm_mainencodeGMEM_eh_in_0 -> adpcm_main_I10_GMEM_eh_faked_0;
    adpcm_mainencodeGMEM_eh_in_2 -> adpcm_main_I10_GMEM_eh_faked_2;
    adpcm_mainencodeGMEM_eh_in_1 -> adpcm_main_I10_GMEM_eh_faked_1;
    adpcm_main_I10_uppol2_faked_ -> adpcm_mainencodeuppol2_out;
    adpcm_maindecodeGMEM_dec_del_dhx_USE -> adpcm_main_I24_GMEM_dec_del_dhx_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_rlt2_0 & interInv_adpcm_mainGMEM_rlt2_0 -> interAnd_adpcm_mainGMEM_rlt2_0;
    int(adpcm_main_I15_ < const_adpcm_main_100_0_) -> adpcm_main_I16_;
    interArgMerge_adpcm_mainfiltezfiltez_PP0_0 -> adpcm_mainfiltezfiltez_PP0_out;
    loopBbSelectSplit_adpcm_mainGMEM_dec_rlt_0_R -> adpcm_mainGMEM_dec_rlt_USE;
    adpcm_main_I10_GMEM_il_faked_ -> adpcm_mainencodeGMEM_il_out;
    adpcm_main_I10_GMEM_nbh_faked_ -> adpcm_mainencodeGMEM_nbh_out;
    interOutSplit_adpcm_mainGMEM_al2_0_R -> adpcm_main_I10_GMEM_al2_faked_;
    interOutSplit_adpcm_mainGMEM_dec_del_bpl_0_R -> adpcm_main_I24_GMEM_dec_del_bpl_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ph_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_ph_0 -> loopXor_adpcm_mainGMEM_dec_ph_0;
    adpcm_maindecodeGMEM_dec_plt2_in_1 -> adpcm_main_I24_GMEM_dec_plt2_faked_1;
    adpcm_maindecodeGMEM_dec_plt2_in_0 -> adpcm_main_I24_GMEM_dec_plt2_faked_0;
    adpcm_maindecodeGMEM_dec_dlt_in_1 -> adpcm_main_I24_GMEM_dec_dlt_faked_1;
    interOutSplit_adpcm_mainGMEM_h_0_L -> adpcm_main_I10_GMEM_h_faked_;
    adpcm_maindecodeGMEM_dec_dlt_in_2 -> adpcm_main_I24_GMEM_dec_dlt_faked_2;
    adpcm_maindecodeGMEM_dec_plt2_in_2 -> adpcm_main_I24_GMEM_dec_plt2_faked_2;
    loopCondSelectMerge_adpcm_mainfiltez_0 | loopInit_adpcm_mainfiltez_0 -> loopOr_adpcm_mainfiltez_0;
    loopCondSelectMerge_adpcm_mainfiltez_1 | loopInit_adpcm_mainfiltez_1 -> loopOr_adpcm_mainfiltez_1;
    interFinalSplit_adpcm_mainGMEM_qq4_code4_table_0_L -> adpcm_mainGMEM_qq4_code4_table_USE;
    adpcm_maindecodeGMEM_dec_dlt_in_0 -> adpcm_main_I24_GMEM_dec_dlt_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_rlt_0 | loopInit_adpcm_mainGMEM_rlt_0 -> loopOr_adpcm_mainGMEM_rlt_0;
    adpcm_maindecodelogschGMEM_wh_code_table_out -> adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_ph_0 | loopInit_adpcm_mainGMEM_ph_0 -> loopOr_adpcm_mainGMEM_ph_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_szl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_szl_0 -> loopXor_adpcm_mainGMEM_dec_szl_0;
    interOutSplit_adpcm_mainfiltep_0_R -> adpcm_main_I24_filtep_faked_;
    adpcm_main_I24_GMEM_accumc_faked_ -> adpcm_maindecodeGMEM_accumc_out;
    adpcm_mainresetGMEM_detl_in_0 -> adpcm_main_I0_GMEM_detl_faked_0;
    interOutSplit_adpcm_mainGMEM_qq4_code4_table_0_L -> adpcm_main_I10_GMEM_qq4_code4_table_faked_;
    adpcm_mainresetGMEM_detl_in_1 -> adpcm_main_I0_GMEM_detl_faked_1;
    interOutSplit_adpcm_mainGMEM_qq2_code2_table_0_L -> adpcm_main_I10_GMEM_qq2_code2_table_faked_;
    adpcm_mainGMEM_eh_out -> adpcm_main_I10_GMEM_eh_faked_;
    adpcm_mainencodeupzero_PP1_USE -> adpcm_main_I10_upzero_PP1_faked_0_USE;
    adpcm_main_I10_upzero_PP1_faked_0_USE -> *;
    adpcm_mainresetGMEM_dec_ah1_USE -> adpcm_main_I0_GMEM_dec_ah1_faked_0_USE;
    intraOutSplit_adpcm_mainGMEM_xout2_0_L -> adpcm_main_I24_GMEM_xout2_faked_;
    interOutSplit_adpcm_mainGMEM_dec_deth_0_R -> adpcm_main_I24_GMEM_dec_deth_faked_;
    adpcm_mainresetGMEM_dec_al2_USE -> adpcm_main_I0_GMEM_dec_al2_faked_0_USE;
    adpcm_mainresetGMEM_detl_USE -> adpcm_main_I0_GMEM_detl_faked_0_USE;
    adpcm_mainresetGMEM_ph2_USE -> adpcm_main_I0_GMEM_ph2_faked_0_USE;
    adpcm_mainresetGMEM_detl_in_2 -> adpcm_main_I0_GMEM_detl_faked_2;
    adpcm_main_I24_GMEM_wh_code_table_faked_ -> adpcm_maindecodeGMEM_wh_code_table_out;
    interFinalSplit_adpcm_mainGMEM_dec_del_bph_0_L -> adpcm_mainGMEM_dec_del_bph_USE;
    adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_0_USE -> adpcm_mainencodelogschGMEM_wh_code_table_USE;
    interArgMerge_adpcm_mainGMEM_dec_del_dltx_0_0 -> adpcm_mainGMEM_dec_del_dltx_in_0;
    interArgMerge_adpcm_mainGMEM_dec_del_dltx_1_0 -> adpcm_mainGMEM_dec_del_dltx_in_1;
    interArgMerge_adpcm_mainGMEM_dec_del_dltx_2_0 -> adpcm_mainGMEM_dec_del_dltx_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_nbl_0 | loopInit_adpcm_mainGMEM_nbl_0 -> loopOr_adpcm_mainGMEM_nbl_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_dltx_0 | loopInit_adpcm_mainGMEM_dec_del_dltx_0 -> loopOr_adpcm_mainGMEM_dec_del_dltx_0;
    loopCondSelectMerge_adpcm_mainfiltep_0 ^ loopBbSelectMerge_adpcm_mainfiltep_0 -> loopXor_adpcm_mainfiltep_0;
    loopCondSelectMerge_adpcm_mainfiltep_1 ^ loopBbSelectMerge_adpcm_mainfiltep_1 -> loopXor_adpcm_mainfiltep_1;
    interStateMerge_adpcm_mainGMEM_dec_plt1_0 & interInv_adpcm_mainGMEM_dec_plt1_0 -> interAnd_adpcm_mainGMEM_dec_plt1_0;
    adpcm_main_I24_scalel_faked_ -> adpcm_maindecodescalel_out;
    adpcm_main_I10_GMEM_delay_bph_faked_ -> adpcm_mainencodeGMEM_delay_bph_out;
    adpcm_main_I10_GMEM_szl_faked_1 -> adpcm_mainGMEM_szl_in_1;
    adpcm_main_I10_GMEM_szl_faked_0 -> adpcm_mainGMEM_szl_in_0;
    adpcm_main_I10_GMEM_szl_faked_2 -> adpcm_mainGMEM_szl_in_2;
    adpcm_main_I10_filtez_faked_filtez_PP0_faked_0_USE -> adpcm_mainencodefiltezfiltez_PP0_USE;
    interOutSplit_adpcm_mainGMEM_tqmf_0_L -> adpcm_main_I0_GMEM_tqmf_faked_;
    adpcm_main_I10_GMEM_h_faked_ -> adpcm_mainencodeGMEM_h_out;
    adpcm_mainencodescalelGMEM_ilb_table_out -> adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_;
    interFinalSplit_adpcm_mainGMEM_dec_nbh_0_L -> adpcm_mainGMEM_dec_nbh_USE;
    loopBbSelectSplit_adpcm_mainGMEM_eh_0_R -> adpcm_mainGMEM_eh_USE;
    adpcm_main_I24_GMEM_dec_szh_faked_0 -> adpcm_mainGMEM_dec_szh_in_0;
    adpcm_main_I24_GMEM_dec_szh_faked_1 -> adpcm_mainGMEM_dec_szh_in_1;
    adpcm_main_I24_GMEM_dec_szh_faked_2 -> adpcm_mainGMEM_dec_szh_in_2;
    adpcm_main_I10_GMEM_quant26bt_neg_faked_2 -> adpcm_mainGMEM_quant26bt_neg_in_2;
    adpcm_main_I10_GMEM_quant26bt_neg_faked_1 -> adpcm_mainGMEM_quant26bt_neg_in_1;
    adpcm_main_I10_GMEM_quant26bt_neg_faked_0 -> adpcm_mainGMEM_quant26bt_neg_in_0;
    loopBbSelectSplit_adpcm_mainGMEM_rh_0_R -> adpcm_mainGMEM_rh_USE;
    adpcm_maindecodefiltez_PP0_in_0 -> adpcm_main_I24_filtez_PP0_faked_0;
    adpcm_main_I24_filtez_PP0_faked_0 -> *;
    adpcm_maindecodefiltez_PP0_in_1 -> adpcm_main_I24_filtez_PP0_faked_1;
    adpcm_main_I24_filtez_PP0_faked_1 -> *;
    adpcm_maindecodefiltez_PP0_in_2 -> adpcm_main_I24_filtez_PP0_faked_2;
    adpcm_main_I24_filtez_PP0_faked_2 -> *;
    loopCondSelectMerge_adpcm_mainGMEM_ph1_0 | loopInit_adpcm_mainGMEM_ph1_0 -> loopOr_adpcm_mainGMEM_ph1_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_dlt_0 | loopInit_adpcm_mainGMEM_dec_dlt_0 -> loopOr_adpcm_mainGMEM_dec_dlt_0;
    interFinalSplit_adpcm_mainGMEM_dec_plt2_0_L -> adpcm_mainGMEM_dec_plt2_USE;
    adpcm_mainresetGMEM_nbl_in_0 -> adpcm_main_I0_GMEM_nbl_faked_0;
    adpcm_mainresetGMEM_nbl_in_1 -> adpcm_main_I0_GMEM_nbl_faked_1;
    adpcm_mainresetGMEM_nbl_in_2 -> adpcm_main_I0_GMEM_nbl_faked_2;
    adpcm_main_I24_GMEM_dec_rlt_faked_0 -> adpcm_mainGMEM_dec_rlt_in_0;
    adpcm_main_I24_GMEM_dec_rlt_faked_1 -> adpcm_mainGMEM_dec_rlt_in_1;
    adpcm_main_I24_GMEM_dec_rlt_faked_2 -> adpcm_mainGMEM_dec_rlt_in_2;
    adpcm_mainencodelogsclGMEM_wl_code_table_out -> adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_;
    adpcm_main_I24_GMEM_dec_ph1_faked_ -> adpcm_maindecodeGMEM_dec_ph1_out;
    loopCondSelectMerge_adpcm_mainGMEM_qq6_code6_table_0 ^ loopBbSelectMerge_adpcm_mainGMEM_qq6_code6_table_0 -> loopXor_adpcm_mainGMEM_qq6_code6_table_0;
    interArgMerge_adpcm_mainGMEM_accumc_0_0 -> adpcm_mainGMEM_accumc_in_0;
    interArgMerge_adpcm_mainGMEM_accumc_1_0 -> adpcm_mainGMEM_accumc_in_1;
    interArgMerge_adpcm_mainGMEM_accumc_2_0 -> adpcm_mainGMEM_accumc_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_h_0 | loopInit_adpcm_mainGMEM_h_0 -> loopOr_adpcm_mainGMEM_h_0;
    loopCondSelectMerge_adpcm_mainGMEM_h_1 | loopInit_adpcm_mainGMEM_h_1 -> loopOr_adpcm_mainGMEM_h_1;
    adpcm_main_I24_filtez_faked_filtez_PP0_faked_0 -> adpcm_maindecodefiltezfiltez_PP0_in_0;
    adpcm_main_I24_filtez_faked_filtez_PP0_faked_1 -> adpcm_maindecodefiltezfiltez_PP0_in_1;
    adpcm_main_I24_filtez_faked_filtez_PP0_faked_2 -> adpcm_maindecodefiltezfiltez_PP0_in_2;
    interOutSplit_adpcm_mainGMEM_rh2_0_L -> adpcm_main_I0_GMEM_rh2_faked_;
    adpcm_mainencodefiltep_USE -> adpcm_main_I10_filtep_faked_0_USE;
    interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_L -> adpcm_main_I10_upzero_faked_upzero_PP1_faked_0;
    interOutSplit_adpcm_mainupzeroupzero_PP1_1_0_L -> adpcm_main_I10_upzero_faked_upzero_PP1_faked_1;
    interOutSplit_adpcm_mainupzeroupzero_PP1_2_0_L -> adpcm_main_I10_upzero_faked_upzero_PP1_faked_2;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_USE_L -> adpcm_main_I10_filtez_faked_filtez_PP0_faked_0_USE;
    interFinalSplit_adpcm_mainGMEM_ph1_0_L -> adpcm_mainGMEM_ph1_USE;
    adpcm_main_I24_GMEM_ilr_faked_0 -> adpcm_mainGMEM_ilr_in_0;
    adpcm_main_I24_GMEM_ilr_faked_1 -> adpcm_mainGMEM_ilr_in_1;
    adpcm_main_I24_GMEM_ilr_faked_2 -> adpcm_mainGMEM_ilr_in_2;
    adpcm_maindecodeGMEM_dec_dh_in_1 -> adpcm_main_I24_GMEM_dec_dh_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_spl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_spl_0 -> loopXor_adpcm_mainGMEM_spl_0;
    adpcm_maindecodeGMEM_dec_dh_in_2 -> adpcm_main_I24_GMEM_dec_dh_faked_2;
    adpcm_maindecodeGMEM_dec_dh_in_0 -> adpcm_main_I24_GMEM_dec_dh_faked_0;
    adpcm_main_I10_GMEM_spl_faked_0 -> adpcm_mainGMEM_spl_in_0;
    adpcm_main_I10_GMEM_spl_faked_1 -> adpcm_mainGMEM_spl_in_1;
    adpcm_main_I10_GMEM_spl_faked_2 -> adpcm_mainGMEM_spl_in_2;
    adpcm_main_I0_GMEM_nbl_faked_ -> adpcm_mainresetGMEM_nbl_out;
    adpcm_maindecodeGMEM_dec_sph_USE -> adpcm_main_I24_GMEM_dec_sph_faked_0_USE;
    adpcm_main_I10_GMEM_szl_faked_ -> adpcm_mainencodeGMEM_szl_out;
    loopCondSelectMerge_adpcm_mainlogsch_0 | loopInit_adpcm_mainlogsch_0 -> loopOr_adpcm_mainlogsch_0;
    loopCondSelectMerge_adpcm_mainlogsch_1 | loopInit_adpcm_mainlogsch_1 -> loopOr_adpcm_mainlogsch_1;
    interOutSplit_adpcm_mainGMEM_wh_code_table_0_R -> adpcm_main_I24_GMEM_wh_code_table_faked_;
    adpcm_main_I0_GMEM_ph2_faked_ -> adpcm_mainresetGMEM_ph2_out;
    adpcm_maindecodeGMEM_dec_deth_in_2 -> adpcm_main_I24_GMEM_dec_deth_faked_2;
    adpcm_maindecodeGMEM_dec_deth_in_0 -> adpcm_main_I24_GMEM_dec_deth_faked_0;
    interOutSplit_adpcm_mainfiltez_0_R -> adpcm_main_I24_filtez_faked_;
    adpcm_maindecodeGMEM_dec_deth_in_1 -> adpcm_main_I24_GMEM_dec_deth_faked_1;
    adpcm_mainresetGMEM_dec_ph1_in_0 -> adpcm_main_I0_GMEM_dec_ph1_faked_0;
    adpcm_mainresetGMEM_dec_ph1_in_1 -> adpcm_main_I0_GMEM_dec_ph1_faked_1;
    adpcm_mainresetGMEM_dec_ph1_in_2 -> adpcm_main_I0_GMEM_dec_ph1_faked_2;
    interArgMerge_adpcm_mainGMEM_delay_dhx_0_0 -> adpcm_mainGMEM_delay_dhx_in_0;
    interArgMerge_adpcm_mainGMEM_delay_dhx_1_0 -> adpcm_mainGMEM_delay_dhx_in_1;
    interArgMerge_adpcm_mainGMEM_delay_dhx_2_0 -> adpcm_mainGMEM_delay_dhx_in_2;
    interArgMerge_adpcm_mainGMEM_compressed_0_0 -> adpcm_mainGMEM_compressed_in_0;
    interArgMerge_adpcm_mainGMEM_compressed_1_0 -> adpcm_mainGMEM_compressed_in_1;
    interArgMerge_adpcm_mainGMEM_compressed_2_0 -> adpcm_mainGMEM_compressed_in_2;
    adpcm_main_I24_GMEM_dec_sph_faked_0 -> adpcm_mainGMEM_dec_sph_in_0;
    adpcm_main_I24_GMEM_dec_sph_faked_1 -> adpcm_mainGMEM_dec_sph_in_1;
    adpcm_main_I24_GMEM_dec_sph_faked_2 -> adpcm_mainGMEM_dec_sph_in_2;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_USE_R -> adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ah1_0 | loopInit_adpcm_mainGMEM_ah1_0 -> loopOr_adpcm_mainGMEM_ah1_0;
    adpcm_main_I10_upzero_PP2_faked_ -> adpcm_mainencodeupzero_PP2_out;
    adpcm_mainresetGMEM_dec_plt2_USE -> adpcm_main_I0_GMEM_dec_plt2_faked_0_USE;
    adpcm_main_I10_GMEM_wh_code_table_faked_ -> adpcm_mainencodeGMEM_wh_code_table_out;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ph2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_ph2_0 -> loopXor_adpcm_mainGMEM_dec_ph2_0;
    adpcm_maindecodeGMEM_wl_code_table_in_0 -> adpcm_main_I24_GMEM_wl_code_table_faked_0;
    adpcm_maindecodeGMEM_wl_code_table_in_1 -> adpcm_main_I24_GMEM_wl_code_table_faked_1;
    adpcm_maindecodeGMEM_wl_code_table_in_2 -> adpcm_main_I24_GMEM_wl_code_table_faked_2;
    adpcm_maindecodeGMEM_dec_szh_USE -> adpcm_main_I24_GMEM_dec_szh_faked_0_USE;
    adpcm_mainencodeGMEM_qq4_code4_table_USE -> adpcm_main_I10_GMEM_qq4_code4_table_faked_0_USE;
    interArgMerge_adpcm_mainGMEM_dec_ah2_0_0 -> adpcm_mainGMEM_dec_ah2_in_0;
    interArgMerge_adpcm_mainGMEM_dec_ah2_1_0 -> adpcm_mainGMEM_dec_ah2_in_1;
    interArgMerge_adpcm_mainGMEM_dec_ah2_2_0 -> adpcm_mainGMEM_dec_ah2_in_2;
    adpcm_mainresetGMEM_rh1_in_0 -> adpcm_main_I0_GMEM_rh1_faked_0;
    interOutSplit_adpcm_mainGMEM_nbl_0_L -> adpcm_main_I0_GMEM_nbl_faked_;
    adpcm_mainresetGMEM_rh1_in_2 -> adpcm_main_I0_GMEM_rh1_faked_2;
    adpcm_mainresetGMEM_rh1_in_1 -> adpcm_main_I0_GMEM_rh1_faked_1;
    adpcm_mainresetGMEM_delay_dhx_in_0 -> adpcm_main_I0_GMEM_delay_dhx_faked_0;
    adpcm_mainresetGMEM_delay_dhx_in_1 -> adpcm_main_I0_GMEM_delay_dhx_faked_1;
    adpcm_mainresetGMEM_delay_dhx_in_2 -> adpcm_main_I0_GMEM_delay_dhx_faked_2;
    interOutSplit_adpcm_mainGMEM_il_0_R -> adpcm_main_I24_GMEM_il_faked_;
    interOutSplit_adpcm_mainGMEM_dec_rh2_0_R -> adpcm_main_I24_GMEM_dec_rh2_faked_;
    adpcm_maindecodeGMEM_dec_nbl_in_1 -> adpcm_main_I24_GMEM_dec_nbl_faked_1;
    adpcm_maindecodeGMEM_dec_nbl_in_0 -> adpcm_main_I24_GMEM_dec_nbl_faked_0;
    adpcm_mainencodeGMEM_rlt1_USE -> adpcm_main_I10_GMEM_rlt1_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_yh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_yh_0 -> loopXor_adpcm_mainGMEM_yh_0;
    interOutSplit_adpcm_mainGMEM_rlt1_0_R -> adpcm_main_I10_GMEM_rlt1_faked_;
    adpcm_maindecodeGMEM_dec_nbl_in_2 -> adpcm_main_I24_GMEM_dec_nbl_faked_2;
    interStateMerge_adpcm_mainGMEM_deth_0 & interInv_adpcm_mainGMEM_deth_0 -> interAnd_adpcm_mainGMEM_deth_0;
    adpcm_main_I24_GMEM_dec_detl_faked_ -> adpcm_maindecodeGMEM_dec_detl_out;
    loopBbSelectSplit_adpcm_mainGMEM_dec_szl_0_R -> adpcm_mainGMEM_dec_szl_USE;
    adpcm_maindecodeupzeroupzero_PP2_out -> adpcm_main_I24_upzero_faked_upzero_PP2_faked_;
    adpcm_main_I10_GMEM_quant26bt_pos_faked_0 -> adpcm_mainGMEM_quant26bt_pos_in_0;
    adpcm_main_I10_GMEM_quant26bt_pos_faked_1 -> adpcm_mainGMEM_quant26bt_pos_in_1;
    adpcm_main_I10_GMEM_quant26bt_pos_faked_2 -> adpcm_mainGMEM_quant26bt_pos_in_2;
    adpcm_mainresetGMEM_dec_detl_USE -> adpcm_main_I0_GMEM_dec_detl_faked_0_USE;
    adpcm_main_I24_GMEM_dec_ph_faked_ -> adpcm_maindecodeGMEM_dec_ph_out;
    adpcm_main_I24_GMEM_dec_ah1_faked_ -> adpcm_maindecodeGMEM_dec_ah1_out;
    interFinalSplit_adpcm_mainGMEM_ah1_0_L -> adpcm_mainGMEM_ah1_USE;
    adpcm_main_I10_GMEM_xl_faked_ -> adpcm_mainencodeGMEM_xl_out;
    interOutSplit_adpcm_mainGMEM_dec_del_bpl_0_L -> adpcm_main_I0_GMEM_dec_del_bpl_faked_;
    interOutSplit_adpcm_mainGMEM_delay_bpl_0_R -> adpcm_main_I10_GMEM_delay_bpl_faked_;
    interArgMerge_adpcm_mainGMEM_rh2_0_0 -> adpcm_mainGMEM_rh2_in_0;
    interArgMerge_adpcm_mainGMEM_rh2_2_0 -> adpcm_mainGMEM_rh2_in_2;
    interOutSplit_adpcm_mainGMEM_accumc_0_R -> adpcm_main_I24_GMEM_accumc_faked_;
    interArgMerge_adpcm_mainGMEM_rh2_1_0 -> adpcm_mainGMEM_rh2_in_1;
    interArgMerge_adpcm_mainGMEM_al2_0_0 -> adpcm_mainGMEM_al2_in_0;
    interArgMerge_adpcm_mainGMEM_al2_1_0 -> adpcm_mainGMEM_al2_in_1;
    interArgMerge_adpcm_mainGMEM_al2_2_0 -> adpcm_mainGMEM_al2_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ah2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_ah2_0 -> loopXor_adpcm_mainGMEM_dec_ah2_0;
    adpcm_maindecodeGMEM_dec_ah1_USE -> adpcm_main_I24_GMEM_dec_ah1_faked_0_USE;
    adpcm_main_I24_GMEM_dec_rlt2_faked_ -> adpcm_maindecodeGMEM_dec_rlt2_out;
    adpcm_maindecodeGMEM_dec_al2_USE -> adpcm_main_I24_GMEM_dec_al2_faked_0_USE;
    loopBbSelectSplit_adpcm_mainGMEM_xout1_0_R -> adpcm_mainGMEM_xout1_USE;
    adpcm_main_I24_GMEM_dec_sl_faked_0 -> adpcm_mainGMEM_dec_sl_in_0;
    adpcm_main_I24_GMEM_dec_sl_faked_1 -> adpcm_mainGMEM_dec_sl_in_1;
    adpcm_main_I24_GMEM_dec_sl_faked_2 -> adpcm_mainGMEM_dec_sl_in_2;
    interOutSplit_adpcm_mainGMEM_al2_0_L -> adpcm_main_I0_GMEM_al2_faked_;
    adpcm_maindecodefiltez_PP1_in_1 -> adpcm_main_I24_filtez_PP1_faked_1;
    adpcm_main_I24_filtez_PP1_faked_1 -> *;
    loopCondSelectMerge_adpcm_mainGMEM_rh1_0 | loopInit_adpcm_mainGMEM_rh1_0 -> loopOr_adpcm_mainGMEM_rh1_0;
    adpcm_main_I0_GMEM_ah2_faked_ -> adpcm_mainresetGMEM_ah2_out;
    interFinalSplit_adpcm_mainGMEM_qq2_code2_table_0_L -> adpcm_mainGMEM_qq2_code2_table_USE;
    interStateMerge_adpcm_mainGMEM_dec_rlt1_0 & interInv_adpcm_mainGMEM_dec_rlt1_0 -> interAnd_adpcm_mainGMEM_dec_rlt1_0;
    adpcm_maindecodefiltez_PP1_in_0 -> adpcm_main_I24_filtez_PP1_faked_0;
    adpcm_main_I24_filtez_PP1_faked_0 -> *;
    adpcm_maindecodefiltez_PP1_in_2 -> adpcm_main_I24_filtez_PP1_faked_2;
    adpcm_main_I24_filtez_PP1_faked_2 -> *;
    adpcm_main_I0_GMEM_dec_nbh_faked_ -> adpcm_mainresetGMEM_dec_nbh_out;
    adpcm_maindecodescalel_in_0 -> adpcm_main_I24_scalel_faked_0;
    adpcm_maindecodescalel_in_1 -> adpcm_main_I24_scalel_faked_1;
    adpcm_maindecodeGMEM_wl_code_table_USE -> adpcm_main_I24_GMEM_wl_code_table_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_dec_nbl_0_R -> adpcm_main_I24_GMEM_dec_nbl_faked_;
    adpcm_main_I24_GMEM_dec_spl_faked_ -> adpcm_maindecodeGMEM_dec_spl_out;
    interArgMerge_adpcm_mainlogschGMEM_wh_code_table_0 -> adpcm_mainlogschGMEM_wh_code_table_out;
    interArgMerge_adpcm_mainGMEM_dec_detl_1_0 -> adpcm_mainGMEM_dec_detl_in_1;
    interArgMerge_adpcm_mainGMEM_dec_detl_0_0 -> adpcm_mainGMEM_dec_detl_in_0;
    interArgMerge_adpcm_mainGMEM_dec_ph1_1_0 -> adpcm_mainGMEM_dec_ph1_in_1;
    interArgMerge_adpcm_mainGMEM_dec_detl_2_0 -> adpcm_mainGMEM_dec_detl_in_2;
    interArgMerge_adpcm_mainGMEM_dec_ph1_0_0 -> adpcm_mainGMEM_dec_ph1_in_0;
    adpcm_mainGMEM_sl_out -> adpcm_main_I10_GMEM_sl_faked_;
    interArgMerge_adpcm_mainGMEM_dec_ph1_2_0 -> adpcm_mainGMEM_dec_ph1_in_2;
    interOutSplit_adpcm_mainupzeroupzero_PP2_1_0_L -> adpcm_main_I10_upzero_faked_upzero_PP2_faked_1;
    interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_L -> adpcm_main_I10_upzero_faked_upzero_PP2_faked_0;
    adpcm_maindecodeGMEM_dec_sh_in_2 -> adpcm_main_I24_GMEM_dec_sh_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_dlt_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dlt_0 -> loopXor_adpcm_mainGMEM_dlt_0;
    adpcm_maindecodeGMEM_dec_sh_in_0 -> adpcm_main_I24_GMEM_dec_sh_faked_0;
    adpcm_maindecodeGMEM_dec_sh_in_1 -> adpcm_main_I24_GMEM_dec_sh_faked_1;
    interOutSplit_adpcm_mainupzeroupzero_PP2_2_0_L -> adpcm_main_I10_upzero_faked_upzero_PP2_faked_2;
    adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_0 -> adpcm_maindecodelogschGMEM_wh_code_table_in_0;
    adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_1 -> adpcm_maindecodelogschGMEM_wh_code_table_in_1;
    adpcm_main_I24_upzero_PP1_faked_ -> adpcm_maindecodeupzero_PP1_out;
    adpcm_maindecodeGMEM_dec_rh1_in_0 -> adpcm_main_I24_GMEM_dec_rh1_faked_0;
    adpcm_maindecodeGMEM_dec_rh1_in_1 -> adpcm_main_I24_GMEM_dec_rh1_faked_1;
    adpcm_maindecodeGMEM_dec_rh1_in_2 -> adpcm_main_I24_GMEM_dec_rh1_faked_2;
    adpcm_mainGMEM_dec_sl_out -> adpcm_main_I24_GMEM_dec_sl_faked_;
    adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_2 -> adpcm_maindecodelogschGMEM_wh_code_table_in_2;
    loopBbSelectSplit_adpcm_mainGMEM_xs_0_R -> adpcm_mainGMEM_xs_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ph_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ph_0 -> loopXor_adpcm_mainGMEM_ph_0;
    interFinalSplit_adpcm_mainGMEM_dec_rlt1_0_L -> adpcm_mainGMEM_dec_rlt1_USE;
    adpcm_mainGMEM_dec_sph_out -> adpcm_main_I24_GMEM_dec_sph_faked_;
    loopBbSelectSplit_adpcm_mainGMEM_spl_0_R -> adpcm_mainGMEM_spl_USE;
    adpcm_main_I0_GMEM_rh1_faked_ -> adpcm_mainresetGMEM_rh1_out;
    adpcm_mainresetGMEM_ah2_USE -> adpcm_main_I0_GMEM_ah2_faked_0_USE;
    loopCondSelectMerge_adpcm_mainlogscl_0 | loopInit_adpcm_mainlogscl_0 -> loopOr_adpcm_mainlogscl_0;
    loopCondSelectMerge_adpcm_mainlogscl_1 | loopInit_adpcm_mainlogscl_1 -> loopOr_adpcm_mainlogscl_1;
    loopCondSelectMerge_adpcm_mainGMEM_xout1_0 | loopInit_adpcm_mainGMEM_xout1_0 -> loopOr_adpcm_mainGMEM_xout1_0;
    loopCondSelectMerge_adpcm_mainGMEM_xs_0 | loopInit_adpcm_mainGMEM_xs_0 -> loopOr_adpcm_mainGMEM_xs_0;
    adpcm_mainresetGMEM_dec_ph2_in_0 -> adpcm_main_I0_GMEM_dec_ph2_faked_0;
    adpcm_mainresetGMEM_dec_ph2_in_1 -> adpcm_main_I0_GMEM_dec_ph2_faked_1;
    adpcm_mainresetGMEM_dec_ph2_in_2 -> adpcm_main_I0_GMEM_dec_ph2_faked_2;
    interStateMerge_adpcm_mainGMEM_dec_ph2_0 & interInv_adpcm_mainGMEM_dec_ph2_0 -> interAnd_adpcm_mainGMEM_dec_ph2_0;
    adpcm_main_I10_scalel_faked_ -> adpcm_mainencodescalel_out;
    adpcm_mainencodeGMEM_dlt_USE -> adpcm_main_I10_GMEM_dlt_faked_0_USE;
    adpcm_main_I10_GMEM_nbl_faked_ -> adpcm_mainencodeGMEM_nbl_out;
    interFinalSplit_adpcm_mainGMEM_dec_del_bpl_0_L -> adpcm_mainGMEM_dec_del_bpl_USE;
    adpcm_main_I5_ -> adpcm_mainencode_in_0;
    adpcm_main_I9_ -> adpcm_mainencode_in_1;
    interOutSplit_adpcm_mainGMEM_dec_al2_0_R -> adpcm_main_I24_GMEM_dec_al2_faked_;
    adpcm_mainresetGMEM_rlt1_USE -> adpcm_main_I0_GMEM_rlt1_faked_0_USE;
    adpcm_main_I10_GMEM_ph2_faked_ -> adpcm_mainencodeGMEM_ph2_out;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rh2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_rh2_0 -> loopXor_adpcm_mainGMEM_dec_rh2_0;
    adpcm_maindecodeuppol1_USE -> adpcm_main_I24_uppol1_faked_0_USE;
    adpcm_mainencodeGMEM_ilb_table_USE -> adpcm_main_I10_GMEM_ilb_table_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_xd_0 | loopInit_adpcm_mainGMEM_xd_0 -> loopOr_adpcm_mainGMEM_xd_0;
    adpcm_mainresetGMEM_dec_ah1_in_0 -> adpcm_main_I0_GMEM_dec_ah1_faked_0;
    adpcm_main_I0_GMEM_dec_plt2_faked_ -> adpcm_mainresetGMEM_dec_plt2_out;
    adpcm_mainresetGMEM_dec_ah1_in_2 -> adpcm_main_I0_GMEM_dec_ah1_faked_2;
    adpcm_mainresetGMEM_dec_ah1_in_1 -> adpcm_main_I0_GMEM_dec_ah1_faked_1;
    adpcm_mainresetGMEM_nbl_USE -> adpcm_main_I0_GMEM_nbl_faked_0_USE;
    adpcm_mainresetGMEM_rh2_in_0 -> adpcm_main_I0_GMEM_rh2_faked_0;
    adpcm_mainresetGMEM_rh2_in_1 -> adpcm_main_I0_GMEM_rh2_faked_1;
    adpcm_mainresetGMEM_rh2_in_2 -> adpcm_main_I0_GMEM_rh2_faked_2;
    adpcm_main_I24_filtez_faked_filtez_PP0_faked_0_USE -> adpcm_maindecodefiltezfiltez_PP0_USE;
    adpcm_mainresetGMEM_rh1_USE -> adpcm_main_I0_GMEM_rh1_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_tqmf_0 & interInv_adpcm_mainGMEM_tqmf_0 -> interAnd_adpcm_mainGMEM_tqmf_0;
    interOutSplit_adpcm_mainGMEM_delay_bpl_0_L -> adpcm_main_I0_GMEM_delay_bpl_faked_;
    intraArgMerge_adpcm_mainGMEM_result_0_0 -> adpcm_mainGMEM_result_in_0;
    intraArgMerge_adpcm_mainGMEM_result_1_0 -> adpcm_mainGMEM_result_in_1;
    adpcm_main_I10_GMEM_yh_faked_0 -> adpcm_mainGMEM_yh_in_0;
    adpcm_main_I10_GMEM_yh_faked_1 -> adpcm_mainGMEM_yh_in_1;
    adpcm_main_I10_GMEM_yh_faked_2 -> adpcm_mainGMEM_yh_in_2;
    intraArgMerge_adpcm_mainGMEM_result_2_0 -> adpcm_mainGMEM_result_in_2;
    loopBbSelectSplit_adpcm_mainGMEM_xd_0_R -> adpcm_mainGMEM_xd_USE;
    interStateMerge_adpcm_mainGMEM_detl_0 & interInv_adpcm_mainGMEM_detl_0 -> interAnd_adpcm_mainGMEM_detl_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ph_0 | loopInit_adpcm_mainGMEM_dec_ph_0 -> loopOr_adpcm_mainGMEM_dec_ph_0;
    loopBbSelectSplit_adpcm_mainGMEM_decis_levl_0_R -> adpcm_mainGMEM_decis_levl_USE;
    adpcm_main_I10_GMEM_delay_bpl_faked_ -> adpcm_mainencodeGMEM_delay_bpl_out;
    adpcm_mainencodeupzero_in_0 -> adpcm_main_I10_upzero_faked_0;
    adpcm_mainencodeupzero_in_1 -> adpcm_main_I10_upzero_faked_1;
    adpcm_mainencodeupzero_in_2 -> adpcm_main_I10_upzero_faked_2;
    loopBbSelectSplit_adpcm_mainGMEM_el_0_R -> adpcm_mainGMEM_el_USE;
    interStateMerge_adpcm_mainGMEM_dec_ah2_0 & interInv_adpcm_mainGMEM_dec_ah2_0 -> interAnd_adpcm_mainGMEM_dec_ah2_0;
    adpcm_mainencodeGMEM_eh_USE -> adpcm_main_I10_GMEM_eh_faked_0_USE;
    adpcm_mainGMEM_xs_out -> adpcm_main_I24_GMEM_xs_faked_;
    interFinalSplit_adpcm_mainGMEM_dec_nbl_0_L -> adpcm_mainGMEM_dec_nbl_USE;
    interFinalSplit_adpcm_mainGMEM_accumd_0_L -> adpcm_mainGMEM_accumd_USE;
    interOutSplit_adpcm_mainuppol1_0_L -> adpcm_main_I10_uppol1_faked_;
    adpcm_main_I24_upzero_faked_upzero_PP1_faked_0 -> adpcm_maindecodeupzeroupzero_PP1_in_0;
    adpcm_main_I24_upzero_faked_upzero_PP1_faked_1 -> adpcm_maindecodeupzeroupzero_PP1_in_1;
    loopCondSelectMerge_adpcm_mainGMEM_plt2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_plt2_0 -> loopXor_adpcm_mainGMEM_plt2_0;
    interFinalSplit_adpcm_mainGMEM_dec_ph2_0_L -> adpcm_mainGMEM_dec_ph2_USE;
    loopCondSelectMerge_adpcm_mainGMEM_al1_0 | loopInit_adpcm_mainGMEM_al1_0 -> loopOr_adpcm_mainGMEM_al1_0;
    adpcm_mainencodeGMEM_szl_in_0 -> adpcm_main_I10_GMEM_szl_faked_0;
    adpcm_maindecodeGMEM_il_in_0 -> adpcm_main_I24_GMEM_il_faked_0;
    adpcm_maindecodeGMEM_il_in_1 -> adpcm_main_I24_GMEM_il_faked_1;
    adpcm_maindecodeGMEM_il_in_2 -> adpcm_main_I24_GMEM_il_faked_2;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_USE_R -> adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_0_USE;
    adpcm_maindecodeGMEM_dec_szh_in_0 -> adpcm_main_I24_GMEM_dec_szh_faked_0;
    adpcm_maindecodeGMEM_dec_szh_in_1 -> adpcm_main_I24_GMEM_dec_szh_faked_1;
    adpcm_maindecodeGMEM_dec_szh_in_2 -> adpcm_main_I24_GMEM_dec_szh_faked_2;
    adpcm_mainencodeGMEM_rlt_USE -> adpcm_main_I10_GMEM_rlt_faked_0_USE;
    adpcm_mainencodeGMEM_szl_in_1 -> adpcm_main_I10_GMEM_szl_faked_1;
    adpcm_mainencodeGMEM_szl_in_2 -> adpcm_main_I10_GMEM_szl_faked_2;
    adpcm_main_I24_upzero_faked_upzero_PP1_faked_2 -> adpcm_maindecodeupzeroupzero_PP1_in_2;
    adpcm_mainencodeGMEM_wh_code_table_USE -> adpcm_main_I10_GMEM_wh_code_table_faked_0_USE;
    loopBbSelectSplit_adpcm_mainGMEM_rl_0_R -> adpcm_mainGMEM_rl_USE;
    adpcm_main_I23_ -> adpcm_maindecode_in_0;
    adpcm_main_I24_GMEM_dec_rh2_faked_ -> adpcm_maindecodeGMEM_dec_rh2_out;
    interFinalSplit_adpcm_mainGMEM_rh2_0_L -> adpcm_mainGMEM_rh2_USE;
    loopBbSelectSplit_adpcm_mainGMEM_ilr_0_R -> adpcm_mainGMEM_ilr_USE;
    adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_0 -> adpcm_mainencodelogsclGMEM_wl_code_table_in_0;
    adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_1 -> adpcm_mainencodelogsclGMEM_wl_code_table_in_1;
    adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_2 -> adpcm_mainencodelogsclGMEM_wl_code_table_in_2;
    adpcm_main_I10_GMEM_decis_levl_faked_0 -> adpcm_mainGMEM_decis_levl_in_0;
    adpcm_main_I10_GMEM_decis_levl_faked_1 -> adpcm_mainGMEM_decis_levl_in_1;
    adpcm_main_I10_GMEM_decis_levl_faked_2 -> adpcm_mainGMEM_decis_levl_in_2;
    adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_0_USE -> adpcm_mainencodelogsclGMEM_wl_code_table_USE;
    adpcm_main_I10_GMEM_ah2_faked_ -> adpcm_mainencodeGMEM_ah2_out;
    interArgMerge_adpcm_mainscalelGMEM_ilb_table_0 -> adpcm_mainscalelGMEM_ilb_table_out;
    loopCondSelectMerge_adpcm_mainGMEM_plt2_0 | loopInit_adpcm_mainGMEM_plt2_0 -> loopOr_adpcm_mainGMEM_plt2_0;
    adpcm_maindecodeGMEM_dec_rh2_in_0 -> adpcm_main_I24_GMEM_dec_rh2_faked_0;
    adpcm_maindecodeGMEM_dec_rh2_in_1 -> adpcm_main_I24_GMEM_dec_rh2_faked_1;
    adpcm_maindecodeGMEM_dec_rh2_in_2 -> adpcm_main_I24_GMEM_dec_rh2_faked_2;
    interArgMerge_adpcm_mainGMEM_dec_plt1_2_0 -> adpcm_mainGMEM_dec_plt1_in_2;
    interArgMerge_adpcm_mainGMEM_dec_plt1_0_0 -> adpcm_mainGMEM_dec_plt1_in_0;
    interArgMerge_adpcm_mainGMEM_dec_plt1_1_0 -> adpcm_mainGMEM_dec_plt1_in_1;
    adpcm_main_I10_GMEM_dh_faked_ -> adpcm_mainencodeGMEM_dh_out;
    adpcm_maindecodeGMEM_dec_dh_USE -> adpcm_main_I24_GMEM_dec_dh_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_szh_0 | loopInit_adpcm_mainGMEM_szh_0 -> loopOr_adpcm_mainGMEM_szh_0;
    interFinalSplit_adpcm_mainGMEM_ih_0_L -> adpcm_mainGMEM_ih_USE;
    adpcm_mainGMEM_plt_out -> adpcm_main_I10_GMEM_plt_faked_;
    interStateMerge_adpcm_mainGMEM_dec_rh2_0 & interInv_adpcm_mainGMEM_dec_rh2_0 -> interAnd_adpcm_mainGMEM_dec_rh2_0;
    adpcm_maindecodeGMEM_ilr_in_0 -> adpcm_main_I24_GMEM_ilr_faked_0;
    adpcm_maindecodeGMEM_ilr_in_1 -> adpcm_main_I24_GMEM_ilr_faked_1;
    adpcm_maindecodeGMEM_ilr_in_2 -> adpcm_main_I24_GMEM_ilr_faked_2;
    adpcm_main_I24_GMEM_xd_faked_0 -> adpcm_mainGMEM_xd_in_0;
    adpcm_main_I24_GMEM_xd_faked_1 -> adpcm_mainGMEM_xd_in_1;
    adpcm_main_I24_GMEM_xd_faked_2 -> adpcm_mainGMEM_xd_in_2;
    adpcm_mainencodeGMEM_yh_USE -> adpcm_main_I10_GMEM_yh_faked_0_USE;
    adpcm_main_I24_GMEM_dec_szl_faked_0 -> adpcm_mainGMEM_dec_szl_in_0;
    adpcm_main_I24_GMEM_dec_szl_faked_1 -> adpcm_mainGMEM_dec_szl_in_1;
    adpcm_main_I24_GMEM_dec_szl_faked_2 -> adpcm_mainGMEM_dec_szl_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_al2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_al2_0 -> loopXor_adpcm_mainGMEM_dec_al2_0;
    adpcm_mainresetGMEM_dec_del_bpl_USE -> adpcm_main_I0_GMEM_dec_del_bpl_faked_0_USE;
    adpcm_main_I10_GMEM_rh1_faked_ -> adpcm_mainencodeGMEM_rh1_out;
    adpcm_maindecodelogscl_in_0 -> adpcm_main_I24_logscl_faked_0;
    adpcm_maindecodelogscl_in_1 -> adpcm_main_I24_logscl_faked_1;
    interOutSplit_adpcm_mainGMEM_detl_0_L -> adpcm_main_I0_GMEM_detl_faked_;
    adpcm_maindecodelogsch_USE -> adpcm_main_I24_logsch_faked_0_USE;
    adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_0 -> adpcm_maindecodescalelGMEM_ilb_table_in_0;
    adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_1 -> adpcm_maindecodescalelGMEM_ilb_table_in_1;
    adpcm_maindecodeGMEM_dec_plt_USE -> adpcm_main_I24_GMEM_dec_plt_faked_0_USE;
    adpcm_mainencodeGMEM_h_USE -> adpcm_main_I10_GMEM_h_faked_0_USE;
    adpcm_mainresetGMEM_dec_ah2_in_0 -> adpcm_main_I0_GMEM_dec_ah2_faked_0;
    adpcm_mainresetGMEM_dec_ah2_in_1 -> adpcm_main_I0_GMEM_dec_ah2_faked_1;
    adpcm_mainresetGMEM_dec_ah2_in_2 -> adpcm_main_I0_GMEM_dec_ah2_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_xh_0 | loopInit_adpcm_mainGMEM_xh_0 -> loopOr_adpcm_mainGMEM_xh_0;
    loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_0 ^ loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_0 -> loopXor_adpcm_mainGMEM_qq4_code4_table_0;
    interArgMerge_adpcm_mainGMEM_delay_bph_1_0 -> adpcm_mainGMEM_delay_bph_in_1;
    adpcm_main_I10_GMEM_eh_faked_0 -> adpcm_mainGMEM_eh_in_0;
    adpcm_main_I10_GMEM_eh_faked_1 -> adpcm_mainGMEM_eh_in_1;
    adpcm_main_I10_GMEM_eh_faked_2 -> adpcm_mainGMEM_eh_in_2;
    interArgMerge_adpcm_mainGMEM_delay_bph_2_0 -> adpcm_mainGMEM_delay_bph_in_2;
    adpcm_mainencodeGMEM_delay_bpl_USE -> adpcm_main_I10_GMEM_delay_bpl_faked_0_USE;
    interFinalSplit_adpcm_mainGMEM_dec_ah2_0_L -> adpcm_mainGMEM_dec_ah2_USE;
    adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_2 -> adpcm_maindecodescalelGMEM_ilb_table_in_2;
    adpcm_mainresetGMEM_dec_rlt1_USE -> adpcm_main_I0_GMEM_dec_rlt1_faked_0_USE;
    adpcm_mainencodeGMEM_ph1_in_0 -> adpcm_main_I10_GMEM_ph1_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_1 ^ loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_1 -> loopXor_adpcm_mainGMEM_qq4_code4_table_1;
    adpcm_mainencodeGMEM_ph1_in_2 -> adpcm_main_I10_GMEM_ph1_faked_2;
    adpcm_mainencodeGMEM_ph1_in_1 -> adpcm_main_I10_GMEM_ph1_faked_1;
    adpcm_mainencodeGMEM_sph_in_0 -> adpcm_main_I10_GMEM_sph_faked_0;
    interOutSplit_adpcm_mainfiltep_0_L -> adpcm_main_I10_filtep_faked_;
    adpcm_mainencodefiltezfiltez_PP0_out -> adpcm_main_I10_filtez_faked_filtez_PP0_faked_;
    adpcm_mainGMEM_xh_out -> adpcm_main_I10_GMEM_xh_faked_;
    adpcm_maindecodeGMEM_dec_sh_USE -> adpcm_main_I24_GMEM_dec_sh_faked_0_USE;
    interArgMerge_adpcm_mainGMEM_delay_bph_0_0 -> adpcm_mainGMEM_delay_bph_in_0;
    adpcm_mainGMEM_spl_out -> adpcm_main_I10_GMEM_spl_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_plt1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_plt1_0 -> loopXor_adpcm_mainGMEM_dec_plt1_0;
    adpcm_mainencodeGMEM_sph_in_1 -> adpcm_main_I10_GMEM_sph_faked_1;
    adpcm_mainencodeGMEM_sph_in_2 -> adpcm_main_I10_GMEM_sph_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_sph_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_sph_0 -> loopXor_adpcm_mainGMEM_dec_sph_0;
    interArgMerge_adpcm_mainGMEM_nbh_0_0 -> adpcm_mainGMEM_nbh_in_0;
    interArgMerge_adpcm_mainGMEM_nbh_1_0 -> adpcm_mainGMEM_nbh_in_1;
    interArgMerge_adpcm_mainGMEM_nbh_2_0 -> adpcm_mainGMEM_nbh_in_2;
    interArgMerge_adpcm_mainuppol2_0_0 -> adpcm_mainuppol2_in_0;
    Merge_adpcm_main_I19_ >> const_adpcm_main_1_2_ -> adpcm_main_I20_;
    interArgMerge_adpcm_mainGMEM_plt2_1_0 -> adpcm_mainGMEM_plt2_in_1;
    interArgMerge_adpcm_mainGMEM_plt2_2_0 -> adpcm_mainGMEM_plt2_in_2;
    interArgMerge_adpcm_mainGMEM_plt2_0_0 -> adpcm_mainGMEM_plt2_in_0;
    interArgMerge_adpcm_mainuppol2_3_0 -> adpcm_mainuppol2_in_3;
    interArgMerge_adpcm_mainuppol2_4_0 -> adpcm_mainuppol2_in_4;
    interArgMerge_adpcm_mainuppol2_1_0 -> adpcm_mainuppol2_in_1;
    interArgMerge_adpcm_mainuppol2_2_0 -> adpcm_mainuppol2_in_2;
    adpcm_main_I0_GMEM_dec_rlt1_faked_ -> adpcm_mainresetGMEM_dec_rlt1_out;
    adpcm_maindecodeGMEM_dl_USE -> adpcm_main_I24_GMEM_dl_faked_0_USE;
    adpcm_main_I24_GMEM_dec_spl_faked_0 -> adpcm_mainGMEM_dec_spl_in_0;
    adpcm_main_I24_GMEM_dec_spl_faked_1 -> adpcm_mainGMEM_dec_spl_in_1;
    adpcm_main_I24_GMEM_dec_spl_faked_2 -> adpcm_mainGMEM_dec_spl_in_2;
    interFinalSplit_adpcm_mainGMEM_dec_rh1_0_L -> adpcm_mainGMEM_dec_rh1_USE;
    adpcm_mainresetGMEM_dec_rh2_USE -> adpcm_main_I0_GMEM_dec_rh2_faked_0_USE;
    adpcm_main_I20_ -> adpcm_main_I21_;
    intraArgMerge_adpcm_mainGMEM_xout2_0_0 -> adpcm_mainGMEM_xout2_in_0;
    intraArgMerge_adpcm_mainGMEM_xout2_1_0 -> adpcm_mainGMEM_xout2_in_1;
    intraArgMerge_adpcm_mainGMEM_xout2_2_0 -> adpcm_mainGMEM_xout2_in_2;
    adpcm_maindecodeGMEM_dec_plt1_USE -> adpcm_main_I24_GMEM_dec_plt1_faked_0_USE;
    adpcm_mainresetGMEM_dec_del_dhx_USE -> adpcm_main_I0_GMEM_dec_del_dhx_faked_0_USE;
    adpcm_mainencodeGMEM_delay_dhx_USE -> adpcm_main_I10_GMEM_delay_dhx_faked_0_USE;
    adpcm_maindecodeGMEM_il_USE -> adpcm_main_I24_GMEM_il_faked_0_USE;
    adpcm_main_I0_GMEM_dec_nbl_faked_ -> adpcm_mainresetGMEM_dec_nbl_out;
    loopBbSelectSplit_adpcm_mainGMEM_dec_dh_0_R -> adpcm_mainGMEM_dec_dh_USE;
    interFinalSplit_adpcm_mainGMEM_dec_del_dltx_0_L -> adpcm_mainGMEM_dec_del_dltx_USE;
    loopCondSelectMerge_adpcm_mainGMEM_xs_0 ^ loopBbSelectMerge_adpcm_mainGMEM_xs_0 -> loopXor_adpcm_mainGMEM_xs_0;
    adpcm_mainresetGMEM_delay_bpl_in_0 -> adpcm_main_I0_GMEM_delay_bpl_faked_0;
    adpcm_mainresetGMEM_delay_bpl_in_1 -> adpcm_main_I0_GMEM_delay_bpl_faked_1;
    adpcm_mainGMEM_el_out -> adpcm_main_I10_GMEM_el_faked_;
    adpcm_mainresetGMEM_delay_bpl_in_2 -> adpcm_main_I0_GMEM_delay_bpl_faked_2;
    adpcm_main_I0_GMEM_dec_ph2_faked_ -> adpcm_mainresetGMEM_dec_ph2_out;
    adpcm_mainencodeGMEM_sl_in_0 -> adpcm_main_I10_GMEM_sl_faked_0;
    adpcm_mainencodeGMEM_sl_in_1 -> adpcm_main_I10_GMEM_sl_faked_1;
    adpcm_mainencodeGMEM_sl_in_2 -> adpcm_main_I10_GMEM_sl_faked_2;
    adpcm_main_I24_GMEM_ilb_table_faked_ -> adpcm_maindecodeGMEM_ilb_table_out;
    interOutSplit_adpcm_mainGMEM_dec_detl_0_R -> adpcm_main_I24_GMEM_dec_detl_faked_;
    adpcm_mainencodeGMEM_rlt1_in_0 -> adpcm_main_I10_GMEM_rlt1_faked_0;
    adpcm_mainencodeGMEM_rlt1_in_1 -> adpcm_main_I10_GMEM_rlt1_faked_1;
    adpcm_mainencodeGMEM_rlt1_in_2 -> adpcm_main_I10_GMEM_rlt1_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_rlt2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_rlt2_0 -> loopXor_adpcm_mainGMEM_rlt2_0;
    adpcm_mainencodeGMEM_ph1_USE -> adpcm_main_I10_GMEM_ph1_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_compressed_0_R -> adpcm_main_I23_;
    loopCondSelectMerge_adpcm_mainGMEM_ilr_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ilr_0 -> loopXor_adpcm_mainGMEM_ilr_0;
    adpcm_maindecodefiltez_USE -> adpcm_main_I24_filtez_faked_0_USE;
    interArgMerge_adpcm_mainupzeroupzero_PP1_0 -> adpcm_mainupzeroupzero_PP1_out;
    adpcm_mainresetGMEM_dec_detl_in_0 -> adpcm_main_I0_GMEM_dec_detl_faked_0;
    adpcm_mainresetGMEM_dec_detl_in_1 -> adpcm_main_I0_GMEM_dec_detl_faked_1;
    adpcm_mainresetGMEM_dec_detl_in_2 -> adpcm_main_I0_GMEM_dec_detl_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_xd_0 ^ loopBbSelectMerge_adpcm_mainGMEM_xd_0 -> loopXor_adpcm_mainGMEM_xd_0;
    interOutSplit_adpcm_mainGMEM_dec_rlt2_0_L -> adpcm_main_I0_GMEM_dec_rlt2_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_0 ^ loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_0 -> loopXor_adpcm_mainGMEM_wh_code_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_szl_0 | loopInit_adpcm_mainGMEM_szl_0 -> loopOr_adpcm_mainGMEM_szl_0;
    loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_1 ^ loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_1 -> loopXor_adpcm_mainGMEM_wh_code_table_1;
    adpcm_main_I24_GMEM_dec_al1_faked_ -> adpcm_maindecodeGMEM_dec_al1_out;
    adpcm_mainencodeGMEM_el_in_0 -> adpcm_main_I10_GMEM_el_faked_0;
    adpcm_mainencodeGMEM_el_in_1 -> adpcm_main_I10_GMEM_el_faked_1;
    adpcm_mainencodeGMEM_el_in_2 -> adpcm_main_I10_GMEM_el_faked_2;
    adpcm_main_I24_GMEM_dec_dlt_faked_ -> adpcm_maindecodeGMEM_dec_dlt_out;
    adpcm_main_I10_GMEM_deth_faked_ -> adpcm_mainencodeGMEM_deth_out;
    interStateMerge_adpcm_mainGMEM_dec_al2_0 & interInv_adpcm_mainGMEM_dec_al2_0 -> interAnd_adpcm_mainGMEM_dec_al2_0;
    adpcm_mainresetGMEM_dec_nbh_USE -> adpcm_main_I0_GMEM_dec_nbh_faked_0_USE;
    interFinalSplit_adpcm_mainGMEM_al1_0_L -> adpcm_mainGMEM_al1_USE;
    interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_USE_R -> adpcm_main_I24_upzero_faked_upzero_PP2_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_qq6_code6_table_0 | loopInit_adpcm_mainGMEM_qq6_code6_table_0 -> loopOr_adpcm_mainGMEM_qq6_code6_table_0;
    loopBbSelectSplit_adpcm_mainGMEM_dlt_0_R -> adpcm_mainGMEM_dlt_USE;
    adpcm_main_I10_GMEM_plt1_faked_ -> adpcm_mainencodeGMEM_plt1_out;
    intraOutSplit_adpcm_mainGMEM_xout1_0_R -> adpcm_main_I25_;
    interOutSplit_adpcm_mainfiltez_0_L -> adpcm_main_I10_filtez_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_rlt2_0 | loopInit_adpcm_mainGMEM_rlt2_0 -> loopOr_adpcm_mainGMEM_rlt2_0;
    adpcm_main_I0_GMEM_al2_faked_ -> adpcm_mainresetGMEM_al2_out;
    interArgMerge_adpcm_mainGMEM_dec_rh2_0_0 -> adpcm_mainGMEM_dec_rh2_in_0;
    interArgMerge_adpcm_mainGMEM_dec_rh2_2_0 -> adpcm_mainGMEM_dec_rh2_in_2;
    adpcm_main_I10_filtez_faked_filtez_PP0_faked_0 -> adpcm_mainencodefiltezfiltez_PP0_in_0;
    interArgMerge_adpcm_mainGMEM_dec_rh2_1_0 -> adpcm_mainGMEM_dec_rh2_in_1;
    adpcm_mainencodeupzero_PP1_in_0 -> adpcm_main_I10_upzero_PP1_faked_0;
    adpcm_main_I10_upzero_PP1_faked_0 -> *;
    adpcm_mainencodeupzero_PP1_in_1 -> adpcm_main_I10_upzero_PP1_faked_1;
    adpcm_main_I10_upzero_PP1_faked_1 -> *;
    adpcm_mainencodeupzero_PP1_in_2 -> adpcm_main_I10_upzero_PP1_faked_2;
    adpcm_main_I10_upzero_PP1_faked_2 -> *;
    adpcm_main_I10_filtez_faked_filtez_PP0_faked_1 -> adpcm_mainencodefiltezfiltez_PP0_in_1;
    adpcm_main_I10_filtez_faked_filtez_PP0_faked_2 -> adpcm_mainencodefiltezfiltez_PP0_in_2;
    Merge_adpcm_main_I19_ -> adpcm_main_I26_;
    loopCondSelectMerge_adpcm_mainGMEM_xl_0 | loopInit_adpcm_mainGMEM_xl_0 -> loopOr_adpcm_mainGMEM_xl_0;
    interArgMerge_adpcm_mainGMEM_dec_al2_0_0 -> adpcm_mainGMEM_dec_al2_in_0;
    interArgMerge_adpcm_mainGMEM_dec_al2_1_0 -> adpcm_mainGMEM_dec_al2_in_1;
    interArgMerge_adpcm_mainGMEM_dec_al2_2_0 -> adpcm_mainGMEM_dec_al2_in_2;
    interOutSplit_adpcm_mainGMEM_ih_0_L -> adpcm_main_I10_GMEM_ih_faked_;
    adpcm_main_I10_GMEM_plt_faked_0 -> adpcm_mainGMEM_plt_in_0;
    adpcm_main_I10_GMEM_plt_faked_1 -> adpcm_mainGMEM_plt_in_1;
    adpcm_main_I10_GMEM_plt_faked_2 -> adpcm_mainGMEM_plt_in_2;
    adpcm_mainencodeGMEM_ph2_in_0 -> adpcm_main_I10_GMEM_ph2_faked_0;
    adpcm_maindecodeGMEM_rh_USE -> adpcm_main_I24_GMEM_rh_faked_0_USE;
    adpcm_mainencodeGMEM_ph2_in_1 -> adpcm_main_I10_GMEM_ph2_faked_1;
    adpcm_mainGMEM_yh_out -> adpcm_main_I10_GMEM_yh_faked_;
    interOutSplit_adpcm_mainuppol2_0_R -> adpcm_main_I24_uppol2_faked_;
    interArgMerge_adpcm_mainlogsclGMEM_wl_code_table_0 -> adpcm_mainlogsclGMEM_wl_code_table_out;
    adpcm_main_I10_GMEM_sh_faked_ -> adpcm_mainencodeGMEM_sh_out;
    adpcm_mainencodeGMEM_ph2_in_2 -> adpcm_main_I10_GMEM_ph2_faked_2;
    loopBbSelectSplit_adpcm_mainGMEM_xh_0_R -> adpcm_mainGMEM_xh_USE;
    adpcm_main_I10_upzero_faked_upzero_PP1_faked_0_USE -> adpcm_mainencodeupzeroupzero_PP1_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_spl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_spl_0 -> loopXor_adpcm_mainGMEM_dec_spl_0;
    adpcm_main_I0_GMEM_dec_ah2_faked_ -> adpcm_mainresetGMEM_dec_ah2_out;
    adpcm_mainencodeGMEM_ih_in_0 -> adpcm_main_I10_GMEM_ih_faked_0;
    adpcm_mainencodeGMEM_ih_in_2 -> adpcm_main_I10_GMEM_ih_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rlt1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_rlt1_0 -> loopXor_adpcm_mainGMEM_dec_rlt1_0;
    adpcm_main_I24_GMEM_xs_faked_0 -> adpcm_mainGMEM_xs_in_0;
    adpcm_main_I24_GMEM_xs_faked_1 -> adpcm_mainGMEM_xs_in_1;
    adpcm_main_I24_GMEM_xs_faked_2 -> adpcm_mainGMEM_xs_in_2;
    adpcm_mainencodeGMEM_ah1_in_2 -> adpcm_main_I10_GMEM_ah1_faked_2;
    adpcm_mainencodeGMEM_ah1_in_0 -> adpcm_main_I10_GMEM_ah1_faked_0;
    adpcm_mainencodeGMEM_ah1_in_1 -> adpcm_main_I10_GMEM_ah1_faked_1;
    loopCondSelectMerge_adpcm_mainscalel_0 | loopInit_adpcm_mainscalel_0 -> loopOr_adpcm_mainscalel_0;
    loopCondSelectMerge_adpcm_mainscalel_1 | loopInit_adpcm_mainscalel_1 -> loopOr_adpcm_mainscalel_1;
    interOutSplit_adpcm_mainGMEM_dec_plt1_0_L -> adpcm_main_I0_GMEM_dec_plt1_faked_;
    adpcm_mainencodeGMEM_ih_in_1 -> adpcm_main_I10_GMEM_ih_faked_1;
    interOutSplit_adpcm_mainGMEM_wh_code_table_0_L -> adpcm_main_I10_GMEM_wh_code_table_faked_;
    interStateMerge_adpcm_mainGMEM_dec_plt2_0 & interInv_adpcm_mainGMEM_dec_plt2_0 -> interAnd_adpcm_mainGMEM_dec_plt2_0;
    loopCondSelectMerge_adpcm_mainGMEM_delay_bph_0 | loopInit_adpcm_mainGMEM_delay_bph_0 -> loopOr_adpcm_mainGMEM_delay_bph_0;
    intraOutSplit_adpcm_mainGMEM_xout2_0_R -> adpcm_main_I29_;
    adpcm_maindecodefiltez_PP1_USE -> adpcm_main_I24_filtez_PP1_faked_0_USE;
    adpcm_main_I24_filtez_PP1_faked_0_USE -> *;
    adpcm_maindecodeGMEM_h_in_0 -> adpcm_main_I24_GMEM_h_faked_0;
    adpcm_maindecodeGMEM_h_in_1 -> adpcm_main_I24_GMEM_h_faked_1;
    adpcm_maindecodeGMEM_h_in_2 -> adpcm_main_I24_GMEM_h_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_decis_levl_0 | loopInit_adpcm_mainGMEM_decis_levl_0 -> loopOr_adpcm_mainGMEM_decis_levl_0;
    adpcm_main_I0_GMEM_dec_rh1_faked_ -> adpcm_mainresetGMEM_dec_rh1_out;
    interOutSplit_adpcm_mainGMEM_rlt1_0_L -> adpcm_main_I0_GMEM_rlt1_faked_;
    adpcm_main_I24_GMEM_rh_faked_ -> adpcm_maindecodeGMEM_rh_out;
    adpcm_mainencodeGMEM_rlt2_in_0 -> adpcm_main_I10_GMEM_rlt2_faked_0;
    adpcm_mainencodeGMEM_rlt2_in_2 -> adpcm_main_I10_GMEM_rlt2_faked_2;
    adpcm_mainencodeGMEM_rlt2_in_1 -> adpcm_main_I10_GMEM_rlt2_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_compressed_0 | loopInit_adpcm_mainGMEM_compressed_0 -> loopOr_adpcm_mainGMEM_compressed_0;
    loopCondSelectMerge_adpcm_mainGMEM_compressed_1 | loopInit_adpcm_mainGMEM_compressed_1 -> loopOr_adpcm_mainGMEM_compressed_1;
    interStateMerge_adpcm_mainuppol1_0 & interInv_adpcm_mainuppol1_0 -> interAnd_adpcm_mainuppol1_0;
    adpcm_maindecodefiltep_USE -> adpcm_main_I24_filtep_faked_0_USE;
    adpcm_main_I0_GMEM_delay_dltx_faked_ -> adpcm_mainresetGMEM_delay_dltx_out;
    adpcm_mainencodeGMEM_sph_USE -> adpcm_main_I10_GMEM_sph_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_dec_del_dhx_0_R -> adpcm_main_I24_GMEM_dec_del_dhx_faked_;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_L -> adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_0;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_1_0_L -> adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_1;
    interOutSplit_adpcm_mainlogschGMEM_wh_code_table_2_0_L -> adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_delay_dltx_0 | loopInit_adpcm_mainGMEM_delay_dltx_0 -> loopOr_adpcm_mainGMEM_delay_dltx_0;
    loopCondSelectMerge_adpcm_mainGMEM_ph2_0 | loopInit_adpcm_mainGMEM_ph2_0 -> loopOr_adpcm_mainGMEM_ph2_0;
    interArgMerge_adpcm_mainGMEM_dec_rlt1_1_0 -> adpcm_mainGMEM_dec_rlt1_in_1;
    interArgMerge_adpcm_mainGMEM_dec_rlt1_2_0 -> adpcm_mainGMEM_dec_rlt1_in_2;
    interArgMerge_adpcm_mainGMEM_dec_rlt1_0_0 -> adpcm_mainGMEM_dec_rlt1_in_0;
    adpcm_maindecodeGMEM_dec_rh2_USE -> adpcm_main_I24_GMEM_dec_rh2_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_xh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_xh_0 -> loopXor_adpcm_mainGMEM_xh_0;
    interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_R -> adpcm_main_I24_upzero_faked_upzero_PP1_faked_0;
    interOutSplit_adpcm_mainupzeroupzero_PP1_1_0_R -> adpcm_main_I24_upzero_faked_upzero_PP1_faked_1;
    interOutSplit_adpcm_mainupzeroupzero_PP1_2_0_R -> adpcm_main_I24_upzero_faked_upzero_PP1_faked_2;
    adpcm_maindecodeGMEM_dec_detl_in_0 -> adpcm_main_I24_GMEM_dec_detl_faked_0;
    adpcm_maindecodeGMEM_dec_detl_in_1 -> adpcm_main_I24_GMEM_dec_detl_faked_1;
    adpcm_maindecodeGMEM_dec_detl_in_2 -> adpcm_main_I24_GMEM_dec_detl_faked_2;
    interArgMerge_adpcm_mainGMEM_delay_dltx_0_0 -> adpcm_mainGMEM_delay_dltx_in_0;
    interArgMerge_adpcm_mainGMEM_delay_dltx_1_0 -> adpcm_mainGMEM_delay_dltx_in_1;
    interArgMerge_adpcm_mainGMEM_delay_dltx_2_0 -> adpcm_mainGMEM_delay_dltx_in_2;
    Merge_adpcm_main_I2_ -> adpcm_main_I3_;
    interFinalSplit_adpcm_mainGMEM_il_0_L -> adpcm_mainGMEM_il_USE;
    adpcm_mainresetGMEM_dec_del_bph_in_0 -> adpcm_main_I0_GMEM_dec_del_bph_faked_0;
    adpcm_mainresetGMEM_dec_del_bph_in_1 -> adpcm_main_I0_GMEM_dec_del_bph_faked_1;
    adpcm_mainresetGMEM_dec_del_bph_in_2 -> adpcm_main_I0_GMEM_dec_del_bph_faked_2;
    adpcm_mainencodeGMEM_delay_bph_in_0 -> adpcm_main_I10_GMEM_delay_bph_faked_0;
    adpcm_mainencodeGMEM_delay_bph_in_1 -> adpcm_main_I10_GMEM_delay_bph_faked_1;
    adpcm_mainencodeGMEM_delay_bph_in_2 -> adpcm_main_I10_GMEM_delay_bph_faked_2;
    interOutSplit_adpcm_mainlogsch_0_R -> adpcm_main_I24_logsch_faked_;
    interArgMerge_adpcm_mainGMEM_ilb_table_0_0 -> adpcm_mainGMEM_ilb_table_in_0;
    interArgMerge_adpcm_mainGMEM_ilb_table_1_0 -> adpcm_mainGMEM_ilb_table_in_1;
    interArgMerge_adpcm_mainGMEM_ilb_table_2_0 -> adpcm_mainGMEM_ilb_table_in_2;
    adpcm_mainresetGMEM_rlt1_in_0 -> adpcm_main_I0_GMEM_rlt1_faked_0;
    adpcm_mainGMEM_dec_plt_out -> adpcm_main_I24_GMEM_dec_plt_faked_;
    adpcm_mainresetGMEM_rlt1_in_2 -> adpcm_main_I0_GMEM_rlt1_faked_2;
    adpcm_mainresetGMEM_rlt1_in_1 -> adpcm_main_I0_GMEM_rlt1_faked_1;
    interArgMerge_adpcm_mainfiltez_0_0 -> adpcm_mainfiltez_in_0;
    interArgMerge_adpcm_mainfiltez_1_0 -> adpcm_mainfiltez_in_1;
    adpcm_mainencodeGMEM_szh_USE -> adpcm_main_I10_GMEM_szh_faked_0_USE;
    interOutSplit_adpcm_mainscalel_0_R -> adpcm_main_I24_scalel_faked_;
    adpcm_mainencodelogscl_USE -> adpcm_main_I10_logscl_faked_0_USE;
    loopBbSelectSplit_adpcm_mainGMEM_dec_sh_0_R -> adpcm_mainGMEM_dec_sh_USE;
    adpcm_mainencodeupzero_PP2_in_0 -> adpcm_main_I10_upzero_PP2_faked_0;
    adpcm_main_I10_upzero_PP2_faked_0 -> *;
    adpcm_maindecodeGMEM_xout1_USE -> adpcm_main_I24_GMEM_xout1_faked_0_USE;
    adpcm_mainencodeupzero_PP2_in_1 -> adpcm_main_I10_upzero_PP2_faked_1;
    adpcm_main_I10_upzero_PP2_faked_1 -> *;
    adpcm_mainencodeupzero_PP2_in_2 -> adpcm_main_I10_upzero_PP2_faked_2;
    adpcm_main_I10_upzero_PP2_faked_2 -> *;
    loopCondSelectMerge_adpcm_mainGMEM_deth_0 ^ loopBbSelectMerge_adpcm_mainGMEM_deth_0 -> loopXor_adpcm_mainGMEM_deth_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_sh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_sh_0 -> loopXor_adpcm_mainGMEM_dec_sh_0;
    loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_0 | loopInit_adpcm_mainGMEM_wh_code_table_0 -> loopOr_adpcm_mainGMEM_wh_code_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_1 | loopInit_adpcm_mainGMEM_wh_code_table_1 -> loopOr_adpcm_mainGMEM_wh_code_table_1;
    loopBbSelectSplit_adpcm_mainGMEM_result_0_R -> adpcm_mainGMEM_result_USE;
    interStateMerge_adpcm_mainGMEM_accumc_0 & interInv_adpcm_mainGMEM_accumc_0 -> interAnd_adpcm_mainGMEM_accumc_0;
    adpcm_mainGMEM_rlt_out -> adpcm_main_I10_GMEM_rlt_faked_;
    adpcm_mainencodefiltep_in_2 -> adpcm_main_I10_filtep_faked_2;
    adpcm_mainencodefiltep_in_0 -> adpcm_main_I10_filtep_faked_0;
    intraOutSplit_adpcm_mainGMEM_test_data_0_L -> adpcm_main_I5_;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_2_0_L -> adpcm_main_I10_filtez_faked_filtez_PP0_faked_2;
    adpcm_mainencodefiltep_in_3 -> adpcm_main_I10_filtep_faked_3;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_L -> adpcm_main_I10_filtez_faked_filtez_PP0_faked_0;
    adpcm_mainencodefiltep_in_1 -> adpcm_main_I10_filtep_faked_1;
    interFinalSplit_adpcm_mainGMEM_compressed_0_L -> adpcm_mainGMEM_compressed_USE;
    adpcm_main_I24_GMEM_dec_del_dhx_faked_ -> adpcm_maindecodeGMEM_dec_del_dhx_out;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_1_0_L -> adpcm_main_I10_filtez_faked_filtez_PP0_faked_1;
    adpcm_mainGMEM_quant26bt_neg_out -> adpcm_main_I10_GMEM_quant26bt_neg_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_sh_0 | loopInit_adpcm_mainGMEM_sh_0 -> loopOr_adpcm_mainGMEM_sh_0;
    adpcm_maindecodeGMEM_dec_nbh_USE -> adpcm_main_I24_GMEM_dec_nbh_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ah2_0 | loopInit_adpcm_mainGMEM_ah2_0 -> loopOr_adpcm_mainGMEM_ah2_0;
    loopBbSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_R -> adpcm_mainGMEM_quant26bt_pos_USE;
    adpcm_main_I10_GMEM_al2_faked_ -> adpcm_mainencodeGMEM_al2_out;
    interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_USE_L -> adpcm_main_I10_upzero_faked_upzero_PP2_faked_0_USE;
    interArgMerge_adpcm_mainGMEM_h_0_0 -> adpcm_mainGMEM_h_in_0;
    interArgMerge_adpcm_mainGMEM_h_1_0 -> adpcm_mainGMEM_h_in_1;
    interArgMerge_adpcm_mainGMEM_h_2_0 -> adpcm_mainGMEM_h_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_dlt_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_dlt_0 -> loopXor_adpcm_mainGMEM_dec_dlt_0;
    adpcm_mainencodeGMEM_xh_in_0 -> adpcm_main_I10_GMEM_xh_faked_0;
    adpcm_mainencodeGMEM_xh_in_1 -> adpcm_main_I10_GMEM_xh_faked_1;
    adpcm_mainencodeGMEM_xh_in_2 -> adpcm_main_I10_GMEM_xh_faked_2;
    interOutSplit_adpcm_mainGMEM_dec_rlt1_0_R -> adpcm_main_I24_GMEM_dec_rlt1_faked_;
    adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_1 -> adpcm_maindecodelogsclGMEM_wl_code_table_in_1;
    adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_2 -> adpcm_maindecodelogsclGMEM_wl_code_table_in_2;
    Merge_adpcm_main_I2_ | const_adpcm_main_1_0_ -> adpcm_main_I6_;
    adpcm_main_I24_filtep_faked_ -> adpcm_maindecodefiltep_out;
    adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_0 -> adpcm_maindecodelogsclGMEM_wl_code_table_in_0;
    loopCondSelectMerge_adpcm_mainuppol1_1 ^ loopBbSelectMerge_adpcm_mainuppol1_1 -> loopXor_adpcm_mainuppol1_1;
    loopCondSelectMerge_adpcm_mainuppol1_0 ^ loopBbSelectMerge_adpcm_mainuppol1_0 -> loopXor_adpcm_mainuppol1_0;
    adpcm_mainGMEM_dec_spl_out -> adpcm_main_I24_GMEM_dec_spl_faked_;
    adpcm_main_I10_filtez_PP1_faked_ -> adpcm_mainencodefiltez_PP1_out;
    adpcm_mainGMEM_dlt_out -> adpcm_main_I10_GMEM_dlt_faked_;
    interFinalSplit_adpcm_mainGMEM_deth_0_L -> adpcm_mainGMEM_deth_USE;
    interArgMerge_adpcm_mainGMEM_rlt2_0_0 -> adpcm_mainGMEM_rlt2_in_0;
    interArgMerge_adpcm_mainGMEM_rlt2_1_0 -> adpcm_mainGMEM_rlt2_in_1;
    interArgMerge_adpcm_mainGMEM_rlt2_2_0 -> adpcm_mainGMEM_rlt2_in_2;
    adpcm_mainencodeGMEM_ah2_in_0 -> adpcm_main_I10_GMEM_ah2_faked_0;
    adpcm_mainencodeGMEM_ah2_in_1 -> adpcm_main_I10_GMEM_ah2_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_deth_0 | loopInit_adpcm_mainGMEM_deth_0 -> loopOr_adpcm_mainGMEM_deth_0;
    adpcm_mainencodeGMEM_ah2_in_2 -> adpcm_main_I10_GMEM_ah2_faked_2;
    interFinalSplit_adpcm_mainGMEM_plt1_0_L -> adpcm_mainGMEM_plt1_USE;
    adpcm_mainencodeGMEM_ah1_USE -> adpcm_main_I10_GMEM_ah1_faked_0_USE;
    adpcm_main_I6_ -> adpcm_main_I7_;
    adpcm_mainencodeGMEM_al2_USE -> adpcm_main_I10_GMEM_al2_faked_0_USE;
    adpcm_mainencodeGMEM_plt1_USE -> adpcm_main_I10_GMEM_plt1_faked_0_USE;
    adpcm_mainencodeGMEM_rlt_in_0 -> adpcm_main_I10_GMEM_rlt_faked_0;
    adpcm_mainencodeGMEM_rlt_in_1 -> adpcm_main_I10_GMEM_rlt_faked_1;
    adpcm_main_I10_GMEM_xh_faked_0 -> adpcm_mainGMEM_xh_in_0;
    adpcm_main_I10_GMEM_xh_faked_1 -> adpcm_mainGMEM_xh_in_1;
    adpcm_main_I10_GMEM_xh_faked_2 -> adpcm_mainGMEM_xh_in_2;
    loopCondSelectMerge_adpcm_mainfiltep_0 | loopInit_adpcm_mainfiltep_0 -> loopOr_adpcm_mainfiltep_0;
    loopCondSelectMerge_adpcm_mainfiltep_1 | loopInit_adpcm_mainfiltep_1 -> loopOr_adpcm_mainfiltep_1;
    adpcm_mainresetGMEM_dec_del_dltx_USE -> adpcm_main_I0_GMEM_dec_del_dltx_faked_0_USE;
    adpcm_mainencodeGMEM_rlt_in_2 -> adpcm_main_I10_GMEM_rlt_faked_2;
    adpcm_mainencodelogsch_in_0 -> adpcm_main_I10_logsch_faked_0;
    adpcm_mainencodelogsch_in_1 -> adpcm_main_I10_logsch_faked_1;
    adpcm_mainencodeGMEM_delay_dltx_USE -> adpcm_main_I10_GMEM_delay_dltx_faked_0_USE;
    adpcm_maindecodeuppol1_in_0 -> adpcm_main_I24_uppol1_faked_0;
    adpcm_maindecodeuppol1_in_1 -> adpcm_main_I24_uppol1_faked_1;
    adpcm_maindecodeuppol1_in_2 -> adpcm_main_I24_uppol1_faked_2;
    interOutSplit_adpcm_mainGMEM_dec_ah1_0_L -> adpcm_main_I0_GMEM_dec_ah1_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_delay_bpl_0 | loopInit_adpcm_mainGMEM_delay_bpl_0 -> loopOr_adpcm_mainGMEM_delay_bpl_0;
    adpcm_mainresetGMEM_delay_dltx_USE -> adpcm_main_I0_GMEM_delay_dltx_faked_0_USE;
    adpcm_maindecodeuppol1_in_3 -> adpcm_main_I24_uppol1_faked_3;
    intraStateMerge_adpcm_mainGMEM_xout1_0 & intraInv_adpcm_mainGMEM_xout1_0 -> intraAnd_adpcm_mainGMEM_xout1_0;
    loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_0 ^ loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_0 -> loopXor_adpcm_mainGMEM_qq2_code2_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_1 ^ loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_1 -> loopXor_adpcm_mainGMEM_qq2_code2_table_1;
    interArgMerge_adpcm_mainGMEM_delay_bpl_0_0 -> adpcm_mainGMEM_delay_bpl_in_0;
    interArgMerge_adpcm_mainGMEM_delay_bpl_1_0 -> adpcm_mainGMEM_delay_bpl_in_1;
    interArgMerge_adpcm_mainGMEM_delay_bpl_2_0 -> adpcm_mainGMEM_delay_bpl_in_2;
    adpcm_main_I10_GMEM_el_faked_0 -> adpcm_mainGMEM_el_in_0;
    adpcm_main_I10_GMEM_el_faked_1 -> adpcm_mainGMEM_el_in_1;
    adpcm_main_I10_GMEM_el_faked_2 -> adpcm_mainGMEM_el_in_2;
    interFinalSplit_adpcm_mainGMEM_dec_al2_0_L -> adpcm_mainGMEM_dec_al2_USE;
    adpcm_main_I24_uppol1_faked_ -> adpcm_maindecodeuppol1_out;
    intraOutSplit_adpcm_mainGMEM_test_data_0_R -> adpcm_main_I9_;
    adpcm_main_I10_GMEM_sh_faked_0 -> adpcm_mainGMEM_sh_in_0;
    adpcm_main_I10_GMEM_sh_faked_1 -> adpcm_mainGMEM_sh_in_1;
    adpcm_main_I10_GMEM_sh_faked_2 -> adpcm_mainGMEM_sh_in_2;
    adpcm_maindecodeGMEM_dec_sl_in_1 -> adpcm_main_I24_GMEM_dec_sl_faked_1;
    adpcm_maindecodeGMEM_dec_sl_in_2 -> adpcm_main_I24_GMEM_dec_sl_faked_2;
    adpcm_maindecodeGMEM_dec_sl_in_0 -> adpcm_main_I24_GMEM_dec_sl_faked_0;
    interStateMerge_adpcm_mainGMEM_dec_rlt2_0 & interInv_adpcm_mainGMEM_dec_rlt2_0 -> interAnd_adpcm_mainGMEM_dec_rlt2_0;
    loopCondSelectMerge_adpcm_mainGMEM_rh2_0 | loopInit_adpcm_mainGMEM_rh2_0 -> loopOr_adpcm_mainGMEM_rh2_0;
    adpcm_main_I10_GMEM_plt_faked_ -> adpcm_mainencodeGMEM_plt_out;
    intraStateMerge_adpcm_mainGMEM_test_data_0 & intraInv_adpcm_mainGMEM_test_data_0 -> intraAnd_adpcm_mainGMEM_test_data_0;
    interArgMerge_adpcm_mainGMEM_ah1_0_0 -> adpcm_mainGMEM_ah1_in_0;
    interArgMerge_adpcm_mainGMEM_ah1_1_0 -> adpcm_mainGMEM_ah1_in_1;
    interArgMerge_adpcm_mainGMEM_nbl_0_0 -> adpcm_mainGMEM_nbl_in_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_bph_0 | loopInit_adpcm_mainGMEM_dec_del_bph_0 -> loopOr_adpcm_mainGMEM_dec_del_bph_0;
    interArgMerge_adpcm_mainGMEM_nbl_2_0 -> adpcm_mainGMEM_nbl_in_2;
    interArgMerge_adpcm_mainGMEM_ah1_2_0 -> adpcm_mainGMEM_ah1_in_2;
    interArgMerge_adpcm_mainGMEM_nbl_1_0 -> adpcm_mainGMEM_nbl_in_1;
    loopCondSelectMerge_adpcm_mainGMEM_xl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_xl_0 -> loopXor_adpcm_mainGMEM_xl_0;
    interOutSplit_adpcm_mainupzeroupzero_PP2_1_0_R -> adpcm_main_I24_upzero_faked_upzero_PP2_faked_1;
    interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_R -> adpcm_main_I24_upzero_faked_upzero_PP2_faked_0;
    adpcm_main_I10_upzero_faked_upzero_PP1_faked_0 -> adpcm_mainencodeupzeroupzero_PP1_in_0;
    interOutSplit_adpcm_mainupzeroupzero_PP2_2_0_R -> adpcm_main_I24_upzero_faked_upzero_PP2_faked_2;
    adpcm_main_I10_upzero_faked_upzero_PP1_faked_2 -> adpcm_mainencodeupzeroupzero_PP1_in_2;
    adpcm_main_I10_upzero_faked_upzero_PP1_faked_1 -> adpcm_mainencodeupzeroupzero_PP1_in_1;
    adpcm_main_I10_GMEM_detl_faked_ -> adpcm_mainencodeGMEM_detl_out;
    adpcm_main_I24_GMEM_dec_szh_faked_ -> adpcm_maindecodeGMEM_dec_szh_out;
    adpcm_main_I0_GMEM_plt2_faked_ -> adpcm_mainresetGMEM_plt2_out;
    loopBbSelectSplit_adpcm_mainGMEM_szh_0_R -> adpcm_mainGMEM_szh_USE;
    adpcm_mainresetGMEM_rlt2_in_0 -> adpcm_main_I0_GMEM_rlt2_faked_0;
    adpcm_mainresetGMEM_rlt2_in_1 -> adpcm_main_I0_GMEM_rlt2_faked_1;
    adpcm_mainresetGMEM_rlt2_in_2 -> adpcm_main_I0_GMEM_rlt2_faked_2;
    adpcm_main_I24_GMEM_xs_faked_ -> adpcm_maindecodeGMEM_xs_out;
    interArgMerge_adpcm_mainGMEM_dec_nbh_0_0 -> adpcm_mainGMEM_dec_nbh_in_0;
    interArgMerge_adpcm_mainGMEM_dec_nbh_1_0 -> adpcm_mainGMEM_dec_nbh_in_1;
    interArgMerge_adpcm_mainGMEM_dec_nbh_2_0 -> adpcm_mainGMEM_dec_nbh_in_2;
    adpcm_mainencodeGMEM_tqmf_in_1 -> adpcm_main_I10_GMEM_tqmf_faked_1;
    adpcm_mainresetGMEM_accumc_in_0 -> adpcm_main_I0_GMEM_accumc_faked_0;
    adpcm_mainresetGMEM_accumc_in_1 -> adpcm_main_I0_GMEM_accumc_faked_1;
    interStateMerge_adpcm_mainGMEM_qq4_code4_table_0 & interInv_adpcm_mainGMEM_qq4_code4_table_0 -> interAnd_adpcm_mainGMEM_qq4_code4_table_0;
    adpcm_mainresetGMEM_accumc_in_2 -> adpcm_main_I0_GMEM_accumc_faked_2;
    adpcm_mainencodeGMEM_tqmf_in_2 -> adpcm_main_I10_GMEM_tqmf_faked_2;
    adpcm_mainencodeGMEM_tqmf_USE -> adpcm_main_I10_GMEM_tqmf_faked_0_USE;
    adpcm_mainencodefiltez_PP1_USE -> adpcm_main_I10_filtez_PP1_faked_0_USE;
    adpcm_main_I10_filtez_PP1_faked_0_USE -> *;
    adpcm_mainencodeGMEM_tqmf_in_0 -> adpcm_main_I10_GMEM_tqmf_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_tqmf_0 ^ loopBbSelectMerge_adpcm_mainGMEM_tqmf_0 -> loopXor_adpcm_mainGMEM_tqmf_0;
    interStateMerge_adpcm_mainGMEM_dec_del_dltx_0 & interInv_adpcm_mainGMEM_dec_del_dltx_0 -> interAnd_adpcm_mainGMEM_dec_del_dltx_0;
    adpcm_maindecodeGMEM_wh_code_table_USE -> adpcm_main_I24_GMEM_wh_code_table_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_rlt2_0_R -> adpcm_main_I10_GMEM_rlt2_faked_;
    adpcm_main_I24_upzero_faked_upzero_PP1_faked_0_USE -> adpcm_maindecodeupzeroupzero_PP1_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ilb_table_0 | loopInit_adpcm_mainGMEM_ilb_table_0 -> loopOr_adpcm_mainGMEM_ilb_table_0;
    interArgMerge_adpcm_mainGMEM_dec_del_dhx_0_0 -> adpcm_mainGMEM_dec_del_dhx_in_0;
    interArgMerge_adpcm_mainGMEM_dec_del_dhx_1_0 -> adpcm_mainGMEM_dec_del_dhx_in_1;
    loopCondSelectMerge_adpcm_mainGMEM_detl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_detl_0 -> loopXor_adpcm_mainGMEM_detl_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_sl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_sl_0 -> loopXor_adpcm_mainGMEM_dec_sl_0;
    interArgMerge_adpcm_mainGMEM_dec_del_dhx_2_0 -> adpcm_mainGMEM_dec_del_dhx_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_xout2_0 | loopInit_adpcm_mainGMEM_xout2_0 -> loopOr_adpcm_mainGMEM_xout2_0;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_L -> adpcm_main_I10_filtez_faked_filtez_PP1_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_ilb_table_1 | loopInit_adpcm_mainGMEM_ilb_table_1 -> loopOr_adpcm_mainGMEM_ilb_table_1;
    interOutSplit_adpcm_mainGMEM_delay_dhx_0_R -> adpcm_main_I10_GMEM_delay_dhx_faked_;
    interOutSplit_adpcm_mainGMEM_dec_del_dhx_0_L -> adpcm_main_I0_GMEM_dec_del_dhx_faked_;
    interArgMerge_adpcm_mainGMEM_ih_1_0 -> adpcm_mainGMEM_ih_in_1;
    interArgMerge_adpcm_mainGMEM_ih_0_0 -> adpcm_mainGMEM_ih_in_0;
    interArgMerge_adpcm_mainGMEM_ih_2_0 -> adpcm_mainGMEM_ih_in_2;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_1_0_L -> adpcm_main_I10_filtez_faked_filtez_PP1_faked_1;
    adpcm_main_I24_filtez_PP0_faked_ -> adpcm_maindecodefiltez_PP0_out;
    interStateMerge_adpcm_mainGMEM_wh_code_table_0 & interInv_adpcm_mainGMEM_wh_code_table_0 -> interAnd_adpcm_mainGMEM_wh_code_table_0;
    adpcm_main_I10_GMEM_sl_faked_ -> adpcm_mainencodeGMEM_sl_out;
    loopCondSelectMerge_adpcm_mainGMEM_sl_0 | loopInit_adpcm_mainGMEM_sl_0 -> loopOr_adpcm_mainGMEM_sl_0;
    adpcm_main_I10_GMEM_rlt2_faked_ -> adpcm_mainencodeGMEM_rlt2_out;
    loopBbSelectSplit_adpcm_mainGMEM_dec_plt_0_R -> adpcm_mainGMEM_dec_plt_USE;
    adpcm_mainresetGMEM_plt1_USE -> adpcm_main_I0_GMEM_plt1_faked_0_USE;
    adpcm_maindecodeGMEM_dec_del_bph_in_0 -> adpcm_main_I24_GMEM_dec_del_bph_faked_0;
    adpcm_maindecodeGMEM_dec_del_bph_in_1 -> adpcm_main_I24_GMEM_dec_del_bph_faked_1;
    adpcm_maindecodeGMEM_dec_del_bph_in_2 -> adpcm_main_I24_GMEM_dec_del_bph_faked_2;
    interOutSplit_adpcm_mainGMEM_accumd_0_R -> adpcm_main_I24_GMEM_accumd_faked_;
    adpcm_mainencodeupzero_USE -> adpcm_main_I10_upzero_faked_0_USE;
    loopBbSelectSplit_adpcm_mainGMEM_xl_0_R -> adpcm_mainGMEM_xl_USE;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_2_0_L -> adpcm_main_I10_filtez_faked_filtez_PP1_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_tqmf_0 | loopInit_adpcm_mainGMEM_tqmf_0 -> loopOr_adpcm_mainGMEM_tqmf_0;
    adpcm_maindecodeGMEM_dec_ph_USE -> adpcm_main_I24_GMEM_dec_ph_faked_0_USE;
    adpcm_main_I10_GMEM_dh_faked_0 -> adpcm_mainGMEM_dh_in_0;
    loopCondSelectMerge_adpcm_mainGMEM_detl_0 | loopInit_adpcm_mainGMEM_detl_0 -> loopOr_adpcm_mainGMEM_detl_0;
    loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_0 | loopInit_adpcm_mainGMEM_qq4_code4_table_0 -> loopOr_adpcm_mainGMEM_qq4_code4_table_0;
    adpcm_main_I10_GMEM_dh_faked_1 -> adpcm_mainGMEM_dh_in_1;
    adpcm_main_I10_GMEM_dh_faked_2 -> adpcm_mainGMEM_dh_in_2;
    adpcm_main_I24_GMEM_xd_faked_ -> adpcm_maindecodeGMEM_xd_out;
    loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_1 | loopInit_adpcm_mainGMEM_qq4_code4_table_1 -> loopOr_adpcm_mainGMEM_qq4_code4_table_1;
    adpcm_main_I24_GMEM_dec_rlt_faked_ -> adpcm_maindecodeGMEM_dec_rlt_out;
    adpcm_mainencodeGMEM_yh_in_2 -> adpcm_main_I10_GMEM_yh_faked_2;
    adpcm_mainencodeGMEM_yh_in_0 -> adpcm_main_I10_GMEM_yh_faked_0;
    adpcm_mainencodeGMEM_yh_in_1 -> adpcm_main_I10_GMEM_yh_faked_1;
    loopBbSelectSplit_adpcm_mainGMEM_rlt_0_R -> adpcm_mainGMEM_rlt_USE;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_R -> adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_0;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_1_0_R -> adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_1;
    adpcm_mainresetGMEM_dec_del_dhx_in_0 -> adpcm_main_I0_GMEM_dec_del_dhx_faked_0;
    interOutSplit_adpcm_mainGMEM_dec_ph1_0_L -> adpcm_main_I0_GMEM_dec_ph1_faked_;
    adpcm_mainresetGMEM_dec_del_dhx_in_2 -> adpcm_main_I0_GMEM_dec_del_dhx_faked_2;
    adpcm_mainencodeGMEM_delay_dhx_in_2 -> adpcm_main_I10_GMEM_delay_dhx_faked_2;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_2_0_R -> adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_2;
    adpcm_mainresetGMEM_dec_del_dhx_in_1 -> adpcm_main_I0_GMEM_dec_del_dhx_faked_1;
    adpcm_maindecodeGMEM_xs_USE -> adpcm_main_I24_GMEM_xs_faked_0_USE;
    interFinalSplit_adpcm_mainGMEM_wh_code_table_0_L -> adpcm_mainGMEM_wh_code_table_USE;
    adpcm_mainencodeGMEM_delay_dhx_in_0 -> adpcm_main_I10_GMEM_delay_dhx_faked_0;
    adpcm_maindecodeuppol2_in_0 -> adpcm_main_I24_uppol2_faked_0;
    adpcm_maindecodeuppol2_in_1 -> adpcm_main_I24_uppol2_faked_1;
    adpcm_maindecodeuppol2_in_2 -> adpcm_main_I24_uppol2_faked_2;
    adpcm_maindecodeuppol2_in_3 -> adpcm_main_I24_uppol2_faked_3;
    adpcm_maindecodeuppol2_in_4 -> adpcm_main_I24_uppol2_faked_4;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_bph_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_del_bph_0 -> loopXor_adpcm_mainGMEM_dec_del_bph_0;
    loopCondSelectMerge_adpcm_mainGMEM_delay_dhx_0 | loopInit_adpcm_mainGMEM_delay_dhx_0 -> loopOr_adpcm_mainGMEM_delay_dhx_0;
    adpcm_maindecodeGMEM_dec_szl_in_1 -> adpcm_main_I24_GMEM_dec_szl_faked_1;
    adpcm_maindecodeGMEM_dec_szl_in_0 -> adpcm_main_I24_GMEM_dec_szl_faked_0;
    adpcm_maindecodeGMEM_dec_szl_in_2 -> adpcm_main_I24_GMEM_dec_szl_faked_2;
    adpcm_mainencodeGMEM_delay_dhx_in_1 -> adpcm_main_I10_GMEM_delay_dhx_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_dec_plt_0 | loopInit_adpcm_mainGMEM_dec_plt_0 -> loopOr_adpcm_mainGMEM_dec_plt_0;
    adpcm_mainresetGMEM_dec_al1_in_0 -> adpcm_main_I0_GMEM_dec_al1_faked_0;
    adpcm_mainresetGMEM_ph1_in_0 -> adpcm_main_I0_GMEM_ph1_faked_0;
    adpcm_mainresetGMEM_dec_al1_in_1 -> adpcm_main_I0_GMEM_dec_al1_faked_1;
    adpcm_mainresetGMEM_dec_al1_in_2 -> adpcm_main_I0_GMEM_dec_al1_faked_2;
    adpcm_mainresetGMEM_dec_al1_USE -> adpcm_main_I0_GMEM_dec_al1_faked_0_USE;
    adpcm_mainresetGMEM_ph1_USE -> adpcm_main_I0_GMEM_ph1_faked_0_USE;
    adpcm_mainresetGMEM_ph1_in_1 -> adpcm_main_I0_GMEM_ph1_faked_1;
    adpcm_mainresetGMEM_ph1_in_2 -> adpcm_main_I0_GMEM_ph1_faked_2;
    adpcm_main_I24_GMEM_rl_faked_ -> adpcm_maindecodeGMEM_rl_out;
    adpcm_mainGMEM_rh_out -> adpcm_main_I24_GMEM_rh_faked_;
    interOutSplit_adpcm_mainGMEM_plt1_0_R -> adpcm_main_I10_GMEM_plt1_faked_;
    adpcm_main_I0_GMEM_accumc_faked_ -> adpcm_mainresetGMEM_accumc_out;
    loopCondSelectMerge_adpcm_mainGMEM_al2_0 | loopInit_adpcm_mainGMEM_al2_0 -> loopOr_adpcm_mainGMEM_al2_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_nbh_0 | loopInit_adpcm_mainGMEM_dec_nbh_0 -> loopOr_adpcm_mainGMEM_dec_nbh_0;
    adpcm_mainGMEM_xl_out -> adpcm_main_I10_GMEM_xl_faked_;
    interStateMerge_adpcm_mainGMEM_ih_0 & interInv_adpcm_mainGMEM_ih_0 -> interAnd_adpcm_mainGMEM_ih_0;
    adpcm_maindecodefiltezfiltez_PP0_out -> adpcm_main_I24_filtez_faked_filtez_PP0_faked_;
    adpcm_maindecodeGMEM_dec_spl_USE -> adpcm_main_I24_GMEM_dec_spl_faked_0_USE;
    adpcm_main_I24_GMEM_dec_plt_faked_0 -> adpcm_mainGMEM_dec_plt_in_0;
    adpcm_main_I24_GMEM_dec_plt_faked_1 -> adpcm_mainGMEM_dec_plt_in_1;
    adpcm_main_I24_GMEM_dec_plt_faked_2 -> adpcm_mainGMEM_dec_plt_in_2;
    adpcm_main_I0_GMEM_dec_al2_faked_ -> adpcm_mainresetGMEM_dec_al2_out;
    adpcm_mainresetGMEM_dec_nbh_in_2 -> adpcm_main_I0_GMEM_dec_nbh_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_bpl_0 | loopInit_adpcm_mainGMEM_dec_del_bpl_0 -> loopOr_adpcm_mainGMEM_dec_del_bpl_0;
    adpcm_mainresetGMEM_dec_nbh_in_1 -> adpcm_main_I0_GMEM_dec_nbh_faked_1;
    adpcm_mainresetGMEM_tqmf_USE -> adpcm_main_I0_GMEM_tqmf_faked_0_USE;
    adpcm_mainresetGMEM_dec_nbh_in_0 -> adpcm_main_I0_GMEM_dec_nbh_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_sh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_sh_0 -> loopXor_adpcm_mainGMEM_sh_0;
    interOutSplit_adpcm_mainGMEM_delay_dhx_0_L -> adpcm_main_I0_GMEM_delay_dhx_faked_;
    adpcm_main_I10_filtep_faked_ -> adpcm_mainencodefiltep_out;
    adpcm_main_I24_GMEM_ih_faked_ -> adpcm_maindecodeGMEM_ih_out;
    adpcm_mainresetGMEM_accumd_in_0 -> adpcm_main_I0_GMEM_accumd_faked_0;
    adpcm_mainresetGMEM_accumd_in_1 -> adpcm_main_I0_GMEM_accumd_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_sph_0 | loopInit_adpcm_mainGMEM_sph_0 -> loopOr_adpcm_mainGMEM_sph_0;
    loopBbSelectSplit_adpcm_mainGMEM_dec_sl_0_R -> adpcm_mainGMEM_dec_sl_USE;
    adpcm_mainencodeGMEM_plt_USE -> adpcm_main_I10_GMEM_plt_faked_0_USE;
    adpcm_main_I0_GMEM_tqmf_faked_ -> adpcm_mainresetGMEM_tqmf_out;
    adpcm_mainresetGMEM_accumd_in_2 -> adpcm_main_I0_GMEM_accumd_faked_2;
    adpcm_main_I24_GMEM_dec_nbh_faked_ -> adpcm_maindecodeGMEM_dec_nbh_out;
    interOutSplit_adpcm_mainGMEM_ah1_0_R -> adpcm_main_I10_GMEM_ah1_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_test_data_0 | loopInit_adpcm_mainGMEM_test_data_0 -> loopOr_adpcm_mainGMEM_test_data_0;
    adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_0_USE -> adpcm_maindecodescalelGMEM_ilb_table_USE;
    interFinalSplit_adpcm_mainGMEM_nbh_0_L -> adpcm_mainGMEM_nbh_USE;
    adpcm_maindecodeGMEM_dec_szl_USE -> adpcm_main_I24_GMEM_dec_szl_faked_0_USE;
    interArgMerge_adpcm_mainGMEM_deth_0_0 -> adpcm_mainGMEM_deth_in_0;
    interArgMerge_adpcm_mainGMEM_deth_1_0 -> adpcm_mainGMEM_deth_in_1;
    interArgMerge_adpcm_mainGMEM_deth_2_0 -> adpcm_mainGMEM_deth_in_2;
    adpcm_maindecodeGMEM_h_USE -> adpcm_main_I24_GMEM_h_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_dec_deth_0 & interInv_adpcm_mainGMEM_dec_deth_0 -> interAnd_adpcm_mainGMEM_dec_deth_0;
    adpcm_mainresetGMEM_delay_bph_USE -> adpcm_main_I0_GMEM_delay_bph_faked_0_USE;
    adpcm_main_I24_GMEM_xout1_faked_ -> adpcm_maindecodeGMEM_xout1_out;
    interArgMerge_adpcm_mainGMEM_tqmf_0_0 -> adpcm_mainGMEM_tqmf_in_0;
    interArgMerge_adpcm_mainGMEM_tqmf_1_0 -> adpcm_mainGMEM_tqmf_in_1;
    interArgMerge_adpcm_mainGMEM_tqmf_2_0 -> adpcm_mainGMEM_tqmf_in_2;
    adpcm_main_I0_GMEM_dec_del_dhx_faked_ -> adpcm_mainresetGMEM_dec_del_dhx_out;
    adpcm_mainencodeGMEM_spl_in_0 -> adpcm_main_I10_GMEM_spl_faked_0;
    adpcm_mainencodeGMEM_spl_in_1 -> adpcm_main_I10_GMEM_spl_faked_1;
    adpcm_mainGMEM_dec_rlt_out -> adpcm_main_I24_GMEM_dec_rlt_faked_;
    adpcm_mainencodeGMEM_spl_in_2 -> adpcm_main_I10_GMEM_spl_faked_2;
    adpcm_main_I0_GMEM_rlt1_faked_ -> adpcm_mainresetGMEM_rlt1_out;
    loopCondSelectMerge_adpcm_mainGMEM_delay_bph_0 ^ loopBbSelectMerge_adpcm_mainGMEM_delay_bph_0 -> loopXor_adpcm_mainGMEM_delay_bph_0;
    adpcm_maindecodeGMEM_dec_ph1_in_0 -> adpcm_main_I24_GMEM_dec_ph1_faked_0;
    adpcm_maindecodeGMEM_dec_ph1_in_1 -> adpcm_main_I24_GMEM_dec_ph1_faked_1;
    adpcm_maindecodeGMEM_dec_ph1_in_2 -> adpcm_main_I24_GMEM_dec_ph1_faked_2;
    adpcm_maindecodeGMEM_dec_sph_in_0 -> adpcm_main_I24_GMEM_dec_sph_faked_0;
    adpcm_maindecodeGMEM_dec_sph_in_1 -> adpcm_main_I24_GMEM_dec_sph_faked_1;
    adpcm_maindecodeGMEM_dec_sph_in_2 -> adpcm_main_I24_GMEM_dec_sph_faked_2;
    adpcm_mainencodeGMEM_quant26bt_neg_in_0 -> adpcm_main_I10_GMEM_quant26bt_neg_faked_0;
    adpcm_mainencodeGMEM_quant26bt_neg_in_1 -> adpcm_main_I10_GMEM_quant26bt_neg_faked_1;
    adpcm_mainencodeGMEM_quant26bt_neg_in_2 -> adpcm_main_I10_GMEM_quant26bt_neg_faked_2;
    adpcm_mainresetGMEM_tqmf_in_0 -> adpcm_main_I0_GMEM_tqmf_faked_0;
    adpcm_mainresetGMEM_tqmf_in_1 -> adpcm_main_I0_GMEM_tqmf_faked_1;
    adpcm_mainresetGMEM_tqmf_in_2 -> adpcm_main_I0_GMEM_tqmf_faked_2;
    interOutSplit_adpcm_mainuppol2_0_L -> adpcm_main_I10_uppol2_faked_;
    adpcm_main_I10_uppol1_faked_ -> adpcm_mainencodeuppol1_out;
    adpcm_main_I24_GMEM_ilr_faked_ -> adpcm_maindecodeGMEM_ilr_out;
    interFinalSplit_adpcm_mainGMEM_detl_0_L -> adpcm_mainGMEM_detl_USE;
    adpcm_maindecodeGMEM_qq2_code2_table_USE -> adpcm_main_I24_GMEM_qq2_code2_table_faked_0_USE;
    adpcm_main_I0_GMEM_delay_dhx_faked_ -> adpcm_mainresetGMEM_delay_dhx_out;
    loopCondSelectMerge_adpcm_mainGMEM_dec_plt2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_plt2_0 -> loopXor_adpcm_mainGMEM_dec_plt2_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_sh_0 | loopInit_adpcm_mainGMEM_dec_sh_0 -> loopOr_adpcm_mainGMEM_dec_sh_0;
    adpcm_maindecodeGMEM_dec_deth_USE -> adpcm_main_I24_GMEM_dec_deth_faked_0_USE;
    adpcm_mainGMEM_dec_dlt_out -> adpcm_main_I24_GMEM_dec_dlt_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_plt1_0 | loopInit_adpcm_mainGMEM_dec_plt1_0 -> loopOr_adpcm_mainGMEM_dec_plt1_0;
    adpcm_mainresetGMEM_dec_plt1_USE -> adpcm_main_I0_GMEM_dec_plt1_faked_0_USE;
    interArgMerge_adpcm_mainupzero_1_0 -> adpcm_mainupzero_in_1;
    interArgMerge_adpcm_mainupzero_2_0 -> adpcm_mainupzero_in_2;
    interArgMerge_adpcm_mainupzero_0_0 -> adpcm_mainupzero_in_0;
    adpcm_main_I10_GMEM_delay_dltx_faked_ -> adpcm_mainencodeGMEM_delay_dltx_out;
    adpcm_maindecodeGMEM_wh_code_table_in_0 -> adpcm_main_I24_GMEM_wh_code_table_faked_0;
    adpcm_maindecodeGMEM_wh_code_table_in_1 -> adpcm_main_I24_GMEM_wh_code_table_faked_1;
    adpcm_maindecodeGMEM_wh_code_table_in_2 -> adpcm_main_I24_GMEM_wh_code_table_faked_2;
    adpcm_mainencodeuppol2_USE -> adpcm_main_I10_uppol2_faked_0_USE;
    adpcm_mainencodelogschGMEM_wh_code_table_out -> adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_bpl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_del_bpl_0 -> loopXor_adpcm_mainGMEM_dec_del_bpl_0;
    Merge_adpcm_main_I19_ | const_adpcm_main_1_3_ -> adpcm_main_I30_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rlt_0 | loopInit_adpcm_mainGMEM_dec_rlt_0 -> loopOr_adpcm_mainGMEM_dec_rlt_0;
    adpcm_mainresetGMEM_dec_al2_in_0 -> adpcm_main_I0_GMEM_dec_al2_faked_0;
    adpcm_mainresetGMEM_dec_al2_in_1 -> adpcm_main_I0_GMEM_dec_al2_faked_1;
    interArgMerge_adpcm_mainGMEM_ph2_0_0 -> adpcm_mainGMEM_ph2_in_0;
    interArgMerge_adpcm_mainGMEM_ph2_1_0 -> adpcm_mainGMEM_ph2_in_1;
    interArgMerge_adpcm_mainGMEM_ph2_2_0 -> adpcm_mainGMEM_ph2_in_2;
    adpcm_mainresetGMEM_dec_al2_in_2 -> adpcm_main_I0_GMEM_dec_al2_faked_2;
    interFinalSplit_adpcm_mainGMEM_rlt2_0_L -> adpcm_mainGMEM_rlt2_USE;
    interArgMerge_adpcm_mainscalel_0_0 -> adpcm_mainscalel_in_0;
    interArgMerge_adpcm_mainscalel_1_0 -> adpcm_mainscalel_in_1;
    interOutSplit_adpcm_mainGMEM_il_0_L -> adpcm_main_I10_GMEM_il_faked_;
    loopBbSelectSplit_adpcm_mainGMEM_dh_0_R -> adpcm_mainGMEM_dh_USE;
    adpcm_mainresetGMEM_ph2_in_0 -> adpcm_main_I0_GMEM_ph2_faked_0;
    intraStateMerge_adpcm_mainGMEM_result_0 & intraInv_adpcm_mainGMEM_result_0 -> intraAnd_adpcm_mainGMEM_result_0;
    adpcm_main_I24_GMEM_wl_code_table_faked_ -> adpcm_maindecodeGMEM_wl_code_table_out;
    adpcm_mainresetGMEM_ph2_in_1 -> adpcm_main_I0_GMEM_ph2_faked_1;
    adpcm_mainresetGMEM_ph2_in_2 -> adpcm_main_I0_GMEM_ph2_faked_2;
    adpcm_maindecodeGMEM_accumd_USE -> adpcm_main_I24_GMEM_accumd_faked_0_USE;
    adpcm_main_I30_ -> adpcm_main_I31_;
    interArgMerge_adpcm_mainGMEM_wl_code_table_1_0 -> adpcm_mainGMEM_wl_code_table_in_1;
    interArgMerge_adpcm_mainGMEM_wl_code_table_2_0 -> adpcm_mainGMEM_wl_code_table_in_2;
    interArgMerge_adpcm_mainGMEM_wl_code_table_0_0 -> adpcm_mainGMEM_wl_code_table_in_0;
    adpcm_main_I24_GMEM_dec_plt2_faked_ -> adpcm_maindecodeGMEM_dec_plt2_out;
    loopBbSelectSplit_adpcm_mainGMEM_test_data_0_R -> adpcm_mainGMEM_test_data_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_nbl_0 | loopInit_adpcm_mainGMEM_dec_nbl_0 -> loopOr_adpcm_mainGMEM_dec_nbl_0;
    loopCondSelectMerge_adpcm_mainGMEM_plt_0 ^ loopBbSelectMerge_adpcm_mainGMEM_plt_0 -> loopXor_adpcm_mainGMEM_plt_0;
    adpcm_main_I24_logsch_faked_ -> adpcm_maindecodelogsch_out;
    interStateMerge_adpcm_mainGMEM_il_0 & interInv_adpcm_mainGMEM_il_0 -> interAnd_adpcm_mainGMEM_il_0;
    interOutSplit_adpcm_mainGMEM_delay_dltx_0_L -> adpcm_main_I0_GMEM_delay_dltx_faked_;
    interStateMerge_adpcm_mainGMEM_nbh_0 & interInv_adpcm_mainGMEM_nbh_0 -> interAnd_adpcm_mainGMEM_nbh_0;
    adpcm_mainresetGMEM_ah1_in_0 -> adpcm_main_I0_GMEM_ah1_faked_0;
    adpcm_mainresetGMEM_ah1_in_1 -> adpcm_main_I0_GMEM_ah1_faked_1;
    adpcm_mainresetGMEM_ah1_in_2 -> adpcm_main_I0_GMEM_ah1_faked_2;
    adpcm_maindecodeGMEM_dec_del_dhx_in_1 -> adpcm_main_I24_GMEM_dec_del_dhx_faked_1;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_L -> adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_0;
    adpcm_maindecodeGMEM_dec_del_dhx_in_0 -> adpcm_main_I24_GMEM_dec_del_dhx_faked_0;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_2_0_L -> adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_2;
    adpcm_maindecodeGMEM_dec_del_dhx_in_2 -> adpcm_main_I24_GMEM_dec_del_dhx_faked_2;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_1_0_L -> adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_dhx_0 | loopInit_adpcm_mainGMEM_dec_del_dhx_0 -> loopOr_adpcm_mainGMEM_dec_del_dhx_0;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_R -> adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_eh_0 | loopInit_adpcm_mainGMEM_eh_0 -> loopOr_adpcm_mainGMEM_eh_0;
    loopCondSelectMerge_adpcm_mainGMEM_nbh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_nbh_0 -> loopXor_adpcm_mainGMEM_nbh_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_dltx_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_del_dltx_0 -> loopXor_adpcm_mainGMEM_dec_del_dltx_0;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_1_0_R -> adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_1;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_2_0_R -> adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_sl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_sl_0 -> loopXor_adpcm_mainGMEM_sl_0;
    adpcm_mainresetGMEM_dec_ph2_USE -> adpcm_main_I0_GMEM_dec_ph2_faked_0_USE;
    adpcm_main_I24_GMEM_dec_szl_faked_ -> adpcm_maindecodeGMEM_dec_szl_out;
    interStateMerge_adpcm_mainupzero_0 & interInv_adpcm_mainupzero_0 -> interAnd_adpcm_mainupzero_0;
    adpcm_maindecodeGMEM_xd_USE -> adpcm_main_I24_GMEM_xd_faked_0_USE;
    loopBbSelectSplit_adpcm_mainGMEM_szl_0_R -> adpcm_mainGMEM_szl_USE;
    adpcm_main_I10_GMEM_yh_faked_ -> adpcm_mainencodeGMEM_yh_out;
    adpcm_main_I10_GMEM_xl_faked_0 -> adpcm_mainGMEM_xl_in_0;
    interOutSplit_adpcm_mainGMEM_ph1_0_R -> adpcm_main_I10_GMEM_ph1_faked_;
    adpcm_main_I10_GMEM_xl_faked_1 -> adpcm_mainGMEM_xl_in_1;
    adpcm_main_I10_GMEM_xl_faked_2 -> adpcm_mainGMEM_xl_in_2;
    adpcm_maindecodeGMEM_dec_al1_USE -> adpcm_main_I24_GMEM_dec_al1_faked_0_USE;
    adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_0_USE -> adpcm_maindecodelogschGMEM_wh_code_table_USE;
    interFinalSplit_adpcm_mainGMEM_dec_deth_0_L -> adpcm_mainGMEM_dec_deth_USE;
    adpcm_mainencodeGMEM_wl_code_table_in_0 -> adpcm_main_I10_GMEM_wl_code_table_faked_0;
    adpcm_mainencodeGMEM_wl_code_table_in_1 -> adpcm_main_I10_GMEM_wl_code_table_faked_1;
    adpcm_mainencodeGMEM_wl_code_table_in_2 -> adpcm_main_I10_GMEM_wl_code_table_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_spl_0 | loopInit_adpcm_mainGMEM_spl_0 -> loopOr_adpcm_mainGMEM_spl_0;
    interFinalSplit_adpcm_mainGMEM_dec_plt1_0_L -> adpcm_mainGMEM_dec_plt1_USE;
    interOutSplit_adpcm_mainlogsch_0_L -> adpcm_main_I10_logsch_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ph1_0 | loopInit_adpcm_mainGMEM_dec_ph1_0 -> loopOr_adpcm_mainGMEM_dec_ph1_0;
    intraArgMerge_adpcm_mainGMEM_test_data_0_0 -> adpcm_mainGMEM_test_data_in_0;
    intraArgMerge_adpcm_mainGMEM_test_data_1_0 -> adpcm_mainGMEM_test_data_in_1;
    intraArgMerge_adpcm_mainGMEM_test_data_2_0 -> adpcm_mainGMEM_test_data_in_2;
    adpcm_mainencodescalel_in_1 -> adpcm_main_I10_scalel_faked_1;
    adpcm_maindecodeupzero_PP1_in_0 -> adpcm_main_I24_upzero_PP1_faked_0;
    adpcm_main_I24_upzero_PP1_faked_0 -> *;
    adpcm_maindecodeupzero_PP1_in_1 -> adpcm_main_I24_upzero_PP1_faked_1;
    adpcm_main_I24_upzero_PP1_faked_1 -> *;
    adpcm_maindecodeupzero_PP1_in_2 -> adpcm_main_I24_upzero_PP1_faked_2;
    adpcm_main_I24_upzero_PP1_faked_2 -> *;
    Merge_adpcm_main_I19_ + const_adpcm_main_2_1_ -> adpcm_main_I34_;
    adpcm_mainencodescalel_in_0 -> adpcm_main_I10_scalel_faked_0;
    adpcm_mainencodefiltezfiltez_PP1_out -> adpcm_main_I10_filtez_faked_filtez_PP1_faked_;
    interOutSplit_adpcm_mainscalel_0_L -> adpcm_main_I10_scalel_faked_;
    adpcm_maindecodeupzero_PP2_USE -> adpcm_main_I24_upzero_PP2_faked_0_USE;
    adpcm_main_I24_upzero_PP2_faked_0_USE -> *;
    interStateMerge_adpcm_mainGMEM_dec_detl_0 & interInv_adpcm_mainGMEM_dec_detl_0 -> interAnd_adpcm_mainGMEM_dec_detl_0;
    adpcm_main_I10_GMEM_sl_faked_0 -> adpcm_mainGMEM_sl_in_0;
    adpcm_main_I10_GMEM_sl_faked_1 -> adpcm_mainGMEM_sl_in_1;
    adpcm_main_I10_GMEM_sl_faked_2 -> adpcm_mainGMEM_sl_in_2;
    int(adpcm_main_I34_ < const_adpcm_main_100_1_) -> adpcm_main_I35_;
    adpcm_maindecodeGMEM_dec_ph2_in_0 -> adpcm_main_I24_GMEM_dec_ph2_faked_0;
    adpcm_maindecodeGMEM_dec_ph2_in_1 -> adpcm_main_I24_GMEM_dec_ph2_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_delay_bpl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_delay_bpl_0 -> loopXor_adpcm_mainGMEM_delay_bpl_0;
    adpcm_maindecodeGMEM_dec_ph2_in_2 -> adpcm_main_I24_GMEM_dec_ph2_faked_2;
    adpcm_mainencodeGMEM_decis_levl_in_1 -> adpcm_main_I10_GMEM_decis_levl_faked_1;
    adpcm_mainencodeGMEM_decis_levl_in_2 -> adpcm_main_I10_GMEM_decis_levl_faked_2;
    adpcm_mainencodeGMEM_decis_levl_in_0 -> adpcm_main_I10_GMEM_decis_levl_faked_0;
    interArgMerge_adpcm_mainGMEM_dec_del_bph_0_0 -> adpcm_mainGMEM_dec_del_bph_in_0;
    interArgMerge_adpcm_mainGMEM_dec_del_bph_1_0 -> adpcm_mainGMEM_dec_del_bph_in_1;
    interArgMerge_adpcm_mainGMEM_dec_del_bph_2_0 -> adpcm_mainGMEM_dec_del_bph_in_2;
    interArgMerge_adpcm_mainfiltezfiltez_PP1_0 -> adpcm_mainfiltezfiltez_PP1_out;
    adpcm_main_I0_GMEM_ph1_faked_ -> adpcm_mainresetGMEM_ph1_out;
    adpcm_mainresetGMEM_ah1_USE -> adpcm_main_I0_GMEM_ah1_faked_0_USE;
    adpcm_mainencodeGMEM_il_in_0 -> adpcm_main_I10_GMEM_il_faked_0;
    adpcm_mainencodeGMEM_il_in_1 -> adpcm_main_I10_GMEM_il_faked_1;
    adpcm_mainencodeGMEM_il_in_2 -> adpcm_main_I10_GMEM_il_faked_2;
    adpcm_main_I10_GMEM_wl_code_table_faked_ -> adpcm_mainencodeGMEM_wl_code_table_out;
    adpcm_mainresetGMEM_al2_USE -> adpcm_main_I0_GMEM_al2_faked_0_USE;
    adpcm_mainencodeGMEM_el_USE -> adpcm_main_I10_GMEM_el_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_sl_0 | loopInit_adpcm_mainGMEM_dec_sl_0 -> loopOr_adpcm_mainGMEM_dec_sl_0;
    adpcm_main_I10_upzero_PP1_faked_ -> adpcm_mainencodeupzero_PP1_out;
    adpcm_maindecodeGMEM_dec_ah1_in_0 -> adpcm_main_I24_GMEM_dec_ah1_faked_0;
    interStateMerge_adpcm_mainGMEM_dec_del_bph_0 & interInv_adpcm_mainGMEM_dec_del_bph_0 -> interAnd_adpcm_mainGMEM_dec_del_bph_0;
    adpcm_maindecodeGMEM_dec_ah1_in_1 -> adpcm_main_I24_GMEM_dec_ah1_faked_1;
    adpcm_maindecodeGMEM_dec_ah1_in_2 -> adpcm_main_I24_GMEM_dec_ah1_faked_2;
    interOutSplit_adpcm_mainlogscl_0_R -> adpcm_main_I24_logscl_faked_;
    interArgMerge_adpcm_mainGMEM_dec_ah1_1_0 -> adpcm_mainGMEM_dec_ah1_in_1;
    interStateMerge_adpcm_mainGMEM_qq2_code2_table_0 & interInv_adpcm_mainGMEM_qq2_code2_table_0 -> interAnd_adpcm_mainGMEM_qq2_code2_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_accumc_0 ^ loopBbSelectMerge_adpcm_mainGMEM_accumc_0 -> loopXor_adpcm_mainGMEM_accumc_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_ah1_0 | loopInit_adpcm_mainGMEM_dec_ah1_0 -> loopOr_adpcm_mainGMEM_dec_ah1_0;
    interArgMerge_adpcm_mainGMEM_dec_ah1_0_0 -> adpcm_mainGMEM_dec_ah1_in_0;
    interArgMerge_adpcm_mainGMEM_dec_nbl_2_0 -> adpcm_mainGMEM_dec_nbl_in_2;
    interArgMerge_adpcm_mainGMEM_dec_ah1_2_0 -> adpcm_mainGMEM_dec_ah1_in_2;
    interArgMerge_adpcm_mainGMEM_dec_nbl_1_0 -> adpcm_mainGMEM_dec_nbl_in_1;
    adpcm_maindecodeGMEM_dec_del_dltx_in_0 -> adpcm_main_I24_GMEM_dec_del_dltx_faked_0;
    adpcm_maindecodeGMEM_dec_del_dltx_in_1 -> adpcm_main_I24_GMEM_dec_del_dltx_faked_1;
    interArgMerge_adpcm_mainGMEM_dec_nbl_0_0 -> adpcm_mainGMEM_dec_nbl_in_0;
    adpcm_maindecodeGMEM_dec_del_dltx_in_2 -> adpcm_main_I24_GMEM_dec_del_dltx_faked_2;
    adpcm_main_I10_GMEM_sph_faked_ -> adpcm_mainencodeGMEM_sph_out;
    interOutSplit_adpcm_mainGMEM_accumc_0_L -> adpcm_main_I0_GMEM_accumc_faked_;
    loopCondSelectMerge_adpcm_mainupzero_0 ^ loopBbSelectMerge_adpcm_mainupzero_0 -> loopXor_adpcm_mainupzero_0;
    loopCondSelectMerge_adpcm_mainupzero_1 ^ loopBbSelectMerge_adpcm_mainupzero_1 -> loopXor_adpcm_mainupzero_1;
    loopCondSelectMerge_adpcm_mainGMEM_xout1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_xout1_0 -> loopXor_adpcm_mainGMEM_xout1_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_del_dhx_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_del_dhx_0 -> loopXor_adpcm_mainGMEM_dec_del_dhx_0;
    adpcm_main_I24_GMEM_accumd_faked_ -> adpcm_maindecodeGMEM_accumd_out;
    interOutSplit_adpcm_mainGMEM_ah1_0_L -> adpcm_main_I0_GMEM_ah1_faked_;
    interStateMerge_adpcm_mainGMEM_delay_bph_0 & interInv_adpcm_mainGMEM_delay_bph_0 -> interAnd_adpcm_mainGMEM_delay_bph_0;
    adpcm_mainresetGMEM_dec_rlt1_in_0 -> adpcm_main_I0_GMEM_dec_rlt1_faked_0;
    adpcm_mainresetGMEM_dec_rlt1_in_1 -> adpcm_main_I0_GMEM_dec_rlt1_faked_1;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rlt2_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_rlt2_0 -> loopXor_adpcm_mainGMEM_dec_rlt2_0;
    adpcm_mainresetGMEM_dec_rlt1_in_2 -> adpcm_main_I0_GMEM_dec_rlt1_faked_2;
    adpcm_maindecodeGMEM_rh_in_1 -> adpcm_main_I24_GMEM_rh_faked_1;
    adpcm_maindecodeGMEM_rh_in_0 -> adpcm_main_I24_GMEM_rh_faked_0;
    adpcm_main_I24_GMEM_dec_del_bph_faked_ -> adpcm_maindecodeGMEM_dec_del_bph_out;
    adpcm_maindecodeGMEM_rh_in_2 -> adpcm_main_I24_GMEM_rh_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rlt1_0 | loopInit_adpcm_mainGMEM_dec_rlt1_0 -> loopOr_adpcm_mainGMEM_dec_rlt1_0;
    interArgMerge_adpcm_mainGMEM_il_0_0 -> adpcm_mainGMEM_il_in_0;
    interArgMerge_adpcm_mainGMEM_il_1_0 -> adpcm_mainGMEM_il_in_1;
    interArgMerge_adpcm_mainGMEM_il_2_0 -> adpcm_mainGMEM_il_in_2;
    adpcm_maindecodefiltez_in_0 -> adpcm_main_I24_filtez_faked_0;
    adpcm_maindecodefiltez_in_1 -> adpcm_main_I24_filtez_faked_1;
    interOutSplit_adpcm_mainGMEM_dec_rh1_0_L -> adpcm_main_I0_GMEM_dec_rh1_faked_;
    adpcm_main_I24_GMEM_dec_ph_faked_0 -> adpcm_mainGMEM_dec_ph_in_0;
    adpcm_main_I24_GMEM_dec_ph_faked_1 -> adpcm_mainGMEM_dec_ph_in_1;
    adpcm_main_I24_GMEM_dec_ph_faked_2 -> adpcm_mainGMEM_dec_ph_in_2;
    adpcm_mainencodeGMEM_dh_USE -> adpcm_main_I10_GMEM_dh_faked_0_USE;
    adpcm_mainencodeGMEM_rh2_USE -> adpcm_main_I10_GMEM_rh2_faked_0_USE;
    interArgMerge_adpcm_mainGMEM_rh1_0_0 -> adpcm_mainGMEM_rh1_in_0;
    interArgMerge_adpcm_mainGMEM_rh1_1_0 -> adpcm_mainGMEM_rh1_in_1;
    interArgMerge_adpcm_mainGMEM_rh1_2_0 -> adpcm_mainGMEM_rh1_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_rlt_0 ^ loopBbSelectMerge_adpcm_mainGMEM_rlt_0 -> loopXor_adpcm_mainGMEM_rlt_0;
    adpcm_mainresetGMEM_ah2_in_0 -> adpcm_main_I0_GMEM_ah2_faked_0;
    adpcm_mainresetGMEM_ah2_in_1 -> adpcm_main_I0_GMEM_ah2_faked_1;
    adpcm_mainresetGMEM_ah2_in_2 -> adpcm_main_I0_GMEM_ah2_faked_2;
    interStateMerge_adpcm_mainGMEM_nbl_0 & interInv_adpcm_mainGMEM_nbl_0 -> interAnd_adpcm_mainGMEM_nbl_0;
    loopCondSelectMerge_adpcm_mainGMEM_rh_0 | loopInit_adpcm_mainGMEM_rh_0 -> loopOr_adpcm_mainGMEM_rh_0;
    interArgMerge_adpcm_mainGMEM_al1_0_0 -> adpcm_mainGMEM_al1_in_0;
    interArgMerge_adpcm_mainGMEM_al1_1_0 -> adpcm_mainGMEM_al1_in_1;
    interArgMerge_adpcm_mainGMEM_al1_2_0 -> adpcm_mainGMEM_al1_in_2;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_USE_R -> adpcm_main_I24_filtez_faked_filtez_PP1_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ilb_table_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ilb_table_0 -> loopXor_adpcm_mainGMEM_ilb_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_ilb_table_1 ^ loopBbSelectMerge_adpcm_mainGMEM_ilb_table_1 -> loopXor_adpcm_mainGMEM_ilb_table_1;
    adpcm_maindecodeGMEM_dec_rlt2_USE -> adpcm_main_I24_GMEM_dec_rlt2_faked_0_USE;
    adpcm_mainencodeGMEM_ih_USE -> adpcm_main_I10_GMEM_ih_faked_0_USE;
    adpcm_mainencodeGMEM_al1_in_0 -> adpcm_main_I10_GMEM_al1_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_0 | loopInit_adpcm_mainGMEM_qq2_code2_table_0 -> loopOr_adpcm_mainGMEM_qq2_code2_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_1 | loopInit_adpcm_mainGMEM_qq2_code2_table_1 -> loopOr_adpcm_mainGMEM_qq2_code2_table_1;
    adpcm_mainencodeGMEM_al1_in_2 -> adpcm_main_I10_GMEM_al1_faked_2;
    adpcm_mainencodeGMEM_al1_in_1 -> adpcm_main_I10_GMEM_al1_faked_1;
    adpcm_mainencodeGMEM_plt1_in_1 -> adpcm_main_I10_GMEM_plt1_faked_1;
    adpcm_main_I24_GMEM_dl_faked_0 -> adpcm_mainGMEM_dl_in_0;
    adpcm_main_I24_GMEM_dl_faked_1 -> adpcm_mainGMEM_dl_in_1;
    adpcm_main_I24_GMEM_dl_faked_2 -> adpcm_mainGMEM_dl_in_2;
    adpcm_mainencodeupzeroupzero_PP1_out -> adpcm_main_I10_upzero_faked_upzero_PP1_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_el_0 | loopInit_adpcm_mainGMEM_el_0 -> loopOr_adpcm_mainGMEM_el_0;
    adpcm_mainencodeGMEM_plt1_in_0 -> adpcm_main_I10_GMEM_plt1_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_nbl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_nbl_0 -> loopXor_adpcm_mainGMEM_nbl_0;
    adpcm_mainresetGMEM_dec_del_bpl_in_0 -> adpcm_main_I0_GMEM_dec_del_bpl_faked_0;
    adpcm_main_I24_GMEM_rh_faked_0 -> adpcm_mainGMEM_rh_in_0;
    adpcm_main_I24_GMEM_rh_faked_1 -> adpcm_mainGMEM_rh_in_1;
    adpcm_main_I24_GMEM_rh_faked_2 -> adpcm_mainGMEM_rh_in_2;
    adpcm_mainresetGMEM_dec_del_bpl_in_2 -> adpcm_main_I0_GMEM_dec_del_bpl_faked_2;
    interStateMerge_adpcm_mainuppol2_0 & interInv_adpcm_mainuppol2_0 -> interAnd_adpcm_mainuppol2_0;
    adpcm_mainresetGMEM_dec_del_bpl_in_1 -> adpcm_main_I0_GMEM_dec_del_bpl_faked_1;
    adpcm_mainencodeGMEM_delay_bpl_in_2 -> adpcm_main_I10_GMEM_delay_bpl_faked_2;
    adpcm_mainencodeGMEM_delay_bpl_in_1 -> adpcm_main_I10_GMEM_delay_bpl_faked_1;
    adpcm_main_I24_GMEM_dec_rlt1_faked_ -> adpcm_maindecodeGMEM_dec_rlt1_out;
    adpcm_mainencodeGMEM_delay_bpl_in_0 -> adpcm_main_I10_GMEM_delay_bpl_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_dlt_0 | loopInit_adpcm_mainGMEM_dlt_0 -> loopOr_adpcm_mainGMEM_dlt_0;
    adpcm_main_I10_filtez_faked_filtez_PP1_faked_0_USE -> adpcm_mainencodefiltezfiltez_PP1_USE;
    adpcm_main_I24_GMEM_il_faked_ -> adpcm_maindecodeGMEM_il_out;
    loopBbSelectSplit_adpcm_mainGMEM_dec_sph_0_R -> adpcm_mainGMEM_dec_sph_USE;
    adpcm_main_I0_GMEM_ah1_faked_ -> adpcm_mainresetGMEM_ah1_out;
    adpcm_mainencodeGMEM_plt1_in_2 -> adpcm_main_I10_GMEM_plt1_faked_2;
    adpcm_mainresetGMEM_accumd_USE -> adpcm_main_I0_GMEM_accumd_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_rh1_0 | loopInit_adpcm_mainGMEM_dec_rh1_0 -> loopOr_adpcm_mainGMEM_dec_rh1_0;
    adpcm_maindecodelogscl_USE -> adpcm_main_I24_logscl_faked_0_USE;
    adpcm_main_I24_GMEM_dec_nbl_faked_ -> adpcm_maindecodeGMEM_dec_nbl_out;
    adpcm_maindecodeupzero_PP2_in_0 -> adpcm_main_I24_upzero_PP2_faked_0;
    adpcm_main_I24_upzero_PP2_faked_0 -> *;
    adpcm_maindecodeupzero_PP2_in_1 -> adpcm_main_I24_upzero_PP2_faked_1;
    adpcm_main_I24_upzero_PP2_faked_1 -> *;
    adpcm_maindecodeupzero_PP2_in_2 -> adpcm_main_I24_upzero_PP2_faked_2;
    adpcm_main_I24_upzero_PP2_faked_2 -> *;
    adpcm_mainencodeGMEM_quant26bt_pos_in_0 -> adpcm_main_I10_GMEM_quant26bt_pos_faked_0;
    interOutSplit_adpcm_mainGMEM_dec_ah1_0_R -> adpcm_main_I24_GMEM_dec_ah1_faked_;
    interStateMerge_adpcm_mainGMEM_ph1_0 & interInv_adpcm_mainGMEM_ph1_0 -> interAnd_adpcm_mainGMEM_ph1_0;
    adpcm_mainencodeGMEM_quant26bt_pos_in_1 -> adpcm_main_I10_GMEM_quant26bt_pos_faked_1;
    adpcm_mainencodeGMEM_quant26bt_pos_in_2 -> adpcm_main_I10_GMEM_quant26bt_pos_faked_2;
    adpcm_main_I24_GMEM_dec_ph2_faked_ -> adpcm_maindecodeGMEM_dec_ph2_out;
    adpcm_mainencodeGMEM_nbh_in_2 -> adpcm_main_I10_GMEM_nbh_faked_2;
    interFinalSplit_adpcm_mainGMEM_nbl_0_L -> adpcm_mainGMEM_nbl_USE;
    adpcm_mainencodeGMEM_nbh_in_0 -> adpcm_main_I10_GMEM_nbh_faked_0;
    adpcm_mainencodeGMEM_nbh_in_1 -> adpcm_main_I10_GMEM_nbh_faked_1;
    adpcm_mainencodeGMEM_quant26bt_pos_USE -> adpcm_main_I10_GMEM_quant26bt_pos_faked_0_USE;
    interFinalSplit_adpcm_mainGMEM_ph2_0_L -> adpcm_mainGMEM_ph2_USE;
    adpcm_mainencodeGMEM_sh_USE -> adpcm_main_I10_GMEM_sh_faked_0_USE;
    adpcm_mainencodeGMEM_nbh_USE -> adpcm_main_I10_GMEM_nbh_faked_0_USE;
    adpcm_maindecodelogsclGMEM_wl_code_table_out -> adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_;
    adpcm_mainGMEM_xd_out -> adpcm_main_I24_GMEM_xd_faked_;
    loopBbSelectSplit_adpcm_mainGMEM_sh_0_R -> adpcm_mainGMEM_sh_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ph1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ph1_0 -> loopXor_adpcm_mainGMEM_ph1_0;
    adpcm_maindecodeGMEM_dec_sl_USE -> adpcm_main_I24_GMEM_dec_sl_faked_0_USE;
    adpcm_main_I24_GMEM_qq6_code6_table_faked_ -> adpcm_maindecodeGMEM_qq6_code6_table_out;
    adpcm_main_I24_filtez_faked_filtez_PP1_faked_0 -> adpcm_maindecodefiltezfiltez_PP1_in_0;
    interArgMerge_adpcm_mainGMEM_accumd_0_0 -> adpcm_mainGMEM_accumd_in_0;
    interArgMerge_adpcm_mainGMEM_accumd_1_0 -> adpcm_mainGMEM_accumd_in_1;
    interArgMerge_adpcm_mainGMEM_accumd_2_0 -> adpcm_mainGMEM_accumd_in_2;
    adpcm_mainencodeGMEM_xl_in_0 -> adpcm_main_I10_GMEM_xl_faked_0;
    loopCondSelectMerge_adpcm_mainGMEM_delay_dhx_0 ^ loopBbSelectMerge_adpcm_mainGMEM_delay_dhx_0 -> loopXor_adpcm_mainGMEM_delay_dhx_0;
    adpcm_maindecodeGMEM_dec_ph2_USE -> adpcm_main_I24_GMEM_dec_ph2_faked_0_USE;
    adpcm_maindecodeGMEM_dec_del_bph_USE -> adpcm_main_I24_GMEM_dec_del_bph_faked_0_USE;
    adpcm_mainencodeGMEM_xl_in_1 -> adpcm_main_I10_GMEM_xl_faked_1;
    interOutSplit_adpcm_mainGMEM_dec_plt2_0_L -> adpcm_main_I0_GMEM_dec_plt2_faked_;
    adpcm_mainencodeGMEM_xh_USE -> adpcm_main_I10_GMEM_xh_faked_0_USE;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_R -> adpcm_main_I24_filtez_faked_filtez_PP0_faked_0;
    adpcm_main_I10_logsch_faked_ -> adpcm_mainencodelogsch_out;
    adpcm_mainencodeGMEM_xl_in_2 -> adpcm_main_I10_GMEM_xl_faked_2;
    adpcm_mainencodeGMEM_deth_USE -> adpcm_main_I10_GMEM_deth_faked_0_USE;
    interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_USE_L -> adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_0_USE;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_1_0_R -> adpcm_main_I24_filtez_faked_filtez_PP0_faked_1;
    adpcm_mainencodeGMEM_decis_levl_USE -> adpcm_main_I10_GMEM_decis_levl_faked_0_USE;
    adpcm_main_I24_filtez_faked_filtez_PP1_faked_1 -> adpcm_maindecodefiltezfiltez_PP1_in_1;
    adpcm_main_I24_filtez_faked_filtez_PP1_faked_2 -> adpcm_maindecodefiltezfiltez_PP1_in_2;
    interStateMerge_adpcm_mainGMEM_accumd_0 & interInv_adpcm_mainGMEM_accumd_0 -> interAnd_adpcm_mainGMEM_accumd_0;
    interOutSplit_adpcm_mainfiltezfiltez_PP0_2_0_R -> adpcm_main_I24_filtez_faked_filtez_PP0_faked_2;
    loopCondSelectMerge_adpcm_mainGMEM_ih_0 | loopInit_adpcm_mainGMEM_ih_0 -> loopOr_adpcm_mainGMEM_ih_0;
    loopCondSelectMerge_adpcm_mainGMEM_ih_1 | loopInit_adpcm_mainGMEM_ih_1 -> loopOr_adpcm_mainGMEM_ih_1;
    adpcm_maindecodeGMEM_dec_ah2_in_0 -> adpcm_main_I24_GMEM_dec_ah2_faked_0;
    adpcm_maindecodeGMEM_dec_ah2_in_1 -> adpcm_main_I24_GMEM_dec_ah2_faked_1;
    adpcm_maindecodeGMEM_dec_ah2_in_2 -> adpcm_main_I24_GMEM_dec_ah2_faked_2;
    interStateMerge_adpcm_mainGMEM_dec_del_bpl_0 & interInv_adpcm_mainGMEM_dec_del_bpl_0 -> interAnd_adpcm_mainGMEM_dec_del_bpl_0;
    interFinalSplit_adpcm_mainGMEM_delay_dhx_0_L -> adpcm_mainGMEM_delay_dhx_USE;
    adpcm_main_I0_GMEM_dec_deth_faked_ -> adpcm_mainresetGMEM_dec_deth_out;
    adpcm_main_I10_GMEM_ph1_faked_ -> adpcm_mainencodeGMEM_ph1_out;
    adpcm_mainencodelogscl_in_0 -> adpcm_main_I10_logscl_faked_0;
    adpcm_mainencodelogscl_in_1 -> adpcm_main_I10_logscl_faked_1;
    adpcm_maindecodeGMEM_dec_rlt_in_0 -> adpcm_main_I24_GMEM_dec_rlt_faked_0;
    interOutSplit_adpcm_mainGMEM_rlt2_0_L -> adpcm_main_I0_GMEM_rlt2_faked_;
    adpcm_maindecodeGMEM_dec_rlt_in_1 -> adpcm_main_I24_GMEM_dec_rlt_faked_1;
    adpcm_maindecodeGMEM_dec_rlt_in_2 -> adpcm_main_I24_GMEM_dec_rlt_faked_2;
    interOutSplit_adpcm_mainGMEM_ph1_0_L -> adpcm_main_I0_GMEM_ph1_faked_;
    interOutSplit_adpcm_mainGMEM_dec_al1_0_L -> adpcm_main_I0_GMEM_dec_al1_faked_;
    interStateMerge_adpcm_mainGMEM_ah1_0 & interInv_adpcm_mainGMEM_ah1_0 -> interAnd_adpcm_mainGMEM_ah1_0;
    loopCondSelectMerge_adpcm_mainuppol2_0 ^ loopBbSelectMerge_adpcm_mainuppol2_0 -> loopXor_adpcm_mainuppol2_0;
    loopCondSelectMerge_adpcm_mainuppol2_1 ^ loopBbSelectMerge_adpcm_mainuppol2_1 -> loopXor_adpcm_mainuppol2_1;
    adpcm_maindecodeGMEM_accumc_in_0 -> adpcm_main_I24_GMEM_accumc_faked_0;
    adpcm_maindecodeGMEM_accumc_in_1 -> adpcm_main_I24_GMEM_accumc_faked_1;
    adpcm_maindecodeGMEM_accumc_in_2 -> adpcm_main_I24_GMEM_accumc_faked_2;
    adpcm_main_I10_GMEM_quant26bt_neg_faked_ -> adpcm_mainencodeGMEM_quant26bt_neg_out;
    adpcm_main_I0_GMEM_dec_plt1_faked_ -> adpcm_mainresetGMEM_dec_plt1_out;
    adpcm_main_I10_GMEM_dlt_faked_0 -> adpcm_mainGMEM_dlt_in_0;
    adpcm_main_I10_GMEM_dlt_faked_1 -> adpcm_mainGMEM_dlt_in_1;
    adpcm_main_I10_GMEM_dlt_faked_2 -> adpcm_mainGMEM_dlt_in_2;
    interArgMerge_adpcm_mainGMEM_detl_0_0 -> adpcm_mainGMEM_detl_in_0;
    interArgMerge_adpcm_mainGMEM_detl_1_0 -> adpcm_mainGMEM_detl_in_1;
    interArgMerge_adpcm_mainGMEM_detl_2_0 -> adpcm_mainGMEM_detl_in_2;
    loopCondSelectMerge_adpcm_mainGMEM_eh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_eh_0 -> loopXor_adpcm_mainGMEM_eh_0;
    interStateMerge_adpcm_mainGMEM_delay_bpl_0 & interInv_adpcm_mainGMEM_delay_bpl_0 -> interAnd_adpcm_mainGMEM_delay_bpl_0;
    adpcm_mainresetGMEM_dec_rlt2_in_1 -> adpcm_main_I0_GMEM_dec_rlt2_faked_1;
    adpcm_main_I24_GMEM_qq6_code6_table_faked_0 -> adpcm_mainGMEM_qq6_code6_table_in_0;
    adpcm_main_I24_GMEM_qq6_code6_table_faked_1 -> adpcm_mainGMEM_qq6_code6_table_in_1;
    adpcm_main_I24_GMEM_qq6_code6_table_faked_2 -> adpcm_mainGMEM_qq6_code6_table_in_2;
    adpcm_mainresetGMEM_dec_rlt2_in_2 -> adpcm_main_I0_GMEM_dec_rlt2_faked_2;
    adpcm_mainresetGMEM_dec_ah2_USE -> adpcm_main_I0_GMEM_dec_ah2_faked_0_USE;
    adpcm_mainresetGMEM_dec_rlt2_in_0 -> adpcm_main_I0_GMEM_dec_rlt2_faked_0;
    adpcm_main_I24_logscl_faked_ -> adpcm_maindecodelogscl_out;
    loopCondSelectMerge_adpcm_mainGMEM_ah1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ah1_0 -> loopXor_adpcm_mainGMEM_ah1_0;
    loopBbSelectSplit_adpcm_mainGMEM_dl_0_R -> adpcm_mainGMEM_dl_USE;
    adpcm_mainencodeupzero_PP2_USE -> adpcm_main_I10_upzero_PP2_faked_0_USE;
    adpcm_main_I10_upzero_PP2_faked_0_USE -> *;
    adpcm_maindecodeGMEM_dec_rlt1_in_0 -> adpcm_main_I24_GMEM_dec_rlt1_faked_0;
    adpcm_maindecodeGMEM_dec_rlt1_in_1 -> adpcm_main_I24_GMEM_dec_rlt1_faked_1;
    adpcm_maindecodeGMEM_dec_rlt1_in_2 -> adpcm_main_I24_GMEM_dec_rlt1_faked_2;
    interOutSplit_adpcm_mainGMEM_qq2_code2_table_0_R -> adpcm_main_I24_GMEM_qq2_code2_table_faked_;
    interOutSplit_adpcm_mainGMEM_qq4_code4_table_0_R -> adpcm_main_I24_GMEM_qq4_code4_table_faked_;
    adpcm_main_I24_GMEM_dec_dh_faked_ -> adpcm_maindecodeGMEM_dec_dh_out;
    adpcm_mainGMEM_qq6_code6_table_out -> adpcm_main_I24_GMEM_qq6_code6_table_faked_;
    adpcm_mainGMEM_szh_out -> adpcm_main_I10_GMEM_szh_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_test_data_0 ^ loopBbSelectMerge_adpcm_mainGMEM_test_data_0 -> loopXor_adpcm_mainGMEM_test_data_0;
    intraStateMerge_adpcm_mainGMEM_xout2_0 & intraInv_adpcm_mainGMEM_xout2_0 -> intraAnd_adpcm_mainGMEM_xout2_0;
    interOutSplit_adpcm_mainGMEM_dec_deth_0_L -> adpcm_main_I0_GMEM_dec_deth_faked_;
    adpcm_main_I24_GMEM_dec_ah2_faked_ -> adpcm_maindecodeGMEM_dec_ah2_out;
    loopCondSelectMerge_adpcm_mainGMEM_rl_0 | loopInit_adpcm_mainGMEM_rl_0 -> loopOr_adpcm_mainGMEM_rl_0;
    interFinalSplit_adpcm_mainGMEM_ah2_0_L -> adpcm_mainGMEM_ah2_USE;
    interOutSplit_adpcm_mainGMEM_wl_code_table_0_R -> adpcm_main_I24_GMEM_wl_code_table_faked_;
    adpcm_maindecodeGMEM_qq4_code4_table_USE -> adpcm_main_I24_GMEM_qq4_code4_table_faked_0_USE;
    adpcm_mainresetGMEM_dec_nbl_USE -> adpcm_main_I0_GMEM_dec_nbl_faked_0_USE;
    adpcm_mainencodeGMEM_al2_in_1 -> adpcm_main_I10_GMEM_al2_faked_1;
    adpcm_mainencodeGMEM_plt2_in_2 -> adpcm_main_I10_GMEM_plt2_faked_2;
    adpcm_mainencodeGMEM_al2_in_2 -> adpcm_main_I10_GMEM_al2_faked_2;
    adpcm_mainencodeGMEM_plt2_in_0 -> adpcm_main_I10_GMEM_plt2_faked_0;
    adpcm_mainencodeGMEM_plt2_in_1 -> adpcm_main_I10_GMEM_plt2_faked_1;
    adpcm_mainencodeGMEM_al2_in_0 -> adpcm_main_I10_GMEM_al2_faked_0;
    interFinalSplit_adpcm_mainGMEM_dec_detl_0_L -> adpcm_mainGMEM_dec_detl_USE;
    interFinalSplit_adpcm_mainGMEM_dec_ph1_0_L -> adpcm_mainGMEM_dec_ph1_USE;
    adpcm_mainresetGMEM_dec_rh1_USE -> adpcm_main_I0_GMEM_dec_rh1_faked_0_USE;
    loopBbSelectSplit_adpcm_mainGMEM_xout2_0_R -> adpcm_mainGMEM_xout2_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_deth_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_deth_0 -> loopXor_adpcm_mainGMEM_dec_deth_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_al1_0 | loopInit_adpcm_mainGMEM_dec_al1_0 -> loopOr_adpcm_mainGMEM_dec_al1_0;
    interOutSplit_adpcm_mainGMEM_dec_ph1_0_R -> adpcm_main_I24_GMEM_dec_ph1_faked_;
    interFinalSplit_adpcm_mainGMEM_accumc_0_L -> adpcm_mainGMEM_accumc_USE;
    interStateMerge_adpcm_mainfiltez_0 & interInv_adpcm_mainfiltez_0 -> interAnd_adpcm_mainfiltez_0;
    interStateMerge_adpcm_mainGMEM_rh1_0 & interInv_adpcm_mainGMEM_rh1_0 -> interAnd_adpcm_mainGMEM_rh1_0;
    interOutSplit_adpcm_mainGMEM_plt1_0_L -> adpcm_main_I0_GMEM_plt1_faked_;
    adpcm_mainresetGMEM_deth_USE -> adpcm_main_I0_GMEM_deth_faked_0_USE;
    adpcm_main_I24_GMEM_dec_rh1_faked_ -> adpcm_maindecodeGMEM_dec_rh1_out;
    interOutSplit_adpcm_mainGMEM_dec_rlt2_0_R -> adpcm_main_I24_GMEM_dec_rlt2_faked_;
    interFinalSplit_adpcm_mainGMEM_rh1_0_L -> adpcm_mainGMEM_rh1_USE;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_USE_L -> adpcm_main_I10_filtez_faked_filtez_PP1_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_ilb_table_0 & interInv_adpcm_mainGMEM_ilb_table_0 -> interAnd_adpcm_mainGMEM_ilb_table_0;
    adpcm_mainresetGMEM_plt1_in_0 -> adpcm_main_I0_GMEM_plt1_faked_0;
    adpcm_mainGMEM_rl_out -> adpcm_main_I24_GMEM_rl_faked_;
    adpcm_mainresetGMEM_plt1_in_1 -> adpcm_main_I0_GMEM_plt1_faked_1;
    adpcm_mainresetGMEM_plt1_in_2 -> adpcm_main_I0_GMEM_plt1_faked_2;
    adpcm_main_I10_GMEM_ah1_faked_ -> adpcm_mainencodeGMEM_ah1_out;
    adpcm_maindecodeGMEM_rl_USE -> adpcm_main_I24_GMEM_rl_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_rh1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_rh1_0 -> loopXor_adpcm_mainGMEM_rh1_0;
    interOutSplit_adpcm_mainGMEM_rh1_0_R -> adpcm_main_I10_GMEM_rh1_faked_;
    adpcm_main_I24_upzero_PP2_faked_ -> adpcm_maindecodeupzero_PP2_out;
    adpcm_maindecodeGMEM_dec_del_bpl_in_0 -> adpcm_main_I24_GMEM_dec_del_bpl_faked_0;
    adpcm_maindecodeGMEM_dec_del_bpl_in_1 -> adpcm_main_I24_GMEM_dec_del_bpl_faked_1;
    adpcm_maindecodeGMEM_dec_del_bpl_in_2 -> adpcm_main_I24_GMEM_dec_del_bpl_faked_2;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_R -> adpcm_main_I24_filtez_faked_filtez_PP1_faked_0;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_1_0_R -> adpcm_main_I24_filtez_faked_filtez_PP1_faked_1;
    interOutSplit_adpcm_mainfiltezfiltez_PP1_2_0_R -> adpcm_main_I24_filtez_faked_filtez_PP1_faked_2;
    interArgMerge_adpcm_mainGMEM_dec_ph2_1_0 -> adpcm_mainGMEM_dec_ph2_in_1;
    interArgMerge_adpcm_mainGMEM_dec_ph2_0_0 -> adpcm_mainGMEM_dec_ph2_in_0;
    adpcm_main_I10_GMEM_ph_faked_ -> adpcm_mainencodeGMEM_ph_out;
    interArgMerge_adpcm_mainGMEM_dec_ph2_2_0 -> adpcm_mainGMEM_dec_ph2_in_2;
    adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_0_USE -> adpcm_mainencodescalelGMEM_ilb_table_USE;
    adpcm_maindecodeupzero_USE -> adpcm_main_I24_upzero_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_plt1_0 & interInv_adpcm_mainGMEM_plt1_0 -> interAnd_adpcm_mainGMEM_plt1_0;
    loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_1 ^ loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_1 -> loopXor_adpcm_mainGMEM_wl_code_table_1;
    loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_0 ^ loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_0 -> loopXor_adpcm_mainGMEM_wl_code_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_szh_0 | loopInit_adpcm_mainGMEM_dec_szh_0 -> loopOr_adpcm_mainGMEM_dec_szh_0;
    adpcm_main_I24_filtez_faked_ -> adpcm_maindecodefiltez_out;
    adpcm_main_I0_GMEM_rh2_faked_ -> adpcm_mainresetGMEM_rh2_out;
    interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_USE_R -> adpcm_main_I24_upzero_faked_upzero_PP1_faked_0_USE;
    interOutSplit_adpcm_mainGMEM_dec_ah2_0_L -> adpcm_main_I0_GMEM_dec_ah2_faked_;
    interFinalSplit_adpcm_mainGMEM_dec_rlt2_0_L -> adpcm_mainGMEM_dec_rlt2_USE;
    loopCondSelectMerge_adpcm_mainGMEM_il_0 | loopInit_adpcm_mainGMEM_il_0 -> loopOr_adpcm_mainGMEM_il_0;
    loopCondSelectMerge_adpcm_mainGMEM_il_1 | loopInit_adpcm_mainGMEM_il_1 -> loopOr_adpcm_mainGMEM_il_1;
    adpcm_maindecodeGMEM_xs_in_0 -> adpcm_main_I24_GMEM_xs_faked_0;
    adpcm_maindecodeGMEM_xs_in_1 -> adpcm_main_I24_GMEM_xs_faked_1;
    interStateMerge_adpcm_mainGMEM_dec_del_dhx_0 & interInv_adpcm_mainGMEM_dec_del_dhx_0 -> interAnd_adpcm_mainGMEM_dec_del_dhx_0;
    adpcm_maindecodeGMEM_xs_in_2 -> adpcm_main_I24_GMEM_xs_faked_2;
    interOutSplit_adpcm_mainGMEM_dec_nbh_0_L -> adpcm_main_I0_GMEM_dec_nbh_faked_;
    adpcm_main_I10_GMEM_spl_faked_ -> adpcm_mainencodeGMEM_spl_out;
    adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_0_USE -> adpcm_maindecodelogsclGMEM_wl_code_table_USE;
    loopCondSelectMerge_adpcm_mainGMEM_rh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_rh_0 -> loopXor_adpcm_mainGMEM_rh_0;
    adpcm_maindecodeGMEM_accumd_in_0 -> adpcm_main_I24_GMEM_accumd_faked_0;
    adpcm_maindecodeGMEM_accumd_in_1 -> adpcm_main_I24_GMEM_accumd_faked_1;
    loopCondSelectMerge_adpcm_mainuppol1_0 | loopInit_adpcm_mainuppol1_0 -> loopOr_adpcm_mainuppol1_0;
    loopCondSelectMerge_adpcm_mainuppol1_1 | loopInit_adpcm_mainuppol1_1 -> loopOr_adpcm_mainuppol1_1;
    adpcm_maindecodeGMEM_accumd_in_2 -> adpcm_main_I24_GMEM_accumd_faked_2;
    interArgMerge_adpcm_mainGMEM_qq4_code4_table_0_0 -> adpcm_mainGMEM_qq4_code4_table_in_0;
    interArgMerge_adpcm_mainGMEM_qq4_code4_table_1_0 -> adpcm_mainGMEM_qq4_code4_table_in_1;
    loopCondSelectMerge_adpcm_mainGMEM_el_0 ^ loopBbSelectMerge_adpcm_mainGMEM_el_0 -> loopXor_adpcm_mainGMEM_el_0;
    interArgMerge_adpcm_mainGMEM_qq4_code4_table_2_0 -> adpcm_mainGMEM_qq4_code4_table_in_2;
    adpcm_main_I0_GMEM_dec_del_bph_faked_ -> adpcm_mainresetGMEM_dec_del_bph_out;
    interStateMerge_adpcm_mainGMEM_delay_dhx_0 & interInv_adpcm_mainGMEM_delay_dhx_0 -> interAnd_adpcm_mainGMEM_delay_dhx_0;
    adpcm_main_I24_filtez_faked_filtez_PP1_faked_0_USE -> adpcm_maindecodefiltezfiltez_PP1_USE;
    adpcm_main_I24_GMEM_dec_del_bpl_faked_ -> adpcm_maindecodeGMEM_dec_del_bpl_out;
    interFinalSplit_adpcm_mainGMEM_dec_ah1_0_L -> adpcm_mainGMEM_dec_ah1_USE;
    interArgMerge_adpcm_mainuppol1_0_0 -> adpcm_mainuppol1_in_0;
    interArgMerge_adpcm_mainGMEM_plt1_1_0 -> adpcm_mainGMEM_plt1_in_1;
    interArgMerge_adpcm_mainGMEM_plt1_2_0 -> adpcm_mainGMEM_plt1_in_2;
    interArgMerge_adpcm_mainuppol1_3_0 -> adpcm_mainuppol1_in_3;
    loopCondSelectMerge_adpcm_mainfiltez_0 ^ loopBbSelectMerge_adpcm_mainfiltez_0 -> loopXor_adpcm_mainfiltez_0;
    interArgMerge_adpcm_mainuppol1_1_0 -> adpcm_mainuppol1_in_1;
    interArgMerge_adpcm_mainuppol1_2_0 -> adpcm_mainuppol1_in_2;
    interStateMerge_adpcm_mainGMEM_h_0 & interInv_adpcm_mainGMEM_h_0 -> interAnd_adpcm_mainGMEM_h_0;
    adpcm_maindecodeGMEM_dec_rlt2_in_0 -> adpcm_main_I24_GMEM_dec_rlt2_faked_0;
    interArgMerge_adpcm_mainGMEM_plt1_0_0 -> adpcm_mainGMEM_plt1_in_0;
    loopCondSelectMerge_adpcm_mainfiltez_1 ^ loopBbSelectMerge_adpcm_mainfiltez_1 -> loopXor_adpcm_mainfiltez_1;
    interOutSplit_adpcm_mainGMEM_dec_plt1_0_R -> adpcm_main_I24_GMEM_dec_plt1_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_accumc_0 | loopInit_adpcm_mainGMEM_accumc_0 -> loopOr_adpcm_mainGMEM_accumc_0;
    adpcm_maindecodeGMEM_dec_rlt2_in_2 -> adpcm_main_I24_GMEM_dec_rlt2_faked_2;
    adpcm_mainencodeGMEM_deth_in_0 -> adpcm_main_I10_GMEM_deth_faked_0;
    adpcm_mainencodeGMEM_deth_in_1 -> adpcm_main_I10_GMEM_deth_faked_1;
    adpcm_mainencodeGMEM_deth_in_2 -> adpcm_main_I10_GMEM_deth_faked_2;
    adpcm_maindecodeGMEM_dec_rlt2_in_1 -> adpcm_main_I24_GMEM_dec_rlt2_faked_1;
    adpcm_mainencodeGMEM_rlt2_USE -> adpcm_main_I10_GMEM_rlt2_faked_0_USE;
    adpcm_mainencodeGMEM_spl_USE -> adpcm_main_I10_GMEM_spl_faked_0_USE;
    interArgMerge_adpcm_mainGMEM_dec_del_bpl_0_0 -> adpcm_mainGMEM_dec_del_bpl_in_0;
    interArgMerge_adpcm_mainGMEM_dec_del_bpl_1_0 -> adpcm_mainGMEM_dec_del_bpl_in_1;
    interArgMerge_adpcm_mainGMEM_dec_del_bpl_2_0 -> adpcm_mainGMEM_dec_del_bpl_in_2;
    intraArgMerge_adpcm_mainGMEM_xout1_1_0 -> adpcm_mainGMEM_xout1_in_1;
    adpcm_mainresetGMEM_dec_nbl_in_0 -> adpcm_main_I0_GMEM_dec_nbl_faked_0;
    intraArgMerge_adpcm_mainGMEM_xout1_2_0 -> adpcm_mainGMEM_xout1_in_2;
    intraArgMerge_adpcm_mainGMEM_xout1_0_0 -> adpcm_mainGMEM_xout1_in_0;
    adpcm_mainresetGMEM_dec_nbl_in_1 -> adpcm_main_I0_GMEM_dec_nbl_faked_1;
    adpcm_mainresetGMEM_dec_nbl_in_2 -> adpcm_main_I0_GMEM_dec_nbl_faked_2;
    adpcm_main_I24_GMEM_qq4_code4_table_faked_ -> adpcm_maindecodeGMEM_qq4_code4_table_out;
    interStateMerge_adpcm_mainlogsch_0 & interInv_adpcm_mainlogsch_0 -> interAnd_adpcm_mainlogsch_0;
    loopCondSelectMerge_adpcm_mainGMEM_result_0 ^ loopBbSelectMerge_adpcm_mainGMEM_result_0 -> loopXor_adpcm_mainGMEM_result_0;
    adpcm_mainencodeGMEM_plt_in_0 -> adpcm_main_I10_GMEM_plt_faked_0;
    adpcm_mainencodeGMEM_plt_in_1 -> adpcm_main_I10_GMEM_plt_faked_1;
    adpcm_mainencodeGMEM_plt_in_2 -> adpcm_main_I10_GMEM_plt_faked_2;
    adpcm_main_I0_GMEM_delay_bph_faked_ -> adpcm_mainresetGMEM_delay_bph_out;
    loopBbSelectSplit_adpcm_mainGMEM_dec_spl_0_R -> adpcm_mainGMEM_dec_spl_USE;
    adpcm_maindecodeGMEM_dec_ah2_USE -> adpcm_main_I24_GMEM_dec_ah2_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ilr_0 | loopInit_adpcm_mainGMEM_ilr_0 -> loopOr_adpcm_mainGMEM_ilr_0;
    interFinalSplit_adpcm_mainGMEM_h_0_L -> adpcm_mainGMEM_h_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_detl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_detl_0 -> loopXor_adpcm_mainGMEM_dec_detl_0;
    adpcm_maindecodefiltez_PP0_USE -> adpcm_main_I24_filtez_PP0_faked_0_USE;
    adpcm_main_I24_filtez_PP0_faked_0_USE -> *;
    adpcm_mainencodeGMEM_h_in_1 -> adpcm_main_I10_GMEM_h_faked_1;
    adpcm_mainencodeGMEM_szl_USE -> adpcm_main_I10_GMEM_szl_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_al1_0 & interInv_adpcm_mainGMEM_al1_0 -> interAnd_adpcm_mainGMEM_al1_0;
    interOutSplit_adpcm_mainGMEM_al1_0_R -> adpcm_main_I10_GMEM_al1_faked_;
    adpcm_maindecodeGMEM_ilb_table_USE -> adpcm_main_I24_GMEM_ilb_table_faked_0_USE;
    adpcm_main_I24_upzero_faked_upzero_PP2_faked_2 -> adpcm_maindecodeupzeroupzero_PP2_in_2;
    adpcm_mainencodeGMEM_h_in_2 -> adpcm_main_I10_GMEM_h_faked_2;
    adpcm_main_I24_upzero_faked_upzero_PP2_faked_1 -> adpcm_maindecodeupzeroupzero_PP2_in_1;
    adpcm_mainencodeGMEM_h_in_0 -> adpcm_main_I10_GMEM_h_faked_0;
    adpcm_main_I24_upzero_faked_upzero_PP2_faked_0 -> adpcm_maindecodeupzeroupzero_PP2_in_0;
    loopBbSelectSplit_adpcm_mainGMEM_sl_0_R -> adpcm_mainGMEM_sl_USE;
    adpcm_main_I0_GMEM_dec_ph1_faked_ -> adpcm_mainresetGMEM_dec_ph1_out;
    loopBbSelectSplit_adpcm_mainGMEM_dec_ph_0_R -> adpcm_mainGMEM_dec_ph_USE;
    loopCondSelectMerge_adpcm_mainGMEM_ih_0 ^ loopBbSelectMerge_adpcm_mainGMEM_ih_0 -> loopXor_adpcm_mainGMEM_ih_0;
    loopCondSelectMerge_adpcm_mainGMEM_ih_1 ^ loopBbSelectMerge_adpcm_mainGMEM_ih_1 -> loopXor_adpcm_mainGMEM_ih_1;
    adpcm_mainGMEM_ph_out -> adpcm_main_I10_GMEM_ph_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_al1_0 ^ loopBbSelectMerge_adpcm_mainGMEM_al1_0 -> loopXor_adpcm_mainGMEM_al1_0;
    adpcm_main_I24_GMEM_dec_sh_faked_ -> adpcm_maindecodeGMEM_dec_sh_out;
    adpcm_mainresetGMEM_plt2_in_0 -> adpcm_main_I0_GMEM_plt2_faked_0;
    adpcm_mainresetGMEM_plt2_in_1 -> adpcm_main_I0_GMEM_plt2_faked_1;
    adpcm_mainresetGMEM_plt2_in_2 -> adpcm_main_I0_GMEM_plt2_faked_2;
    intraOutSplit_adpcm_mainGMEM_xout1_0_L -> adpcm_main_I24_GMEM_xout1_faked_;
    adpcm_mainGMEM_dec_ph_out -> adpcm_main_I24_GMEM_dec_ph_faked_;
    adpcm_maindecodeGMEM_dec_nbl_USE -> adpcm_main_I24_GMEM_dec_nbl_faked_0_USE;
    adpcm_maindecodeGMEM_dec_spl_in_2 -> adpcm_main_I24_GMEM_dec_spl_faked_2;
    adpcm_maindecodeGMEM_dec_spl_in_0 -> adpcm_main_I24_GMEM_dec_spl_faked_0;
    adpcm_maindecodeGMEM_dec_spl_in_1 -> adpcm_main_I24_GMEM_dec_spl_faked_1;
    adpcm_maindecodeGMEM_dec_rh1_USE -> adpcm_main_I24_GMEM_dec_rh1_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dec_plt_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_plt_0 -> loopXor_adpcm_mainGMEM_dec_plt_0;
    adpcm_mainresetGMEM_dec_deth_USE -> adpcm_main_I0_GMEM_dec_deth_faked_0_USE;
    interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_USE_L -> adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_0_USE;
    adpcm_main_I10_GMEM_decis_levl_faked_ -> adpcm_mainencodeGMEM_decis_levl_out;
    adpcm_mainencodeGMEM_quant26bt_neg_USE -> adpcm_main_I10_GMEM_quant26bt_neg_faked_0_USE;
    adpcm_main_I10_logscl_faked_ -> adpcm_mainencodelogscl_out;
    interOutSplit_adpcm_mainGMEM_dec_ph2_0_L -> adpcm_main_I0_GMEM_dec_ph2_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_h_0 ^ loopBbSelectMerge_adpcm_mainGMEM_h_0 -> loopXor_adpcm_mainGMEM_h_0;
    loopCondSelectMerge_adpcm_mainGMEM_h_1 ^ loopBbSelectMerge_adpcm_mainGMEM_h_1 -> loopXor_adpcm_mainGMEM_h_1;
    loopCondSelectMerge_adpcm_mainGMEM_dec_szl_0 | loopInit_adpcm_mainGMEM_dec_szl_0 -> loopOr_adpcm_mainGMEM_dec_szl_0;
    interArgMerge_adpcm_mainGMEM_dec_plt2_0_0 -> adpcm_mainGMEM_dec_plt2_in_0;
    interArgMerge_adpcm_mainGMEM_dec_plt2_1_0 -> adpcm_mainGMEM_dec_plt2_in_1;
    interArgMerge_adpcm_mainGMEM_dec_plt2_2_0 -> adpcm_mainGMEM_dec_plt2_in_2;
    adpcm_maindecodeGMEM_xd_in_0 -> adpcm_main_I24_GMEM_xd_faked_0;
    adpcm_mainresetGMEM_dec_rh1_in_0 -> adpcm_main_I0_GMEM_dec_rh1_faked_0;
    adpcm_mainGMEM_ilr_out -> adpcm_main_I24_GMEM_ilr_faked_;
    loopCondSelectMerge_adpcm_mainGMEM_dec_dh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_dh_0 -> loopXor_adpcm_mainGMEM_dec_dh_0;
    adpcm_mainresetGMEM_dec_rh1_in_2 -> adpcm_main_I0_GMEM_dec_rh1_faked_2;
    adpcm_mainresetGMEM_dec_rh1_in_1 -> adpcm_main_I0_GMEM_dec_rh1_faked_1;
    interArgMerge_adpcm_mainGMEM_dec_rh1_0_0 -> adpcm_mainGMEM_dec_rh1_in_0;
    interArgMerge_adpcm_mainGMEM_dec_rh1_1_0 -> adpcm_mainGMEM_dec_rh1_in_1;
    interArgMerge_adpcm_mainGMEM_dec_rh1_2_0 -> adpcm_mainGMEM_dec_rh1_in_2;
    adpcm_maindecodeGMEM_xd_in_2 -> adpcm_main_I24_GMEM_xd_faked_2;
    adpcm_main_I10_GMEM_eh_faked_ -> adpcm_mainencodeGMEM_eh_out;
    adpcm_main_I24_GMEM_rl_faked_0 -> adpcm_mainGMEM_rl_in_0;
    adpcm_main_I24_GMEM_rl_faked_1 -> adpcm_mainGMEM_rl_in_1;
    adpcm_main_I24_GMEM_rl_faked_2 -> adpcm_mainGMEM_rl_in_2;
    adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_0 -> adpcm_mainencodescalelGMEM_ilb_table_in_0;
    loopCondSelectMerge_adpcm_mainGMEM_dec_nbh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_dec_nbh_0 -> loopXor_adpcm_mainGMEM_dec_nbh_0;
    adpcm_maindecodeGMEM_xd_in_1 -> adpcm_main_I24_GMEM_xd_faked_1;
    adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_1 -> adpcm_mainencodescalelGMEM_ilb_table_in_1;
    adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_2 -> adpcm_mainencodescalelGMEM_ilb_table_in_2;
    interArgMerge_adpcm_mainGMEM_dec_al1_0_0 -> adpcm_mainGMEM_dec_al1_in_0;
    interArgMerge_adpcm_mainGMEM_dec_al1_1_0 -> adpcm_mainGMEM_dec_al1_in_1;
    interArgMerge_adpcm_mainGMEM_dec_al1_2_0 -> adpcm_mainGMEM_dec_al1_in_2;
    adpcm_main_I0_GMEM_dec_detl_faked_ -> adpcm_mainresetGMEM_dec_detl_out;
    adpcm_main_I10_GMEM_rh2_faked_ -> adpcm_mainencodeGMEM_rh2_out;
    adpcm_mainresetGMEM_rlt2_USE -> adpcm_main_I0_GMEM_rlt2_faked_0_USE;
    loopCondSelectMerge_adpcm_mainGMEM_dh_0 | loopInit_adpcm_mainGMEM_dh_0 -> loopOr_adpcm_mainGMEM_dh_0;
    loopCondSelectMerge_adpcm_mainGMEM_szh_0 ^ loopBbSelectMerge_adpcm_mainGMEM_szh_0 -> loopXor_adpcm_mainGMEM_szh_0;
    adpcm_main_I0_GMEM_al1_faked_ -> adpcm_mainresetGMEM_al1_out;
    loopCondSelectMerge_adpcm_mainlogsch_0 ^ loopBbSelectMerge_adpcm_mainlogsch_0 -> loopXor_adpcm_mainlogsch_0;
    loopCondSelectMerge_adpcm_mainlogsch_1 ^ loopBbSelectMerge_adpcm_mainlogsch_1 -> loopXor_adpcm_mainlogsch_1;
    loopCondSelectMerge_adpcm_mainGMEM_rl_0 ^ loopBbSelectMerge_adpcm_mainGMEM_rl_0 -> loopXor_adpcm_mainGMEM_rl_0;
    interOutSplit_adpcm_mainlogscl_0_L -> adpcm_main_I10_logscl_faked_;
    interOutSplit_adpcm_mainGMEM_plt2_0_R -> adpcm_main_I10_GMEM_plt2_faked_;
    adpcm_maindecodeuppol2_USE -> adpcm_main_I24_uppol2_faked_0_USE;
    interStateMerge_adpcm_mainGMEM_rlt1_0 & interInv_adpcm_mainGMEM_rlt1_0 -> interAnd_adpcm_mainGMEM_rlt1_0;
    adpcm_maindecodefiltezfiltez_PP1_out -> adpcm_main_I24_filtez_faked_filtez_PP1_faked_;
    interArgMerge_adpcm_mainGMEM_qq2_code2_table_0_0 -> adpcm_mainGMEM_qq2_code2_table_in_0;
    loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_0 | loopInit_adpcm_mainGMEM_wl_code_table_0 -> loopOr_adpcm_mainGMEM_wl_code_table_0;
    loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_1 | loopInit_adpcm_mainGMEM_wl_code_table_1 -> loopOr_adpcm_mainGMEM_wl_code_table_1;
    interArgMerge_adpcm_mainGMEM_qq2_code2_table_2_0 -> adpcm_mainGMEM_qq2_code2_table_in_2;
    interArgMerge_adpcm_mainGMEM_qq2_code2_table_1_0 -> adpcm_mainGMEM_qq2_code2_table_in_1;
    interStateSplit_adpcm_mainfiltez_0_R -> [1] FAC__Buff_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0;
    interStateSplit_adpcm_mainfiltez_0_R -> [1] FAC__Buff_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1;
    interStateSplit_adpcm_mainscalel_0_R -> [1] FAC__Buff_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table;
    interStateSplit_adpcm_mainupzero_0_R -> [1] FAC__Buff_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1;
    interStateSplit_adpcm_mainupzero_0_R -> [1] FAC__Buff_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2;
    interStateSplit_adpcm_mainlogscl_0_R -> [1] FAC__Buff_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table;
    interStateSplit_adpcm_mainlogsch_0_R -> [1] FAC__Buff_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table;
    interStateMerge_adpcm_mainGMEM_accumd_0 -> [1, 0] interStateInit_adpcm_mainGMEM_accumd_0;
    loopCondMerge_adpcm_mainGMEM_dec_deth_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_deth_0;
    interStateMerge_adpcm_mainGMEM_delay_dhx_0 -> [1, 0] interStateInit_adpcm_mainGMEM_delay_dhx_0;
    loopBbSelectMerge_adpcm_mainGMEM_ilb_table_0 -> [1, 0] loopInit_adpcm_mainGMEM_ilb_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_ilb_table_1 -> [1, 0] loopInit_adpcm_mainGMEM_ilb_table_1;
    loopBbSelectMerge_adpcm_mainGMEM_result_0 -> [1, 0] loopInit_adpcm_mainGMEM_result_0;
    loopCondMerge_adpcm_mainGMEM_decis_levl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_decis_levl_0;
    loopCondMerge_adpcm_mainGMEM_al2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_al2_0;
    loopBbSelectMerge_adpcm_mainGMEM_rlt2_0 -> [1, 0] loopInit_adpcm_mainGMEM_rlt2_0;
    interStateMerge_adpcm_mainuppol1_0 -> [1, 0] interStateInit_adpcm_mainuppol1_0;
    loopCondMerge_adpcm_mainGMEM_ph2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ph2_0;
    loopBbSelectMerge_adpcm_mainGMEM_qq6_code6_table_0 -> [1, 0] loopInit_adpcm_mainGMEM_qq6_code6_table_0;
    loopCondMerge_adpcm_mainGMEM_delay_bpl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_delay_bpl_0;
    interStateMerge_adpcm_mainGMEM_h_0 -> [1, 0] interStateInit_adpcm_mainGMEM_h_0;
    loopCondMerge_adpcm_mainGMEM_szh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_szh_0;
    loopBbSelectMerge_adpcm_mainGMEM_rh_0 -> [1, 0] loopInit_adpcm_mainGMEM_rh_0;
    loopCondMerge_adpcm_mainGMEM_compressed_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_compressed_1;
    loopCondMerge_adpcm_mainGMEM_compressed_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_compressed_0;
    loopCondMerge_adpcm_mainGMEM_dec_del_bph_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_del_bph_0;
    loopCondMerge_adpcm_mainGMEM_dec_rh2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_rh2_0;
    loopBbSelectMerge_adpcm_mainGMEM_al1_0 -> [1, 0] loopInit_adpcm_mainGMEM_al1_0;
    loopCondMerge_adpcm_mainuppol1_0 -> [1, 0] loopCondInit_adpcm_mainuppol1_0;
    loopCondMerge_adpcm_mainuppol1_1 -> [1, 0] loopCondInit_adpcm_mainuppol1_1;
    adpcm_main_I16_ -> [1, 0] adpcm_main_init0;
    adpcm_main_I35_ -> [1, 0] adpcm_main_init1;
    interStateMerge_adpcm_mainGMEM_dec_del_dltx_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_del_dltx_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_sh_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_sh_0;
    loopCondMerge_adpcm_mainGMEM_dec_del_dhx_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_del_dhx_0;
    loopCondMerge_adpcm_mainGMEM_rlt2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_rlt2_0;
    loopCondMerge_adpcm_mainGMEM_dec_szl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_szl_0;
    loopBbSelectMerge_adpcm_mainGMEM_ph1_0 -> [1, 0] loopInit_adpcm_mainGMEM_ph1_0;
    loopCondMerge_adpcm_mainGMEM_h_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_h_0;
    loopCondMerge_adpcm_mainGMEM_dec_ph_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_ph_0;
    loopCondMerge_adpcm_mainGMEM_delay_dltx_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_delay_dltx_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_rlt1_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_rlt1_0;
    loopCondMerge_adpcm_mainGMEM_qq4_code4_table_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_qq4_code4_table_1;
    loopBbSelectMerge_adpcm_mainGMEM_el_0 -> [1, 0] loopInit_adpcm_mainGMEM_el_0;
    loopCondMerge_adpcm_mainGMEM_qq4_code4_table_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_qq4_code4_table_0;
    loopCondMerge_adpcm_mainGMEM_h_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_h_1;
    interStateMerge_adpcm_mainGMEM_rh2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_rh2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_rh1_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_rh1_0;
    interStateMerge_adpcm_mainGMEM_dec_deth_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_deth_0;
    interStateMerge_adpcm_mainGMEM_dec_nbl_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_nbl_0;
    loopCondMerge_adpcm_mainGMEM_ah1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ah1_0;
    loopBbSelectMerge_adpcm_mainGMEM_xout1_0 -> [1, 0] loopInit_adpcm_mainGMEM_xout1_0;
    interStateMerge_adpcm_mainGMEM_dec_del_bph_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_del_bph_0;
    loopCondMerge_adpcm_mainGMEM_rl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_rl_0;
    interStateMerge_adpcm_mainlogsch_0 -> [1, 0] interStateInit_adpcm_mainlogsch_0;
    interStateMerge_adpcm_mainuppol2_0 -> [1, 0] interStateInit_adpcm_mainuppol2_0;
    interStateMerge_adpcm_mainGMEM_tqmf_0 -> [1, 0] interStateInit_adpcm_mainGMEM_tqmf_0;
    loopCondMerge_adpcm_mainGMEM_dlt_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dlt_0;
    loopCondMerge_adpcm_mainGMEM_ilr_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ilr_0;
    interStateMerge_adpcm_mainGMEM_dec_del_dhx_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_del_dhx_0;
    loopCondMerge_adpcm_mainGMEM_dec_sl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_sl_0;
    loopCondMerge_adpcm_mainGMEM_sph_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_sph_0;
    loopCondMerge_adpcm_mainGMEM_xs_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_xs_0;
    loopCondMerge_adpcm_mainGMEM_eh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_eh_0;
    interStateMerge_adpcm_mainGMEM_detl_0 -> [1, 0] interStateInit_adpcm_mainGMEM_detl_0;
    loopCondMerge_adpcm_mainGMEM_dec_rlt1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_rlt1_0;
    loopCondMerge_adpcm_mainGMEM_plt_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_plt_0;
    intraStateMerge_adpcm_mainGMEM_test_data_0 -> [1, 0] intraStateInit_adpcm_mainGMEM_test_data_0;
    loopBbSelectMerge_adpcm_mainGMEM_tqmf_0 -> [1, 0] loopInit_adpcm_mainGMEM_tqmf_0;
    interStateMerge_adpcm_mainGMEM_ih_0 -> [1, 0] interStateInit_adpcm_mainGMEM_ih_0;
    loopCondMerge_adpcm_mainGMEM_dec_spl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_spl_0;
    loopCondMerge_adpcm_mainlogsch_0 -> [1, 0] loopCondInit_adpcm_mainlogsch_0;
    loopCondMerge_adpcm_mainlogsch_1 -> [1, 0] loopCondInit_adpcm_mainlogsch_1;
    loopCondMerge_adpcm_mainGMEM_dec_rlt_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_rlt_0;
    loopBbSelectMerge_adpcm_mainGMEM_al2_0 -> [1, 0] loopInit_adpcm_mainGMEM_al2_0;
    loopCondMerge_adpcm_mainuppol2_1 -> [1, 0] loopCondInit_adpcm_mainuppol2_1;
    loopCondMerge_adpcm_mainuppol2_0 -> [1, 0] loopCondInit_adpcm_mainuppol2_0;
    loopBbSelectMerge_adpcm_mainfiltep_0 -> [1, 0] loopInit_adpcm_mainfiltep_0;
    loopBbSelectMerge_adpcm_mainfiltep_1 -> [1, 0] loopInit_adpcm_mainfiltep_1;
    loopBbSelectMerge_adpcm_mainGMEM_delay_bph_0 -> [1, 0] loopInit_adpcm_mainGMEM_delay_bph_0;
    loopBbSelectMerge_adpcm_mainGMEM_detl_0 -> [1, 0] loopInit_adpcm_mainGMEM_detl_0;
    interStateMerge_adpcm_mainGMEM_plt1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_plt1_0;
    loopBbSelectMerge_adpcm_mainGMEM_ph2_0 -> [1, 0] loopInit_adpcm_mainGMEM_ph2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_rlt2_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_rlt2_0;
    loopBbSelectMerge_adpcm_mainGMEM_delay_dhx_0 -> [1, 0] loopInit_adpcm_mainGMEM_delay_dhx_0;
    interStateMerge_adpcm_mainGMEM_dec_al1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_al1_0;
    loopBbSelectMerge_adpcm_mainGMEM_szh_0 -> [1, 0] loopInit_adpcm_mainGMEM_szh_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_dh_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_dh_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_rh2_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_rh2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_del_bph_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_del_bph_0;
    loopBbSelectMerge_adpcm_mainGMEM_sh_0 -> [1, 0] loopInit_adpcm_mainGMEM_sh_0;
    loopCondMerge_adpcm_mainGMEM_tqmf_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_tqmf_0;
    loopCondMerge_adpcm_mainGMEM_nbh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_nbh_0;
    interStateMerge_adpcm_mainGMEM_dec_ph1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_ph1_0;
    loopCondMerge_adpcm_mainGMEM_ph_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ph_0;
    loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_0 -> [1, 0] loopInit_adpcm_mainGMEM_wh_code_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_plt1_0 -> [1, 0] loopInit_adpcm_mainGMEM_plt1_0;
    loopBbSelectMerge_adpcm_mainGMEM_xout2_0 -> [1, 0] loopInit_adpcm_mainGMEM_xout2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_del_dhx_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_del_dhx_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_szl_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_szl_0;
    loopCondMerge_adpcm_mainGMEM_ah2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ah2_0;
    loopCondMerge_adpcm_mainGMEM_xd_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_xd_0;
    loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_1 -> [1, 0] loopInit_adpcm_mainGMEM_wh_code_table_1;
    loopCondMerge_adpcm_mainGMEM_xl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_xl_0;
    interStateMerge_adpcm_mainGMEM_wh_code_table_0 -> [1, 0] interStateInit_adpcm_mainGMEM_wh_code_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_0 -> [1, 0] loopInit_adpcm_mainGMEM_qq4_code4_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_1 -> [1, 0] loopInit_adpcm_mainGMEM_qq4_code4_table_1;
    loopCondMerge_adpcm_mainGMEM_detl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_detl_0;
    loopCondMerge_adpcm_mainGMEM_dec_nbl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_nbl_0;
    loopCondMerge_adpcm_mainGMEM_dec_rlt2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_rlt2_0;
    interStateMerge_adpcm_mainGMEM_dec_rlt1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_rlt1_0;
    loopBbSelectMerge_adpcm_mainGMEM_ah1_0 -> [1, 0] loopInit_adpcm_mainGMEM_ah1_0;
    loopCondMerge_adpcm_mainGMEM_ilb_table_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ilb_table_0;
    loopCondMerge_adpcm_mainGMEM_sl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_sl_0;
    loopBbSelectMerge_adpcm_mainGMEM_dlt_0 -> [1, 0] loopInit_adpcm_mainGMEM_dlt_0;
    loopCondMerge_adpcm_mainGMEM_plt1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_plt1_0;
    interStateMerge_adpcm_mainGMEM_nbl_0 -> [1, 0] interStateInit_adpcm_mainGMEM_nbl_0;
    loopBbSelectMerge_adpcm_mainGMEM_ilr_0 -> [1, 0] loopInit_adpcm_mainGMEM_ilr_0;
    loopCondMerge_adpcm_mainGMEM_ilb_table_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_ilb_table_1;
    loopCondMerge_adpcm_mainGMEM_qq2_code2_table_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_qq2_code2_table_0;
    loopCondMerge_adpcm_mainGMEM_qq2_code2_table_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_qq2_code2_table_1;
    interStateMerge_adpcm_mainGMEM_plt2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_plt2_0;
    adpcm_mainupzeroupzero_PP2_USE -> [1, 0] FAC_Init_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2;
    loopCondMerge_adpcm_mainGMEM_accumc_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_accumc_0;
    loopBbSelectMerge_adpcm_mainGMEM_plt_0 -> [1, 0] loopInit_adpcm_mainGMEM_plt_0;
    loopBbSelectMerge_adpcm_mainGMEM_ih_0 -> [1, 0] loopInit_adpcm_mainGMEM_ih_0;
    interStateMerge_adpcm_mainGMEM_dec_al2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_al2_0;
    adpcm_mainupzeroupzero_PP1_USE -> [1, 0] FAC_Init_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1;
    loopBbSelectMerge_adpcm_mainGMEM_sph_0 -> [1, 0] loopInit_adpcm_mainGMEM_sph_0;
    loopBbSelectMerge_adpcm_mainGMEM_ih_1 -> [1, 0] loopInit_adpcm_mainGMEM_ih_1;
    loopBbSelectMerge_adpcm_mainGMEM_dec_spl_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_spl_0;
    loopBbSelectMerge_adpcm_mainGMEM_xh_0 -> [1, 0] loopInit_adpcm_mainGMEM_xh_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_rlt_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_rlt_0;
    interStateMerge_adpcm_mainGMEM_dec_ph2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_ph2_0;
    loopBbSelectMerge_adpcm_mainlogscl_0 -> [1, 0] loopInit_adpcm_mainlogscl_0;
    loopBbSelectMerge_adpcm_mainupzero_0 -> [1, 0] loopInit_adpcm_mainupzero_0;
    loopBbSelectMerge_adpcm_mainupzero_1 -> [1, 0] loopInit_adpcm_mainupzero_1;
    loopBbSelectMerge_adpcm_mainGMEM_yh_0 -> [1, 0] loopInit_adpcm_mainGMEM_yh_0;
    loopBbSelectMerge_adpcm_mainGMEM_plt2_0 -> [1, 0] loopInit_adpcm_mainGMEM_plt2_0;
    loopBbSelectMerge_adpcm_mainlogscl_1 -> [1, 0] loopInit_adpcm_mainlogscl_1;
    loopBbSelectMerge_adpcm_mainGMEM_dh_0 -> [1, 0] loopInit_adpcm_mainGMEM_dh_0;
    loopCondMerge_adpcm_mainGMEM_dec_al1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_al1_0;
    loopCondMerge_adpcm_mainGMEM_rh1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_rh1_0;
    interStateMerge_adpcm_mainGMEM_qq4_code4_table_0 -> [1, 0] interStateInit_adpcm_mainGMEM_qq4_code4_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_detl_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_detl_0;
    loopBbSelectMerge_adpcm_mainGMEM_nbh_0 -> [1, 0] loopInit_adpcm_mainGMEM_nbh_0;
    interStateMerge_adpcm_mainGMEM_dec_rlt2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_rlt2_0;
    loopBbSelectMerge_adpcm_mainGMEM_decis_levl_0 -> [1, 0] loopInit_adpcm_mainGMEM_decis_levl_0;
    loopBbSelectMerge_adpcm_mainGMEM_ah2_0 -> [1, 0] loopInit_adpcm_mainGMEM_ah2_0;
    loopCondMerge_adpcm_mainGMEM_il_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_il_0;
    loopCondMerge_adpcm_mainGMEM_il_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_il_1;
    loopCondMerge_adpcm_mainGMEM_dec_ph1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_ph1_0;
    loopCondMerge_adpcm_mainGMEM_xout1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_xout1_0;
    intraStateMerge_adpcm_mainGMEM_xout1_0 -> [1, 0] intraStateInit_adpcm_mainGMEM_xout1_0;
    interStateMerge_adpcm_mainGMEM_al1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_al1_0;
    interStateMerge_adpcm_mainfiltep_0 -> [1, 0] interStateInit_adpcm_mainfiltep_0;
    loopCondMerge_adpcm_mainGMEM_plt2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_plt2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_nbl_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_nbl_0;
    loopBbSelectMerge_adpcm_mainfiltez_1 -> [1, 0] loopInit_adpcm_mainfiltez_1;
    loopBbSelectMerge_adpcm_mainfiltez_0 -> [1, 0] loopInit_adpcm_mainfiltez_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_plt1_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_plt1_0;
    interStateMerge_adpcm_mainGMEM_dec_ah1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_ah1_0;
    loopCondMerge_adpcm_mainGMEM_accumd_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_accumd_0;
    interStateMerge_adpcm_mainGMEM_ph1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_ph1_0;
    loopCondMerge_adpcm_mainGMEM_dl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dl_0;
    interStateMerge_adpcm_mainGMEM_delay_bpl_0 -> [1, 0] interStateInit_adpcm_mainGMEM_delay_bpl_0;
    loopBbSelectMerge_adpcm_mainGMEM_compressed_1 -> [1, 0] loopInit_adpcm_mainGMEM_compressed_1;
    loopBbSelectMerge_adpcm_mainGMEM_compressed_0 -> [1, 0] loopInit_adpcm_mainGMEM_compressed_0;
    loopCondMerge_adpcm_mainGMEM_dec_detl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_detl_0;
    loopBbSelectMerge_adpcm_mainGMEM_test_data_0 -> [1, 0] loopInit_adpcm_mainGMEM_test_data_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_ph_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_ph_0;
    loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_0 -> [1, 0] loopInit_adpcm_mainGMEM_wl_code_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_1 -> [1, 0] loopInit_adpcm_mainGMEM_wl_code_table_1;
    loopCondMerge_adpcm_mainfiltep_0 -> [1, 0] loopCondInit_adpcm_mainfiltep_0;
    loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_0 -> [1, 0] loopInit_adpcm_mainGMEM_qq2_code2_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_1 -> [1, 0] loopInit_adpcm_mainGMEM_qq2_code2_table_1;
    loopBbSelectMerge_adpcm_mainGMEM_delay_dltx_0 -> [1, 0] loopInit_adpcm_mainGMEM_delay_dltx_0;
    loopCondMerge_adpcm_mainGMEM_delay_bph_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_delay_bph_0;
    interStateMerge_adpcm_mainGMEM_wl_code_table_0 -> [1, 0] interStateInit_adpcm_mainGMEM_wl_code_table_0;
    loopCondMerge_adpcm_mainGMEM_dec_al2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_al2_0;
    loopCondMerge_adpcm_mainGMEM_rh2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_rh2_0;
    loopCondMerge_adpcm_mainGMEM_dec_plt1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_plt1_0;
    loopCondMerge_adpcm_mainfiltep_1 -> [1, 0] loopCondInit_adpcm_mainfiltep_1;
    loopCondMerge_adpcm_mainGMEM_delay_dhx_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_delay_dhx_0;
    loopBbSelectMerge_adpcm_mainGMEM_quant26bt_pos_0 -> [1, 0] loopInit_adpcm_mainGMEM_quant26bt_pos_0;
    loopCondMerge_adpcm_mainGMEM_dec_ph2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_ph2_0;
    loopCondMerge_adpcm_mainGMEM_szl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_szl_0;
    loopBbSelectMerge_adpcm_mainGMEM_rl_0 -> [1, 0] loopInit_adpcm_mainGMEM_rl_0;
    loopCondMerge_adpcm_mainGMEM_dec_del_bpl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_del_bpl_0;
    loopCondMerge_adpcm_mainGMEM_result_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_result_0;
    loopCondMerge_adpcm_mainGMEM_dec_szh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_szh_0;
    loopCondMerge_adpcm_mainGMEM_wh_code_table_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_wh_code_table_0;
    loopCondMerge_adpcm_mainGMEM_xout2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_xout2_0;
    intraStateMerge_adpcm_mainGMEM_xout2_0 -> [1, 0] intraStateInit_adpcm_mainGMEM_xout2_0;
    interStateMerge_adpcm_mainGMEM_al2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_al2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_al1_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_al1_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_sl_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_sl_0;
    loopBbSelectMerge_adpcm_mainGMEM_rh1_0 -> [1, 0] loopInit_adpcm_mainGMEM_rh1_0;
    interStateMerge_adpcm_mainGMEM_dec_nbh_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_nbh_0;
    loopBbSelectMerge_adpcm_mainGMEM_eh_0 -> [1, 0] loopInit_adpcm_mainGMEM_eh_0;
    loopBbSelectMerge_adpcm_mainGMEM_xs_0 -> [1, 0] loopInit_adpcm_mainGMEM_xs_0;
    interStateMerge_adpcm_mainGMEM_dec_ah2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_ah2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_plt2_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_plt2_0;
    interStateMerge_adpcm_mainGMEM_ph2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_ph2_0;
    loopCondMerge_adpcm_mainGMEM_wh_code_table_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_wh_code_table_1;
    loopBbSelectMerge_adpcm_mainGMEM_dec_ph1_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_ph1_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_del_dltx_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_del_dltx_0;
    interStateMerge_adpcm_mainGMEM_dec_detl_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_detl_0;
    loopCondMerge_adpcm_mainGMEM_rh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_rh_0;
    loopBbSelectMerge_adpcm_mainGMEM_quant26bt_neg_0 -> [1, 0] loopInit_adpcm_mainGMEM_quant26bt_neg_0;
    intraStateMerge_adpcm_mainGMEM_result_0 -> [1, 0] intraStateInit_adpcm_mainGMEM_result_0;
    interStateMerge_adpcm_mainGMEM_dec_del_bpl_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_del_bpl_0;
    interStateMerge_adpcm_mainlogscl_0 -> [1, 0] interStateInit_adpcm_mainlogscl_0;
    interStateMerge_adpcm_mainupzero_0 -> [1, 0] interStateInit_adpcm_mainupzero_0;
    loopCondMerge_adpcm_mainGMEM_dec_sh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_sh_0;
    loopCondMerge_adpcm_mainGMEM_dec_ah1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_ah1_0;
    interStateMerge_adpcm_mainGMEM_deth_0 -> [1, 0] interStateInit_adpcm_mainGMEM_deth_0;
    loopBbSelectMerge_adpcm_mainscalel_0 -> [1, 0] loopInit_adpcm_mainscalel_0;
    interStateMerge_adpcm_mainGMEM_qq2_code2_table_0 -> [1, 0] interStateInit_adpcm_mainGMEM_qq2_code2_table_0;
    loopBbSelectMerge_adpcm_mainscalel_1 -> [1, 0] loopInit_adpcm_mainscalel_1;
    loopCondMerge_adpcm_mainGMEM_dec_plt2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_plt2_0;
    loopCondMerge_adpcm_mainGMEM_dec_dlt_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_dlt_0;
    loopCondMerge_adpcm_mainGMEM_spl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_spl_0;
    loopCondMerge_adpcm_mainGMEM_el_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_el_0;
    interStateMerge_adpcm_mainGMEM_dec_plt1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_plt1_0;
    loopCondMerge_adpcm_mainGMEM_rlt_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_rlt_0;
    loopBbSelectMerge_adpcm_mainGMEM_ph_0 -> [1, 0] loopInit_adpcm_mainGMEM_ph_0;
    loopCondMerge_adpcm_mainGMEM_dec_sph_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_sph_0;
    loopBbSelectMerge_adpcm_mainGMEM_xd_0 -> [1, 0] loopInit_adpcm_mainGMEM_xd_0;
    interStateMerge_adpcm_mainGMEM_il_0 -> [1, 0] interStateInit_adpcm_mainGMEM_il_0;
    loopCondMerge_adpcm_mainGMEM_dec_del_dltx_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_del_dltx_0;
    loopCondMerge_adpcm_mainGMEM_dec_plt_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_plt_0;
    loopCondMerge_adpcm_mainlogscl_0 -> [1, 0] loopCondInit_adpcm_mainlogscl_0;
    loopCondMerge_adpcm_mainupzero_0 -> [1, 0] loopCondInit_adpcm_mainupzero_0;
    loopBbSelectMerge_adpcm_mainGMEM_deth_0 -> [1, 0] loopInit_adpcm_mainGMEM_deth_0;
    loopCondMerge_adpcm_mainupzero_1 -> [1, 0] loopCondInit_adpcm_mainupzero_1;
    loopCondMerge_adpcm_mainlogscl_1 -> [1, 0] loopCondInit_adpcm_mainlogscl_1;
    interStateMerge_adpcm_mainGMEM_ah1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_ah1_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_al2_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_al2_0;
    loopBbSelectMerge_adpcm_mainGMEM_rh2_0 -> [1, 0] loopInit_adpcm_mainGMEM_rh2_0;
    loopBbSelectMerge_adpcm_mainGMEM_delay_bpl_0 -> [1, 0] loopInit_adpcm_mainGMEM_delay_bpl_0;
    loopBbSelectMerge_adpcm_mainGMEM_xl_0 -> [1, 0] loopInit_adpcm_mainGMEM_xl_0;
    interStateMerge_adpcm_mainfiltez_0 -> [1, 0] interStateInit_adpcm_mainfiltez_0;
    adpcm_mainlogschGMEM_wh_code_table_USE -> [1, 0] FAC_Init_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table;
    loopBbSelectMerge_adpcm_mainGMEM_dec_ph2_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_ph2_0;
    loopBbSelectMerge_adpcm_mainGMEM_szl_0 -> [1, 0] loopInit_adpcm_mainGMEM_szl_0;
    loopBbSelectMerge_adpcm_mainuppol1_0 -> [1, 0] loopInit_adpcm_mainuppol1_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_del_bpl_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_del_bpl_0;
    loopBbSelectMerge_adpcm_mainuppol1_1 -> [1, 0] loopInit_adpcm_mainuppol1_1;
    loopBbSelectMerge_adpcm_mainGMEM_sl_0 -> [1, 0] loopInit_adpcm_mainGMEM_sl_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_szh_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_szh_0;
    loopCondMerge_adpcm_mainGMEM_nbl_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_nbl_0;
    interStateMerge_adpcm_mainGMEM_dec_rh1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_rh1_0;
    adpcm_mainlogsclGMEM_wl_code_table_USE -> [1, 0] FAC_Init_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table;
    loopCondMerge_adpcm_mainGMEM_xh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_xh_0;
    interStateMerge_adpcm_mainGMEM_ilb_table_0 -> [1, 0] interStateInit_adpcm_mainGMEM_ilb_table_0;
    loopBbSelectMerge_adpcm_mainGMEM_h_0 -> [1, 0] loopInit_adpcm_mainGMEM_h_0;
    loopCondMerge_adpcm_mainGMEM_deth_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_deth_0;
    loopCondMerge_adpcm_mainGMEM_dec_ah2_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_ah2_0;
    adpcm_mainfiltezfiltez_PP0_USE -> [1, 0] FAC_Init_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0;
    loopBbSelectMerge_adpcm_mainGMEM_accumc_0 -> [1, 0] loopInit_adpcm_mainGMEM_accumc_0;
    loopCondMerge_adpcm_mainGMEM_dec_nbh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_nbh_0;
    loopCondMerge_adpcm_mainfiltez_0 -> [1, 0] loopCondInit_adpcm_mainfiltez_0;
    loopBbSelectMerge_adpcm_mainGMEM_h_1 -> [1, 0] loopInit_adpcm_mainGMEM_h_1;
    loopCondMerge_adpcm_mainfiltez_1 -> [1, 0] loopCondInit_adpcm_mainfiltez_1;
    adpcm_mainfiltezfiltez_PP1_USE -> [1, 0] FAC_Init_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1;
    interStateMerge_adpcm_mainGMEM_dec_plt2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_plt2_0;
    adpcm_mainscalelGMEM_ilb_table_USE -> [1, 0] FAC_Init_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table;
    loopCondMerge_adpcm_mainGMEM_dec_dh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_dh_0;
    loopCondMerge_adpcm_mainGMEM_test_data_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_test_data_0;
    interStateMerge_adpcm_mainGMEM_compressed_0 -> [1, 0] interStateInit_adpcm_mainGMEM_compressed_0;
    loopCondMerge_adpcm_mainGMEM_sh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_sh_0;
    interStateMerge_adpcm_mainGMEM_nbh_0 -> [1, 0] interStateInit_adpcm_mainGMEM_nbh_0;
    interStateMerge_adpcm_mainGMEM_ah2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_ah2_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_ah1_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_ah1_0;
    loopCondMerge_adpcm_mainGMEM_wl_code_table_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_wl_code_table_0;
    loopCondMerge_adpcm_mainGMEM_wl_code_table_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_wl_code_table_1;
    interStateMerge_adpcm_mainGMEM_rlt1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_rlt1_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_dlt_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_dlt_0;
    loopBbSelectMerge_adpcm_mainGMEM_spl_0 -> [1, 0] loopInit_adpcm_mainGMEM_spl_0;
    loopBbSelectMerge_adpcm_mainGMEM_rlt_0 -> [1, 0] loopInit_adpcm_mainGMEM_rlt_0;
    interStateMerge_adpcm_mainGMEM_delay_dltx_0 -> [1, 0] interStateInit_adpcm_mainGMEM_delay_dltx_0;
    loopCondMerge_adpcm_mainGMEM_qq6_code6_table_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_qq6_code6_table_0;
    interStateMerge_adpcm_mainGMEM_accumc_0 -> [1, 0] interStateInit_adpcm_mainGMEM_accumc_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_sph_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_sph_0;
    loopBbSelectMerge_adpcm_mainGMEM_il_1 -> [1, 0] loopInit_adpcm_mainGMEM_il_1;
    loopBbSelectMerge_adpcm_mainGMEM_il_0 -> [1, 0] loopInit_adpcm_mainGMEM_il_0;
    loopBbSelectMerge_adpcm_mainlogsch_0 -> [1, 0] loopInit_adpcm_mainlogsch_0;
    loopBbSelectMerge_adpcm_mainlogsch_1 -> [1, 0] loopInit_adpcm_mainlogsch_1;
    loopCondMerge_adpcm_mainGMEM_quant26bt_pos_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_quant26bt_pos_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_plt_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_plt_0;
    loopBbSelectMerge_adpcm_mainuppol2_1 -> [1, 0] loopInit_adpcm_mainuppol2_1;
    interStateMerge_adpcm_mainGMEM_dec_rh2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_dec_rh2_0;
    loopCondMerge_adpcm_mainGMEM_al1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_al1_0;
    loopBbSelectMerge_adpcm_mainGMEM_rlt1_0 -> [1, 0] loopInit_adpcm_mainGMEM_rlt1_0;
    loopBbSelectMerge_adpcm_mainuppol2_0 -> [1, 0] loopInit_adpcm_mainuppol2_0;
    loopBbSelectMerge_adpcm_mainGMEM_accumd_0 -> [1, 0] loopInit_adpcm_mainGMEM_accumd_0;
    loopCondMerge_adpcm_mainGMEM_ph1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ph1_0;
    loopBbSelectMerge_adpcm_mainGMEM_dl_0 -> [1, 0] loopInit_adpcm_mainGMEM_dl_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_deth_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_deth_0;
    loopCondMerge_adpcm_mainGMEM_ih_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_ih_0;
    loopCondMerge_adpcm_mainGMEM_ih_1 -> [1, 0] loopCondInit_adpcm_mainGMEM_ih_1;
    interStateMerge_adpcm_mainscalel_0 -> [1, 0] interStateInit_adpcm_mainscalel_0;
    loopCondMerge_adpcm_mainGMEM_dec_rh1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dec_rh1_0;
    loopBbSelectMerge_adpcm_mainGMEM_nbl_0 -> [1, 0] loopInit_adpcm_mainGMEM_nbl_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_nbh_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_nbh_0;
    loopCondMerge_adpcm_mainGMEM_quant26bt_neg_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_quant26bt_neg_0;
    loopCondMerge_adpcm_mainGMEM_yh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_yh_0;
    loopBbSelectMerge_adpcm_mainGMEM_dec_ah2_0 -> [1, 0] loopInit_adpcm_mainGMEM_dec_ah2_0;
    loopCondMerge_adpcm_mainGMEM_rlt1_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_rlt1_0;
    interStateMerge_adpcm_mainGMEM_rlt2_0 -> [1, 0] interStateInit_adpcm_mainGMEM_rlt2_0;
    loopCondMerge_adpcm_mainGMEM_dh_0 -> [1, 0] loopCondInit_adpcm_mainGMEM_dh_0;
    interStateMerge_adpcm_mainGMEM_delay_bph_0 -> [1, 0] interStateInit_adpcm_mainGMEM_delay_bph_0;
    loopCondMerge_adpcm_mainscalel_0 -> [1, 0] loopCondInit_adpcm_mainscalel_0;
    interStateMerge_adpcm_mainGMEM_rh1_0 -> [1, 0] interStateInit_adpcm_mainGMEM_rh1_0;
    loopCondMerge_adpcm_mainscalel_1 -> [1, 0] loopCondInit_adpcm_mainscalel_1;
    {loopOr_adpcm_mainscalel_1} const_adpcm_mainscalel__0_1_, adpcm_main_I24_scalel_faked_0_USE -> loopBbSelectMerge_adpcm_mainscalel_1;
    {interStateSplit_adpcm_mainGMEM_dec_nbl_0_R} adpcm_main_I0_GMEM_dec_nbl_faked_2, adpcm_main_I24_GMEM_dec_nbl_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_nbl_2_0;
    {FAC_Init_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table} FAC__Buff_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table, FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_R -> Merge_FAC_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table;
    {loopCondInit_adpcm_mainGMEM_dec_plt1_0} const_adpcm_mainGMEM_dec_plt1__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_plt1_0;
    {interStateInit_adpcm_mainGMEM_al2_0} adpcm_main_I0_GMEM_al2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_al2_0_R -> interEnablerMerge_adpcm_mainGMEM_al2_0;
    {loopOr_adpcm_mainGMEM_xd_0} const_adpcm_mainGMEM_xd__0_0_, adpcm_main_I24_GMEM_xd_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_xd_0;
    {FAC_Init_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table} FAC__Buff_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table, FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_R -> Merge_FAC_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table;
    {interStateInit_adpcm_mainGMEM_dec_nbh_0} adpcm_main_I0_GMEM_dec_nbh_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_nbh_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_nbh_0;
    {loopCondInit_adpcm_mainGMEM_wl_code_table_0} const_adpcm_mainGMEM_wl_code_table__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_wl_code_table_0;
    {loopOr_adpcm_mainGMEM_deth_0} const_adpcm_mainGMEM_deth__0_0_, adpcm_main_I10_GMEM_deth_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_deth_0;
    {loopInit_adpcm_mainGMEM_dec_ah1_0} loopCondMerge_adpcm_mainGMEM_dec_ah1_0, loopCondSelectSplit_adpcm_mainGMEM_dec_ah1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_ah1_0;
    {interStateInit_adpcm_mainGMEM_delay_dltx_0} adpcm_main_I0_GMEM_delay_dltx_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_delay_dltx_0_R -> interEnablerMerge_adpcm_mainGMEM_delay_dltx_0;
    {loopCondInit_adpcm_mainGMEM_wl_code_table_1} const_adpcm_mainGMEM_wl_code_table__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_wl_code_table_1;
    {interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_R} adpcm_main_I0_GMEM_dec_del_dltx_faked_2, adpcm_main_I24_GMEM_dec_del_dltx_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_del_dltx_2_0;
    {loopOr_adpcm_mainGMEM_dec_al2_0} const_adpcm_mainGMEM_dec_al2__0_0_, adpcm_main_I24_GMEM_dec_al2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_al2_0;
    {loopOr_adpcm_mainGMEM_delay_bpl_0} const_adpcm_mainGMEM_delay_bpl__0_0_, adpcm_main_I10_GMEM_delay_bpl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_delay_bpl_0;
    {interStateSplit_adpcm_mainuppol2_0_R} adpcm_main_I10_uppol2_faked_3, adpcm_main_I24_uppol2_faked_3 -> interArgMerge_adpcm_mainuppol2_3_0;
    {interStateSplit_adpcm_mainGMEM_wh_code_table_0_R} adpcm_main_I10_GMEM_wh_code_table_faked_1, adpcm_main_I24_GMEM_wh_code_table_faked_1 -> interArgMerge_adpcm_mainGMEM_wh_code_table_1_0;
    {loopInit_adpcm_mainGMEM_dec_dlt_0} loopCondMerge_adpcm_mainGMEM_dec_dlt_0, loopCondSelectSplit_adpcm_mainGMEM_dec_dlt_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_dlt_0;
    {interStateSplit_adpcm_mainGMEM_rlt1_0_R} adpcm_main_I0_GMEM_rlt1_faked_0, adpcm_main_I10_GMEM_rlt1_faked_0 -> interArgMerge_adpcm_mainGMEM_rlt1_0_0;
    {interStateSplit_adpcm_mainGMEM_ilb_table_0_R} adpcm_main_I10_GMEM_ilb_table_faked_1, adpcm_main_I24_GMEM_ilb_table_faked_1 -> interArgMerge_adpcm_mainGMEM_ilb_table_1_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_rlt1_0} interStateInv_adpcm_mainGMEM_dec_rlt1_0, interStateSplit_adpcm_mainGMEM_dec_rlt1_0_R -> interStateMerge_adpcm_mainGMEM_dec_rlt1_0;
    {FAC_Init_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1} FAC__Buff_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1, FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_R -> Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1;
    {interStateSplit_adpcm_mainGMEM_h_0_R} adpcm_main_I10_GMEM_h_faked_1, adpcm_main_I24_GMEM_h_faked_1 -> interArgMerge_adpcm_mainGMEM_h_1_0;
    {interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_R} adpcm_main_I10_GMEM_qq4_code4_table_faked_0, adpcm_main_I24_GMEM_qq4_code4_table_faked_0 -> interArgMerge_adpcm_mainGMEM_qq4_code4_table_0_0;
    {loopOr_adpcm_mainGMEM_szl_0} const_adpcm_mainGMEM_szl__0_0_, adpcm_main_I10_GMEM_szl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_szl_0;
    {interStateInit_adpcm_mainGMEM_dec_del_bpl_0} adpcm_main_I0_GMEM_dec_del_bpl_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_del_bpl_0;
    {interStateInit_adpcm_mainuppol2_0} loopBbSelectSplit_adpcm_mainuppol2_0_R, loopBbSelectSplit_adpcm_mainuppol2_1_R -> interEnablerMerge_adpcm_mainuppol2_0;
    {interStateSplit_adpcm_mainGMEM_delay_dltx_0_R} adpcm_main_I0_GMEM_delay_dltx_faked_2, adpcm_main_I10_GMEM_delay_dltx_faked_2 -> interArgMerge_adpcm_mainGMEM_delay_dltx_2_0;
    {loopInit_adpcm_mainuppol2_0} loopCondMerge_adpcm_mainuppol2_0, loopCondSelectSplit_adpcm_mainuppol2_0_R -> loopCondSelectMerge_adpcm_mainuppol2_0;
    {loopCondInit_adpcm_mainGMEM_rl_0} const_adpcm_mainGMEM_rl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_rl_0;
    {loopOr_adpcm_mainGMEM_sl_0} const_adpcm_mainGMEM_sl__0_0_, adpcm_main_I10_GMEM_sl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_sl_0;
    {loopOr_adpcm_mainGMEM_dec_szh_0} const_adpcm_mainGMEM_dec_szh__0_0_, adpcm_main_I24_GMEM_dec_szh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_szh_0;
    {loopInit_adpcm_mainuppol2_1} loopCondMerge_adpcm_mainuppol2_1, loopCondSelectSplit_adpcm_mainuppol2_1_R -> loopCondSelectMerge_adpcm_mainuppol2_1;
    {intraStateInit_adpcm_mainGMEM_result_0} intraEnabler_adpcm_mainGMEM_result_0, intraEnabler_adpcm_mainGMEM_result_1 -> intraEnablerMerge_adpcm_mainGMEM_result_0;
    {loopInit_adpcm_mainGMEM_rlt1_0} loopCondMerge_adpcm_mainGMEM_rlt1_0, loopCondSelectSplit_adpcm_mainGMEM_rlt1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_rlt1_0;
    {interStateSplit_adpcm_mainGMEM_tqmf_0_R} adpcm_main_I0_GMEM_tqmf_faked_1, adpcm_main_I10_GMEM_tqmf_faked_1 -> interArgMerge_adpcm_mainGMEM_tqmf_1_0;
    {loopOr_adpcm_mainGMEM_h_0} const_adpcm_mainGMEM_h__0_0_, adpcm_main_I10_GMEM_h_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_h_0;
    {loopCondInit_adpcm_mainGMEM_dec_al1_0} const_adpcm_mainGMEM_dec_al1__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_al1_0;
    {loopCondInit_adpcm_mainGMEM_dec_sl_0} const_adpcm_mainGMEM_dec_sl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_sl_0;
    {loopCondInit_adpcm_mainGMEM_xs_0} const_adpcm_mainGMEM_xs__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_xs_0;
    {interStateInit_adpcm_mainGMEM_dec_rlt2_0} adpcm_main_I0_GMEM_dec_rlt2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_rlt2_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_rlt2_0;
    {loopInit_adpcm_mainGMEM_accumd_0} loopCondMerge_adpcm_mainGMEM_accumd_0, loopCondSelectSplit_adpcm_mainGMEM_accumd_0_R -> loopCondSelectMerge_adpcm_mainGMEM_accumd_0;
    {interStateSplit_adpcm_mainGMEM_al2_0_R} adpcm_main_I0_GMEM_al2_faked_1, adpcm_main_I10_GMEM_al2_faked_1 -> interArgMerge_adpcm_mainGMEM_al2_1_0;
    {loopOr_adpcm_mainGMEM_h_1} const_adpcm_mainGMEM_h__0_1_, adpcm_main_I24_GMEM_h_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_h_1;
    {loopInit_adpcm_mainGMEM_dl_0} loopCondMerge_adpcm_mainGMEM_dl_0, loopCondSelectSplit_adpcm_mainGMEM_dl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dl_0;
    {interEnablerMerge_adpcm_mainGMEM_accumc_0} interStateInv_adpcm_mainGMEM_accumc_0, interStateSplit_adpcm_mainGMEM_accumc_0_R -> interStateMerge_adpcm_mainGMEM_accumc_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_nbl_0} interStateInv_adpcm_mainGMEM_dec_nbl_0, interStateSplit_adpcm_mainGMEM_dec_nbl_0_R -> interStateMerge_adpcm_mainGMEM_dec_nbl_0;
    {interStateSplit_adpcm_mainGMEM_dec_ah2_0_R} adpcm_main_I0_GMEM_dec_ah2_faked_0, adpcm_main_I24_GMEM_dec_ah2_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_ah2_0_0;
    {interStateSplit_adpcm_mainGMEM_dec_ah1_0_R} adpcm_main_I0_GMEM_dec_ah1_faked_2, adpcm_main_I24_GMEM_dec_ah1_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_ah1_2_0;
    {interStateSplit_adpcm_mainGMEM_detl_0_R} adpcm_main_I0_GMEM_detl_faked_0, adpcm_main_I10_GMEM_detl_faked_0 -> interArgMerge_adpcm_mainGMEM_detl_0_0;
    {interStateSplit_adpcm_mainGMEM_ph1_0_R} adpcm_main_I0_GMEM_ph1_faked_0, adpcm_main_I10_GMEM_ph1_faked_0 -> interArgMerge_adpcm_mainGMEM_ph1_0_0;
    {loopInit_adpcm_mainGMEM_dec_deth_0} loopCondMerge_adpcm_mainGMEM_dec_deth_0, loopCondSelectSplit_adpcm_mainGMEM_dec_deth_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_deth_0;
    {interStateSplit_adpcm_mainGMEM_dec_rlt1_0_R} adpcm_main_I0_GMEM_dec_rlt1_faked_0, adpcm_main_I24_GMEM_dec_rlt1_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_rlt1_0_0;
    {loopCondInit_adpcm_mainGMEM_dec_plt2_0} const_adpcm_mainGMEM_dec_plt2__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_plt2_0;
    {interEnablerMerge_adpcm_mainlogscl_0} interStateInv_adpcm_mainlogscl_0, interStateSplit_adpcm_mainlogscl_0_R -> interStateMerge_adpcm_mainlogscl_0;
    {interEnablerMerge_adpcm_mainupzero_0} interStateInv_adpcm_mainupzero_0, interStateSplit_adpcm_mainupzero_0_R -> interStateMerge_adpcm_mainupzero_0;
    {loopInit_adpcm_mainGMEM_dec_ah2_0} loopCondMerge_adpcm_mainGMEM_dec_ah2_0, loopCondSelectSplit_adpcm_mainGMEM_dec_ah2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_ah2_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_dhx_0} interStateInv_adpcm_mainGMEM_dec_del_dhx_0, interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_R -> interStateMerge_adpcm_mainGMEM_dec_del_dhx_0;
    {interStateSplit_adpcm_mainGMEM_ilb_table_0_R} adpcm_main_I10_GMEM_ilb_table_faked_2, adpcm_main_I24_GMEM_ilb_table_faked_2 -> interArgMerge_adpcm_mainGMEM_ilb_table_2_0;
    {interStateSplit_adpcm_mainuppol2_0_R} adpcm_main_I10_uppol2_faked_4, adpcm_main_I24_uppol2_faked_4 -> interArgMerge_adpcm_mainuppol2_4_0;
    {loopOr_adpcm_mainGMEM_spl_0} const_adpcm_mainGMEM_spl__0_0_, adpcm_main_I10_GMEM_spl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_spl_0;
    {interStateSplit_adpcm_mainGMEM_wh_code_table_0_R} adpcm_main_I10_GMEM_wh_code_table_faked_2, adpcm_main_I24_GMEM_wh_code_table_faked_2 -> interArgMerge_adpcm_mainGMEM_wh_code_table_2_0;
    {interStateSplit_adpcm_mainGMEM_rlt1_0_R} adpcm_main_I0_GMEM_rlt1_faked_1, adpcm_main_I10_GMEM_rlt1_faked_1 -> interArgMerge_adpcm_mainGMEM_rlt1_1_0;
    {loopCondInit_adpcm_mainscalel_0} const_adpcm_mainscalel__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainscalel_0;
    {loopCondInit_adpcm_mainscalel_1} const_adpcm_mainscalel__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainscalel_1;
    {interEnablerMerge_adpcm_mainGMEM_dec_rlt2_0} interStateInv_adpcm_mainGMEM_dec_rlt2_0, interStateSplit_adpcm_mainGMEM_dec_rlt2_0_R -> interStateMerge_adpcm_mainGMEM_dec_rlt2_0;
    {loopOr_adpcm_mainGMEM_rlt_0} const_adpcm_mainGMEM_rlt__0_0_, adpcm_main_I10_GMEM_rlt_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_rlt_0;
    {loopOr_adpcm_mainGMEM_dec_sph_0} const_adpcm_mainGMEM_dec_sph__0_0_, adpcm_main_I24_GMEM_dec_sph_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_sph_0;
    {interStateSplit_adpcm_mainGMEM_h_0_R} adpcm_main_I10_GMEM_h_faked_2, adpcm_main_I24_GMEM_h_faked_2 -> interArgMerge_adpcm_mainGMEM_h_2_0;
    {loopOr_adpcm_mainGMEM_il_0} const_adpcm_mainGMEM_il__0_0_, adpcm_main_I10_GMEM_il_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_il_0;
    {interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_R} adpcm_main_I10_GMEM_qq4_code4_table_faked_1, adpcm_main_I24_GMEM_qq4_code4_table_faked_1 -> interArgMerge_adpcm_mainGMEM_qq4_code4_table_1_0;
    {loopOr_adpcm_mainlogsch_0} const_adpcm_mainlogsch__0_0_, adpcm_main_I10_logsch_faked_0_USE -> loopBbSelectMerge_adpcm_mainlogsch_0;
    {loopOr_adpcm_mainlogsch_1} const_adpcm_mainlogsch__0_1_, adpcm_main_I24_logsch_faked_0_USE -> loopBbSelectMerge_adpcm_mainlogsch_1;
    {loopCondInit_adpcm_mainGMEM_xd_0} const_adpcm_mainGMEM_xd__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_xd_0;
    {loopOr_adpcm_mainGMEM_dec_plt_0} const_adpcm_mainGMEM_dec_plt__0_0_, adpcm_main_I24_GMEM_dec_plt_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_plt_0;
    {interStateSplit_adpcm_mainGMEM_dec_ph2_0_R} adpcm_main_I0_GMEM_dec_ph2_faked_2, adpcm_main_I24_GMEM_dec_ph2_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_ph2_2_0;
    {loopOr_adpcm_mainGMEM_il_1} const_adpcm_mainGMEM_il__0_1_, adpcm_main_I24_GMEM_il_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_il_1;
    {interStateSplit_adpcm_mainGMEM_dec_detl_0_R} adpcm_main_I0_GMEM_dec_detl_faked_0, adpcm_main_I24_GMEM_dec_detl_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_detl_0_0;
    {loopInit_adpcm_mainGMEM_rlt2_0} loopCondMerge_adpcm_mainGMEM_rlt2_0, loopCondSelectSplit_adpcm_mainGMEM_rlt2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_rlt2_0;
    {loopCondInit_adpcm_mainGMEM_deth_0} const_adpcm_mainGMEM_deth__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_deth_0;
    {interStateSplit_adpcm_mainGMEM_tqmf_0_R} adpcm_main_I0_GMEM_tqmf_faked_2, adpcm_main_I10_GMEM_tqmf_faked_2 -> interArgMerge_adpcm_mainGMEM_tqmf_2_0;
    {loopCondInit_adpcm_mainGMEM_dec_al2_0} const_adpcm_mainGMEM_dec_al2__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_al2_0;
    {loopCondInit_adpcm_mainGMEM_delay_bpl_0} const_adpcm_mainGMEM_delay_bpl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_delay_bpl_0;
    {FAC_Init_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0} FAC__Buff_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0, FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_R -> Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0;
    {interStateSplit_adpcm_mainGMEM_al2_0_R} adpcm_main_I0_GMEM_al2_faked_2, adpcm_main_I10_GMEM_al2_faked_2 -> interArgMerge_adpcm_mainGMEM_al2_2_0;
    {interEnablerMerge_adpcm_mainGMEM_accumd_0} interStateInv_adpcm_mainGMEM_accumd_0, interStateSplit_adpcm_mainGMEM_accumd_0_R -> interStateMerge_adpcm_mainGMEM_accumd_0;
    {interStateSplit_adpcm_mainGMEM_dec_ah2_0_R} adpcm_main_I0_GMEM_dec_ah2_faked_1, adpcm_main_I24_GMEM_dec_ah2_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_ah2_1_0;
    {interStateInit_adpcm_mainGMEM_nbh_0} adpcm_main_I0_GMEM_nbh_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_nbh_0_R -> interEnablerMerge_adpcm_mainGMEM_nbh_0;
    {interStateSplit_adpcm_mainGMEM_detl_0_R} adpcm_main_I0_GMEM_detl_faked_1, adpcm_main_I10_GMEM_detl_faked_1 -> interArgMerge_adpcm_mainGMEM_detl_1_0;
    {interStateSplit_adpcm_mainGMEM_ph1_0_R} adpcm_main_I0_GMEM_ph1_faked_1, adpcm_main_I10_GMEM_ph1_faked_1 -> interArgMerge_adpcm_mainGMEM_ph1_1_0;
    {loopCondInit_adpcm_mainGMEM_szl_0} const_adpcm_mainGMEM_szl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_szl_0;
    {loopInit_adpcm_mainGMEM_rh_0} loopCondMerge_adpcm_mainGMEM_rh_0, loopCondSelectSplit_adpcm_mainGMEM_rh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_rh_0;
    {loopOr_adpcm_mainGMEM_nbl_0} const_adpcm_mainGMEM_nbl__0_0_, adpcm_main_I10_GMEM_nbl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_nbl_0;
    {interStateSplit_adpcm_mainGMEM_dec_rlt1_0_R} adpcm_main_I0_GMEM_dec_rlt1_faked_1, adpcm_main_I24_GMEM_dec_rlt1_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_rlt1_1_0;
    {loopInit_adpcm_mainGMEM_al1_0} loopCondMerge_adpcm_mainGMEM_al1_0, loopCondSelectSplit_adpcm_mainGMEM_al1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_al1_0;
    {loopCondInit_adpcm_mainGMEM_sl_0} const_adpcm_mainGMEM_sl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_sl_0;
    {loopCondInit_adpcm_mainGMEM_dec_szh_0} const_adpcm_mainGMEM_dec_szh__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_szh_0;
    {interStateSplit_adpcm_mainGMEM_dec_rh1_0_R} adpcm_main_I0_GMEM_dec_rh1_faked_0, adpcm_main_I24_GMEM_dec_rh1_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_rh1_0_0;
    {interEnablerMerge_adpcm_mainGMEM_ilb_table_0} interStateInv_adpcm_mainGMEM_ilb_table_0, interStateSplit_adpcm_mainGMEM_ilb_table_0_R -> interStateMerge_adpcm_mainGMEM_ilb_table_0;
    {loopInit_adpcm_mainGMEM_dec_sh_0} loopCondMerge_adpcm_mainGMEM_dec_sh_0, loopCondSelectSplit_adpcm_mainGMEM_dec_sh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_sh_0;
    {loopCondInit_adpcm_mainGMEM_h_0} const_adpcm_mainGMEM_h__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_h_0;
    {loopCondInit_adpcm_mainGMEM_h_1} const_adpcm_mainGMEM_h__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_h_1;
    {interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_R} adpcm_main_I0_GMEM_dec_del_bpl_faked_0, adpcm_main_I24_GMEM_dec_del_bpl_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_del_bpl_0_0;
    {loopOr_adpcm_mainGMEM_dec_nbh_0} const_adpcm_mainGMEM_dec_nbh__0_0_, adpcm_main_I24_GMEM_dec_nbh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_nbh_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_ph1_0} interStateInv_adpcm_mainGMEM_dec_ph1_0, interStateSplit_adpcm_mainGMEM_dec_ph1_0_R -> interStateMerge_adpcm_mainGMEM_dec_ph1_0;
    {interStateSplit_adpcm_mainGMEM_rlt2_0_R} adpcm_main_I0_GMEM_rlt2_faked_0, adpcm_main_I10_GMEM_rlt2_faked_0 -> interArgMerge_adpcm_mainGMEM_rlt2_0_0;
    {interStateSplit_adpcm_mainGMEM_rlt1_0_R} adpcm_main_I0_GMEM_rlt1_faked_2, adpcm_main_I10_GMEM_rlt1_faked_2 -> interArgMerge_adpcm_mainGMEM_rlt1_2_0;
    {loopInit_adpcm_mainGMEM_el_0} loopCondMerge_adpcm_mainGMEM_el_0, loopCondSelectSplit_adpcm_mainGMEM_el_0_R -> loopCondSelectMerge_adpcm_mainGMEM_el_0;
    {loopInit_adpcm_mainGMEM_dec_rh1_0} loopCondMerge_adpcm_mainGMEM_dec_rh1_0, loopCondSelectSplit_adpcm_mainGMEM_dec_rh1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_rh1_0;
    {interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_R} adpcm_main_I10_GMEM_qq4_code4_table_faked_2, adpcm_main_I24_GMEM_qq4_code4_table_faked_2 -> interArgMerge_adpcm_mainGMEM_qq4_code4_table_2_0;
    {intraEnablerMerge_adpcm_mainGMEM_test_data_0} intraStateInv_adpcm_mainGMEM_test_data_0, intraStateSplit_adpcm_mainGMEM_test_data_0_R -> intraStateMerge_adpcm_mainGMEM_test_data_0;
    {loopOr_adpcm_mainGMEM_ilb_table_0} const_adpcm_mainGMEM_ilb_table__0_0_, adpcm_main_I10_GMEM_ilb_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ilb_table_0;
    {loopOr_adpcm_mainGMEM_ilb_table_1} const_adpcm_mainGMEM_ilb_table__0_1_, adpcm_main_I24_GMEM_ilb_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ilb_table_1;
    {loopOr_adpcm_mainGMEM_result_0} const_adpcm_mainGMEM_result__0_0_, intraFinalSplit_adpcm_mainGMEM_result_0_L -> loopBbSelectMerge_adpcm_mainGMEM_result_0;
    {loopInit_adpcm_mainGMEM_xout1_0} loopCondMerge_adpcm_mainGMEM_xout1_0, loopCondSelectSplit_adpcm_mainGMEM_xout1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_xout1_0;
    {interStateInit_adpcm_mainGMEM_deth_0} adpcm_main_I0_GMEM_deth_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_deth_0_R -> interEnablerMerge_adpcm_mainGMEM_deth_0;
    {interStateSplit_adpcm_mainGMEM_dec_detl_0_R} adpcm_main_I0_GMEM_dec_detl_faked_1, adpcm_main_I24_GMEM_dec_detl_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_detl_1_0;
    {interEnablerMerge_adpcm_mainGMEM_nbl_0} interStateInv_adpcm_mainGMEM_nbl_0, interStateSplit_adpcm_mainGMEM_nbl_0_R -> interStateMerge_adpcm_mainGMEM_nbl_0;
    {interStateSplit_adpcm_mainGMEM_nbl_0_R} adpcm_main_I0_GMEM_nbl_faked_0, adpcm_main_I10_GMEM_nbl_faked_0 -> interArgMerge_adpcm_mainGMEM_nbl_0_0;
    {interStateInit_adpcm_mainGMEM_ih_0} loopBbSelectSplit_adpcm_mainGMEM_ih_0_R, loopBbSelectSplit_adpcm_mainGMEM_ih_1_R -> interEnablerMerge_adpcm_mainGMEM_ih_0;
    {loopOr_adpcm_mainGMEM_qq6_code6_table_0} const_adpcm_mainGMEM_qq6_code6_table__0_0_, adpcm_main_I24_GMEM_qq6_code6_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_qq6_code6_table_0;
    {loopCondInit_adpcm_mainGMEM_spl_0} const_adpcm_mainGMEM_spl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_spl_0;
    {FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_R} adpcm_main_I10_scalel_faked_GMEM_ilb_table_faked_, adpcm_main_I24_scalel_faked_GMEM_ilb_table_faked_ -> interArgMerge_adpcm_mainscalelGMEM_ilb_table_0;
    {loopCondInit_adpcm_mainGMEM_rlt_0} const_adpcm_mainGMEM_rlt__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_rlt_0;
    {interStateSplit_adpcm_mainGMEM_dec_ah2_0_R} adpcm_main_I0_GMEM_dec_ah2_faked_2, adpcm_main_I24_GMEM_dec_ah2_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_ah2_2_0;
    {interStateSplit_adpcm_mainGMEM_delay_bph_0_R} adpcm_main_I0_GMEM_delay_bph_faked_0, adpcm_main_I10_GMEM_delay_bph_faked_0 -> interArgMerge_adpcm_mainGMEM_delay_bph_0_0;
    {interStateSplit_adpcm_mainGMEM_ph2_0_R} adpcm_main_I0_GMEM_ph2_faked_0, adpcm_main_I10_GMEM_ph2_faked_0 -> interArgMerge_adpcm_mainGMEM_ph2_0_0;
    {interStateSplit_adpcm_mainGMEM_detl_0_R} adpcm_main_I0_GMEM_detl_faked_2, adpcm_main_I10_GMEM_detl_faked_2 -> interArgMerge_adpcm_mainGMEM_detl_2_0;
    {interStateSplit_adpcm_mainGMEM_ph1_0_R} adpcm_main_I0_GMEM_ph1_faked_2, adpcm_main_I10_GMEM_ph1_faked_2 -> interArgMerge_adpcm_mainGMEM_ph1_2_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_ph2_0} interStateInv_adpcm_mainGMEM_dec_ph2_0, interStateSplit_adpcm_mainGMEM_dec_ph2_0_R -> interStateMerge_adpcm_mainGMEM_dec_ph2_0;
    {loopCondInit_adpcm_mainlogsch_0} const_adpcm_mainlogsch__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainlogsch_0;
    {loopCondInit_adpcm_mainlogsch_1} const_adpcm_mainlogsch__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainlogsch_1;
    {interStateSplit_adpcm_mainGMEM_dec_rlt1_0_R} adpcm_main_I0_GMEM_dec_rlt1_faked_2, adpcm_main_I24_GMEM_dec_rlt1_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_rlt1_2_0;
    {loopCondInit_adpcm_mainGMEM_dec_plt_0} const_adpcm_mainGMEM_dec_plt__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_plt_0;
    {loopInit_adpcm_mainGMEM_al2_0} loopCondMerge_adpcm_mainGMEM_al2_0, loopCondSelectSplit_adpcm_mainGMEM_al2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_al2_0;
    {loopCondInit_adpcm_mainGMEM_dec_sph_0} const_adpcm_mainGMEM_dec_sph__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_sph_0;
    {interStateSplit_adpcm_mainGMEM_dec_rlt2_0_R} adpcm_main_I0_GMEM_dec_rlt2_faked_0, adpcm_main_I24_GMEM_dec_rlt2_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_rlt2_0_0;
    {interStateSplit_adpcm_mainGMEM_dec_rh1_0_R} adpcm_main_I0_GMEM_dec_rh1_faked_1, adpcm_main_I24_GMEM_dec_rh1_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_rh1_1_0;
    {loopCondInit_adpcm_mainGMEM_il_1} const_adpcm_mainGMEM_il__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_il_1;
    {interStateSplit_adpcm_mainlogsch_0_R} adpcm_main_I10_logsch_faked_0, adpcm_main_I24_logsch_faked_0 -> interArgMerge_adpcm_mainlogsch_0_0;
    {loopInit_adpcm_mainGMEM_delay_bph_0} loopCondMerge_adpcm_mainGMEM_delay_bph_0, loopCondSelectSplit_adpcm_mainGMEM_delay_bph_0_R -> loopCondSelectMerge_adpcm_mainGMEM_delay_bph_0;
    {interEnablerMerge_adpcm_mainGMEM_deth_0} interStateInv_adpcm_mainGMEM_deth_0, interStateSplit_adpcm_mainGMEM_deth_0_R -> interStateMerge_adpcm_mainGMEM_deth_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_R} adpcm_main_I0_GMEM_dec_del_bpl_faked_1, adpcm_main_I24_GMEM_dec_del_bpl_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_del_bpl_1_0;
    {loopOr_adpcm_mainGMEM_ph1_0} const_adpcm_mainGMEM_ph1__0_0_, adpcm_main_I10_GMEM_ph1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ph1_0;
    {loopOr_adpcm_mainGMEM_dec_rlt1_0} const_adpcm_mainGMEM_dec_rlt1__0_0_, adpcm_main_I24_GMEM_dec_rlt1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_rlt1_0;
    {loopCondInit_adpcm_mainGMEM_il_0} const_adpcm_mainGMEM_il__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_il_0;
    {interStateSplit_adpcm_mainGMEM_rlt2_0_R} adpcm_main_I0_GMEM_rlt2_faked_1, adpcm_main_I10_GMEM_rlt2_faked_1 -> interArgMerge_adpcm_mainGMEM_rlt2_1_0;
    {loopInit_adpcm_mainGMEM_szh_0} loopCondMerge_adpcm_mainGMEM_szh_0, loopCondSelectSplit_adpcm_mainGMEM_szh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_szh_0;
    {loopInit_adpcm_mainGMEM_dec_rh2_0} loopCondMerge_adpcm_mainGMEM_dec_rh2_0, loopCondSelectSplit_adpcm_mainGMEM_dec_rh2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_rh2_0;
    {loopInit_adpcm_mainGMEM_sh_0} loopCondMerge_adpcm_mainGMEM_sh_0, loopCondSelectSplit_adpcm_mainGMEM_sh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_sh_0;
    {loopCondInit_adpcm_mainGMEM_nbl_0} const_adpcm_mainGMEM_nbl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_nbl_0;
    {interStateInit_adpcm_mainGMEM_wl_code_table_0} loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_0_R, loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_1_R -> interEnablerMerge_adpcm_mainGMEM_wl_code_table_0;
    {loopInit_adpcm_mainGMEM_xout2_0} loopCondMerge_adpcm_mainGMEM_xout2_0, loopCondSelectSplit_adpcm_mainGMEM_xout2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_xout2_0;
    {loopInit_adpcm_mainGMEM_dec_del_dhx_0} loopCondMerge_adpcm_mainGMEM_dec_del_dhx_0, loopCondSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_del_dhx_0;
    {interStateSplit_adpcm_mainGMEM_dec_detl_0_R} adpcm_main_I0_GMEM_dec_detl_faked_2, adpcm_main_I24_GMEM_dec_detl_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_detl_2_0;
    {loopCondInit_adpcm_mainGMEM_dec_nbh_0} const_adpcm_mainGMEM_dec_nbh__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_nbh_0;
    {interStateSplit_adpcm_mainGMEM_ah1_0_R} adpcm_main_I0_GMEM_ah1_faked_0, adpcm_main_I10_GMEM_ah1_faked_0 -> interArgMerge_adpcm_mainGMEM_ah1_0_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_ah1_0} interStateInv_adpcm_mainGMEM_dec_ah1_0, interStateSplit_adpcm_mainGMEM_dec_ah1_0_R -> interStateMerge_adpcm_mainGMEM_dec_ah1_0;
    {intraStateSplit_adpcm_mainGMEM_xout1_0_R} adpcm_main_I24_GMEM_xout1_faked_0, const_adpcm_main_1_7_ -> intraArgMerge_adpcm_mainGMEM_xout1_0_0;
    {loopInit_adpcm_mainGMEM_qq4_code4_table_0} loopCondMerge_adpcm_mainGMEM_qq4_code4_table_0, loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_R -> loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_0;
    {loopInit_adpcm_mainGMEM_qq4_code4_table_1} loopCondMerge_adpcm_mainGMEM_qq4_code4_table_1, loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_R -> loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_1;
    {interEnablerMerge_adpcm_mainGMEM_ph1_0} interStateInv_adpcm_mainGMEM_ph1_0, interStateSplit_adpcm_mainGMEM_ph1_0_R -> interStateMerge_adpcm_mainGMEM_ph1_0;
    {interStateSplit_adpcm_mainGMEM_nbl_0_R} adpcm_main_I0_GMEM_nbl_faked_1, adpcm_main_I10_GMEM_nbl_faked_1 -> interArgMerge_adpcm_mainGMEM_nbl_1_0;
    {interStateSplit_adpcm_mainGMEM_delay_bph_0_R} adpcm_main_I0_GMEM_delay_bph_faked_1, adpcm_main_I10_GMEM_delay_bph_faked_1 -> interArgMerge_adpcm_mainGMEM_delay_bph_1_0;
    {interEnablerMerge_adpcm_mainGMEM_delay_dhx_0} interStateInv_adpcm_mainGMEM_delay_dhx_0, interStateSplit_adpcm_mainGMEM_delay_dhx_0_R -> interStateMerge_adpcm_mainGMEM_delay_dhx_0;
    {loopOr_adpcm_mainGMEM_tqmf_0} const_adpcm_mainGMEM_tqmf__0_0_, adpcm_main_I10_GMEM_tqmf_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_tqmf_0;
    {interStateSplit_adpcm_mainGMEM_ph2_0_R} adpcm_main_I0_GMEM_ph2_faked_1, adpcm_main_I10_GMEM_ph2_faked_1 -> interArgMerge_adpcm_mainGMEM_ph2_1_0;
    {interStateSplit_adpcm_mainGMEM_dec_rlt2_0_R} adpcm_main_I0_GMEM_dec_rlt2_faked_1, adpcm_main_I24_GMEM_dec_rlt2_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_rlt2_1_0;
    {loopCondInit_adpcm_mainGMEM_ilb_table_0} const_adpcm_mainGMEM_ilb_table__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_ilb_table_0;
    {loopCondInit_adpcm_mainGMEM_ilb_table_1} const_adpcm_mainGMEM_ilb_table__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_ilb_table_1;
    {loopCondInit_adpcm_mainGMEM_result_0} const_adpcm_mainGMEM_result__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_result_0;
    {interEnablerMerge_adpcm_mainuppol1_0} interStateInv_adpcm_mainuppol1_0, interStateSplit_adpcm_mainuppol1_0_R -> interStateMerge_adpcm_mainuppol1_0;
    {loopOr_adpcm_mainfiltep_0} const_adpcm_mainfiltep__0_0_, adpcm_main_I10_filtep_faked_0_USE -> loopBbSelectMerge_adpcm_mainfiltep_0;
    {loopOr_adpcm_mainfiltep_1} const_adpcm_mainfiltep__0_1_, adpcm_main_I24_filtep_faked_0_USE -> loopBbSelectMerge_adpcm_mainfiltep_1;
    {interStateSplit_adpcm_mainGMEM_dec_rh2_0_R} adpcm_main_I0_GMEM_dec_rh2_faked_0, adpcm_main_I24_GMEM_dec_rh2_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_rh2_0_0;
    {interStateSplit_adpcm_mainGMEM_dec_rh1_0_R} adpcm_main_I0_GMEM_dec_rh1_faked_2, adpcm_main_I24_GMEM_dec_rh1_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_rh1_2_0;
    {loopOr_adpcm_mainGMEM_xh_0} const_adpcm_mainGMEM_xh__0_0_, adpcm_main_I10_GMEM_xh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_xh_0;
    {loopInit_adpcm_mainGMEM_ilr_0} loopCondMerge_adpcm_mainGMEM_ilr_0, loopCondSelectSplit_adpcm_mainGMEM_ilr_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ilr_0;
    {interStateSplit_adpcm_mainGMEM_ih_0_R} adpcm_main_I10_GMEM_ih_faked_0, adpcm_main_I24_GMEM_ih_faked_0 -> interArgMerge_adpcm_mainGMEM_ih_0_0;
    {loopOr_adpcm_mainGMEM_detl_0} const_adpcm_mainGMEM_detl__0_0_, adpcm_main_I10_GMEM_detl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_detl_0;
    {loopOr_adpcm_mainGMEM_ph2_0} const_adpcm_mainGMEM_ph2__0_0_, adpcm_main_I10_GMEM_ph2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ph2_0;
    {loopInit_adpcm_mainGMEM_sph_0} loopCondMerge_adpcm_mainGMEM_sph_0, loopCondSelectSplit_adpcm_mainGMEM_sph_0_R -> loopCondSelectMerge_adpcm_mainGMEM_sph_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_R} adpcm_main_I0_GMEM_dec_del_bpl_faked_2, adpcm_main_I24_GMEM_dec_del_bpl_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_del_bpl_2_0;
    {interStateInit_adpcm_mainGMEM_dec_nbl_0} adpcm_main_I0_GMEM_dec_nbl_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_nbl_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_nbl_0;
    {loopCondInit_adpcm_mainGMEM_qq6_code6_table_0} const_adpcm_mainGMEM_qq6_code6_table__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_qq6_code6_table_0;
    {loopInit_adpcm_mainGMEM_plt_0} loopCondMerge_adpcm_mainGMEM_plt_0, loopCondSelectSplit_adpcm_mainGMEM_plt_0_R -> loopCondSelectMerge_adpcm_mainGMEM_plt_0;
    {loopInit_adpcm_mainGMEM_ih_0} loopCondMerge_adpcm_mainGMEM_ih_0, loopCondSelectSplit_adpcm_mainGMEM_ih_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ih_0;
    {loopOr_adpcm_mainGMEM_delay_dhx_0} const_adpcm_mainGMEM_delay_dhx__0_0_, adpcm_main_I10_GMEM_delay_dhx_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_delay_dhx_0;
    {interStateSplit_adpcm_mainGMEM_rlt2_0_R} adpcm_main_I0_GMEM_rlt2_faked_2, adpcm_main_I10_GMEM_rlt2_faked_2 -> interArgMerge_adpcm_mainGMEM_rlt2_2_0;
    {loopOr_adpcm_mainGMEM_dec_rlt2_0} const_adpcm_mainGMEM_dec_rlt2__0_0_, adpcm_main_I24_GMEM_dec_rlt2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_rlt2_0;
    {loopOr_adpcm_mainGMEM_dec_dh_0} const_adpcm_mainGMEM_dec_dh__0_0_, adpcm_main_I24_GMEM_dec_dh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_dh_0;
    {interStateSplit_adpcm_mainlogsch_0_R} adpcm_main_I10_logsch_faked_1, adpcm_main_I24_logsch_faked_1 -> interArgMerge_adpcm_mainlogsch_1_0;
    {loopOr_adpcm_mainGMEM_dec_del_bph_0} const_adpcm_mainGMEM_dec_del_bph__0_0_, adpcm_main_I24_GMEM_dec_del_bph_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_del_bph_0;
    {loopInit_adpcm_mainGMEM_ih_1} loopCondMerge_adpcm_mainGMEM_ih_1, loopCondSelectSplit_adpcm_mainGMEM_ih_1_R -> loopCondSelectMerge_adpcm_mainGMEM_ih_1;
    {interStateInit_adpcm_mainGMEM_dec_del_dhx_0} adpcm_main_I0_GMEM_dec_del_dhx_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_del_dhx_0;
    {loopOr_adpcm_mainGMEM_plt1_0} const_adpcm_mainGMEM_plt1__0_0_, adpcm_main_I10_GMEM_plt1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_plt1_0;
    {loopOr_adpcm_mainGMEM_wh_code_table_1} const_adpcm_mainGMEM_wh_code_table__0_1_, adpcm_main_I24_GMEM_wh_code_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_1;
    {loopOr_adpcm_mainGMEM_wh_code_table_0} const_adpcm_mainGMEM_wh_code_table__0_0_, adpcm_main_I10_GMEM_wh_code_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_0;
    {loopOr_adpcm_mainGMEM_dec_szl_0} const_adpcm_mainGMEM_dec_szl__0_0_, adpcm_main_I24_GMEM_dec_szl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_szl_0;
    {interStateSplit_adpcm_mainGMEM_ah1_0_R} adpcm_main_I0_GMEM_ah1_faked_1, adpcm_main_I10_GMEM_ah1_faked_1 -> interArgMerge_adpcm_mainGMEM_ah1_1_0;
    {loopCondInit_adpcm_mainGMEM_ph1_0} const_adpcm_mainGMEM_ph1__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_ph1_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_ah2_0} interStateInv_adpcm_mainGMEM_dec_ah2_0, interStateSplit_adpcm_mainGMEM_dec_ah2_0_R -> interStateMerge_adpcm_mainGMEM_dec_ah2_0;
    {intraStateSplit_adpcm_mainGMEM_xout1_0_R} adpcm_main_I24_GMEM_xout1_faked_1, const_adpcm_main_0_7_ -> intraArgMerge_adpcm_mainGMEM_xout1_1_0;
    {interStateSplit_adpcm_mainGMEM_nbl_0_R} adpcm_main_I0_GMEM_nbl_faked_2, adpcm_main_I10_GMEM_nbl_faked_2 -> interArgMerge_adpcm_mainGMEM_nbl_2_0;
    {interEnablerMerge_adpcm_mainGMEM_ph2_0} interStateInv_adpcm_mainGMEM_ph2_0, interStateSplit_adpcm_mainGMEM_ph2_0_R -> interStateMerge_adpcm_mainGMEM_ph2_0;
    {loopCondInit_adpcm_mainGMEM_dec_rlt1_0} const_adpcm_mainGMEM_dec_rlt1__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_rlt1_0;
    {loopInit_adpcm_mainGMEM_dec_detl_0} loopCondMerge_adpcm_mainGMEM_dec_detl_0, loopCondSelectSplit_adpcm_mainGMEM_dec_detl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_detl_0;
    {interStateSplit_adpcm_mainGMEM_delay_bph_0_R} adpcm_main_I0_GMEM_delay_bph_faked_2, adpcm_main_I10_GMEM_delay_bph_faked_2 -> interArgMerge_adpcm_mainGMEM_delay_bph_2_0;
    {loopInit_adpcm_mainGMEM_nbh_0} loopCondMerge_adpcm_mainGMEM_nbh_0, loopCondSelectSplit_adpcm_mainGMEM_nbh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_nbh_0;
    {interStateSplit_adpcm_mainGMEM_ph2_0_R} adpcm_main_I0_GMEM_ph2_faked_2, adpcm_main_I10_GMEM_ph2_faked_2 -> interArgMerge_adpcm_mainGMEM_ph2_2_0;
    {loopOr_adpcm_mainGMEM_ah1_0} const_adpcm_mainGMEM_ah1__0_0_, adpcm_main_I10_GMEM_ah1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ah1_0;
    {interStateSplit_adpcm_mainGMEM_dec_rlt2_0_R} adpcm_main_I0_GMEM_dec_rlt2_faked_2, adpcm_main_I24_GMEM_dec_rlt2_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_rlt2_2_0;
    {interStateSplit_adpcm_mainGMEM_delay_dhx_0_R} adpcm_main_I0_GMEM_delay_dhx_faked_0, adpcm_main_I10_GMEM_delay_dhx_faked_0 -> interArgMerge_adpcm_mainGMEM_delay_dhx_0_0;
    {interStateSplit_adpcm_mainGMEM_ih_0_R} adpcm_main_I10_GMEM_ih_faked_1, adpcm_main_I24_GMEM_ih_faked_1 -> interArgMerge_adpcm_mainGMEM_ih_1_0;
    {interEnablerMerge_adpcm_mainuppol2_0} interStateInv_adpcm_mainuppol2_0, interStateSplit_adpcm_mainuppol2_0_R -> interStateMerge_adpcm_mainuppol2_0;
    {loopOr_adpcm_mainGMEM_dlt_0} const_adpcm_mainGMEM_dlt__0_0_, adpcm_main_I10_GMEM_dlt_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dlt_0;
    {interStateSplit_adpcm_mainGMEM_dec_rh2_0_R} adpcm_main_I0_GMEM_dec_rh2_faked_1, adpcm_main_I24_GMEM_dec_rh2_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_rh2_1_0;
    {interStateInit_adpcm_mainfiltez_0} loopBbSelectSplit_adpcm_mainfiltez_0_R, loopBbSelectSplit_adpcm_mainfiltez_1_R -> interEnablerMerge_adpcm_mainfiltez_0;
    {loopInit_adpcm_mainfiltez_0} loopCondMerge_adpcm_mainfiltez_0, loopCondSelectSplit_adpcm_mainfiltez_0_R -> loopCondSelectMerge_adpcm_mainfiltez_0;
    {loopInit_adpcm_mainfiltez_1} loopCondMerge_adpcm_mainfiltez_1, loopCondSelectSplit_adpcm_mainfiltez_1_R -> loopCondSelectMerge_adpcm_mainfiltez_1;
    {interEnablerMerge_adpcm_mainGMEM_qq2_code2_table_0} interStateInv_adpcm_mainGMEM_qq2_code2_table_0, interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_R -> interStateMerge_adpcm_mainGMEM_qq2_code2_table_0;
    {loopInit_adpcm_mainGMEM_dec_plt1_0} loopCondMerge_adpcm_mainGMEM_dec_plt1_0, loopCondSelectSplit_adpcm_mainGMEM_dec_plt1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_plt1_0;
    {interStateInit_adpcm_mainGMEM_dec_ph1_0} adpcm_main_I0_GMEM_dec_ph1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_ph1_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_ph1_0;
    {loopCondInit_adpcm_mainGMEM_tqmf_0} const_adpcm_mainGMEM_tqmf__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_tqmf_0;
    {loopOr_adpcm_mainGMEM_dec_spl_0} const_adpcm_mainGMEM_dec_spl__0_0_, adpcm_main_I24_GMEM_dec_spl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_spl_0;
    {interStateSplit_adpcm_mainscalel_0_R} adpcm_main_I10_scalel_faked_0, adpcm_main_I24_scalel_faked_0 -> interArgMerge_adpcm_mainscalel_0_0;
    {loopOr_adpcm_mainGMEM_dec_rlt_0} const_adpcm_mainGMEM_dec_rlt__0_0_, adpcm_main_I24_GMEM_dec_rlt_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_rlt_0;
    {loopOr_adpcm_mainlogscl_0} const_adpcm_mainlogscl__0_0_, adpcm_main_I10_logscl_faked_0_USE -> loopBbSelectMerge_adpcm_mainlogscl_0;
    {loopOr_adpcm_mainupzero_0} const_adpcm_mainupzero__0_0_, adpcm_main_I10_upzero_faked_0_USE -> loopBbSelectMerge_adpcm_mainupzero_0;
    {loopOr_adpcm_mainupzero_1} const_adpcm_mainupzero__0_1_, adpcm_main_I24_upzero_faked_0_USE -> loopBbSelectMerge_adpcm_mainupzero_1;
    {loopOr_adpcm_mainGMEM_yh_0} const_adpcm_mainGMEM_yh__0_0_, adpcm_main_I10_GMEM_yh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_yh_0;
    {loopOr_adpcm_mainlogscl_1} const_adpcm_mainlogscl__0_1_, adpcm_main_I24_logscl_faked_0_USE -> loopBbSelectMerge_adpcm_mainlogscl_1;
    {loopInit_adpcm_mainGMEM_wl_code_table_0} loopCondMerge_adpcm_mainGMEM_wl_code_table_0, loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_0_R -> loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_0;
    {intraEnablerMerge_adpcm_mainGMEM_xout1_0} intraStateInv_adpcm_mainGMEM_xout1_0, intraStateSplit_adpcm_mainGMEM_xout1_0_R -> intraStateMerge_adpcm_mainGMEM_xout1_0;
    {loopInit_adpcm_mainGMEM_wl_code_table_1} loopCondMerge_adpcm_mainGMEM_wl_code_table_1, loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_1_R -> loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_1;
    {adpcm_main_init0} const_adpcm_main_0_0_, sig_adpcm_main_I15__adpcm_main_I16__R -> Merge_adpcm_main_I2_;
    {loopOr_adpcm_mainGMEM_plt2_0} const_adpcm_mainGMEM_plt2__0_0_, adpcm_main_I10_GMEM_plt2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_plt2_0;
    {loopCondInit_adpcm_mainGMEM_detl_0} const_adpcm_mainGMEM_detl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_detl_0;
    {loopCondInit_adpcm_mainGMEM_ph2_0} const_adpcm_mainGMEM_ph2__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_ph2_0;
    {intraStateSplit_adpcm_mainGMEM_xout2_0_R} adpcm_main_I24_GMEM_xout2_faked_0, const_adpcm_main_1_8_ -> intraArgMerge_adpcm_mainGMEM_xout2_0_0;
    {intraStateSplit_adpcm_mainGMEM_xout1_0_R} adpcm_main_I24_GMEM_xout1_faked_2, const_adpcm_main_0_6_ -> intraArgMerge_adpcm_mainGMEM_xout1_2_0;
    {loopOr_adpcm_mainGMEM_dh_0} const_adpcm_mainGMEM_dh__0_0_, adpcm_main_I10_GMEM_dh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dh_0;
    {intraStateSplit_adpcm_mainGMEM_result_0_R} const_adpcm_main_0_8_, const_adpcm_main_0_11_ -> intraArgMerge_adpcm_mainGMEM_result_0_0;
    {loopCondInit_adpcm_mainGMEM_dec_rlt2_0} const_adpcm_mainGMEM_dec_rlt2__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_rlt2_0;
    {interStateSplit_adpcm_mainGMEM_dec_nbh_0_R} adpcm_main_I0_GMEM_dec_nbh_faked_0, adpcm_main_I24_GMEM_dec_nbh_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_nbh_0_0;
    {loopCondInit_adpcm_mainGMEM_delay_dhx_0} const_adpcm_mainGMEM_delay_dhx__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_delay_dhx_0;
    {interStateSplit_adpcm_mainGMEM_ah1_0_R} adpcm_main_I0_GMEM_ah1_faked_2, adpcm_main_I10_GMEM_ah1_faked_2 -> interArgMerge_adpcm_mainGMEM_ah1_2_0;
    {interEnablerMerge_adpcm_mainGMEM_ah1_0} interStateInv_adpcm_mainGMEM_ah1_0, interStateSplit_adpcm_mainGMEM_ah1_0_R -> interStateMerge_adpcm_mainGMEM_ah1_0;
    {loopCondInit_adpcm_mainfiltep_1} const_adpcm_mainfiltep__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainfiltep_1;
    {loopCondInit_adpcm_mainGMEM_dec_dh_0} const_adpcm_mainGMEM_dec_dh__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_dh_0;
    {loopCondInit_adpcm_mainGMEM_dec_del_bph_0} const_adpcm_mainGMEM_dec_del_bph__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_del_bph_0;
    {interStateInit_adpcm_mainGMEM_nbl_0} adpcm_main_I0_GMEM_nbl_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_nbl_0_R -> interEnablerMerge_adpcm_mainGMEM_nbl_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_rh1_0} interStateInv_adpcm_mainGMEM_dec_rh1_0, interStateSplit_adpcm_mainGMEM_dec_rh1_0_R -> interStateMerge_adpcm_mainGMEM_dec_rh1_0;
    {loopOr_adpcm_mainGMEM_ah2_0} const_adpcm_mainGMEM_ah2__0_0_, adpcm_main_I10_GMEM_ah2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ah2_0;
    {interStateSplit_adpcm_mainGMEM_ah2_0_R} adpcm_main_I0_GMEM_ah2_faked_0, adpcm_main_I10_GMEM_ah2_faked_0 -> interArgMerge_adpcm_mainGMEM_ah2_0_0;
    {loopInit_adpcm_mainGMEM_rl_0} loopCondMerge_adpcm_mainGMEM_rl_0, loopCondSelectSplit_adpcm_mainGMEM_rl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_rl_0;
    {interStateSplit_adpcm_mainGMEM_delay_dhx_0_R} adpcm_main_I0_GMEM_delay_dhx_faked_1, adpcm_main_I10_GMEM_delay_dhx_faked_1 -> interArgMerge_adpcm_mainGMEM_delay_dhx_1_0;
    {loopCondInit_adpcm_mainGMEM_plt1_0} const_adpcm_mainGMEM_plt1__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_plt1_0;
    {loopCondInit_adpcm_mainGMEM_wh_code_table_1} const_adpcm_mainGMEM_wh_code_table__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_wh_code_table_1;
    {loopCondInit_adpcm_mainGMEM_wh_code_table_0} const_adpcm_mainGMEM_wh_code_table__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_wh_code_table_0;
    {loopCondInit_adpcm_mainGMEM_dec_szl_0} const_adpcm_mainGMEM_dec_szl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_szl_0;
    {interStateSplit_adpcm_mainGMEM_dec_rh2_0_R} adpcm_main_I0_GMEM_dec_rh2_faked_2, adpcm_main_I24_GMEM_dec_rh2_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_rh2_2_0;
    {loopOr_adpcm_mainGMEM_dec_nbl_0} const_adpcm_mainGMEM_dec_nbl__0_0_, adpcm_main_I24_GMEM_dec_nbl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_nbl_0;
    {loopInit_adpcm_mainGMEM_dec_al1_0} loopCondMerge_adpcm_mainGMEM_dec_al1_0, loopCondSelectSplit_adpcm_mainGMEM_dec_al1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_al1_0;
    {loopInit_adpcm_mainGMEM_dec_sl_0} loopCondMerge_adpcm_mainGMEM_dec_sl_0, loopCondSelectSplit_adpcm_mainGMEM_dec_sl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_sl_0;
    {loopInit_adpcm_mainGMEM_xs_0} loopCondMerge_adpcm_mainGMEM_xs_0, loopCondSelectSplit_adpcm_mainGMEM_xs_0_R -> loopCondSelectMerge_adpcm_mainGMEM_xs_0;
    {loopCondInit_adpcm_mainfiltep_0} const_adpcm_mainfiltep__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainfiltep_0;
    {interStateInit_adpcm_mainGMEM_dec_deth_0} adpcm_main_I0_GMEM_dec_deth_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_deth_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_deth_0;
    {loopInit_adpcm_mainGMEM_dec_plt2_0} loopCondMerge_adpcm_mainGMEM_dec_plt2_0, loopCondSelectSplit_adpcm_mainGMEM_dec_plt2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_plt2_0;
    {loopOr_adpcm_mainGMEM_decis_levl_0} const_adpcm_mainGMEM_decis_levl__0_0_, adpcm_main_I10_GMEM_decis_levl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_decis_levl_0;
    {interStateInit_adpcm_mainGMEM_dec_ph2_0} adpcm_main_I0_GMEM_dec_ph2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_ph2_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_ph2_0;
    {interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_R} adpcm_main_I10_GMEM_qq2_code2_table_faked_0, adpcm_main_I24_GMEM_qq2_code2_table_faked_0 -> interArgMerge_adpcm_mainGMEM_qq2_code2_table_0_0;
    {loopOr_adpcm_mainGMEM_compressed_0} const_adpcm_mainGMEM_compressed__0_0_, intraEnabler_adpcm_mainGMEM_compressed_0 -> loopBbSelectMerge_adpcm_mainGMEM_compressed_0;
    {loopOr_adpcm_mainGMEM_compressed_1} const_adpcm_mainGMEM_compressed__0_1_, intraEnabler_adpcm_mainGMEM_compressed_1 -> loopBbSelectMerge_adpcm_mainGMEM_compressed_1;
    {loopCondInit_adpcm_mainGMEM_xh_0} const_adpcm_mainGMEM_xh__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_xh_0;
    {interStateInit_adpcm_mainGMEM_tqmf_0} adpcm_main_I0_GMEM_tqmf_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_tqmf_0_R -> interEnablerMerge_adpcm_mainGMEM_tqmf_0;
    {interStateSplit_adpcm_mainGMEM_accumc_0_R} adpcm_main_I0_GMEM_accumc_faked_0, adpcm_main_I24_GMEM_accumc_faked_0 -> interArgMerge_adpcm_mainGMEM_accumc_0_0;
    {loopCondInit_adpcm_mainGMEM_ah1_0} const_adpcm_mainGMEM_ah1__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_ah1_0;
    {interStateSplit_adpcm_mainGMEM_ih_0_R} adpcm_main_I10_GMEM_ih_faked_2, adpcm_main_I24_GMEM_ih_faked_2 -> interArgMerge_adpcm_mainGMEM_ih_2_0;
    {interStateSplit_adpcm_mainscalel_0_R} adpcm_main_I10_scalel_faked_1, adpcm_main_I24_scalel_faked_1 -> interArgMerge_adpcm_mainscalel_1_0;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_R} adpcm_main_I10_logsch_faked_GMEM_wh_code_table_faked_, adpcm_main_I24_logsch_faked_GMEM_wh_code_table_faked_ -> interArgMerge_adpcm_mainlogschGMEM_wh_code_table_0;
    {loopOr_adpcm_mainGMEM_test_data_0} const_adpcm_mainGMEM_test_data__0_0_, intraFinalSplit_adpcm_mainGMEM_test_data_0_L -> loopBbSelectMerge_adpcm_mainGMEM_test_data_0;
    {interEnablerMerge_adpcm_mainGMEM_ah2_0} interStateInv_adpcm_mainGMEM_ah2_0, interStateSplit_adpcm_mainGMEM_ah2_0_R -> interStateMerge_adpcm_mainGMEM_ah2_0;
    {intraEnablerMerge_adpcm_mainGMEM_xout2_0} intraStateInv_adpcm_mainGMEM_xout2_0, intraStateSplit_adpcm_mainGMEM_xout2_0_R -> intraStateMerge_adpcm_mainGMEM_xout2_0;
    {loopCondInit_adpcm_mainGMEM_dlt_0} const_adpcm_mainGMEM_dlt__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_dlt_0;
    {interStateInit_adpcm_mainGMEM_detl_0} adpcm_main_I0_GMEM_detl_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_detl_0_R -> interEnablerMerge_adpcm_mainGMEM_detl_0;
    {loopOr_adpcm_mainGMEM_qq2_code2_table_0} const_adpcm_mainGMEM_qq2_code2_table__0_0_, adpcm_main_I10_GMEM_qq2_code2_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_0;
    {loopOr_adpcm_mainGMEM_qq2_code2_table_1} const_adpcm_mainGMEM_qq2_code2_table__0_1_, adpcm_main_I24_GMEM_qq2_code2_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_1;
    {intraStateSplit_adpcm_mainGMEM_result_0_R} adpcm_main_I26_, adpcm_main_I31_ -> intraArgMerge_adpcm_mainGMEM_result_1_0;
    {loopOr_adpcm_mainGMEM_delay_dltx_0} const_adpcm_mainGMEM_delay_dltx__0_0_, adpcm_main_I10_GMEM_delay_dltx_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_delay_dltx_0;
    {intraStateSplit_adpcm_mainGMEM_xout2_0_R} adpcm_main_I24_GMEM_xout2_faked_1, const_adpcm_main_0_10_ -> intraArgMerge_adpcm_mainGMEM_xout2_1_0;
    {loopOr_adpcm_mainGMEM_dec_ph_0} const_adpcm_mainGMEM_dec_ph__0_0_, adpcm_main_I24_GMEM_dec_ph_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_ph_0;
    {interStateInit_adpcm_mainscalel_0} loopBbSelectSplit_adpcm_mainscalel_0_R, loopBbSelectSplit_adpcm_mainscalel_1_R -> interEnablerMerge_adpcm_mainscalel_0;
    {loopInit_adpcm_mainscalel_0} loopCondMerge_adpcm_mainscalel_0, loopCondSelectSplit_adpcm_mainscalel_0_R -> loopCondSelectMerge_adpcm_mainscalel_0;
    {loopInit_adpcm_mainscalel_1} loopCondMerge_adpcm_mainscalel_1, loopCondSelectSplit_adpcm_mainscalel_1_R -> loopCondSelectMerge_adpcm_mainscalel_1;
    {interStateSplit_adpcm_mainGMEM_dec_nbh_0_R} adpcm_main_I0_GMEM_dec_nbh_faked_1, adpcm_main_I24_GMEM_dec_nbh_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_nbh_1_0;
    {interStateSplit_adpcm_mainGMEM_ah2_0_R} adpcm_main_I0_GMEM_ah2_faked_1, adpcm_main_I10_GMEM_ah2_faked_1 -> interArgMerge_adpcm_mainGMEM_ah2_1_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_deth_0} interStateInv_adpcm_mainGMEM_dec_deth_0, interStateSplit_adpcm_mainGMEM_dec_deth_0_R -> interStateMerge_adpcm_mainGMEM_dec_deth_0;
    {interStateSplit_adpcm_mainGMEM_rh1_0_R} adpcm_main_I0_GMEM_rh1_faked_0, adpcm_main_I10_GMEM_rh1_faked_0 -> interArgMerge_adpcm_mainGMEM_rh1_0_0;
    {loopOr_adpcm_mainGMEM_quant26bt_pos_0} const_adpcm_mainGMEM_quant26bt_pos__0_0_, adpcm_main_I10_GMEM_quant26bt_pos_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_quant26bt_pos_0;
    {loopCondInit_adpcm_mainGMEM_dec_spl_0} const_adpcm_mainGMEM_dec_spl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_spl_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_rh2_0} interStateInv_adpcm_mainGMEM_dec_rh2_0, interStateSplit_adpcm_mainGMEM_dec_rh2_0_R -> interStateMerge_adpcm_mainGMEM_dec_rh2_0;
    {loopCondInit_adpcm_mainGMEM_dec_rlt_0} const_adpcm_mainGMEM_dec_rlt__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_rlt_0;
    {interEnablerMerge_adpcm_mainGMEM_tqmf_0} interStateInv_adpcm_mainGMEM_tqmf_0, interStateSplit_adpcm_mainGMEM_tqmf_0_R -> interStateMerge_adpcm_mainGMEM_tqmf_0;
    {loopCondInit_adpcm_mainlogscl_0} const_adpcm_mainlogscl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainlogscl_0;
    {loopCondInit_adpcm_mainupzero_0} const_adpcm_mainupzero__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainupzero_0;
    {loopCondInit_adpcm_mainupzero_1} const_adpcm_mainupzero__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainupzero_1;
    {loopCondInit_adpcm_mainGMEM_yh_0} const_adpcm_mainGMEM_yh__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_yh_0;
    {interStateInit_adpcm_mainGMEM_dec_ah1_0} adpcm_main_I0_GMEM_dec_ah1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_ah1_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_ah1_0;
    {interStateSplit_adpcm_mainGMEM_delay_dhx_0_R} adpcm_main_I0_GMEM_delay_dhx_faked_2, adpcm_main_I10_GMEM_delay_dhx_faked_2 -> interArgMerge_adpcm_mainGMEM_delay_dhx_2_0;
    {loopInit_adpcm_mainGMEM_deth_0} loopCondMerge_adpcm_mainGMEM_deth_0, loopCondSelectSplit_adpcm_mainGMEM_deth_0_R -> loopCondSelectMerge_adpcm_mainGMEM_deth_0;
    {loopCondInit_adpcm_mainlogscl_1} const_adpcm_mainlogscl__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainlogscl_1;
    {interStateInit_adpcm_mainGMEM_ph1_0} adpcm_main_I0_GMEM_ph1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_ph1_0_R -> interEnablerMerge_adpcm_mainGMEM_ph1_0;
    {loopCondInit_adpcm_mainGMEM_plt2_0} const_adpcm_mainGMEM_plt2__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_plt2_0;
    {loopInit_adpcm_mainGMEM_dec_al2_0} loopCondMerge_adpcm_mainGMEM_dec_al2_0, loopCondSelectSplit_adpcm_mainGMEM_dec_al2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_al2_0;
    {loopOr_adpcm_mainGMEM_rh1_0} const_adpcm_mainGMEM_rh1__0_0_, adpcm_main_I10_GMEM_rh1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_rh1_0;
    {loopCondInit_adpcm_mainGMEM_dh_0} const_adpcm_mainGMEM_dh__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_dh_0;
    {interStateInit_adpcm_mainGMEM_plt1_0} adpcm_main_I0_GMEM_plt1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_plt1_0_R -> interEnablerMerge_adpcm_mainGMEM_plt1_0;
    {interEnablerMerge_adpcm_mainGMEM_detl_0} interStateInv_adpcm_mainGMEM_detl_0, interStateSplit_adpcm_mainGMEM_detl_0_R -> interStateMerge_adpcm_mainGMEM_detl_0;
    {interStateInit_adpcm_mainGMEM_delay_bph_0} adpcm_main_I0_GMEM_delay_bph_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_delay_bph_0_R -> interEnablerMerge_adpcm_mainGMEM_delay_bph_0;
    {loopOr_adpcm_mainGMEM_eh_0} const_adpcm_mainGMEM_eh__0_0_, adpcm_main_I10_GMEM_eh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_eh_0;
    {loopInit_adpcm_mainGMEM_xd_0} loopCondMerge_adpcm_mainGMEM_xd_0, loopCondSelectSplit_adpcm_mainGMEM_xd_0_R -> loopCondSelectMerge_adpcm_mainGMEM_xd_0;
    {loopInit_adpcm_mainGMEM_delay_bpl_0} loopCondMerge_adpcm_mainGMEM_delay_bpl_0, loopCondSelectSplit_adpcm_mainGMEM_delay_bpl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_delay_bpl_0;
    {loopOr_adpcm_mainGMEM_dec_ph1_0} const_adpcm_mainGMEM_dec_ph1__0_0_, adpcm_main_I24_GMEM_dec_ph1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_ph1_0;
    {interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_R} adpcm_main_I10_GMEM_qq2_code2_table_faked_1, adpcm_main_I24_GMEM_qq2_code2_table_faked_1 -> interArgMerge_adpcm_mainGMEM_qq2_code2_table_1_0;
    {interStateInit_adpcm_mainGMEM_il_0} loopBbSelectSplit_adpcm_mainGMEM_il_0_R, loopBbSelectSplit_adpcm_mainGMEM_il_1_R -> interEnablerMerge_adpcm_mainGMEM_il_0;
    {loopInit_adpcm_mainGMEM_szl_0} loopCondMerge_adpcm_mainGMEM_szl_0, loopCondSelectSplit_adpcm_mainGMEM_szl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_szl_0;
    {interStateSplit_adpcm_mainGMEM_accumc_0_R} adpcm_main_I0_GMEM_accumc_faked_1, adpcm_main_I24_GMEM_accumc_faked_1 -> interArgMerge_adpcm_mainGMEM_accumc_1_0;
    {loopOr_adpcm_mainGMEM_dec_del_dltx_0} const_adpcm_mainGMEM_dec_del_dltx__0_0_, adpcm_main_I24_GMEM_dec_del_dltx_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_del_dltx_0;
    {loopCondInit_adpcm_mainGMEM_ah2_0} const_adpcm_mainGMEM_ah2__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_ah2_0;
    {loopCondInit_adpcm_mainGMEM_decis_levl_0} const_adpcm_mainGMEM_decis_levl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_decis_levl_0;
    {loopInit_adpcm_mainGMEM_sl_0} loopCondMerge_adpcm_mainGMEM_sl_0, loopCondSelectSplit_adpcm_mainGMEM_sl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_sl_0;
    {loopInit_adpcm_mainGMEM_dec_szh_0} loopCondMerge_adpcm_mainGMEM_dec_szh_0, loopCondSelectSplit_adpcm_mainGMEM_dec_szh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_szh_0;
    {loopOr_adpcm_mainGMEM_quant26bt_neg_0} const_adpcm_mainGMEM_quant26bt_neg__0_0_, adpcm_main_I10_GMEM_quant26bt_neg_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_quant26bt_neg_0;
    {interStateInit_adpcm_mainGMEM_h_0} loopBbSelectSplit_adpcm_mainGMEM_h_0_R, loopBbSelectSplit_adpcm_mainGMEM_h_1_R -> interEnablerMerge_adpcm_mainGMEM_h_0;
    {interEnablerMerge_adpcm_mainGMEM_plt1_0} interStateInv_adpcm_mainGMEM_plt1_0, interStateSplit_adpcm_mainGMEM_plt1_0_R -> interStateMerge_adpcm_mainGMEM_plt1_0;
    {loopCondInit_adpcm_mainGMEM_dec_nbl_0} const_adpcm_mainGMEM_dec_nbl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_nbl_0;
    {loopInit_adpcm_mainGMEM_h_0} loopCondMerge_adpcm_mainGMEM_h_0, loopCondSelectSplit_adpcm_mainGMEM_h_0_R -> loopCondSelectMerge_adpcm_mainGMEM_h_0;
    {loopInit_adpcm_mainGMEM_h_1} loopCondMerge_adpcm_mainGMEM_h_1, loopCondSelectSplit_adpcm_mainGMEM_h_1_R -> loopCondSelectMerge_adpcm_mainGMEM_h_1;
    {intraStateSplit_adpcm_mainGMEM_result_0_R} adpcm_main_I25_, adpcm_main_I29_ -> intraArgMerge_adpcm_mainGMEM_result_2_0;
    {interStateSplit_adpcm_mainGMEM_ah2_0_R} adpcm_main_I0_GMEM_ah2_faked_2, adpcm_main_I10_GMEM_ah2_faked_2 -> interArgMerge_adpcm_mainGMEM_ah2_2_0;
    {intraStateSplit_adpcm_mainGMEM_xout2_0_R} adpcm_main_I24_GMEM_xout2_faked_2, const_adpcm_main_0_9_ -> intraArgMerge_adpcm_mainGMEM_xout2_2_0;
    {interEnablerMerge_adpcm_mainGMEM_rh1_0} interStateInv_adpcm_mainGMEM_rh1_0, interStateSplit_adpcm_mainGMEM_rh1_0_R -> interStateMerge_adpcm_mainGMEM_rh1_0;
    {interStateSplit_adpcm_mainGMEM_dec_nbh_0_R} adpcm_main_I0_GMEM_dec_nbh_faked_2, adpcm_main_I24_GMEM_dec_nbh_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_nbh_2_0;
    {loopCondInit_adpcm_mainGMEM_compressed_0} const_adpcm_mainGMEM_compressed__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_compressed_0;
    {loopCondInit_adpcm_mainGMEM_compressed_1} const_adpcm_mainGMEM_compressed__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_compressed_1;
    {loopOr_adpcm_mainGMEM_ph_0} const_adpcm_mainGMEM_ph__0_0_, adpcm_main_I10_GMEM_ph_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ph_0;
    {interStateSplit_adpcm_mainGMEM_rh1_0_R} adpcm_main_I0_GMEM_rh1_faked_1, adpcm_main_I10_GMEM_rh1_faked_1 -> interArgMerge_adpcm_mainGMEM_rh1_1_0;
    {loopCondInit_adpcm_mainGMEM_test_data_0} const_adpcm_mainGMEM_test_data__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_test_data_0;
    {interStateInit_adpcm_mainGMEM_plt2_0} adpcm_main_I0_GMEM_plt2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_plt2_0_R -> interEnablerMerge_adpcm_mainGMEM_plt2_0;
    {interStateInit_adpcm_mainGMEM_dec_ah2_0} adpcm_main_I0_GMEM_dec_ah2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_ah2_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_ah2_0;
    {loopCondInit_adpcm_mainGMEM_dec_ph_0} const_adpcm_mainGMEM_dec_ph__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_ph_0;
    {loopOr_adpcm_mainGMEM_xl_0} const_adpcm_mainGMEM_xl__0_0_, adpcm_main_I10_GMEM_xl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_xl_0;
    {loopCondInit_adpcm_mainGMEM_qq2_code2_table_0} const_adpcm_mainGMEM_qq2_code2_table__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_qq2_code2_table_0;
    {loopCondInit_adpcm_mainGMEM_qq2_code2_table_1} const_adpcm_mainGMEM_qq2_code2_table__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_qq2_code2_table_1;
    {interStateInit_adpcm_mainGMEM_accumc_0} adpcm_main_I0_GMEM_accumc_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_accumc_0_R -> interEnablerMerge_adpcm_mainGMEM_accumc_0;
    {loopCondInit_adpcm_mainGMEM_delay_dltx_0} const_adpcm_mainGMEM_delay_dltx__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_delay_dltx_0;
    {loopOr_adpcm_mainGMEM_rh2_0} const_adpcm_mainGMEM_rh2__0_0_, adpcm_main_I10_GMEM_rh2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_rh2_0;
    {interStateInit_adpcm_mainGMEM_ph2_0} adpcm_main_I0_GMEM_ph2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_ph2_0_R -> interEnablerMerge_adpcm_mainGMEM_ph2_0;
    {interEnablerMerge_adpcm_mainGMEM_wl_code_table_0} interStateInv_adpcm_mainGMEM_wl_code_table_0, interStateSplit_adpcm_mainGMEM_wl_code_table_0_R -> interStateMerge_adpcm_mainGMEM_wl_code_table_0;
    {loopInit_adpcm_mainGMEM_spl_0} loopCondMerge_adpcm_mainGMEM_spl_0, loopCondSelectSplit_adpcm_mainGMEM_spl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_spl_0;
    {loopInit_adpcm_mainGMEM_rlt_0} loopCondMerge_adpcm_mainGMEM_rlt_0, loopCondSelectSplit_adpcm_mainGMEM_rlt_0_R -> loopCondSelectMerge_adpcm_mainGMEM_rlt_0;
    {loopOr_adpcm_mainGMEM_dec_ph2_0} const_adpcm_mainGMEM_dec_ph2__0_0_, adpcm_main_I24_GMEM_dec_ph2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_ph2_0;
    {interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_R} adpcm_main_I10_GMEM_qq2_code2_table_faked_2, adpcm_main_I24_GMEM_qq2_code2_table_faked_2 -> interArgMerge_adpcm_mainGMEM_qq2_code2_table_2_0;
    {loopInit_adpcm_mainGMEM_dec_sph_0} loopCondMerge_adpcm_mainGMEM_dec_sph_0, loopCondSelectSplit_adpcm_mainGMEM_dec_sph_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_sph_0;
    {interStateInit_adpcm_mainlogsch_0} loopBbSelectSplit_adpcm_mainlogsch_0_R, loopBbSelectSplit_adpcm_mainlogsch_1_R -> interEnablerMerge_adpcm_mainlogsch_0;
    {loopCondInit_adpcm_mainGMEM_quant26bt_pos_0} const_adpcm_mainGMEM_quant26bt_pos__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_quant26bt_pos_0;
    {interStateSplit_adpcm_mainGMEM_accumd_0_R} adpcm_main_I0_GMEM_accumd_faked_0, adpcm_main_I24_GMEM_accumd_faked_0 -> interArgMerge_adpcm_mainGMEM_accumd_0_0;
    {interStateSplit_adpcm_mainGMEM_accumc_0_R} adpcm_main_I0_GMEM_accumc_faked_2, adpcm_main_I24_GMEM_accumc_faked_2 -> interArgMerge_adpcm_mainGMEM_accumc_2_0;
    {loopInit_adpcm_mainlogsch_1} loopCondMerge_adpcm_mainlogsch_1, loopCondSelectSplit_adpcm_mainlogsch_1_R -> loopCondSelectMerge_adpcm_mainlogsch_1;
    {loopOr_adpcm_mainGMEM_dec_del_bpl_0} const_adpcm_mainGMEM_dec_del_bpl__0_0_, adpcm_main_I24_GMEM_dec_del_bpl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_del_bpl_0;
    {loopInit_adpcm_mainlogsch_0} loopCondMerge_adpcm_mainlogsch_0, loopCondSelectSplit_adpcm_mainlogsch_0_R -> loopCondSelectMerge_adpcm_mainlogsch_0;
    {loopOr_adpcm_mainuppol1_0} const_adpcm_mainuppol1__0_0_, adpcm_main_I10_uppol1_faked_0_USE -> loopBbSelectMerge_adpcm_mainuppol1_0;
    {interEnablerMerge_adpcm_mainGMEM_compressed_0} interStateInv_adpcm_mainGMEM_compressed_0, interStateSplit_adpcm_mainGMEM_compressed_0_R -> interStateMerge_adpcm_mainGMEM_compressed_0;
    {loopInit_adpcm_mainGMEM_dec_plt_0} loopCondMerge_adpcm_mainGMEM_dec_plt_0, loopCondSelectSplit_adpcm_mainGMEM_dec_plt_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_plt_0;
    {loopOr_adpcm_mainuppol1_1} const_adpcm_mainuppol1__0_1_, adpcm_main_I24_uppol1_faked_0_USE -> loopBbSelectMerge_adpcm_mainuppol1_1;
    {interStateInit_adpcm_mainGMEM_qq2_code2_table_0} loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_R, loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_R -> interEnablerMerge_adpcm_mainGMEM_qq2_code2_table_0;
    {loopInit_adpcm_mainGMEM_il_1} loopCondMerge_adpcm_mainGMEM_il_1, loopCondSelectSplit_adpcm_mainGMEM_il_1_R -> loopCondSelectMerge_adpcm_mainGMEM_il_1;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_R} adpcm_main_I10_logscl_faked_GMEM_wl_code_table_faked_, adpcm_main_I24_logscl_faked_GMEM_wl_code_table_faked_ -> interArgMerge_adpcm_mainlogsclGMEM_wl_code_table_0;
    {interEnablerMerge_adpcm_mainGMEM_plt2_0} interStateInv_adpcm_mainGMEM_plt2_0, interStateSplit_adpcm_mainGMEM_plt2_0_R -> interStateMerge_adpcm_mainGMEM_plt2_0;
    {loopInit_adpcm_mainGMEM_il_0} loopCondMerge_adpcm_mainGMEM_il_0, loopCondSelectSplit_adpcm_mainGMEM_il_0_R -> loopCondSelectMerge_adpcm_mainGMEM_il_0;
    {loopCondInit_adpcm_mainGMEM_rh1_0} const_adpcm_mainGMEM_rh1__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_rh1_0;
    {loopOr_adpcm_mainGMEM_accumc_0} const_adpcm_mainGMEM_accumc__0_0_, adpcm_main_I24_GMEM_accumc_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_accumc_0;
    {loopCondInit_adpcm_mainGMEM_eh_0} const_adpcm_mainGMEM_eh__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_eh_0;
    {interEnablerMerge_adpcm_mainGMEM_delay_dltx_0} interStateInv_adpcm_mainGMEM_delay_dltx_0, interStateSplit_adpcm_mainGMEM_delay_dltx_0_R -> interStateMerge_adpcm_mainGMEM_delay_dltx_0;
    {interEnablerMerge_adpcm_mainGMEM_rh2_0} interStateInv_adpcm_mainGMEM_rh2_0, interStateSplit_adpcm_mainGMEM_rh2_0_R -> interStateMerge_adpcm_mainGMEM_rh2_0;
    {interStateSplit_adpcm_mainGMEM_deth_0_R} adpcm_main_I0_GMEM_deth_faked_0, adpcm_main_I10_GMEM_deth_faked_0 -> interArgMerge_adpcm_mainGMEM_deth_0_0;
    {loopCondInit_adpcm_mainGMEM_dec_ph1_0} const_adpcm_mainGMEM_dec_ph1__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_ph1_0;
    {interStateSplit_adpcm_mainGMEM_dec_al1_0_R} adpcm_main_I0_GMEM_dec_al1_faked_0, adpcm_main_I24_GMEM_dec_al1_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_al1_0_0;
    {interStateInit_adpcm_mainGMEM_ah1_0} adpcm_main_I0_GMEM_ah1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_ah1_0_R -> interEnablerMerge_adpcm_mainGMEM_ah1_0;
    {interStateSplit_adpcm_mainGMEM_rh2_0_R} adpcm_main_I0_GMEM_rh2_faked_0, adpcm_main_I10_GMEM_rh2_faked_0 -> interArgMerge_adpcm_mainGMEM_rh2_0_0;
    {interStateSplit_adpcm_mainGMEM_rh1_0_R} adpcm_main_I0_GMEM_rh1_faked_2, adpcm_main_I10_GMEM_rh1_faked_2 -> interArgMerge_adpcm_mainGMEM_rh1_2_0;
    {loopCondInit_adpcm_mainGMEM_dec_del_dltx_0} const_adpcm_mainGMEM_dec_del_dltx__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_del_dltx_0;
    {loopInit_adpcm_mainGMEM_nbl_0} loopCondMerge_adpcm_mainGMEM_nbl_0, loopCondSelectSplit_adpcm_mainGMEM_nbl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_nbl_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_bph_0} interStateInv_adpcm_mainGMEM_dec_del_bph_0, interStateSplit_adpcm_mainGMEM_dec_del_bph_0_R -> interStateMerge_adpcm_mainGMEM_dec_del_bph_0;
    {loopCondInit_adpcm_mainGMEM_quant26bt_neg_0} const_adpcm_mainGMEM_quant26bt_neg__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_quant26bt_neg_0;
    {interStateSplit_adpcm_mainGMEM_compressed_0_R} const_adpcm_main_0_4_, const_adpcm_main_1_6_ -> interArgMerge_adpcm_mainGMEM_compressed_0_0;
    {loopInit_adpcm_mainGMEM_dec_nbh_0} loopCondMerge_adpcm_mainGMEM_dec_nbh_0, loopCondSelectSplit_adpcm_mainGMEM_dec_nbh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_nbh_0;
    {loopOr_adpcm_mainGMEM_dec_ah1_0} const_adpcm_mainGMEM_dec_ah1__0_0_, adpcm_main_I24_GMEM_dec_ah1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_ah1_0;
    {interStateInit_adpcm_mainGMEM_accumd_0} adpcm_main_I0_GMEM_accumd_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_accumd_0_R -> interEnablerMerge_adpcm_mainGMEM_accumd_0;
    {FAC_Init_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table} FAC__Buff_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table, FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_R -> Merge_FAC_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table;
    {interStateSplit_adpcm_mainGMEM_plt1_0_R} adpcm_main_I0_GMEM_plt1_faked_0, adpcm_main_I10_GMEM_plt1_faked_0 -> interArgMerge_adpcm_mainGMEM_plt1_0_0;
    {loopOr_adpcm_mainGMEM_dec_dlt_0} const_adpcm_mainGMEM_dec_dlt__0_0_, adpcm_main_I24_GMEM_dec_dlt_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_dlt_0;
    {interStateInit_adpcm_mainGMEM_dec_rh1_0} adpcm_main_I0_GMEM_dec_rh1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_rh1_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_rh1_0;
    {loopCondInit_adpcm_mainGMEM_ph_0} const_adpcm_mainGMEM_ph__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_ph_0;
    {interStateSplit_adpcm_mainGMEM_accumd_0_R} adpcm_main_I0_GMEM_accumd_faked_1, adpcm_main_I24_GMEM_accumd_faked_1 -> interArgMerge_adpcm_mainGMEM_accumd_1_0;
    {loopOr_adpcm_mainuppol2_0} const_adpcm_mainuppol2__0_0_, adpcm_main_I10_uppol2_faked_0_USE -> loopBbSelectMerge_adpcm_mainuppol2_0;
    {loopOr_adpcm_mainuppol2_1} const_adpcm_mainuppol2__0_1_, adpcm_main_I24_uppol2_faked_0_USE -> loopBbSelectMerge_adpcm_mainuppol2_1;
    {loopInit_adpcm_mainGMEM_ilb_table_0} loopCondMerge_adpcm_mainGMEM_ilb_table_0, loopCondSelectSplit_adpcm_mainGMEM_ilb_table_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ilb_table_0;
    {loopInit_adpcm_mainGMEM_ilb_table_1} loopCondMerge_adpcm_mainGMEM_ilb_table_1, loopCondSelectSplit_adpcm_mainGMEM_ilb_table_1_R -> loopCondSelectMerge_adpcm_mainGMEM_ilb_table_1;
    {loopInit_adpcm_mainGMEM_result_0} loopCondMerge_adpcm_mainGMEM_result_0, loopCondSelectSplit_adpcm_mainGMEM_result_0_R -> loopCondSelectMerge_adpcm_mainGMEM_result_0;
    {loopOr_adpcm_mainGMEM_rlt1_0} const_adpcm_mainGMEM_rlt1__0_0_, adpcm_main_I10_GMEM_rlt1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_rlt1_0;
    {loopCondInit_adpcm_mainGMEM_xl_0} const_adpcm_mainGMEM_xl__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_xl_0;
    {interStateInit_adpcm_mainGMEM_wh_code_table_0} loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_0_R, loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_1_R -> interEnablerMerge_adpcm_mainGMEM_wh_code_table_0;
    {loopCondInit_adpcm_mainGMEM_rh2_0} const_adpcm_mainGMEM_rh2__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_rh2_0;
    {loopOr_adpcm_mainGMEM_accumd_0} const_adpcm_mainGMEM_accumd__0_0_, adpcm_main_I24_GMEM_accumd_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_accumd_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_al1_0} interStateInv_adpcm_mainGMEM_dec_al1_0, interStateSplit_adpcm_mainGMEM_dec_al1_0_R -> interStateMerge_adpcm_mainGMEM_dec_al1_0;
    {loopInit_adpcm_mainGMEM_qq6_code6_table_0} loopCondMerge_adpcm_mainGMEM_qq6_code6_table_0, loopCondSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_R -> loopCondSelectMerge_adpcm_mainGMEM_qq6_code6_table_0;
    {loopOr_adpcm_mainGMEM_dl_0} const_adpcm_mainGMEM_dl__0_0_, adpcm_main_I24_GMEM_dl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dl_0;
    {loopOr_adpcm_mainGMEM_dec_deth_0} const_adpcm_mainGMEM_dec_deth__0_0_, adpcm_main_I24_GMEM_dec_deth_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_deth_0;
    {interStateSplit_adpcm_mainGMEM_dec_deth_0_R} adpcm_main_I0_GMEM_dec_deth_faked_0, adpcm_main_I24_GMEM_dec_deth_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_deth_0_0;
    {interStateSplit_adpcm_mainGMEM_deth_0_R} adpcm_main_I0_GMEM_deth_faked_1, adpcm_main_I10_GMEM_deth_faked_1 -> interArgMerge_adpcm_mainGMEM_deth_1_0;
    {interEnablerMerge_adpcm_mainfiltez_0} interStateInv_adpcm_mainfiltez_0, interStateSplit_adpcm_mainfiltez_0_R -> interStateMerge_adpcm_mainfiltez_0;
    {loopCondInit_adpcm_mainGMEM_dec_ph2_0} const_adpcm_mainGMEM_dec_ph2__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_ph2_0;
    {interStateSplit_adpcm_mainfiltep_0_R} adpcm_main_I10_filtep_faked_0, adpcm_main_I24_filtep_faked_0 -> interArgMerge_adpcm_mainfiltep_0_0;
    {interStateSplit_adpcm_mainGMEM_dec_al1_0_R} adpcm_main_I0_GMEM_dec_al1_faked_1, adpcm_main_I24_GMEM_dec_al1_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_al1_1_0;
    {interStateInit_adpcm_mainGMEM_ah2_0} adpcm_main_I0_GMEM_ah2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_ah2_0_R -> interEnablerMerge_adpcm_mainGMEM_ah2_0;
    {interStateSplit_adpcm_mainGMEM_dec_plt1_0_R} adpcm_main_I0_GMEM_dec_plt1_faked_0, adpcm_main_I24_GMEM_dec_plt1_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_plt1_0_0;
    {interStateSplit_adpcm_mainGMEM_rh2_0_R} adpcm_main_I0_GMEM_rh2_faked_1, adpcm_main_I10_GMEM_rh2_faked_1 -> interArgMerge_adpcm_mainGMEM_rh2_1_0;
    {loopCondInit_adpcm_mainuppol1_0} const_adpcm_mainuppol1__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainuppol1_0;
    {loopCondInit_adpcm_mainGMEM_dec_del_bpl_0} const_adpcm_mainGMEM_dec_del_bpl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_del_bpl_0;
    {loopCondInit_adpcm_mainuppol1_1} const_adpcm_mainuppol1__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainuppol1_1;
    {intraStateInit_adpcm_mainGMEM_test_data_0} intraEnabler_adpcm_mainGMEM_test_data_0, intraEnabler_adpcm_mainGMEM_test_data_1 -> intraEnablerMerge_adpcm_mainGMEM_test_data_0;
    {interStateSplit_adpcm_mainGMEM_compressed_0_R} adpcm_main_I12_, adpcm_main_I21_ -> interArgMerge_adpcm_mainGMEM_compressed_1_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_bph_0_R} adpcm_main_I0_GMEM_dec_del_bph_faked_0, adpcm_main_I24_GMEM_dec_del_bph_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_del_bph_0_0;
    {loopOr_adpcm_mainGMEM_dec_ah2_0} const_adpcm_mainGMEM_dec_ah2__0_0_, adpcm_main_I24_GMEM_dec_ah2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_ah2_0;
    {loopInit_adpcm_mainGMEM_ph1_0} loopCondMerge_adpcm_mainGMEM_ph1_0, loopCondSelectSplit_adpcm_mainGMEM_ph1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ph1_0;
    {loopCondInit_adpcm_mainGMEM_accumc_0} const_adpcm_mainGMEM_accumc__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_accumc_0;
    {loopInit_adpcm_mainGMEM_dec_rlt1_0} loopCondMerge_adpcm_mainGMEM_dec_rlt1_0, loopCondSelectSplit_adpcm_mainGMEM_dec_rlt1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_rlt1_0;
    {interStateSplit_adpcm_mainGMEM_plt1_0_R} adpcm_main_I0_GMEM_plt1_faked_1, adpcm_main_I10_GMEM_plt1_faked_1 -> interArgMerge_adpcm_mainGMEM_plt1_1_0;
    {interStateInit_adpcm_mainGMEM_dec_detl_0} adpcm_main_I0_GMEM_dec_detl_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_detl_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_detl_0;
    {interStateInit_adpcm_mainGMEM_dec_rh2_0} adpcm_main_I0_GMEM_dec_rh2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_rh2_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_rh2_0;
    {interStateSplit_adpcm_mainGMEM_accumd_0_R} adpcm_main_I0_GMEM_accumd_faked_2, adpcm_main_I24_GMEM_accumd_faked_2 -> interArgMerge_adpcm_mainGMEM_accumd_2_0;
    {interStateSplit_adpcm_mainGMEM_dec_deth_0_R} adpcm_main_I0_GMEM_dec_deth_faked_1, adpcm_main_I24_GMEM_dec_deth_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_deth_1_0;
    {intraStateSplit_adpcm_mainGMEM_test_data_0_R} const_adpcm_main_1_4_, const_adpcm_main_1_5_ -> intraArgMerge_adpcm_mainGMEM_test_data_0_0;
    {loopOr_adpcm_mainGMEM_rlt2_0} const_adpcm_mainGMEM_rlt2__0_0_, adpcm_main_I10_GMEM_rlt2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_rlt2_0;
    {loopCondInit_adpcm_mainGMEM_dec_ah1_0} const_adpcm_mainGMEM_dec_ah1__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_ah1_0;
    {interStateSplit_adpcm_mainGMEM_nbh_0_R} adpcm_main_I0_GMEM_nbh_faked_0, adpcm_main_I10_GMEM_nbh_faked_0 -> interArgMerge_adpcm_mainGMEM_nbh_0_0;
    {interStateInit_adpcm_mainGMEM_dec_plt1_0} adpcm_main_I0_GMEM_dec_plt1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_plt1_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_plt1_0;
    {interStateSplit_adpcm_mainfiltep_0_R} adpcm_main_I10_filtep_faked_1, adpcm_main_I24_filtep_faked_1 -> interArgMerge_adpcm_mainfiltep_1_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_al2_0} interStateInv_adpcm_mainGMEM_dec_al2_0, interStateSplit_adpcm_mainGMEM_dec_al2_0_R -> interStateMerge_adpcm_mainGMEM_dec_al2_0;
    {loopCondInit_adpcm_mainGMEM_dec_dlt_0} const_adpcm_mainGMEM_dec_dlt__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_dlt_0;
    {interStateSplit_adpcm_mainGMEM_deth_0_R} adpcm_main_I0_GMEM_deth_faked_2, adpcm_main_I10_GMEM_deth_faked_2 -> interArgMerge_adpcm_mainGMEM_deth_2_0;
    {interStateSplit_adpcm_mainGMEM_dec_al2_0_R} adpcm_main_I0_GMEM_dec_al2_faked_0, adpcm_main_I24_GMEM_dec_al2_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_al2_0_0;
    {loopInit_adpcm_mainGMEM_tqmf_0} loopCondMerge_adpcm_mainGMEM_tqmf_0, loopCondSelectSplit_adpcm_mainGMEM_tqmf_0_R -> loopCondSelectMerge_adpcm_mainGMEM_tqmf_0;
    {interStateSplit_adpcm_mainGMEM_delay_bpl_0_R} adpcm_main_I0_GMEM_delay_bpl_faked_0, adpcm_main_I10_GMEM_delay_bpl_faked_0 -> interArgMerge_adpcm_mainGMEM_delay_bpl_0_0;
    {loopOr_adpcm_mainGMEM_rh_0} const_adpcm_mainGMEM_rh__0_0_, adpcm_main_I24_GMEM_rh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_rh_0;
    {interStateSplit_adpcm_mainGMEM_rh2_0_R} adpcm_main_I0_GMEM_rh2_faked_2, adpcm_main_I10_GMEM_rh2_faked_2 -> interArgMerge_adpcm_mainGMEM_rh2_2_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_detl_0} interStateInv_adpcm_mainGMEM_dec_detl_0, interStateSplit_adpcm_mainGMEM_dec_detl_0_R -> interStateMerge_adpcm_mainGMEM_dec_detl_0;
    {loopCondInit_adpcm_mainuppol2_0} const_adpcm_mainuppol2__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainuppol2_0;
    {loopOr_adpcm_mainGMEM_al1_0} const_adpcm_mainGMEM_al1__0_0_, adpcm_main_I10_GMEM_al1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_al1_0;
    {adpcm_main_init1} const_adpcm_main_0_1_, sig_adpcm_main_I34__adpcm_main_I35__R -> Merge_adpcm_main_I19_;
    {loopInit_adpcm_mainfiltep_0} loopCondMerge_adpcm_mainfiltep_0, loopCondSelectSplit_adpcm_mainfiltep_0_R -> loopCondSelectMerge_adpcm_mainfiltep_0;
    {loopCondInit_adpcm_mainuppol2_1} const_adpcm_mainuppol2__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainuppol2_1;
    {interStateSplit_adpcm_mainGMEM_dec_al1_0_R} adpcm_main_I0_GMEM_dec_al1_faked_2, adpcm_main_I24_GMEM_dec_al1_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_al1_2_0;
    {loopCondInit_adpcm_mainGMEM_rlt1_0} const_adpcm_mainGMEM_rlt1__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_rlt1_0;
    {interStateSplit_adpcm_mainGMEM_compressed_0_R} adpcm_main_I10_, const_adpcm_main_0_5_ -> interArgMerge_adpcm_mainGMEM_compressed_2_0;
    {loopOr_adpcm_mainGMEM_dec_sh_0} const_adpcm_mainGMEM_dec_sh__0_0_, adpcm_main_I24_GMEM_dec_sh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_sh_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_bph_0_R} adpcm_main_I0_GMEM_dec_del_bph_faked_1, adpcm_main_I24_GMEM_dec_del_bph_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_del_bph_1_0;
    {interStateInit_adpcm_mainGMEM_rh1_0} adpcm_main_I0_GMEM_rh1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_rh1_0_R -> interEnablerMerge_adpcm_mainGMEM_rh1_0;
    {loopInit_adpcm_mainGMEM_detl_0} loopCondMerge_adpcm_mainGMEM_detl_0, loopCondSelectSplit_adpcm_mainGMEM_detl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_detl_0;
    {loopInit_adpcm_mainGMEM_ph2_0} loopCondMerge_adpcm_mainGMEM_ph2_0, loopCondSelectSplit_adpcm_mainGMEM_ph2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ph2_0;
    {interStateInit_adpcm_mainfiltep_0} loopBbSelectSplit_adpcm_mainfiltep_0_R, loopBbSelectSplit_adpcm_mainfiltep_1_R -> interEnablerMerge_adpcm_mainfiltep_0;
    {interStateSplit_adpcm_mainlogscl_0_R} adpcm_main_I10_logscl_faked_0, adpcm_main_I24_logscl_faked_0 -> interArgMerge_adpcm_mainlogscl_0_0;
    {loopCondInit_adpcm_mainGMEM_accumd_0} const_adpcm_mainGMEM_accumd__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_accumd_0;
    {interStateSplit_adpcm_mainGMEM_plt2_0_R} adpcm_main_I0_GMEM_plt2_faked_0, adpcm_main_I10_GMEM_plt2_faked_0 -> interArgMerge_adpcm_mainGMEM_plt2_0_0;
    {interStateSplit_adpcm_mainGMEM_plt1_0_R} adpcm_main_I0_GMEM_plt1_faked_2, adpcm_main_I10_GMEM_plt1_faked_2 -> interArgMerge_adpcm_mainGMEM_plt1_2_0;
    {loopCondInit_adpcm_mainGMEM_dl_0} const_adpcm_mainGMEM_dl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dl_0;
    {loopInit_adpcm_mainGMEM_delay_dhx_0} loopCondMerge_adpcm_mainGMEM_delay_dhx_0, loopCondSelectSplit_adpcm_mainGMEM_delay_dhx_0_R -> loopCondSelectMerge_adpcm_mainGMEM_delay_dhx_0;
    {interEnablerMerge_adpcm_mainGMEM_qq4_code4_table_0} interStateInv_adpcm_mainGMEM_qq4_code4_table_0, interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_R -> interStateMerge_adpcm_mainGMEM_qq4_code4_table_0;
    {loopOr_adpcm_mainGMEM_el_0} const_adpcm_mainGMEM_el__0_0_, adpcm_main_I10_GMEM_el_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_el_0;
    {loopInit_adpcm_mainGMEM_dec_rlt2_0} loopCondMerge_adpcm_mainGMEM_dec_rlt2_0, loopCondSelectSplit_adpcm_mainGMEM_dec_rlt2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_rlt2_0;
    {loopOr_adpcm_mainGMEM_dec_rh1_0} const_adpcm_mainGMEM_dec_rh1__0_0_, adpcm_main_I24_GMEM_dec_rh1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_rh1_0;
    {loopInit_adpcm_mainGMEM_dec_dh_0} loopCondMerge_adpcm_mainGMEM_dec_dh_0, loopCondSelectSplit_adpcm_mainGMEM_dec_dh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_dh_0;
    {interStateInit_adpcm_mainGMEM_delay_bpl_0} adpcm_main_I0_GMEM_delay_bpl_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_delay_bpl_0_R -> interEnablerMerge_adpcm_mainGMEM_delay_bpl_0;
    {loopInit_adpcm_mainGMEM_dec_del_bph_0} loopCondMerge_adpcm_mainGMEM_dec_del_bph_0, loopCondSelectSplit_adpcm_mainGMEM_dec_del_bph_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_del_bph_0;
    {interEnablerMerge_adpcm_mainscalel_0} interStateInv_adpcm_mainscalel_0, interStateSplit_adpcm_mainscalel_0_R -> interStateMerge_adpcm_mainscalel_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_plt1_0} interStateInv_adpcm_mainGMEM_dec_plt1_0, interStateSplit_adpcm_mainGMEM_dec_plt1_0_R -> interStateMerge_adpcm_mainGMEM_dec_plt1_0;
    {loopInit_adpcm_mainfiltep_1} loopCondMerge_adpcm_mainfiltep_1, loopCondSelectSplit_adpcm_mainfiltep_1_R -> loopCondSelectMerge_adpcm_mainfiltep_1;
    {interStateSplit_adpcm_mainuppol1_0_R} adpcm_main_I10_uppol1_faked_0, adpcm_main_I24_uppol1_faked_0 -> interArgMerge_adpcm_mainuppol1_0_0;
    {loopCondInit_adpcm_mainGMEM_dec_deth_0} const_adpcm_mainGMEM_dec_deth__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_deth_0;
    {loopInit_adpcm_mainGMEM_wh_code_table_0} loopCondMerge_adpcm_mainGMEM_wh_code_table_0, loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_0_R -> loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_0;
    {loopOr_adpcm_mainGMEM_xout1_0} const_adpcm_mainGMEM_xout1__0_0_, intraFinalSplit_adpcm_mainGMEM_xout1_0_L -> loopBbSelectMerge_adpcm_mainGMEM_xout1_0;
    {loopInit_adpcm_mainGMEM_plt1_0} loopCondMerge_adpcm_mainGMEM_plt1_0, loopCondSelectSplit_adpcm_mainGMEM_plt1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_plt1_0;
    {interEnablerMerge_adpcm_mainGMEM_al1_0} interStateInv_adpcm_mainGMEM_al1_0, interStateSplit_adpcm_mainGMEM_al1_0_R -> interStateMerge_adpcm_mainGMEM_al1_0;
    {loopInit_adpcm_mainGMEM_dec_szl_0} loopCondMerge_adpcm_mainGMEM_dec_szl_0, loopCondSelectSplit_adpcm_mainGMEM_dec_szl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_szl_0;
    {interStateSplit_adpcm_mainGMEM_dec_deth_0_R} adpcm_main_I0_GMEM_dec_deth_faked_2, adpcm_main_I24_GMEM_dec_deth_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_deth_2_0;
    {loopCondInit_adpcm_mainGMEM_dec_ah2_0} const_adpcm_mainGMEM_dec_ah2__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_ah2_0;
    {interStateSplit_adpcm_mainGMEM_nbh_0_R} adpcm_main_I0_GMEM_nbh_faked_1, adpcm_main_I10_GMEM_nbh_faked_1 -> interArgMerge_adpcm_mainGMEM_nbh_1_0;
    {intraStateSplit_adpcm_mainGMEM_test_data_0_R} adpcm_main_I3_, adpcm_main_I7_ -> intraArgMerge_adpcm_mainGMEM_test_data_1_0;
    {interStateInit_adpcm_mainGMEM_dec_plt2_0} adpcm_main_I0_GMEM_dec_plt2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_plt2_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_plt2_0;
    {loopInit_adpcm_mainGMEM_wh_code_table_1} loopCondMerge_adpcm_mainGMEM_wh_code_table_1, loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_1_R -> loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_1;
    {interEnablerMerge_adpcm_mainGMEM_delay_bph_0} interStateInv_adpcm_mainGMEM_delay_bph_0, interStateSplit_adpcm_mainGMEM_delay_bph_0_R -> interStateMerge_adpcm_mainGMEM_delay_bph_0;
    {interStateSplit_adpcm_mainfiltep_0_R} adpcm_main_I10_filtep_faked_2, adpcm_main_I24_filtep_faked_2 -> interArgMerge_adpcm_mainfiltep_2_0;
    {interStateSplit_adpcm_mainGMEM_dec_plt1_0_R} adpcm_main_I0_GMEM_dec_plt1_faked_1, adpcm_main_I24_GMEM_dec_plt1_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_plt1_1_0;
    {interEnablerMerge_adpcm_mainGMEM_ih_0} interStateInv_adpcm_mainGMEM_ih_0, interStateSplit_adpcm_mainGMEM_ih_0_R -> interStateMerge_adpcm_mainGMEM_ih_0;
    {loopInit_adpcm_mainGMEM_xh_0} loopCondMerge_adpcm_mainGMEM_xh_0, loopCondSelectSplit_adpcm_mainGMEM_xh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_xh_0;
    {interStateSplit_adpcm_mainGMEM_dec_al2_0_R} adpcm_main_I0_GMEM_dec_al2_faked_1, adpcm_main_I24_GMEM_dec_al2_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_al2_1_0;
    {interStateSplit_adpcm_mainGMEM_delay_bpl_0_R} adpcm_main_I0_GMEM_delay_bpl_faked_1, adpcm_main_I10_GMEM_delay_bpl_faked_1 -> interArgMerge_adpcm_mainGMEM_delay_bpl_1_0;
    {loopInit_adpcm_mainGMEM_ah1_0} loopCondMerge_adpcm_mainGMEM_ah1_0, loopCondSelectSplit_adpcm_mainGMEM_ah1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ah1_0;
    {interStateSplit_adpcm_mainGMEM_dec_plt1_0_R} adpcm_main_I0_GMEM_dec_plt1_faked_2, adpcm_main_I24_GMEM_dec_plt1_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_plt1_2_0;
    {interStateSplit_adpcm_mainGMEM_dec_plt2_0_R} adpcm_main_I0_GMEM_dec_plt2_faked_0, adpcm_main_I24_GMEM_dec_plt2_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_plt2_0_0;
    {loopOr_adpcm_mainGMEM_al2_0} const_adpcm_mainGMEM_al2__0_0_, adpcm_main_I10_GMEM_al2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_al2_0;
    {interStateInit_adpcm_mainGMEM_rlt1_0} adpcm_main_I0_GMEM_rlt1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_rlt1_0_R -> interEnablerMerge_adpcm_mainGMEM_rlt1_0;
    {interStateSplit_adpcm_mainGMEM_dec_ph1_0_R} adpcm_main_I0_GMEM_dec_ph1_faked_0, adpcm_main_I24_GMEM_dec_ph1_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_ph1_0_0;
    {interStateSplit_adpcm_mainGMEM_il_0_R} adpcm_main_I10_GMEM_il_faked_0, adpcm_main_I24_GMEM_il_faked_0 -> interArgMerge_adpcm_mainGMEM_il_0_0;
    {loopCondInit_adpcm_mainGMEM_rlt2_0} const_adpcm_mainGMEM_rlt2__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_rlt2_0;
    {loopInit_adpcm_mainGMEM_dlt_0} loopCondMerge_adpcm_mainGMEM_dlt_0, loopCondSelectSplit_adpcm_mainGMEM_dlt_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dlt_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_bph_0_R} adpcm_main_I0_GMEM_dec_del_bph_faked_2, adpcm_main_I24_GMEM_dec_del_bph_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_del_bph_2_0;
    {interStateInit_adpcm_mainGMEM_rh2_0} adpcm_main_I0_GMEM_rh2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_rh2_0_R -> interEnablerMerge_adpcm_mainGMEM_rh2_0;
    {interStateSplit_adpcm_mainuppol1_0_R} adpcm_main_I10_uppol1_faked_1, adpcm_main_I24_uppol1_faked_1 -> interArgMerge_adpcm_mainuppol1_1_0;
    {loopOr_adpcm_mainGMEM_delay_bph_0} const_adpcm_mainGMEM_delay_bph__0_0_, adpcm_main_I10_GMEM_delay_bph_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_delay_bph_0;
    {interStateSplit_adpcm_mainupzero_0_R} adpcm_main_I10_upzero_faked_0, adpcm_main_I24_upzero_faked_0 -> interArgMerge_adpcm_mainupzero_0_0;
    {interStateSplit_adpcm_mainlogscl_0_R} adpcm_main_I10_logscl_faked_1, adpcm_main_I24_logscl_faked_1 -> interArgMerge_adpcm_mainlogscl_1_0;
    {interStateSplit_adpcm_mainGMEM_plt2_0_R} adpcm_main_I0_GMEM_plt2_faked_1, adpcm_main_I10_GMEM_plt2_faked_1 -> interArgMerge_adpcm_mainGMEM_plt2_1_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_R} adpcm_main_I0_GMEM_dec_del_dhx_faked_0, adpcm_main_I24_GMEM_dec_del_dhx_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_del_dhx_0_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_plt2_0} interStateInv_adpcm_mainGMEM_dec_plt2_0, interStateSplit_adpcm_mainGMEM_dec_plt2_0_R -> interStateMerge_adpcm_mainGMEM_dec_plt2_0;
    {interEnablerMerge_adpcm_mainGMEM_h_0} interStateInv_adpcm_mainGMEM_h_0, interStateSplit_adpcm_mainGMEM_h_0_R -> interStateMerge_adpcm_mainGMEM_h_0;
    {loopOr_adpcm_mainGMEM_szh_0} const_adpcm_mainGMEM_szh__0_0_, adpcm_main_I10_GMEM_szh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_szh_0;
    {interStateInit_adpcm_mainGMEM_dec_del_bph_0} adpcm_main_I0_GMEM_dec_del_bph_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_del_bph_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_del_bph_0;
    {loopOr_adpcm_mainGMEM_dec_rh2_0} const_adpcm_mainGMEM_dec_rh2__0_0_, adpcm_main_I24_GMEM_dec_rh2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_rh2_0;
    {loopCondInit_adpcm_mainGMEM_rh_0} const_adpcm_mainGMEM_rh__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_rh_0;
    {loopOr_adpcm_mainGMEM_sh_0} const_adpcm_mainGMEM_sh__0_0_, adpcm_main_I10_GMEM_sh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_sh_0;
    {interStateInit_adpcm_mainlogscl_0} loopBbSelectSplit_adpcm_mainlogscl_0_R, loopBbSelectSplit_adpcm_mainlogscl_1_R -> interEnablerMerge_adpcm_mainlogscl_0;
    {interStateInit_adpcm_mainupzero_0} loopBbSelectSplit_adpcm_mainupzero_0_R, loopBbSelectSplit_adpcm_mainupzero_1_R -> interEnablerMerge_adpcm_mainupzero_0;
    {loopInit_adpcm_mainGMEM_dec_rlt_0} loopCondMerge_adpcm_mainGMEM_dec_rlt_0, loopCondSelectSplit_adpcm_mainGMEM_dec_rlt_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_rlt_0;
    {loopInit_adpcm_mainlogscl_0} loopCondMerge_adpcm_mainlogscl_0, loopCondSelectSplit_adpcm_mainlogscl_0_R -> loopCondSelectMerge_adpcm_mainlogscl_0;
    {loopInit_adpcm_mainupzero_0} loopCondMerge_adpcm_mainupzero_0, loopCondSelectSplit_adpcm_mainupzero_0_R -> loopCondSelectMerge_adpcm_mainupzero_0;
    {loopInit_adpcm_mainupzero_1} loopCondMerge_adpcm_mainupzero_1, loopCondSelectSplit_adpcm_mainupzero_1_R -> loopCondSelectMerge_adpcm_mainupzero_1;
    {loopInit_adpcm_mainGMEM_yh_0} loopCondMerge_adpcm_mainGMEM_yh_0, loopCondSelectSplit_adpcm_mainGMEM_yh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_yh_0;
    {loopInit_adpcm_mainlogscl_1} loopCondMerge_adpcm_mainlogscl_1, loopCondSelectSplit_adpcm_mainlogscl_1_R -> loopCondSelectMerge_adpcm_mainlogscl_1;
    {loopOr_adpcm_mainGMEM_dec_del_dhx_0} const_adpcm_mainGMEM_dec_del_dhx__0_0_, adpcm_main_I24_GMEM_dec_del_dhx_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_del_dhx_0;
    {loopOr_adpcm_mainGMEM_xout2_0} const_adpcm_mainGMEM_xout2__0_0_, intraFinalSplit_adpcm_mainGMEM_xout2_0_L -> loopBbSelectMerge_adpcm_mainGMEM_xout2_0;
    {loopCondInit_adpcm_mainGMEM_dec_sh_0} const_adpcm_mainGMEM_dec_sh__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_sh_0;
    {interEnablerMerge_adpcm_mainGMEM_al2_0} interStateInv_adpcm_mainGMEM_al2_0, interStateSplit_adpcm_mainGMEM_al2_0_R -> interStateMerge_adpcm_mainGMEM_al2_0;
    {interEnablerMerge_adpcm_mainGMEM_rlt1_0} interStateInv_adpcm_mainGMEM_rlt1_0, interStateSplit_adpcm_mainGMEM_rlt1_0_R -> interStateMerge_adpcm_mainGMEM_rlt1_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_nbh_0} interStateInv_adpcm_mainGMEM_dec_nbh_0, interStateSplit_adpcm_mainGMEM_dec_nbh_0_R -> interStateMerge_adpcm_mainGMEM_dec_nbh_0;
    {interStateSplit_adpcm_mainGMEM_nbh_0_R} adpcm_main_I0_GMEM_nbh_faked_2, adpcm_main_I10_GMEM_nbh_faked_2 -> interArgMerge_adpcm_mainGMEM_nbh_2_0;
    {loopOr_adpcm_mainGMEM_qq4_code4_table_0} const_adpcm_mainGMEM_qq4_code4_table__0_0_, adpcm_main_I10_GMEM_qq4_code4_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_0;
    {loopInit_adpcm_mainGMEM_dh_0} loopCondMerge_adpcm_mainGMEM_dh_0, loopCondSelectSplit_adpcm_mainGMEM_dh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dh_0;
    {loopCondInit_adpcm_mainGMEM_al1_0} const_adpcm_mainGMEM_al1__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_al1_0;
    {intraStateSplit_adpcm_mainGMEM_test_data_0_R} const_adpcm_main_0_2_, const_adpcm_main_0_3_ -> intraArgMerge_adpcm_mainGMEM_test_data_2_0;
    {loopOr_adpcm_mainGMEM_qq4_code4_table_1} const_adpcm_mainGMEM_qq4_code4_table__0_1_, adpcm_main_I24_GMEM_qq4_code4_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_1;
    {interStateSplit_adpcm_mainfiltep_0_R} adpcm_main_I10_filtep_faked_3, adpcm_main_I24_filtep_faked_3 -> interArgMerge_adpcm_mainfiltep_3_0;
    {loopInit_adpcm_mainGMEM_plt2_0} loopCondMerge_adpcm_mainGMEM_plt2_0, loopCondSelectSplit_adpcm_mainGMEM_plt2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_plt2_0;
    {loopCondInit_adpcm_mainGMEM_el_0} const_adpcm_mainGMEM_el__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_el_0;
    {FAC_Init_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1} FAC__Buff_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1, FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_R -> Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1;
    {FAC_Init_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2} FAC__Buff_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2, FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_R -> Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2;
    {loopCondInit_adpcm_mainGMEM_dec_rh1_0} const_adpcm_mainGMEM_dec_rh1__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_rh1_0;
    {interStateSplit_adpcm_mainGMEM_dec_al2_0_R} adpcm_main_I0_GMEM_dec_al2_faked_2, adpcm_main_I24_GMEM_dec_al2_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_al2_2_0;
    {intraStateInit_adpcm_mainGMEM_xout1_0} adpcm_main_I24_GMEM_xout1_faked_0_USE, intraEnabler_adpcm_mainGMEM_xout1_1 -> intraEnablerMerge_adpcm_mainGMEM_xout1_0;
    {interStateSplit_adpcm_mainGMEM_delay_bpl_0_R} adpcm_main_I0_GMEM_delay_bpl_faked_2, adpcm_main_I10_GMEM_delay_bpl_faked_2 -> interArgMerge_adpcm_mainGMEM_delay_bpl_2_0;
    {loopInit_adpcm_mainGMEM_ah2_0} loopCondMerge_adpcm_mainGMEM_ah2_0, loopCondSelectSplit_adpcm_mainGMEM_ah2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ah2_0;
    {loopInit_adpcm_mainGMEM_decis_levl_0} loopCondMerge_adpcm_mainGMEM_decis_levl_0, loopCondSelectSplit_adpcm_mainGMEM_decis_levl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_decis_levl_0;
    {interStateSplit_adpcm_mainGMEM_dec_plt2_0_R} adpcm_main_I0_GMEM_dec_plt2_faked_1, adpcm_main_I24_GMEM_dec_plt2_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_plt2_1_0;
    {interEnablerMerge_adpcm_mainlogsch_0} interStateInv_adpcm_mainlogsch_0, interStateSplit_adpcm_mainlogsch_0_R -> interStateMerge_adpcm_mainlogsch_0;
    {interStateInit_adpcm_mainGMEM_rlt2_0} adpcm_main_I0_GMEM_rlt2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_rlt2_0_R -> interEnablerMerge_adpcm_mainGMEM_rlt2_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_bpl_0} interStateInv_adpcm_mainGMEM_dec_del_bpl_0, interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_R -> interStateMerge_adpcm_mainGMEM_dec_del_bpl_0;
    {intraEnablerMerge_adpcm_mainGMEM_result_0} intraStateInv_adpcm_mainGMEM_result_0, intraStateSplit_adpcm_mainGMEM_result_0_R -> intraStateMerge_adpcm_mainGMEM_result_0;
    {loopCondInit_adpcm_mainGMEM_xout1_0} const_adpcm_mainGMEM_xout1__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_xout1_0;
    {interStateSplit_adpcm_mainGMEM_dec_ph1_0_R} adpcm_main_I0_GMEM_dec_ph1_faked_1, adpcm_main_I24_GMEM_dec_ph1_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_ph1_1_0;
    {interStateInit_adpcm_mainGMEM_dec_al1_0} adpcm_main_I0_GMEM_dec_al1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_al1_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_al1_0;
    {loopOr_adpcm_mainGMEM_ilr_0} const_adpcm_mainGMEM_ilr__0_0_, adpcm_main_I24_GMEM_ilr_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ilr_0;
    {loopInit_adpcm_mainGMEM_dec_nbl_0} loopCondMerge_adpcm_mainGMEM_dec_nbl_0, loopCondSelectSplit_adpcm_mainGMEM_dec_nbl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_nbl_0;
    {interStateSplit_adpcm_mainGMEM_il_0_R} adpcm_main_I10_GMEM_il_faked_1, adpcm_main_I24_GMEM_il_faked_1 -> interArgMerge_adpcm_mainGMEM_il_1_0;
    {interStateSplit_adpcm_mainuppol2_0_R} adpcm_main_I10_uppol2_faked_0, adpcm_main_I24_uppol2_faked_0 -> interArgMerge_adpcm_mainuppol2_0_0;
    {loopOr_adpcm_mainGMEM_sph_0} const_adpcm_mainGMEM_sph__0_0_, adpcm_main_I10_GMEM_sph_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_sph_0;
    {interStateSplit_adpcm_mainuppol1_0_R} adpcm_main_I10_uppol1_faked_2, adpcm_main_I24_uppol1_faked_2 -> interArgMerge_adpcm_mainuppol1_2_0;
    {interStateSplit_adpcm_mainupzero_0_R} adpcm_main_I10_upzero_faked_1, adpcm_main_I24_upzero_faked_1 -> interArgMerge_adpcm_mainupzero_1_0;
    {loopOr_adpcm_mainGMEM_plt_0} const_adpcm_mainGMEM_plt__0_0_, adpcm_main_I10_GMEM_plt_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_plt_0;
    {interStateSplit_adpcm_mainGMEM_plt2_0_R} adpcm_main_I0_GMEM_plt2_faked_2, adpcm_main_I10_GMEM_plt2_faked_2 -> interArgMerge_adpcm_mainGMEM_plt2_2_0;
    {interStateSplit_adpcm_mainGMEM_wl_code_table_0_R} adpcm_main_I10_GMEM_wl_code_table_faked_0, adpcm_main_I24_GMEM_wl_code_table_faked_0 -> interArgMerge_adpcm_mainGMEM_wl_code_table_0_0;
    {loopOr_adpcm_mainGMEM_ih_1} const_adpcm_mainGMEM_ih__0_1_, adpcm_main_I24_GMEM_ih_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ih_1;
    {interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_R} adpcm_main_I0_GMEM_dec_del_dhx_faked_1, adpcm_main_I24_GMEM_dec_del_dhx_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_del_dhx_1_0;
    {loopInit_adpcm_mainGMEM_compressed_0} loopCondMerge_adpcm_mainGMEM_compressed_0, loopCondSelectSplit_adpcm_mainGMEM_compressed_0_R -> loopCondSelectMerge_adpcm_mainGMEM_compressed_0;
    {loopInit_adpcm_mainGMEM_compressed_1} loopCondMerge_adpcm_mainGMEM_compressed_1, loopCondSelectSplit_adpcm_mainGMEM_compressed_1_R -> loopCondSelectMerge_adpcm_mainGMEM_compressed_1;
    {loopOr_adpcm_mainGMEM_ih_0} const_adpcm_mainGMEM_ih__0_0_, adpcm_main_I10_GMEM_ih_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_ih_0;
    {loopInit_adpcm_mainGMEM_test_data_0} loopCondMerge_adpcm_mainGMEM_test_data_0, loopCondSelectSplit_adpcm_mainGMEM_test_data_0_R -> loopCondSelectMerge_adpcm_mainGMEM_test_data_0;
    {interStateInit_adpcm_mainGMEM_ilb_table_0} loopBbSelectSplit_adpcm_mainGMEM_ilb_table_0_R, loopBbSelectSplit_adpcm_mainGMEM_ilb_table_1_R -> interEnablerMerge_adpcm_mainGMEM_ilb_table_0;
    {loopInit_adpcm_mainGMEM_dec_spl_0} loopCondMerge_adpcm_mainGMEM_dec_spl_0, loopCondSelectSplit_adpcm_mainGMEM_dec_spl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_spl_0;
    {loopCondInit_adpcm_mainGMEM_al2_0} const_adpcm_mainGMEM_al2__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_al2_0;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_R} adpcm_main_I10_filtez_faked_filtez_PP0_faked_, adpcm_main_I24_filtez_faked_filtez_PP0_faked_ -> interArgMerge_adpcm_mainfiltezfiltez_PP0_0;
    {loopInit_adpcm_mainGMEM_dec_ph_0} loopCondMerge_adpcm_mainGMEM_dec_ph_0, loopCondSelectSplit_adpcm_mainGMEM_dec_ph_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_ph_0;
    {loopInit_adpcm_mainGMEM_qq2_code2_table_0} loopCondMerge_adpcm_mainGMEM_qq2_code2_table_0, loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_R -> loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_0;
    {loopInit_adpcm_mainGMEM_qq2_code2_table_1} loopCondMerge_adpcm_mainGMEM_qq2_code2_table_1, loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_R -> loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_1;
    {interEnablerMerge_adpcm_mainGMEM_rlt2_0} interStateInv_adpcm_mainGMEM_rlt2_0, interStateSplit_adpcm_mainGMEM_rlt2_0_R -> interStateMerge_adpcm_mainGMEM_rlt2_0;
    {loopInit_adpcm_mainGMEM_delay_dltx_0} loopCondMerge_adpcm_mainGMEM_delay_dltx_0, loopCondSelectSplit_adpcm_mainGMEM_delay_dltx_0_R -> loopCondSelectMerge_adpcm_mainGMEM_delay_dltx_0;
    {interStateSplit_adpcm_mainGMEM_al1_0_R} adpcm_main_I0_GMEM_al1_faked_0, adpcm_main_I10_GMEM_al1_faked_0 -> interArgMerge_adpcm_mainGMEM_al1_0_0;
    {loopCondInit_adpcm_mainGMEM_delay_bph_0} const_adpcm_mainGMEM_delay_bph__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_delay_bph_0;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_R} adpcm_main_I10_upzero_faked_upzero_PP1_faked_, adpcm_main_I24_upzero_faked_upzero_PP1_faked_ -> interArgMerge_adpcm_mainupzeroupzero_PP1_0;
    {loopOr_adpcm_mainGMEM_dec_detl_0} const_adpcm_mainGMEM_dec_detl__0_0_, adpcm_main_I24_GMEM_dec_detl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_detl_0;
    {loopCondInit_adpcm_mainGMEM_szh_0} const_adpcm_mainGMEM_szh__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_szh_0;
    {interStateSplit_adpcm_mainfiltez_0_R} adpcm_main_I10_filtez_faked_0, adpcm_main_I24_filtez_faked_0 -> interArgMerge_adpcm_mainfiltez_0_0;
    {loopCondInit_adpcm_mainGMEM_dec_rh2_0} const_adpcm_mainGMEM_dec_rh2__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_rh2_0;
    {loopInit_adpcm_mainGMEM_quant26bt_pos_0} loopCondMerge_adpcm_mainGMEM_quant26bt_pos_0, loopCondSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_R -> loopCondSelectMerge_adpcm_mainGMEM_quant26bt_pos_0;
    {interStateInit_adpcm_mainGMEM_dec_del_dltx_0} adpcm_main_I0_GMEM_dec_del_dltx_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_del_dltx_0;
    {interStateSplit_adpcm_mainGMEM_dec_nbl_0_R} adpcm_main_I0_GMEM_dec_nbl_faked_0, adpcm_main_I24_GMEM_dec_nbl_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_nbl_0_0;
    {loopCondInit_adpcm_mainGMEM_sh_0} const_adpcm_mainGMEM_sh__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_sh_0;
    {intraStateInit_adpcm_mainGMEM_xout2_0} adpcm_main_I24_GMEM_xout2_faked_0_USE, intraEnabler_adpcm_mainGMEM_xout2_1 -> intraEnablerMerge_adpcm_mainGMEM_xout2_0;
    {interStateSplit_adpcm_mainGMEM_dec_plt2_0_R} adpcm_main_I0_GMEM_dec_plt2_faked_2, adpcm_main_I24_GMEM_dec_plt2_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_plt2_2_0;
    {loopOr_adpcm_mainGMEM_nbh_0} const_adpcm_mainGMEM_nbh__0_0_, adpcm_main_I10_GMEM_nbh_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_nbh_0;
    {loopCondInit_adpcm_mainGMEM_xout2_0} const_adpcm_mainGMEM_xout2__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_xout2_0;
    {loopCondInit_adpcm_mainGMEM_dec_del_dhx_0} const_adpcm_mainGMEM_dec_del_dhx__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_del_dhx_0;
    {interStateSplit_adpcm_mainGMEM_dec_ph1_0_R} adpcm_main_I0_GMEM_dec_ph1_faked_2, adpcm_main_I24_GMEM_dec_ph1_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_ph1_2_0;
    {interEnablerMerge_adpcm_mainGMEM_wh_code_table_0} interStateInv_adpcm_mainGMEM_wh_code_table_0, interStateSplit_adpcm_mainGMEM_wh_code_table_0_R -> interStateMerge_adpcm_mainGMEM_wh_code_table_0;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_R} adpcm_main_I10_filtez_faked_filtez_PP1_faked_, adpcm_main_I24_filtez_faked_filtez_PP1_faked_ -> interArgMerge_adpcm_mainfiltezfiltez_PP1_0;
    {interStateInit_adpcm_mainGMEM_dec_al2_0} adpcm_main_I0_GMEM_dec_al2_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_al2_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_al2_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_R} adpcm_main_I0_GMEM_dec_del_dltx_faked_0, adpcm_main_I24_GMEM_dec_del_dltx_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_del_dltx_0_0;
    {loopOr_adpcm_mainfiltez_0} const_adpcm_mainfiltez__0_0_, adpcm_main_I10_filtez_faked_0_USE -> loopBbSelectMerge_adpcm_mainfiltez_0;
    {loopOr_adpcm_mainfiltez_1} const_adpcm_mainfiltez__0_1_, adpcm_main_I24_filtez_faked_0_USE -> loopBbSelectMerge_adpcm_mainfiltez_1;
    {loopInit_adpcm_mainGMEM_rh1_0} loopCondMerge_adpcm_mainGMEM_rh1_0, loopCondSelectSplit_adpcm_mainGMEM_rh1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_rh1_0;
    {loopCondInit_adpcm_mainGMEM_qq4_code4_table_0} const_adpcm_mainGMEM_qq4_code4_table__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_qq4_code4_table_0;
    {loopInit_adpcm_mainGMEM_eh_0} loopCondMerge_adpcm_mainGMEM_eh_0, loopCondSelectSplit_adpcm_mainGMEM_eh_0_R -> loopCondSelectMerge_adpcm_mainGMEM_eh_0;
    {interStateSplit_adpcm_mainuppol2_0_R} adpcm_main_I10_uppol2_faked_1, adpcm_main_I24_uppol2_faked_1 -> interArgMerge_adpcm_mainuppol2_1_0;
    {interStateSplit_adpcm_mainupzero_0_R} adpcm_main_I10_upzero_faked_2, adpcm_main_I24_upzero_faked_2 -> interArgMerge_adpcm_mainupzero_2_0;
    {interStateSplit_adpcm_mainGMEM_dec_ph2_0_R} adpcm_main_I0_GMEM_dec_ph2_faked_0, adpcm_main_I24_GMEM_dec_ph2_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_ph2_0_0;
    {interStateSplit_adpcm_mainGMEM_wl_code_table_0_R} adpcm_main_I10_GMEM_wl_code_table_faked_1, adpcm_main_I24_GMEM_wl_code_table_faked_1 -> interArgMerge_adpcm_mainGMEM_wl_code_table_1_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_R} adpcm_main_I0_GMEM_dec_del_dhx_faked_2, adpcm_main_I24_GMEM_dec_del_dhx_faked_2 -> interArgMerge_adpcm_mainGMEM_dec_del_dhx_2_0;
    {loopInit_adpcm_mainGMEM_dec_ph1_0} loopCondMerge_adpcm_mainGMEM_dec_ph1_0, loopCondSelectSplit_adpcm_mainGMEM_dec_ph1_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_ph1_0;
    {loopCondInit_adpcm_mainGMEM_qq4_code4_table_1} const_adpcm_mainGMEM_qq4_code4_table__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_qq4_code4_table_1;
    {interStateSplit_adpcm_mainGMEM_delay_dltx_0_R} adpcm_main_I0_GMEM_delay_dltx_faked_0, adpcm_main_I10_GMEM_delay_dltx_faked_0 -> interArgMerge_adpcm_mainGMEM_delay_dltx_0_0;
    {interStateSplit_adpcm_mainGMEM_il_0_R} adpcm_main_I10_GMEM_il_faked_2, adpcm_main_I24_GMEM_il_faked_2 -> interArgMerge_adpcm_mainGMEM_il_2_0;
    {loopInit_adpcm_mainGMEM_dec_del_dltx_0} loopCondMerge_adpcm_mainGMEM_dec_del_dltx_0, loopCondSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_del_dltx_0;
    {interEnablerMerge_adpcm_mainGMEM_nbh_0} interStateInv_adpcm_mainGMEM_nbh_0, interStateSplit_adpcm_mainGMEM_nbh_0_R -> interStateMerge_adpcm_mainGMEM_nbh_0;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_dltx_0} interStateInv_adpcm_mainGMEM_dec_del_dltx_0, interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_R -> interStateMerge_adpcm_mainGMEM_dec_del_dltx_0;
    {loopInit_adpcm_mainGMEM_quant26bt_neg_0} loopCondMerge_adpcm_mainGMEM_quant26bt_neg_0, loopCondSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_R -> loopCondSelectMerge_adpcm_mainGMEM_quant26bt_neg_0;
    {loopOr_adpcm_mainGMEM_wl_code_table_0} const_adpcm_mainGMEM_wl_code_table__0_0_, adpcm_main_I10_GMEM_wl_code_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_0;
    {loopOr_adpcm_mainGMEM_wl_code_table_1} const_adpcm_mainGMEM_wl_code_table__0_1_, adpcm_main_I24_GMEM_wl_code_table_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_1;
    {loopCondInit_adpcm_mainGMEM_ilr_0} const_adpcm_mainGMEM_ilr__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_ilr_0;
    {interStateInit_adpcm_mainGMEM_qq4_code4_table_0} loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_R, loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_R -> interEnablerMerge_adpcm_mainGMEM_qq4_code4_table_0;
    {loopCondInit_adpcm_mainGMEM_sph_0} const_adpcm_mainGMEM_sph__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_sph_0;
    {interStateSplit_adpcm_mainGMEM_al1_0_R} adpcm_main_I0_GMEM_al1_faked_1, adpcm_main_I10_GMEM_al1_faked_1 -> interArgMerge_adpcm_mainGMEM_al1_1_0;
    {loopCondInit_adpcm_mainGMEM_plt_0} const_adpcm_mainGMEM_plt__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_plt_0;
    {loopCondInit_adpcm_mainGMEM_ih_0} const_adpcm_mainGMEM_ih__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_ih_0;
    {interStateSplit_adpcm_mainGMEM_dec_ah1_0_R} adpcm_main_I0_GMEM_dec_ah1_faked_0, adpcm_main_I24_GMEM_dec_ah1_faked_0 -> interArgMerge_adpcm_mainGMEM_dec_ah1_0_0;
    {loopCondInit_adpcm_mainGMEM_ih_1} const_adpcm_mainGMEM_ih__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_ih_1;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_R} adpcm_main_I10_upzero_faked_upzero_PP2_faked_, adpcm_main_I24_upzero_faked_upzero_PP2_faked_ -> interArgMerge_adpcm_mainupzeroupzero_PP2_0;
    {interStateSplit_adpcm_mainGMEM_dec_nbl_0_R} adpcm_main_I0_GMEM_dec_nbl_faked_1, adpcm_main_I24_GMEM_dec_nbl_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_nbl_1_0;
    {interStateSplit_adpcm_mainfiltez_0_R} adpcm_main_I10_filtez_faked_1, adpcm_main_I24_filtez_faked_1 -> interArgMerge_adpcm_mainfiltez_1_0;
    {loopInit_adpcm_mainGMEM_ph_0} loopCondMerge_adpcm_mainGMEM_ph_0, loopCondSelectSplit_adpcm_mainGMEM_ph_0_R -> loopCondSelectMerge_adpcm_mainGMEM_ph_0;
    {interStateSplit_adpcm_mainuppol1_0_R} adpcm_main_I10_uppol1_faked_3, adpcm_main_I24_uppol1_faked_3 -> interArgMerge_adpcm_mainuppol1_3_0;
    {interStateInit_adpcm_mainGMEM_al1_0} adpcm_main_I0_GMEM_al1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_al1_0_R -> interEnablerMerge_adpcm_mainGMEM_al1_0;
    {loopOr_adpcm_mainGMEM_rl_0} const_adpcm_mainGMEM_rl__0_0_, adpcm_main_I24_GMEM_rl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_rl_0;
    {loopOr_adpcm_mainGMEM_dec_plt1_0} const_adpcm_mainGMEM_dec_plt1__0_0_, adpcm_main_I24_GMEM_dec_plt1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_plt1_0;
    {loopInit_adpcm_mainGMEM_xl_0} loopCondMerge_adpcm_mainGMEM_xl_0, loopCondSelectSplit_adpcm_mainGMEM_xl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_xl_0;
    {interStateSplit_adpcm_mainGMEM_dec_ph2_0_R} adpcm_main_I0_GMEM_dec_ph2_faked_1, adpcm_main_I24_GMEM_dec_ph2_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_ph2_1_0;
    {interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_R} adpcm_main_I0_GMEM_dec_del_dltx_faked_1, adpcm_main_I24_GMEM_dec_del_dltx_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_del_dltx_1_0;
    {loopOr_adpcm_mainGMEM_dec_sl_0} const_adpcm_mainGMEM_dec_sl__0_0_, adpcm_main_I24_GMEM_dec_sl_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_sl_0;
    {interStateSplit_adpcm_mainGMEM_ilb_table_0_R} adpcm_main_I10_GMEM_ilb_table_faked_0, adpcm_main_I24_GMEM_ilb_table_faked_0 -> interArgMerge_adpcm_mainGMEM_ilb_table_0_0;
    {loopInit_adpcm_mainGMEM_rh2_0} loopCondMerge_adpcm_mainGMEM_rh2_0, loopCondSelectSplit_adpcm_mainGMEM_rh2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_rh2_0;
    {interStateSplit_adpcm_mainuppol2_0_R} adpcm_main_I10_uppol2_faked_2, adpcm_main_I24_uppol2_faked_2 -> interArgMerge_adpcm_mainuppol2_2_0;
    {interStateSplit_adpcm_mainGMEM_wh_code_table_0_R} adpcm_main_I10_GMEM_wh_code_table_faked_0, adpcm_main_I24_GMEM_wh_code_table_faked_0 -> interArgMerge_adpcm_mainGMEM_wh_code_table_0_0;
    {interStateInit_adpcm_mainGMEM_delay_dhx_0} adpcm_main_I0_GMEM_delay_dhx_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_delay_dhx_0_R -> interEnablerMerge_adpcm_mainGMEM_delay_dhx_0;
    {loopOr_adpcm_mainGMEM_dec_plt2_0} const_adpcm_mainGMEM_dec_plt2__0_0_, adpcm_main_I24_GMEM_dec_plt2_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_plt2_0;
    {loopOr_adpcm_mainGMEM_xs_0} const_adpcm_mainGMEM_xs__0_0_, adpcm_main_I24_GMEM_xs_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_xs_0;
    {interStateSplit_adpcm_mainGMEM_wl_code_table_0_R} adpcm_main_I10_GMEM_wl_code_table_faked_2, adpcm_main_I24_GMEM_wl_code_table_faked_2 -> interArgMerge_adpcm_mainGMEM_wl_code_table_2_0;
    {loopCondInit_adpcm_mainGMEM_dec_detl_0} const_adpcm_mainGMEM_dec_detl__1_0_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainGMEM_dec_detl_0;
    {interStateSplit_adpcm_mainGMEM_h_0_R} adpcm_main_I10_GMEM_h_faked_0, adpcm_main_I24_GMEM_h_faked_0 -> interArgMerge_adpcm_mainGMEM_h_0_0;
    {loopInit_adpcm_mainGMEM_dec_ph2_0} loopCondMerge_adpcm_mainGMEM_dec_ph2_0, loopCondSelectSplit_adpcm_mainGMEM_dec_ph2_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_ph2_0;
    {interStateSplit_adpcm_mainGMEM_delay_dltx_0_R} adpcm_main_I0_GMEM_delay_dltx_faked_1, adpcm_main_I10_GMEM_delay_dltx_faked_1 -> interArgMerge_adpcm_mainGMEM_delay_dltx_1_0;
    {loopCondInit_adpcm_mainGMEM_nbh_0} const_adpcm_mainGMEM_nbh__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainGMEM_nbh_0;
    {interStateInit_adpcm_mainuppol1_0} loopBbSelectSplit_adpcm_mainuppol1_0_R, loopBbSelectSplit_adpcm_mainuppol1_1_R -> interEnablerMerge_adpcm_mainuppol1_0;
    {interEnablerMerge_adpcm_mainGMEM_il_0} interStateInv_adpcm_mainGMEM_il_0, interStateSplit_adpcm_mainGMEM_il_0_R -> interStateMerge_adpcm_mainGMEM_il_0;
    {loopInit_adpcm_mainuppol1_0} loopCondMerge_adpcm_mainuppol1_0, loopCondSelectSplit_adpcm_mainuppol1_0_R -> loopCondSelectMerge_adpcm_mainuppol1_0;
    {loopInit_adpcm_mainGMEM_dec_del_bpl_0} loopCondMerge_adpcm_mainGMEM_dec_del_bpl_0, loopCondSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_R -> loopCondSelectMerge_adpcm_mainGMEM_dec_del_bpl_0;
    {loopOr_adpcm_mainGMEM_dec_al1_0} const_adpcm_mainGMEM_dec_al1__0_0_, adpcm_main_I24_GMEM_dec_al1_faked_0_USE -> loopBbSelectMerge_adpcm_mainGMEM_dec_al1_0;
    {loopInit_adpcm_mainuppol1_1} loopCondMerge_adpcm_mainuppol1_1, loopCondSelectSplit_adpcm_mainuppol1_1_R -> loopCondSelectMerge_adpcm_mainuppol1_1;
    {interEnablerMerge_adpcm_mainfiltep_0} interStateInv_adpcm_mainfiltep_0, interStateSplit_adpcm_mainfiltep_0_R -> interStateMerge_adpcm_mainfiltep_0;
    {interStateSplit_adpcm_mainGMEM_tqmf_0_R} adpcm_main_I0_GMEM_tqmf_faked_0, adpcm_main_I10_GMEM_tqmf_faked_0 -> interArgMerge_adpcm_mainGMEM_tqmf_0_0;
    {loopCondInit_adpcm_mainfiltez_0} const_adpcm_mainfiltez__1_0_, adpcm_main_I16_ -> loopCondMerge_adpcm_mainfiltez_0;
    {loopCondInit_adpcm_mainfiltez_1} const_adpcm_mainfiltez__1_1_, adpcm_main_I35_ -> loopCondMerge_adpcm_mainfiltez_1;
    {interStateInit_adpcm_mainGMEM_dec_rlt1_0} adpcm_main_I0_GMEM_dec_rlt1_faked_0_USE, loopBbSelectSplit_adpcm_mainGMEM_dec_rlt1_0_R -> interEnablerMerge_adpcm_mainGMEM_dec_rlt1_0;
    {loopInit_adpcm_mainGMEM_accumc_0} loopCondMerge_adpcm_mainGMEM_accumc_0, loopCondSelectSplit_adpcm_mainGMEM_accumc_0_R -> loopCondSelectMerge_adpcm_mainGMEM_accumc_0;
    {interStateSplit_adpcm_mainGMEM_al1_0_R} adpcm_main_I0_GMEM_al1_faked_2, adpcm_main_I10_GMEM_al1_faked_2 -> interArgMerge_adpcm_mainGMEM_al1_2_0;
    {interStateSplit_adpcm_mainGMEM_al2_0_R} adpcm_main_I0_GMEM_al2_faked_0, adpcm_main_I10_GMEM_al2_faked_0 -> interArgMerge_adpcm_mainGMEM_al2_0_0;
    {loopOr_adpcm_mainscalel_0} const_adpcm_mainscalel__0_0_, adpcm_main_I10_scalel_faked_0_USE -> loopBbSelectMerge_adpcm_mainscalel_0;
    {interEnablerMerge_adpcm_mainGMEM_delay_bpl_0} interStateInv_adpcm_mainGMEM_delay_bpl_0, interStateSplit_adpcm_mainGMEM_delay_bpl_0_R -> interStateMerge_adpcm_mainGMEM_delay_bpl_0;
    {interStateInit_adpcm_mainGMEM_compressed_0} loopBbSelectSplit_adpcm_mainGMEM_compressed_0_R, loopBbSelectSplit_adpcm_mainGMEM_compressed_1_R -> interEnablerMerge_adpcm_mainGMEM_compressed_0;
    {interStateSplit_adpcm_mainGMEM_dec_ah1_0_R} adpcm_main_I0_GMEM_dec_ah1_faked_1, adpcm_main_I24_GMEM_dec_ah1_faked_1 -> interArgMerge_adpcm_mainGMEM_dec_ah1_1_0;
    {loopInv_adpcm_mainGMEM_nbl_0} loopBbSelectMerge_adpcm_mainGMEM_nbl_0 -> loopBbSelectSplit_adpcm_mainGMEM_nbl_0_L, loopBbSelectSplit_adpcm_mainGMEM_nbl_0_R;
    {loopInv_adpcm_mainGMEM_xd_0} loopBbSelectMerge_adpcm_mainGMEM_xd_0 -> loopBbSelectSplit_adpcm_mainGMEM_xd_0_L, loopBbSelectSplit_adpcm_mainGMEM_xd_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_al1_0} loopCondSelectMerge_adpcm_mainGMEM_al1_0 -> loopCondSelectSplit_adpcm_mainGMEM_al1_0_L, loopCondSelectSplit_adpcm_mainGMEM_al1_0_R;
    {loopInv_adpcm_mainGMEM_dec_ah2_0} loopBbSelectMerge_adpcm_mainGMEM_dec_ah2_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_ah2_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_ah2_0_R;
    {loopInv_adpcm_mainGMEM_detl_0} loopBbSelectMerge_adpcm_mainGMEM_detl_0 -> loopBbSelectSplit_adpcm_mainGMEM_detl_0_L, loopBbSelectSplit_adpcm_mainGMEM_detl_0_R;
    {loopInv_adpcm_mainfiltez_1} loopBbSelectMerge_adpcm_mainfiltez_1 -> loopBbSelectSplit_adpcm_mainfiltez_1_L, loopBbSelectSplit_adpcm_mainfiltez_1_R;
    {intraAnd_adpcm_mainGMEM_result_0} intraEnablerMerge_adpcm_mainGMEM_result_0 -> intraFinalSplit_adpcm_mainGMEM_result_0_L, intraFinalSplit_adpcm_mainGMEM_result_0_R;
    {interStateSplit_adpcm_mainGMEM_ih_0_R} adpcm_mainGMEM_ih_out -> interOutSplit_adpcm_mainGMEM_ih_0_L, interOutSplit_adpcm_mainGMEM_ih_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_R} adpcm_mainlogschGMEM_wh_code_table_in_2 -> interOutSplit_adpcm_mainlogschGMEM_wh_code_table_2_0_L, interOutSplit_adpcm_mainlogschGMEM_wh_code_table_2_0_R;
    {loopInv_adpcm_mainfiltez_0} loopBbSelectMerge_adpcm_mainfiltez_0 -> loopBbSelectSplit_adpcm_mainfiltez_0_L, loopBbSelectSplit_adpcm_mainfiltez_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_plt2_0} interStateInit_adpcm_mainGMEM_dec_plt2_0 -> interStateSplit_adpcm_mainGMEM_dec_plt2_0_L, interStateSplit_adpcm_mainGMEM_dec_plt2_0_R;
    {interAnd_adpcm_mainfiltez_0} interEnablerMerge_adpcm_mainfiltez_0 -> interFinalSplit_adpcm_mainfiltez_0_L, interFinalSplit_adpcm_mainfiltez_0_R;
    {interAnd_adpcm_mainGMEM_ph2_0} interEnablerMerge_adpcm_mainGMEM_ph2_0 -> interFinalSplit_adpcm_mainGMEM_ph2_0_L, interFinalSplit_adpcm_mainGMEM_ph2_0_R;
    {interAnd_adpcm_mainGMEM_dec_al2_0} interEnablerMerge_adpcm_mainGMEM_dec_al2_0 -> interFinalSplit_adpcm_mainGMEM_dec_al2_0_L, interFinalSplit_adpcm_mainGMEM_dec_al2_0_R;
    {interStateSplit_adpcm_mainuppol2_0_R} adpcm_mainuppol2_out -> interOutSplit_adpcm_mainuppol2_0_L, interOutSplit_adpcm_mainuppol2_0_R;
    {interStateSplit_adpcm_mainGMEM_plt2_0_R} adpcm_mainGMEM_plt2_out -> interOutSplit_adpcm_mainGMEM_plt2_0_L, interOutSplit_adpcm_mainGMEM_plt2_0_R;
    {loopInv_adpcm_mainGMEM_sl_0} loopBbSelectMerge_adpcm_mainGMEM_sl_0 -> loopBbSelectSplit_adpcm_mainGMEM_sl_0_L, loopBbSelectSplit_adpcm_mainGMEM_sl_0_R;
    {loopInv_adpcm_mainGMEM_plt1_0} loopBbSelectMerge_adpcm_mainGMEM_plt1_0 -> loopBbSelectSplit_adpcm_mainGMEM_plt1_0_L, loopBbSelectSplit_adpcm_mainGMEM_plt1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_nbl_0} interStateInit_adpcm_mainGMEM_nbl_0 -> interStateSplit_adpcm_mainGMEM_nbl_0_L, interStateSplit_adpcm_mainGMEM_nbl_0_R;
    {intraEnablerMerge_adpcm_mainGMEM_xout2_0} intraStateInit_adpcm_mainGMEM_xout2_0 -> intraStateSplit_adpcm_mainGMEM_xout2_0_L, intraStateSplit_adpcm_mainGMEM_xout2_0_R;
    {interAnd_adpcm_mainGMEM_dec_del_dltx_0} interEnablerMerge_adpcm_mainGMEM_dec_del_dltx_0 -> interFinalSplit_adpcm_mainGMEM_dec_del_dltx_0_L, interFinalSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
    {Merge_FAC_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table} adpcm_mainscalelGMEM_ilb_table_USE -> interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_USE_L, interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_USE_R;
    {loopInv_adpcm_mainGMEM_accumc_0} loopBbSelectMerge_adpcm_mainGMEM_accumc_0 -> loopBbSelectSplit_adpcm_mainGMEM_accumc_0_L, loopBbSelectSplit_adpcm_mainGMEM_accumc_0_R;
    {Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1} adpcm_mainupzeroupzero_PP1_USE -> interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_USE_L, interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_USE_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_al2_0} interStateInit_adpcm_mainGMEM_dec_al2_0 -> interStateSplit_adpcm_mainGMEM_dec_al2_0_L, interStateSplit_adpcm_mainGMEM_dec_al2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dl_0} loopCondSelectMerge_adpcm_mainGMEM_dl_0 -> loopCondSelectSplit_adpcm_mainGMEM_dl_0_L, loopCondSelectSplit_adpcm_mainGMEM_dl_0_R;
    {interAnd_adpcm_mainGMEM_dec_del_dhx_0} interEnablerMerge_adpcm_mainGMEM_dec_del_dhx_0 -> interFinalSplit_adpcm_mainGMEM_dec_del_dhx_0_L, interFinalSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
    {loopInv_adpcm_mainGMEM_quant26bt_pos_0} loopBbSelectMerge_adpcm_mainGMEM_quant26bt_pos_0 -> loopBbSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_L, loopBbSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_R;
    {interStateSplit_adpcm_mainGMEM_nbl_0_R} adpcm_mainGMEM_nbl_out -> interOutSplit_adpcm_mainGMEM_nbl_0_L, interOutSplit_adpcm_mainGMEM_nbl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_al2_0} loopCondSelectMerge_adpcm_mainGMEM_al2_0 -> loopCondSelectSplit_adpcm_mainGMEM_al2_0_L, loopCondSelectSplit_adpcm_mainGMEM_al2_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_nbh_0_R} adpcm_mainGMEM_dec_nbh_out -> interOutSplit_adpcm_mainGMEM_dec_nbh_0_L, interOutSplit_adpcm_mainGMEM_dec_nbh_0_R;
    {interAnd_adpcm_mainGMEM_ah1_0} interEnablerMerge_adpcm_mainGMEM_ah1_0 -> interFinalSplit_adpcm_mainGMEM_ah1_0_L, interFinalSplit_adpcm_mainGMEM_ah1_0_R;
    {loopInv_adpcm_mainGMEM_ph1_0} loopBbSelectMerge_adpcm_mainGMEM_ph1_0 -> loopBbSelectSplit_adpcm_mainGMEM_ph1_0_L, loopBbSelectSplit_adpcm_mainGMEM_ph1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_qq4_code4_table_0} interStateInit_adpcm_mainGMEM_qq4_code4_table_0 -> interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_L, interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
    {interAnd_adpcm_mainGMEM_deth_0} interEnablerMerge_adpcm_mainGMEM_deth_0 -> interFinalSplit_adpcm_mainGMEM_deth_0_L, interFinalSplit_adpcm_mainGMEM_deth_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_szh_0} loopCondSelectMerge_adpcm_mainGMEM_szh_0 -> loopCondSelectSplit_adpcm_mainGMEM_szh_0_L, loopCondSelectSplit_adpcm_mainGMEM_szh_0_R;
    {loopInv_adpcm_mainGMEM_dec_rh1_0} loopBbSelectMerge_adpcm_mainGMEM_dec_rh1_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_rh1_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_rh1_0_R;
    {loopInv_adpcm_mainGMEM_il_1} loopBbSelectMerge_adpcm_mainGMEM_il_1 -> loopBbSelectSplit_adpcm_mainGMEM_il_1_L, loopBbSelectSplit_adpcm_mainGMEM_il_1_R;
    {loopInv_adpcm_mainGMEM_il_0} loopBbSelectMerge_adpcm_mainGMEM_il_0 -> loopBbSelectSplit_adpcm_mainGMEM_il_0_L, loopBbSelectSplit_adpcm_mainGMEM_il_0_R;
    {loopBbSelectMerge_adpcm_mainuppol1_0} loopCondSelectMerge_adpcm_mainuppol1_0 -> loopCondSelectSplit_adpcm_mainuppol1_0_L, loopCondSelectSplit_adpcm_mainuppol1_0_R;
    {loopBbSelectMerge_adpcm_mainuppol1_1} loopCondSelectMerge_adpcm_mainuppol1_1 -> loopCondSelectSplit_adpcm_mainuppol1_1_L, loopCondSelectSplit_adpcm_mainuppol1_1_R;
    {loopBbSelectMerge_adpcm_mainGMEM_result_0} loopCondSelectMerge_adpcm_mainGMEM_result_0 -> loopCondSelectSplit_adpcm_mainGMEM_result_0_L, loopCondSelectSplit_adpcm_mainGMEM_result_0_R;
    {loopInv_adpcm_mainGMEM_quant26bt_neg_0} loopBbSelectMerge_adpcm_mainGMEM_quant26bt_neg_0 -> loopBbSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_L, loopBbSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_R;
    {loopInv_adpcm_mainGMEM_plt2_0} loopBbSelectMerge_adpcm_mainGMEM_plt2_0 -> loopBbSelectSplit_adpcm_mainGMEM_plt2_0_L, loopBbSelectSplit_adpcm_mainGMEM_plt2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_del_dhx_0} loopCondSelectMerge_adpcm_mainGMEM_dec_del_dhx_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_szl_0} loopCondSelectMerge_adpcm_mainGMEM_dec_szl_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_szl_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_szl_0_R;
    {interEnablerMerge_adpcm_mainfiltep_0} interStateInit_adpcm_mainfiltep_0 -> interStateSplit_adpcm_mainfiltep_0_L, interStateSplit_adpcm_mainfiltep_0_R;
    {loopInv_adpcm_mainGMEM_accumd_0} loopBbSelectMerge_adpcm_mainGMEM_accumd_0 -> loopBbSelectSplit_adpcm_mainGMEM_accumd_0_L, loopBbSelectSplit_adpcm_mainGMEM_accumd_0_R;
    {interEnablerMerge_adpcm_mainGMEM_ph1_0} interStateInit_adpcm_mainGMEM_ph1_0 -> interStateSplit_adpcm_mainGMEM_ph1_0_L, interStateSplit_adpcm_mainGMEM_ph1_0_R;
    {loopInv_adpcm_mainscalel_0} loopBbSelectMerge_adpcm_mainscalel_0 -> loopBbSelectSplit_adpcm_mainscalel_0_L, loopBbSelectSplit_adpcm_mainscalel_0_R;
    {loopInv_adpcm_mainscalel_1} loopBbSelectMerge_adpcm_mainscalel_1 -> loopBbSelectSplit_adpcm_mainscalel_1_L, loopBbSelectSplit_adpcm_mainscalel_1_R;
    {interEnablerMerge_adpcm_mainGMEM_delay_bpl_0} interStateInit_adpcm_mainGMEM_delay_bpl_0 -> interStateSplit_adpcm_mainGMEM_delay_bpl_0_L, interStateSplit_adpcm_mainGMEM_delay_bpl_0_R;
    {loopInv_adpcm_mainGMEM_dec_detl_0} loopBbSelectMerge_adpcm_mainGMEM_dec_detl_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_detl_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_detl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_rh_0} loopCondSelectMerge_adpcm_mainGMEM_rh_0 -> loopCondSelectSplit_adpcm_mainGMEM_rh_0_L, loopCondSelectSplit_adpcm_mainGMEM_rh_0_R;
    {interAnd_adpcm_mainscalel_0} interEnablerMerge_adpcm_mainscalel_0 -> interFinalSplit_adpcm_mainscalel_0_L, interFinalSplit_adpcm_mainscalel_0_R;
    {interStateSplit_adpcm_mainGMEM_ph1_0_R} adpcm_mainGMEM_ph1_out -> interOutSplit_adpcm_mainGMEM_ph1_0_L, interOutSplit_adpcm_mainGMEM_ph1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ilr_0} loopCondSelectMerge_adpcm_mainGMEM_ilr_0 -> loopCondSelectSplit_adpcm_mainGMEM_ilr_0_L, loopCondSelectSplit_adpcm_mainGMEM_ilr_0_R;
    {interEnablerMerge_adpcm_mainGMEM_wl_code_table_0} interStateInit_adpcm_mainGMEM_wl_code_table_0 -> interStateSplit_adpcm_mainGMEM_wl_code_table_0_L, interStateSplit_adpcm_mainGMEM_wl_code_table_0_R;
    {loopInv_adpcm_mainGMEM_ph2_0} loopBbSelectMerge_adpcm_mainGMEM_ph2_0 -> loopBbSelectSplit_adpcm_mainGMEM_ph2_0_L, loopBbSelectSplit_adpcm_mainGMEM_ph2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_sph_0} loopCondSelectMerge_adpcm_mainGMEM_sph_0 -> loopCondSelectSplit_adpcm_mainGMEM_sph_0_L, loopCondSelectSplit_adpcm_mainGMEM_sph_0_R;
    {loopInv_adpcm_mainGMEM_delay_bpl_0} loopBbSelectMerge_adpcm_mainGMEM_delay_bpl_0 -> loopBbSelectSplit_adpcm_mainGMEM_delay_bpl_0_L, loopBbSelectSplit_adpcm_mainGMEM_delay_bpl_0_R;
    {loopInv_adpcm_mainGMEM_dec_plt1_0} loopBbSelectMerge_adpcm_mainGMEM_dec_plt1_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_plt1_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_plt1_0_R;
    {interAnd_adpcm_mainGMEM_ah2_0} interEnablerMerge_adpcm_mainGMEM_ah2_0 -> interFinalSplit_adpcm_mainGMEM_ah2_0_L, interFinalSplit_adpcm_mainGMEM_ah2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_plt_0} loopCondSelectMerge_adpcm_mainGMEM_plt_0 -> loopCondSelectSplit_adpcm_mainGMEM_plt_0_L, loopCondSelectSplit_adpcm_mainGMEM_plt_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_el_0} loopCondSelectMerge_adpcm_mainGMEM_el_0 -> loopCondSelectSplit_adpcm_mainGMEM_el_0_L, loopCondSelectSplit_adpcm_mainGMEM_el_0_R;
    {interAnd_adpcm_mainGMEM_dec_nbh_0} interEnablerMerge_adpcm_mainGMEM_dec_nbh_0 -> interFinalSplit_adpcm_mainGMEM_dec_nbh_0_L, interFinalSplit_adpcm_mainGMEM_dec_nbh_0_R;
    {loopInv_adpcm_mainGMEM_dec_rh2_0} loopBbSelectMerge_adpcm_mainGMEM_dec_rh2_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_rh2_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_rh2_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_R} adpcm_mainGMEM_dec_del_dltx_out -> interOutSplit_adpcm_mainGMEM_dec_del_dltx_0_L, interOutSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
    {loopInv_adpcm_mainGMEM_dec_del_bph_0} loopBbSelectMerge_adpcm_mainGMEM_dec_del_bph_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_del_bph_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_del_bph_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_spl_0} loopCondSelectMerge_adpcm_mainGMEM_dec_spl_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_spl_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_spl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_rlt_0} loopCondSelectMerge_adpcm_mainGMEM_dec_rlt_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_rlt_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_rlt_0_R;
    {loopBbSelectMerge_adpcm_mainuppol2_1} loopCondSelectMerge_adpcm_mainuppol2_1 -> loopCondSelectSplit_adpcm_mainuppol2_1_L, loopCondSelectSplit_adpcm_mainuppol2_1_R;
    {loopBbSelectMerge_adpcm_mainuppol2_0} loopCondSelectMerge_adpcm_mainuppol2_0 -> loopCondSelectSplit_adpcm_mainuppol2_0_L, loopCondSelectSplit_adpcm_mainuppol2_0_R;
    {Merge_FAC_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table} adpcm_mainlogschGMEM_wh_code_table_USE -> interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_USE_L, interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_USE_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_R} adpcm_mainupzeroupzero_PP1_in_0 -> interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_L, interOutSplit_adpcm_mainupzeroupzero_PP1_0_0_R;
    {loopInv_adpcm_mainGMEM_h_0} loopBbSelectMerge_adpcm_mainGMEM_h_0 -> loopBbSelectSplit_adpcm_mainGMEM_h_0_L, loopBbSelectSplit_adpcm_mainGMEM_h_0_R;
    {loopInv_adpcm_mainGMEM_h_1} loopBbSelectMerge_adpcm_mainGMEM_h_1 -> loopBbSelectSplit_adpcm_mainGMEM_h_1_L, loopBbSelectSplit_adpcm_mainGMEM_h_1_R;
    {loopInv_adpcm_mainGMEM_qq4_code4_table_0} loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_0 -> loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_L, loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
    {loopInv_adpcm_mainGMEM_qq4_code4_table_1} loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_1 -> loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_L, loopBbSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_R;
    {interAnd_adpcm_mainGMEM_wh_code_table_0} interEnablerMerge_adpcm_mainGMEM_wh_code_table_0 -> interFinalSplit_adpcm_mainGMEM_wh_code_table_0_L, interFinalSplit_adpcm_mainGMEM_wh_code_table_0_R;
    {interEnablerMerge_adpcm_mainGMEM_ph2_0} interStateInit_adpcm_mainGMEM_ph2_0 -> interStateSplit_adpcm_mainGMEM_ph2_0_L, interStateSplit_adpcm_mainGMEM_ph2_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_R} adpcm_mainfiltezfiltez_PP0_in_0 -> interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_L, interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_nbh_0} interStateInit_adpcm_mainGMEM_dec_nbh_0 -> interStateSplit_adpcm_mainGMEM_dec_nbh_0_L, interStateSplit_adpcm_mainGMEM_dec_nbh_0_R;
    {interAnd_adpcm_mainGMEM_h_0} interEnablerMerge_adpcm_mainGMEM_h_0 -> interFinalSplit_adpcm_mainGMEM_h_0_L, interFinalSplit_adpcm_mainGMEM_h_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_nbh_0} loopCondSelectMerge_adpcm_mainGMEM_nbh_0 -> loopCondSelectSplit_adpcm_mainGMEM_nbh_0_L, loopCondSelectSplit_adpcm_mainGMEM_nbh_0_R;
    {loopInv_adpcm_mainGMEM_ah1_0} loopBbSelectMerge_adpcm_mainGMEM_ah1_0 -> loopBbSelectSplit_adpcm_mainGMEM_ah1_0_L, loopBbSelectSplit_adpcm_mainGMEM_ah1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_tqmf_0} interStateInit_adpcm_mainGMEM_tqmf_0 -> interStateSplit_adpcm_mainGMEM_tqmf_0_L, interStateSplit_adpcm_mainGMEM_tqmf_0_R;
    {Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0} adpcm_mainfiltezfiltez_PP0_USE -> interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_USE_L, interOutSplit_adpcm_mainfiltezfiltez_PP0_0_0_USE_R;
    {interAnd_adpcm_mainGMEM_dec_detl_0} interEnablerMerge_adpcm_mainGMEM_dec_detl_0 -> interFinalSplit_adpcm_mainGMEM_dec_detl_0_L, interFinalSplit_adpcm_mainGMEM_dec_detl_0_R;
    {interEnablerMerge_adpcm_mainlogscl_0} interStateInit_adpcm_mainlogscl_0 -> interStateSplit_adpcm_mainlogscl_0_L, interStateSplit_adpcm_mainlogscl_0_R;
    {interEnablerMerge_adpcm_mainupzero_0} interStateInit_adpcm_mainupzero_0 -> interStateSplit_adpcm_mainupzero_0_L, interStateSplit_adpcm_mainupzero_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_deth_0} loopCondSelectMerge_adpcm_mainGMEM_deth_0 -> loopCondSelectSplit_adpcm_mainGMEM_deth_0_L, loopCondSelectSplit_adpcm_mainGMEM_deth_0_R;
    {loopInv_adpcm_mainGMEM_dec_sh_0} loopBbSelectMerge_adpcm_mainGMEM_dec_sh_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_sh_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_sh_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_nbl_0} loopCondSelectMerge_adpcm_mainGMEM_dec_nbl_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_nbl_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_nbl_0_R;
    {interStateSplit_adpcm_mainGMEM_ph2_0_R} adpcm_mainGMEM_ph2_out -> interOutSplit_adpcm_mainGMEM_ph2_0_L, interOutSplit_adpcm_mainGMEM_ph2_0_R;
    {loopInv_adpcm_mainGMEM_dlt_0} loopBbSelectMerge_adpcm_mainGMEM_dlt_0 -> loopBbSelectSplit_adpcm_mainGMEM_dlt_0_L, loopBbSelectSplit_adpcm_mainGMEM_dlt_0_R;
    {loopInv_adpcm_mainGMEM_dec_plt2_0} loopBbSelectMerge_adpcm_mainGMEM_dec_plt2_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_plt2_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_plt2_0_R;
    {interEnablerMerge_adpcm_mainGMEM_detl_0} interStateInit_adpcm_mainGMEM_detl_0 -> interStateSplit_adpcm_mainGMEM_detl_0_L, interStateSplit_adpcm_mainGMEM_detl_0_R;
    {interStateSplit_adpcm_mainGMEM_delay_bph_0_R} adpcm_mainGMEM_delay_bph_out -> interOutSplit_adpcm_mainGMEM_delay_bph_0_L, interOutSplit_adpcm_mainGMEM_delay_bph_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_del_bph_0_R} adpcm_mainGMEM_dec_del_bph_out -> interOutSplit_adpcm_mainGMEM_dec_del_bph_0_L, interOutSplit_adpcm_mainGMEM_dec_del_bph_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_dh_0} loopCondSelectMerge_adpcm_mainGMEM_dec_dh_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_dh_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_dh_0_R;
    {interAnd_adpcm_mainGMEM_rh1_0} interEnablerMerge_adpcm_mainGMEM_rh1_0 -> interFinalSplit_adpcm_mainGMEM_rh1_0_L, interFinalSplit_adpcm_mainGMEM_rh1_0_R;
    {interAnd_adpcm_mainGMEM_dec_plt1_0} interEnablerMerge_adpcm_mainGMEM_dec_plt1_0 -> interFinalSplit_adpcm_mainGMEM_dec_plt1_0_L, interFinalSplit_adpcm_mainGMEM_dec_plt1_0_R;
    {loopInv_adpcm_mainlogsch_0} loopBbSelectMerge_adpcm_mainlogsch_0 -> loopBbSelectSplit_adpcm_mainlogsch_0_L, loopBbSelectSplit_adpcm_mainlogsch_0_R;
    {loopInv_adpcm_mainlogsch_1} loopBbSelectMerge_adpcm_mainlogsch_1 -> loopBbSelectSplit_adpcm_mainlogsch_1_L, loopBbSelectSplit_adpcm_mainlogsch_1_R;
    {loopBbSelectMerge_adpcm_mainGMEM_sh_0} loopCondSelectMerge_adpcm_mainGMEM_sh_0 -> loopCondSelectSplit_adpcm_mainGMEM_sh_0_L, loopCondSelectSplit_adpcm_mainGMEM_sh_0_R;
    {interEnablerMerge_adpcm_mainGMEM_ah1_0} interStateInit_adpcm_mainGMEM_ah1_0 -> interStateSplit_adpcm_mainGMEM_ah1_0_L, interStateSplit_adpcm_mainGMEM_ah1_0_R;
    {loopInv_adpcm_mainGMEM_dec_del_dltx_0} loopBbSelectMerge_adpcm_mainGMEM_dec_del_dltx_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_R} adpcm_mainupzeroupzero_PP1_in_1 -> interOutSplit_adpcm_mainupzeroupzero_PP1_1_0_L, interOutSplit_adpcm_mainupzeroupzero_PP1_1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_plt1_0} interStateInit_adpcm_mainGMEM_plt1_0 -> interStateSplit_adpcm_mainGMEM_plt1_0_L, interStateSplit_adpcm_mainGMEM_plt1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_0} loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_0 -> loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_L, loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_1} loopCondSelectMerge_adpcm_mainGMEM_qq2_code2_table_1 -> loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_L, loopCondSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_R;
    {interAnd_adpcm_mainlogsch_0} interEnablerMerge_adpcm_mainlogsch_0 -> interFinalSplit_adpcm_mainlogsch_0_L, interFinalSplit_adpcm_mainlogsch_0_R;
    {adpcm_mainupzeroupzero_PP1_USE} Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1 -> FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_L, FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_R;
    {adpcm_mainupzeroupzero_PP2_USE} Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2 -> FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_L, FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_R} adpcm_mainfiltezfiltez_PP0_in_1 -> interOutSplit_adpcm_mainfiltezfiltez_PP0_1_0_L, interOutSplit_adpcm_mainfiltezfiltez_PP0_1_0_R;
    {interStateSplit_adpcm_mainGMEM_ah1_0_R} adpcm_mainGMEM_ah1_out -> interOutSplit_adpcm_mainGMEM_ah1_0_L, interOutSplit_adpcm_mainGMEM_ah1_0_R;
    {interAnd_adpcm_mainGMEM_accumc_0} interEnablerMerge_adpcm_mainGMEM_accumc_0 -> interFinalSplit_adpcm_mainGMEM_accumc_0_L, interFinalSplit_adpcm_mainGMEM_accumc_0_R;
    {loopInv_adpcm_mainGMEM_ah2_0} loopBbSelectMerge_adpcm_mainGMEM_ah2_0 -> loopBbSelectSplit_adpcm_mainGMEM_ah2_0_L, loopBbSelectSplit_adpcm_mainGMEM_ah2_0_R;
    {loopInv_adpcm_mainGMEM_xh_0} loopBbSelectMerge_adpcm_mainGMEM_xh_0 -> loopBbSelectSplit_adpcm_mainGMEM_xh_0_L, loopBbSelectSplit_adpcm_mainGMEM_xh_0_R;
    {interEnablerMerge_adpcm_mainGMEM_ilb_table_0} interStateInit_adpcm_mainGMEM_ilb_table_0 -> interStateSplit_adpcm_mainGMEM_ilb_table_0_L, interStateSplit_adpcm_mainGMEM_ilb_table_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ih_0} loopCondSelectMerge_adpcm_mainGMEM_ih_0 -> loopCondSelectSplit_adpcm_mainGMEM_ih_0_L, loopCondSelectSplit_adpcm_mainGMEM_ih_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ih_1} loopCondSelectMerge_adpcm_mainGMEM_ih_1 -> loopCondSelectSplit_adpcm_mainGMEM_ih_1_L, loopCondSelectSplit_adpcm_mainGMEM_ih_1_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_rlt1_0} interStateInit_adpcm_mainGMEM_dec_rlt1_0 -> interStateSplit_adpcm_mainGMEM_dec_rlt1_0_L, interStateSplit_adpcm_mainGMEM_dec_rlt1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_ph1_0} loopCondSelectMerge_adpcm_mainGMEM_dec_ph1_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_ph1_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_ph1_0_R;
    {interStateSplit_adpcm_mainGMEM_il_0_R} adpcm_mainGMEM_il_out -> interOutSplit_adpcm_mainGMEM_il_0_L, interOutSplit_adpcm_mainGMEM_il_0_R;
    {interAnd_adpcm_mainGMEM_rh2_0} interEnablerMerge_adpcm_mainGMEM_rh2_0 -> interFinalSplit_adpcm_mainGMEM_rh2_0_L, interFinalSplit_adpcm_mainGMEM_rh2_0_R;
    {interAnd_adpcm_mainGMEM_dec_plt2_0} interEnablerMerge_adpcm_mainGMEM_dec_plt2_0 -> interFinalSplit_adpcm_mainGMEM_dec_plt2_0_L, interFinalSplit_adpcm_mainGMEM_dec_plt2_0_R;
    {intraEnablerMerge_adpcm_mainGMEM_test_data_0} intraStateInit_adpcm_mainGMEM_test_data_0 -> intraStateSplit_adpcm_mainGMEM_test_data_0_L, intraStateSplit_adpcm_mainGMEM_test_data_0_R;
    {loopInv_adpcm_mainGMEM_ilb_table_0} loopBbSelectMerge_adpcm_mainGMEM_ilb_table_0 -> loopBbSelectSplit_adpcm_mainGMEM_ilb_table_0_L, loopBbSelectSplit_adpcm_mainGMEM_ilb_table_0_R;
    {interStateSplit_adpcm_mainGMEM_rlt1_0_R} adpcm_mainGMEM_rlt1_out -> interOutSplit_adpcm_mainGMEM_rlt1_0_L, interOutSplit_adpcm_mainGMEM_rlt1_0_R;
    {loopInv_adpcm_mainGMEM_ilb_table_1} loopBbSelectMerge_adpcm_mainGMEM_ilb_table_1 -> loopBbSelectSplit_adpcm_mainGMEM_ilb_table_1_L, loopBbSelectSplit_adpcm_mainGMEM_ilb_table_1_R;
    {interEnablerMerge_adpcm_mainGMEM_ah2_0} interStateInit_adpcm_mainGMEM_ah2_0 -> interStateSplit_adpcm_mainGMEM_ah2_0_L, interStateSplit_adpcm_mainGMEM_ah2_0_R;
    {interAnd_adpcm_mainGMEM_ih_0} interEnablerMerge_adpcm_mainGMEM_ih_0 -> interFinalSplit_adpcm_mainGMEM_ih_0_L, interFinalSplit_adpcm_mainGMEM_ih_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP1_R} adpcm_mainupzeroupzero_PP1_in_2 -> interOutSplit_adpcm_mainupzeroupzero_PP1_2_0_L, interOutSplit_adpcm_mainupzeroupzero_PP1_2_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_R} adpcm_mainupzeroupzero_PP2_in_0 -> interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_L, interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_R;
    {interEnablerMerge_adpcm_mainGMEM_plt2_0} interStateInit_adpcm_mainGMEM_plt2_0 -> interStateSplit_adpcm_mainGMEM_plt2_0_L, interStateSplit_adpcm_mainGMEM_plt2_0_R;
    {adpcm_main_I35_} adpcm_main_I34_ -> sig_adpcm_main_I34__adpcm_main_I35__L, sig_adpcm_main_I34__adpcm_main_I35__R;
    {interStateSplit_adpcm_mainGMEM_dec_deth_0_R} adpcm_mainGMEM_dec_deth_out -> interOutSplit_adpcm_mainGMEM_dec_deth_0_L, interOutSplit_adpcm_mainGMEM_dec_deth_0_R;
    {Merge_FAC_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2} adpcm_mainupzeroupzero_PP2_USE -> interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_USE_L, interOutSplit_adpcm_mainupzeroupzero_PP2_0_0_USE_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_deth_0} loopCondSelectMerge_adpcm_mainGMEM_dec_deth_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_deth_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_deth_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_R} adpcm_mainfiltezfiltez_PP1_in_0 -> interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_L, interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_R} adpcm_mainfiltezfiltez_PP0_in_2 -> interOutSplit_adpcm_mainfiltezfiltez_PP0_2_0_L, interOutSplit_adpcm_mainfiltezfiltez_PP0_2_0_R;
    {interStateSplit_adpcm_mainGMEM_ah2_0_R} adpcm_mainGMEM_ah2_out -> interOutSplit_adpcm_mainGMEM_ah2_0_L, interOutSplit_adpcm_mainGMEM_ah2_0_R;
    {interAnd_adpcm_mainGMEM_qq4_code4_table_0} interEnablerMerge_adpcm_mainGMEM_qq4_code4_table_0 -> interFinalSplit_adpcm_mainGMEM_qq4_code4_table_0_L, interFinalSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
    {interAnd_adpcm_mainGMEM_accumd_0} interEnablerMerge_adpcm_mainGMEM_accumd_0 -> interFinalSplit_adpcm_mainGMEM_accumd_0_L, interFinalSplit_adpcm_mainGMEM_accumd_0_R;
    {intraEnablerMerge_adpcm_mainGMEM_result_0} intraStateInit_adpcm_mainGMEM_result_0 -> intraStateSplit_adpcm_mainGMEM_result_0_L, intraStateSplit_adpcm_mainGMEM_result_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_nbl_0_R} adpcm_mainGMEM_dec_nbl_out -> interOutSplit_adpcm_mainGMEM_dec_nbl_0_L, interOutSplit_adpcm_mainGMEM_dec_nbl_0_R;
    {interStateSplit_adpcm_mainfiltez_0_R} adpcm_mainfiltez_out -> interOutSplit_adpcm_mainfiltez_0_L, interOutSplit_adpcm_mainfiltez_0_R;
    {interAnd_adpcm_mainGMEM_tqmf_0} interEnablerMerge_adpcm_mainGMEM_tqmf_0 -> interFinalSplit_adpcm_mainGMEM_tqmf_0_L, interFinalSplit_adpcm_mainGMEM_tqmf_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_delay_bph_0} loopCondSelectMerge_adpcm_mainGMEM_delay_bph_0 -> loopCondSelectSplit_adpcm_mainGMEM_delay_bph_0_L, loopCondSelectSplit_adpcm_mainGMEM_delay_bph_0_R;
    {loopInv_adpcm_mainGMEM_dec_al1_0} loopBbSelectMerge_adpcm_mainGMEM_dec_al1_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_al1_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_al1_0_R;
    {loopInv_adpcm_mainGMEM_rh1_0} loopBbSelectMerge_adpcm_mainGMEM_rh1_0 -> loopBbSelectSplit_adpcm_mainGMEM_rh1_0_L, loopBbSelectSplit_adpcm_mainGMEM_rh1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_rlt2_0} interStateInit_adpcm_mainGMEM_dec_rlt2_0 -> interStateSplit_adpcm_mainGMEM_dec_rlt2_0_L, interStateSplit_adpcm_mainGMEM_dec_rlt2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_ph2_0} loopCondSelectMerge_adpcm_mainGMEM_dec_ph2_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_ph2_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_ph2_0_R;
    {interAnd_adpcm_mainGMEM_detl_0} interEnablerMerge_adpcm_mainGMEM_detl_0 -> interFinalSplit_adpcm_mainGMEM_detl_0_L, interFinalSplit_adpcm_mainGMEM_detl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_szl_0} loopCondSelectMerge_adpcm_mainGMEM_szl_0 -> loopCondSelectSplit_adpcm_mainGMEM_szl_0_L, loopCondSelectSplit_adpcm_mainGMEM_szl_0_R;
    {interStateSplit_adpcm_mainGMEM_rlt2_0_R} adpcm_mainGMEM_rlt2_out -> interOutSplit_adpcm_mainGMEM_rlt2_0_L, interOutSplit_adpcm_mainGMEM_rlt2_0_R;
    {loopInv_adpcm_mainGMEM_yh_0} loopBbSelectMerge_adpcm_mainGMEM_yh_0 -> loopBbSelectSplit_adpcm_mainGMEM_yh_0_L, loopBbSelectSplit_adpcm_mainGMEM_yh_0_R;
    {loopInv_adpcm_mainGMEM_xout1_0} loopBbSelectMerge_adpcm_mainGMEM_xout1_0 -> loopBbSelectSplit_adpcm_mainGMEM_xout1_0_L, loopBbSelectSplit_adpcm_mainGMEM_xout1_0_R;
    {loopInv_adpcm_mainGMEM_rlt1_0} loopBbSelectMerge_adpcm_mainGMEM_rlt1_0 -> loopBbSelectSplit_adpcm_mainGMEM_rlt1_0_L, loopBbSelectSplit_adpcm_mainGMEM_rlt1_0_R;
    {interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_R} adpcm_mainGMEM_qq2_code2_table_out -> interOutSplit_adpcm_mainGMEM_qq2_code2_table_0_L, interOutSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_R} adpcm_mainupzeroupzero_PP2_in_1 -> interOutSplit_adpcm_mainupzeroupzero_PP2_1_0_L, interOutSplit_adpcm_mainupzeroupzero_PP2_1_0_R;
    {interAnd_adpcm_mainGMEM_compressed_0} interEnablerMerge_adpcm_mainGMEM_compressed_0 -> interFinalSplit_adpcm_mainGMEM_compressed_0_L, interFinalSplit_adpcm_mainGMEM_compressed_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_1} loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_1 -> loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_1_L, loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_1_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_ph_0} loopCondSelectMerge_adpcm_mainGMEM_dec_ph_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_ph_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_ph_0_R;
    {interStateSplit_adpcm_mainGMEM_wl_code_table_0_R} adpcm_mainGMEM_wl_code_table_out -> interOutSplit_adpcm_mainGMEM_wl_code_table_0_L, interOutSplit_adpcm_mainGMEM_wl_code_table_0_R;
    {loopInv_adpcm_mainGMEM_dh_0} loopBbSelectMerge_adpcm_mainGMEM_dh_0 -> loopBbSelectSplit_adpcm_mainGMEM_dh_0_L, loopBbSelectSplit_adpcm_mainGMEM_dh_0_R;
    {interAnd_adpcm_mainGMEM_plt1_0} interEnablerMerge_adpcm_mainGMEM_plt1_0 -> interFinalSplit_adpcm_mainGMEM_plt1_0_L, interFinalSplit_adpcm_mainGMEM_plt1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_rh1_0} interStateInit_adpcm_mainGMEM_rh1_0 -> interStateSplit_adpcm_mainGMEM_rh1_0_L, interStateSplit_adpcm_mainGMEM_rh1_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_R} adpcm_mainfiltezfiltez_PP1_in_1 -> interOutSplit_adpcm_mainfiltezfiltez_PP1_1_0_L, interOutSplit_adpcm_mainfiltezfiltez_PP1_1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_0} loopCondSelectMerge_adpcm_mainGMEM_wh_code_table_0 -> loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_0_L, loopCondSelectSplit_adpcm_mainGMEM_wh_code_table_0_R;
    {interEnablerMerge_adpcm_mainGMEM_delay_dhx_0} interStateInit_adpcm_mainGMEM_delay_dhx_0 -> interStateSplit_adpcm_mainGMEM_delay_dhx_0_L, interStateSplit_adpcm_mainGMEM_delay_dhx_0_R;
    {interAnd_adpcm_mainGMEM_delay_dltx_0} interEnablerMerge_adpcm_mainGMEM_delay_dltx_0 -> interFinalSplit_adpcm_mainGMEM_delay_dltx_0_L, interFinalSplit_adpcm_mainGMEM_delay_dltx_0_R;
    {loopInv_adpcm_mainGMEM_decis_levl_0} loopBbSelectMerge_adpcm_mainGMEM_decis_levl_0 -> loopBbSelectSplit_adpcm_mainGMEM_decis_levl_0_L, loopBbSelectSplit_adpcm_mainGMEM_decis_levl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_rl_0} loopCondSelectMerge_adpcm_mainGMEM_rl_0 -> loopCondSelectSplit_adpcm_mainGMEM_rl_0_L, loopCondSelectSplit_adpcm_mainGMEM_rl_0_R;
    {loopInv_adpcm_mainfiltep_0} loopBbSelectMerge_adpcm_mainfiltep_0 -> loopBbSelectSplit_adpcm_mainfiltep_0_L, loopBbSelectSplit_adpcm_mainfiltep_0_R;
    {loopInv_adpcm_mainfiltep_1} loopBbSelectMerge_adpcm_mainfiltep_1 -> loopBbSelectSplit_adpcm_mainfiltep_1_L, loopBbSelectSplit_adpcm_mainfiltep_1_R;
    {interEnablerMerge_adpcm_mainuppol1_0} interStateInit_adpcm_mainuppol1_0 -> interStateSplit_adpcm_mainuppol1_0_L, interStateSplit_adpcm_mainuppol1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_ah1_0} loopCondSelectMerge_adpcm_mainGMEM_dec_ah1_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_ah1_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_ah1_0_R;
    {interStateSplit_adpcm_mainGMEM_rh1_0_R} adpcm_mainGMEM_rh1_out -> interOutSplit_adpcm_mainGMEM_rh1_0_L, interOutSplit_adpcm_mainGMEM_rh1_0_R;
    {loopInv_adpcm_mainGMEM_dec_al2_0} loopBbSelectMerge_adpcm_mainGMEM_dec_al2_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_al2_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_al2_0_R;
    {intraAnd_adpcm_mainGMEM_xout1_0} intraEnablerMerge_adpcm_mainGMEM_xout1_0 -> intraFinalSplit_adpcm_mainGMEM_xout1_0_L, intraFinalSplit_adpcm_mainGMEM_xout1_0_R;
    {loopInv_adpcm_mainGMEM_rh2_0} loopBbSelectMerge_adpcm_mainGMEM_rh2_0 -> loopBbSelectSplit_adpcm_mainGMEM_rh2_0_L, loopBbSelectSplit_adpcm_mainGMEM_rh2_0_R;
    {interAnd_adpcm_mainfiltep_0} interEnablerMerge_adpcm_mainfiltep_0 -> interFinalSplit_adpcm_mainfiltep_0_L, interFinalSplit_adpcm_mainfiltep_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_xs_0} loopCondSelectMerge_adpcm_mainGMEM_xs_0 -> loopCondSelectSplit_adpcm_mainGMEM_xs_0_L, loopCondSelectSplit_adpcm_mainGMEM_xs_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_dlt_0} loopCondSelectMerge_adpcm_mainGMEM_dec_dlt_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_dlt_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_dlt_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_spl_0} loopCondSelectMerge_adpcm_mainGMEM_spl_0 -> loopCondSelectSplit_adpcm_mainGMEM_spl_0_L, loopCondSelectSplit_adpcm_mainGMEM_spl_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_ph1_0_R} adpcm_mainGMEM_dec_ph1_out -> interOutSplit_adpcm_mainGMEM_dec_ph1_0_L, interOutSplit_adpcm_mainGMEM_dec_ph1_0_R;
    {loopInv_adpcm_mainGMEM_delay_dhx_0} loopBbSelectMerge_adpcm_mainGMEM_delay_dhx_0 -> loopBbSelectSplit_adpcm_mainGMEM_delay_dhx_0_L, loopBbSelectSplit_adpcm_mainGMEM_delay_dhx_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_rlt_0} loopCondSelectMerge_adpcm_mainGMEM_rlt_0 -> loopCondSelectSplit_adpcm_mainGMEM_rlt_0_L, loopCondSelectSplit_adpcm_mainGMEM_rlt_0_R;
    {loopInv_adpcm_mainGMEM_compressed_0} loopBbSelectMerge_adpcm_mainGMEM_compressed_0 -> loopBbSelectSplit_adpcm_mainGMEM_compressed_0_L, loopBbSelectSplit_adpcm_mainGMEM_compressed_0_R;
    {loopInv_adpcm_mainGMEM_compressed_1} loopBbSelectMerge_adpcm_mainGMEM_compressed_1 -> loopBbSelectSplit_adpcm_mainGMEM_compressed_1_L, loopBbSelectSplit_adpcm_mainGMEM_compressed_1_R;
    {interAnd_adpcm_mainGMEM_delay_bph_0} interEnablerMerge_adpcm_mainGMEM_delay_bph_0 -> interFinalSplit_adpcm_mainGMEM_delay_bph_0_L, interFinalSplit_adpcm_mainGMEM_delay_bph_0_R;
    {interAnd_adpcm_mainGMEM_dec_nbl_0} interEnablerMerge_adpcm_mainGMEM_dec_nbl_0 -> interFinalSplit_adpcm_mainGMEM_dec_nbl_0_L, interFinalSplit_adpcm_mainGMEM_dec_nbl_0_R;
    {loopInv_adpcm_mainGMEM_dec_del_bpl_0} loopBbSelectMerge_adpcm_mainGMEM_dec_del_bpl_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
    {loopInv_adpcm_mainGMEM_dec_szh_0} loopBbSelectMerge_adpcm_mainGMEM_dec_szh_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_szh_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_szh_0_R;
    {loopInv_adpcm_mainGMEM_xout2_0} loopBbSelectMerge_adpcm_mainGMEM_xout2_0 -> loopBbSelectSplit_adpcm_mainGMEM_xout2_0_L, loopBbSelectSplit_adpcm_mainGMEM_xout2_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainupzero_0_upzeroupzero_PP2_R} adpcm_mainupzeroupzero_PP2_in_2 -> interOutSplit_adpcm_mainupzeroupzero_PP2_2_0_L, interOutSplit_adpcm_mainupzeroupzero_PP2_2_0_R;
    {loopInv_adpcm_mainGMEM_rlt2_0} loopBbSelectMerge_adpcm_mainGMEM_rlt2_0 -> loopBbSelectSplit_adpcm_mainGMEM_rlt2_0_L, loopBbSelectSplit_adpcm_mainGMEM_rlt2_0_R;
    {loopInv_adpcm_mainGMEM_delay_dltx_0} loopBbSelectMerge_adpcm_mainGMEM_delay_dltx_0 -> loopBbSelectSplit_adpcm_mainGMEM_delay_dltx_0_L, loopBbSelectSplit_adpcm_mainGMEM_delay_dltx_0_R;
    {interStateSplit_adpcm_mainscalel_0_R} adpcm_mainscalel_out -> interOutSplit_adpcm_mainscalel_0_L, interOutSplit_adpcm_mainscalel_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_nbl_0} interStateInit_adpcm_mainGMEM_dec_nbl_0 -> interStateSplit_adpcm_mainGMEM_dec_nbl_0_L, interStateSplit_adpcm_mainGMEM_dec_nbl_0_R;
    {interAnd_adpcm_mainGMEM_plt2_0} interEnablerMerge_adpcm_mainGMEM_plt2_0 -> interFinalSplit_adpcm_mainGMEM_plt2_0_L, interFinalSplit_adpcm_mainGMEM_plt2_0_R;
    {interEnablerMerge_adpcm_mainGMEM_rh2_0} interStateInit_adpcm_mainGMEM_rh2_0 -> interStateSplit_adpcm_mainGMEM_rh2_0_L, interStateSplit_adpcm_mainGMEM_rh2_0_R;
    {adpcm_mainlogschGMEM_wh_code_table_USE} Merge_FAC_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table -> FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_L, FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_R} adpcm_mainfiltezfiltez_PP1_in_2 -> interOutSplit_adpcm_mainfiltezfiltez_PP1_2_0_L, interOutSplit_adpcm_mainfiltezfiltez_PP1_2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_tqmf_0} loopCondSelectMerge_adpcm_mainGMEM_tqmf_0 -> loopCondSelectSplit_adpcm_mainGMEM_tqmf_0_L, loopCondSelectSplit_adpcm_mainGMEM_tqmf_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_nbl_0} loopCondSelectMerge_adpcm_mainGMEM_nbl_0 -> loopCondSelectSplit_adpcm_mainGMEM_nbl_0_L, loopCondSelectSplit_adpcm_mainGMEM_nbl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_xd_0} loopCondSelectMerge_adpcm_mainGMEM_xd_0 -> loopCondSelectSplit_adpcm_mainGMEM_xd_0_L, loopCondSelectSplit_adpcm_mainGMEM_xd_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_bph_0} interStateInit_adpcm_mainGMEM_dec_del_bph_0 -> interStateSplit_adpcm_mainGMEM_dec_del_bph_0_L, interStateSplit_adpcm_mainGMEM_dec_del_bph_0_R;
    {adpcm_mainlogsclGMEM_wl_code_table_USE} Merge_FAC_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table -> FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_L, FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_R;
    {Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1} adpcm_mainfiltezfiltez_PP1_USE -> interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_USE_L, interOutSplit_adpcm_mainfiltezfiltez_PP1_0_0_USE_R;
    {interEnablerMerge_adpcm_mainuppol2_0} interStateInit_adpcm_mainuppol2_0 -> interStateSplit_adpcm_mainuppol2_0_L, interStateSplit_adpcm_mainuppol2_0_R;
    {adpcm_mainfiltezfiltez_PP0_USE} Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0 -> FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_L, FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP0_R;
    {adpcm_mainfiltezfiltez_PP1_USE} Merge_FAC_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1 -> FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_L, FAC_Split_loop_loopCondMerge_adpcm_mainfiltez_0_filtezfiltez_PP1_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_ah2_0} loopCondSelectMerge_adpcm_mainGMEM_dec_ah2_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_ah2_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_ah2_0_R;
    {interStateSplit_adpcm_mainGMEM_rh2_0_R} adpcm_mainGMEM_rh2_out -> interOutSplit_adpcm_mainGMEM_rh2_0_L, interOutSplit_adpcm_mainGMEM_rh2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_detl_0} loopCondSelectMerge_adpcm_mainGMEM_detl_0 -> loopCondSelectSplit_adpcm_mainGMEM_detl_0_L, loopCondSelectSplit_adpcm_mainGMEM_detl_0_R;
    {loopInv_adpcm_mainGMEM_dec_sl_0} loopBbSelectMerge_adpcm_mainGMEM_dec_sl_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_sl_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_sl_0_R;
    {loopBbSelectMerge_adpcm_mainfiltez_1} loopCondSelectMerge_adpcm_mainfiltez_1 -> loopCondSelectSplit_adpcm_mainfiltez_1_L, loopCondSelectSplit_adpcm_mainfiltez_1_R;
    {intraAnd_adpcm_mainGMEM_xout2_0} intraEnablerMerge_adpcm_mainGMEM_xout2_0 -> intraFinalSplit_adpcm_mainGMEM_xout2_0_L, intraFinalSplit_adpcm_mainGMEM_xout2_0_R;
    {loopInv_adpcm_mainGMEM_eh_0} loopBbSelectMerge_adpcm_mainGMEM_eh_0 -> loopBbSelectSplit_adpcm_mainGMEM_eh_0_L, loopBbSelectSplit_adpcm_mainGMEM_eh_0_R;
    {loopInv_adpcm_mainGMEM_dec_rlt1_0} loopBbSelectMerge_adpcm_mainGMEM_dec_rlt1_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_rlt1_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_rlt1_0_R;
    {interAnd_adpcm_mainGMEM_al1_0} interEnablerMerge_adpcm_mainGMEM_al1_0 -> interFinalSplit_adpcm_mainGMEM_al1_0_L, interFinalSplit_adpcm_mainGMEM_al1_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_ph2_0_R} adpcm_mainGMEM_dec_ph2_out -> interOutSplit_adpcm_mainGMEM_dec_ph2_0_L, interOutSplit_adpcm_mainGMEM_dec_ph2_0_R;
    {interStateSplit_adpcm_mainGMEM_delay_bpl_0_R} adpcm_mainGMEM_delay_bpl_out -> interOutSplit_adpcm_mainGMEM_delay_bpl_0_L, interOutSplit_adpcm_mainGMEM_delay_bpl_0_R;
    {loopBbSelectMerge_adpcm_mainfiltez_0} loopCondSelectMerge_adpcm_mainfiltez_0 -> loopCondSelectSplit_adpcm_mainfiltez_0_L, loopCondSelectSplit_adpcm_mainfiltez_0_R;
    {loopInv_adpcm_mainGMEM_dec_sph_0} loopBbSelectMerge_adpcm_mainGMEM_dec_sph_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_sph_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_sph_0_R;
    {adpcm_mainscalelGMEM_ilb_table_USE} Merge_FAC_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table -> FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_L, FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_R;
    {interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_R} adpcm_mainGMEM_dec_del_bpl_out -> interOutSplit_adpcm_mainGMEM_dec_del_bpl_0_L, interOutSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
    {loopInv_adpcm_mainGMEM_dec_plt_0} loopBbSelectMerge_adpcm_mainGMEM_dec_plt_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_plt_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_plt_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_sl_0} loopCondSelectMerge_adpcm_mainGMEM_sl_0 -> loopCondSelectSplit_adpcm_mainGMEM_sl_0_L, loopCondSelectSplit_adpcm_mainGMEM_sl_0_R;
    {loopInv_adpcm_mainupzero_0} loopBbSelectMerge_adpcm_mainupzero_0 -> loopBbSelectSplit_adpcm_mainupzero_0_L, loopBbSelectSplit_adpcm_mainupzero_0_R;
    {loopInv_adpcm_mainupzero_1} loopBbSelectMerge_adpcm_mainupzero_1 -> loopBbSelectSplit_adpcm_mainupzero_1_L, loopBbSelectSplit_adpcm_mainupzero_1_R;
    {loopInv_adpcm_mainlogscl_0} loopBbSelectMerge_adpcm_mainlogscl_0 -> loopBbSelectSplit_adpcm_mainlogscl_0_L, loopBbSelectSplit_adpcm_mainlogscl_0_R;
    {loopInv_adpcm_mainlogscl_1} loopBbSelectMerge_adpcm_mainlogscl_1 -> loopBbSelectSplit_adpcm_mainlogscl_1_L, loopBbSelectSplit_adpcm_mainlogscl_1_R;
    {loopBbSelectMerge_adpcm_mainGMEM_plt1_0} loopCondSelectMerge_adpcm_mainGMEM_plt1_0 -> loopCondSelectSplit_adpcm_mainGMEM_plt1_0_L, loopCondSelectSplit_adpcm_mainGMEM_plt1_0_R;
    {interStateSplit_adpcm_mainGMEM_h_0_R} adpcm_mainGMEM_h_out -> interOutSplit_adpcm_mainGMEM_h_0_L, interOutSplit_adpcm_mainGMEM_h_0_R;
    {interAnd_adpcm_mainGMEM_dec_ph1_0} interEnablerMerge_adpcm_mainGMEM_dec_ph1_0 -> interFinalSplit_adpcm_mainGMEM_dec_ph1_0_L, interFinalSplit_adpcm_mainGMEM_dec_ph1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_accumc_0} loopCondSelectMerge_adpcm_mainGMEM_accumc_0 -> loopCondSelectSplit_adpcm_mainGMEM_accumc_0_L, loopCondSelectSplit_adpcm_mainGMEM_accumc_0_R;
    {interAnd_adpcm_mainlogscl_0} interEnablerMerge_adpcm_mainlogscl_0 -> interFinalSplit_adpcm_mainlogscl_0_L, interFinalSplit_adpcm_mainlogscl_0_R;
    {interAnd_adpcm_mainupzero_0} interEnablerMerge_adpcm_mainupzero_0 -> interFinalSplit_adpcm_mainupzero_0_L, interFinalSplit_adpcm_mainupzero_0_R;
    {loopInv_adpcm_mainGMEM_ph_0} loopBbSelectMerge_adpcm_mainGMEM_ph_0 -> loopBbSelectSplit_adpcm_mainGMEM_ph_0_L, loopBbSelectSplit_adpcm_mainGMEM_ph_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_quant26bt_pos_0} loopCondSelectMerge_adpcm_mainGMEM_quant26bt_pos_0 -> loopCondSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_L, loopCondSelectSplit_adpcm_mainGMEM_quant26bt_pos_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_ph1_0} interStateInit_adpcm_mainGMEM_dec_ph1_0 -> interStateSplit_adpcm_mainGMEM_dec_ph1_0_L, interStateSplit_adpcm_mainGMEM_dec_ph1_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_ah1_0_R} adpcm_mainGMEM_dec_ah1_out -> interOutSplit_adpcm_mainGMEM_dec_ah1_0_L, interOutSplit_adpcm_mainGMEM_dec_ah1_0_R;
    {loopInv_adpcm_mainGMEM_dec_nbh_0} loopBbSelectMerge_adpcm_mainGMEM_dec_nbh_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_nbh_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_nbh_0_R;
    {loopInv_adpcm_mainGMEM_xl_0} loopBbSelectMerge_adpcm_mainGMEM_xl_0 -> loopBbSelectSplit_adpcm_mainGMEM_xl_0_L, loopBbSelectSplit_adpcm_mainGMEM_xl_0_R;
    {interEnablerMerge_adpcm_mainGMEM_wh_code_table_0} interStateInit_adpcm_mainGMEM_wh_code_table_0 -> interStateSplit_adpcm_mainGMEM_wh_code_table_0_L, interStateSplit_adpcm_mainGMEM_wh_code_table_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ph1_0} loopCondSelectMerge_adpcm_mainGMEM_ph1_0 -> loopCondSelectSplit_adpcm_mainGMEM_ph1_0_L, loopCondSelectSplit_adpcm_mainGMEM_ph1_0_R;
    {interAnd_adpcm_mainGMEM_al2_0} interEnablerMerge_adpcm_mainGMEM_al2_0 -> interFinalSplit_adpcm_mainGMEM_al2_0_L, interFinalSplit_adpcm_mainGMEM_al2_0_R;
    {loopInv_adpcm_mainGMEM_dec_rlt2_0} loopBbSelectMerge_adpcm_mainGMEM_dec_rlt2_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_rlt2_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_rlt2_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_R} adpcm_mainlogsclGMEM_wl_code_table_in_0 -> interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_L, interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_il_0} loopCondSelectMerge_adpcm_mainGMEM_il_0 -> loopCondSelectSplit_adpcm_mainGMEM_il_0_L, loopCondSelectSplit_adpcm_mainGMEM_il_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_rh1_0} loopCondSelectMerge_adpcm_mainGMEM_dec_rh1_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_rh1_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_rh1_0_R;
    {interStateSplit_adpcm_mainlogsch_0_R} adpcm_mainlogsch_out -> interOutSplit_adpcm_mainlogsch_0_L, interOutSplit_adpcm_mainlogsch_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_il_1} loopCondSelectMerge_adpcm_mainGMEM_il_1 -> loopCondSelectSplit_adpcm_mainGMEM_il_1_L, loopCondSelectSplit_adpcm_mainGMEM_il_1_R;
    {interEnablerMerge_adpcm_mainGMEM_compressed_0} interStateInit_adpcm_mainGMEM_compressed_0 -> interStateSplit_adpcm_mainGMEM_compressed_0_L, interStateSplit_adpcm_mainGMEM_compressed_0_R;
    {interAnd_adpcm_mainGMEM_dec_rlt1_0} interEnablerMerge_adpcm_mainGMEM_dec_rlt1_0 -> interFinalSplit_adpcm_mainGMEM_dec_rlt1_0_L, interFinalSplit_adpcm_mainGMEM_dec_rlt1_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_R} adpcm_mainscalelGMEM_ilb_table_in_0 -> interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_L, interOutSplit_adpcm_mainscalelGMEM_ilb_table_0_0_R;
    {loopInv_adpcm_mainGMEM_test_data_0} loopBbSelectMerge_adpcm_mainGMEM_test_data_0 -> loopBbSelectSplit_adpcm_mainGMEM_test_data_0_L, loopBbSelectSplit_adpcm_mainGMEM_test_data_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_quant26bt_neg_0} loopCondSelectMerge_adpcm_mainGMEM_quant26bt_neg_0 -> loopCondSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_L, loopCondSelectSplit_adpcm_mainGMEM_quant26bt_neg_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_plt2_0} loopCondSelectMerge_adpcm_mainGMEM_plt2_0 -> loopCondSelectSplit_adpcm_mainGMEM_plt2_0_L, loopCondSelectSplit_adpcm_mainGMEM_plt2_0_R;
    {interAnd_adpcm_mainGMEM_dec_ph2_0} interEnablerMerge_adpcm_mainGMEM_dec_ph2_0 -> interFinalSplit_adpcm_mainGMEM_dec_ph2_0_L, interFinalSplit_adpcm_mainGMEM_dec_ph2_0_R;
    {loopInv_adpcm_mainGMEM_wl_code_table_0} loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_0 -> loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_0_L, loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_0_R;
    {loopInv_adpcm_mainGMEM_wl_code_table_1} loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_1 -> loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_1_L, loopBbSelectSplit_adpcm_mainGMEM_wl_code_table_1_R;
    {interAnd_adpcm_mainGMEM_il_0} interEnablerMerge_adpcm_mainGMEM_il_0 -> interFinalSplit_adpcm_mainGMEM_il_0_L, interFinalSplit_adpcm_mainGMEM_il_0_R;
    {interAnd_adpcm_mainGMEM_dec_del_bph_0} interEnablerMerge_adpcm_mainGMEM_dec_del_bph_0 -> interFinalSplit_adpcm_mainGMEM_dec_del_bph_0_L, interFinalSplit_adpcm_mainGMEM_dec_del_bph_0_R;
    {interEnablerMerge_adpcm_mainGMEM_rlt1_0} interStateInit_adpcm_mainGMEM_rlt1_0 -> interStateSplit_adpcm_mainGMEM_rlt1_0_L, interStateSplit_adpcm_mainGMEM_rlt1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_accumd_0} loopCondSelectMerge_adpcm_mainGMEM_accumd_0 -> loopCondSelectSplit_adpcm_mainGMEM_accumd_0_L, loopCondSelectSplit_adpcm_mainGMEM_accumd_0_R;
    {interEnablerMerge_adpcm_mainGMEM_delay_dltx_0} interStateInit_adpcm_mainGMEM_delay_dltx_0 -> interStateSplit_adpcm_mainGMEM_delay_dltx_0_L, interStateSplit_adpcm_mainGMEM_delay_dltx_0_R;
    {loopInv_adpcm_mainGMEM_qq6_code6_table_0} loopBbSelectMerge_adpcm_mainGMEM_qq6_code6_table_0 -> loopBbSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_L, loopBbSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_R;
    {interEnablerMerge_adpcm_mainGMEM_accumc_0} interStateInit_adpcm_mainGMEM_accumc_0 -> interStateSplit_adpcm_mainGMEM_accumc_0_L, interStateSplit_adpcm_mainGMEM_accumc_0_R;
    {loopBbSelectMerge_adpcm_mainscalel_0} loopCondSelectMerge_adpcm_mainscalel_0 -> loopCondSelectSplit_adpcm_mainscalel_0_L, loopCondSelectSplit_adpcm_mainscalel_0_R;
    {loopBbSelectMerge_adpcm_mainscalel_1} loopCondSelectMerge_adpcm_mainscalel_1 -> loopCondSelectSplit_adpcm_mainscalel_1_L, loopCondSelectSplit_adpcm_mainscalel_1_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_detl_0} loopCondSelectMerge_adpcm_mainGMEM_dec_detl_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_detl_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_detl_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_detl_0_R} adpcm_mainGMEM_dec_detl_out -> interOutSplit_adpcm_mainGMEM_dec_detl_0_L, interOutSplit_adpcm_mainGMEM_dec_detl_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_ph2_0} interStateInit_adpcm_mainGMEM_dec_ph2_0 -> interStateSplit_adpcm_mainGMEM_dec_ph2_0_L, interStateSplit_adpcm_mainGMEM_dec_ph2_0_R;
    {loopInv_adpcm_mainGMEM_al1_0} loopBbSelectMerge_adpcm_mainGMEM_al1_0 -> loopBbSelectSplit_adpcm_mainGMEM_al1_0_L, loopBbSelectSplit_adpcm_mainGMEM_al1_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_ah2_0_R} adpcm_mainGMEM_dec_ah2_out -> interOutSplit_adpcm_mainGMEM_dec_ah2_0_L, interOutSplit_adpcm_mainGMEM_dec_ah2_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_plt1_0_R} adpcm_mainGMEM_dec_plt1_out -> interOutSplit_adpcm_mainGMEM_dec_plt1_0_L, interOutSplit_adpcm_mainGMEM_dec_plt1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ph2_0} loopCondSelectMerge_adpcm_mainGMEM_ph2_0 -> loopCondSelectSplit_adpcm_mainGMEM_ph2_0_L, loopCondSelectSplit_adpcm_mainGMEM_ph2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_delay_bpl_0} loopCondSelectMerge_adpcm_mainGMEM_delay_bpl_0 -> loopCondSelectSplit_adpcm_mainGMEM_delay_bpl_0_L, loopCondSelectSplit_adpcm_mainGMEM_delay_bpl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_plt1_0} loopCondSelectMerge_adpcm_mainGMEM_dec_plt1_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_plt1_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_plt1_0_R;
    {interStateSplit_adpcm_mainGMEM_compressed_0_R} adpcm_mainGMEM_compressed_out -> interOutSplit_adpcm_mainGMEM_compressed_0_L, interOutSplit_adpcm_mainGMEM_compressed_0_R;
    {interAnd_adpcm_mainGMEM_dec_ah1_0} interEnablerMerge_adpcm_mainGMEM_dec_ah1_0 -> interFinalSplit_adpcm_mainGMEM_dec_ah1_0_L, interFinalSplit_adpcm_mainGMEM_dec_ah1_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_R} adpcm_mainlogsclGMEM_wl_code_table_in_1 -> interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_1_0_L, interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_rh2_0} loopCondSelectMerge_adpcm_mainGMEM_dec_rh2_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_rh2_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_rh2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_del_bph_0} loopCondSelectMerge_adpcm_mainGMEM_dec_del_bph_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_del_bph_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_del_bph_0_R;
    {interStateSplit_adpcm_mainGMEM_ilb_table_0_R} adpcm_mainGMEM_ilb_table_out -> interOutSplit_adpcm_mainGMEM_ilb_table_0_L, interOutSplit_adpcm_mainGMEM_ilb_table_0_R;
    {interAnd_adpcm_mainGMEM_dec_rlt2_0} interEnablerMerge_adpcm_mainGMEM_dec_rlt2_0 -> interFinalSplit_adpcm_mainGMEM_dec_rlt2_0_L, interFinalSplit_adpcm_mainGMEM_dec_rlt2_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_R} adpcm_mainscalelGMEM_ilb_table_in_1 -> interOutSplit_adpcm_mainscalelGMEM_ilb_table_1_0_L, interOutSplit_adpcm_mainscalelGMEM_ilb_table_1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_al1_0} interStateInit_adpcm_mainGMEM_al1_0 -> interStateSplit_adpcm_mainGMEM_al1_0_L, interStateSplit_adpcm_mainGMEM_al1_0_R;
    {interStateSplit_adpcm_mainGMEM_delay_dltx_0_R} adpcm_mainGMEM_delay_dltx_out -> interOutSplit_adpcm_mainGMEM_delay_dltx_0_L, interOutSplit_adpcm_mainGMEM_delay_dltx_0_R;
    {adpcm_main_I16_} adpcm_main_I15_ -> sig_adpcm_main_I15__adpcm_main_I16__L, sig_adpcm_main_I15__adpcm_main_I16__R;
    {interEnablerMerge_adpcm_mainGMEM_rlt2_0} interStateInit_adpcm_mainGMEM_rlt2_0 -> interStateSplit_adpcm_mainGMEM_rlt2_0_L, interStateSplit_adpcm_mainGMEM_rlt2_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_ah1_0} interStateInit_adpcm_mainGMEM_dec_ah1_0 -> interStateSplit_adpcm_mainGMEM_dec_ah1_0_L, interStateSplit_adpcm_mainGMEM_dec_ah1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_0} loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_0 -> loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_L, loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_qq4_code4_table_1} loopCondSelectMerge_adpcm_mainGMEM_qq4_code4_table_1 -> loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_L, loopCondSelectSplit_adpcm_mainGMEM_qq4_code4_table_1_R;
    {loopBbSelectMerge_adpcm_mainGMEM_h_0} loopCondSelectMerge_adpcm_mainGMEM_h_0 -> loopCondSelectSplit_adpcm_mainGMEM_h_0_L, loopCondSelectSplit_adpcm_mainGMEM_h_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_h_1} loopCondSelectMerge_adpcm_mainGMEM_h_1 -> loopCondSelectSplit_adpcm_mainGMEM_h_1_L, loopCondSelectSplit_adpcm_mainGMEM_h_1_R;
    {loopInv_adpcm_mainGMEM_dl_0} loopBbSelectMerge_adpcm_mainGMEM_dl_0 -> loopBbSelectSplit_adpcm_mainGMEM_dl_0_L, loopBbSelectSplit_adpcm_mainGMEM_dl_0_R;
    {interEnablerMerge_adpcm_mainGMEM_accumd_0} interStateInit_adpcm_mainGMEM_accumd_0 -> interStateSplit_adpcm_mainGMEM_accumd_0_L, interStateSplit_adpcm_mainGMEM_accumd_0_R;
    {interStateSplit_adpcm_mainGMEM_al1_0_R} adpcm_mainGMEM_al1_out -> interOutSplit_adpcm_mainGMEM_al1_0_L, interOutSplit_adpcm_mainGMEM_al1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ah1_0} loopCondSelectMerge_adpcm_mainGMEM_ah1_0 -> loopCondSelectSplit_adpcm_mainGMEM_ah1_0_L, loopCondSelectSplit_adpcm_mainGMEM_ah1_0_R;
    {loopInv_adpcm_mainGMEM_al2_0} loopBbSelectMerge_adpcm_mainGMEM_al2_0 -> loopBbSelectSplit_adpcm_mainGMEM_al2_0_L, loopBbSelectSplit_adpcm_mainGMEM_al2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dlt_0} loopCondSelectMerge_adpcm_mainGMEM_dlt_0 -> loopCondSelectSplit_adpcm_mainGMEM_dlt_0_L, loopCondSelectSplit_adpcm_mainGMEM_dlt_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_sh_0} loopCondSelectMerge_adpcm_mainGMEM_dec_sh_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_sh_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_sh_0_R;
    {interAnd_adpcm_mainGMEM_nbh_0} interEnablerMerge_adpcm_mainGMEM_nbh_0 -> interFinalSplit_adpcm_mainGMEM_nbh_0_L, interFinalSplit_adpcm_mainGMEM_nbh_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_plt2_0_R} adpcm_mainGMEM_dec_plt2_out -> interOutSplit_adpcm_mainGMEM_dec_plt2_0_L, interOutSplit_adpcm_mainGMEM_dec_plt2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_plt2_0} loopCondSelectMerge_adpcm_mainGMEM_dec_plt2_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_plt2_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_plt2_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_rh1_0_R} adpcm_mainGMEM_dec_rh1_out -> interOutSplit_adpcm_mainGMEM_dec_rh1_0_L, interOutSplit_adpcm_mainGMEM_dec_rh1_0_R;
    {interAnd_adpcm_mainGMEM_dec_ah2_0} interEnablerMerge_adpcm_mainGMEM_dec_ah2_0 -> interFinalSplit_adpcm_mainGMEM_dec_ah2_0_L, interFinalSplit_adpcm_mainGMEM_dec_ah2_0_R;
    {loopInv_adpcm_mainGMEM_szh_0} loopBbSelectMerge_adpcm_mainGMEM_szh_0 -> loopBbSelectSplit_adpcm_mainGMEM_szh_0_L, loopBbSelectSplit_adpcm_mainGMEM_szh_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table_R} adpcm_mainlogsclGMEM_wl_code_table_in_2 -> interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_2_0_L, interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_2_0_R;
    {interAnd_adpcm_mainGMEM_delay_bpl_0} interEnablerMerge_adpcm_mainGMEM_delay_bpl_0 -> interFinalSplit_adpcm_mainGMEM_delay_bpl_0_L, interFinalSplit_adpcm_mainGMEM_delay_bpl_0_R;
    {loopBbSelectMerge_adpcm_mainlogsch_0} loopCondSelectMerge_adpcm_mainlogsch_0 -> loopCondSelectSplit_adpcm_mainlogsch_0_L, loopCondSelectSplit_adpcm_mainlogsch_0_R;
    {loopBbSelectMerge_adpcm_mainlogsch_1} loopCondSelectMerge_adpcm_mainlogsch_1 -> loopCondSelectSplit_adpcm_mainlogsch_1_L, loopCondSelectSplit_adpcm_mainlogsch_1_R;
    {loopInv_adpcm_mainuppol1_0} loopBbSelectMerge_adpcm_mainuppol1_0 -> loopBbSelectSplit_adpcm_mainuppol1_0_L, loopBbSelectSplit_adpcm_mainuppol1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_del_dltx_0} loopCondSelectMerge_adpcm_mainGMEM_dec_del_dltx_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
    {loopInv_adpcm_mainGMEM_result_0} loopBbSelectMerge_adpcm_mainGMEM_result_0 -> loopBbSelectSplit_adpcm_mainGMEM_result_0_L, loopBbSelectSplit_adpcm_mainGMEM_result_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_dltx_0} interStateInit_adpcm_mainGMEM_dec_del_dltx_0 -> interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_L, interStateSplit_adpcm_mainGMEM_dec_del_dltx_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainscalel_0_scalelGMEM_ilb_table_R} adpcm_mainscalelGMEM_ilb_table_in_2 -> interOutSplit_adpcm_mainscalelGMEM_ilb_table_2_0_L, interOutSplit_adpcm_mainscalelGMEM_ilb_table_2_0_R;
    {loopInv_adpcm_mainGMEM_dec_del_dhx_0} loopBbSelectMerge_adpcm_mainGMEM_dec_del_dhx_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
    {loopInv_adpcm_mainGMEM_dec_szl_0} loopBbSelectMerge_adpcm_mainGMEM_dec_szl_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_szl_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_szl_0_R;
    {interEnablerMerge_adpcm_mainGMEM_al2_0} interStateInit_adpcm_mainGMEM_al2_0 -> interStateSplit_adpcm_mainGMEM_al2_0_L, interStateSplit_adpcm_mainGMEM_al2_0_R;
    {loopInv_adpcm_mainuppol1_1} loopBbSelectMerge_adpcm_mainuppol1_1 -> loopBbSelectSplit_adpcm_mainuppol1_1_L, loopBbSelectSplit_adpcm_mainuppol1_1_R;
    {interAnd_adpcm_mainuppol1_0} interEnablerMerge_adpcm_mainuppol1_0 -> interFinalSplit_adpcm_mainuppol1_0_L, interFinalSplit_adpcm_mainuppol1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_ah2_0} interStateInit_adpcm_mainGMEM_dec_ah2_0 -> interStateSplit_adpcm_mainGMEM_dec_ah2_0_L, interStateSplit_adpcm_mainGMEM_dec_ah2_0_R;
    {interAnd_adpcm_mainGMEM_rlt1_0} interEnablerMerge_adpcm_mainGMEM_rlt1_0 -> interFinalSplit_adpcm_mainGMEM_rlt1_0_L, interFinalSplit_adpcm_mainGMEM_rlt1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_deth_0} interStateInit_adpcm_mainGMEM_dec_deth_0 -> interStateSplit_adpcm_mainGMEM_dec_deth_0_L, interStateSplit_adpcm_mainGMEM_dec_deth_0_R;
    {intraStateSplit_adpcm_mainGMEM_xout1_0_R} adpcm_mainGMEM_xout1_out -> intraOutSplit_adpcm_mainGMEM_xout1_0_L, intraOutSplit_adpcm_mainGMEM_xout1_0_R;
    {loopInv_adpcm_mainGMEM_rh_0} loopBbSelectMerge_adpcm_mainGMEM_rh_0 -> loopBbSelectSplit_adpcm_mainGMEM_rh_0_L, loopBbSelectSplit_adpcm_mainGMEM_rh_0_R;
    {interStateSplit_adpcm_mainGMEM_al2_0_R} adpcm_mainGMEM_al2_out -> interOutSplit_adpcm_mainGMEM_al2_0_L, interOutSplit_adpcm_mainGMEM_al2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ah2_0} loopCondSelectMerge_adpcm_mainGMEM_ah2_0 -> loopCondSelectSplit_adpcm_mainGMEM_ah2_0_L, loopCondSelectSplit_adpcm_mainGMEM_ah2_0_R;
    {interStateSplit_adpcm_mainfiltep_0_R} adpcm_mainfiltep_out -> interOutSplit_adpcm_mainfiltep_0_L, interOutSplit_adpcm_mainfiltep_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_xh_0} loopCondSelectMerge_adpcm_mainGMEM_xh_0 -> loopCondSelectSplit_adpcm_mainGMEM_xh_0_L, loopCondSelectSplit_adpcm_mainGMEM_xh_0_R;
    {interStateSplit_adpcm_mainGMEM_deth_0_R} adpcm_mainGMEM_deth_out -> interOutSplit_adpcm_mainGMEM_deth_0_L, interOutSplit_adpcm_mainGMEM_deth_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_bpl_0} interStateInit_adpcm_mainGMEM_dec_del_bpl_0 -> interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_L, interStateSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
    {loopInv_adpcm_mainGMEM_ilr_0} loopBbSelectMerge_adpcm_mainGMEM_ilr_0 -> loopBbSelectSplit_adpcm_mainGMEM_ilr_0_L, loopBbSelectSplit_adpcm_mainGMEM_ilr_0_R;
    {loopInv_adpcm_mainGMEM_sph_0} loopBbSelectMerge_adpcm_mainGMEM_sph_0 -> loopBbSelectSplit_adpcm_mainGMEM_sph_0_L, loopBbSelectSplit_adpcm_mainGMEM_sph_0_R;
    {interEnablerMerge_adpcm_mainGMEM_qq2_code2_table_0} interStateInit_adpcm_mainGMEM_qq2_code2_table_0 -> interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_L, interStateSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
    {interStateSplit_adpcm_mainGMEM_delay_dhx_0_R} adpcm_mainGMEM_delay_dhx_out -> interOutSplit_adpcm_mainGMEM_delay_dhx_0_L, interOutSplit_adpcm_mainGMEM_delay_dhx_0_R;
    {loopInv_adpcm_mainGMEM_plt_0} loopBbSelectMerge_adpcm_mainGMEM_plt_0 -> loopBbSelectSplit_adpcm_mainGMEM_plt_0_L, loopBbSelectSplit_adpcm_mainGMEM_plt_0_R;
    {loopInv_adpcm_mainGMEM_el_0} loopBbSelectMerge_adpcm_mainGMEM_el_0 -> loopBbSelectSplit_adpcm_mainGMEM_el_0_L, loopBbSelectSplit_adpcm_mainGMEM_el_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_rh2_0_R} adpcm_mainGMEM_dec_rh2_out -> interOutSplit_adpcm_mainGMEM_dec_rh2_0_L, interOutSplit_adpcm_mainGMEM_dec_rh2_0_R;
    {interEnablerMerge_adpcm_mainGMEM_ih_0} interStateInit_adpcm_mainGMEM_ih_0 -> interStateSplit_adpcm_mainGMEM_ih_0_L, interStateSplit_adpcm_mainGMEM_ih_0_R;
    {loopInv_adpcm_mainGMEM_dec_spl_0} loopBbSelectMerge_adpcm_mainGMEM_dec_spl_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_spl_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_spl_0_R;
    {interStateSplit_adpcm_mainGMEM_wh_code_table_0_R} adpcm_mainGMEM_wh_code_table_out -> interOutSplit_adpcm_mainGMEM_wh_code_table_0_L, interOutSplit_adpcm_mainGMEM_wh_code_table_0_R;
    {loopInv_adpcm_mainGMEM_dec_rlt_0} loopBbSelectMerge_adpcm_mainGMEM_dec_rlt_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_rlt_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_rlt_0_R;
    {loopInv_adpcm_mainuppol2_0} loopBbSelectMerge_adpcm_mainuppol2_0 -> loopBbSelectSplit_adpcm_mainuppol2_0_L, loopBbSelectSplit_adpcm_mainuppol2_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_R} adpcm_mainGMEM_dec_del_dhx_out -> interOutSplit_adpcm_mainGMEM_dec_del_dhx_0_L, interOutSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ilb_table_1} loopCondSelectMerge_adpcm_mainGMEM_ilb_table_1 -> loopCondSelectSplit_adpcm_mainGMEM_ilb_table_1_L, loopCondSelectSplit_adpcm_mainGMEM_ilb_table_1_R;
    {loopInv_adpcm_mainuppol2_1} loopBbSelectMerge_adpcm_mainuppol2_1 -> loopBbSelectSplit_adpcm_mainuppol2_1_L, loopBbSelectSplit_adpcm_mainuppol2_1_R;
    {interAnd_adpcm_mainGMEM_dec_rh1_0} interEnablerMerge_adpcm_mainGMEM_dec_rh1_0 -> interFinalSplit_adpcm_mainGMEM_dec_rh1_0_L, interFinalSplit_adpcm_mainGMEM_dec_rh1_0_R;
    {interStateSplit_adpcm_mainGMEM_qq4_code4_table_0_R} adpcm_mainGMEM_qq4_code4_table_out -> interOutSplit_adpcm_mainGMEM_qq4_code4_table_0_L, interOutSplit_adpcm_mainGMEM_qq4_code4_table_0_R;
    {interStateSplit_adpcm_mainGMEM_accumc_0_R} adpcm_mainGMEM_accumc_out -> interOutSplit_adpcm_mainGMEM_accumc_0_L, interOutSplit_adpcm_mainGMEM_accumc_0_R;
    {interAnd_adpcm_mainuppol2_0} interEnablerMerge_adpcm_mainuppol2_0 -> interFinalSplit_adpcm_mainuppol2_0_L, interFinalSplit_adpcm_mainuppol2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ilb_table_0} loopCondSelectMerge_adpcm_mainGMEM_ilb_table_0 -> loopCondSelectSplit_adpcm_mainGMEM_ilb_table_0_L, loopCondSelectSplit_adpcm_mainGMEM_ilb_table_0_R;
    {interEnablerMerge_adpcm_mainfiltez_0} interStateInit_adpcm_mainfiltez_0 -> interStateSplit_adpcm_mainfiltez_0_L, interStateSplit_adpcm_mainfiltez_0_R;
    {interAnd_adpcm_mainGMEM_rlt2_0} interEnablerMerge_adpcm_mainGMEM_rlt2_0 -> interFinalSplit_adpcm_mainGMEM_rlt2_0_L, interFinalSplit_adpcm_mainGMEM_rlt2_0_R;
    {intraStateSplit_adpcm_mainGMEM_result_0_R} adpcm_mainGMEM_result_out -> intraOutSplit_adpcm_mainGMEM_result_0_L, intraOutSplit_adpcm_mainGMEM_result_0_R;
    {loopInv_adpcm_mainGMEM_nbh_0} loopBbSelectMerge_adpcm_mainGMEM_nbh_0 -> loopBbSelectSplit_adpcm_mainGMEM_nbh_0_L, loopBbSelectSplit_adpcm_mainGMEM_nbh_0_R;
    {intraStateSplit_adpcm_mainGMEM_xout2_0_R} adpcm_mainGMEM_xout2_out -> intraOutSplit_adpcm_mainGMEM_xout2_0_L, intraOutSplit_adpcm_mainGMEM_xout2_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_rh1_0} interStateInit_adpcm_mainGMEM_dec_rh1_0 -> interStateSplit_adpcm_mainGMEM_dec_rh1_0_L, interStateSplit_adpcm_mainGMEM_dec_rh1_0_R;
    {loopInv_adpcm_mainGMEM_deth_0} loopBbSelectMerge_adpcm_mainGMEM_deth_0 -> loopBbSelectSplit_adpcm_mainGMEM_deth_0_L, loopBbSelectSplit_adpcm_mainGMEM_deth_0_R;
    {loopInv_adpcm_mainGMEM_dec_nbl_0} loopBbSelectMerge_adpcm_mainGMEM_dec_nbl_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_nbl_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_nbl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_al1_0} loopCondSelectMerge_adpcm_mainGMEM_dec_al1_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_al1_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_al1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_rh1_0} loopCondSelectMerge_adpcm_mainGMEM_rh1_0 -> loopCondSelectSplit_adpcm_mainGMEM_rh1_0_L, loopCondSelectSplit_adpcm_mainGMEM_rh1_0_R;
    {loopInv_adpcm_mainGMEM_dec_dh_0} loopBbSelectMerge_adpcm_mainGMEM_dec_dh_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_dh_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_dh_0_R;
    {loopInv_adpcm_mainGMEM_sh_0} loopBbSelectMerge_adpcm_mainGMEM_sh_0 -> loopBbSelectSplit_adpcm_mainGMEM_sh_0_L, loopBbSelectSplit_adpcm_mainGMEM_sh_0_R;
    {interStateSplit_adpcm_mainlogscl_0_R} adpcm_mainlogscl_out -> interOutSplit_adpcm_mainlogscl_0_L, interOutSplit_adpcm_mainlogscl_0_R;
    {interEnablerMerge_adpcm_mainGMEM_nbh_0} interStateInit_adpcm_mainGMEM_nbh_0 -> interStateSplit_adpcm_mainGMEM_nbh_0_L, interStateSplit_adpcm_mainGMEM_nbh_0_R;
    {Merge_FAC_loop_loopCondMerge_adpcm_mainlogscl_0_logsclGMEM_wl_code_table} adpcm_mainlogsclGMEM_wl_code_table_USE -> interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_USE_L, interOutSplit_adpcm_mainlogsclGMEM_wl_code_table_0_0_USE_R;
    {loopBbSelectMerge_adpcm_mainGMEM_yh_0} loopCondSelectMerge_adpcm_mainGMEM_yh_0 -> loopCondSelectSplit_adpcm_mainGMEM_yh_0_L, loopCondSelectSplit_adpcm_mainGMEM_yh_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_xout1_0} loopCondSelectMerge_adpcm_mainGMEM_xout1_0 -> loopCondSelectSplit_adpcm_mainGMEM_xout1_0_L, loopCondSelectSplit_adpcm_mainGMEM_xout1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_rlt1_0} loopCondSelectMerge_adpcm_mainGMEM_rlt1_0 -> loopCondSelectSplit_adpcm_mainGMEM_rlt1_0_L, loopCondSelectSplit_adpcm_mainGMEM_rlt1_0_R;
    {interAnd_adpcm_mainGMEM_dec_rh2_0} interEnablerMerge_adpcm_mainGMEM_dec_rh2_0 -> interFinalSplit_adpcm_mainGMEM_dec_rh2_0_L, interFinalSplit_adpcm_mainGMEM_dec_rh2_0_R;
    {loopInv_adpcm_mainGMEM_qq2_code2_table_0} loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_0 -> loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_L, loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
    {loopInv_adpcm_mainGMEM_qq2_code2_table_1} loopBbSelectMerge_adpcm_mainGMEM_qq2_code2_table_1 -> loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_L, loopBbSelectSplit_adpcm_mainGMEM_qq2_code2_table_1_R;
    {interStateSplit_adpcm_mainGMEM_accumd_0_R} adpcm_mainGMEM_accumd_out -> interOutSplit_adpcm_mainGMEM_accumd_0_L, interOutSplit_adpcm_mainGMEM_accumd_0_R;
    {interAnd_adpcm_mainGMEM_dec_del_bpl_0} interEnablerMerge_adpcm_mainGMEM_dec_del_bpl_0 -> interFinalSplit_adpcm_mainGMEM_dec_del_bpl_0_L, interFinalSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dh_0} loopCondSelectMerge_adpcm_mainGMEM_dh_0 -> loopCondSelectSplit_adpcm_mainGMEM_dh_0_L, loopCondSelectSplit_adpcm_mainGMEM_dh_0_R;
    {interAnd_adpcm_mainGMEM_ilb_table_0} interEnablerMerge_adpcm_mainGMEM_ilb_table_0 -> interFinalSplit_adpcm_mainGMEM_ilb_table_0_L, interFinalSplit_adpcm_mainGMEM_ilb_table_0_R;
    {interAnd_adpcm_mainGMEM_wl_code_table_0} interEnablerMerge_adpcm_mainGMEM_wl_code_table_0 -> interFinalSplit_adpcm_mainGMEM_wl_code_table_0_L, interFinalSplit_adpcm_mainGMEM_wl_code_table_0_R;
    {interStateSplit_adpcm_mainGMEM_nbh_0_R} adpcm_mainGMEM_nbh_out -> interOutSplit_adpcm_mainGMEM_nbh_0_L, interOutSplit_adpcm_mainGMEM_nbh_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_decis_levl_0} loopCondSelectMerge_adpcm_mainGMEM_decis_levl_0 -> loopCondSelectSplit_adpcm_mainGMEM_decis_levl_0_L, loopCondSelectSplit_adpcm_mainGMEM_decis_levl_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_rh2_0} interStateInit_adpcm_mainGMEM_dec_rh2_0 -> interStateSplit_adpcm_mainGMEM_dec_rh2_0_L, interStateSplit_adpcm_mainGMEM_dec_rh2_0_R;
    {loopBbSelectMerge_adpcm_mainfiltep_0} loopCondSelectMerge_adpcm_mainfiltep_0 -> loopCondSelectSplit_adpcm_mainfiltep_0_L, loopCondSelectSplit_adpcm_mainfiltep_0_R;
    {loopBbSelectMerge_adpcm_mainfiltep_1} loopCondSelectMerge_adpcm_mainfiltep_1 -> loopCondSelectSplit_adpcm_mainfiltep_1_L, loopCondSelectSplit_adpcm_mainfiltep_1_R;
    {intraAnd_adpcm_mainGMEM_test_data_0} intraEnablerMerge_adpcm_mainGMEM_test_data_0 -> intraFinalSplit_adpcm_mainGMEM_test_data_0_L, intraFinalSplit_adpcm_mainGMEM_test_data_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_al2_0} loopCondSelectMerge_adpcm_mainGMEM_dec_al2_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_al2_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_al2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_rh2_0} loopCondSelectMerge_adpcm_mainGMEM_rh2_0 -> loopCondSelectSplit_adpcm_mainGMEM_rh2_0_L, loopCondSelectSplit_adpcm_mainGMEM_rh2_0_R;
    {loopInv_adpcm_mainGMEM_ih_0} loopBbSelectMerge_adpcm_mainGMEM_ih_0 -> loopBbSelectSplit_adpcm_mainGMEM_ih_0_L, loopBbSelectSplit_adpcm_mainGMEM_ih_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_delay_dhx_0} loopCondSelectMerge_adpcm_mainGMEM_delay_dhx_0 -> loopCondSelectSplit_adpcm_mainGMEM_delay_dhx_0_L, loopCondSelectSplit_adpcm_mainGMEM_delay_dhx_0_R;
    {loopInv_adpcm_mainGMEM_ih_1} loopBbSelectMerge_adpcm_mainGMEM_ih_1 -> loopBbSelectSplit_adpcm_mainGMEM_ih_1_L, loopBbSelectSplit_adpcm_mainGMEM_ih_1_R;
    {interEnablerMerge_adpcm_mainscalel_0} interStateInit_adpcm_mainscalel_0 -> interStateSplit_adpcm_mainscalel_0_L, interStateSplit_adpcm_mainscalel_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_compressed_0} loopCondSelectMerge_adpcm_mainGMEM_compressed_0 -> loopCondSelectSplit_adpcm_mainGMEM_compressed_0_L, loopCondSelectSplit_adpcm_mainGMEM_compressed_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_compressed_1} loopCondSelectMerge_adpcm_mainGMEM_compressed_1 -> loopCondSelectSplit_adpcm_mainGMEM_compressed_1_L, loopCondSelectSplit_adpcm_mainGMEM_compressed_1_R;
    {loopInv_adpcm_mainGMEM_dec_ph1_0} loopBbSelectMerge_adpcm_mainGMEM_dec_ph1_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_ph1_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_ph1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_del_bpl_0} loopCondSelectMerge_adpcm_mainGMEM_dec_del_bpl_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_del_bpl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_szh_0} loopCondSelectMerge_adpcm_mainGMEM_dec_szh_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_szh_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_szh_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_xout2_0} loopCondSelectMerge_adpcm_mainGMEM_xout2_0 -> loopCondSelectSplit_adpcm_mainGMEM_xout2_0_L, loopCondSelectSplit_adpcm_mainGMEM_xout2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_rlt2_0} loopCondSelectMerge_adpcm_mainGMEM_rlt2_0 -> loopCondSelectSplit_adpcm_mainGMEM_rlt2_0_L, loopCondSelectSplit_adpcm_mainGMEM_rlt2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_delay_dltx_0} loopCondSelectMerge_adpcm_mainGMEM_delay_dltx_0 -> loopCondSelectSplit_adpcm_mainGMEM_delay_dltx_0_L, loopCondSelectSplit_adpcm_mainGMEM_delay_dltx_0_R;
    {interEnablerMerge_adpcm_mainGMEM_delay_bph_0} interStateInit_adpcm_mainGMEM_delay_bph_0 -> interStateSplit_adpcm_mainGMEM_delay_bph_0_L, interStateSplit_adpcm_mainGMEM_delay_bph_0_R;
    {loopInv_adpcm_mainGMEM_dec_deth_0} loopBbSelectMerge_adpcm_mainGMEM_dec_deth_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_deth_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_deth_0_R;
    {intraStateSplit_adpcm_mainGMEM_test_data_0_R} adpcm_mainGMEM_test_data_out -> intraOutSplit_adpcm_mainGMEM_test_data_0_L, intraOutSplit_adpcm_mainGMEM_test_data_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_al1_0_R} adpcm_mainGMEM_dec_al1_out -> interOutSplit_adpcm_mainGMEM_dec_al1_0_L, interOutSplit_adpcm_mainGMEM_dec_al1_0_R;
    {loopInv_adpcm_mainGMEM_delay_bph_0} loopBbSelectMerge_adpcm_mainGMEM_delay_bph_0 -> loopBbSelectSplit_adpcm_mainGMEM_delay_bph_0_L, loopBbSelectSplit_adpcm_mainGMEM_delay_bph_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_sl_0} loopCondSelectMerge_adpcm_mainGMEM_dec_sl_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_sl_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_sl_0_R;
    {interAnd_adpcm_mainGMEM_nbl_0} interEnablerMerge_adpcm_mainGMEM_nbl_0 -> interFinalSplit_adpcm_mainGMEM_nbl_0_L, interFinalSplit_adpcm_mainGMEM_nbl_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_R} adpcm_mainlogschGMEM_wh_code_table_in_0 -> interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_L, interOutSplit_adpcm_mainlogschGMEM_wh_code_table_0_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_eh_0} loopCondSelectMerge_adpcm_mainGMEM_eh_0 -> loopCondSelectSplit_adpcm_mainGMEM_eh_0_L, loopCondSelectSplit_adpcm_mainGMEM_eh_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_rlt1_0} loopCondSelectMerge_adpcm_mainGMEM_dec_rlt1_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_rlt1_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_rlt1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_h_0} interStateInit_adpcm_mainGMEM_h_0 -> interStateSplit_adpcm_mainGMEM_h_0_L, interStateSplit_adpcm_mainGMEM_h_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_rlt1_0_R} adpcm_mainGMEM_dec_rlt1_out -> interOutSplit_adpcm_mainGMEM_dec_rlt1_0_L, interOutSplit_adpcm_mainGMEM_dec_rlt1_0_R;
    {loopInv_adpcm_mainGMEM_dec_ph2_0} loopBbSelectMerge_adpcm_mainGMEM_dec_ph2_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_ph2_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_ph2_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_sph_0} loopCondSelectMerge_adpcm_mainGMEM_dec_sph_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_sph_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_sph_0_R;
    {loopInv_adpcm_mainGMEM_szl_0} loopBbSelectMerge_adpcm_mainGMEM_szl_0 -> loopBbSelectSplit_adpcm_mainGMEM_szl_0_L, loopBbSelectSplit_adpcm_mainGMEM_szl_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_plt_0} loopCondSelectMerge_adpcm_mainGMEM_dec_plt_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_plt_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_plt_0_R;
    {loopBbSelectMerge_adpcm_mainlogscl_0} loopCondSelectMerge_adpcm_mainlogscl_0 -> loopCondSelectSplit_adpcm_mainlogscl_0_L, loopCondSelectSplit_adpcm_mainlogscl_0_R;
    {loopBbSelectMerge_adpcm_mainupzero_0} loopCondSelectMerge_adpcm_mainupzero_0 -> loopCondSelectSplit_adpcm_mainupzero_0_L, loopCondSelectSplit_adpcm_mainupzero_0_R;
    {loopBbSelectMerge_adpcm_mainupzero_1} loopCondSelectMerge_adpcm_mainupzero_1 -> loopCondSelectSplit_adpcm_mainupzero_1_L, loopCondSelectSplit_adpcm_mainupzero_1_R;
    {loopInv_adpcm_mainGMEM_wh_code_table_1} loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_1 -> loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_1_L, loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_1_R;
    {interAnd_adpcm_mainGMEM_delay_dhx_0} interEnablerMerge_adpcm_mainGMEM_delay_dhx_0 -> interFinalSplit_adpcm_mainGMEM_delay_dhx_0_L, interFinalSplit_adpcm_mainGMEM_delay_dhx_0_R;
    {loopInv_adpcm_mainGMEM_dec_ph_0} loopBbSelectMerge_adpcm_mainGMEM_dec_ph_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_ph_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_ph_0_R;
    {loopBbSelectMerge_adpcm_mainlogscl_1} loopCondSelectMerge_adpcm_mainlogscl_1 -> loopCondSelectSplit_adpcm_mainlogscl_1_L, loopCondSelectSplit_adpcm_mainlogscl_1_R;
    {loopInv_adpcm_mainGMEM_wh_code_table_0} loopBbSelectMerge_adpcm_mainGMEM_wh_code_table_0 -> loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_0_L, loopBbSelectSplit_adpcm_mainGMEM_wh_code_table_0_R;
    {interStateSplit_adpcm_mainGMEM_tqmf_0_R} adpcm_mainGMEM_tqmf_out -> interOutSplit_adpcm_mainGMEM_tqmf_0_L, interOutSplit_adpcm_mainGMEM_tqmf_0_R;
    {interAnd_adpcm_mainGMEM_qq2_code2_table_0} interEnablerMerge_adpcm_mainGMEM_qq2_code2_table_0 -> interFinalSplit_adpcm_mainGMEM_qq2_code2_table_0_L, interFinalSplit_adpcm_mainGMEM_qq2_code2_table_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_ph_0} loopCondSelectMerge_adpcm_mainGMEM_ph_0 -> loopCondSelectSplit_adpcm_mainGMEM_ph_0_L, loopCondSelectSplit_adpcm_mainGMEM_ph_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_detl_0} interStateInit_adpcm_mainGMEM_dec_detl_0 -> interStateSplit_adpcm_mainGMEM_dec_detl_0_L, interStateSplit_adpcm_mainGMEM_dec_detl_0_R;
    {loopInv_adpcm_mainGMEM_rl_0} loopBbSelectMerge_adpcm_mainGMEM_rl_0 -> loopBbSelectSplit_adpcm_mainGMEM_rl_0_L, loopBbSelectSplit_adpcm_mainGMEM_rl_0_R;
    {interAnd_adpcm_mainGMEM_dec_deth_0} interEnablerMerge_adpcm_mainGMEM_dec_deth_0 -> interFinalSplit_adpcm_mainGMEM_dec_deth_0_L, interFinalSplit_adpcm_mainGMEM_dec_deth_0_R;
    {interEnablerMerge_adpcm_mainlogsch_0} interStateInit_adpcm_mainlogsch_0 -> interStateSplit_adpcm_mainlogsch_0_L, interStateSplit_adpcm_mainlogsch_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_nbh_0} loopCondSelectMerge_adpcm_mainGMEM_dec_nbh_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_nbh_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_nbh_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_xl_0} loopCondSelectMerge_adpcm_mainGMEM_xl_0 -> loopCondSelectSplit_adpcm_mainGMEM_xl_0_L, loopCondSelectSplit_adpcm_mainGMEM_xl_0_R;
    {loopInv_adpcm_mainGMEM_dec_ah1_0} loopBbSelectMerge_adpcm_mainGMEM_dec_ah1_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_ah1_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_ah1_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_al2_0_R} adpcm_mainGMEM_dec_al2_out -> interOutSplit_adpcm_mainGMEM_dec_al2_0_L, interOutSplit_adpcm_mainGMEM_dec_al2_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_del_dhx_0} interStateInit_adpcm_mainGMEM_dec_del_dhx_0 -> interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_L, interStateSplit_adpcm_mainGMEM_dec_del_dhx_0_R;
    {interEnablerMerge_adpcm_mainGMEM_deth_0} interStateInit_adpcm_mainGMEM_deth_0 -> interStateSplit_adpcm_mainGMEM_deth_0_L, interStateSplit_adpcm_mainGMEM_deth_0_R;
    {interStateSplit_adpcm_mainGMEM_detl_0_R} adpcm_mainGMEM_detl_out -> interOutSplit_adpcm_mainGMEM_detl_0_L, interOutSplit_adpcm_mainGMEM_detl_0_R;
    {interStateSplit_adpcm_mainGMEM_dec_rlt2_0_R} adpcm_mainGMEM_dec_rlt2_out -> interOutSplit_adpcm_mainGMEM_dec_rlt2_0_L, interOutSplit_adpcm_mainGMEM_dec_rlt2_0_R;
    {FAC_Split_loop_loopCondMerge_adpcm_mainlogsch_0_logschGMEM_wh_code_table_R} adpcm_mainlogschGMEM_wh_code_table_in_1 -> interOutSplit_adpcm_mainlogschGMEM_wh_code_table_1_0_L, interOutSplit_adpcm_mainlogschGMEM_wh_code_table_1_0_R;
    {loopInv_adpcm_mainGMEM_xs_0} loopBbSelectMerge_adpcm_mainGMEM_xs_0 -> loopBbSelectSplit_adpcm_mainGMEM_xs_0_L, loopBbSelectSplit_adpcm_mainGMEM_xs_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_dec_rlt2_0} loopCondSelectMerge_adpcm_mainGMEM_dec_rlt2_0 -> loopCondSelectSplit_adpcm_mainGMEM_dec_rlt2_0_L, loopCondSelectSplit_adpcm_mainGMEM_dec_rlt2_0_R;
    {loopInv_adpcm_mainGMEM_dec_dlt_0} loopBbSelectMerge_adpcm_mainGMEM_dec_dlt_0 -> loopBbSelectSplit_adpcm_mainGMEM_dec_dlt_0_L, loopBbSelectSplit_adpcm_mainGMEM_dec_dlt_0_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_plt1_0} interStateInit_adpcm_mainGMEM_dec_plt1_0 -> interStateSplit_adpcm_mainGMEM_dec_plt1_0_L, interStateSplit_adpcm_mainGMEM_dec_plt1_0_R;
    {loopInv_adpcm_mainGMEM_spl_0} loopBbSelectMerge_adpcm_mainGMEM_spl_0 -> loopBbSelectSplit_adpcm_mainGMEM_spl_0_L, loopBbSelectSplit_adpcm_mainGMEM_spl_0_R;
    {loopInv_adpcm_mainGMEM_rlt_0} loopBbSelectMerge_adpcm_mainGMEM_rlt_0 -> loopBbSelectSplit_adpcm_mainGMEM_rlt_0_L, loopBbSelectSplit_adpcm_mainGMEM_rlt_0_R;
    {interAnd_adpcm_mainGMEM_ph1_0} interEnablerMerge_adpcm_mainGMEM_ph1_0 -> interFinalSplit_adpcm_mainGMEM_ph1_0_L, interFinalSplit_adpcm_mainGMEM_ph1_0_R;
    {interAnd_adpcm_mainGMEM_dec_al1_0} interEnablerMerge_adpcm_mainGMEM_dec_al1_0 -> interFinalSplit_adpcm_mainGMEM_dec_al1_0_L, interFinalSplit_adpcm_mainGMEM_dec_al1_0_R;
    {interStateSplit_adpcm_mainuppol1_0_R} adpcm_mainuppol1_out -> interOutSplit_adpcm_mainuppol1_0_L, interOutSplit_adpcm_mainuppol1_0_R;
    {interEnablerMerge_adpcm_mainGMEM_il_0} interStateInit_adpcm_mainGMEM_il_0 -> interStateSplit_adpcm_mainGMEM_il_0_L, interStateSplit_adpcm_mainGMEM_il_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_test_data_0} loopCondSelectMerge_adpcm_mainGMEM_test_data_0 -> loopCondSelectSplit_adpcm_mainGMEM_test_data_0_L, loopCondSelectSplit_adpcm_mainGMEM_test_data_0_R;
    {interStateSplit_adpcm_mainGMEM_plt1_0_R} adpcm_mainGMEM_plt1_out -> interOutSplit_adpcm_mainGMEM_plt1_0_L, interOutSplit_adpcm_mainGMEM_plt1_0_R;
    {intraEnablerMerge_adpcm_mainGMEM_xout1_0} intraStateInit_adpcm_mainGMEM_xout1_0 -> intraStateSplit_adpcm_mainGMEM_xout1_0_L, intraStateSplit_adpcm_mainGMEM_xout1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_0} loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_0 -> loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_0_L, loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_wl_code_table_1} loopCondSelectMerge_adpcm_mainGMEM_wl_code_table_1 -> loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_1_L, loopCondSelectSplit_adpcm_mainGMEM_wl_code_table_1_R;
    {interEnablerMerge_adpcm_mainGMEM_dec_al1_0} interStateInit_adpcm_mainGMEM_dec_al1_0 -> interStateSplit_adpcm_mainGMEM_dec_al1_0_L, interStateSplit_adpcm_mainGMEM_dec_al1_0_R;
    {loopBbSelectMerge_adpcm_mainGMEM_qq6_code6_table_0} loopCondSelectMerge_adpcm_mainGMEM_qq6_code6_table_0 -> loopCondSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_L, loopCondSelectSplit_adpcm_mainGMEM_qq6_code6_table_0_R;
    {loopInv_adpcm_mainGMEM_tqmf_0} loopBbSelectMerge_adpcm_mainGMEM_tqmf_0 -> loopBbSelectSplit_adpcm_mainGMEM_tqmf_0_L, loopBbSelectSplit_adpcm_mainGMEM_tqmf_0_R
  }
}

defproc main (chan!(int<32>) main_out)
{
  /* Define channels */
  chan(int<1>) GMEM_h_in_0;
  chan(int<64>) GMEM_h_in_1;
  chan(int<32>) GMEM_h_in_2;
  chan(int<32>) GMEM_h_out;
  chan(int<1>) GMEM_qq4_code4_table_in_0;
  chan(int<64>) GMEM_qq4_code4_table_in_1;
  chan(int<32>) GMEM_qq4_code4_table_in_2;
  chan(int<32>) GMEM_qq4_code4_table_out;
  chan(int<1>) GMEM_qq6_code6_table_in_0;
  chan(int<64>) GMEM_qq6_code6_table_in_1;
  chan(int<32>) GMEM_qq6_code6_table_in_2;
  chan(int<32>) GMEM_qq6_code6_table_out;
  chan(int<1>) GMEM_wl_code_table_in_0;
  chan(int<64>) GMEM_wl_code_table_in_1;
  chan(int<32>) GMEM_wl_code_table_in_2;
  chan(int<32>) GMEM_wl_code_table_out;
  chan(int<1>) GMEM_ilb_table_in_0;
  chan(int<64>) GMEM_ilb_table_in_1;
  chan(int<32>) GMEM_ilb_table_in_2;
  chan(int<32>) GMEM_ilb_table_out;
  chan(int<1>) GMEM_decis_levl_in_0;
  chan(int<64>) GMEM_decis_levl_in_1;
  chan(int<32>) GMEM_decis_levl_in_2;
  chan(int<32>) GMEM_decis_levl_out;
  chan(int<1>) GMEM_quant26bt_pos_in_0;
  chan(int<64>) GMEM_quant26bt_pos_in_1;
  chan(int<32>) GMEM_quant26bt_pos_in_2;
  chan(int<32>) GMEM_quant26bt_pos_out;
  chan(int<1>) GMEM_quant26bt_neg_in_0;
  chan(int<64>) GMEM_quant26bt_neg_in_1;
  chan(int<32>) GMEM_quant26bt_neg_in_2;
  chan(int<32>) GMEM_quant26bt_neg_out;
  chan(int<1>) GMEM_qq2_code2_table_in_0;
  chan(int<64>) GMEM_qq2_code2_table_in_1;
  chan(int<32>) GMEM_qq2_code2_table_in_2;
  chan(int<32>) GMEM_qq2_code2_table_out;
  chan(int<1>) GMEM_wh_code_table_in_0;
  chan(int<64>) GMEM_wh_code_table_in_1;
  chan(int<32>) GMEM_wh_code_table_in_2;
  chan(int<32>) GMEM_wh_code_table_out;
  chan(int<1>) GMEM_tqmf_in_0;
  chan(int<64>) GMEM_tqmf_in_1;
  chan(int<32>) GMEM_tqmf_in_2;
  chan(int<32>) GMEM_tqmf_out;
  chan(int<1>) GMEM_xl_in_0;
  chan(int<64>) GMEM_xl_in_1;
  chan(int<32>) GMEM_xl_in_2;
  chan(int<32>) GMEM_xl_out;
  chan(int<1>) GMEM_xh_in_0;
  chan(int<64>) GMEM_xh_in_1;
  chan(int<32>) GMEM_xh_in_2;
  chan(int<32>) GMEM_xh_out;
  chan(int<1>) GMEM_delay_bpl_in_0;
  chan(int<64>) GMEM_delay_bpl_in_1;
  chan(int<32>) GMEM_delay_bpl_in_2;
  chan(int<32>) GMEM_delay_bpl_out;
  chan(int<1>) GMEM_delay_dltx_in_0;
  chan(int<64>) GMEM_delay_dltx_in_1;
  chan(int<32>) GMEM_delay_dltx_in_2;
  chan(int<32>) GMEM_delay_dltx_out;
  chan(int<1>) GMEM_szl_in_0;
  chan(int<64>) GMEM_szl_in_1;
  chan(int<32>) GMEM_szl_in_2;
  chan(int<32>) GMEM_szl_out;
  chan(int<1>) GMEM_rlt1_in_0;
  chan(int<64>) GMEM_rlt1_in_1;
  chan(int<32>) GMEM_rlt1_in_2;
  chan(int<32>) GMEM_rlt1_out;
  chan(int<1>) GMEM_al1_in_0;
  chan(int<64>) GMEM_al1_in_1;
  chan(int<32>) GMEM_al1_in_2;
  chan(int<32>) GMEM_al1_out;
  chan(int<1>) GMEM_rlt2_in_0;
  chan(int<64>) GMEM_rlt2_in_1;
  chan(int<32>) GMEM_rlt2_in_2;
  chan(int<32>) GMEM_rlt2_out;
  chan(int<1>) GMEM_al2_in_0;
  chan(int<64>) GMEM_al2_in_1;
  chan(int<32>) GMEM_al2_in_2;
  chan(int<32>) GMEM_al2_out;
  chan(int<1>) GMEM_spl_in_0;
  chan(int<64>) GMEM_spl_in_1;
  chan(int<32>) GMEM_spl_in_2;
  chan(int<32>) GMEM_spl_out;
  chan(int<1>) GMEM_sl_in_0;
  chan(int<64>) GMEM_sl_in_1;
  chan(int<32>) GMEM_sl_in_2;
  chan(int<32>) GMEM_sl_out;
  chan(int<1>) GMEM_el_in_0;
  chan(int<64>) GMEM_el_in_1;
  chan(int<32>) GMEM_el_in_2;
  chan(int<32>) GMEM_el_out;
  chan(int<1>) GMEM_detl_in_0;
  chan(int<64>) GMEM_detl_in_1;
  chan(int<32>) GMEM_detl_in_2;
  chan(int<32>) GMEM_detl_out;
  chan(int<1>) GMEM_il_in_0;
  chan(int<64>) GMEM_il_in_1;
  chan(int<32>) GMEM_il_in_2;
  chan(int<32>) GMEM_il_out;
  chan(int<1>) GMEM_dlt_in_0;
  chan(int<64>) GMEM_dlt_in_1;
  chan(int<32>) GMEM_dlt_in_2;
  chan(int<32>) GMEM_dlt_out;
  chan(int<1>) GMEM_nbl_in_0;
  chan(int<64>) GMEM_nbl_in_1;
  chan(int<32>) GMEM_nbl_in_2;
  chan(int<32>) GMEM_nbl_out;
  chan(int<1>) GMEM_plt_in_0;
  chan(int<64>) GMEM_plt_in_1;
  chan(int<32>) GMEM_plt_in_2;
  chan(int<32>) GMEM_plt_out;
  chan(int<1>) GMEM_plt1_in_0;
  chan(int<64>) GMEM_plt1_in_1;
  chan(int<32>) GMEM_plt1_in_2;
  chan(int<32>) GMEM_plt1_out;
  chan(int<1>) GMEM_plt2_in_0;
  chan(int<64>) GMEM_plt2_in_1;
  chan(int<32>) GMEM_plt2_in_2;
  chan(int<32>) GMEM_plt2_out;
  chan(int<1>) GMEM_rlt_in_0;
  chan(int<64>) GMEM_rlt_in_1;
  chan(int<32>) GMEM_rlt_in_2;
  chan(int<32>) GMEM_rlt_out;
  chan(int<1>) GMEM_delay_bph_in_0;
  chan(int<64>) GMEM_delay_bph_in_1;
  chan(int<32>) GMEM_delay_bph_in_2;
  chan(int<32>) GMEM_delay_bph_out;
  chan(int<1>) GMEM_delay_dhx_in_0;
  chan(int<64>) GMEM_delay_dhx_in_1;
  chan(int<32>) GMEM_delay_dhx_in_2;
  chan(int<32>) GMEM_delay_dhx_out;
  chan(int<1>) GMEM_szh_in_0;
  chan(int<64>) GMEM_szh_in_1;
  chan(int<32>) GMEM_szh_in_2;
  chan(int<32>) GMEM_szh_out;
  chan(int<1>) GMEM_rh1_in_0;
  chan(int<64>) GMEM_rh1_in_1;
  chan(int<32>) GMEM_rh1_in_2;
  chan(int<32>) GMEM_rh1_out;
  chan(int<1>) GMEM_ah1_in_0;
  chan(int<64>) GMEM_ah1_in_1;
  chan(int<32>) GMEM_ah1_in_2;
  chan(int<32>) GMEM_ah1_out;
  chan(int<1>) GMEM_rh2_in_0;
  chan(int<64>) GMEM_rh2_in_1;
  chan(int<32>) GMEM_rh2_in_2;
  chan(int<32>) GMEM_rh2_out;
  chan(int<1>) GMEM_ah2_in_0;
  chan(int<64>) GMEM_ah2_in_1;
  chan(int<32>) GMEM_ah2_in_2;
  chan(int<32>) GMEM_ah2_out;
  chan(int<1>) GMEM_sph_in_0;
  chan(int<64>) GMEM_sph_in_1;
  chan(int<32>) GMEM_sph_in_2;
  chan(int<32>) GMEM_sph_out;
  chan(int<1>) GMEM_sh_in_0;
  chan(int<64>) GMEM_sh_in_1;
  chan(int<32>) GMEM_sh_in_2;
  chan(int<32>) GMEM_sh_out;
  chan(int<1>) GMEM_eh_in_0;
  chan(int<64>) GMEM_eh_in_1;
  chan(int<32>) GMEM_eh_in_2;
  chan(int<32>) GMEM_eh_out;
  chan(int<1>) GMEM_ih_in_0;
  chan(int<64>) GMEM_ih_in_1;
  chan(int<32>) GMEM_ih_in_2;
  chan(int<32>) GMEM_ih_out;
  chan(int<1>) GMEM_deth_in_0;
  chan(int<64>) GMEM_deth_in_1;
  chan(int<32>) GMEM_deth_in_2;
  chan(int<32>) GMEM_deth_out;
  chan(int<1>) GMEM_dh_in_0;
  chan(int<64>) GMEM_dh_in_1;
  chan(int<32>) GMEM_dh_in_2;
  chan(int<32>) GMEM_dh_out;
  chan(int<1>) GMEM_nbh_in_0;
  chan(int<64>) GMEM_nbh_in_1;
  chan(int<32>) GMEM_nbh_in_2;
  chan(int<32>) GMEM_nbh_out;
  chan(int<1>) GMEM_ph_in_0;
  chan(int<64>) GMEM_ph_in_1;
  chan(int<32>) GMEM_ph_in_2;
  chan(int<32>) GMEM_ph_out;
  chan(int<1>) GMEM_ph1_in_0;
  chan(int<64>) GMEM_ph1_in_1;
  chan(int<32>) GMEM_ph1_in_2;
  chan(int<32>) GMEM_ph1_out;
  chan(int<1>) GMEM_ph2_in_0;
  chan(int<64>) GMEM_ph2_in_1;
  chan(int<32>) GMEM_ph2_in_2;
  chan(int<32>) GMEM_ph2_out;
  chan(int<1>) GMEM_yh_in_0;
  chan(int<64>) GMEM_yh_in_1;
  chan(int<32>) GMEM_yh_in_2;
  chan(int<32>) GMEM_yh_out;
  chan(int<1>) GMEM_ilr_in_0;
  chan(int<64>) GMEM_ilr_in_1;
  chan(int<32>) GMEM_ilr_in_2;
  chan(int<32>) GMEM_ilr_out;
  chan(int<1>) GMEM_dec_del_bpl_in_0;
  chan(int<64>) GMEM_dec_del_bpl_in_1;
  chan(int<32>) GMEM_dec_del_bpl_in_2;
  chan(int<32>) GMEM_dec_del_bpl_out;
  chan(int<1>) GMEM_dec_del_dltx_in_0;
  chan(int<64>) GMEM_dec_del_dltx_in_1;
  chan(int<32>) GMEM_dec_del_dltx_in_2;
  chan(int<32>) GMEM_dec_del_dltx_out;
  chan(int<1>) GMEM_dec_szl_in_0;
  chan(int<64>) GMEM_dec_szl_in_1;
  chan(int<32>) GMEM_dec_szl_in_2;
  chan(int<32>) GMEM_dec_szl_out;
  chan(int<1>) GMEM_dec_rlt1_in_0;
  chan(int<64>) GMEM_dec_rlt1_in_1;
  chan(int<32>) GMEM_dec_rlt1_in_2;
  chan(int<32>) GMEM_dec_rlt1_out;
  chan(int<1>) GMEM_dec_al1_in_0;
  chan(int<64>) GMEM_dec_al1_in_1;
  chan(int<32>) GMEM_dec_al1_in_2;
  chan(int<32>) GMEM_dec_al1_out;
  chan(int<1>) GMEM_dec_rlt2_in_0;
  chan(int<64>) GMEM_dec_rlt2_in_1;
  chan(int<32>) GMEM_dec_rlt2_in_2;
  chan(int<32>) GMEM_dec_rlt2_out;
  chan(int<1>) GMEM_dec_al2_in_0;
  chan(int<64>) GMEM_dec_al2_in_1;
  chan(int<32>) GMEM_dec_al2_in_2;
  chan(int<32>) GMEM_dec_al2_out;
  chan(int<1>) GMEM_dec_spl_in_0;
  chan(int<64>) GMEM_dec_spl_in_1;
  chan(int<32>) GMEM_dec_spl_in_2;
  chan(int<32>) GMEM_dec_spl_out;
  chan(int<1>) GMEM_dec_sl_in_0;
  chan(int<64>) GMEM_dec_sl_in_1;
  chan(int<32>) GMEM_dec_sl_in_2;
  chan(int<32>) GMEM_dec_sl_out;
  chan(int<1>) GMEM_dec_detl_in_0;
  chan(int<64>) GMEM_dec_detl_in_1;
  chan(int<32>) GMEM_dec_detl_in_2;
  chan(int<32>) GMEM_dec_detl_out;
  chan(int<1>) GMEM_dec_dlt_in_0;
  chan(int<64>) GMEM_dec_dlt_in_1;
  chan(int<32>) GMEM_dec_dlt_in_2;
  chan(int<32>) GMEM_dec_dlt_out;
  chan(int<1>) GMEM_dl_in_0;
  chan(int<64>) GMEM_dl_in_1;
  chan(int<32>) GMEM_dl_in_2;
  chan(int<32>) GMEM_dl_out;
  chan(int<1>) GMEM_rl_in_0;
  chan(int<64>) GMEM_rl_in_1;
  chan(int<32>) GMEM_rl_in_2;
  chan(int<32>) GMEM_rl_out;
  chan(int<1>) GMEM_dec_nbl_in_0;
  chan(int<64>) GMEM_dec_nbl_in_1;
  chan(int<32>) GMEM_dec_nbl_in_2;
  chan(int<32>) GMEM_dec_nbl_out;
  chan(int<1>) GMEM_dec_plt_in_0;
  chan(int<64>) GMEM_dec_plt_in_1;
  chan(int<32>) GMEM_dec_plt_in_2;
  chan(int<32>) GMEM_dec_plt_out;
  chan(int<1>) GMEM_dec_plt1_in_0;
  chan(int<64>) GMEM_dec_plt1_in_1;
  chan(int<32>) GMEM_dec_plt1_in_2;
  chan(int<32>) GMEM_dec_plt1_out;
  chan(int<1>) GMEM_dec_plt2_in_0;
  chan(int<64>) GMEM_dec_plt2_in_1;
  chan(int<32>) GMEM_dec_plt2_in_2;
  chan(int<32>) GMEM_dec_plt2_out;
  chan(int<1>) GMEM_dec_rlt_in_0;
  chan(int<64>) GMEM_dec_rlt_in_1;
  chan(int<32>) GMEM_dec_rlt_in_2;
  chan(int<32>) GMEM_dec_rlt_out;
  chan(int<1>) GMEM_dec_del_bph_in_0;
  chan(int<64>) GMEM_dec_del_bph_in_1;
  chan(int<32>) GMEM_dec_del_bph_in_2;
  chan(int<32>) GMEM_dec_del_bph_out;
  chan(int<1>) GMEM_dec_del_dhx_in_0;
  chan(int<64>) GMEM_dec_del_dhx_in_1;
  chan(int<32>) GMEM_dec_del_dhx_in_2;
  chan(int<32>) GMEM_dec_del_dhx_out;
  chan(int<1>) GMEM_dec_szh_in_0;
  chan(int<64>) GMEM_dec_szh_in_1;
  chan(int<32>) GMEM_dec_szh_in_2;
  chan(int<32>) GMEM_dec_szh_out;
  chan(int<1>) GMEM_dec_rh1_in_0;
  chan(int<64>) GMEM_dec_rh1_in_1;
  chan(int<32>) GMEM_dec_rh1_in_2;
  chan(int<32>) GMEM_dec_rh1_out;
  chan(int<1>) GMEM_dec_ah1_in_0;
  chan(int<64>) GMEM_dec_ah1_in_1;
  chan(int<32>) GMEM_dec_ah1_in_2;
  chan(int<32>) GMEM_dec_ah1_out;
  chan(int<1>) GMEM_dec_rh2_in_0;
  chan(int<64>) GMEM_dec_rh2_in_1;
  chan(int<32>) GMEM_dec_rh2_in_2;
  chan(int<32>) GMEM_dec_rh2_out;
  chan(int<1>) GMEM_dec_ah2_in_0;
  chan(int<64>) GMEM_dec_ah2_in_1;
  chan(int<32>) GMEM_dec_ah2_in_2;
  chan(int<32>) GMEM_dec_ah2_out;
  chan(int<1>) GMEM_dec_sph_in_0;
  chan(int<64>) GMEM_dec_sph_in_1;
  chan(int<32>) GMEM_dec_sph_in_2;
  chan(int<32>) GMEM_dec_sph_out;
  chan(int<1>) GMEM_dec_sh_in_0;
  chan(int<64>) GMEM_dec_sh_in_1;
  chan(int<32>) GMEM_dec_sh_in_2;
  chan(int<32>) GMEM_dec_sh_out;
  chan(int<1>) GMEM_dec_deth_in_0;
  chan(int<64>) GMEM_dec_deth_in_1;
  chan(int<32>) GMEM_dec_deth_in_2;
  chan(int<32>) GMEM_dec_deth_out;
  chan(int<1>) GMEM_dec_dh_in_0;
  chan(int<64>) GMEM_dec_dh_in_1;
  chan(int<32>) GMEM_dec_dh_in_2;
  chan(int<32>) GMEM_dec_dh_out;
  chan(int<1>) GMEM_dec_nbh_in_0;
  chan(int<64>) GMEM_dec_nbh_in_1;
  chan(int<32>) GMEM_dec_nbh_in_2;
  chan(int<32>) GMEM_dec_nbh_out;
  chan(int<1>) GMEM_dec_ph_in_0;
  chan(int<64>) GMEM_dec_ph_in_1;
  chan(int<32>) GMEM_dec_ph_in_2;
  chan(int<32>) GMEM_dec_ph_out;
  chan(int<1>) GMEM_dec_ph1_in_0;
  chan(int<64>) GMEM_dec_ph1_in_1;
  chan(int<32>) GMEM_dec_ph1_in_2;
  chan(int<32>) GMEM_dec_ph1_out;
  chan(int<1>) GMEM_dec_ph2_in_0;
  chan(int<64>) GMEM_dec_ph2_in_1;
  chan(int<32>) GMEM_dec_ph2_in_2;
  chan(int<32>) GMEM_dec_ph2_out;
  chan(int<1>) GMEM_rh_in_0;
  chan(int<64>) GMEM_rh_in_1;
  chan(int<32>) GMEM_rh_in_2;
  chan(int<32>) GMEM_rh_out;
  chan(int<1>) GMEM_xd_in_0;
  chan(int<64>) GMEM_xd_in_1;
  chan(int<32>) GMEM_xd_in_2;
  chan(int<32>) GMEM_xd_out;
  chan(int<1>) GMEM_xs_in_0;
  chan(int<64>) GMEM_xs_in_1;
  chan(int<32>) GMEM_xs_in_2;
  chan(int<32>) GMEM_xs_out;
  chan(int<1>) GMEM_accumc_in_0;
  chan(int<64>) GMEM_accumc_in_1;
  chan(int<32>) GMEM_accumc_in_2;
  chan(int<32>) GMEM_accumc_out;
  chan(int<1>) GMEM_accumd_in_0;
  chan(int<64>) GMEM_accumd_in_1;
  chan(int<32>) GMEM_accumd_in_2;
  chan(int<32>) GMEM_accumd_out;
  chan(int<1>) GMEM_xout1_in_0;
  chan(int<64>) GMEM_xout1_in_1;
  chan(int<32>) GMEM_xout1_in_2;
  chan(int<32>) GMEM_xout1_out;
  chan(int<1>) GMEM_xout2_in_0;
  chan(int<64>) GMEM_xout2_in_1;
  chan(int<32>) GMEM_xout2_in_2;
  chan(int<32>) GMEM_xout2_out;
  chan(int<1>) GMEM_test_data_in_0;
  chan(int<64>) GMEM_test_data_in_1;
  chan(int<32>) GMEM_test_data_in_2;
  chan(int<32>) GMEM_test_data_out;
  chan(int<1>) GMEM_test_compressed_in_0;
  chan(int<64>) GMEM_test_compressed_in_1;
  chan(int<32>) GMEM_test_compressed_in_2;
  chan(int<32>) GMEM_test_compressed_out;
  chan(int<1>) GMEM_test_result_in_0;
  chan(int<64>) GMEM_test_result_in_1;
  chan(int<32>) GMEM_test_result_in_2;
  chan(int<32>) GMEM_test_result_out;
  chan(int<1>) GMEM_compressed_in_0;
  chan(int<64>) GMEM_compressed_in_1;
  chan(int<32>) GMEM_compressed_in_2;
  chan(int<32>) GMEM_compressed_out;
  chan(int<1>) GMEM_result_in_0;
  chan(int<64>) GMEM_result_in_1;
  chan(int<32>) GMEM_result_in_2;
  chan(int<32>) GMEM_result_out;
  chan(int<1>) GMEM_str_in_0;
  chan(int<64>) GMEM_str_in_1;
  chan(int<8>) GMEM_str_in_2;
  chan(int<8>) GMEM_str_out;
  chan(int<32>) const_main_0_0_;
  chan(int<32>) const_main_0_1_;
  chan(int<32>) const_main_1_0_;
  chan(int<32>) const_main_1_1_;
  chan(int<32>) const_main_50_0_;
  chan(int<32>) const_main_0_2_;
  chan(int<32>) const_main_1_2_;
  chan(int<32>) const_main_1_3_;
  chan(int<32>) const_main_100_0_;
  chan(int<1>) main_I0_;
  chan(int<64>) main_I4_;
  chan(int<32>) const_main_0_3_;
  chan(int<1>) const_main_1_4_;
  chan(int<32>) const_main_0_4_;
  chan(int<1>) const_main_1_5_;
  chan(int<1>) main_I9_;
  chan(int<32>) sig_Merge_main_I2__main_I9__L;
  chan(int<32>) sig_Merge_main_I2__main_I9__R;
  chan(int<32>) main_I11_;
  chan(int<32>) main_I14_;
  chan(int<1>) main_I15_;
  chan(int<32>) sig_Merge_main_I13__main_I15__L;
  chan(int<32>) sig_Merge_main_I13__main_I15__R;
  chan(int<32>) sig_main_I14__main_I15__L;
  chan(int<32>) sig_main_I14__main_I15__R;
  chan(int<64>) main_I20_;
  chan(int<32>) const_main_0_5_;
  chan(int<1>) const_main_1_6_;
  chan(int<32>) const_main_0_6_;
  chan(int<1>) const_main_1_7_;
  chan(int<1>) main_I25_;
  chan(int<32>) sig_Merge_main_I18__main_I25__L;
  chan(int<32>) sig_Merge_main_I18__main_I25__R;
  chan(int<32>) main_I27_;
  chan(int<32>) main_I30_;
  chan(int<1>) main_I31_;
  chan(int<32>) sig_Merge_main_I29__main_I31__L;
  chan(int<32>) sig_Merge_main_I29__main_I31__R;
  chan(int<32>) sig_main_I30__main_I31__L;
  chan(int<32>) sig_main_I30__main_I31__R;
  chan(int<32>) main_I33_;
  chan(int<32>) Merge_main_I2_;
  chan(int<1>) main_init0;
  chan(int<32>) Merge_main_I3_;
  chan(int<1>) main_init1;
  chan(int<32>) Merge_main_I13_;
  chan(int<32>) Merge_main_I18_;
  chan(int<1>) main_init2;
  chan(int<32>) Merge_main_I19_;
  chan(int<1>) main_init3;
  chan(int<32>) Merge_main_I29_;
  chan(int<1>) mainGMEM_test_result_in_0;
  chan(int<64>) mainGMEM_test_result_in_1;
  chan(int<32>) mainGMEM_test_result_in_2;
  chan(int<32>) mainGMEM_test_result_out;
  chan(int<1>) mainGMEM_result_in_0;
  chan(int<64>) mainGMEM_result_in_1;
  chan(int<32>) mainGMEM_result_in_2;
  chan(int<32>) mainGMEM_result_out;
  chan(int<1>) mainGMEM_test_compressed_in_0;
  chan(int<64>) mainGMEM_test_compressed_in_1;
  chan(int<32>) mainGMEM_test_compressed_in_2;
  chan(int<32>) mainGMEM_test_compressed_out;
  chan(int<1>) mainGMEM_compressed_in_0;
  chan(int<64>) mainGMEM_compressed_in_1;
  chan(int<32>) mainGMEM_compressed_in_2;
  chan(int<32>) mainGMEM_compressed_out;
  chan(int<1>) mainadpcm_main_out;
  chan(int<1>) mainGMEM_dec_del_dltx_in_0;
  chan(int<64>) mainGMEM_dec_del_dltx_in_1;
  chan(int<32>) mainGMEM_dec_del_dltx_in_2;
  chan(int<32>) mainGMEM_dec_del_dltx_out;
  chan(int<1>) mainGMEM_delay_bph_in_0;
  chan(int<64>) mainGMEM_delay_bph_in_1;
  chan(int<32>) mainGMEM_delay_bph_in_2;
  chan(int<32>) mainGMEM_delay_bph_out;
  chan(int<1>) mainGMEM_dec_del_bpl_in_0;
  chan(int<64>) mainGMEM_dec_del_bpl_in_1;
  chan(int<32>) mainGMEM_dec_del_bpl_in_2;
  chan(int<32>) mainGMEM_dec_del_bpl_out;
  chan(int<1>) mainGMEM_plt1_in_0;
  chan(int<64>) mainGMEM_plt1_in_1;
  chan(int<32>) mainGMEM_plt1_in_2;
  chan(int<32>) mainGMEM_plt1_out;
  chan(int<1>) mainGMEM_plt2_in_0;
  chan(int<64>) mainGMEM_plt2_in_1;
  chan(int<32>) mainGMEM_plt2_in_2;
  chan(int<32>) mainGMEM_plt2_out;
  chan(int<1>) mainGMEM_rlt1_in_0;
  chan(int<64>) mainGMEM_rlt1_in_1;
  chan(int<32>) mainGMEM_rlt1_in_2;
  chan(int<32>) mainGMEM_rlt1_out;
  chan(int<1>) mainGMEM_rlt2_in_0;
  chan(int<64>) mainGMEM_rlt2_in_1;
  chan(int<32>) mainGMEM_rlt2_in_2;
  chan(int<32>) mainGMEM_rlt2_out;
  chan(int<1>) mainGMEM_dec_del_dhx_in_0;
  chan(int<64>) mainGMEM_dec_del_dhx_in_1;
  chan(int<32>) mainGMEM_dec_del_dhx_in_2;
  chan(int<32>) mainGMEM_dec_del_dhx_out;
  chan(int<1>) mainGMEM_delay_bpl_in_0;
  chan(int<64>) mainGMEM_delay_bpl_in_1;
  chan(int<32>) mainGMEM_delay_bpl_in_2;
  chan(int<32>) mainGMEM_delay_bpl_out;
  chan(int<1>) mainGMEM_delay_dltx_in_0;
  chan(int<64>) mainGMEM_delay_dltx_in_1;
  chan(int<32>) mainGMEM_delay_dltx_in_2;
  chan(int<32>) mainGMEM_delay_dltx_out;
  chan(int<1>) mainGMEM_accumc_in_0;
  chan(int<64>) mainGMEM_accumc_in_1;
  chan(int<32>) mainGMEM_accumc_in_2;
  chan(int<32>) mainGMEM_accumc_out;
  chan(int<1>) mainGMEM_accumd_in_0;
  chan(int<64>) mainGMEM_accumd_in_1;
  chan(int<32>) mainGMEM_accumd_in_2;
  chan(int<32>) mainGMEM_accumd_out;
  chan(int<1>) mainGMEM_dec_deth_in_0;
  chan(int<64>) mainGMEM_dec_deth_in_1;
  chan(int<32>) mainGMEM_dec_deth_in_2;
  chan(int<32>) mainGMEM_dec_deth_out;
  chan(int<1>) mainGMEM_dec_detl_in_0;
  chan(int<64>) mainGMEM_dec_detl_in_1;
  chan(int<32>) mainGMEM_dec_detl_in_2;
  chan(int<32>) mainGMEM_dec_detl_out;
  chan(int<1>) mainGMEM_nbh_in_0;
  chan(int<64>) mainGMEM_nbh_in_1;
  chan(int<32>) mainGMEM_nbh_in_2;
  chan(int<32>) mainGMEM_nbh_out;
  chan(int<1>) mainGMEM_tqmf_in_0;
  chan(int<64>) mainGMEM_tqmf_in_1;
  chan(int<32>) mainGMEM_tqmf_in_2;
  chan(int<32>) mainGMEM_tqmf_out;
  chan(int<1>) mainGMEM_ah1_in_0;
  chan(int<64>) mainGMEM_ah1_in_1;
  chan(int<32>) mainGMEM_ah1_in_2;
  chan(int<32>) mainGMEM_ah1_out;
  chan(int<1>) mainGMEM_ah2_in_0;
  chan(int<64>) mainGMEM_ah2_in_1;
  chan(int<32>) mainGMEM_ah2_in_2;
  chan(int<32>) mainGMEM_ah2_out;
  chan(int<1>) mainGMEM_nbl_in_0;
  chan(int<64>) mainGMEM_nbl_in_1;
  chan(int<32>) mainGMEM_nbl_in_2;
  chan(int<32>) mainGMEM_nbl_out;
  chan(int<1>) mainGMEM_al1_in_0;
  chan(int<64>) mainGMEM_al1_in_1;
  chan(int<32>) mainGMEM_al1_in_2;
  chan(int<32>) mainGMEM_al1_out;
  chan(int<1>) mainGMEM_al2_in_0;
  chan(int<64>) mainGMEM_al2_in_1;
  chan(int<32>) mainGMEM_al2_in_2;
  chan(int<32>) mainGMEM_al2_out;
  chan(int<1>) mainGMEM_dec_nbh_in_0;
  chan(int<64>) mainGMEM_dec_nbh_in_1;
  chan(int<32>) mainGMEM_dec_nbh_in_2;
  chan(int<32>) mainGMEM_dec_nbh_out;
  chan(int<1>) mainGMEM_deth_in_0;
  chan(int<64>) mainGMEM_deth_in_1;
  chan(int<32>) mainGMEM_deth_in_2;
  chan(int<32>) mainGMEM_deth_out;
  chan(int<1>) mainGMEM_dec_ah2_in_0;
  chan(int<64>) mainGMEM_dec_ah2_in_1;
  chan(int<32>) mainGMEM_dec_ah2_in_2;
  chan(int<32>) mainGMEM_dec_ah2_out;
  chan(int<1>) mainGMEM_dec_nbl_in_0;
  chan(int<64>) mainGMEM_dec_nbl_in_1;
  chan(int<32>) mainGMEM_dec_nbl_in_2;
  chan(int<32>) mainGMEM_dec_nbl_out;
  chan(int<1>) mainGMEM_dec_ah1_in_0;
  chan(int<64>) mainGMEM_dec_ah1_in_1;
  chan(int<32>) mainGMEM_dec_ah1_in_2;
  chan(int<32>) mainGMEM_dec_ah1_out;
  chan(int<1>) mainGMEM_detl_in_0;
  chan(int<64>) mainGMEM_detl_in_1;
  chan(int<32>) mainGMEM_detl_in_2;
  chan(int<32>) mainGMEM_detl_out;
  chan(int<1>) mainGMEM_ph2_in_0;
  chan(int<64>) mainGMEM_ph2_in_1;
  chan(int<32>) mainGMEM_ph2_in_2;
  chan(int<32>) mainGMEM_ph2_out;
  chan(int<1>) mainGMEM_rh1_in_0;
  chan(int<64>) mainGMEM_rh1_in_1;
  chan(int<32>) mainGMEM_rh1_in_2;
  chan(int<32>) mainGMEM_rh1_out;
  chan(int<1>) mainGMEM_rh2_in_0;
  chan(int<64>) mainGMEM_rh2_in_1;
  chan(int<32>) mainGMEM_rh2_in_2;
  chan(int<32>) mainGMEM_rh2_out;
  chan(int<1>) mainGMEM_dec_plt2_in_0;
  chan(int<64>) mainGMEM_dec_plt2_in_1;
  chan(int<32>) mainGMEM_dec_plt2_in_2;
  chan(int<32>) mainGMEM_dec_plt2_out;
  chan(int<1>) mainGMEM_dec_rlt1_in_0;
  chan(int<64>) mainGMEM_dec_rlt1_in_1;
  chan(int<32>) mainGMEM_dec_rlt1_in_2;
  chan(int<32>) mainGMEM_dec_rlt1_out;
  chan(int<1>) mainGMEM_ph1_in_0;
  chan(int<64>) mainGMEM_ph1_in_1;
  chan(int<32>) mainGMEM_ph1_in_2;
  chan(int<32>) mainGMEM_ph1_out;
  chan(int<1>) mainGMEM_dec_rlt2_in_0;
  chan(int<64>) mainGMEM_dec_rlt2_in_1;
  chan(int<32>) mainGMEM_dec_rlt2_in_2;
  chan(int<32>) mainGMEM_dec_rlt2_out;
  chan(int<1>) mainGMEM_dec_plt1_in_0;
  chan(int<64>) mainGMEM_dec_plt1_in_1;
  chan(int<32>) mainGMEM_dec_plt1_in_2;
  chan(int<32>) mainGMEM_dec_plt1_out;
  chan(int<1>) mainGMEM_dec_al1_in_0;
  chan(int<64>) mainGMEM_dec_al1_in_1;
  chan(int<32>) mainGMEM_dec_al1_in_2;
  chan(int<32>) mainGMEM_dec_al1_out;
  chan(int<1>) mainGMEM_dec_al2_in_0;
  chan(int<64>) mainGMEM_dec_al2_in_1;
  chan(int<32>) mainGMEM_dec_al2_in_2;
  chan(int<32>) mainGMEM_dec_al2_out;
  chan(int<1>) mainGMEM_dec_ph2_in_0;
  chan(int<64>) mainGMEM_dec_ph2_in_1;
  chan(int<32>) mainGMEM_dec_ph2_in_2;
  chan(int<32>) mainGMEM_dec_ph2_out;
  chan(int<1>) mainGMEM_dec_rh1_in_0;
  chan(int<64>) mainGMEM_dec_rh1_in_1;
  chan(int<32>) mainGMEM_dec_rh1_in_2;
  chan(int<32>) mainGMEM_dec_rh1_out;
  chan(int<1>) mainGMEM_dec_rh2_in_0;
  chan(int<64>) mainGMEM_dec_rh2_in_1;
  chan(int<32>) mainGMEM_dec_rh2_in_2;
  chan(int<32>) mainGMEM_dec_rh2_out;
  chan(int<1>) mainGMEM_delay_dhx_in_0;
  chan(int<64>) mainGMEM_delay_dhx_in_1;
  chan(int<32>) mainGMEM_delay_dhx_in_2;
  chan(int<32>) mainGMEM_delay_dhx_out;
  chan(int<1>) mainGMEM_dec_del_bph_in_0;
  chan(int<64>) mainGMEM_dec_del_bph_in_1;
  chan(int<32>) mainGMEM_dec_del_bph_in_2;
  chan(int<32>) mainGMEM_dec_del_bph_out;
  chan(int<1>) mainGMEM_dec_ph1_in_0;
  chan(int<64>) mainGMEM_dec_ph1_in_1;
  chan(int<32>) mainGMEM_dec_ph1_in_2;
  chan(int<32>) mainGMEM_dec_ph1_out;
  chan(int<1>) mainGMEM_qq2_code2_table_in_0;
  chan(int<64>) mainGMEM_qq2_code2_table_in_1;
  chan(int<32>) mainGMEM_qq2_code2_table_in_2;
  chan(int<32>) mainGMEM_qq2_code2_table_out;
  chan(int<1>) mainGMEM_qq4_code4_table_in_0;
  chan(int<64>) mainGMEM_qq4_code4_table_in_1;
  chan(int<32>) mainGMEM_qq4_code4_table_in_2;
  chan(int<32>) mainGMEM_qq4_code4_table_out;
  chan(int<1>) mainGMEM_qq6_code6_table_in_0;
  chan(int<64>) mainGMEM_qq6_code6_table_in_1;
  chan(int<32>) mainGMEM_qq6_code6_table_in_2;
  chan(int<32>) mainGMEM_qq6_code6_table_out;
  chan(int<1>) mainGMEM_rh_in_0;
  chan(int<64>) mainGMEM_rh_in_1;
  chan(int<32>) mainGMEM_rh_in_2;
  chan(int<32>) mainGMEM_rh_out;
  chan(int<1>) mainGMEM_rl_in_0;
  chan(int<64>) mainGMEM_rl_in_1;
  chan(int<32>) mainGMEM_rl_in_2;
  chan(int<32>) mainGMEM_rl_out;
  chan(int<1>) mainGMEM_dec_sh_in_0;
  chan(int<64>) mainGMEM_dec_sh_in_1;
  chan(int<32>) mainGMEM_dec_sh_in_2;
  chan(int<32>) mainGMEM_dec_sh_out;
  chan(int<1>) mainGMEM_ilr_in_0;
  chan(int<64>) mainGMEM_ilr_in_1;
  chan(int<32>) mainGMEM_ilr_in_2;
  chan(int<32>) mainGMEM_ilr_out;
  chan(int<1>) mainGMEM_dec_sl_in_0;
  chan(int<64>) mainGMEM_dec_sl_in_1;
  chan(int<32>) mainGMEM_dec_sl_in_2;
  chan(int<32>) mainGMEM_dec_sl_out;
  chan(int<1>) mainGMEM_dec_dlt_in_0;
  chan(int<64>) mainGMEM_dec_dlt_in_1;
  chan(int<32>) mainGMEM_dec_dlt_in_2;
  chan(int<32>) mainGMEM_dec_dlt_out;
  chan(int<1>) mainGMEM_dec_dh_in_0;
  chan(int<64>) mainGMEM_dec_dh_in_1;
  chan(int<32>) mainGMEM_dec_dh_in_2;
  chan(int<32>) mainGMEM_dec_dh_out;
  chan(int<1>) mainGMEM_dec_plt_in_0;
  chan(int<64>) mainGMEM_dec_plt_in_1;
  chan(int<32>) mainGMEM_dec_plt_in_2;
  chan(int<32>) mainGMEM_dec_plt_out;
  chan(int<1>) mainGMEM_dec_rlt_in_0;
  chan(int<64>) mainGMEM_dec_rlt_in_1;
  chan(int<32>) mainGMEM_dec_rlt_in_2;
  chan(int<32>) mainGMEM_dec_rlt_out;
  chan(int<1>) mainGMEM_wl_code_table_in_0;
  chan(int<64>) mainGMEM_wl_code_table_in_1;
  chan(int<32>) mainGMEM_wl_code_table_in_2;
  chan(int<32>) mainGMEM_wl_code_table_out;
  chan(int<1>) mainGMEM_dec_szh_in_0;
  chan(int<64>) mainGMEM_dec_szh_in_1;
  chan(int<32>) mainGMEM_dec_szh_in_2;
  chan(int<32>) mainGMEM_dec_szh_out;
  chan(int<1>) mainGMEM_xout1_in_0;
  chan(int<64>) mainGMEM_xout1_in_1;
  chan(int<32>) mainGMEM_xout1_in_2;
  chan(int<32>) mainGMEM_xout1_out;
  chan(int<1>) mainGMEM_xout2_in_0;
  chan(int<64>) mainGMEM_xout2_in_1;
  chan(int<32>) mainGMEM_xout2_in_2;
  chan(int<32>) mainGMEM_xout2_out;
  chan(int<1>) mainGMEM_dec_ph_in_0;
  chan(int<64>) mainGMEM_dec_ph_in_1;
  chan(int<32>) mainGMEM_dec_ph_in_2;
  chan(int<32>) mainGMEM_dec_ph_out;
  chan(int<1>) mainGMEM_dec_szl_in_0;
  chan(int<64>) mainGMEM_dec_szl_in_1;
  chan(int<32>) mainGMEM_dec_szl_in_2;
  chan(int<32>) mainGMEM_dec_szl_out;
  chan(int<1>) mainGMEM_wh_code_table_in_0;
  chan(int<64>) mainGMEM_wh_code_table_in_1;
  chan(int<32>) mainGMEM_wh_code_table_in_2;
  chan(int<32>) mainGMEM_wh_code_table_out;
  chan(int<1>) mainGMEM_h_in_0;
  chan(int<64>) mainGMEM_h_in_1;
  chan(int<32>) mainGMEM_h_in_2;
  chan(int<32>) mainGMEM_h_out;
  chan(int<1>) mainGMEM_ilb_table_in_0;
  chan(int<64>) mainGMEM_ilb_table_in_1;
  chan(int<32>) mainGMEM_ilb_table_in_2;
  chan(int<32>) mainGMEM_ilb_table_out;
  chan(int<1>) mainGMEM_dl_in_0;
  chan(int<64>) mainGMEM_dl_in_1;
  chan(int<32>) mainGMEM_dl_in_2;
  chan(int<32>) mainGMEM_dl_out;
  chan(int<1>) mainGMEM_xd_in_0;
  chan(int<64>) mainGMEM_xd_in_1;
  chan(int<32>) mainGMEM_xd_in_2;
  chan(int<32>) mainGMEM_xd_out;
  chan(int<1>) mainGMEM_xs_in_0;
  chan(int<64>) mainGMEM_xs_in_1;
  chan(int<32>) mainGMEM_xs_in_2;
  chan(int<32>) mainGMEM_xs_out;
  chan(int<1>) mainGMEM_ih_in_0;
  chan(int<64>) mainGMEM_ih_in_1;
  chan(int<32>) mainGMEM_ih_in_2;
  chan(int<32>) mainGMEM_ih_out;
  chan(int<1>) mainGMEM_il_in_0;
  chan(int<64>) mainGMEM_il_in_1;
  chan(int<32>) mainGMEM_il_in_2;
  chan(int<32>) mainGMEM_il_out;
  chan(int<1>) mainGMEM_dec_sph_in_0;
  chan(int<64>) mainGMEM_dec_sph_in_1;
  chan(int<32>) mainGMEM_dec_sph_in_2;
  chan(int<32>) mainGMEM_dec_sph_out;
  chan(int<1>) mainGMEM_dec_spl_in_0;
  chan(int<64>) mainGMEM_dec_spl_in_1;
  chan(int<32>) mainGMEM_dec_spl_in_2;
  chan(int<32>) mainGMEM_dec_spl_out;
  chan(int<1>) mainGMEM_test_data_in_0;
  chan(int<64>) mainGMEM_test_data_in_1;
  chan(int<32>) mainGMEM_test_data_in_2;
  chan(int<32>) mainGMEM_test_data_out;
  chan(int<1>) mainGMEM_yh_in_0;
  chan(int<64>) mainGMEM_yh_in_1;
  chan(int<32>) mainGMEM_yh_in_2;
  chan(int<32>) mainGMEM_yh_out;
  chan(int<1>) mainGMEM_quant26bt_neg_in_0;
  chan(int<64>) mainGMEM_quant26bt_neg_in_1;
  chan(int<32>) mainGMEM_quant26bt_neg_in_2;
  chan(int<32>) mainGMEM_quant26bt_neg_out;
  chan(int<1>) mainGMEM_quant26bt_pos_in_0;
  chan(int<64>) mainGMEM_quant26bt_pos_in_1;
  chan(int<32>) mainGMEM_quant26bt_pos_in_2;
  chan(int<32>) mainGMEM_quant26bt_pos_out;
  chan(int<1>) mainGMEM_decis_levl_in_0;
  chan(int<64>) mainGMEM_decis_levl_in_1;
  chan(int<32>) mainGMEM_decis_levl_in_2;
  chan(int<32>) mainGMEM_decis_levl_out;
  chan(int<1>) mainGMEM_sph_in_0;
  chan(int<64>) mainGMEM_sph_in_1;
  chan(int<32>) mainGMEM_sph_in_2;
  chan(int<32>) mainGMEM_sph_out;
  chan(int<1>) mainGMEM_spl_in_0;
  chan(int<64>) mainGMEM_spl_in_1;
  chan(int<32>) mainGMEM_spl_in_2;
  chan(int<32>) mainGMEM_spl_out;
  chan(int<1>) mainGMEM_sh_in_0;
  chan(int<64>) mainGMEM_sh_in_1;
  chan(int<32>) mainGMEM_sh_in_2;
  chan(int<32>) mainGMEM_sh_out;
  chan(int<1>) mainGMEM_sl_in_0;
  chan(int<64>) mainGMEM_sl_in_1;
  chan(int<32>) mainGMEM_sl_in_2;
  chan(int<32>) mainGMEM_sl_out;
  chan(int<1>) mainGMEM_dh_in_0;
  chan(int<64>) mainGMEM_dh_in_1;
  chan(int<32>) mainGMEM_dh_in_2;
  chan(int<32>) mainGMEM_dh_out;
  chan(int<1>) mainGMEM_ph_in_0;
  chan(int<64>) mainGMEM_ph_in_1;
  chan(int<32>) mainGMEM_ph_in_2;
  chan(int<32>) mainGMEM_ph_out;
  chan(int<1>) mainGMEM_xh_in_0;
  chan(int<64>) mainGMEM_xh_in_1;
  chan(int<32>) mainGMEM_xh_in_2;
  chan(int<32>) mainGMEM_xh_out;
  chan(int<1>) mainGMEM_xl_in_0;
  chan(int<64>) mainGMEM_xl_in_1;
  chan(int<32>) mainGMEM_xl_in_2;
  chan(int<32>) mainGMEM_xl_out;
  chan(int<1>) mainGMEM_dlt_in_0;
  chan(int<64>) mainGMEM_dlt_in_1;
  chan(int<32>) mainGMEM_dlt_in_2;
  chan(int<32>) mainGMEM_dlt_out;
  chan(int<1>) mainGMEM_eh_in_0;
  chan(int<64>) mainGMEM_eh_in_1;
  chan(int<32>) mainGMEM_eh_in_2;
  chan(int<32>) mainGMEM_eh_out;
  chan(int<1>) mainGMEM_plt_in_0;
  chan(int<64>) mainGMEM_plt_in_1;
  chan(int<32>) mainGMEM_plt_in_2;
  chan(int<32>) mainGMEM_plt_out;
  chan(int<1>) mainGMEM_el_in_0;
  chan(int<64>) mainGMEM_el_in_1;
  chan(int<32>) mainGMEM_el_in_2;
  chan(int<32>) mainGMEM_el_out;
  chan(int<1>) mainGMEM_rlt_in_0;
  chan(int<64>) mainGMEM_rlt_in_1;
  chan(int<32>) mainGMEM_rlt_in_2;
  chan(int<32>) mainGMEM_rlt_out;
  chan(int<1>) mainGMEM_szh_in_0;
  chan(int<64>) mainGMEM_szh_in_1;
  chan(int<32>) mainGMEM_szh_in_2;
  chan(int<32>) mainGMEM_szh_out;
  chan(int<1>) mainGMEM_szl_in_0;
  chan(int<64>) mainGMEM_szl_in_1;
  chan(int<32>) mainGMEM_szl_in_2;
  chan(int<32>) mainGMEM_szl_out;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_dltx_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_dltx_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_del_dltx_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_dltx_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_dltx_out;
  chan(int<32>) main_I0_GMEM_dec_del_dltx_faked_;
  chan(int<1>) main_I0_GMEM_dec_del_dltx_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_del_dltx_faked_0;
  chan(int<64>) main_I0_GMEM_dec_del_dltx_faked_1;
  chan(int<32>) main_I0_GMEM_dec_del_dltx_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_delay_bph_USE;
  chan(int<1>) mainadpcm_mainGMEM_delay_bph_in_0;
  chan(int<64>) mainadpcm_mainGMEM_delay_bph_in_1;
  chan(int<32>) mainadpcm_mainGMEM_delay_bph_in_2;
  chan(int<32>) mainadpcm_mainGMEM_delay_bph_out;
  chan(int<32>) main_I0_GMEM_delay_bph_faked_;
  chan(int<1>) main_I0_GMEM_delay_bph_faked_0_USE;
  chan(int<1>) main_I0_GMEM_delay_bph_faked_0;
  chan(int<64>) main_I0_GMEM_delay_bph_faked_1;
  chan(int<32>) main_I0_GMEM_delay_bph_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_bpl_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_bpl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_del_bpl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_bpl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_bpl_out;
  chan(int<32>) main_I0_GMEM_dec_del_bpl_faked_;
  chan(int<1>) main_I0_GMEM_dec_del_bpl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_del_bpl_faked_0;
  chan(int<64>) main_I0_GMEM_dec_del_bpl_faked_1;
  chan(int<32>) main_I0_GMEM_dec_del_bpl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_plt1_USE;
  chan(int<1>) mainadpcm_mainGMEM_plt1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_plt1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_plt1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_plt1_out;
  chan(int<32>) main_I0_GMEM_plt1_faked_;
  chan(int<1>) main_I0_GMEM_plt1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_plt1_faked_0;
  chan(int<64>) main_I0_GMEM_plt1_faked_1;
  chan(int<32>) main_I0_GMEM_plt1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_plt2_USE;
  chan(int<1>) mainadpcm_mainGMEM_plt2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_plt2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_plt2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_plt2_out;
  chan(int<32>) main_I0_GMEM_plt2_faked_;
  chan(int<1>) main_I0_GMEM_plt2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_plt2_faked_0;
  chan(int<64>) main_I0_GMEM_plt2_faked_1;
  chan(int<32>) main_I0_GMEM_plt2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_rlt1_USE;
  chan(int<1>) mainadpcm_mainGMEM_rlt1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_rlt1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_rlt1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_rlt1_out;
  chan(int<32>) main_I0_GMEM_rlt1_faked_;
  chan(int<1>) main_I0_GMEM_rlt1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_rlt1_faked_0;
  chan(int<64>) main_I0_GMEM_rlt1_faked_1;
  chan(int<32>) main_I0_GMEM_rlt1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_rlt2_USE;
  chan(int<1>) mainadpcm_mainGMEM_rlt2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_rlt2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_rlt2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_rlt2_out;
  chan(int<32>) main_I0_GMEM_rlt2_faked_;
  chan(int<1>) main_I0_GMEM_rlt2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_rlt2_faked_0;
  chan(int<64>) main_I0_GMEM_rlt2_faked_1;
  chan(int<32>) main_I0_GMEM_rlt2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_dhx_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_dhx_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_del_dhx_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_dhx_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_dhx_out;
  chan(int<32>) main_I0_GMEM_dec_del_dhx_faked_;
  chan(int<1>) main_I0_GMEM_dec_del_dhx_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_del_dhx_faked_0;
  chan(int<64>) main_I0_GMEM_dec_del_dhx_faked_1;
  chan(int<32>) main_I0_GMEM_dec_del_dhx_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_delay_bpl_USE;
  chan(int<1>) mainadpcm_mainGMEM_delay_bpl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_delay_bpl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_delay_bpl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_delay_bpl_out;
  chan(int<32>) main_I0_GMEM_delay_bpl_faked_;
  chan(int<1>) main_I0_GMEM_delay_bpl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_delay_bpl_faked_0;
  chan(int<64>) main_I0_GMEM_delay_bpl_faked_1;
  chan(int<32>) main_I0_GMEM_delay_bpl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_delay_dltx_USE;
  chan(int<1>) mainadpcm_mainGMEM_delay_dltx_in_0;
  chan(int<64>) mainadpcm_mainGMEM_delay_dltx_in_1;
  chan(int<32>) mainadpcm_mainGMEM_delay_dltx_in_2;
  chan(int<32>) mainadpcm_mainGMEM_delay_dltx_out;
  chan(int<32>) main_I0_GMEM_delay_dltx_faked_;
  chan(int<1>) main_I0_GMEM_delay_dltx_faked_0_USE;
  chan(int<1>) main_I0_GMEM_delay_dltx_faked_0;
  chan(int<64>) main_I0_GMEM_delay_dltx_faked_1;
  chan(int<32>) main_I0_GMEM_delay_dltx_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_accumc_USE;
  chan(int<1>) mainadpcm_mainGMEM_accumc_in_0;
  chan(int<64>) mainadpcm_mainGMEM_accumc_in_1;
  chan(int<32>) mainadpcm_mainGMEM_accumc_in_2;
  chan(int<32>) mainadpcm_mainGMEM_accumc_out;
  chan(int<32>) main_I0_GMEM_accumc_faked_;
  chan(int<1>) main_I0_GMEM_accumc_faked_0_USE;
  chan(int<1>) main_I0_GMEM_accumc_faked_0;
  chan(int<64>) main_I0_GMEM_accumc_faked_1;
  chan(int<32>) main_I0_GMEM_accumc_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_accumd_USE;
  chan(int<1>) mainadpcm_mainGMEM_accumd_in_0;
  chan(int<64>) mainadpcm_mainGMEM_accumd_in_1;
  chan(int<32>) mainadpcm_mainGMEM_accumd_in_2;
  chan(int<32>) mainadpcm_mainGMEM_accumd_out;
  chan(int<32>) main_I0_GMEM_accumd_faked_;
  chan(int<1>) main_I0_GMEM_accumd_faked_0_USE;
  chan(int<1>) main_I0_GMEM_accumd_faked_0;
  chan(int<64>) main_I0_GMEM_accumd_faked_1;
  chan(int<32>) main_I0_GMEM_accumd_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_deth_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_deth_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_deth_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_deth_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_deth_out;
  chan(int<32>) main_I0_GMEM_dec_deth_faked_;
  chan(int<1>) main_I0_GMEM_dec_deth_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_deth_faked_0;
  chan(int<64>) main_I0_GMEM_dec_deth_faked_1;
  chan(int<32>) main_I0_GMEM_dec_deth_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_detl_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_detl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_detl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_detl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_detl_out;
  chan(int<32>) main_I0_GMEM_dec_detl_faked_;
  chan(int<1>) main_I0_GMEM_dec_detl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_detl_faked_0;
  chan(int<64>) main_I0_GMEM_dec_detl_faked_1;
  chan(int<32>) main_I0_GMEM_dec_detl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_nbh_USE;
  chan(int<1>) mainadpcm_mainGMEM_nbh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_nbh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_nbh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_nbh_out;
  chan(int<32>) main_I0_GMEM_nbh_faked_;
  chan(int<1>) main_I0_GMEM_nbh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_nbh_faked_0;
  chan(int<64>) main_I0_GMEM_nbh_faked_1;
  chan(int<32>) main_I0_GMEM_nbh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_tqmf_USE;
  chan(int<1>) mainadpcm_mainGMEM_tqmf_in_0;
  chan(int<64>) mainadpcm_mainGMEM_tqmf_in_1;
  chan(int<32>) mainadpcm_mainGMEM_tqmf_in_2;
  chan(int<32>) mainadpcm_mainGMEM_tqmf_out;
  chan(int<32>) main_I0_GMEM_tqmf_faked_;
  chan(int<1>) main_I0_GMEM_tqmf_faked_0_USE;
  chan(int<1>) main_I0_GMEM_tqmf_faked_0;
  chan(int<64>) main_I0_GMEM_tqmf_faked_1;
  chan(int<32>) main_I0_GMEM_tqmf_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ah1_USE;
  chan(int<1>) mainadpcm_mainGMEM_ah1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ah1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ah1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ah1_out;
  chan(int<32>) main_I0_GMEM_ah1_faked_;
  chan(int<1>) main_I0_GMEM_ah1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ah1_faked_0;
  chan(int<64>) main_I0_GMEM_ah1_faked_1;
  chan(int<32>) main_I0_GMEM_ah1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ah2_USE;
  chan(int<1>) mainadpcm_mainGMEM_ah2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ah2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ah2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ah2_out;
  chan(int<32>) main_I0_GMEM_ah2_faked_;
  chan(int<1>) main_I0_GMEM_ah2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ah2_faked_0;
  chan(int<64>) main_I0_GMEM_ah2_faked_1;
  chan(int<32>) main_I0_GMEM_ah2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_nbl_USE;
  chan(int<1>) mainadpcm_mainGMEM_nbl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_nbl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_nbl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_nbl_out;
  chan(int<32>) main_I0_GMEM_nbl_faked_;
  chan(int<1>) main_I0_GMEM_nbl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_nbl_faked_0;
  chan(int<64>) main_I0_GMEM_nbl_faked_1;
  chan(int<32>) main_I0_GMEM_nbl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_al1_USE;
  chan(int<1>) mainadpcm_mainGMEM_al1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_al1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_al1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_al1_out;
  chan(int<32>) main_I0_GMEM_al1_faked_;
  chan(int<1>) main_I0_GMEM_al1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_al1_faked_0;
  chan(int<64>) main_I0_GMEM_al1_faked_1;
  chan(int<32>) main_I0_GMEM_al1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_al2_USE;
  chan(int<1>) mainadpcm_mainGMEM_al2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_al2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_al2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_al2_out;
  chan(int<32>) main_I0_GMEM_al2_faked_;
  chan(int<1>) main_I0_GMEM_al2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_al2_faked_0;
  chan(int<64>) main_I0_GMEM_al2_faked_1;
  chan(int<32>) main_I0_GMEM_al2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_nbh_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_nbh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_nbh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_nbh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_nbh_out;
  chan(int<32>) main_I0_GMEM_dec_nbh_faked_;
  chan(int<1>) main_I0_GMEM_dec_nbh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_nbh_faked_0;
  chan(int<64>) main_I0_GMEM_dec_nbh_faked_1;
  chan(int<32>) main_I0_GMEM_dec_nbh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_deth_USE;
  chan(int<1>) mainadpcm_mainGMEM_deth_in_0;
  chan(int<64>) mainadpcm_mainGMEM_deth_in_1;
  chan(int<32>) mainadpcm_mainGMEM_deth_in_2;
  chan(int<32>) mainadpcm_mainGMEM_deth_out;
  chan(int<32>) main_I0_GMEM_deth_faked_;
  chan(int<1>) main_I0_GMEM_deth_faked_0_USE;
  chan(int<1>) main_I0_GMEM_deth_faked_0;
  chan(int<64>) main_I0_GMEM_deth_faked_1;
  chan(int<32>) main_I0_GMEM_deth_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_ah2_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_ah2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_ah2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_ah2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_ah2_out;
  chan(int<32>) main_I0_GMEM_dec_ah2_faked_;
  chan(int<1>) main_I0_GMEM_dec_ah2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_ah2_faked_0;
  chan(int<64>) main_I0_GMEM_dec_ah2_faked_1;
  chan(int<32>) main_I0_GMEM_dec_ah2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_nbl_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_nbl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_nbl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_nbl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_nbl_out;
  chan(int<32>) main_I0_GMEM_dec_nbl_faked_;
  chan(int<1>) main_I0_GMEM_dec_nbl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_nbl_faked_0;
  chan(int<64>) main_I0_GMEM_dec_nbl_faked_1;
  chan(int<32>) main_I0_GMEM_dec_nbl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_ah1_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_ah1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_ah1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_ah1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_ah1_out;
  chan(int<32>) main_I0_GMEM_dec_ah1_faked_;
  chan(int<1>) main_I0_GMEM_dec_ah1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_ah1_faked_0;
  chan(int<64>) main_I0_GMEM_dec_ah1_faked_1;
  chan(int<32>) main_I0_GMEM_dec_ah1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_detl_USE;
  chan(int<1>) mainadpcm_mainGMEM_detl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_detl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_detl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_detl_out;
  chan(int<32>) main_I0_GMEM_detl_faked_;
  chan(int<1>) main_I0_GMEM_detl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_detl_faked_0;
  chan(int<64>) main_I0_GMEM_detl_faked_1;
  chan(int<32>) main_I0_GMEM_detl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ph2_USE;
  chan(int<1>) mainadpcm_mainGMEM_ph2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ph2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ph2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ph2_out;
  chan(int<32>) main_I0_GMEM_ph2_faked_;
  chan(int<1>) main_I0_GMEM_ph2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ph2_faked_0;
  chan(int<64>) main_I0_GMEM_ph2_faked_1;
  chan(int<32>) main_I0_GMEM_ph2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_rh1_USE;
  chan(int<1>) mainadpcm_mainGMEM_rh1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_rh1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_rh1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_rh1_out;
  chan(int<32>) main_I0_GMEM_rh1_faked_;
  chan(int<1>) main_I0_GMEM_rh1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_rh1_faked_0;
  chan(int<64>) main_I0_GMEM_rh1_faked_1;
  chan(int<32>) main_I0_GMEM_rh1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_rh2_USE;
  chan(int<1>) mainadpcm_mainGMEM_rh2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_rh2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_rh2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_rh2_out;
  chan(int<32>) main_I0_GMEM_rh2_faked_;
  chan(int<1>) main_I0_GMEM_rh2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_rh2_faked_0;
  chan(int<64>) main_I0_GMEM_rh2_faked_1;
  chan(int<32>) main_I0_GMEM_rh2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_plt2_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_plt2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_plt2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_plt2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_plt2_out;
  chan(int<32>) main_I0_GMEM_dec_plt2_faked_;
  chan(int<1>) main_I0_GMEM_dec_plt2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_plt2_faked_0;
  chan(int<64>) main_I0_GMEM_dec_plt2_faked_1;
  chan(int<32>) main_I0_GMEM_dec_plt2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_rlt1_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_rlt1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_rlt1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_rlt1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_rlt1_out;
  chan(int<32>) main_I0_GMEM_dec_rlt1_faked_;
  chan(int<1>) main_I0_GMEM_dec_rlt1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_rlt1_faked_0;
  chan(int<64>) main_I0_GMEM_dec_rlt1_faked_1;
  chan(int<32>) main_I0_GMEM_dec_rlt1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ph1_USE;
  chan(int<1>) mainadpcm_mainGMEM_ph1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ph1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ph1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ph1_out;
  chan(int<32>) main_I0_GMEM_ph1_faked_;
  chan(int<1>) main_I0_GMEM_ph1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ph1_faked_0;
  chan(int<64>) main_I0_GMEM_ph1_faked_1;
  chan(int<32>) main_I0_GMEM_ph1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_rlt2_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_rlt2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_rlt2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_rlt2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_rlt2_out;
  chan(int<32>) main_I0_GMEM_dec_rlt2_faked_;
  chan(int<1>) main_I0_GMEM_dec_rlt2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_rlt2_faked_0;
  chan(int<64>) main_I0_GMEM_dec_rlt2_faked_1;
  chan(int<32>) main_I0_GMEM_dec_rlt2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_plt1_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_plt1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_plt1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_plt1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_plt1_out;
  chan(int<32>) main_I0_GMEM_dec_plt1_faked_;
  chan(int<1>) main_I0_GMEM_dec_plt1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_plt1_faked_0;
  chan(int<64>) main_I0_GMEM_dec_plt1_faked_1;
  chan(int<32>) main_I0_GMEM_dec_plt1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_al1_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_al1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_al1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_al1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_al1_out;
  chan(int<32>) main_I0_GMEM_dec_al1_faked_;
  chan(int<1>) main_I0_GMEM_dec_al1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_al1_faked_0;
  chan(int<64>) main_I0_GMEM_dec_al1_faked_1;
  chan(int<32>) main_I0_GMEM_dec_al1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_al2_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_al2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_al2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_al2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_al2_out;
  chan(int<32>) main_I0_GMEM_dec_al2_faked_;
  chan(int<1>) main_I0_GMEM_dec_al2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_al2_faked_0;
  chan(int<64>) main_I0_GMEM_dec_al2_faked_1;
  chan(int<32>) main_I0_GMEM_dec_al2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_ph2_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_ph2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_ph2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_ph2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_ph2_out;
  chan(int<32>) main_I0_GMEM_dec_ph2_faked_;
  chan(int<1>) main_I0_GMEM_dec_ph2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_ph2_faked_0;
  chan(int<64>) main_I0_GMEM_dec_ph2_faked_1;
  chan(int<32>) main_I0_GMEM_dec_ph2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_rh1_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_rh1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_rh1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_rh1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_rh1_out;
  chan(int<32>) main_I0_GMEM_dec_rh1_faked_;
  chan(int<1>) main_I0_GMEM_dec_rh1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_rh1_faked_0;
  chan(int<64>) main_I0_GMEM_dec_rh1_faked_1;
  chan(int<32>) main_I0_GMEM_dec_rh1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_rh2_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_rh2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_rh2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_rh2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_rh2_out;
  chan(int<32>) main_I0_GMEM_dec_rh2_faked_;
  chan(int<1>) main_I0_GMEM_dec_rh2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_rh2_faked_0;
  chan(int<64>) main_I0_GMEM_dec_rh2_faked_1;
  chan(int<32>) main_I0_GMEM_dec_rh2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_delay_dhx_USE;
  chan(int<1>) mainadpcm_mainGMEM_delay_dhx_in_0;
  chan(int<64>) mainadpcm_mainGMEM_delay_dhx_in_1;
  chan(int<32>) mainadpcm_mainGMEM_delay_dhx_in_2;
  chan(int<32>) mainadpcm_mainGMEM_delay_dhx_out;
  chan(int<32>) main_I0_GMEM_delay_dhx_faked_;
  chan(int<1>) main_I0_GMEM_delay_dhx_faked_0_USE;
  chan(int<1>) main_I0_GMEM_delay_dhx_faked_0;
  chan(int<64>) main_I0_GMEM_delay_dhx_faked_1;
  chan(int<32>) main_I0_GMEM_delay_dhx_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_bph_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_del_bph_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_del_bph_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_bph_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_del_bph_out;
  chan(int<32>) main_I0_GMEM_dec_del_bph_faked_;
  chan(int<1>) main_I0_GMEM_dec_del_bph_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_del_bph_faked_0;
  chan(int<64>) main_I0_GMEM_dec_del_bph_faked_1;
  chan(int<32>) main_I0_GMEM_dec_del_bph_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_ph1_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_ph1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_ph1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_ph1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_ph1_out;
  chan(int<32>) main_I0_GMEM_dec_ph1_faked_;
  chan(int<1>) main_I0_GMEM_dec_ph1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_ph1_faked_0;
  chan(int<64>) main_I0_GMEM_dec_ph1_faked_1;
  chan(int<32>) main_I0_GMEM_dec_ph1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_result_USE;
  chan(int<1>) mainadpcm_mainGMEM_result_in_0;
  chan(int<64>) mainadpcm_mainGMEM_result_in_1;
  chan(int<32>) mainadpcm_mainGMEM_result_in_2;
  chan(int<32>) mainadpcm_mainGMEM_result_out;
  chan(int<32>) main_I0_GMEM_result_faked_;
  chan(int<1>) main_I0_GMEM_result_faked_0_USE;
  chan(int<1>) main_I0_GMEM_result_faked_0;
  chan(int<64>) main_I0_GMEM_result_faked_1;
  chan(int<32>) main_I0_GMEM_result_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_qq2_code2_table_USE;
  chan(int<1>) mainadpcm_mainGMEM_qq2_code2_table_in_0;
  chan(int<64>) mainadpcm_mainGMEM_qq2_code2_table_in_1;
  chan(int<32>) mainadpcm_mainGMEM_qq2_code2_table_in_2;
  chan(int<32>) mainadpcm_mainGMEM_qq2_code2_table_out;
  chan(int<32>) main_I0_GMEM_qq2_code2_table_faked_;
  chan(int<1>) main_I0_GMEM_qq2_code2_table_faked_0_USE;
  chan(int<1>) main_I0_GMEM_qq2_code2_table_faked_0;
  chan(int<64>) main_I0_GMEM_qq2_code2_table_faked_1;
  chan(int<32>) main_I0_GMEM_qq2_code2_table_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_qq4_code4_table_USE;
  chan(int<1>) mainadpcm_mainGMEM_qq4_code4_table_in_0;
  chan(int<64>) mainadpcm_mainGMEM_qq4_code4_table_in_1;
  chan(int<32>) mainadpcm_mainGMEM_qq4_code4_table_in_2;
  chan(int<32>) mainadpcm_mainGMEM_qq4_code4_table_out;
  chan(int<32>) main_I0_GMEM_qq4_code4_table_faked_;
  chan(int<1>) main_I0_GMEM_qq4_code4_table_faked_0_USE;
  chan(int<1>) main_I0_GMEM_qq4_code4_table_faked_0;
  chan(int<64>) main_I0_GMEM_qq4_code4_table_faked_1;
  chan(int<32>) main_I0_GMEM_qq4_code4_table_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_qq6_code6_table_USE;
  chan(int<1>) mainadpcm_mainGMEM_qq6_code6_table_in_0;
  chan(int<64>) mainadpcm_mainGMEM_qq6_code6_table_in_1;
  chan(int<32>) mainadpcm_mainGMEM_qq6_code6_table_in_2;
  chan(int<32>) mainadpcm_mainGMEM_qq6_code6_table_out;
  chan(int<32>) main_I0_GMEM_qq6_code6_table_faked_;
  chan(int<1>) main_I0_GMEM_qq6_code6_table_faked_0_USE;
  chan(int<1>) main_I0_GMEM_qq6_code6_table_faked_0;
  chan(int<64>) main_I0_GMEM_qq6_code6_table_faked_1;
  chan(int<32>) main_I0_GMEM_qq6_code6_table_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_rh_USE;
  chan(int<1>) mainadpcm_mainGMEM_rh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_rh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_rh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_rh_out;
  chan(int<32>) main_I0_GMEM_rh_faked_;
  chan(int<1>) main_I0_GMEM_rh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_rh_faked_0;
  chan(int<64>) main_I0_GMEM_rh_faked_1;
  chan(int<32>) main_I0_GMEM_rh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_rl_USE;
  chan(int<1>) mainadpcm_mainGMEM_rl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_rl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_rl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_rl_out;
  chan(int<32>) main_I0_GMEM_rl_faked_;
  chan(int<1>) main_I0_GMEM_rl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_rl_faked_0;
  chan(int<64>) main_I0_GMEM_rl_faked_1;
  chan(int<32>) main_I0_GMEM_rl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_sh_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_sh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_sh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_sh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_sh_out;
  chan(int<32>) main_I0_GMEM_dec_sh_faked_;
  chan(int<1>) main_I0_GMEM_dec_sh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_sh_faked_0;
  chan(int<64>) main_I0_GMEM_dec_sh_faked_1;
  chan(int<32>) main_I0_GMEM_dec_sh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ilr_USE;
  chan(int<1>) mainadpcm_mainGMEM_ilr_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ilr_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ilr_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ilr_out;
  chan(int<32>) main_I0_GMEM_ilr_faked_;
  chan(int<1>) main_I0_GMEM_ilr_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ilr_faked_0;
  chan(int<64>) main_I0_GMEM_ilr_faked_1;
  chan(int<32>) main_I0_GMEM_ilr_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_sl_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_sl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_sl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_sl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_sl_out;
  chan(int<32>) main_I0_GMEM_dec_sl_faked_;
  chan(int<1>) main_I0_GMEM_dec_sl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_sl_faked_0;
  chan(int<64>) main_I0_GMEM_dec_sl_faked_1;
  chan(int<32>) main_I0_GMEM_dec_sl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_dlt_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_dlt_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_dlt_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_dlt_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_dlt_out;
  chan(int<32>) main_I0_GMEM_dec_dlt_faked_;
  chan(int<1>) main_I0_GMEM_dec_dlt_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_dlt_faked_0;
  chan(int<64>) main_I0_GMEM_dec_dlt_faked_1;
  chan(int<32>) main_I0_GMEM_dec_dlt_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_dh_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_dh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_dh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_dh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_dh_out;
  chan(int<32>) main_I0_GMEM_dec_dh_faked_;
  chan(int<1>) main_I0_GMEM_dec_dh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_dh_faked_0;
  chan(int<64>) main_I0_GMEM_dec_dh_faked_1;
  chan(int<32>) main_I0_GMEM_dec_dh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_plt_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_plt_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_plt_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_plt_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_plt_out;
  chan(int<32>) main_I0_GMEM_dec_plt_faked_;
  chan(int<1>) main_I0_GMEM_dec_plt_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_plt_faked_0;
  chan(int<64>) main_I0_GMEM_dec_plt_faked_1;
  chan(int<32>) main_I0_GMEM_dec_plt_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_rlt_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_rlt_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_rlt_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_rlt_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_rlt_out;
  chan(int<32>) main_I0_GMEM_dec_rlt_faked_;
  chan(int<1>) main_I0_GMEM_dec_rlt_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_rlt_faked_0;
  chan(int<64>) main_I0_GMEM_dec_rlt_faked_1;
  chan(int<32>) main_I0_GMEM_dec_rlt_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_wl_code_table_USE;
  chan(int<1>) mainadpcm_mainGMEM_wl_code_table_in_0;
  chan(int<64>) mainadpcm_mainGMEM_wl_code_table_in_1;
  chan(int<32>) mainadpcm_mainGMEM_wl_code_table_in_2;
  chan(int<32>) mainadpcm_mainGMEM_wl_code_table_out;
  chan(int<32>) main_I0_GMEM_wl_code_table_faked_;
  chan(int<1>) main_I0_GMEM_wl_code_table_faked_0_USE;
  chan(int<1>) main_I0_GMEM_wl_code_table_faked_0;
  chan(int<64>) main_I0_GMEM_wl_code_table_faked_1;
  chan(int<32>) main_I0_GMEM_wl_code_table_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_szh_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_szh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_szh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_szh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_szh_out;
  chan(int<32>) main_I0_GMEM_dec_szh_faked_;
  chan(int<1>) main_I0_GMEM_dec_szh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_szh_faked_0;
  chan(int<64>) main_I0_GMEM_dec_szh_faked_1;
  chan(int<32>) main_I0_GMEM_dec_szh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_xout1_USE;
  chan(int<1>) mainadpcm_mainGMEM_xout1_in_0;
  chan(int<64>) mainadpcm_mainGMEM_xout1_in_1;
  chan(int<32>) mainadpcm_mainGMEM_xout1_in_2;
  chan(int<32>) mainadpcm_mainGMEM_xout1_out;
  chan(int<32>) main_I0_GMEM_xout1_faked_;
  chan(int<1>) main_I0_GMEM_xout1_faked_0_USE;
  chan(int<1>) main_I0_GMEM_xout1_faked_0;
  chan(int<64>) main_I0_GMEM_xout1_faked_1;
  chan(int<32>) main_I0_GMEM_xout1_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_xout2_USE;
  chan(int<1>) mainadpcm_mainGMEM_xout2_in_0;
  chan(int<64>) mainadpcm_mainGMEM_xout2_in_1;
  chan(int<32>) mainadpcm_mainGMEM_xout2_in_2;
  chan(int<32>) mainadpcm_mainGMEM_xout2_out;
  chan(int<32>) main_I0_GMEM_xout2_faked_;
  chan(int<1>) main_I0_GMEM_xout2_faked_0_USE;
  chan(int<1>) main_I0_GMEM_xout2_faked_0;
  chan(int<64>) main_I0_GMEM_xout2_faked_1;
  chan(int<32>) main_I0_GMEM_xout2_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_ph_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_ph_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_ph_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_ph_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_ph_out;
  chan(int<32>) main_I0_GMEM_dec_ph_faked_;
  chan(int<1>) main_I0_GMEM_dec_ph_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_ph_faked_0;
  chan(int<64>) main_I0_GMEM_dec_ph_faked_1;
  chan(int<32>) main_I0_GMEM_dec_ph_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_szl_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_szl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_szl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_szl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_szl_out;
  chan(int<32>) main_I0_GMEM_dec_szl_faked_;
  chan(int<1>) main_I0_GMEM_dec_szl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_szl_faked_0;
  chan(int<64>) main_I0_GMEM_dec_szl_faked_1;
  chan(int<32>) main_I0_GMEM_dec_szl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_wh_code_table_USE;
  chan(int<1>) mainadpcm_mainGMEM_wh_code_table_in_0;
  chan(int<64>) mainadpcm_mainGMEM_wh_code_table_in_1;
  chan(int<32>) mainadpcm_mainGMEM_wh_code_table_in_2;
  chan(int<32>) mainadpcm_mainGMEM_wh_code_table_out;
  chan(int<32>) main_I0_GMEM_wh_code_table_faked_;
  chan(int<1>) main_I0_GMEM_wh_code_table_faked_0_USE;
  chan(int<1>) main_I0_GMEM_wh_code_table_faked_0;
  chan(int<64>) main_I0_GMEM_wh_code_table_faked_1;
  chan(int<32>) main_I0_GMEM_wh_code_table_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_h_USE;
  chan(int<1>) mainadpcm_mainGMEM_h_in_0;
  chan(int<64>) mainadpcm_mainGMEM_h_in_1;
  chan(int<32>) mainadpcm_mainGMEM_h_in_2;
  chan(int<32>) mainadpcm_mainGMEM_h_out;
  chan(int<32>) main_I0_GMEM_h_faked_;
  chan(int<1>) main_I0_GMEM_h_faked_0_USE;
  chan(int<1>) main_I0_GMEM_h_faked_0;
  chan(int<64>) main_I0_GMEM_h_faked_1;
  chan(int<32>) main_I0_GMEM_h_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ilb_table_USE;
  chan(int<1>) mainadpcm_mainGMEM_ilb_table_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ilb_table_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ilb_table_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ilb_table_out;
  chan(int<32>) main_I0_GMEM_ilb_table_faked_;
  chan(int<1>) main_I0_GMEM_ilb_table_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ilb_table_faked_0;
  chan(int<64>) main_I0_GMEM_ilb_table_faked_1;
  chan(int<32>) main_I0_GMEM_ilb_table_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dl_USE;
  chan(int<1>) mainadpcm_mainGMEM_dl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dl_out;
  chan(int<32>) main_I0_GMEM_dl_faked_;
  chan(int<1>) main_I0_GMEM_dl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dl_faked_0;
  chan(int<64>) main_I0_GMEM_dl_faked_1;
  chan(int<32>) main_I0_GMEM_dl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_xd_USE;
  chan(int<1>) mainadpcm_mainGMEM_xd_in_0;
  chan(int<64>) mainadpcm_mainGMEM_xd_in_1;
  chan(int<32>) mainadpcm_mainGMEM_xd_in_2;
  chan(int<32>) mainadpcm_mainGMEM_xd_out;
  chan(int<32>) main_I0_GMEM_xd_faked_;
  chan(int<1>) main_I0_GMEM_xd_faked_0_USE;
  chan(int<1>) main_I0_GMEM_xd_faked_0;
  chan(int<64>) main_I0_GMEM_xd_faked_1;
  chan(int<32>) main_I0_GMEM_xd_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_xs_USE;
  chan(int<1>) mainadpcm_mainGMEM_xs_in_0;
  chan(int<64>) mainadpcm_mainGMEM_xs_in_1;
  chan(int<32>) mainadpcm_mainGMEM_xs_in_2;
  chan(int<32>) mainadpcm_mainGMEM_xs_out;
  chan(int<32>) main_I0_GMEM_xs_faked_;
  chan(int<1>) main_I0_GMEM_xs_faked_0_USE;
  chan(int<1>) main_I0_GMEM_xs_faked_0;
  chan(int<64>) main_I0_GMEM_xs_faked_1;
  chan(int<32>) main_I0_GMEM_xs_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ih_USE;
  chan(int<1>) mainadpcm_mainGMEM_ih_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ih_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ih_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ih_out;
  chan(int<32>) main_I0_GMEM_ih_faked_;
  chan(int<1>) main_I0_GMEM_ih_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ih_faked_0;
  chan(int<64>) main_I0_GMEM_ih_faked_1;
  chan(int<32>) main_I0_GMEM_ih_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_il_USE;
  chan(int<1>) mainadpcm_mainGMEM_il_in_0;
  chan(int<64>) mainadpcm_mainGMEM_il_in_1;
  chan(int<32>) mainadpcm_mainGMEM_il_in_2;
  chan(int<32>) mainadpcm_mainGMEM_il_out;
  chan(int<32>) main_I0_GMEM_il_faked_;
  chan(int<1>) main_I0_GMEM_il_faked_0_USE;
  chan(int<1>) main_I0_GMEM_il_faked_0;
  chan(int<64>) main_I0_GMEM_il_faked_1;
  chan(int<32>) main_I0_GMEM_il_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_sph_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_sph_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_sph_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_sph_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_sph_out;
  chan(int<32>) main_I0_GMEM_dec_sph_faked_;
  chan(int<1>) main_I0_GMEM_dec_sph_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_sph_faked_0;
  chan(int<64>) main_I0_GMEM_dec_sph_faked_1;
  chan(int<32>) main_I0_GMEM_dec_sph_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dec_spl_USE;
  chan(int<1>) mainadpcm_mainGMEM_dec_spl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dec_spl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dec_spl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dec_spl_out;
  chan(int<32>) main_I0_GMEM_dec_spl_faked_;
  chan(int<1>) main_I0_GMEM_dec_spl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dec_spl_faked_0;
  chan(int<64>) main_I0_GMEM_dec_spl_faked_1;
  chan(int<32>) main_I0_GMEM_dec_spl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_compressed_USE;
  chan(int<1>) mainadpcm_mainGMEM_compressed_in_0;
  chan(int<64>) mainadpcm_mainGMEM_compressed_in_1;
  chan(int<32>) mainadpcm_mainGMEM_compressed_in_2;
  chan(int<32>) mainadpcm_mainGMEM_compressed_out;
  chan(int<32>) main_I0_GMEM_compressed_faked_;
  chan(int<1>) main_I0_GMEM_compressed_faked_0_USE;
  chan(int<1>) main_I0_GMEM_compressed_faked_0;
  chan(int<64>) main_I0_GMEM_compressed_faked_1;
  chan(int<32>) main_I0_GMEM_compressed_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_test_data_USE;
  chan(int<1>) mainadpcm_mainGMEM_test_data_in_0;
  chan(int<64>) mainadpcm_mainGMEM_test_data_in_1;
  chan(int<32>) mainadpcm_mainGMEM_test_data_in_2;
  chan(int<32>) mainadpcm_mainGMEM_test_data_out;
  chan(int<32>) main_I0_GMEM_test_data_faked_;
  chan(int<1>) main_I0_GMEM_test_data_faked_0_USE;
  chan(int<1>) main_I0_GMEM_test_data_faked_0;
  chan(int<64>) main_I0_GMEM_test_data_faked_1;
  chan(int<32>) main_I0_GMEM_test_data_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_yh_USE;
  chan(int<1>) mainadpcm_mainGMEM_yh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_yh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_yh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_yh_out;
  chan(int<32>) main_I0_GMEM_yh_faked_;
  chan(int<1>) main_I0_GMEM_yh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_yh_faked_0;
  chan(int<64>) main_I0_GMEM_yh_faked_1;
  chan(int<32>) main_I0_GMEM_yh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_quant26bt_neg_USE;
  chan(int<1>) mainadpcm_mainGMEM_quant26bt_neg_in_0;
  chan(int<64>) mainadpcm_mainGMEM_quant26bt_neg_in_1;
  chan(int<32>) mainadpcm_mainGMEM_quant26bt_neg_in_2;
  chan(int<32>) mainadpcm_mainGMEM_quant26bt_neg_out;
  chan(int<32>) main_I0_GMEM_quant26bt_neg_faked_;
  chan(int<1>) main_I0_GMEM_quant26bt_neg_faked_0_USE;
  chan(int<1>) main_I0_GMEM_quant26bt_neg_faked_0;
  chan(int<64>) main_I0_GMEM_quant26bt_neg_faked_1;
  chan(int<32>) main_I0_GMEM_quant26bt_neg_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_quant26bt_pos_USE;
  chan(int<1>) mainadpcm_mainGMEM_quant26bt_pos_in_0;
  chan(int<64>) mainadpcm_mainGMEM_quant26bt_pos_in_1;
  chan(int<32>) mainadpcm_mainGMEM_quant26bt_pos_in_2;
  chan(int<32>) mainadpcm_mainGMEM_quant26bt_pos_out;
  chan(int<32>) main_I0_GMEM_quant26bt_pos_faked_;
  chan(int<1>) main_I0_GMEM_quant26bt_pos_faked_0_USE;
  chan(int<1>) main_I0_GMEM_quant26bt_pos_faked_0;
  chan(int<64>) main_I0_GMEM_quant26bt_pos_faked_1;
  chan(int<32>) main_I0_GMEM_quant26bt_pos_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_decis_levl_USE;
  chan(int<1>) mainadpcm_mainGMEM_decis_levl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_decis_levl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_decis_levl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_decis_levl_out;
  chan(int<32>) main_I0_GMEM_decis_levl_faked_;
  chan(int<1>) main_I0_GMEM_decis_levl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_decis_levl_faked_0;
  chan(int<64>) main_I0_GMEM_decis_levl_faked_1;
  chan(int<32>) main_I0_GMEM_decis_levl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_sph_USE;
  chan(int<1>) mainadpcm_mainGMEM_sph_in_0;
  chan(int<64>) mainadpcm_mainGMEM_sph_in_1;
  chan(int<32>) mainadpcm_mainGMEM_sph_in_2;
  chan(int<32>) mainadpcm_mainGMEM_sph_out;
  chan(int<32>) main_I0_GMEM_sph_faked_;
  chan(int<1>) main_I0_GMEM_sph_faked_0_USE;
  chan(int<1>) main_I0_GMEM_sph_faked_0;
  chan(int<64>) main_I0_GMEM_sph_faked_1;
  chan(int<32>) main_I0_GMEM_sph_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_spl_USE;
  chan(int<1>) mainadpcm_mainGMEM_spl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_spl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_spl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_spl_out;
  chan(int<32>) main_I0_GMEM_spl_faked_;
  chan(int<1>) main_I0_GMEM_spl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_spl_faked_0;
  chan(int<64>) main_I0_GMEM_spl_faked_1;
  chan(int<32>) main_I0_GMEM_spl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_sh_USE;
  chan(int<1>) mainadpcm_mainGMEM_sh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_sh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_sh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_sh_out;
  chan(int<32>) main_I0_GMEM_sh_faked_;
  chan(int<1>) main_I0_GMEM_sh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_sh_faked_0;
  chan(int<64>) main_I0_GMEM_sh_faked_1;
  chan(int<32>) main_I0_GMEM_sh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_sl_USE;
  chan(int<1>) mainadpcm_mainGMEM_sl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_sl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_sl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_sl_out;
  chan(int<32>) main_I0_GMEM_sl_faked_;
  chan(int<1>) main_I0_GMEM_sl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_sl_faked_0;
  chan(int<64>) main_I0_GMEM_sl_faked_1;
  chan(int<32>) main_I0_GMEM_sl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dh_USE;
  chan(int<1>) mainadpcm_mainGMEM_dh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dh_out;
  chan(int<32>) main_I0_GMEM_dh_faked_;
  chan(int<1>) main_I0_GMEM_dh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dh_faked_0;
  chan(int<64>) main_I0_GMEM_dh_faked_1;
  chan(int<32>) main_I0_GMEM_dh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_ph_USE;
  chan(int<1>) mainadpcm_mainGMEM_ph_in_0;
  chan(int<64>) mainadpcm_mainGMEM_ph_in_1;
  chan(int<32>) mainadpcm_mainGMEM_ph_in_2;
  chan(int<32>) mainadpcm_mainGMEM_ph_out;
  chan(int<32>) main_I0_GMEM_ph_faked_;
  chan(int<1>) main_I0_GMEM_ph_faked_0_USE;
  chan(int<1>) main_I0_GMEM_ph_faked_0;
  chan(int<64>) main_I0_GMEM_ph_faked_1;
  chan(int<32>) main_I0_GMEM_ph_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_xh_USE;
  chan(int<1>) mainadpcm_mainGMEM_xh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_xh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_xh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_xh_out;
  chan(int<32>) main_I0_GMEM_xh_faked_;
  chan(int<1>) main_I0_GMEM_xh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_xh_faked_0;
  chan(int<64>) main_I0_GMEM_xh_faked_1;
  chan(int<32>) main_I0_GMEM_xh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_xl_USE;
  chan(int<1>) mainadpcm_mainGMEM_xl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_xl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_xl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_xl_out;
  chan(int<32>) main_I0_GMEM_xl_faked_;
  chan(int<1>) main_I0_GMEM_xl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_xl_faked_0;
  chan(int<64>) main_I0_GMEM_xl_faked_1;
  chan(int<32>) main_I0_GMEM_xl_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_dlt_USE;
  chan(int<1>) mainadpcm_mainGMEM_dlt_in_0;
  chan(int<64>) mainadpcm_mainGMEM_dlt_in_1;
  chan(int<32>) mainadpcm_mainGMEM_dlt_in_2;
  chan(int<32>) mainadpcm_mainGMEM_dlt_out;
  chan(int<32>) main_I0_GMEM_dlt_faked_;
  chan(int<1>) main_I0_GMEM_dlt_faked_0_USE;
  chan(int<1>) main_I0_GMEM_dlt_faked_0;
  chan(int<64>) main_I0_GMEM_dlt_faked_1;
  chan(int<32>) main_I0_GMEM_dlt_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_eh_USE;
  chan(int<1>) mainadpcm_mainGMEM_eh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_eh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_eh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_eh_out;
  chan(int<32>) main_I0_GMEM_eh_faked_;
  chan(int<1>) main_I0_GMEM_eh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_eh_faked_0;
  chan(int<64>) main_I0_GMEM_eh_faked_1;
  chan(int<32>) main_I0_GMEM_eh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_plt_USE;
  chan(int<1>) mainadpcm_mainGMEM_plt_in_0;
  chan(int<64>) mainadpcm_mainGMEM_plt_in_1;
  chan(int<32>) mainadpcm_mainGMEM_plt_in_2;
  chan(int<32>) mainadpcm_mainGMEM_plt_out;
  chan(int<32>) main_I0_GMEM_plt_faked_;
  chan(int<1>) main_I0_GMEM_plt_faked_0_USE;
  chan(int<1>) main_I0_GMEM_plt_faked_0;
  chan(int<64>) main_I0_GMEM_plt_faked_1;
  chan(int<32>) main_I0_GMEM_plt_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_el_USE;
  chan(int<1>) mainadpcm_mainGMEM_el_in_0;
  chan(int<64>) mainadpcm_mainGMEM_el_in_1;
  chan(int<32>) mainadpcm_mainGMEM_el_in_2;
  chan(int<32>) mainadpcm_mainGMEM_el_out;
  chan(int<32>) main_I0_GMEM_el_faked_;
  chan(int<1>) main_I0_GMEM_el_faked_0_USE;
  chan(int<1>) main_I0_GMEM_el_faked_0;
  chan(int<64>) main_I0_GMEM_el_faked_1;
  chan(int<32>) main_I0_GMEM_el_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_rlt_USE;
  chan(int<1>) mainadpcm_mainGMEM_rlt_in_0;
  chan(int<64>) mainadpcm_mainGMEM_rlt_in_1;
  chan(int<32>) mainadpcm_mainGMEM_rlt_in_2;
  chan(int<32>) mainadpcm_mainGMEM_rlt_out;
  chan(int<32>) main_I0_GMEM_rlt_faked_;
  chan(int<1>) main_I0_GMEM_rlt_faked_0_USE;
  chan(int<1>) main_I0_GMEM_rlt_faked_0;
  chan(int<64>) main_I0_GMEM_rlt_faked_1;
  chan(int<32>) main_I0_GMEM_rlt_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_szh_USE;
  chan(int<1>) mainadpcm_mainGMEM_szh_in_0;
  chan(int<64>) mainadpcm_mainGMEM_szh_in_1;
  chan(int<32>) mainadpcm_mainGMEM_szh_in_2;
  chan(int<32>) mainadpcm_mainGMEM_szh_out;
  chan(int<32>) main_I0_GMEM_szh_faked_;
  chan(int<1>) main_I0_GMEM_szh_faked_0_USE;
  chan(int<1>) main_I0_GMEM_szh_faked_0;
  chan(int<64>) main_I0_GMEM_szh_faked_1;
  chan(int<32>) main_I0_GMEM_szh_faked_2;
  chan(int<1>) mainadpcm_mainGMEM_szl_USE;
  chan(int<1>) mainadpcm_mainGMEM_szl_in_0;
  chan(int<64>) mainadpcm_mainGMEM_szl_in_1;
  chan(int<32>) mainadpcm_mainGMEM_szl_in_2;
  chan(int<32>) mainadpcm_mainGMEM_szl_out;
  chan(int<32>) main_I0_GMEM_szl_faked_;
  chan(int<1>) main_I0_GMEM_szl_faked_0_USE;
  chan(int<1>) main_I0_GMEM_szl_faked_0;
  chan(int<64>) main_I0_GMEM_szl_faked_1;
  chan(int<32>) main_I0_GMEM_szl_faked_2;
  chan(int<1>) const_mainGMEM_compressed__1_0_;
  chan(int<1>) loopCondMerge_mainGMEM_compressed_0;
  chan(int<1>) loopCondInit_mainGMEM_compressed_0;
  chan(int<1>) interEnablerMerge_mainGMEM_compressed_0;
  chan(int<1>) interStateSplit_mainGMEM_compressed_0_L;
  chan(int<1>) interStateSplit_mainGMEM_compressed_0_R;
  chan(int<1>) interStateInv_mainGMEM_compressed_0;
  chan(int<1>) const_mainGMEM_compressed__1_1_;
  chan(int<1>) interStateMerge_mainGMEM_compressed_0;
  chan(int<1>) interStateInit_mainGMEM_compressed_0;
  chan(int<1>) interInv_mainGMEM_compressed_0;
  chan(int<1>) const_mainGMEM_compressed__1_2_;
  chan(int<1>) interAnd_mainGMEM_compressed_0;
  chan(int<1>) interFinalSplit_mainGMEM_compressed_0_L;
  chan(int<1>) interFinalSplit_mainGMEM_compressed_0_R;
  chan(int<1>) loopInit_mainGMEM_compressed_0;
  chan(int<1>) loopBbSelectMerge_mainGMEM_compressed_0;
  chan(int<1>) const_mainGMEM_compressed__0_0_;
  chan(int<1>) loopBbSelectSplit_mainGMEM_compressed_0_L;
  chan(int<1>) loopBbSelectSplit_mainGMEM_compressed_0_R;
  chan(int<1>) loopCondSelectMerge_mainGMEM_compressed_0;
  chan(int<1>) loopCondSelectSplit_mainGMEM_compressed_0_L;
  chan(int<1>) loopCondSelectSplit_mainGMEM_compressed_0_R;
  chan(int<1>) loopOr_mainGMEM_compressed_0;
  chan(int<1>) loopXor_mainGMEM_compressed_0;
  chan(int<1>) loopInv_mainGMEM_compressed_0;
  chan(int<1>) const_mainGMEM_compressed__1_3_;
  chan(int<1>) interArgMerge_mainGMEM_compressed_0_0;
  chan(int<64>) interArgMerge_mainGMEM_compressed_1_0;
  chan(int<32>) interArgMerge_mainGMEM_compressed_2_0;
  chan(int<32>) interOutSplit_mainGMEM_compressed_0_L;
  chan(int<32>) interOutSplit_mainGMEM_compressed_0_R;
  chan(int<1>) intraEnabler_mainGMEM_compressed_0;
  chan(int<1>) intraEnabler_mainGMEM_compressed_0_source;
  chan(int<1>) intraEnabler_mainGMEM_compressed_0_sub;
  chan(int<32>) main_I6_;
  chan(int<1>) const_mainGMEM_result__1_0_;
  chan(int<1>) loopCondMerge_mainGMEM_result_0;
  chan(int<1>) loopCondInit_mainGMEM_result_0;
  chan(int<1>) interEnablerMerge_mainGMEM_result_0;
  chan(int<1>) interStateSplit_mainGMEM_result_0_L;
  chan(int<1>) interStateSplit_mainGMEM_result_0_R;
  chan(int<1>) interStateInv_mainGMEM_result_0;
  chan(int<1>) const_mainGMEM_result__1_1_;
  chan(int<1>) interStateMerge_mainGMEM_result_0;
  chan(int<1>) interStateInit_mainGMEM_result_0;
  chan(int<1>) interInv_mainGMEM_result_0;
  chan(int<1>) const_mainGMEM_result__1_2_;
  chan(int<1>) interAnd_mainGMEM_result_0;
  chan(int<1>) interFinalSplit_mainGMEM_result_0_L;
  chan(int<1>) interFinalSplit_mainGMEM_result_0_R;
  chan(int<1>) loopInit_mainGMEM_result_0;
  chan(int<1>) loopBbSelectMerge_mainGMEM_result_0;
  chan(int<1>) const_mainGMEM_result__0_0_;
  chan(int<1>) loopBbSelectSplit_mainGMEM_result_0_L;
  chan(int<1>) loopBbSelectSplit_mainGMEM_result_0_R;
  chan(int<1>) loopCondSelectMerge_mainGMEM_result_0;
  chan(int<1>) loopCondSelectSplit_mainGMEM_result_0_L;
  chan(int<1>) loopCondSelectSplit_mainGMEM_result_0_R;
  chan(int<1>) loopOr_mainGMEM_result_0;
  chan(int<1>) loopXor_mainGMEM_result_0;
  chan(int<1>) loopInv_mainGMEM_result_0;
  chan(int<1>) const_mainGMEM_result__1_3_;
  chan(int<1>) interArgMerge_mainGMEM_result_0_0;
  chan(int<64>) interArgMerge_mainGMEM_result_1_0;
  chan(int<32>) interArgMerge_mainGMEM_result_2_0;
  chan(int<32>) interOutSplit_mainGMEM_result_0_L;
  chan(int<32>) interOutSplit_mainGMEM_result_0_R;
  chan(int<1>) intraEnabler_mainGMEM_result_0;
  chan(int<1>) intraEnabler_mainGMEM_result_0_source;
  chan(int<1>) intraEnabler_mainGMEM_result_0_sub;
  chan(int<32>) main_I22_;
  chan(int<32>) main_I8_;
  chan(int<32>) main_I24_;
  chan(int<32>) sink0;
  chan(int<1>) sink1;
  chan(int<1>) sink2;
  chan(int<32>) sink3;
  chan(int<1>) sink4;
  chan(int<1>) sink5;
  chan(int<1>) sink6;
  chan(int<1>) sink7;
  chan(int<1>) sink8;
  chan(int<1>) sink9;
  /* Handle invocations */
  adpcm_main adpcm_main_inst(mainadpcm_mainGMEM_dec_del_dltx_out, mainadpcm_mainGMEM_delay_bph_out, mainadpcm_mainGMEM_dec_del_bpl_out, mainadpcm_mainGMEM_plt1_out, mainadpcm_mainGMEM_plt2_out, mainadpcm_mainGMEM_rlt1_out, mainadpcm_mainGMEM_rlt2_out, mainadpcm_mainGMEM_dec_del_dhx_out, mainadpcm_mainGMEM_delay_bpl_out, mainadpcm_mainGMEM_delay_dltx_out, mainadpcm_mainGMEM_accumc_out, mainadpcm_mainGMEM_accumd_out, mainadpcm_mainGMEM_dec_deth_out, mainadpcm_mainGMEM_dec_detl_out, mainadpcm_mainGMEM_nbh_out, mainadpcm_mainGMEM_tqmf_out, mainadpcm_mainGMEM_ah1_out, mainadpcm_mainGMEM_ah2_out, mainadpcm_mainGMEM_nbl_out, mainadpcm_mainGMEM_al1_out, mainadpcm_mainGMEM_al2_out, mainadpcm_mainGMEM_dec_nbh_out, mainadpcm_mainGMEM_deth_out, mainadpcm_mainGMEM_dec_ah2_out, mainadpcm_mainGMEM_dec_nbl_out, mainadpcm_mainGMEM_dec_ah1_out, mainadpcm_mainGMEM_detl_out, mainadpcm_mainGMEM_ph2_out, mainadpcm_mainGMEM_rh1_out, mainadpcm_mainGMEM_rh2_out, mainadpcm_mainGMEM_dec_plt2_out, mainadpcm_mainGMEM_dec_rlt1_out, mainadpcm_mainGMEM_ph1_out, mainadpcm_mainGMEM_dec_rlt2_out, mainadpcm_mainGMEM_dec_plt1_out, mainadpcm_mainGMEM_dec_al1_out, mainadpcm_mainGMEM_dec_al2_out, mainadpcm_mainGMEM_dec_ph2_out, mainadpcm_mainGMEM_dec_rh1_out, mainadpcm_mainGMEM_dec_rh2_out, mainadpcm_mainGMEM_delay_dhx_out, mainadpcm_mainGMEM_dec_del_bph_out, mainadpcm_mainGMEM_dec_ph1_out, mainadpcm_mainGMEM_result_out, mainadpcm_mainGMEM_qq2_code2_table_out, mainadpcm_mainGMEM_qq4_code4_table_out, mainadpcm_mainGMEM_qq6_code6_table_out, mainadpcm_mainGMEM_rh_out, mainadpcm_mainGMEM_rl_out, mainadpcm_mainGMEM_dec_sh_out, mainadpcm_mainGMEM_ilr_out, mainadpcm_mainGMEM_dec_sl_out, mainadpcm_mainGMEM_dec_dlt_out, mainadpcm_mainGMEM_dec_dh_out, mainadpcm_mainGMEM_dec_plt_out, mainadpcm_mainGMEM_dec_rlt_out, mainadpcm_mainGMEM_wl_code_table_out, mainadpcm_mainGMEM_dec_szh_out, mainadpcm_mainGMEM_xout1_out, mainadpcm_mainGMEM_xout2_out, mainadpcm_mainGMEM_dec_ph_out, mainadpcm_mainGMEM_dec_szl_out, mainadpcm_mainGMEM_wh_code_table_out, mainadpcm_mainGMEM_h_out, mainadpcm_mainGMEM_ilb_table_out, mainadpcm_mainGMEM_dl_out, mainadpcm_mainGMEM_xd_out, mainadpcm_mainGMEM_xs_out, mainadpcm_mainGMEM_ih_out, mainadpcm_mainGMEM_il_out, mainadpcm_mainGMEM_dec_sph_out, mainadpcm_mainGMEM_dec_spl_out, mainadpcm_mainGMEM_compressed_out, mainadpcm_mainGMEM_test_data_out, mainadpcm_mainGMEM_yh_out, mainadpcm_mainGMEM_quant26bt_neg_out, mainadpcm_mainGMEM_quant26bt_pos_out, mainadpcm_mainGMEM_decis_levl_out, mainadpcm_mainGMEM_sph_out, mainadpcm_mainGMEM_spl_out, mainadpcm_mainGMEM_sh_out, mainadpcm_mainGMEM_sl_out, mainadpcm_mainGMEM_dh_out, mainadpcm_mainGMEM_ph_out, mainadpcm_mainGMEM_xh_out, mainadpcm_mainGMEM_xl_out, mainadpcm_mainGMEM_dlt_out, mainadpcm_mainGMEM_eh_out, mainadpcm_mainGMEM_plt_out, mainadpcm_mainGMEM_el_out, mainadpcm_mainGMEM_rlt_out, mainadpcm_mainGMEM_szh_out, mainadpcm_mainGMEM_szl_out, mainadpcm_main_out, mainadpcm_mainGMEM_dec_del_dltx_in_0, mainadpcm_mainGMEM_dec_del_dltx_in_1, mainadpcm_mainGMEM_dec_del_dltx_in_2, mainadpcm_mainGMEM_dec_del_dltx_USE, mainadpcm_mainGMEM_delay_bph_in_0, mainadpcm_mainGMEM_delay_bph_in_1, mainadpcm_mainGMEM_delay_bph_in_2, mainadpcm_mainGMEM_delay_bph_USE, mainadpcm_mainGMEM_dec_del_bpl_in_0, mainadpcm_mainGMEM_dec_del_bpl_in_1, mainadpcm_mainGMEM_dec_del_bpl_in_2, mainadpcm_mainGMEM_dec_del_bpl_USE, mainadpcm_mainGMEM_plt1_in_0, mainadpcm_mainGMEM_plt1_in_1, mainadpcm_mainGMEM_plt1_in_2, mainadpcm_mainGMEM_plt1_USE, mainadpcm_mainGMEM_plt2_in_0, mainadpcm_mainGMEM_plt2_in_1, mainadpcm_mainGMEM_plt2_in_2, mainadpcm_mainGMEM_plt2_USE, mainadpcm_mainGMEM_rlt1_in_0, mainadpcm_mainGMEM_rlt1_in_1, mainadpcm_mainGMEM_rlt1_in_2, mainadpcm_mainGMEM_rlt1_USE, mainadpcm_mainGMEM_rlt2_in_0, mainadpcm_mainGMEM_rlt2_in_1, mainadpcm_mainGMEM_rlt2_in_2, mainadpcm_mainGMEM_rlt2_USE, mainadpcm_mainGMEM_dec_del_dhx_in_0, mainadpcm_mainGMEM_dec_del_dhx_in_1, mainadpcm_mainGMEM_dec_del_dhx_in_2, mainadpcm_mainGMEM_dec_del_dhx_USE, mainadpcm_mainGMEM_delay_bpl_in_0, mainadpcm_mainGMEM_delay_bpl_in_1, mainadpcm_mainGMEM_delay_bpl_in_2, mainadpcm_mainGMEM_delay_bpl_USE, mainadpcm_mainGMEM_delay_dltx_in_0, mainadpcm_mainGMEM_delay_dltx_in_1, mainadpcm_mainGMEM_delay_dltx_in_2, mainadpcm_mainGMEM_delay_dltx_USE, mainadpcm_mainGMEM_accumc_in_0, mainadpcm_mainGMEM_accumc_in_1, mainadpcm_mainGMEM_accumc_in_2, mainadpcm_mainGMEM_accumc_USE, mainadpcm_mainGMEM_accumd_in_0, mainadpcm_mainGMEM_accumd_in_1, mainadpcm_mainGMEM_accumd_in_2, mainadpcm_mainGMEM_accumd_USE, mainadpcm_mainGMEM_dec_deth_in_0, mainadpcm_mainGMEM_dec_deth_in_1, mainadpcm_mainGMEM_dec_deth_in_2, mainadpcm_mainGMEM_dec_deth_USE, mainadpcm_mainGMEM_dec_detl_in_0, mainadpcm_mainGMEM_dec_detl_in_1, mainadpcm_mainGMEM_dec_detl_in_2, mainadpcm_mainGMEM_dec_detl_USE, mainadpcm_mainGMEM_nbh_in_0, mainadpcm_mainGMEM_nbh_in_1, mainadpcm_mainGMEM_nbh_in_2, mainadpcm_mainGMEM_nbh_USE, mainadpcm_mainGMEM_tqmf_in_0, mainadpcm_mainGMEM_tqmf_in_1, mainadpcm_mainGMEM_tqmf_in_2, mainadpcm_mainGMEM_tqmf_USE, mainadpcm_mainGMEM_ah1_in_0, mainadpcm_mainGMEM_ah1_in_1, mainadpcm_mainGMEM_ah1_in_2, mainadpcm_mainGMEM_ah1_USE, mainadpcm_mainGMEM_ah2_in_0, mainadpcm_mainGMEM_ah2_in_1, mainadpcm_mainGMEM_ah2_in_2, mainadpcm_mainGMEM_ah2_USE, mainadpcm_mainGMEM_nbl_in_0, mainadpcm_mainGMEM_nbl_in_1, mainadpcm_mainGMEM_nbl_in_2, mainadpcm_mainGMEM_nbl_USE, mainadpcm_mainGMEM_al1_in_0, mainadpcm_mainGMEM_al1_in_1, mainadpcm_mainGMEM_al1_in_2, mainadpcm_mainGMEM_al1_USE, mainadpcm_mainGMEM_al2_in_0, mainadpcm_mainGMEM_al2_in_1, mainadpcm_mainGMEM_al2_in_2, mainadpcm_mainGMEM_al2_USE, mainadpcm_mainGMEM_dec_nbh_in_0, mainadpcm_mainGMEM_dec_nbh_in_1, mainadpcm_mainGMEM_dec_nbh_in_2, mainadpcm_mainGMEM_dec_nbh_USE, mainadpcm_mainGMEM_deth_in_0, mainadpcm_mainGMEM_deth_in_1, mainadpcm_mainGMEM_deth_in_2, mainadpcm_mainGMEM_deth_USE, mainadpcm_mainGMEM_dec_ah2_in_0, mainadpcm_mainGMEM_dec_ah2_in_1, mainadpcm_mainGMEM_dec_ah2_in_2, mainadpcm_mainGMEM_dec_ah2_USE, mainadpcm_mainGMEM_dec_nbl_in_0, mainadpcm_mainGMEM_dec_nbl_in_1, mainadpcm_mainGMEM_dec_nbl_in_2, mainadpcm_mainGMEM_dec_nbl_USE, mainadpcm_mainGMEM_dec_ah1_in_0, mainadpcm_mainGMEM_dec_ah1_in_1, mainadpcm_mainGMEM_dec_ah1_in_2, mainadpcm_mainGMEM_dec_ah1_USE, mainadpcm_mainGMEM_detl_in_0, mainadpcm_mainGMEM_detl_in_1, mainadpcm_mainGMEM_detl_in_2, mainadpcm_mainGMEM_detl_USE, mainadpcm_mainGMEM_ph2_in_0, mainadpcm_mainGMEM_ph2_in_1, mainadpcm_mainGMEM_ph2_in_2, mainadpcm_mainGMEM_ph2_USE, mainadpcm_mainGMEM_rh1_in_0, mainadpcm_mainGMEM_rh1_in_1, mainadpcm_mainGMEM_rh1_in_2, mainadpcm_mainGMEM_rh1_USE, mainadpcm_mainGMEM_rh2_in_0, mainadpcm_mainGMEM_rh2_in_1, mainadpcm_mainGMEM_rh2_in_2, mainadpcm_mainGMEM_rh2_USE, mainadpcm_mainGMEM_dec_plt2_in_0, mainadpcm_mainGMEM_dec_plt2_in_1, mainadpcm_mainGMEM_dec_plt2_in_2, mainadpcm_mainGMEM_dec_plt2_USE, mainadpcm_mainGMEM_dec_rlt1_in_0, mainadpcm_mainGMEM_dec_rlt1_in_1, mainadpcm_mainGMEM_dec_rlt1_in_2, mainadpcm_mainGMEM_dec_rlt1_USE, mainadpcm_mainGMEM_ph1_in_0, mainadpcm_mainGMEM_ph1_in_1, mainadpcm_mainGMEM_ph1_in_2, mainadpcm_mainGMEM_ph1_USE, mainadpcm_mainGMEM_dec_rlt2_in_0, mainadpcm_mainGMEM_dec_rlt2_in_1, mainadpcm_mainGMEM_dec_rlt2_in_2, mainadpcm_mainGMEM_dec_rlt2_USE, mainadpcm_mainGMEM_dec_plt1_in_0, mainadpcm_mainGMEM_dec_plt1_in_1, mainadpcm_mainGMEM_dec_plt1_in_2, mainadpcm_mainGMEM_dec_plt1_USE, mainadpcm_mainGMEM_dec_al1_in_0, mainadpcm_mainGMEM_dec_al1_in_1, mainadpcm_mainGMEM_dec_al1_in_2, mainadpcm_mainGMEM_dec_al1_USE, mainadpcm_mainGMEM_dec_al2_in_0, mainadpcm_mainGMEM_dec_al2_in_1, mainadpcm_mainGMEM_dec_al2_in_2, mainadpcm_mainGMEM_dec_al2_USE, mainadpcm_mainGMEM_dec_ph2_in_0, mainadpcm_mainGMEM_dec_ph2_in_1, mainadpcm_mainGMEM_dec_ph2_in_2, mainadpcm_mainGMEM_dec_ph2_USE, mainadpcm_mainGMEM_dec_rh1_in_0, mainadpcm_mainGMEM_dec_rh1_in_1, mainadpcm_mainGMEM_dec_rh1_in_2, mainadpcm_mainGMEM_dec_rh1_USE, mainadpcm_mainGMEM_dec_rh2_in_0, mainadpcm_mainGMEM_dec_rh2_in_1, mainadpcm_mainGMEM_dec_rh2_in_2, mainadpcm_mainGMEM_dec_rh2_USE, mainadpcm_mainGMEM_delay_dhx_in_0, mainadpcm_mainGMEM_delay_dhx_in_1, mainadpcm_mainGMEM_delay_dhx_in_2, mainadpcm_mainGMEM_delay_dhx_USE, mainadpcm_mainGMEM_dec_del_bph_in_0, mainadpcm_mainGMEM_dec_del_bph_in_1, mainadpcm_mainGMEM_dec_del_bph_in_2, mainadpcm_mainGMEM_dec_del_bph_USE, mainadpcm_mainGMEM_dec_ph1_in_0, mainadpcm_mainGMEM_dec_ph1_in_1, mainadpcm_mainGMEM_dec_ph1_in_2, mainadpcm_mainGMEM_dec_ph1_USE, mainadpcm_mainGMEM_result_in_0, mainadpcm_mainGMEM_result_in_1, mainadpcm_mainGMEM_result_in_2, mainadpcm_mainGMEM_result_USE, mainadpcm_mainGMEM_qq2_code2_table_in_0, mainadpcm_mainGMEM_qq2_code2_table_in_1, mainadpcm_mainGMEM_qq2_code2_table_in_2, mainadpcm_mainGMEM_qq2_code2_table_USE, mainadpcm_mainGMEM_qq4_code4_table_in_0, mainadpcm_mainGMEM_qq4_code4_table_in_1, mainadpcm_mainGMEM_qq4_code4_table_in_2, mainadpcm_mainGMEM_qq4_code4_table_USE, mainadpcm_mainGMEM_qq6_code6_table_in_0, mainadpcm_mainGMEM_qq6_code6_table_in_1, mainadpcm_mainGMEM_qq6_code6_table_in_2, mainadpcm_mainGMEM_qq6_code6_table_USE, mainadpcm_mainGMEM_rh_in_0, mainadpcm_mainGMEM_rh_in_1, mainadpcm_mainGMEM_rh_in_2, mainadpcm_mainGMEM_rh_USE, mainadpcm_mainGMEM_rl_in_0, mainadpcm_mainGMEM_rl_in_1, mainadpcm_mainGMEM_rl_in_2, mainadpcm_mainGMEM_rl_USE, mainadpcm_mainGMEM_dec_sh_in_0, mainadpcm_mainGMEM_dec_sh_in_1, mainadpcm_mainGMEM_dec_sh_in_2, mainadpcm_mainGMEM_dec_sh_USE, mainadpcm_mainGMEM_ilr_in_0, mainadpcm_mainGMEM_ilr_in_1, mainadpcm_mainGMEM_ilr_in_2, mainadpcm_mainGMEM_ilr_USE, mainadpcm_mainGMEM_dec_sl_in_0, mainadpcm_mainGMEM_dec_sl_in_1, mainadpcm_mainGMEM_dec_sl_in_2, mainadpcm_mainGMEM_dec_sl_USE, mainadpcm_mainGMEM_dec_dlt_in_0, mainadpcm_mainGMEM_dec_dlt_in_1, mainadpcm_mainGMEM_dec_dlt_in_2, mainadpcm_mainGMEM_dec_dlt_USE, mainadpcm_mainGMEM_dec_dh_in_0, mainadpcm_mainGMEM_dec_dh_in_1, mainadpcm_mainGMEM_dec_dh_in_2, mainadpcm_mainGMEM_dec_dh_USE, mainadpcm_mainGMEM_dec_plt_in_0, mainadpcm_mainGMEM_dec_plt_in_1, mainadpcm_mainGMEM_dec_plt_in_2, mainadpcm_mainGMEM_dec_plt_USE, mainadpcm_mainGMEM_dec_rlt_in_0, mainadpcm_mainGMEM_dec_rlt_in_1, mainadpcm_mainGMEM_dec_rlt_in_2, mainadpcm_mainGMEM_dec_rlt_USE, mainadpcm_mainGMEM_wl_code_table_in_0, mainadpcm_mainGMEM_wl_code_table_in_1, mainadpcm_mainGMEM_wl_code_table_in_2, mainadpcm_mainGMEM_wl_code_table_USE, mainadpcm_mainGMEM_dec_szh_in_0, mainadpcm_mainGMEM_dec_szh_in_1, mainadpcm_mainGMEM_dec_szh_in_2, mainadpcm_mainGMEM_dec_szh_USE, mainadpcm_mainGMEM_xout1_in_0, mainadpcm_mainGMEM_xout1_in_1, mainadpcm_mainGMEM_xout1_in_2, mainadpcm_mainGMEM_xout1_USE, mainadpcm_mainGMEM_xout2_in_0, mainadpcm_mainGMEM_xout2_in_1, mainadpcm_mainGMEM_xout2_in_2, mainadpcm_mainGMEM_xout2_USE, mainadpcm_mainGMEM_dec_ph_in_0, mainadpcm_mainGMEM_dec_ph_in_1, mainadpcm_mainGMEM_dec_ph_in_2, mainadpcm_mainGMEM_dec_ph_USE, mainadpcm_mainGMEM_dec_szl_in_0, mainadpcm_mainGMEM_dec_szl_in_1, mainadpcm_mainGMEM_dec_szl_in_2, mainadpcm_mainGMEM_dec_szl_USE, mainadpcm_mainGMEM_wh_code_table_in_0, mainadpcm_mainGMEM_wh_code_table_in_1, mainadpcm_mainGMEM_wh_code_table_in_2, mainadpcm_mainGMEM_wh_code_table_USE, mainadpcm_mainGMEM_h_in_0, mainadpcm_mainGMEM_h_in_1, mainadpcm_mainGMEM_h_in_2, mainadpcm_mainGMEM_h_USE, mainadpcm_mainGMEM_ilb_table_in_0, mainadpcm_mainGMEM_ilb_table_in_1, mainadpcm_mainGMEM_ilb_table_in_2, mainadpcm_mainGMEM_ilb_table_USE, mainadpcm_mainGMEM_dl_in_0, mainadpcm_mainGMEM_dl_in_1, mainadpcm_mainGMEM_dl_in_2, mainadpcm_mainGMEM_dl_USE, mainadpcm_mainGMEM_xd_in_0, mainadpcm_mainGMEM_xd_in_1, mainadpcm_mainGMEM_xd_in_2, mainadpcm_mainGMEM_xd_USE, mainadpcm_mainGMEM_xs_in_0, mainadpcm_mainGMEM_xs_in_1, mainadpcm_mainGMEM_xs_in_2, mainadpcm_mainGMEM_xs_USE, mainadpcm_mainGMEM_ih_in_0, mainadpcm_mainGMEM_ih_in_1, mainadpcm_mainGMEM_ih_in_2, mainadpcm_mainGMEM_ih_USE, mainadpcm_mainGMEM_il_in_0, mainadpcm_mainGMEM_il_in_1, mainadpcm_mainGMEM_il_in_2, mainadpcm_mainGMEM_il_USE, mainadpcm_mainGMEM_dec_sph_in_0, mainadpcm_mainGMEM_dec_sph_in_1, mainadpcm_mainGMEM_dec_sph_in_2, mainadpcm_mainGMEM_dec_sph_USE, mainadpcm_mainGMEM_dec_spl_in_0, mainadpcm_mainGMEM_dec_spl_in_1, mainadpcm_mainGMEM_dec_spl_in_2, mainadpcm_mainGMEM_dec_spl_USE, mainadpcm_mainGMEM_compressed_in_0, mainadpcm_mainGMEM_compressed_in_1, mainadpcm_mainGMEM_compressed_in_2, mainadpcm_mainGMEM_compressed_USE, mainadpcm_mainGMEM_test_data_in_0, mainadpcm_mainGMEM_test_data_in_1, mainadpcm_mainGMEM_test_data_in_2, mainadpcm_mainGMEM_test_data_USE, mainadpcm_mainGMEM_yh_in_0, mainadpcm_mainGMEM_yh_in_1, mainadpcm_mainGMEM_yh_in_2, mainadpcm_mainGMEM_yh_USE, mainadpcm_mainGMEM_quant26bt_neg_in_0, mainadpcm_mainGMEM_quant26bt_neg_in_1, mainadpcm_mainGMEM_quant26bt_neg_in_2, mainadpcm_mainGMEM_quant26bt_neg_USE, mainadpcm_mainGMEM_quant26bt_pos_in_0, mainadpcm_mainGMEM_quant26bt_pos_in_1, mainadpcm_mainGMEM_quant26bt_pos_in_2, mainadpcm_mainGMEM_quant26bt_pos_USE, mainadpcm_mainGMEM_decis_levl_in_0, mainadpcm_mainGMEM_decis_levl_in_1, mainadpcm_mainGMEM_decis_levl_in_2, mainadpcm_mainGMEM_decis_levl_USE, mainadpcm_mainGMEM_sph_in_0, mainadpcm_mainGMEM_sph_in_1, mainadpcm_mainGMEM_sph_in_2, mainadpcm_mainGMEM_sph_USE, mainadpcm_mainGMEM_spl_in_0, mainadpcm_mainGMEM_spl_in_1, mainadpcm_mainGMEM_spl_in_2, mainadpcm_mainGMEM_spl_USE, mainadpcm_mainGMEM_sh_in_0, mainadpcm_mainGMEM_sh_in_1, mainadpcm_mainGMEM_sh_in_2, mainadpcm_mainGMEM_sh_USE, mainadpcm_mainGMEM_sl_in_0, mainadpcm_mainGMEM_sl_in_1, mainadpcm_mainGMEM_sl_in_2, mainadpcm_mainGMEM_sl_USE, mainadpcm_mainGMEM_dh_in_0, mainadpcm_mainGMEM_dh_in_1, mainadpcm_mainGMEM_dh_in_2, mainadpcm_mainGMEM_dh_USE, mainadpcm_mainGMEM_ph_in_0, mainadpcm_mainGMEM_ph_in_1, mainadpcm_mainGMEM_ph_in_2, mainadpcm_mainGMEM_ph_USE, mainadpcm_mainGMEM_xh_in_0, mainadpcm_mainGMEM_xh_in_1, mainadpcm_mainGMEM_xh_in_2, mainadpcm_mainGMEM_xh_USE, mainadpcm_mainGMEM_xl_in_0, mainadpcm_mainGMEM_xl_in_1, mainadpcm_mainGMEM_xl_in_2, mainadpcm_mainGMEM_xl_USE, mainadpcm_mainGMEM_dlt_in_0, mainadpcm_mainGMEM_dlt_in_1, mainadpcm_mainGMEM_dlt_in_2, mainadpcm_mainGMEM_dlt_USE, mainadpcm_mainGMEM_eh_in_0, mainadpcm_mainGMEM_eh_in_1, mainadpcm_mainGMEM_eh_in_2, mainadpcm_mainGMEM_eh_USE, mainadpcm_mainGMEM_plt_in_0, mainadpcm_mainGMEM_plt_in_1, mainadpcm_mainGMEM_plt_in_2, mainadpcm_mainGMEM_plt_USE, mainadpcm_mainGMEM_el_in_0, mainadpcm_mainGMEM_el_in_1, mainadpcm_mainGMEM_el_in_2, mainadpcm_mainGMEM_el_USE, mainadpcm_mainGMEM_rlt_in_0, mainadpcm_mainGMEM_rlt_in_1, mainadpcm_mainGMEM_rlt_in_2, mainadpcm_mainGMEM_rlt_USE, mainadpcm_mainGMEM_szh_in_0, mainadpcm_mainGMEM_szh_in_1, mainadpcm_mainGMEM_szh_in_2, mainadpcm_mainGMEM_szh_USE, mainadpcm_mainGMEM_szl_in_0, mainadpcm_mainGMEM_szl_in_1, mainadpcm_mainGMEM_szl_in_2, mainadpcm_mainGMEM_szl_USE);

  mem::GMEM_dec_del_dltx mem_GMEM_dec_del_dltx_inst(mainGMEM_dec_del_dltx_in_0, mainGMEM_dec_del_dltx_in_1, mainGMEM_dec_del_dltx_in_2, mainGMEM_dec_del_dltx_out);

  mem::GMEM_dec_del_bph mem_GMEM_dec_del_bph_inst(mainGMEM_dec_del_bph_in_0, mainGMEM_dec_del_bph_in_1, mainGMEM_dec_del_bph_in_2, mainGMEM_dec_del_bph_out);

  mem::GMEM_dec_del_bpl mem_GMEM_dec_del_bpl_inst(mainGMEM_dec_del_bpl_in_0, mainGMEM_dec_del_bpl_in_1, mainGMEM_dec_del_bpl_in_2, mainGMEM_dec_del_bpl_out);

  mem::GMEM_dec_ph1 mem_GMEM_dec_ph1_inst(mainGMEM_dec_ph1_in_0, mainGMEM_dec_ph1_in_1, mainGMEM_dec_ph1_in_2, mainGMEM_dec_ph1_out);

  mem::GMEM_dec_ph2 mem_GMEM_dec_ph2_inst(mainGMEM_dec_ph2_in_0, mainGMEM_dec_ph2_in_1, mainGMEM_dec_ph2_in_2, mainGMEM_dec_ph2_out);

  mem::GMEM_quant26bt_neg mem_GMEM_quant26bt_neg_inst(mainGMEM_quant26bt_neg_in_1, mainGMEM_quant26bt_neg_out);

  mem::GMEM_yh mem_GMEM_yh_inst(mainGMEM_yh_in_0, mainGMEM_yh_in_1, mainGMEM_yh_in_2, mainGMEM_yh_out);

  mem::GMEM_rlt1 mem_GMEM_rlt1_inst(mainGMEM_rlt1_in_0, mainGMEM_rlt1_in_1, mainGMEM_rlt1_in_2, mainGMEM_rlt1_out);

  mem::GMEM_rlt2 mem_GMEM_rlt2_inst(mainGMEM_rlt2_in_0, mainGMEM_rlt2_in_1, mainGMEM_rlt2_in_2, mainGMEM_rlt2_out);

  mem::GMEM_dec_sph mem_GMEM_dec_sph_inst(mainGMEM_dec_sph_in_0, mainGMEM_dec_sph_in_1, mainGMEM_dec_sph_in_2, mainGMEM_dec_sph_out);

  mem::GMEM_dec_del_dhx mem_GMEM_dec_del_dhx_inst(mainGMEM_dec_del_dhx_in_0, mainGMEM_dec_del_dhx_in_1, mainGMEM_dec_del_dhx_in_2, mainGMEM_dec_del_dhx_out);

  mem::GMEM_qq2_code2_table mem_GMEM_qq2_code2_table_inst(mainGMEM_qq2_code2_table_in_1, mainGMEM_qq2_code2_table_out);

  mem::GMEM_test_data mem_GMEM_test_data_inst(mainGMEM_test_data_in_1, mainGMEM_test_data_out);

  mem::GMEM_delay_dltx mem_GMEM_delay_dltx_inst(mainGMEM_delay_dltx_in_0, mainGMEM_delay_dltx_in_1, mainGMEM_delay_dltx_in_2, mainGMEM_delay_dltx_out);

  mem::GMEM_qq4_code4_table mem_GMEM_qq4_code4_table_inst(mainGMEM_qq4_code4_table_in_1, mainGMEM_qq4_code4_table_out);

  mem::GMEM_accumc mem_GMEM_accumc_inst(mainGMEM_accumc_in_0, mainGMEM_accumc_in_1, mainGMEM_accumc_in_2, mainGMEM_accumc_out);

  mem::GMEM_accumd mem_GMEM_accumd_inst(mainGMEM_accumd_in_0, mainGMEM_accumd_in_1, mainGMEM_accumd_in_2, mainGMEM_accumd_out);

  mem::GMEM_qq6_code6_table mem_GMEM_qq6_code6_table_inst(mainGMEM_qq6_code6_table_in_1, mainGMEM_qq6_code6_table_out);

  mem::GMEM_nbh mem_GMEM_nbh_inst(mainGMEM_nbh_in_0, mainGMEM_nbh_in_1, mainGMEM_nbh_in_2, mainGMEM_nbh_out);

  mem::GMEM_rh mem_GMEM_rh_inst(mainGMEM_rh_in_0, mainGMEM_rh_in_1, mainGMEM_rh_in_2, mainGMEM_rh_out);

  mem::GMEM_nbl mem_GMEM_nbl_inst(mainGMEM_nbl_in_0, mainGMEM_nbl_in_1, mainGMEM_nbl_in_2, mainGMEM_nbl_out);

  mem::GMEM_rl mem_GMEM_rl_inst(mainGMEM_rl_in_0, mainGMEM_rl_in_1, mainGMEM_rl_in_2, mainGMEM_rl_out);

  mem::GMEM_deth mem_GMEM_deth_inst(mainGMEM_deth_in_0, mainGMEM_deth_in_1, mainGMEM_deth_in_2, mainGMEM_deth_out);

  mem::GMEM_dec_ah1 mem_GMEM_dec_ah1_inst(mainGMEM_dec_ah1_in_0, mainGMEM_dec_ah1_in_1, mainGMEM_dec_ah1_in_2, mainGMEM_dec_ah1_out);

  mem::GMEM_ilr mem_GMEM_ilr_inst(mainGMEM_ilr_in_0, mainGMEM_ilr_in_1, mainGMEM_ilr_in_2, mainGMEM_ilr_out);

  mem::GMEM_delay_bph mem_GMEM_delay_bph_inst(mainGMEM_delay_bph_in_0, mainGMEM_delay_bph_in_1, mainGMEM_delay_bph_in_2, mainGMEM_delay_bph_out);

  mem::GMEM_detl mem_GMEM_detl_inst(mainGMEM_detl_in_0, mainGMEM_detl_in_1, mainGMEM_detl_in_2, mainGMEM_detl_out);

  mem::GMEM_ph2 mem_GMEM_ph2_inst(mainGMEM_ph2_in_0, mainGMEM_ph2_in_1, mainGMEM_ph2_in_2, mainGMEM_ph2_out);

  mem::GMEM_rh1 mem_GMEM_rh1_inst(mainGMEM_rh1_in_0, mainGMEM_rh1_in_1, mainGMEM_rh1_in_2, mainGMEM_rh1_out);

  mem::GMEM_ph1 mem_GMEM_ph1_inst(mainGMEM_ph1_in_0, mainGMEM_ph1_in_1, mainGMEM_ph1_in_2, mainGMEM_ph1_out);

  mem::GMEM_delay_bpl mem_GMEM_delay_bpl_inst(mainGMEM_delay_bpl_in_0, mainGMEM_delay_bpl_in_1, mainGMEM_delay_bpl_in_2, mainGMEM_delay_bpl_out);

  mem::GMEM_sph mem_GMEM_sph_inst(mainGMEM_sph_in_0, mainGMEM_sph_in_1, mainGMEM_sph_in_2, mainGMEM_sph_out);

  mem::GMEM_rh2 mem_GMEM_rh2_inst(mainGMEM_rh2_in_0, mainGMEM_rh2_in_1, mainGMEM_rh2_in_2, mainGMEM_rh2_out);

  mem::GMEM_spl mem_GMEM_spl_inst(mainGMEM_spl_in_0, mainGMEM_spl_in_1, mainGMEM_spl_in_2, mainGMEM_spl_out);

  mem::GMEM_dec_rlt1 mem_GMEM_dec_rlt1_inst(mainGMEM_dec_rlt1_in_0, mainGMEM_dec_rlt1_in_1, mainGMEM_dec_rlt1_in_2, mainGMEM_dec_rlt1_out);

  mem::GMEM_delay_dhx mem_GMEM_delay_dhx_inst(mainGMEM_delay_dhx_in_0, mainGMEM_delay_dhx_in_1, mainGMEM_delay_dhx_in_2, mainGMEM_delay_dhx_out);

  mem::GMEM_dec_al1 mem_GMEM_dec_al1_inst(mainGMEM_dec_al1_in_0, mainGMEM_dec_al1_in_1, mainGMEM_dec_al1_in_2, mainGMEM_dec_al1_out);

  mem::GMEM_dec_al2 mem_GMEM_dec_al2_inst(mainGMEM_dec_al2_in_0, mainGMEM_dec_al2_in_1, mainGMEM_dec_al2_in_2, mainGMEM_dec_al2_out);

  mem::GMEM_dec_rlt2 mem_GMEM_dec_rlt2_inst(mainGMEM_dec_rlt2_in_0, mainGMEM_dec_rlt2_in_1, mainGMEM_dec_rlt2_in_2, mainGMEM_dec_rlt2_out);

  mem::GMEM_compressed mem_GMEM_compressed_inst(mainGMEM_compressed_in_0, mainGMEM_compressed_in_1, mainGMEM_compressed_in_2, mainGMEM_compressed_out);

  mem::GMEM_dec_dh mem_GMEM_dec_dh_inst(mainGMEM_dec_dh_in_0, mainGMEM_dec_dh_in_1, mainGMEM_dec_dh_in_2, mainGMEM_dec_dh_out);

  mem::GMEM_dec_sl mem_GMEM_dec_sl_inst(mainGMEM_dec_sl_in_0, mainGMEM_dec_sl_in_1, mainGMEM_dec_sl_in_2, mainGMEM_dec_sl_out);

  mem::GMEM_sh mem_GMEM_sh_inst(mainGMEM_sh_in_0, mainGMEM_sh_in_1, mainGMEM_sh_in_2, mainGMEM_sh_out);

  mem::GMEM_dec_plt mem_GMEM_dec_plt_inst(mainGMEM_dec_plt_in_0, mainGMEM_dec_plt_in_1, mainGMEM_dec_plt_in_2, mainGMEM_dec_plt_out);

  mem::GMEM_dec_rlt mem_GMEM_dec_rlt_inst(mainGMEM_dec_rlt_in_0, mainGMEM_dec_rlt_in_1, mainGMEM_dec_rlt_in_2, mainGMEM_dec_rlt_out);

  mem::GMEM_ilb_table mem_GMEM_ilb_table_inst(mainGMEM_ilb_table_in_1, mainGMEM_ilb_table_out);

  mem::GMEM_sl mem_GMEM_sl_inst(mainGMEM_sl_in_0, mainGMEM_sl_in_1, mainGMEM_sl_in_2, mainGMEM_sl_out);

  mem::GMEM_wh_code_table mem_GMEM_wh_code_table_inst(mainGMEM_wh_code_table_in_1, mainGMEM_wh_code_table_out);

  mem::GMEM_plt1 mem_GMEM_plt1_inst(mainGMEM_plt1_in_0, mainGMEM_plt1_in_1, mainGMEM_plt1_in_2, mainGMEM_plt1_out);

  mem::GMEM_plt2 mem_GMEM_plt2_inst(mainGMEM_plt2_in_0, mainGMEM_plt2_in_1, mainGMEM_plt2_in_2, mainGMEM_plt2_out);

  mem::GMEM_dec_szh mem_GMEM_dec_szh_inst(mainGMEM_dec_szh_in_0, mainGMEM_dec_szh_in_1, mainGMEM_dec_szh_in_2, mainGMEM_dec_szh_out);

  mem::GMEM_wl_code_table mem_GMEM_wl_code_table_inst(mainGMEM_wl_code_table_in_1, mainGMEM_wl_code_table_out);

  mem::GMEM_dec_szl mem_GMEM_dec_szl_inst(mainGMEM_dec_szl_in_0, mainGMEM_dec_szl_in_1, mainGMEM_dec_szl_in_2, mainGMEM_dec_szl_out);

  mem::GMEM_dec_ph mem_GMEM_dec_ph_inst(mainGMEM_dec_ph_in_0, mainGMEM_dec_ph_in_1, mainGMEM_dec_ph_in_2, mainGMEM_dec_ph_out);

  mem::GMEM_xout1 mem_GMEM_xout1_inst(mainGMEM_xout1_in_0, mainGMEM_xout1_in_1, mainGMEM_xout1_in_2, mainGMEM_xout1_out);

  mem::GMEM_h mem_GMEM_h_inst(mainGMEM_h_in_1, mainGMEM_h_out);

  mem::GMEM_result mem_GMEM_result_inst(mainGMEM_result_in_0, mainGMEM_result_in_1, mainGMEM_result_in_2, mainGMEM_result_out);

  mem::GMEM_dec_ah2 mem_GMEM_dec_ah2_inst(mainGMEM_dec_ah2_in_0, mainGMEM_dec_ah2_in_1, mainGMEM_dec_ah2_in_2, mainGMEM_dec_ah2_out);

  mem::GMEM_dec_dlt mem_GMEM_dec_dlt_inst(mainGMEM_dec_dlt_in_0, mainGMEM_dec_dlt_in_1, mainGMEM_dec_dlt_in_2, mainGMEM_dec_dlt_out);

  mem::GMEM_dh mem_GMEM_dh_inst(mainGMEM_dh_in_0, mainGMEM_dh_in_1, mainGMEM_dh_in_2, mainGMEM_dh_out);

  mem::GMEM_dl mem_GMEM_dl_inst(mainGMEM_dl_in_0, mainGMEM_dl_in_1, mainGMEM_dl_in_2, mainGMEM_dl_out);

  mem::GMEM_dec_deth mem_GMEM_dec_deth_inst(mainGMEM_dec_deth_in_0, mainGMEM_dec_deth_in_1, mainGMEM_dec_deth_in_2, mainGMEM_dec_deth_out);

  mem::GMEM_dec_sh mem_GMEM_dec_sh_inst(mainGMEM_dec_sh_in_0, mainGMEM_dec_sh_in_1, mainGMEM_dec_sh_in_2, mainGMEM_dec_sh_out);

  mem::GMEM_dec_detl mem_GMEM_dec_detl_inst(mainGMEM_dec_detl_in_0, mainGMEM_dec_detl_in_1, mainGMEM_dec_detl_in_2, mainGMEM_dec_detl_out);

  mem::GMEM_test_compressed mem_GMEM_test_compressed_inst(mainGMEM_test_compressed_in_1, mainGMEM_test_compressed_out);

  mem::GMEM_xout2 mem_GMEM_xout2_inst(mainGMEM_xout2_in_0, mainGMEM_xout2_in_1, mainGMEM_xout2_in_2, mainGMEM_xout2_out);

  mem::GMEM_tqmf mem_GMEM_tqmf_inst(mainGMEM_tqmf_in_0, mainGMEM_tqmf_in_1, mainGMEM_tqmf_in_2, mainGMEM_tqmf_out);

  mem::GMEM_quant26bt_pos mem_GMEM_quant26bt_pos_inst(mainGMEM_quant26bt_pos_in_1, mainGMEM_quant26bt_pos_out);

  mem::GMEM_decis_levl mem_GMEM_decis_levl_inst(mainGMEM_decis_levl_in_1, mainGMEM_decis_levl_out);

  mem::GMEM_ah1 mem_GMEM_ah1_inst(mainGMEM_ah1_in_0, mainGMEM_ah1_in_1, mainGMEM_ah1_in_2, mainGMEM_ah1_out);

  mem::GMEM_ah2 mem_GMEM_ah2_inst(mainGMEM_ah2_in_0, mainGMEM_ah2_in_1, mainGMEM_ah2_in_2, mainGMEM_ah2_out);

  mem::GMEM_xd mem_GMEM_xd_inst(mainGMEM_xd_in_0, mainGMEM_xd_in_1, mainGMEM_xd_in_2, mainGMEM_xd_out);

  mem::GMEM_al1 mem_GMEM_al1_inst(mainGMEM_al1_in_0, mainGMEM_al1_in_1, mainGMEM_al1_in_2, mainGMEM_al1_out);

  mem::GMEM_al2 mem_GMEM_al2_inst(mainGMEM_al2_in_0, mainGMEM_al2_in_1, mainGMEM_al2_in_2, mainGMEM_al2_out);

  mem::GMEM_xh mem_GMEM_xh_inst(mainGMEM_xh_in_0, mainGMEM_xh_in_1, mainGMEM_xh_in_2, mainGMEM_xh_out);

  mem::GMEM_test_result mem_GMEM_test_result_inst(mainGMEM_test_result_in_1, mainGMEM_test_result_out);

  mem::GMEM_ph mem_GMEM_ph_inst(mainGMEM_ph_in_0, mainGMEM_ph_in_1, mainGMEM_ph_in_2, mainGMEM_ph_out);

  mem::GMEM_dec_nbh mem_GMEM_dec_nbh_inst(mainGMEM_dec_nbh_in_0, mainGMEM_dec_nbh_in_1, mainGMEM_dec_nbh_in_2, mainGMEM_dec_nbh_out);

  mem::GMEM_xl mem_GMEM_xl_inst(mainGMEM_xl_in_0, mainGMEM_xl_in_1, mainGMEM_xl_in_2, mainGMEM_xl_out);

  mem::GMEM_dlt mem_GMEM_dlt_inst(mainGMEM_dlt_in_0, mainGMEM_dlt_in_1, mainGMEM_dlt_in_2, mainGMEM_dlt_out);

  mem::GMEM_dec_nbl mem_GMEM_dec_nbl_inst(mainGMEM_dec_nbl_in_0, mainGMEM_dec_nbl_in_1, mainGMEM_dec_nbl_in_2, mainGMEM_dec_nbl_out);

  mem::GMEM_xs mem_GMEM_xs_inst(mainGMEM_xs_in_0, mainGMEM_xs_in_1, mainGMEM_xs_in_2, mainGMEM_xs_out);

  mem::GMEM_dec_plt1 mem_GMEM_dec_plt1_inst(mainGMEM_dec_plt1_in_0, mainGMEM_dec_plt1_in_1, mainGMEM_dec_plt1_in_2, mainGMEM_dec_plt1_out);

  mem::GMEM_eh mem_GMEM_eh_inst(mainGMEM_eh_in_0, mainGMEM_eh_in_1, mainGMEM_eh_in_2, mainGMEM_eh_out);

  mem::GMEM_dec_plt2 mem_GMEM_dec_plt2_inst(mainGMEM_dec_plt2_in_0, mainGMEM_dec_plt2_in_1, mainGMEM_dec_plt2_in_2, mainGMEM_dec_plt2_out);

  mem::GMEM_plt mem_GMEM_plt_inst(mainGMEM_plt_in_0, mainGMEM_plt_in_1, mainGMEM_plt_in_2, mainGMEM_plt_out);

  mem::GMEM_el mem_GMEM_el_inst(mainGMEM_el_in_0, mainGMEM_el_in_1, mainGMEM_el_in_2, mainGMEM_el_out);

  mem::GMEM_rlt mem_GMEM_rlt_inst(mainGMEM_rlt_in_0, mainGMEM_rlt_in_1, mainGMEM_rlt_in_2, mainGMEM_rlt_out);

  mem::GMEM_ih mem_GMEM_ih_inst(mainGMEM_ih_in_0, mainGMEM_ih_in_1, mainGMEM_ih_in_2, mainGMEM_ih_out);

  mem::GMEM_il mem_GMEM_il_inst(mainGMEM_il_in_0, mainGMEM_il_in_1, mainGMEM_il_in_2, mainGMEM_il_out);

  mem::GMEM_szh mem_GMEM_szh_inst(mainGMEM_szh_in_0, mainGMEM_szh_in_1, mainGMEM_szh_in_2, mainGMEM_szh_out);

  mem::GMEM_dec_rh1 mem_GMEM_dec_rh1_inst(mainGMEM_dec_rh1_in_0, mainGMEM_dec_rh1_in_1, mainGMEM_dec_rh1_in_2, mainGMEM_dec_rh1_out);

  mem::GMEM_dec_rh2 mem_GMEM_dec_rh2_inst(mainGMEM_dec_rh2_in_0, mainGMEM_dec_rh2_in_1, mainGMEM_dec_rh2_in_2, mainGMEM_dec_rh2_out);

  mem::GMEM_szl mem_GMEM_szl_inst(mainGMEM_szl_in_0, mainGMEM_szl_in_1, mainGMEM_szl_in_2, mainGMEM_szl_out);

  mem::GMEM_dec_spl mem_GMEM_dec_spl_inst(mainGMEM_dec_spl_in_0, mainGMEM_dec_spl_in_1, mainGMEM_dec_spl_in_2, mainGMEM_dec_spl_out);

  /* Define dataflow script */
  dataflow {
    0 -> const_main_0_0_;
    0 -> const_main_0_1_;
    1 -> const_main_1_0_;
    1 -> const_main_1_1_;
    50 -> const_main_50_0_;
    0 -> const_main_0_2_;
    1 -> const_main_1_2_;
    1 -> const_main_1_3_;
    100 -> const_main_100_0_;
    0 -> const_main_0_3_;
    1 -> const_main_1_4_;
    0 -> const_main_0_4_;
    1 -> const_main_1_5_;
    0 -> const_main_0_5_;
    1 -> const_main_1_6_;
    0 -> const_main_0_6_;
    1 -> const_main_1_7_;
    1 -> const_mainGMEM_compressed__1_0_;
    1 -> const_mainGMEM_compressed__1_1_;
    ~interStateSplit_mainGMEM_compressed_0_L -> interStateInv_mainGMEM_compressed_0;
    1 -> const_mainGMEM_compressed__1_2_;
    ~interEnablerMerge_mainGMEM_compressed_0 -> interInv_mainGMEM_compressed_0;
    0 -> const_mainGMEM_compressed__0_0_;
    1 -> const_mainGMEM_compressed__1_3_;
    ~loopXor_mainGMEM_compressed_0 -> loopInv_mainGMEM_compressed_0;
    1 -> intraEnabler_mainGMEM_compressed_0_source;
    intraEnabler_mainGMEM_compressed_0_source - intraEnabler_mainGMEM_compressed_0 -> intraEnabler_mainGMEM_compressed_0_sub;
    intraEnabler_mainGMEM_compressed_0_sub -> [6,1] intraEnabler_mainGMEM_compressed_0;
    1 -> const_mainGMEM_result__1_0_;
    1 -> const_mainGMEM_result__1_1_;
    ~interStateSplit_mainGMEM_result_0_L -> interStateInv_mainGMEM_result_0;
    1 -> const_mainGMEM_result__1_2_;
    ~interEnablerMerge_mainGMEM_result_0 -> interInv_mainGMEM_result_0;
    0 -> const_mainGMEM_result__0_0_;
    1 -> const_mainGMEM_result__1_3_;
    ~loopXor_mainGMEM_result_0 -> loopInv_mainGMEM_result_0;
    1 -> intraEnabler_mainGMEM_result_0_source;
    intraEnabler_mainGMEM_result_0_source - intraEnabler_mainGMEM_result_0 -> intraEnabler_mainGMEM_result_0_sub;
    intraEnabler_mainGMEM_result_0_sub -> [6,1] intraEnabler_mainGMEM_result_0;
    Merge_main_I3_ -> main_I4_;
    mainadpcm_mainGMEM_qq6_code6_table_USE -> main_I0_GMEM_qq6_code6_table_faked_0_USE;
    main_I0_GMEM_qq6_code6_table_faked_0_USE -> *;
    main_I0_GMEM_qq2_code2_table_faked_0 -> mainGMEM_qq2_code2_table_in_0;
    main_I0_GMEM_qq2_code2_table_faked_1 -> mainGMEM_qq2_code2_table_in_1;
    main_I0_GMEM_qq2_code2_table_faked_2 -> mainGMEM_qq2_code2_table_in_2;
    mainadpcm_mainGMEM_dec_sh_USE -> main_I0_GMEM_dec_sh_faked_0_USE;
    main_I0_GMEM_dec_sh_faked_0_USE -> *;
    mainGMEM_rh2_out -> main_I0_GMEM_rh2_faked_;
    main_I0_GMEM_dec_del_bpl_faked_ -> mainadpcm_mainGMEM_dec_del_bpl_out;
    mainadpcm_mainGMEM_result_in_1 -> main_I0_GMEM_result_faked_1;
    mainadpcm_mainGMEM_result_in_2 -> main_I0_GMEM_result_faked_2;
    mainadpcm_mainGMEM_xout2_in_0 -> main_I0_GMEM_xout2_faked_0;
    mainadpcm_mainGMEM_xout2_in_1 -> main_I0_GMEM_xout2_faked_1;
    mainadpcm_mainGMEM_xout2_in_2 -> main_I0_GMEM_xout2_faked_2;
    mainadpcm_mainGMEM_result_in_0 -> main_I0_GMEM_result_faked_0;
    main_I0_GMEM_dh_faked_ -> mainadpcm_mainGMEM_dh_out;
    main_I0_GMEM_dec_deth_faked_ -> mainadpcm_mainGMEM_dec_deth_out;
    mainadpcm_mainGMEM_wh_code_table_USE -> main_I0_GMEM_wh_code_table_faked_0_USE;
    main_I0_GMEM_wh_code_table_faked_0_USE -> *;
    mainGMEM_wl_code_table_out -> main_I0_GMEM_wl_code_table_faked_;
    interOutSplit_mainGMEM_compressed_0_R -> main_I6_;
    main_I0_GMEM_nbh_faked_ -> mainadpcm_mainGMEM_nbh_out;
    main_I0_GMEM_ah1_faked_0 -> mainGMEM_ah1_in_0;
    main_I0_GMEM_nbl_faked_0 -> mainGMEM_nbl_in_0;
    main_I0_GMEM_nbl_faked_1 -> mainGMEM_nbl_in_1;
    main_I0_GMEM_nbl_faked_2 -> mainGMEM_nbl_in_2;
    main_I0_GMEM_ah1_faked_2 -> mainGMEM_ah1_in_2;
    mainadpcm_mainGMEM_al2_in_0 -> main_I0_GMEM_al2_faked_0;
    main_I0_GMEM_ah1_faked_1 -> mainGMEM_ah1_in_1;
    mainGMEM_dec_dh_out -> main_I0_GMEM_dec_dh_faked_;
    mainadpcm_mainGMEM_al2_in_1 -> main_I0_GMEM_al2_faked_1;
    mainadpcm_mainGMEM_al2_in_2 -> main_I0_GMEM_al2_faked_2;
    main_I0_GMEM_dec_plt1_faked_ -> mainadpcm_mainGMEM_dec_plt1_out;
    main_I0_GMEM_delay_dhx_faked_0 -> mainGMEM_delay_dhx_in_0;
    main_I0_GMEM_delay_dhx_faked_1 -> mainGMEM_delay_dhx_in_1;
    main_I0_GMEM_delay_dhx_faked_2 -> mainGMEM_delay_dhx_in_2;
    mainadpcm_mainGMEM_xs_USE -> main_I0_GMEM_xs_faked_0_USE;
    main_I0_GMEM_xs_faked_0_USE -> *;
    main_I0_GMEM_xout2_faked_ -> mainadpcm_mainGMEM_xout2_out;
    mainadpcm_mainGMEM_dec_del_dhx_USE -> main_I0_GMEM_dec_del_dhx_faked_0_USE;
    main_I0_GMEM_dec_del_dhx_faked_0_USE -> *;
    mainGMEM_xout2_out -> main_I0_GMEM_xout2_faked_;
    main_I0_GMEM_quant26bt_pos_faked_ -> mainadpcm_mainGMEM_quant26bt_pos_out;
    mainGMEM_xs_out -> main_I0_GMEM_xs_faked_;
    mainGMEM_nbl_out -> main_I0_GMEM_nbl_faked_;
    mainGMEM_test_compressed_out -> main_I8_;
    int(main_I6_ = main_I8_) -> main_I9_;
    mainadpcm_mainGMEM_sh_in_1 -> main_I0_GMEM_sh_faked_1;
    mainadpcm_mainGMEM_sh_in_2 -> main_I0_GMEM_sh_faked_2;
    mainadpcm_mainGMEM_sh_in_0 -> main_I0_GMEM_sh_faked_0;
    mainadpcm_mainGMEM_plt1_in_1 -> main_I0_GMEM_plt1_faked_1;
    mainadpcm_mainGMEM_plt1_in_2 -> main_I0_GMEM_plt1_faked_2;
    mainadpcm_mainGMEM_plt1_in_0 -> main_I0_GMEM_plt1_faked_0;
    mainadpcm_mainGMEM_dec_plt_USE -> main_I0_GMEM_dec_plt_faked_0_USE;
    main_I0_GMEM_dec_plt_faked_0_USE -> *;
    mainadpcm_mainGMEM_compressed_USE -> main_I0_GMEM_compressed_faked_0_USE;
    main_I0_GMEM_dec_rlt1_faked_0 -> mainGMEM_dec_rlt1_in_0;
    main_I0_GMEM_dec_rlt1_faked_1 -> mainGMEM_dec_rlt1_in_1;
    main_I0_GMEM_dec_rlt1_faked_2 -> mainGMEM_dec_rlt1_in_2;
    mainGMEM_sph_out -> main_I0_GMEM_sph_faked_;
    main_I0_GMEM_dec_al1_faked_ -> mainadpcm_mainGMEM_dec_al1_out;
    mainadpcm_mainGMEM_eh_in_0 -> main_I0_GMEM_eh_faked_0;
    mainadpcm_mainGMEM_eh_in_1 -> main_I0_GMEM_eh_faked_1;
    mainadpcm_mainGMEM_eh_in_2 -> main_I0_GMEM_eh_faked_2;
    main_I0_GMEM_dec_dlt_faked_ -> mainadpcm_mainGMEM_dec_dlt_out;
    mainadpcm_mainGMEM_eh_USE -> main_I0_GMEM_eh_faked_0_USE;
    main_I0_GMEM_eh_faked_0_USE -> *;
    main_I0_GMEM_dec_ah1_faked_0 -> mainGMEM_dec_ah1_in_0;
    main_I0_GMEM_dec_ah1_faked_1 -> mainGMEM_dec_ah1_in_1;
    main_I0_GMEM_dec_ah1_faked_2 -> mainGMEM_dec_ah1_in_2;
    main_I0_GMEM_dec_nbl_faked_1 -> mainGMEM_dec_nbl_in_1;
    mainGMEM_al2_out -> main_I0_GMEM_al2_faked_;
    main_I0_GMEM_dec_nbl_faked_2 -> mainGMEM_dec_nbl_in_2;
    main_I0_GMEM_dec_nbl_faked_0 -> mainGMEM_dec_nbl_in_0;
    mainGMEM_dec_rlt_out -> main_I0_GMEM_dec_rlt_faked_;
    mainadpcm_mainGMEM_ph2_USE -> main_I0_GMEM_ph2_faked_0_USE;
    main_I0_GMEM_ph2_faked_0_USE -> *;
    main_I0_GMEM_szl_faked_ -> mainadpcm_mainGMEM_szl_out;
    mainadpcm_mainGMEM_dec_szl_in_0 -> main_I0_GMEM_dec_szl_faked_0;
    mainadpcm_mainGMEM_dec_szl_in_2 -> main_I0_GMEM_dec_szl_faked_2;
    mainadpcm_mainGMEM_dec_szl_in_1 -> main_I0_GMEM_dec_szl_faked_1;
    mainGMEM_decis_levl_in_0 -> GMEM_decis_levl_in_0;
    GMEM_decis_levl_in_0 -> *;
    mainGMEM_decis_levl_in_2 -> GMEM_decis_levl_in_2;
    GMEM_decis_levl_in_2 -> *;
    mainGMEM_dec_dlt_out -> main_I0_GMEM_dec_dlt_faked_;
    main_I0_GMEM_dec_del_bpl_faked_0 -> mainGMEM_dec_del_bpl_in_0;
    main_I0_GMEM_dec_del_bpl_faked_1 -> mainGMEM_dec_del_bpl_in_1;
    main_I0_GMEM_dec_del_bpl_faked_2 -> mainGMEM_dec_del_bpl_in_2;
    main_I0_GMEM_plt2_faked_0 -> mainGMEM_plt2_in_0;
    main_I0_GMEM_plt2_faked_1 -> mainGMEM_plt2_in_1;
    main_I0_GMEM_plt2_faked_2 -> mainGMEM_plt2_in_2;
    mainadpcm_mainGMEM_xs_in_0 -> main_I0_GMEM_xs_faked_0;
    mainadpcm_mainGMEM_xs_in_1 -> main_I0_GMEM_xs_faked_1;
    mainadpcm_mainGMEM_xs_in_2 -> main_I0_GMEM_xs_faked_2;
    mainadpcm_mainGMEM_plt_in_0 -> main_I0_GMEM_plt_faked_0;
    mainadpcm_mainGMEM_plt_in_1 -> main_I0_GMEM_plt_faked_1;
    mainadpcm_mainGMEM_plt_in_2 -> main_I0_GMEM_plt_faked_2;
    mainadpcm_mainGMEM_yh_USE -> main_I0_GMEM_yh_faked_0_USE;
    main_I0_GMEM_yh_faked_0_USE -> *;
    const_main_1_5_ -> mainGMEM_test_compressed_in_0;
    main_I4_ -> mainGMEM_test_compressed_in_1;
    const_main_0_4_ -> mainGMEM_test_compressed_in_2;
    mainGMEM_decis_levl_out -> main_I0_GMEM_decis_levl_faked_;
    mainGMEM_dec_del_dhx_out -> main_I0_GMEM_dec_del_dhx_faked_;
    main_I0_GMEM_sh_faked_ -> mainadpcm_mainGMEM_sh_out;
    mainadpcm_mainGMEM_ilb_table_in_0 -> main_I0_GMEM_ilb_table_faked_0;
    mainadpcm_mainGMEM_ilb_table_in_1 -> main_I0_GMEM_ilb_table_faked_1;
    mainadpcm_mainGMEM_ilb_table_in_2 -> main_I0_GMEM_ilb_table_faked_2;
    mainadpcm_mainGMEM_plt2_in_0 -> main_I0_GMEM_plt2_faked_0;
    mainadpcm_mainGMEM_plt2_in_1 -> main_I0_GMEM_plt2_faked_1;
    mainadpcm_mainGMEM_plt2_in_2 -> main_I0_GMEM_plt2_faked_2;
    Merge_main_I19_ -> main_I20_;
    mainadpcm_mainGMEM_xd_USE -> main_I0_GMEM_xd_faked_0_USE;
    main_I0_GMEM_xd_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_ph1_in_0 -> main_I0_GMEM_dec_ph1_faked_0;
    mainadpcm_mainGMEM_dec_ph1_in_1 -> main_I0_GMEM_dec_ph1_faked_1;
    mainadpcm_mainGMEM_dec_ph1_in_2 -> main_I0_GMEM_dec_ph1_faked_2;
    mainadpcm_mainGMEM_dec_sph_in_0 -> main_I0_GMEM_dec_sph_faked_0;
    mainadpcm_mainGMEM_dec_sph_in_1 -> main_I0_GMEM_dec_sph_faked_1;
    mainadpcm_mainGMEM_dec_sph_in_2 -> main_I0_GMEM_dec_sph_faked_2;
    main_I0_GMEM_wh_code_table_faked_ -> mainadpcm_mainGMEM_wh_code_table_out;
    mainGMEM_h_in_0 -> GMEM_h_in_0;
    GMEM_h_in_0 -> *;
    mainGMEM_h_in_2 -> GMEM_h_in_2;
    GMEM_h_in_2 -> *;
    mainGMEM_plt2_out -> main_I0_GMEM_plt2_faked_;
    interOutSplit_mainGMEM_result_0_R -> main_I22_;
    main_I0_GMEM_ph2_faked_0 -> mainGMEM_ph2_in_0;
    main_I0_GMEM_ph2_faked_1 -> mainGMEM_ph2_in_1;
    main_I0_GMEM_ph2_faked_2 -> mainGMEM_ph2_in_2;
    mainadpcm_mainGMEM_ilb_table_USE -> main_I0_GMEM_ilb_table_faked_0_USE;
    main_I0_GMEM_ilb_table_faked_0_USE -> *;
    main_I0_GMEM_dl_faked_ -> mainadpcm_mainGMEM_dl_out;
    main_I0_GMEM_dec_detl_faked_ -> mainadpcm_mainGMEM_dec_detl_out;
    mainGMEM_ilr_out -> main_I0_GMEM_ilr_faked_;
    mainadpcm_mainGMEM_xd_in_0 -> main_I0_GMEM_xd_faked_0;
    mainadpcm_mainGMEM_xd_in_1 -> main_I0_GMEM_xd_faked_1;
    mainadpcm_mainGMEM_xd_in_2 -> main_I0_GMEM_xd_faked_2;
    main_I0_GMEM_nbl_faked_ -> mainadpcm_mainGMEM_nbl_out;
    mainadpcm_mainGMEM_dlt_in_0 -> main_I0_GMEM_dlt_faked_0;
    mainadpcm_mainGMEM_dlt_in_1 -> main_I0_GMEM_dlt_faked_1;
    mainadpcm_mainGMEM_dlt_in_2 -> main_I0_GMEM_dlt_faked_2;
    mainGMEM_test_result_out -> main_I24_;
    main_I0_GMEM_ph2_faked_ -> mainadpcm_mainGMEM_ph2_out;
    mainadpcm_mainGMEM_dec_plt1_in_0 -> main_I0_GMEM_dec_plt1_faked_0;
    mainadpcm_mainGMEM_dec_plt1_in_1 -> main_I0_GMEM_dec_plt1_faked_1;
    mainadpcm_mainGMEM_dec_plt1_in_2 -> main_I0_GMEM_dec_plt1_faked_2;
    main_I0_GMEM_rl_faked_0 -> mainGMEM_rl_in_0;
    main_I0_GMEM_rl_faked_1 -> mainGMEM_rl_in_1;
    main_I0_GMEM_rl_faked_2 -> mainGMEM_rl_in_2;
    mainadpcm_mainGMEM_dec_rh2_USE -> main_I0_GMEM_dec_rh2_faked_0_USE;
    main_I0_GMEM_dec_rh2_faked_0_USE -> *;
    int(main_I22_ = main_I24_) -> main_I25_;
    mainGMEM_ilb_table_out -> main_I0_GMEM_ilb_table_faked_;
    mainGMEM_deth_out -> main_I0_GMEM_deth_faked_;
    mainGMEM_accumc_out -> main_I0_GMEM_accumc_faked_;
    mainadpcm_mainGMEM_deth_in_0 -> main_I0_GMEM_deth_faked_0;
    mainadpcm_mainGMEM_deth_in_1 -> main_I0_GMEM_deth_faked_1;
    mainadpcm_mainGMEM_deth_in_2 -> main_I0_GMEM_deth_faked_2;
    main_I0_GMEM_delay_bph_faked_0 -> mainGMEM_delay_bph_in_0;
    main_I0_GMEM_delay_bph_faked_1 -> mainGMEM_delay_bph_in_1;
    mainGMEM_qq6_code6_table_in_0 -> GMEM_qq6_code6_table_in_0;
    GMEM_qq6_code6_table_in_0 -> *;
    mainGMEM_qq6_code6_table_in_2 -> GMEM_qq6_code6_table_in_2;
    GMEM_qq6_code6_table_in_2 -> *;
    main_I0_GMEM_compressed_faked_ -> mainadpcm_mainGMEM_compressed_out;
    main_I0_GMEM_delay_bph_faked_2 -> mainGMEM_delay_bph_in_2;
    main_I0_GMEM_dec_rlt2_faked_ -> mainadpcm_mainGMEM_dec_rlt2_out;
    mainadpcm_mainGMEM_h_in_0 -> main_I0_GMEM_h_faked_0;
    mainadpcm_mainGMEM_h_in_1 -> main_I0_GMEM_h_faked_1;
    mainadpcm_mainGMEM_h_in_2 -> main_I0_GMEM_h_faked_2;
    sig_Merge_main_I18__main_I25__L + const_main_1_2_ -> main_I27_;
    mainadpcm_mainGMEM_xout2_USE -> main_I0_GMEM_xout2_faked_0_USE;
    main_I0_GMEM_xout2_faked_0_USE -> *;
    main_I0_GMEM_dec_ph2_faked_0 -> mainGMEM_dec_ph2_in_0;
    main_I0_GMEM_dec_ph2_faked_1 -> mainGMEM_dec_ph2_in_1;
    main_I0_GMEM_dec_ph2_faked_2 -> mainGMEM_dec_ph2_in_2;
    mainadpcm_mainGMEM_decis_levl_USE -> main_I0_GMEM_decis_levl_faked_0_USE;
    main_I0_GMEM_decis_levl_faked_0_USE -> *;
    mainadpcm_mainGMEM_ah2_USE -> main_I0_GMEM_ah2_faked_0_USE;
    main_I0_GMEM_ah2_faked_0_USE -> *;
    mainGMEM_ph_out -> main_I0_GMEM_ph_faked_;
    mainadpcm_mainGMEM_dec_nbh_USE -> main_I0_GMEM_dec_nbh_faked_0_USE;
    main_I0_GMEM_dec_nbh_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_ph2_in_0 -> main_I0_GMEM_dec_ph2_faked_0;
    mainadpcm_mainGMEM_dec_ph2_in_1 -> main_I0_GMEM_dec_ph2_faked_1;
    mainGMEM_dec_sl_out -> main_I0_GMEM_dec_sl_faked_;
    mainadpcm_mainGMEM_test_data_in_1 -> main_I0_GMEM_test_data_faked_1;
    mainadpcm_mainGMEM_dec_ph2_in_2 -> main_I0_GMEM_dec_ph2_faked_2;
    mainadpcm_mainGMEM_test_data_in_2 -> main_I0_GMEM_test_data_faked_2;
    mainadpcm_mainGMEM_test_data_in_0 -> main_I0_GMEM_test_data_faked_0;
    main_I0_GMEM_dec_szh_faked_ -> mainadpcm_mainGMEM_dec_szh_out;
    mainGMEM_dec_ah1_out -> main_I0_GMEM_dec_ah1_faked_;
    main_I0_GMEM_ah2_faked_ -> mainadpcm_mainGMEM_ah2_out;
    interStateMerge_mainGMEM_result_0 & interInv_mainGMEM_result_0 -> interAnd_mainGMEM_result_0;
    mainadpcm_mainGMEM_dec_ah1_in_0 -> main_I0_GMEM_dec_ah1_faked_0;
    mainadpcm_mainGMEM_dec_ah1_in_1 -> main_I0_GMEM_dec_ah1_faked_1;
    mainadpcm_mainGMEM_dec_ah1_in_2 -> main_I0_GMEM_dec_ah1_faked_2;
    main_I0_GMEM_deth_faked_ -> mainadpcm_mainGMEM_deth_out;
    mainadpcm_mainGMEM_nbl_USE -> main_I0_GMEM_nbl_faked_0_USE;
    main_I0_GMEM_nbl_faked_0_USE -> *;
    mainadpcm_mainGMEM_rh1_USE -> main_I0_GMEM_rh1_faked_0_USE;
    main_I0_GMEM_rh1_faked_0_USE -> *;
    mainGMEM_delay_bph_out -> main_I0_GMEM_delay_bph_faked_;
    mainadpcm_mainGMEM_delay_bpl_USE -> main_I0_GMEM_delay_bpl_faked_0_USE;
    main_I0_GMEM_delay_bpl_faked_0_USE -> *;
    main_I0_GMEM_plt1_faked_ -> mainadpcm_mainGMEM_plt1_out;
    mainadpcm_mainGMEM_dec_ph_USE -> main_I0_GMEM_dec_ph_faked_0_USE;
    main_I0_GMEM_dec_ph_faked_0_USE -> *;
    main_I0_GMEM_rh1_faked_0 -> mainGMEM_rh1_in_0;
    main_I0_GMEM_rh1_faked_1 -> mainGMEM_rh1_in_1;
    main_I0_GMEM_rh1_faked_2 -> mainGMEM_rh1_in_2;
    main_I0_GMEM_al1_faked_0 -> mainGMEM_al1_in_0;
    main_I0_GMEM_al1_faked_1 -> mainGMEM_al1_in_1;
    main_I0_GMEM_al1_faked_2 -> mainGMEM_al1_in_2;
    mainGMEM_tqmf_out -> main_I0_GMEM_tqmf_faked_;
    main_I0_GMEM_rlt2_faked_0 -> mainGMEM_rlt2_in_0;
    main_I0_GMEM_rlt2_faked_1 -> mainGMEM_rlt2_in_1;
    main_I0_GMEM_rlt2_faked_2 -> mainGMEM_rlt2_in_2;
    main_I0_GMEM_rh1_faked_ -> mainadpcm_mainGMEM_rh1_out;
    mainadpcm_mainGMEM_dec_plt2_in_0 -> main_I0_GMEM_dec_plt2_faked_0;
    mainadpcm_mainGMEM_dec_plt2_in_1 -> main_I0_GMEM_dec_plt2_faked_1;
    mainadpcm_mainGMEM_dec_plt2_in_2 -> main_I0_GMEM_dec_plt2_faked_2;
    mainadpcm_mainGMEM_dec_plt2_USE -> main_I0_GMEM_dec_plt2_faked_0_USE;
    main_I0_GMEM_dec_plt2_faked_0_USE -> *;
    main_I0_GMEM_dec_rlt_faked_ -> mainadpcm_mainGMEM_dec_rlt_out;
    mainadpcm_mainGMEM_accumc_in_1 -> main_I0_GMEM_accumc_faked_1;
    mainadpcm_mainGMEM_accumc_in_2 -> main_I0_GMEM_accumc_faked_2;
    mainadpcm_mainGMEM_accumc_in_0 -> main_I0_GMEM_accumc_faked_0;
    mainadpcm_mainGMEM_nbl_in_0 -> main_I0_GMEM_nbl_faked_0;
    mainadpcm_mainGMEM_nbl_in_1 -> main_I0_GMEM_nbl_faked_1;
    mainadpcm_mainGMEM_rl_in_0 -> main_I0_GMEM_rl_faked_0;
    mainadpcm_mainGMEM_rl_in_1 -> main_I0_GMEM_rl_faked_1;
    mainadpcm_mainGMEM_rl_in_2 -> main_I0_GMEM_rl_faked_2;
    mainadpcm_mainGMEM_nbl_in_2 -> main_I0_GMEM_nbl_faked_2;
    mainGMEM_qq4_code4_table_in_0 -> GMEM_qq4_code4_table_in_0;
    GMEM_qq4_code4_table_in_0 -> *;
    mainGMEM_qq4_code4_table_in_2 -> GMEM_qq4_code4_table_in_2;
    GMEM_qq4_code4_table_in_2 -> *;
    mainadpcm_mainGMEM_delay_dhx_USE -> main_I0_GMEM_delay_dhx_faked_0_USE;
    main_I0_GMEM_delay_dhx_faked_0_USE -> *;
    main_I0_GMEM_sl_faked_ -> mainadpcm_mainGMEM_sl_out;
    mainadpcm_mainGMEM_dl_in_0 -> main_I0_GMEM_dl_faked_0;
    mainadpcm_mainGMEM_dl_in_1 -> main_I0_GMEM_dl_faked_1;
    mainadpcm_mainGMEM_dl_in_2 -> main_I0_GMEM_dl_faked_2;
    mainadpcm_mainGMEM_dec_detl_USE -> main_I0_GMEM_dec_detl_faked_0_USE;
    main_I0_GMEM_dec_detl_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_del_bph_in_0 -> main_I0_GMEM_dec_del_bph_faked_0;
    interArgMerge_mainGMEM_compressed_1_0 -> mainGMEM_compressed_in_1;
    main_I0_GMEM_dec_rh1_faked_0 -> mainGMEM_dec_rh1_in_0;
    interArgMerge_mainGMEM_compressed_2_0 -> mainGMEM_compressed_in_2;
    mainGMEM_plt_out -> main_I0_GMEM_plt_faked_;
    mainadpcm_mainGMEM_dec_del_bph_in_2 -> main_I0_GMEM_dec_del_bph_faked_2;
    main_I0_GMEM_dec_rh1_faked_1 -> mainGMEM_dec_rh1_in_1;
    main_I0_GMEM_dec_rh1_faked_2 -> mainGMEM_dec_rh1_in_2;
    interArgMerge_mainGMEM_compressed_0_0 -> mainGMEM_compressed_in_0;
    mainGMEM_dec_ph1_out -> main_I0_GMEM_dec_ph1_faked_;
    mainadpcm_mainGMEM_dec_del_bph_in_1 -> main_I0_GMEM_dec_del_bph_faked_1;
    main_I0_GMEM_dec_sh_faked_0 -> mainGMEM_dec_sh_in_0;
    main_I0_GMEM_dec_sh_faked_1 -> mainGMEM_dec_sh_in_1;
    main_I0_GMEM_dec_sh_faked_2 -> mainGMEM_dec_sh_in_2;
    main_I0_GMEM_dec_al1_faked_0 -> mainGMEM_dec_al1_in_0;
    main_I0_GMEM_dec_al1_faked_1 -> mainGMEM_dec_al1_in_1;
    main_I0_GMEM_dec_al1_faked_2 -> mainGMEM_dec_al1_in_2;
    main_I0_GMEM_dec_nbh_faked_ -> mainadpcm_mainGMEM_dec_nbh_out;
    mainadpcm_mainGMEM_dec_ah2_in_0 -> main_I0_GMEM_dec_ah2_faked_0;
    mainadpcm_mainGMEM_dec_ah2_in_1 -> main_I0_GMEM_dec_ah2_faked_1;
    mainadpcm_mainGMEM_dec_ah2_in_2 -> main_I0_GMEM_dec_ah2_faked_2;
    main_I0_GMEM_dlt_faked_0 -> mainGMEM_dlt_in_0;
    main_I0_GMEM_dlt_faked_1 -> mainGMEM_dlt_in_1;
    main_I0_GMEM_dlt_faked_2 -> mainGMEM_dlt_in_2;
    mainadpcm_mainGMEM_rh1_in_0 -> main_I0_GMEM_rh1_faked_0;
    mainadpcm_mainGMEM_rh1_in_1 -> main_I0_GMEM_rh1_faked_1;
    mainadpcm_mainGMEM_rh1_in_2 -> main_I0_GMEM_rh1_faked_2;
    mainadpcm_mainGMEM_rl_USE -> main_I0_GMEM_rl_faked_0_USE;
    main_I0_GMEM_rl_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_rlt_in_0 -> main_I0_GMEM_dec_rlt_faked_0;
    mainadpcm_mainGMEM_dec_rlt_in_1 -> main_I0_GMEM_dec_rlt_faked_1;
    mainadpcm_mainGMEM_dec_rlt_in_2 -> main_I0_GMEM_dec_rlt_faked_2;
    loopCondSelectMerge_mainGMEM_result_0 | loopInit_mainGMEM_result_0 -> loopOr_mainGMEM_result_0;
    mainadpcm_mainGMEM_plt2_USE -> main_I0_GMEM_plt2_faked_0_USE;
    main_I0_GMEM_plt2_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_deth_in_0 -> main_I0_GMEM_dec_deth_faked_0;
    mainadpcm_mainGMEM_dec_deth_in_1 -> main_I0_GMEM_dec_deth_faked_1;
    mainadpcm_mainGMEM_dec_deth_in_2 -> main_I0_GMEM_dec_deth_faked_2;
    mainGMEM_spl_out -> main_I0_GMEM_spl_faked_;
    mainadpcm_mainGMEM_decis_levl_in_0 -> main_I0_GMEM_decis_levl_faked_0;
    mainadpcm_mainGMEM_decis_levl_in_1 -> main_I0_GMEM_decis_levl_faked_1;
    mainadpcm_mainGMEM_decis_levl_in_2 -> main_I0_GMEM_decis_levl_faked_2;
    main_I0_GMEM_ilb_table_faked_0 -> mainGMEM_ilb_table_in_0;
    main_I0_GMEM_ilb_table_faked_1 -> mainGMEM_ilb_table_in_1;
    main_I0_GMEM_ilb_table_faked_2 -> mainGMEM_ilb_table_in_2;
    mainadpcm_mainGMEM_dec_spl_USE -> main_I0_GMEM_dec_spl_faked_0_USE;
    main_I0_GMEM_dec_spl_faked_0_USE -> *;
    mainadpcm_mainGMEM_accumd_in_0 -> main_I0_GMEM_accumd_faked_0;
    mainadpcm_mainGMEM_accumd_in_1 -> main_I0_GMEM_accumd_faked_1;
    mainadpcm_mainGMEM_accumd_in_2 -> main_I0_GMEM_accumd_faked_2;
    mainadpcm_mainGMEM_accumd_USE -> main_I0_GMEM_accumd_faked_0_USE;
    main_I0_GMEM_accumd_faked_0_USE -> *;
    mainGMEM_qq2_code2_table_in_0 -> GMEM_qq2_code2_table_in_0;
    GMEM_qq2_code2_table_in_0 -> *;
    mainGMEM_qq2_code2_table_in_2 -> GMEM_qq2_code2_table_in_2;
    GMEM_qq2_code2_table_in_2 -> *;
    mainadpcm_mainGMEM_detl_USE -> main_I0_GMEM_detl_faked_0_USE;
    main_I0_GMEM_detl_faked_0_USE -> *;
    main_I0_GMEM_dec_dh_faked_0 -> mainGMEM_dec_dh_in_0;
    main_I0_GMEM_dec_dh_faked_1 -> mainGMEM_dec_dh_in_1;
    main_I0_GMEM_dec_dh_faked_2 -> mainGMEM_dec_dh_in_2;
    mainadpcm_mainGMEM_sl_in_0 -> main_I0_GMEM_sl_faked_0;
    mainadpcm_mainGMEM_sl_in_1 -> main_I0_GMEM_sl_faked_1;
    mainadpcm_mainGMEM_sl_in_2 -> main_I0_GMEM_sl_faked_2;
    mainadpcm_mainGMEM_dec_szl_USE -> main_I0_GMEM_dec_szl_faked_0_USE;
    main_I0_GMEM_dec_szl_faked_0_USE -> *;
    main_I0_GMEM_dec_dlt_faked_0 -> mainGMEM_dec_dlt_in_0;
    main_I0_GMEM_dec_dlt_faked_1 -> mainGMEM_dec_dlt_in_1;
    main_I0_GMEM_dec_dlt_faked_2 -> mainGMEM_dec_dlt_in_2;
    mainGMEM_dec_rlt2_out -> main_I0_GMEM_dec_rlt2_faked_;
    mainGMEM_rh_out -> main_I0_GMEM_rh_faked_;
    interOutSplit_mainGMEM_result_0_L -> main_I0_GMEM_result_faked_;
    mainadpcm_mainGMEM_el_in_0 -> main_I0_GMEM_el_faked_0;
    mainadpcm_mainGMEM_el_in_1 -> main_I0_GMEM_el_faked_1;
    mainadpcm_mainGMEM_el_in_2 -> main_I0_GMEM_el_faked_2;
    mainadpcm_mainGMEM_szh_in_0 -> main_I0_GMEM_szh_faked_0;
    mainadpcm_mainGMEM_szh_in_1 -> main_I0_GMEM_szh_faked_1;
    mainadpcm_mainGMEM_szh_in_2 -> main_I0_GMEM_szh_faked_2;
    main_I0_GMEM_xout2_faked_0 -> mainGMEM_xout2_in_0;
    main_I0_GMEM_xout2_faked_1 -> mainGMEM_xout2_in_1;
    main_I0_GMEM_xout2_faked_2 -> mainGMEM_xout2_in_2;
    main_I0_GMEM_dec_szl_faked_ -> mainadpcm_mainGMEM_dec_szl_out;
    main_I0_GMEM_detl_faked_ -> mainadpcm_mainGMEM_detl_out;
    main_I0_GMEM_deth_faked_0 -> mainGMEM_deth_in_0;
    main_I0_GMEM_deth_faked_1 -> mainGMEM_deth_in_1;
    main_I0_GMEM_deth_faked_2 -> mainGMEM_deth_in_2;
    mainadpcm_mainGMEM_rh2_in_0 -> main_I0_GMEM_rh2_faked_0;
    mainadpcm_mainGMEM_rh2_in_1 -> main_I0_GMEM_rh2_faked_1;
    mainadpcm_mainGMEM_rh2_in_2 -> main_I0_GMEM_rh2_faked_2;
    main_I0_GMEM_delay_bpl_faked_0 -> mainGMEM_delay_bpl_in_0;
    main_I0_GMEM_delay_bpl_faked_1 -> mainGMEM_delay_bpl_in_1;
    main_I0_GMEM_delay_bpl_faked_2 -> mainGMEM_delay_bpl_in_2;
    main_I0_GMEM_tqmf_faked_0 -> mainGMEM_tqmf_in_0;
    main_I0_GMEM_tqmf_faked_1 -> mainGMEM_tqmf_in_1;
    main_I0_GMEM_tqmf_faked_2 -> mainGMEM_tqmf_in_2;
    main_I0_GMEM_wl_code_table_faked_0 -> mainGMEM_wl_code_table_in_0;
    main_I0_GMEM_wl_code_table_faked_1 -> mainGMEM_wl_code_table_in_1;
    main_I0_GMEM_wl_code_table_faked_2 -> mainGMEM_wl_code_table_in_2;
    mainadpcm_mainGMEM_ih_in_0 -> main_I0_GMEM_ih_faked_0;
    mainadpcm_mainGMEM_ih_in_1 -> main_I0_GMEM_ih_faked_1;
    mainadpcm_mainGMEM_ih_in_2 -> main_I0_GMEM_ih_faked_2;
    mainGMEM_dec_plt1_out -> main_I0_GMEM_dec_plt1_faked_;
    main_I0_GMEM_yh_faked_ -> mainadpcm_mainGMEM_yh_out;
    mainadpcm_mainGMEM_dec_del_dhx_in_0 -> main_I0_GMEM_dec_del_dhx_faked_0;
    mainadpcm_mainGMEM_dec_del_dhx_in_1 -> main_I0_GMEM_dec_del_dhx_faked_1;
    mainadpcm_mainGMEM_dec_del_dhx_in_2 -> main_I0_GMEM_dec_del_dhx_faked_2;
    main_I0_GMEM_rlt2_faked_ -> mainadpcm_mainGMEM_rlt2_out;
    main_I0_GMEM_accumd_faked_ -> mainadpcm_mainGMEM_accumd_out;
    interStateMerge_mainGMEM_compressed_0 & interInv_mainGMEM_compressed_0 -> interAnd_mainGMEM_compressed_0;
    main_I0_GMEM_al2_faked_ -> mainadpcm_mainGMEM_al2_out;
    main_I0_GMEM_accumc_faked_0 -> mainGMEM_accumc_in_0;
    main_I0_GMEM_accumc_faked_1 -> mainGMEM_accumc_in_1;
    main_I0_GMEM_accumc_faked_2 -> mainGMEM_accumc_in_2;
    mainadpcm_mainGMEM_dec_al1_USE -> main_I0_GMEM_dec_al1_faked_0_USE;
    main_I0_GMEM_dec_al1_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_rlt1_USE -> main_I0_GMEM_dec_rlt1_faked_0_USE;
    main_I0_GMEM_dec_rlt1_faked_0_USE -> *;
    main_I0_GMEM_decis_levl_faked_0 -> mainGMEM_decis_levl_in_0;
    main_I0_GMEM_decis_levl_faked_1 -> mainGMEM_decis_levl_in_1;
    main_I0_GMEM_decis_levl_faked_2 -> mainGMEM_decis_levl_in_2;
    mainGMEM_dec_szh_out -> main_I0_GMEM_dec_szh_faked_;
    mainGMEM_sh_out -> main_I0_GMEM_sh_faked_;
    mainadpcm_mainGMEM_dlt_USE -> main_I0_GMEM_dlt_faked_0_USE;
    main_I0_GMEM_dlt_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_spl_in_0 -> main_I0_GMEM_dec_spl_faked_0;
    mainadpcm_mainGMEM_dec_spl_in_1 -> main_I0_GMEM_dec_spl_faked_1;
    mainadpcm_mainGMEM_dec_spl_in_2 -> main_I0_GMEM_dec_spl_faked_2;
    mainadpcm_mainGMEM_dec_del_dltx_USE -> main_I0_GMEM_dec_del_dltx_faked_0_USE;
    main_I0_GMEM_dec_del_dltx_faked_0_USE -> *;
    mainGMEM_test_compressed_in_0 -> GMEM_test_compressed_in_0;
    GMEM_test_compressed_in_0 -> *;
    mainGMEM_test_compressed_in_2 -> GMEM_test_compressed_in_2;
    GMEM_test_compressed_in_2 -> *;
    mainGMEM_detl_out -> main_I0_GMEM_detl_faked_;
    Merge_main_I19_ + const_main_1_3_ -> main_I30_;
    main_I0_GMEM_dec_nbl_faked_ -> mainadpcm_mainGMEM_dec_nbl_out;
    main_I0_GMEM_plt_faked_ -> mainadpcm_mainGMEM_plt_out;
    main_I0_GMEM_dec_ph2_faked_ -> mainadpcm_mainGMEM_dec_ph2_out;
    mainadpcm_mainGMEM_dec_sl_USE -> main_I0_GMEM_dec_sl_faked_0_USE;
    main_I0_GMEM_dec_sl_faked_0_USE -> *;
    mainGMEM_rlt_out -> main_I0_GMEM_rlt_faked_;
    int(main_I30_ < const_main_100_0_) -> main_I31_;
    mainGMEM_dec_rh1_out -> main_I0_GMEM_dec_rh1_faked_;
    mainadpcm_mainGMEM_xh_in_0 -> main_I0_GMEM_xh_faked_0;
    mainadpcm_mainGMEM_xh_in_1 -> main_I0_GMEM_xh_faked_1;
    mainadpcm_mainGMEM_xh_in_2 -> main_I0_GMEM_xh_faked_2;
    mainGMEM_dlt_out -> main_I0_GMEM_dlt_faked_;
    main_I0_GMEM_dec_del_dltx_faked_ -> mainadpcm_mainGMEM_dec_del_dltx_out;
    main_I0_GMEM_ph_faked_0 -> mainGMEM_ph_in_0;
    main_I0_GMEM_ph_faked_1 -> mainGMEM_ph_in_1;
    main_I0_GMEM_ph_faked_2 -> mainGMEM_ph_in_2;
    mainadpcm_mainGMEM_rlt_USE -> main_I0_GMEM_rlt_faked_0_USE;
    main_I0_GMEM_rlt_faked_0_USE -> *;
    main_I0_GMEM_dec_sl_faked_0 -> mainGMEM_dec_sl_in_0;
    main_I0_GMEM_dec_sl_faked_1 -> mainGMEM_dec_sl_in_1;
    main_I0_GMEM_dec_sl_faked_2 -> mainGMEM_dec_sl_in_2;
    mainadpcm_mainGMEM_rlt1_USE -> main_I0_GMEM_rlt1_faked_0_USE;
    main_I0_GMEM_rlt1_faked_0_USE -> *;
    mainadpcm_mainGMEM_detl_in_0 -> main_I0_GMEM_detl_faked_0;
    mainadpcm_mainGMEM_detl_in_1 -> main_I0_GMEM_detl_faked_1;
    mainadpcm_mainGMEM_detl_in_2 -> main_I0_GMEM_detl_faked_2;
    main_I0_GMEM_dec_dh_faked_ -> mainadpcm_mainGMEM_dec_dh_out;
    mainGMEM_delay_bpl_out -> main_I0_GMEM_delay_bpl_faked_;
    mainGMEM_dh_out -> main_I0_GMEM_dh_faked_;
    mainadpcm_mainGMEM_quant26bt_pos_USE -> main_I0_GMEM_quant26bt_pos_faked_0_USE;
    main_I0_GMEM_quant26bt_pos_faked_0_USE -> *;
    main_I0_GMEM_dec_ah2_faked_ -> mainadpcm_mainGMEM_dec_ah2_out;
    mainadpcm_mainGMEM_el_USE -> main_I0_GMEM_el_faked_0_USE;
    main_I0_GMEM_el_faked_0_USE -> *;
    mainGMEM_wh_code_table_in_0 -> GMEM_wh_code_table_in_0;
    GMEM_wh_code_table_in_0 -> *;
    mainGMEM_wh_code_table_in_2 -> GMEM_wh_code_table_in_2;
    GMEM_wh_code_table_in_2 -> *;
    mainadpcm_mainGMEM_dec_ph2_USE -> main_I0_GMEM_dec_ph2_faked_0_USE;
    main_I0_GMEM_dec_ph2_faked_0_USE -> *;
    main_I0_GMEM_h_faked_ -> mainadpcm_mainGMEM_h_out;
    mainGMEM_dec_al1_out -> main_I0_GMEM_dec_al1_faked_;
    main_I0_GMEM_dec_rh1_faked_ -> mainadpcm_mainGMEM_dec_rh1_out;
    interArgMerge_mainGMEM_result_0_0 -> mainGMEM_result_in_0;
    interArgMerge_mainGMEM_result_1_0 -> mainGMEM_result_in_1;
    interArgMerge_mainGMEM_result_2_0 -> mainGMEM_result_in_2;
    main_I0_GMEM_qq6_code6_table_faked_ -> mainadpcm_mainGMEM_qq6_code6_table_out;
    mainGMEM_wh_code_table_out -> main_I0_GMEM_wh_code_table_faked_;
    mainadpcm_mainGMEM_dh_USE -> main_I0_GMEM_dh_faked_0_USE;
    main_I0_GMEM_dh_faked_0_USE -> *;
    mainGMEM_xd_out -> main_I0_GMEM_xd_faked_;
    main_I0_GMEM_dec_plt2_faked_0 -> mainGMEM_dec_plt2_in_0;
    main_I0_GMEM_dec_plt2_faked_1 -> mainGMEM_dec_plt2_in_1;
    main_I0_GMEM_dec_plt2_faked_2 -> mainGMEM_dec_plt2_in_2;
    mainGMEM_accumd_out -> main_I0_GMEM_accumd_faked_;
    mainadpcm_mainGMEM_ih_USE -> main_I0_GMEM_ih_faked_0_USE;
    main_I0_GMEM_ih_faked_0_USE -> *;
    mainadpcm_mainGMEM_quant26bt_neg_in_0 -> main_I0_GMEM_quant26bt_neg_faked_0;
    mainadpcm_mainGMEM_yh_in_0 -> main_I0_GMEM_yh_faked_0;
    mainadpcm_mainGMEM_yh_in_1 -> main_I0_GMEM_yh_faked_1;
    mainadpcm_mainGMEM_yh_in_2 -> main_I0_GMEM_yh_faked_2;
    mainadpcm_mainGMEM_quant26bt_neg_in_1 -> main_I0_GMEM_quant26bt_neg_faked_1;
    mainadpcm_mainGMEM_quant26bt_neg_in_2 -> main_I0_GMEM_quant26bt_neg_faked_2;
    main_I0_GMEM_test_data_faked_0 -> mainGMEM_test_data_in_0;
    main_I0_GMEM_test_data_faked_1 -> mainGMEM_test_data_in_1;
    main_I0_GMEM_test_data_faked_2 -> mainGMEM_test_data_in_2;
    mainadpcm_mainGMEM_delay_bph_in_0 -> main_I0_GMEM_delay_bph_faked_0;
    mainadpcm_mainGMEM_dec_al1_in_0 -> main_I0_GMEM_dec_al1_faked_0;
    mainadpcm_mainGMEM_dec_al1_in_1 -> main_I0_GMEM_dec_al1_faked_1;
    mainadpcm_mainGMEM_dec_al1_in_2 -> main_I0_GMEM_dec_al1_faked_2;
    main_I0_GMEM_detl_faked_0 -> mainGMEM_detl_in_0;
    main_I0_GMEM_detl_faked_2 -> mainGMEM_detl_in_2;
    main_I0_GMEM_detl_faked_1 -> mainGMEM_detl_in_1;
    mainGMEM_rlt1_out -> main_I0_GMEM_rlt1_faked_;
    mainadpcm_mainGMEM_ilr_USE -> main_I0_GMEM_ilr_faked_0_USE;
    main_I0_GMEM_ilr_faked_0_USE -> *;
    mainadpcm_mainGMEM_ph1_USE -> main_I0_GMEM_ph1_faked_0_USE;
    main_I0_GMEM_ph1_faked_0_USE -> *;
    mainadpcm_mainGMEM_delay_bph_in_1 -> main_I0_GMEM_delay_bph_faked_1;
    mainadpcm_mainGMEM_delay_bph_in_2 -> main_I0_GMEM_delay_bph_faked_2;
    mainGMEM_quant26bt_neg_in_0 -> GMEM_quant26bt_neg_in_0;
    GMEM_quant26bt_neg_in_0 -> *;
    mainGMEM_quant26bt_neg_in_2 -> GMEM_quant26bt_neg_in_2;
    GMEM_quant26bt_neg_in_2 -> *;
    mainadpcm_mainGMEM_sh_USE -> main_I0_GMEM_sh_faked_0_USE;
    main_I0_GMEM_sh_faked_0_USE -> *;
    main_I0_GMEM_ph_faked_ -> mainadpcm_mainGMEM_ph_out;
    mainGMEM_eh_out -> main_I0_GMEM_eh_faked_;
    mainadpcm_mainGMEM_dec_nbh_in_0 -> main_I0_GMEM_dec_nbh_faked_0;
    mainadpcm_mainGMEM_dec_nbh_in_1 -> main_I0_GMEM_dec_nbh_faked_1;
    mainadpcm_mainGMEM_dec_nbh_in_2 -> main_I0_GMEM_dec_nbh_faked_2;
    mainadpcm_mainGMEM_xh_USE -> main_I0_GMEM_xh_faked_0_USE;
    main_I0_GMEM_xh_faked_0_USE -> *;
    main_I0_GMEM_delay_dltx_faked_0 -> mainGMEM_delay_dltx_in_0;
    main_I0_GMEM_delay_dltx_faked_1 -> mainGMEM_delay_dltx_in_1;
    main_I0_GMEM_delay_dltx_faked_2 -> mainGMEM_delay_dltx_in_2;
    mainGMEM_dec_ah2_out -> main_I0_GMEM_dec_ah2_faked_;
    mainadpcm_mainGMEM_dec_del_bpl_in_0 -> main_I0_GMEM_dec_del_bpl_faked_0;
    mainadpcm_mainGMEM_dec_del_bpl_in_1 -> main_I0_GMEM_dec_del_bpl_faked_1;
    loopCondSelectMerge_mainGMEM_result_0 ^ loopBbSelectMerge_mainGMEM_result_0 -> loopXor_mainGMEM_result_0;
    main_I0_GMEM_xout1_faked_ -> mainadpcm_mainGMEM_xout1_out;
    mainadpcm_mainGMEM_dec_del_bpl_in_2 -> main_I0_GMEM_dec_del_bpl_faked_2;
    mainGMEM_quant26bt_neg_out -> main_I0_GMEM_quant26bt_neg_faked_;
    mainGMEM_dec_nbh_out -> main_I0_GMEM_dec_nbh_faked_;
    main_I0_GMEM_dec_sh_faked_ -> mainadpcm_mainGMEM_dec_sh_out;
    mainGMEM_ah1_out -> main_I0_GMEM_ah1_faked_;
    main_I0_GMEM_result_faked_ -> mainadpcm_mainGMEM_result_out;
    mainadpcm_mainGMEM_dec_ph_in_0 -> main_I0_GMEM_dec_ph_faked_0;
    mainadpcm_mainGMEM_dec_ph_in_1 -> main_I0_GMEM_dec_ph_faked_1;
    mainadpcm_mainGMEM_wl_code_table_in_2 -> main_I0_GMEM_wl_code_table_faked_2;
    mainadpcm_mainGMEM_dec_ph_in_2 -> main_I0_GMEM_dec_ph_faked_2;
    mainadpcm_mainGMEM_wl_code_table_in_0 -> main_I0_GMEM_wl_code_table_faked_0;
    mainadpcm_mainGMEM_wl_code_table_in_1 -> main_I0_GMEM_wl_code_table_faked_1;
    mainadpcm_mainGMEM_dec_detl_in_0 -> main_I0_GMEM_dec_detl_faked_0;
    mainadpcm_mainGMEM_dec_detl_in_1 -> main_I0_GMEM_dec_detl_faked_1;
    mainadpcm_mainGMEM_dec_detl_in_2 -> main_I0_GMEM_dec_detl_faked_2;
    mainadpcm_mainGMEM_h_USE -> main_I0_GMEM_h_faked_0_USE;
    main_I0_GMEM_h_faked_0_USE -> *;
    main_I0_GMEM_szh_faked_0 -> mainGMEM_szh_in_0;
    main_I0_GMEM_szh_faked_1 -> mainGMEM_szh_in_1;
    main_I0_GMEM_szh_faked_2 -> mainGMEM_szh_in_2;
    mainGMEM_test_data_out -> main_I0_GMEM_test_data_faked_;
    mainGMEM_rl_out -> main_I0_GMEM_rl_faked_;
    main_I0_GMEM_rlt_faked_0 -> mainGMEM_rlt_in_0;
    main_I0_GMEM_rlt_faked_1 -> mainGMEM_rlt_in_1;
    main_I0_GMEM_rlt_faked_2 -> mainGMEM_rlt_in_2;
    mainadpcm_mainGMEM_delay_dltx_in_1 -> main_I0_GMEM_delay_dltx_faked_1;
    mainadpcm_mainGMEM_delay_dltx_in_0 -> main_I0_GMEM_delay_dltx_faked_0;
    mainadpcm_mainGMEM_delay_dltx_in_2 -> main_I0_GMEM_delay_dltx_faked_2;
    mainGMEM_quant26bt_pos_in_0 -> GMEM_quant26bt_pos_in_0;
    GMEM_quant26bt_pos_in_0 -> *;
    mainGMEM_quant26bt_pos_in_2 -> GMEM_quant26bt_pos_in_2;
    GMEM_quant26bt_pos_in_2 -> *;
    mainadpcm_mainGMEM_dec_al2_in_1 -> main_I0_GMEM_dec_al2_faked_1;
    mainadpcm_mainGMEM_dec_al2_in_0 -> main_I0_GMEM_dec_al2_faked_0;
    mainadpcm_mainGMEM_dec_al2_in_2 -> main_I0_GMEM_dec_al2_faked_2;
    mainadpcm_mainGMEM_dec_ah2_USE -> main_I0_GMEM_dec_ah2_faked_0_USE;
    main_I0_GMEM_dec_ah2_faked_0_USE -> *;
    mainadpcm_mainGMEM_sph_USE -> main_I0_GMEM_sph_faked_0_USE;
    main_I0_GMEM_sph_faked_0_USE -> *;
    main_I0_GMEM_test_data_faked_ -> mainadpcm_mainGMEM_test_data_out;
    mainGMEM_ilb_table_in_0 -> GMEM_ilb_table_in_0;
    GMEM_ilb_table_in_0 -> *;
    mainGMEM_ilb_table_in_2 -> GMEM_ilb_table_in_2;
    GMEM_ilb_table_in_2 -> *;
    main_I0_GMEM_plt1_faked_0 -> mainGMEM_plt1_in_0;
    main_I0_GMEM_plt1_faked_1 -> mainGMEM_plt1_in_1;
    main_I0_GMEM_plt1_faked_2 -> mainGMEM_plt1_in_2;
    main_I0_GMEM_qq4_code4_table_faked_ -> mainadpcm_mainGMEM_qq4_code4_table_out;
    main_I0_GMEM_h_faked_0 -> mainGMEM_h_in_0;
    main_I0_GMEM_h_faked_1 -> mainGMEM_h_in_1;
    main_I0_GMEM_h_faked_2 -> mainGMEM_h_in_2;
    main_I0_GMEM_sph_faked_0 -> mainGMEM_sph_in_0;
    main_I0_GMEM_sph_faked_1 -> mainGMEM_sph_in_1;
    main_I0_GMEM_sph_faked_2 -> mainGMEM_sph_in_2;
    mainGMEM_dec_ph2_out -> main_I0_GMEM_dec_ph2_faked_;
    main_I0_GMEM_sph_faked_ -> mainadpcm_mainGMEM_sph_out;
    main_I0_GMEM_eh_faked_ -> mainadpcm_mainGMEM_eh_out;
    main_I0_GMEM_dec_plt2_faked_ -> mainadpcm_mainGMEM_dec_plt2_out;
    mainadpcm_mainGMEM_dec_nbl_USE -> main_I0_GMEM_dec_nbl_faked_0_USE;
    main_I0_GMEM_dec_nbl_faked_0_USE -> *;
    mainadpcm_mainGMEM_szl_in_1 -> main_I0_GMEM_szl_faked_1;
    mainadpcm_mainGMEM_szl_in_2 -> main_I0_GMEM_szl_faked_2;
    mainadpcm_mainGMEM_szl_in_0 -> main_I0_GMEM_szl_faked_0;
    main_I0_GMEM_ah2_faked_0 -> mainGMEM_ah2_in_0;
    main_I0_GMEM_ah2_faked_1 -> mainGMEM_ah2_in_1;
    main_I0_GMEM_ah2_faked_2 -> mainGMEM_ah2_in_2;
    mainadpcm_mainGMEM_dec_rh1_USE -> main_I0_GMEM_dec_rh1_faked_0_USE;
    main_I0_GMEM_dec_rh1_faked_0_USE -> *;
    mainadpcm_mainGMEM_szh_USE -> main_I0_GMEM_szh_faked_0_USE;
    main_I0_GMEM_szh_faked_0_USE -> *;
    main_I0_GMEM_dec_szh_faked_0 -> mainGMEM_dec_szh_in_0;
    main_I0_GMEM_dec_szh_faked_1 -> mainGMEM_dec_szh_in_1;
    main_I0_GMEM_dec_szh_faked_2 -> mainGMEM_dec_szh_in_2;
    mainadpcm_mainGMEM_quant26bt_neg_USE -> main_I0_GMEM_quant26bt_neg_faked_0_USE;
    main_I0_GMEM_quant26bt_neg_faked_0_USE -> *;
    mainadpcm_mainGMEM_test_data_USE -> main_I0_GMEM_test_data_faked_0_USE;
    main_I0_GMEM_test_data_faked_0_USE -> *;
    mainGMEM_ph1_out -> main_I0_GMEM_ph1_faked_;
    main_I0_GMEM_rh_faked_ -> mainadpcm_mainGMEM_rh_out;
    main_I0_GMEM_dec_rlt_faked_0 -> mainGMEM_dec_rlt_in_0;
    main_I0_GMEM_dec_rlt_faked_1 -> mainGMEM_dec_rlt_in_1;
    main_I0_GMEM_dec_rlt_faked_2 -> mainGMEM_dec_rlt_in_2;
    mainadpcm_mainGMEM_delay_dhx_in_0 -> main_I0_GMEM_delay_dhx_faked_0;
    mainadpcm_mainGMEM_delay_dhx_in_1 -> main_I0_GMEM_delay_dhx_faked_1;
    mainadpcm_mainGMEM_delay_dhx_in_2 -> main_I0_GMEM_delay_dhx_faked_2;
    main_I0_GMEM_yh_faked_1 -> mainGMEM_yh_in_1;
    main_I0_GMEM_yh_faked_0 -> mainGMEM_yh_in_0;
    main_I0_GMEM_yh_faked_2 -> mainGMEM_yh_in_2;
    mainadpcm_mainGMEM_xout1_USE -> main_I0_GMEM_xout1_faked_0_USE;
    main_I0_GMEM_xout1_faked_0_USE -> *;
    mainadpcm_mainGMEM_result_USE -> main_I0_GMEM_result_faked_0_USE;
    mainGMEM_dec_szl_out -> main_I0_GMEM_dec_szl_faked_;
    mainadpcm_mainGMEM_quant26bt_pos_in_2 -> main_I0_GMEM_quant26bt_pos_faked_2;
    mainadpcm_mainGMEM_quant26bt_pos_in_1 -> main_I0_GMEM_quant26bt_pos_faked_1;
    mainadpcm_mainGMEM_quant26bt_pos_in_0 -> main_I0_GMEM_quant26bt_pos_faked_0;
    mainadpcm_mainGMEM_ah1_USE -> main_I0_GMEM_ah1_faked_0_USE;
    main_I0_GMEM_ah1_faked_0_USE -> *;
    mainGMEM_dec_del_bph_out -> main_I0_GMEM_dec_del_bph_faked_;
    main_I0_GMEM_dec_al2_faked_ -> mainadpcm_mainGMEM_dec_al2_out;
    mainGMEM_sl_out -> main_I0_GMEM_sl_faked_;
    mainadpcm_mainGMEM_al2_USE -> main_I0_GMEM_al2_faked_0_USE;
    main_I0_GMEM_al2_faked_0_USE -> *;
    main_I0_GMEM_dec_rlt2_faked_0 -> mainGMEM_dec_rlt2_in_0;
    main_I0_GMEM_dec_rlt2_faked_1 -> mainGMEM_dec_rlt2_in_1;
    loopCondSelectMerge_mainGMEM_compressed_0 ^ loopBbSelectMerge_mainGMEM_compressed_0 -> loopXor_mainGMEM_compressed_0;
    main_I0_GMEM_dec_rlt2_faked_2 -> mainGMEM_dec_rlt2_in_2;
    mainadpcm_mainGMEM_il_in_2 -> main_I0_GMEM_il_faked_2;
    mainadpcm_mainGMEM_il_in_1 -> main_I0_GMEM_il_faked_1;
    main_I0_GMEM_dec_sph_faked_0 -> mainGMEM_dec_sph_in_0;
    main_I0_GMEM_dec_sph_faked_2 -> mainGMEM_dec_sph_in_2;
    main_I0_GMEM_dec_sph_faked_1 -> mainGMEM_dec_sph_in_1;
    mainadpcm_mainGMEM_il_in_0 -> main_I0_GMEM_il_faked_0;
    main_I0_GMEM_wl_code_table_faked_ -> mainadpcm_mainGMEM_wl_code_table_out;
    main_I0_GMEM_ph1_faked_0 -> mainGMEM_ph1_in_0;
    main_I0_GMEM_ph1_faked_1 -> mainGMEM_ph1_in_1;
    main_I0_GMEM_ph1_faked_2 -> mainGMEM_ph1_in_2;
    mainadpcm_mainGMEM_ph1_in_0 -> main_I0_GMEM_ph1_faked_0;
    mainadpcm_mainGMEM_ph1_in_1 -> main_I0_GMEM_ph1_faked_1;
    main_I0_GMEM_dec_ah2_faked_0 -> mainGMEM_dec_ah2_in_0;
    main_I0_GMEM_dec_ah2_faked_1 -> mainGMEM_dec_ah2_in_1;
    main_I0_GMEM_dec_ah2_faked_2 -> mainGMEM_dec_ah2_in_2;
    mainadpcm_mainGMEM_sph_in_0 -> main_I0_GMEM_sph_faked_0;
    mainadpcm_mainGMEM_sph_in_1 -> main_I0_GMEM_sph_faked_1;
    mainadpcm_mainGMEM_sph_in_2 -> main_I0_GMEM_sph_faked_2;
    mainadpcm_mainGMEM_ph1_in_2 -> main_I0_GMEM_ph1_faked_2;
    mainGMEM_qq2_code2_table_out -> main_I0_GMEM_qq2_code2_table_faked_;
    mainGMEM_qq4_code4_table_out -> main_I0_GMEM_qq4_code4_table_faked_;
    mainadpcm_mainGMEM_dec_plt_in_0 -> main_I0_GMEM_dec_plt_faked_0;
    loopCondSelectMerge_mainGMEM_compressed_0 | loopInit_mainGMEM_compressed_0 -> loopOr_mainGMEM_compressed_0;
    mainGMEM_qq6_code6_table_out -> main_I0_GMEM_qq6_code6_table_faked_;
    mainadpcm_mainGMEM_dec_plt_in_2 -> main_I0_GMEM_dec_plt_faked_2;
    mainadpcm_mainGMEM_dec_plt_in_1 -> main_I0_GMEM_dec_plt_faked_1;
    main_I0_GMEM_ph1_faked_ -> mainadpcm_mainGMEM_ph1_out;
    mainadpcm_mainGMEM_dec_plt1_USE -> main_I0_GMEM_dec_plt1_faked_0_USE;
    main_I0_GMEM_dec_plt1_faked_0_USE -> *;
    main_I0_GMEM_dec_plt_faked_ -> mainadpcm_mainGMEM_dec_plt_out;
    main_I0_GMEM_xd_faked_0 -> mainGMEM_xd_in_0;
    main_I0_GMEM_xd_faked_1 -> mainGMEM_xd_in_1;
    main_I0_GMEM_xd_faked_2 -> mainGMEM_xd_in_2;
    mainadpcm_mainGMEM_dec_del_bph_USE -> main_I0_GMEM_dec_del_bph_faked_0_USE;
    main_I0_GMEM_dec_del_bph_faked_0_USE -> *;
    main_I0_GMEM_dec_sl_faked_ -> mainadpcm_mainGMEM_dec_sl_out;
    main_I0_GMEM_dec_rlt1_faked_ -> mainadpcm_mainGMEM_dec_rlt1_out;
    sig_Merge_main_I29__main_I31__L -> main_out;
    main_I0_GMEM_eh_faked_0 -> mainGMEM_eh_in_0;
    main_I0_GMEM_eh_faked_2 -> mainGMEM_eh_in_2;
    main_I0_GMEM_eh_faked_1 -> mainGMEM_eh_in_1;
    main_I0_GMEM_dec_ph1_faked_0 -> mainGMEM_dec_ph1_in_0;
    main_I0_GMEM_dec_ph1_faked_1 -> mainGMEM_dec_ph1_in_1;
    main_I0_GMEM_dec_ph1_faked_2 -> mainGMEM_dec_ph1_in_2;
    main_I0_GMEM_dec_del_dltx_faked_0 -> mainGMEM_dec_del_dltx_in_0;
    main_I0_GMEM_dec_del_dltx_faked_1 -> mainGMEM_dec_del_dltx_in_1;
    main_I0_GMEM_dec_del_dltx_faked_2 -> mainGMEM_dec_del_dltx_in_2;
    main_I0_GMEM_qq2_code2_table_faked_ -> mainadpcm_mainGMEM_qq2_code2_table_out;
    mainGMEM_h_out -> main_I0_GMEM_h_faked_;
    mainGMEM_dec_plt2_out -> main_I0_GMEM_dec_plt2_faked_;
    mainGMEM_dl_out -> main_I0_GMEM_dl_faked_;
    mainadpcm_mainGMEM_xl_in_0 -> main_I0_GMEM_xl_faked_0;
    mainadpcm_mainGMEM_xl_in_1 -> main_I0_GMEM_xl_faked_1;
    mainadpcm_mainGMEM_xl_in_2 -> main_I0_GMEM_xl_faked_2;
    main_I0_GMEM_xs_faked_ -> mainadpcm_mainGMEM_xs_out;
    main_I0_GMEM_delay_dhx_faked_ -> mainadpcm_mainGMEM_delay_dhx_out;
    main_I0_GMEM_ah1_faked_ -> mainadpcm_mainGMEM_ah1_out;
    interOutSplit_mainGMEM_compressed_0_L -> main_I0_GMEM_compressed_faked_;
    mainadpcm_mainGMEM_ilr_in_0 -> main_I0_GMEM_ilr_faked_0;
    mainadpcm_mainGMEM_ilr_in_1 -> main_I0_GMEM_ilr_faked_1;
    mainadpcm_mainGMEM_ilr_in_2 -> main_I0_GMEM_ilr_faked_2;
    mainadpcm_mainGMEM_ph2_in_0 -> main_I0_GMEM_ph2_faked_0;
    mainadpcm_mainGMEM_ph2_in_1 -> main_I0_GMEM_ph2_faked_1;
    mainadpcm_mainGMEM_ph2_in_2 -> main_I0_GMEM_ph2_faked_2;
    mainadpcm_mainGMEM_dec_dlt_in_0 -> main_I0_GMEM_dec_dlt_faked_0;
    mainadpcm_mainGMEM_dec_dlt_in_1 -> main_I0_GMEM_dec_dlt_faked_1;
    mainadpcm_mainGMEM_dec_dlt_in_2 -> main_I0_GMEM_dec_dlt_faked_2;
    mainadpcm_mainGMEM_dec_dh_in_2 -> main_I0_GMEM_dec_dh_faked_2;
    mainadpcm_mainGMEM_dec_dh_in_0 -> main_I0_GMEM_dec_dh_faked_0;
    mainadpcm_mainGMEM_dec_dh_in_1 -> main_I0_GMEM_dec_dh_faked_1;
    main_I0_GMEM_quant26bt_neg_faked_ -> mainadpcm_mainGMEM_quant26bt_neg_out;
    main_I0_GMEM_dec_del_dhx_faked_ -> mainadpcm_mainGMEM_dec_del_dhx_out;
    main_I0_GMEM_rlt1_faked_0 -> mainGMEM_rlt1_in_0;
    main_I0_GMEM_rlt1_faked_1 -> mainGMEM_rlt1_in_1;
    main_I0_GMEM_rlt1_faked_2 -> mainGMEM_rlt1_in_2;
    mainadpcm_mainGMEM_plt1_USE -> main_I0_GMEM_plt1_faked_0_USE;
    main_I0_GMEM_plt1_faked_0_USE -> *;
    mainadpcm_mainGMEM_ah1_in_0 -> main_I0_GMEM_ah1_faked_0;
    mainadpcm_mainGMEM_ah1_in_1 -> main_I0_GMEM_ah1_faked_1;
    main_I0_GMEM_xd_faked_ -> mainadpcm_mainGMEM_xd_out;
    mainadpcm_mainGMEM_ah1_in_2 -> main_I0_GMEM_ah1_faked_2;
    main_I0_GMEM_szl_faked_0 -> mainGMEM_szl_in_0;
    main_I0_GMEM_szl_faked_1 -> mainGMEM_szl_in_1;
    mainGMEM_dec_deth_out -> main_I0_GMEM_dec_deth_faked_;
    main_I0_GMEM_szl_faked_2 -> mainGMEM_szl_in_2;
    mainadpcm_mainGMEM_ph_USE -> main_I0_GMEM_ph_faked_0_USE;
    main_I0_GMEM_ph_faked_0_USE -> *;
    mainGMEM_szh_out -> main_I0_GMEM_szh_faked_;
    main_I0_GMEM_spl_faked_ -> mainadpcm_mainGMEM_spl_out;
    mainGMEM_xh_out -> main_I0_GMEM_xh_faked_;
    main_I0_GMEM_el_faked_ -> mainadpcm_mainGMEM_el_out;
    mainadpcm_mainGMEM_plt_USE -> main_I0_GMEM_plt_faked_0_USE;
    main_I0_GMEM_plt_faked_0_USE -> *;
    mainadpcm_mainGMEM_qq2_code2_table_USE -> main_I0_GMEM_qq2_code2_table_faked_0_USE;
    main_I0_GMEM_qq2_code2_table_faked_0_USE -> *;
    mainadpcm_mainGMEM_accumc_USE -> main_I0_GMEM_accumc_faked_0_USE;
    main_I0_GMEM_accumc_faked_0_USE -> *;
    main_I0_GMEM_rl_faked_ -> mainadpcm_mainGMEM_rl_out;
    mainGMEM_dec_rh2_out -> main_I0_GMEM_dec_rh2_faked_;
    main_I0_GMEM_dec_deth_faked_1 -> mainGMEM_dec_deth_in_1;
    main_I0_GMEM_dec_deth_faked_2 -> mainGMEM_dec_deth_in_2;
    main_I0_GMEM_dec_deth_faked_0 -> mainGMEM_dec_deth_in_0;
    main_I0_GMEM_ilr_faked_0 -> mainGMEM_ilr_in_0;
    main_I0_GMEM_ilr_faked_1 -> mainGMEM_ilr_in_1;
    main_I0_GMEM_ilr_faked_2 -> mainGMEM_ilr_in_2;
    main_I0_GMEM_spl_faked_0 -> mainGMEM_spl_in_0;
    main_I0_GMEM_spl_faked_1 -> mainGMEM_spl_in_1;
    main_I0_GMEM_spl_faked_2 -> mainGMEM_spl_in_2;
    mainGMEM_rh1_out -> main_I0_GMEM_rh1_faked_;
    mainGMEM_el_out -> main_I0_GMEM_el_faked_;
    mainadpcm_mainGMEM_tqmf_USE -> main_I0_GMEM_tqmf_faked_0_USE;
    main_I0_GMEM_tqmf_faked_0_USE -> *;
    main_I0_GMEM_xs_faked_0 -> mainGMEM_xs_in_0;
    main_I0_GMEM_xs_faked_1 -> mainGMEM_xs_in_1;
    main_I0_GMEM_xs_faked_2 -> mainGMEM_xs_in_2;
    main_I0_GMEM_ih_faked_ -> mainadpcm_mainGMEM_ih_out;
    mainGMEM_delay_dhx_out -> main_I0_GMEM_delay_dhx_faked_;
    mainadpcm_mainGMEM_rlt1_in_0 -> main_I0_GMEM_rlt1_faked_0;
    mainadpcm_mainGMEM_rlt1_in_1 -> main_I0_GMEM_rlt1_faked_1;
    mainadpcm_mainGMEM_rlt1_in_2 -> main_I0_GMEM_rlt1_faked_2;
    main_I0_GMEM_dec_szl_faked_0 -> mainGMEM_dec_szl_in_0;
    main_I0_GMEM_dec_szl_faked_1 -> mainGMEM_dec_szl_in_1;
    main_I0_GMEM_dec_szl_faked_2 -> mainGMEM_dec_szl_in_2;
    mainGMEM_dec_nbl_out -> main_I0_GMEM_dec_nbl_faked_;
    mainadpcm_mainGMEM_dec_sh_in_0 -> main_I0_GMEM_dec_sh_faked_0;
    mainadpcm_mainGMEM_dec_sh_in_1 -> main_I0_GMEM_dec_sh_faked_1;
    mainadpcm_mainGMEM_dec_sh_in_2 -> main_I0_GMEM_dec_sh_faked_2;
    mainadpcm_mainGMEM_delay_bpl_in_0 -> main_I0_GMEM_delay_bpl_faked_0;
    mainadpcm_mainGMEM_delay_bpl_in_1 -> main_I0_GMEM_delay_bpl_faked_1;
    mainadpcm_mainGMEM_delay_bpl_in_2 -> main_I0_GMEM_delay_bpl_faked_2;
    mainGMEM_xout1_out -> main_I0_GMEM_xout1_faked_;
    mainadpcm_mainGMEM_dec_dlt_USE -> main_I0_GMEM_dec_dlt_faked_0_USE;
    main_I0_GMEM_dec_dlt_faked_0_USE -> *;
    main_I0_GMEM_plt2_faked_ -> mainadpcm_mainGMEM_plt2_out;
    mainGMEM_dec_sph_out -> main_I0_GMEM_dec_sph_faked_;
    mainadpcm_mainGMEM_wl_code_table_USE -> main_I0_GMEM_wl_code_table_faked_0_USE;
    main_I0_GMEM_wl_code_table_faked_0_USE -> *;
    mainGMEM_test_data_in_0 -> GMEM_test_data_in_0;
    GMEM_test_data_in_0 -> *;
    mainGMEM_test_data_in_2 -> GMEM_test_data_in_2;
    GMEM_test_data_in_2 -> *;
    mainadpcm_mainGMEM_ah2_in_2 -> main_I0_GMEM_ah2_faked_2;
    mainadpcm_mainGMEM_ah2_in_0 -> main_I0_GMEM_ah2_faked_0;
    mainadpcm_mainGMEM_ah2_in_1 -> main_I0_GMEM_ah2_faked_1;
    mainGMEM_ih_out -> main_I0_GMEM_ih_faked_;
    mainadpcm_mainGMEM_dec_nbl_in_0 -> main_I0_GMEM_dec_nbl_faked_0;
    mainadpcm_mainGMEM_dec_nbl_in_1 -> main_I0_GMEM_dec_nbl_faked_1;
    mainadpcm_mainGMEM_dec_nbl_in_2 -> main_I0_GMEM_dec_nbl_faked_2;
    main_I0_GMEM_ilr_faked_ -> mainadpcm_mainGMEM_ilr_out;
    main_I0_GMEM_rh2_faked_ -> mainadpcm_mainGMEM_rh2_out;
    mainGMEM_yh_out -> main_I0_GMEM_yh_faked_;
    main_I0_GMEM_rh2_faked_0 -> mainGMEM_rh2_in_0;
    main_I0_GMEM_rh2_faked_1 -> mainGMEM_rh2_in_1;
    main_I0_GMEM_rh2_faked_2 -> mainGMEM_rh2_in_2;
    mainadpcm_mainGMEM_rlt_in_0 -> main_I0_GMEM_rlt_faked_0;
    mainadpcm_mainGMEM_rlt_in_1 -> main_I0_GMEM_rlt_faked_1;
    mainadpcm_mainGMEM_rlt_in_2 -> main_I0_GMEM_rlt_faked_2;
    mainGMEM_dec_al2_out -> main_I0_GMEM_dec_al2_faked_;
    main_I0_GMEM_dec_spl_faked_0 -> mainGMEM_dec_spl_in_0;
    main_I0_GMEM_dec_spl_faked_1 -> mainGMEM_dec_spl_in_1;
    main_I0_GMEM_dec_spl_faked_2 -> mainGMEM_dec_spl_in_2;
    main_I0_GMEM_al2_faked_1 -> mainGMEM_al2_in_1;
    main_I0_GMEM_al2_faked_2 -> mainGMEM_al2_in_2;
    main_I0_GMEM_al2_faked_0 -> mainGMEM_al2_in_0;
    main_I0_GMEM_delay_dltx_faked_ -> mainadpcm_mainGMEM_delay_dltx_out;
    mainGMEM_dec_del_dltx_out -> main_I0_GMEM_dec_del_dltx_faked_;
    mainGMEM_al1_out -> main_I0_GMEM_al1_faked_;
    mainadpcm_mainGMEM_dec_rlt_USE -> main_I0_GMEM_dec_rlt_faked_0_USE;
    main_I0_GMEM_dec_rlt_faked_0_USE -> *;
    mainGMEM_test_result_in_0 -> GMEM_test_result_in_0;
    GMEM_test_result_in_0 -> *;
    mainGMEM_test_result_in_2 -> GMEM_test_result_in_2;
    GMEM_test_result_in_2 -> *;
    main_I0_GMEM_xout1_faked_0 -> mainGMEM_xout1_in_0;
    main_I0_GMEM_xout1_faked_1 -> mainGMEM_xout1_in_1;
    main_I0_GMEM_xout1_faked_2 -> mainGMEM_xout1_in_2;
    mainGMEM_dec_ph_out -> main_I0_GMEM_dec_ph_faked_;
    mainadpcm_mainGMEM_dec_rh1_in_1 -> main_I0_GMEM_dec_rh1_faked_1;
    mainadpcm_mainGMEM_dec_rh1_in_0 -> main_I0_GMEM_dec_rh1_faked_0;
    mainadpcm_mainGMEM_dec_rh1_in_2 -> main_I0_GMEM_dec_rh1_faked_2;
    mainadpcm_mainGMEM_rlt2_in_0 -> main_I0_GMEM_rlt2_faked_0;
    main_I0_GMEM_xh_faked_0 -> mainGMEM_xh_in_0;
    main_I0_GMEM_xh_faked_1 -> mainGMEM_xh_in_1;
    main_I0_GMEM_xh_faked_2 -> mainGMEM_xh_in_2;
    mainadpcm_mainGMEM_rlt2_in_1 -> main_I0_GMEM_rlt2_faked_1;
    mainadpcm_mainGMEM_rlt2_in_2 -> main_I0_GMEM_rlt2_faked_2;
    mainGMEM_rlt2_out -> main_I0_GMEM_rlt2_faked_;
    main_I0_GMEM_dec_rh2_faked_0 -> mainGMEM_dec_rh2_in_0;
    main_I0_GMEM_dec_rh2_faked_1 -> mainGMEM_dec_rh2_in_1;
    main_I0_GMEM_dec_rh2_faked_2 -> mainGMEM_dec_rh2_in_2;
    main_I0_GMEM_dec_del_dhx_faked_0 -> mainGMEM_dec_del_dhx_in_0;
    main_I0_GMEM_dec_del_dhx_faked_1 -> mainGMEM_dec_del_dhx_in_1;
    main_I0_GMEM_dec_del_dhx_faked_2 -> mainGMEM_dec_del_dhx_in_2;
    main_I0_GMEM_dec_al2_faked_0 -> mainGMEM_dec_al2_in_0;
    main_I0_GMEM_dec_al2_faked_2 -> mainGMEM_dec_al2_in_2;
    mainadpcm_mainGMEM_compressed_in_0 -> main_I0_GMEM_compressed_faked_0;
    main_I0_GMEM_el_faked_0 -> mainGMEM_el_in_0;
    main_I0_GMEM_el_faked_2 -> mainGMEM_el_in_2;
    mainadpcm_mainGMEM_compressed_in_1 -> main_I0_GMEM_compressed_faked_1;
    mainadpcm_mainGMEM_rh2_USE -> main_I0_GMEM_rh2_faked_0_USE;
    main_I0_GMEM_rh2_faked_0_USE -> *;
    main_I0_GMEM_dec_sph_faked_ -> mainadpcm_mainGMEM_dec_sph_out;
    main_I0_GMEM_el_faked_1 -> mainGMEM_el_in_1;
    main_I0_GMEM_sh_faked_0 -> mainGMEM_sh_in_0;
    main_I0_GMEM_sh_faked_1 -> mainGMEM_sh_in_1;
    main_I0_GMEM_sh_faked_2 -> mainGMEM_sh_in_2;
    main_I0_GMEM_dec_al2_faked_1 -> mainGMEM_dec_al2_in_1;
    mainadpcm_mainGMEM_compressed_in_2 -> main_I0_GMEM_compressed_faked_2;
    main_I0_GMEM_tqmf_faked_ -> mainadpcm_mainGMEM_tqmf_out;
    main_I0_GMEM_xh_faked_ -> mainadpcm_mainGMEM_xh_out;
    mainGMEM_dec_del_bpl_out -> main_I0_GMEM_dec_del_bpl_faked_;
    main_I0_GMEM_rlt1_faked_ -> mainadpcm_mainGMEM_rlt1_out;
    main_I0_GMEM_ilb_table_faked_ -> mainadpcm_mainGMEM_ilb_table_out;
    mainGMEM_ah2_out -> main_I0_GMEM_ah2_faked_;
    main_I0_GMEM_accumc_faked_ -> mainadpcm_mainGMEM_accumc_out;
    main_I0_GMEM_al1_faked_ -> mainadpcm_mainGMEM_al1_out;
    main_I0_GMEM_dlt_faked_ -> mainadpcm_mainGMEM_dlt_out;
    mainadpcm_mainGMEM_nbh_USE -> main_I0_GMEM_nbh_faked_0_USE;
    main_I0_GMEM_nbh_faked_0_USE -> *;
    mainGMEM_nbh_out -> main_I0_GMEM_nbh_faked_;
    mainadpcm_mainGMEM_dec_rlt1_in_0 -> main_I0_GMEM_dec_rlt1_faked_0;
    mainadpcm_mainGMEM_dec_rlt1_in_1 -> main_I0_GMEM_dec_rlt1_faked_1;
    mainadpcm_mainGMEM_dec_rlt1_in_2 -> main_I0_GMEM_dec_rlt1_faked_2;
    mainGMEM_plt1_out -> main_I0_GMEM_plt1_faked_;
    mainadpcm_mainGMEM_delay_bph_USE -> main_I0_GMEM_delay_bph_faked_0_USE;
    main_I0_GMEM_delay_bph_faked_0_USE -> *;
    main_I0_GMEM_ih_faked_0 -> mainGMEM_ih_in_0;
    main_I0_GMEM_ih_faked_1 -> mainGMEM_ih_in_1;
    main_I0_GMEM_ih_faked_2 -> mainGMEM_ih_in_2;
    mainadpcm_mainGMEM_dec_szh_in_0 -> main_I0_GMEM_dec_szh_faked_0;
    mainadpcm_mainGMEM_dec_szh_in_1 -> main_I0_GMEM_dec_szh_faked_1;
    mainadpcm_mainGMEM_dec_szh_in_2 -> main_I0_GMEM_dec_szh_faked_2;
    main_I0_GMEM_wh_code_table_faked_0 -> mainGMEM_wh_code_table_in_0;
    main_I0_GMEM_wh_code_table_faked_1 -> mainGMEM_wh_code_table_in_1;
    main_I0_GMEM_wh_code_table_faked_2 -> mainGMEM_wh_code_table_in_2;
    mainadpcm_mainGMEM_ph_in_0 -> main_I0_GMEM_ph_faked_0;
    mainadpcm_mainGMEM_ph_in_1 -> main_I0_GMEM_ph_faked_1;
    mainadpcm_mainGMEM_ph_in_2 -> main_I0_GMEM_ph_faked_2;
    mainadpcm_mainGMEM_dl_USE -> main_I0_GMEM_dl_faked_0_USE;
    main_I0_GMEM_dl_faked_0_USE -> *;
    const_main_1_7_ -> mainGMEM_test_result_in_0;
    main_I20_ -> mainGMEM_test_result_in_1;
    const_main_0_6_ -> mainGMEM_test_result_in_2;
    main_I0_GMEM_dh_faked_0 -> mainGMEM_dh_in_0;
    main_I0_GMEM_dh_faked_1 -> mainGMEM_dh_in_1;
    main_I0_GMEM_dh_faked_2 -> mainGMEM_dh_in_2;
    main_I0_GMEM_il_faked_ -> mainadpcm_mainGMEM_il_out;
    mainadpcm_mainGMEM_dec_rh2_in_2 -> main_I0_GMEM_dec_rh2_faked_2;
    mainadpcm_mainGMEM_dec_rh2_in_1 -> main_I0_GMEM_dec_rh2_faked_1;
    mainadpcm_mainGMEM_dec_rh2_in_0 -> main_I0_GMEM_dec_rh2_faked_0;
    mainadpcm_mainGMEM_dec_ph1_USE -> main_I0_GMEM_dec_ph1_faked_0_USE;
    main_I0_GMEM_dec_ph1_faked_0_USE -> *;
    mainadpcm_mainGMEM_il_USE -> main_I0_GMEM_il_faked_0_USE;
    main_I0_GMEM_il_faked_0_USE -> *;
    mainadpcm_mainGMEM_qq4_code4_table_USE -> main_I0_GMEM_qq4_code4_table_faked_0_USE;
    main_I0_GMEM_qq4_code4_table_faked_0_USE -> *;
    mainadpcm_mainGMEM_spl_in_0 -> main_I0_GMEM_spl_faked_0;
    mainadpcm_mainGMEM_spl_in_1 -> main_I0_GMEM_spl_faked_1;
    mainadpcm_mainGMEM_spl_in_2 -> main_I0_GMEM_spl_faked_2;
    main_I0_GMEM_dec_detl_faked_0 -> mainGMEM_dec_detl_in_0;
    main_I0_GMEM_dec_detl_faked_1 -> mainGMEM_dec_detl_in_1;
    main_I0_GMEM_dec_detl_faked_2 -> mainGMEM_dec_detl_in_2;
    main_I0_GMEM_dec_ph1_faked_ -> mainadpcm_mainGMEM_dec_ph1_out;
    sig_Merge_main_I2__main_I9__L + const_main_1_0_ -> main_I11_;
    main_I0_GMEM_dec_ph_faked_0 -> mainGMEM_dec_ph_in_0;
    main_I0_GMEM_dec_ph_faked_1 -> mainGMEM_dec_ph_in_1;
    main_I0_GMEM_dec_ph_faked_2 -> mainGMEM_dec_ph_in_2;
    mainadpcm_mainGMEM_sl_USE -> main_I0_GMEM_sl_faked_0_USE;
    main_I0_GMEM_sl_faked_0_USE -> *;
    mainadpcm_mainGMEM_tqmf_in_0 -> main_I0_GMEM_tqmf_faked_0;
    mainadpcm_mainGMEM_tqmf_in_1 -> main_I0_GMEM_tqmf_faked_1;
    main_I0_GMEM_nbh_faked_0 -> mainGMEM_nbh_in_0;
    main_I0_GMEM_nbh_faked_1 -> mainGMEM_nbh_in_1;
    mainadpcm_mainGMEM_tqmf_in_2 -> main_I0_GMEM_tqmf_faked_2;
    main_I0_GMEM_nbh_faked_2 -> mainGMEM_nbh_in_2;
    mainadpcm_mainGMEM_dec_deth_USE -> main_I0_GMEM_dec_deth_faked_0_USE;
    main_I0_GMEM_dec_deth_faked_0_USE -> *;
    main_I0_GMEM_delay_bph_faked_ -> mainadpcm_mainGMEM_delay_bph_out;
    mainadpcm_mainGMEM_xl_USE -> main_I0_GMEM_xl_faked_0_USE;
    main_I0_GMEM_xl_faked_0_USE -> *;
    mainGMEM_ph2_out -> main_I0_GMEM_ph2_faked_;
    main_I0_GMEM_quant26bt_neg_faked_0 -> mainGMEM_quant26bt_neg_in_0;
    main_I0_GMEM_quant26bt_neg_faked_1 -> mainGMEM_quant26bt_neg_in_1;
    main_I0_GMEM_quant26bt_neg_faked_2 -> mainGMEM_quant26bt_neg_in_2;
    mainadpcm_mainGMEM_qq2_code2_table_in_1 -> main_I0_GMEM_qq2_code2_table_faked_1;
    mainadpcm_mainGMEM_qq2_code2_table_in_0 -> main_I0_GMEM_qq2_code2_table_faked_0;
    mainadpcm_mainGMEM_qq2_code2_table_in_2 -> main_I0_GMEM_qq2_code2_table_faked_2;
    mainadpcm_mainGMEM_rh_USE -> main_I0_GMEM_rh_faked_0_USE;
    main_I0_GMEM_rh_faked_0_USE -> *;
    Merge_main_I3_ + const_main_1_1_ -> main_I14_;
    mainadpcm_mainGMEM_dec_rlt2_in_0 -> main_I0_GMEM_dec_rlt2_faked_0;
    mainadpcm_mainGMEM_dec_rlt2_in_1 -> main_I0_GMEM_dec_rlt2_faked_1;
    mainadpcm_mainGMEM_dec_rlt2_in_2 -> main_I0_GMEM_dec_rlt2_faked_2;
    main_I0_GMEM_qq6_code6_table_faked_0 -> mainGMEM_qq6_code6_table_in_0;
    main_I0_GMEM_qq6_code6_table_faked_1 -> mainGMEM_qq6_code6_table_in_1;
    main_I0_GMEM_qq6_code6_table_faked_2 -> mainGMEM_qq6_code6_table_in_2;
    main_I0_GMEM_dec_del_bph_faked_ -> mainadpcm_mainGMEM_dec_del_bph_out;
    main_I0_GMEM_dec_ph_faked_ -> mainadpcm_mainGMEM_dec_ph_out;
    int(main_I14_ < const_main_50_0_) -> main_I15_;
    main_I0_GMEM_accumd_faked_0 -> mainGMEM_accumd_in_0;
    main_I0_GMEM_accumd_faked_1 -> mainGMEM_accumd_in_1;
    main_I0_GMEM_accumd_faked_2 -> mainGMEM_accumd_in_2;
    mainGMEM_dec_detl_out -> main_I0_GMEM_dec_detl_faked_;
    main_I0_GMEM_dec_ah1_faked_ -> mainadpcm_mainGMEM_dec_ah1_out;
    mainGMEM_szl_out -> main_I0_GMEM_szl_faked_;
    mainGMEM_xl_out -> main_I0_GMEM_xl_faked_;
    mainadpcm_mainGMEM_dec_sph_USE -> main_I0_GMEM_dec_sph_faked_0_USE;
    main_I0_GMEM_dec_sph_faked_0_USE -> *;
    main_I0_GMEM_dec_nbh_faked_0 -> mainGMEM_dec_nbh_in_0;
    main_I0_GMEM_dec_nbh_faked_1 -> mainGMEM_dec_nbh_in_1;
    main_I0_GMEM_dec_nbh_faked_2 -> mainGMEM_dec_nbh_in_2;
    mainadpcm_mainGMEM_qq4_code4_table_in_0 -> main_I0_GMEM_qq4_code4_table_faked_0;
    mainadpcm_mainGMEM_qq4_code4_table_in_1 -> main_I0_GMEM_qq4_code4_table_faked_1;
    mainadpcm_mainGMEM_qq4_code4_table_in_2 -> main_I0_GMEM_qq4_code4_table_faked_2;
    mainadpcm_mainGMEM_deth_USE -> main_I0_GMEM_deth_faked_0_USE;
    main_I0_GMEM_deth_faked_0_USE -> *;
    main_I0_GMEM_plt_faked_1 -> mainGMEM_plt_in_1;
    main_I0_GMEM_plt_faked_0 -> mainGMEM_plt_in_0;
    main_I0_GMEM_dec_spl_faked_ -> mainadpcm_mainGMEM_dec_spl_out;
    mainadpcm_mainGMEM_spl_USE -> main_I0_GMEM_spl_faked_0_USE;
    main_I0_GMEM_spl_faked_0_USE -> *;
    main_I0_GMEM_plt_faked_2 -> mainGMEM_plt_in_2;
    mainadpcm_mainGMEM_wh_code_table_in_0 -> main_I0_GMEM_wh_code_table_faked_0;
    mainadpcm_mainGMEM_wh_code_table_in_1 -> main_I0_GMEM_wh_code_table_faked_1;
    mainadpcm_mainGMEM_wh_code_table_in_2 -> main_I0_GMEM_wh_code_table_faked_2;
    mainadpcm_mainGMEM_dec_szh_USE -> main_I0_GMEM_dec_szh_faked_0_USE;
    main_I0_GMEM_dec_szh_faked_0_USE -> *;
    main_I0_GMEM_dec_plt1_faked_0 -> mainGMEM_dec_plt1_in_0;
    main_I0_GMEM_dec_plt1_faked_1 -> mainGMEM_dec_plt1_in_1;
    main_I0_GMEM_dec_plt1_faked_2 -> mainGMEM_dec_plt1_in_2;
    main_I0_GMEM_quant26bt_pos_faked_0 -> mainGMEM_quant26bt_pos_in_0;
    main_I0_GMEM_quant26bt_pos_faked_1 -> mainGMEM_quant26bt_pos_in_1;
    main_I0_GMEM_quant26bt_pos_faked_2 -> mainGMEM_quant26bt_pos_in_2;
    main_I0_GMEM_dec_del_bph_faked_2 -> mainGMEM_dec_del_bph_in_2;
    main_I0_GMEM_dec_del_bph_faked_1 -> mainGMEM_dec_del_bph_in_1;
    main_I0_GMEM_xl_faked_ -> mainadpcm_mainGMEM_xl_out;
    mainGMEM_quant26bt_pos_out -> main_I0_GMEM_quant26bt_pos_faked_;
    mainGMEM_dec_plt_out -> main_I0_GMEM_dec_plt_faked_;
    main_I0_GMEM_dec_del_bph_faked_0 -> mainGMEM_dec_del_bph_in_0;
    mainadpcm_mainGMEM_dec_del_dltx_in_0 -> main_I0_GMEM_dec_del_dltx_faked_0;
    mainadpcm_mainGMEM_dec_del_dltx_in_1 -> main_I0_GMEM_dec_del_dltx_faked_1;
    mainadpcm_mainGMEM_dec_del_dltx_in_2 -> main_I0_GMEM_dec_del_dltx_faked_2;
    mainGMEM_wl_code_table_in_0 -> GMEM_wl_code_table_in_0;
    GMEM_wl_code_table_in_0 -> *;
    mainGMEM_wl_code_table_in_2 -> GMEM_wl_code_table_in_2;
    GMEM_wl_code_table_in_2 -> *;
    main_I0_GMEM_xl_faked_1 -> mainGMEM_xl_in_1;
    main_I0_GMEM_xl_faked_2 -> mainGMEM_xl_in_2;
    main_I0_GMEM_xl_faked_0 -> mainGMEM_xl_in_0;
    mainadpcm_mainGMEM_qq6_code6_table_in_0 -> main_I0_GMEM_qq6_code6_table_faked_0;
    mainadpcm_mainGMEM_qq6_code6_table_in_1 -> main_I0_GMEM_qq6_code6_table_faked_1;
    mainadpcm_mainGMEM_qq6_code6_table_in_2 -> main_I0_GMEM_qq6_code6_table_faked_2;
    mainadpcm_mainGMEM_szl_USE -> main_I0_GMEM_szl_faked_0_USE;
    main_I0_GMEM_szl_faked_0_USE -> *;
    mainadpcm_mainGMEM_delay_dltx_USE -> main_I0_GMEM_delay_dltx_faked_0_USE;
    main_I0_GMEM_delay_dltx_faked_0_USE -> *;
    main_I0_GMEM_qq4_code4_table_faked_0 -> mainGMEM_qq4_code4_table_in_0;
    main_I0_GMEM_qq4_code4_table_faked_1 -> mainGMEM_qq4_code4_table_in_1;
    main_I0_GMEM_qq4_code4_table_faked_2 -> mainGMEM_qq4_code4_table_in_2;
    mainadpcm_mainGMEM_dec_ah1_USE -> main_I0_GMEM_dec_ah1_faked_0_USE;
    main_I0_GMEM_dec_ah1_faked_0_USE -> *;
    main_I0_GMEM_szh_faked_ -> mainadpcm_mainGMEM_szh_out;
    mainadpcm_mainGMEM_dec_al2_USE -> main_I0_GMEM_dec_al2_faked_0_USE;
    main_I0_GMEM_dec_al2_faked_0_USE -> *;
    mainadpcm_mainGMEM_dec_rlt2_USE -> main_I0_GMEM_dec_rlt2_faked_0_USE;
    main_I0_GMEM_dec_rlt2_faked_0_USE -> *;
    mainadpcm_mainGMEM_xout1_in_0 -> main_I0_GMEM_xout1_faked_0;
    mainadpcm_mainGMEM_xout1_in_1 -> main_I0_GMEM_xout1_faked_1;
    mainadpcm_mainGMEM_xout1_in_2 -> main_I0_GMEM_xout1_faked_2;
    main_I0_GMEM_sl_faked_0 -> mainGMEM_sl_in_0;
    main_I0_GMEM_sl_faked_1 -> mainGMEM_sl_in_1;
    main_I0_GMEM_sl_faked_2 -> mainGMEM_sl_in_2;
    mainGMEM_dec_spl_out -> main_I0_GMEM_dec_spl_faked_;
    mainadpcm_mainGMEM_al1_in_0 -> main_I0_GMEM_al1_faked_0;
    mainadpcm_mainGMEM_al1_in_1 -> main_I0_GMEM_al1_faked_1;
    main_I0_GMEM_dec_plt_faked_0 -> mainGMEM_dec_plt_in_0;
    main_I0_GMEM_dec_plt_faked_1 -> mainGMEM_dec_plt_in_1;
    main_I0_GMEM_dec_plt_faked_2 -> mainGMEM_dec_plt_in_2;
    mainadpcm_mainGMEM_al1_in_2 -> main_I0_GMEM_al1_faked_2;
    mainGMEM_il_out -> main_I0_GMEM_il_faked_;
    mainGMEM_dec_sh_out -> main_I0_GMEM_dec_sh_faked_;
    mainadpcm_mainGMEM_rh_in_0 -> main_I0_GMEM_rh_faked_0;
    mainadpcm_mainGMEM_rh_in_2 -> main_I0_GMEM_rh_faked_2;
    mainadpcm_mainGMEM_nbh_in_1 -> main_I0_GMEM_nbh_faked_1;
    mainadpcm_mainGMEM_nbh_in_2 -> main_I0_GMEM_nbh_faked_2;
    mainadpcm_mainGMEM_rh_in_1 -> main_I0_GMEM_rh_faked_1;
    mainadpcm_mainGMEM_nbh_in_0 -> main_I0_GMEM_nbh_faked_0;
    mainadpcm_mainGMEM_dec_sl_in_0 -> main_I0_GMEM_dec_sl_faked_0;
    mainadpcm_mainGMEM_dec_sl_in_1 -> main_I0_GMEM_dec_sl_faked_1;
    mainadpcm_mainGMEM_dec_sl_in_2 -> main_I0_GMEM_dec_sl_faked_2;
    main_I0_GMEM_rlt_faked_ -> mainadpcm_mainGMEM_rlt_out;
    main_I0_GMEM_dec_rh2_faked_ -> mainadpcm_mainGMEM_dec_rh2_out;
    main_I0_GMEM_il_faked_0 -> mainGMEM_il_in_0;
    main_I0_GMEM_il_faked_1 -> mainGMEM_il_in_1;
    main_I0_GMEM_il_faked_2 -> mainGMEM_il_in_2;
    mainadpcm_mainGMEM_dec_dh_USE -> main_I0_GMEM_dec_dh_faked_0_USE;
    main_I0_GMEM_dec_dh_faked_0_USE -> *;
    mainadpcm_mainGMEM_dh_in_0 -> main_I0_GMEM_dh_faked_0;
    mainadpcm_mainGMEM_dh_in_1 -> main_I0_GMEM_dh_faked_1;
    mainadpcm_mainGMEM_dh_in_2 -> main_I0_GMEM_dh_faked_2;
    mainGMEM_delay_dltx_out -> main_I0_GMEM_delay_dltx_faked_;
    main_I0_GMEM_decis_levl_faked_ -> mainadpcm_mainGMEM_decis_levl_out;
    mainadpcm_mainGMEM_al1_USE -> main_I0_GMEM_al1_faked_0_USE;
    main_I0_GMEM_al1_faked_0_USE -> *;
    main_I0_GMEM_delay_bpl_faked_ -> mainadpcm_mainGMEM_delay_bpl_out;
    main_I0_GMEM_dl_faked_0 -> mainGMEM_dl_in_0;
    main_I0_GMEM_dl_faked_1 -> mainGMEM_dl_in_1;
    main_I0_GMEM_dl_faked_2 -> mainGMEM_dl_in_2;
    mainGMEM_dec_rlt1_out -> main_I0_GMEM_dec_rlt1_faked_;
    main_I0_GMEM_rh_faked_0 -> mainGMEM_rh_in_0;
    main_I0_GMEM_rh_faked_1 -> mainGMEM_rh_in_1;
    main_I0_GMEM_rh_faked_2 -> mainGMEM_rh_in_2;
    mainadpcm_mainGMEM_dec_del_bpl_USE -> main_I0_GMEM_dec_del_bpl_faked_0_USE;
    main_I0_GMEM_dec_del_bpl_faked_0_USE -> *;
    mainadpcm_mainGMEM_rlt2_USE -> main_I0_GMEM_rlt2_faked_0_USE;
    main_I0_GMEM_rlt2_faked_0_USE -> *;
    loopCondMerge_mainGMEM_result_0 -> [1, 0] loopCondInit_mainGMEM_result_0;
    interStateMerge_mainGMEM_compressed_0 -> [1, 0] interStateInit_mainGMEM_compressed_0;
    loopBbSelectMerge_mainGMEM_result_0 -> [1, 0] loopInit_mainGMEM_result_0;
    main_I15_ -> [1, 0] main_init0;
    main_I15_ -> [1, 0] main_init1;
    main_I31_ -> [1, 0] main_init2;
    main_I31_ -> [1, 0] main_init3;
    loopBbSelectMerge_mainGMEM_compressed_0 -> [1, 0] loopInit_mainGMEM_compressed_0;
    interStateMerge_mainGMEM_result_0 -> [1, 0] interStateInit_mainGMEM_result_0;
    loopCondMerge_mainGMEM_compressed_0 -> [1, 0] loopCondInit_mainGMEM_compressed_0;
    {interEnablerMerge_mainGMEM_compressed_0} interStateInv_mainGMEM_compressed_0, interStateSplit_mainGMEM_compressed_0_R -> interStateMerge_mainGMEM_compressed_0;
    {interStateInit_mainGMEM_result_0} main_I0_GMEM_result_faked_0_USE, loopBbSelectSplit_mainGMEM_result_0_R -> interEnablerMerge_mainGMEM_result_0;
    {main_init2} sig_Merge_main_I13__main_I15__L, sig_Merge_main_I29__main_I31__R -> Merge_main_I18_;
    {main_init3} const_main_0_2_, sig_main_I30__main_I31__R -> Merge_main_I19_;
    {main_I25_} main_I27_, sig_Merge_main_I18__main_I25__R -> Merge_main_I29_;
    {interStateSplit_mainGMEM_compressed_0_R} main_I0_GMEM_compressed_faked_0, const_main_1_4_ -> interArgMerge_mainGMEM_compressed_0_0;
    {interStateSplit_mainGMEM_compressed_0_R} main_I0_GMEM_compressed_faked_1, main_I4_ -> interArgMerge_mainGMEM_compressed_1_0;
    {interStateSplit_mainGMEM_compressed_0_R} main_I0_GMEM_compressed_faked_2, const_main_0_3_ -> interArgMerge_mainGMEM_compressed_2_0;
    {loopCondInit_mainGMEM_result_0} const_mainGMEM_result__1_0_, main_I31_ -> loopCondMerge_mainGMEM_result_0;
    {main_init0} const_main_0_0_, sig_Merge_main_I13__main_I15__R -> Merge_main_I2_;
    {main_init1} const_main_0_1_, sig_main_I14__main_I15__R -> Merge_main_I3_;
    {loopOr_mainGMEM_result_0} const_mainGMEM_result__0_0_, intraEnabler_mainGMEM_result_0 -> loopBbSelectMerge_mainGMEM_result_0;
    {interEnablerMerge_mainGMEM_result_0} interStateInv_mainGMEM_result_0, interStateSplit_mainGMEM_result_0_R -> interStateMerge_mainGMEM_result_0;
    {interStateSplit_mainGMEM_result_0_R} main_I0_GMEM_result_faked_0, const_main_1_6_ -> interArgMerge_mainGMEM_result_0_0;
    {interStateSplit_mainGMEM_result_0_R} main_I0_GMEM_result_faked_1, main_I20_ -> interArgMerge_mainGMEM_result_1_0;
    {loopInit_mainGMEM_result_0} loopCondMerge_mainGMEM_result_0, loopCondSelectSplit_mainGMEM_result_0_R -> loopCondSelectMerge_mainGMEM_result_0;
    {interStateSplit_mainGMEM_result_0_R} main_I0_GMEM_result_faked_2, const_main_0_5_ -> interArgMerge_mainGMEM_result_2_0;
    {interStateInit_mainGMEM_compressed_0} main_I0_GMEM_compressed_faked_0_USE, loopBbSelectSplit_mainGMEM_compressed_0_R -> interEnablerMerge_mainGMEM_compressed_0;
    {loopInit_mainGMEM_compressed_0} loopCondMerge_mainGMEM_compressed_0, loopCondSelectSplit_mainGMEM_compressed_0_R -> loopCondSelectMerge_mainGMEM_compressed_0;
    {loopCondInit_mainGMEM_compressed_0} const_mainGMEM_compressed__1_0_, main_I15_ -> loopCondMerge_mainGMEM_compressed_0;
    {loopOr_mainGMEM_compressed_0} const_mainGMEM_compressed__0_0_, intraEnabler_mainGMEM_compressed_0 -> loopBbSelectMerge_mainGMEM_compressed_0;
    {main_I9_} main_I11_, sig_Merge_main_I2__main_I9__R -> Merge_main_I13_;
    {main_I31_} main_I30_ -> sig_main_I30__main_I31__L, sig_main_I30__main_I31__R;
    {loopInv_mainGMEM_result_0} loopBbSelectMerge_mainGMEM_result_0 -> loopBbSelectSplit_mainGMEM_result_0_L, loopBbSelectSplit_mainGMEM_result_0_R;
    {loopBbSelectMerge_mainGMEM_result_0} loopCondSelectMerge_mainGMEM_result_0 -> loopCondSelectSplit_mainGMEM_result_0_L, loopCondSelectSplit_mainGMEM_result_0_R;
    {main_I15_} main_I14_ -> sig_main_I14__main_I15__L, sig_main_I14__main_I15__R;
    {interAnd_mainGMEM_compressed_0} interEnablerMerge_mainGMEM_compressed_0 -> interFinalSplit_mainGMEM_compressed_0_L, interFinalSplit_mainGMEM_compressed_0_R;
    {interEnablerMerge_mainGMEM_result_0} interStateInit_mainGMEM_result_0 -> interStateSplit_mainGMEM_result_0_L, interStateSplit_mainGMEM_result_0_R;
    {interAnd_mainGMEM_result_0} interEnablerMerge_mainGMEM_result_0 -> interFinalSplit_mainGMEM_result_0_L, interFinalSplit_mainGMEM_result_0_R;
    {main_I15_} Merge_main_I13_ -> sig_Merge_main_I13__main_I15__L, sig_Merge_main_I13__main_I15__R;
    {main_I9_} Merge_main_I2_ -> sig_Merge_main_I2__main_I9__L, sig_Merge_main_I2__main_I9__R;
    {interStateSplit_mainGMEM_compressed_0_R} mainGMEM_compressed_out -> interOutSplit_mainGMEM_compressed_0_L, interOutSplit_mainGMEM_compressed_0_R;
    {main_I31_} Merge_main_I29_ -> sig_Merge_main_I29__main_I31__L, sig_Merge_main_I29__main_I31__R;
    {main_I25_} Merge_main_I18_ -> sig_Merge_main_I18__main_I25__L, sig_Merge_main_I18__main_I25__R;
    {loopInv_mainGMEM_compressed_0} loopBbSelectMerge_mainGMEM_compressed_0 -> loopBbSelectSplit_mainGMEM_compressed_0_L, loopBbSelectSplit_mainGMEM_compressed_0_R;
    {interEnablerMerge_mainGMEM_compressed_0} interStateInit_mainGMEM_compressed_0 -> interStateSplit_mainGMEM_compressed_0_L, interStateSplit_mainGMEM_compressed_0_R;
    {loopBbSelectMerge_mainGMEM_compressed_0} loopCondSelectMerge_mainGMEM_compressed_0 -> loopCondSelectSplit_mainGMEM_compressed_0_L, loopCondSelectSplit_mainGMEM_compressed_0_R;
    {interStateSplit_mainGMEM_result_0_R} mainGMEM_result_out -> interOutSplit_mainGMEM_result_0_L, interOutSplit_mainGMEM_result_0_R
  }
}

main m;
