

##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 30 01:18:00 2014
#


Top view:               Igloo2_TFT_Video_Out_Test_top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.278

                                                                             Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                               Frequency     Frequency     Period        Period        Slack     Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     107.5 MHz     10.000        9.307         0.693     inferred     Inferred_clkgroup_0
Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     400.2 MHz     10.000        2.499         7.501     inferred     Inferred_clkgroup_2
Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock               100.0 MHz     153.9 MHz     10.000        6.499         2.274     inferred     Inferred_clkgroup_1
System                                                                       100.0 MHz     NA            10.000        NA            NA        system       system_clkgroup    
===============================================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                  Ending                                                                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock               Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock               |  0.000       0.278  |  No paths    -      |  No paths    -      |  No paths    -    
Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock               Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock            Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock            Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock            |  0.000       0.315  |  No paths    -      |  5.000       5.480  |  5.000       5.461
Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  |  0.000       0.315  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                                                     Arrival          
Instance                                                             Reference                                                       Type     Pin     Net                         Time        Slack
                                                                     Clock                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.sm0_state[0]                Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sm0_state[0]                0.066       0.456
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.CONFIG1_DONE_q1             Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       CONFIG1_DONE_q1             0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.CONFIG2_DONE_q1             Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       CONFIG2_DONE_q1             0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1     Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       FIC_2_APB_M_PRESET_N_q1     0.053       0.494
DEBOUNCE_0.INTERRUPT                                                 Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       DEBOUNCE_0_INTERRUPT        0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.POWER_ON_RESET_N_q1         Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       POWER_ON_RESET_N_q1         0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.RESET_N_M2F_q1              Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RESET_N_M2F_q1              0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.ddr_settled_q1              Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ddr_settled_q1              0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.release_sdif0_core_q1       Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       release_sdif3_core_q1       0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.sdif3_spll_lock_q1          Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sdif3_spll_lock_q1          0.053       0.494
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                           Starting                                                                                                     Required          
Instance                                                                   Reference                                                       Type     Pin     Net                         Time         Slack
                                                                           Clock                                                                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.INIT_DONE_int                     Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      sm0_state[0]                0.205        0.278
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.CONFIG1_DONE_clk_base             Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CONFIG1_DONE_q1             0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.CONFIG2_DONE_clk_base             Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CONFIG2_DONE_q1             0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base     Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       FIC_2_APB_M_PRESET_N_q1     0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.POWER_ON_RESET_N_clk_base         Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       POWER_ON_RESET_N_q1         0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.RESET_N_M2F_clk_base              Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RESET_N_M2F_q1              0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.ddr_settled_clk_base              Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       ddr_settled_q1              0.155        0.315
patternGen_0.pixel_r[1]                                                    Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       DEBOUNCE_0_INTERRUPT        0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.release_sdif0_core_clk_base       Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       release_sdif3_core_q1       0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.sdif3_spll_lock_q2                Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       sdif3_spll_lock_q1          0.155        0.315
==========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.483
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.205
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     0.277

    Number of logic level(s):                0
    Starting point:                          Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.sm0_state[0] / Q
    Ending point:                            Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.INIT_DONE_int / EN
    The start point is clocked by            Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Igloo2_TFT_Video_Out_Test_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.sm0_state[0]      SLE      Q        Out     0.066     0.066       -         
sm0_state[0]                                               Net      -        -       0.417     -           1         
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.INIT_DONE_int     SLE      EN       In      -         0.483       -         
=====================================================================================================================




====================================
Detailed Report for Clock: Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                                                                 Arrival          
Instance                                                             Reference                                                                    Type     Pin     Net                        Time        Slack
                                                                     Clock                                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr_enable_q1         Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr_enable_q1        0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       sm0_areset_n_rcosc_q1      0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[0]                Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[0]               0.066       0.787
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr_enable_rcosc      Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr_enable_rcosc     0.066       1.084
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[7]                Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[7]               0.053       1.220
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[10]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[10]              0.066       1.221
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[6]                Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[6]               0.053       1.246
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[9]                Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[9]               0.066       1.268
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[13]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[13]              0.066       1.296
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[5]                Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       count_ddr[5]               0.053       1.297
===============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                    Starting                                                                                                                 Required          
Instance                                                            Reference                                                                    Type     Pin     Net                        Time         Slack
                                                                    Clock                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr_enable_rcosc     Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_enable_q1        0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.sm0_areset_n_rcosc         Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       sm0_areset_n_rcosc_q1      0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[0]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       count_ddr_s[0]             0.155        0.543
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[0]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.205        0.717
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[1]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.205        0.717
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[2]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.205        0.717
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[3]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.205        0.717
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[4]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.205        0.717
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[5]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.205        0.717
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr[6]               Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.205        0.717
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.470
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.155
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.315

    Number of logic level(s):                0
    Starting point:                          Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr_enable_q1 / Q
    Ending point:                            Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr_enable_rcosc / D
    The start point is clocked by            Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Igloo2_TFT_Video_Out_Test_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr_enable_q1        SLE      Q        Out     0.053     0.053       -         
count_ddr_enable_q1                                                 Net      -        -       0.417     -           1         
Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.count_ddr_enable_rcosc     SLE      D        In      -         0.470       -         
==============================================================================================================================




====================================
Detailed Report for Clock: Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                                                                                                         Arrival          
Instance                                                           Reference                                                          Type     Pin     Net                                                          Time        Slack
                                                                   Clock                                                                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.INIT_DONE_q1             Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       INIT_DONE_q1                                                 0.053       0.494
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.state[0]                 Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       state[0]                                                     0.053       0.759
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.paddr[15]                Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       paddr[15]                                                    0.053       0.871
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.control_reg_1[0]         Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       CORECONFIGP_0_CONFIG1_DONE                                   0.053       0.908
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.control_reg_1[1]         Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       CORECONFIGP_0_CONFIG2_DONE                                   0.053       0.908
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0     Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       Igloo2_TFT_Video_Out_Test_HPMS_0_FIC_2_APB_MASTER_PREADY     0.053       1.140
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.state[1]                 Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       state[1]                                                     0.066       1.198
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.soft_reset_reg[0]        Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[0]                                            0.053       1.258
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.soft_reset_reg[2]        Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[2]                                            0.053       1.283
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.soft_reset_reg[4]        Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[4]                                            0.053       1.283
=====================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                                      Required          
Instance                                                              Reference                                                          Type     Pin     Net                       Time         Slack
                                                                      Clock                                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.INIT_DONE_q2                Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       INIT_DONE_q1              0.155        0.315
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.state[1]                    Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       state_ns[1]               0.155        0.515
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.control_reg_1[0]            Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       control_reg_1_ldmx[0]     0.155        0.609
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.control_reg_1[1]            Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       control_reg_1_ldmx[1]     0.155        0.609
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]     Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]                  0.205        0.797
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]     Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]                  0.205        0.797
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]     Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]                  0.205        0.797
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]     Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]                  0.205        0.797
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]     Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]                  0.205        0.797
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]     Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]                  0.205        0.797
======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.470
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.155
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.315

    Number of logic level(s):                0
    Starting point:                          Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.INIT_DONE_q1 / Q
    Ending point:                            Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.INIT_DONE_q2 / D
    The start point is clocked by            Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Igloo2_TFT_Video_Out_Test_HPMS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.INIT_DONE_q1     SLE      Q        Out     0.053     0.053       -         
INIT_DONE_q1                                               Net      -        -       0.417     -           1         
Igloo2_TFT_Video_Out_Test_0.CORECONFIGP_0.INIT_DONE_q2     SLE      D        In      -         0.470       -         
=====================================================================================================================



##### END OF TIMING REPORT #####]

