Simulator report for advanced_dds
Sun Apr 21 11:08:43 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 2238 nodes   ;
; Simulation Coverage         ;      39.99 % ;
; Total Number of Transitions ; 5775725      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+
; Option                                                                                     ; Setting                              ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                           ; Timing        ;
; Start time                                                                                 ; 0 ns                                 ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                                 ;               ;
; Vector input source                                                                        ; ../rtl/advanced_dds/advanced_dds.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                   ; On            ;
; Check outputs                                                                              ; Off                                  ; Off           ;
; Report simulation coverage                                                                 ; On                                   ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                   ; On            ;
; Display missing 1-value coverage report                                                    ; On                                   ; On            ;
; Display missing 0-value coverage report                                                    ; On                                   ; On            ;
; Detect setup and hold time violations                                                      ; Off                                  ; Off           ;
; Detect glitches                                                                            ; Off                                  ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                  ; Off           ;
; Generate Signal Activity File                                                              ; Off                                  ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                  ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                  ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                   ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                           ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                  ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                 ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                            ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                            ; Transport     ;
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      39.99 % ;
; Total nodes checked                                 ; 2238         ;
; Total output ports checked                          ; 2958         ;
; Total output ports with complete 1/0-value coverage ; 1183         ;
; Total output ports with no 1/0-value coverage       ; 1769         ;
; Total output ports with no 1-value coverage         ; 1769         ;
; Total output ports with no 0-value coverage         ; 1775         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                                             ; Output Port Name                                                                                                                                                                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |advanced_dds|sine_waveform_out[3]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[3]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[2]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[2]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sample_since_reset_count~19                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~19                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~20                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~20                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~21                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~21                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~22                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~22                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~23                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~23                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~24                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~24                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~25                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~25                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~26                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~26                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~27                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~27                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~28                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~28                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~29                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~29                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~30                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~30                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~31                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~31                                                                                                                                                                                                       ; out              ;
; |advanced_dds|phase_accumulator~16                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~16                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~17                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~17                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~18                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~18                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~19                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~19                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~20                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~20                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~21                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~21                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~22                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~22                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~23                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~23                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~24                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~24                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~25                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~25                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~26                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~26                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~27                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~27                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~28                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~28                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~29                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~29                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~30                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~30                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~31                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~31                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~32                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~32                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~33                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~33                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~34                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~34                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~35                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~35                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~36                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~36                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~37                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~37                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~38                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~38                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~39                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~39                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~40                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~40                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~41                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~41                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~42                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~42                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~43                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~43                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~44                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~44                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~45                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~45                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~46                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~46                                                                                                                                                                                                              ; out              ;
; |advanced_dds|phase_accumulator~47                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator~47                                                                                                                                                                                                              ; out              ;
; |advanced_dds|sample_since_reset_count~51                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~51                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~52                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~52                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~53                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~53                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~54                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~54                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~55                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~55                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~56                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~56                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~57                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~57                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~58                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~58                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~59                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~59                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~60                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~60                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~61                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~61                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~62                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~62                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sample_since_reset_count~63                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count~63                                                                                                                                                                                                       ; out              ;
; |advanced_dds|sine_waveform_out[1]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[1]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[0]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[0]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|cosine_waveform_out[13]~reg0                                                                                                                                                                                                            ; |advanced_dds|cosine_waveform_out[13]~reg0                                                                                                                                                                                                      ; regout           ;
; |advanced_dds|cosine_waveform_out[12]~reg0                                                                                                                                                                                                            ; |advanced_dds|cosine_waveform_out[12]~reg0                                                                                                                                                                                                      ; regout           ;
; |advanced_dds|cosine_waveform_out[11]~reg0                                                                                                                                                                                                            ; |advanced_dds|cosine_waveform_out[11]~reg0                                                                                                                                                                                                      ; regout           ;
; |advanced_dds|cosine_waveform_out[10]~reg0                                                                                                                                                                                                            ; |advanced_dds|cosine_waveform_out[10]~reg0                                                                                                                                                                                                      ; regout           ;
; |advanced_dds|cosine_waveform_out[9]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[9]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[8]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[8]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[7]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[7]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[6]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[6]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[5]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[5]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[4]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[4]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[3]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[3]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[2]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[2]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[1]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[1]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|cosine_waveform_out[0]~reg0                                                                                                                                                                                                             ; |advanced_dds|cosine_waveform_out[0]~reg0                                                                                                                                                                                                       ; regout           ;
; |advanced_dds|intermediate_triangular_nco_values~0                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~0                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~1                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~1                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~2                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~2                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~3                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~3                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~4                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~4                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~5                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~5                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~6                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~6                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~7                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~7                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~8                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~8                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~9                                                                                                                                                                                                    ; |advanced_dds|intermediate_triangular_nco_values~9                                                                                                                                                                                              ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~10                                                                                                                                                                                                   ; |advanced_dds|intermediate_triangular_nco_values~10                                                                                                                                                                                             ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~11                                                                                                                                                                                                   ; |advanced_dds|intermediate_triangular_nco_values~11                                                                                                                                                                                             ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~12                                                                                                                                                                                                   ; |advanced_dds|intermediate_triangular_nco_values~12                                                                                                                                                                                             ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~13                                                                                                                                                                                                   ; |advanced_dds|intermediate_triangular_nco_values~13                                                                                                                                                                                             ; out0             ;
; |advanced_dds|intermediate_triangular_nco_values~14                                                                                                                                                                                                   ; |advanced_dds|intermediate_triangular_nco_values~14                                                                                                                                                                                             ; out0             ;
; |advanced_dds|sample_since_reset_count[0]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[0]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|triangular_waveform_out[0]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[0]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|sine_waveform_out[4]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[4]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[5]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[5]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[6]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[6]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[7]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[7]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[8]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[8]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[9]~reg0                                                                                                                                                                                                               ; |advanced_dds|sine_waveform_out[9]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|sine_waveform_out[10]~reg0                                                                                                                                                                                                              ; |advanced_dds|sine_waveform_out[10]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|sine_waveform_out[11]~reg0                                                                                                                                                                                                              ; |advanced_dds|sine_waveform_out[11]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|sine_waveform_out[12]~reg0                                                                                                                                                                                                              ; |advanced_dds|sine_waveform_out[12]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|sine_waveform_out[13]~reg0                                                                                                                                                                                                              ; |advanced_dds|sine_waveform_out[13]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|triangular_waveform_out[1]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[1]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[2]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[2]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[3]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[3]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[4]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[4]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[5]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[5]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[6]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[6]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[7]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[7]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[8]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[8]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[9]~reg0                                                                                                                                                                                                         ; |advanced_dds|triangular_waveform_out[9]~reg0                                                                                                                                                                                                   ; regout           ;
; |advanced_dds|triangular_waveform_out[10]~reg0                                                                                                                                                                                                        ; |advanced_dds|triangular_waveform_out[10]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|triangular_waveform_out[11]~reg0                                                                                                                                                                                                        ; |advanced_dds|triangular_waveform_out[11]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|triangular_waveform_out[12]~reg0                                                                                                                                                                                                        ; |advanced_dds|triangular_waveform_out[12]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|triangular_waveform_out[13]~reg0                                                                                                                                                                                                        ; |advanced_dds|triangular_waveform_out[13]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[1]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[1]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[2]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[2]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[3]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[3]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[4]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[4]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[5]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[5]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[6]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[6]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[7]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[7]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[8]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[8]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[9]~reg0                                                                                                                                                                                                        ; |advanced_dds|sample_since_reset_count[9]~reg0                                                                                                                                                                                                  ; regout           ;
; |advanced_dds|sample_since_reset_count[10]~reg0                                                                                                                                                                                                       ; |advanced_dds|sample_since_reset_count[10]~reg0                                                                                                                                                                                                 ; regout           ;
; |advanced_dds|sample_since_reset_count[11]~reg0                                                                                                                                                                                                       ; |advanced_dds|sample_since_reset_count[11]~reg0                                                                                                                                                                                                 ; regout           ;
; |advanced_dds|sample_since_reset_count[12]~reg0                                                                                                                                                                                                       ; |advanced_dds|sample_since_reset_count[12]~reg0                                                                                                                                                                                                 ; regout           ;
; |advanced_dds|phase_accumulator[0]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[0]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[1]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[1]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[2]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[2]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[3]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[3]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[4]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[4]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[5]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[5]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[6]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[6]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[7]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[7]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[8]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[8]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[9]~reg0                                                                                                                                                                                                               ; |advanced_dds|phase_accumulator[9]~reg0                                                                                                                                                                                                         ; regout           ;
; |advanced_dds|phase_accumulator[10]~reg0                                                                                                                                                                                                              ; |advanced_dds|phase_accumulator[10]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|phase_accumulator[11]~reg0                                                                                                                                                                                                              ; |advanced_dds|phase_accumulator[11]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|phase_accumulator[12]~reg0                                                                                                                                                                                                              ; |advanced_dds|phase_accumulator[12]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|phase_accumulator[13]~reg0                                                                                                                                                                                                              ; |advanced_dds|phase_accumulator[13]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|phase_accumulator[14]~reg0                                                                                                                                                                                                              ; |advanced_dds|phase_accumulator[14]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|phase_accumulator[15]~reg0                                                                                                                                                                                                              ; |advanced_dds|phase_accumulator[15]~reg0                                                                                                                                                                                                        ; regout           ;
; |advanced_dds|clk                                                                                                                                                                                                                                     ; |advanced_dds|clk                                                                                                                                                                                                                               ; out              ;
; |advanced_dds|sine_waveform_out[0]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[0]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[1]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[1]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[2]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[2]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[3]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[3]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[4]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[4]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[5]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[5]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[6]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[6]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[7]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[7]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[8]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[8]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[9]                                                                                                                                                                                                                    ; |advanced_dds|sine_waveform_out[9]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|sine_waveform_out[10]                                                                                                                                                                                                                   ; |advanced_dds|sine_waveform_out[10]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|sine_waveform_out[11]                                                                                                                                                                                                                   ; |advanced_dds|sine_waveform_out[11]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|sine_waveform_out[12]                                                                                                                                                                                                                   ; |advanced_dds|sine_waveform_out[12]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|sine_waveform_out[13]                                                                                                                                                                                                                   ; |advanced_dds|sine_waveform_out[13]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|cosine_waveform_out[0]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[0]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[1]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[1]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[2]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[2]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[3]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[3]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[4]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[4]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[5]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[5]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[6]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[6]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[7]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[7]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[8]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[8]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[9]                                                                                                                                                                                                                  ; |advanced_dds|cosine_waveform_out[9]                                                                                                                                                                                                            ; pin_out          ;
; |advanced_dds|cosine_waveform_out[10]                                                                                                                                                                                                                 ; |advanced_dds|cosine_waveform_out[10]                                                                                                                                                                                                           ; pin_out          ;
; |advanced_dds|cosine_waveform_out[11]                                                                                                                                                                                                                 ; |advanced_dds|cosine_waveform_out[11]                                                                                                                                                                                                           ; pin_out          ;
; |advanced_dds|cosine_waveform_out[12]                                                                                                                                                                                                                 ; |advanced_dds|cosine_waveform_out[12]                                                                                                                                                                                                           ; pin_out          ;
; |advanced_dds|cosine_waveform_out[13]                                                                                                                                                                                                                 ; |advanced_dds|cosine_waveform_out[13]                                                                                                                                                                                                           ; pin_out          ;
; |advanced_dds|triangular_waveform_out[0]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[0]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[1]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[1]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[2]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[2]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[3]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[3]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[4]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[4]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[5]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[5]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[6]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[6]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[7]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[7]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[8]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[8]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[9]                                                                                                                                                                                                              ; |advanced_dds|triangular_waveform_out[9]                                                                                                                                                                                                        ; pin_out          ;
; |advanced_dds|triangular_waveform_out[10]                                                                                                                                                                                                             ; |advanced_dds|triangular_waveform_out[10]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|triangular_waveform_out[11]                                                                                                                                                                                                             ; |advanced_dds|triangular_waveform_out[11]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|triangular_waveform_out[12]                                                                                                                                                                                                             ; |advanced_dds|triangular_waveform_out[12]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|triangular_waveform_out[13]                                                                                                                                                                                                             ; |advanced_dds|triangular_waveform_out[13]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|phase_accumulator[0]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[0]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[1]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[1]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[2]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[2]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[3]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[3]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[4]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[4]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[5]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[5]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[6]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[6]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[7]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[7]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[8]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[8]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[9]                                                                                                                                                                                                                    ; |advanced_dds|phase_accumulator[9]                                                                                                                                                                                                              ; pin_out          ;
; |advanced_dds|phase_accumulator[10]                                                                                                                                                                                                                   ; |advanced_dds|phase_accumulator[10]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|phase_accumulator[11]                                                                                                                                                                                                                   ; |advanced_dds|phase_accumulator[11]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|phase_accumulator[12]                                                                                                                                                                                                                   ; |advanced_dds|phase_accumulator[12]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|phase_accumulator[13]                                                                                                                                                                                                                   ; |advanced_dds|phase_accumulator[13]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|phase_accumulator[14]                                                                                                                                                                                                                   ; |advanced_dds|phase_accumulator[14]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|phase_accumulator[15]                                                                                                                                                                                                                   ; |advanced_dds|phase_accumulator[15]                                                                                                                                                                                                             ; pin_out          ;
; |advanced_dds|sample_since_reset_count[0]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[0]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[1]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[1]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[2]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[2]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[3]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[3]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[4]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[4]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[5]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[5]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[6]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[6]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[7]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[7]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[8]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[8]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[9]                                                                                                                                                                                                             ; |advanced_dds|sample_since_reset_count[9]                                                                                                                                                                                                       ; pin_out          ;
; |advanced_dds|sample_since_reset_count[10]                                                                                                                                                                                                            ; |advanced_dds|sample_since_reset_count[10]                                                                                                                                                                                                      ; pin_out          ;
; |advanced_dds|sample_since_reset_count[11]                                                                                                                                                                                                            ; |advanced_dds|sample_since_reset_count[11]                                                                                                                                                                                                      ; pin_out          ;
; |advanced_dds|sample_since_reset_count[12]                                                                                                                                                                                                            ; |advanced_dds|sample_since_reset_count[12]                                                                                                                                                                                                      ; pin_out          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~14                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~14                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~15                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~15                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~16                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~16                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~17                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~17                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~18                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~18                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~19                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~19                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~20                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~20                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~21                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~21                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~22                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~22                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~23                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~23                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~24                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~24                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~25                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~25                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~26                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~26                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~27                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0~27                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~14                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~14                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~15                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~15                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~16                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~16                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~17                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~17                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~18                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~18                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~19                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~19                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~20                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~20                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~21                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~21                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~22                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~22                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~23                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~23                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~24                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~24                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~25                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~25                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~26                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~26                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~27                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1~27                                                                                                                                                                                     ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s0~0                                                                                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s0~0                                                                                                                                                                                      ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s1~0                                                                                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s1~0                                                                                                                                                                                      ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s1                                                                                                                                                                                              ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s1                                                                                                                                                                                        ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s0                                                                                                                                                                                              ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|s0                                                                                                                                                                                        ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[0]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[0]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[1]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[1]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[2]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[2]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[3]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[3]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[4]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[4]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[5]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[5]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[6]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[6]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[7]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[7]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[8]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[8]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[9]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[9]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[10]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[10]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[11]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[11]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[12]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[12]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[13]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a1[13]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[0]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[0]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[1]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[1]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[2]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[2]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[3]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[3]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[4]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[4]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[5]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[5]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[6]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[6]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[7]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[7]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[8]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[8]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[9]                                                                                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[9]                                                                                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[10]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[10]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[11]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[11]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[12]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[12]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[13]                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|a0[13]                                                                                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[0]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[0]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[1]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[1]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[2]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[2]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[3]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[3]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[4]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[4]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[5]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[5]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[6]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[6]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[7]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[7]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[8]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[8]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[9]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[9]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[10]                                                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[10]                                                                                                                                                             ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[11]                                                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[11]                                                                                                                                                             ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[12]                                                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|coarse_2[12]                                                                                                                                                             ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|sign[0]                                                                                                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|sign[0]                                                                                                                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|sign[1]                                                                                                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|sign[1]                                                                                                                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|sign[2]                                                                                                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|sign[2]                                                                                                                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~129                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~129                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~130                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~130                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~131                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~131                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~132                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~132                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~33                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~33                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~34                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~34                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~35                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~35                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~36                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~36                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~37                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~37                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~38                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~38                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~39                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~39                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~40                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~40                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~41                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~41                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~42                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~42                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~43                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~43                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~44                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~44                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~45                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~45                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[46]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[46]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[45]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[45]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[44]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[44]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[43]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[43]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[42]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[42]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[41]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[41]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[40]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[40]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[39]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[39]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[38]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[38]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[37]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[37]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[36]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[36]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[35]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[35]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[34]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[34]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[33]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[33]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[33]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[33]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[34]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[34]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[35]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[35]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[36]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[36]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[37]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[37]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[38]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[38]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[39]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[39]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[40]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[40]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[41]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[41]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[42]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[42]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[43]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[43]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[44]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[44]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[45]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[45]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[46]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[46]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[1]                                                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[1]                                                                                                                 ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[20]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[20]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[21]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[21]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[22]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[22]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[23]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[23]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[24]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[24]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[25]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[25]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[26]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[26]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[27]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[27]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[28]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[28]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[29]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[29]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[30]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[30]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[31]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[31]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[32]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[32]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[33]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[33]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[34]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[34]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[35]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[35]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[36]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[36]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[19]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[19]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[20]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[20]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[21]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[21]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[22]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[22]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[33]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[33]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[34]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[34]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[35]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[35]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[36]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[36]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[37]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[37]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[38]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[38]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[39]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[39]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[40]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[40]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[41]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[41]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[42]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[42]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[43]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[43]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[44]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[44]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[45]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[45]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[1]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[1]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[2]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[2]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[3]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[3]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[4]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[4]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[5]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[5]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[6]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[6]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[7]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[7]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[8]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[8]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[9]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[9]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[10]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[10]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[11]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[11]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[12]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[12]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[13]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[13]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[19]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[19]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[20]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[20]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[21]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[21]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[22]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[22]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[19]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[19]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[20]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[20]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[21]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[21]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[22]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[22]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[0]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[0]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[1]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[1]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[2]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[2]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[3]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[3]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[4]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[4]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[5]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[5]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[6]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[6]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[7]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[7]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[8]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[8]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[9]                                                                                                                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[9]                                                                                                                                                              ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[10]                                                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[10]                                                                                                                                                             ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[11]                                                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[11]                                                                                                                                                             ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[12]                                                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|coarse_2[12]                                                                                                                                                             ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|sign[0]                                                                                                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|sign[0]                                                                                                                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|sign[1]                                                                                                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|sign[1]                                                                                                                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|sign[2]                                                                                                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|sign[2]                                                                                                                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~129                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~129                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~130                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~130                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~131                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~131                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~132                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~132                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~33                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~33                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~34                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~34                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~35                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~35                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~36                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~36                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~37                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~37                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~38                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~38                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~39                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~39                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~40                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~40                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~41                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~41                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~42                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~42                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~43                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~43                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~44                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~44                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~45                                                                                                                                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|s~45                                                                                                                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[46]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[46]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[45]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[45]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[44]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[44]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[43]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[43]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[42]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[42]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[41]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[41]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[40]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[40]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[39]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[39]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[38]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[38]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[37]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[37]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[36]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[36]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[35]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[35]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[34]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[34]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[33]                                                                                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|alu_o[33]                                                                                                                          ; out              ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[33]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[33]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[34]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[34]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[35]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[35]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[36]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[36]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[37]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[37]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[38]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[38]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[39]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[39]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[40]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[40]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[41]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[41]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[42]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[42]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[43]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[43]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[44]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[44]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[45]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[45]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[46]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[46]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[1]                                                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[1]                                                                                                                 ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[20]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[20]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[21]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[21]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[22]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[22]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[23]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[23]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[24]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[24]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[25]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[25]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[26]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[26]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[27]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[27]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[28]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[28]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[29]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[29]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[30]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[30]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[31]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[31]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[32]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[32]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[33]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[33]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[34]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[34]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[35]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[35]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[36]                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[36]                                                                                                                    ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[19]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[19]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[20]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[20]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[21]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[21]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[22]                                                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[22]                                                                                                                     ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[33]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[33]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[34]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[34]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[35]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[35]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[36]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[36]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[37]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[37]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[38]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[38]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[39]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[39]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[40]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[40]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[41]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[41]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[42]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[42]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[43]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[43]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[44]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[44]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[45]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[45]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[1]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[1]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[2]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[2]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[3]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[3]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[4]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[4]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[5]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[5]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[6]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[6]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[7]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[7]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[8]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[8]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[9]                                                                                                                             ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[9]                                                                                                                       ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[10]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[10]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[11]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[11]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[12]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[12]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[13]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[13]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[19]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[19]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[20]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[20]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[21]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[21]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[22]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[22]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[19]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[19]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[20]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[20]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[21]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[21]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[22]                                                                                                                            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[22]                                                                                                                      ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a0  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[0]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a0  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[0]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[1]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[1]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a2  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[2]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a2  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[2]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[3]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[3]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a4  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[4]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a4  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[4]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[5]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[5]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a6  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[6]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a6  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[6]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[7]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[7]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a8  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[8]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a8  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[8]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[9]  ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[9]  ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a10 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[10] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a10 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[10] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[11] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[11] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a12 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[12] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a12 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[12] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a22 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[22] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a22 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[22] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a23 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[23] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a23 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[23] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a24 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[24] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a24 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[24] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a25 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[25] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a25 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[25] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a26 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[26] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a26 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[26] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a27 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[27] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a27 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[27] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a28 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[28] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a28 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[28] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a29 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[29] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a29 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[29] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a30 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[30] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a30 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[30] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a31 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[31] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a31 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[31] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a32 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[32] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a32 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[32] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a33 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[33] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a33 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[33] ; portbdataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a34 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[34] ; portadataout0    ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ram_block1a34 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_b[34] ; portbdataout0    ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|comb~0                                                                                                                                                     ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|comb~0                                                                                                                                               ; out0             ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|overflow_situation_occurred                                                                                                                                ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|overflow_situation_occurred                                                                                                                          ; out0             ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[13]                                                                                                                                                ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[13]                                                                                                                                          ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[12]                                                                                                                                                ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[12]                                                                                                                                          ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[11]                                                                                                                                                ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[11]                                                                                                                                          ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[10]                                                                                                                                                ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[10]                                                                                                                                          ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[9]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[9]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[8]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[8]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[7]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[7]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[6]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[6]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[5]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[5]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[4]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[4]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[3]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[3]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[2]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[2]                                                                                                                                           ; out              ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[1]                                                                                                                                                 ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|outdata[1]                                                                                                                                           ; out              ;
; |advanced_dds|Decoder0~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder0~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder1~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder1~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder2~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder2~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder3~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder3~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder4~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder4~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder5~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder5~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder6~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder6~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder7~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder7~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder8~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder8~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder9~0                                                                                                                                                                                                                              ; |advanced_dds|Decoder9~0                                                                                                                                                                                                                        ; out0             ;
; |advanced_dds|Decoder10~0                                                                                                                                                                                                                             ; |advanced_dds|Decoder10~0                                                                                                                                                                                                                       ; out0             ;
; |advanced_dds|Decoder11~0                                                                                                                                                                                                                             ; |advanced_dds|Decoder11~0                                                                                                                                                                                                                       ; out0             ;
; |advanced_dds|Decoder12~0                                                                                                                                                                                                                             ; |advanced_dds|Decoder12~0                                                                                                                                                                                                                       ; out0             ;
; |advanced_dds|Decoder13~0                                                                                                                                                                                                                             ; |advanced_dds|Decoder13~0                                                                                                                                                                                                                       ; out0             ;
; |advanced_dds|Decoder14~0                                                                                                                                                                                                                             ; |advanced_dds|Decoder14~0                                                                                                                                                                                                                       ; out0             ;
; |advanced_dds|Add0~0                                                                                                                                                                                                                                  ; |advanced_dds|Add0~0                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~1                                                                                                                                                                                                                                  ; |advanced_dds|Add0~1                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~2                                                                                                                                                                                                                                  ; |advanced_dds|Add0~2                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~3                                                                                                                                                                                                                                  ; |advanced_dds|Add0~3                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~4                                                                                                                                                                                                                                  ; |advanced_dds|Add0~4                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~5                                                                                                                                                                                                                                  ; |advanced_dds|Add0~5                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~6                                                                                                                                                                                                                                  ; |advanced_dds|Add0~6                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~7                                                                                                                                                                                                                                  ; |advanced_dds|Add0~7                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~8                                                                                                                                                                                                                                  ; |advanced_dds|Add0~8                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~9                                                                                                                                                                                                                                  ; |advanced_dds|Add0~9                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add0~10                                                                                                                                                                                                                                 ; |advanced_dds|Add0~10                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~11                                                                                                                                                                                                                                 ; |advanced_dds|Add0~11                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~12                                                                                                                                                                                                                                 ; |advanced_dds|Add0~12                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~13                                                                                                                                                                                                                                 ; |advanced_dds|Add0~13                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~14                                                                                                                                                                                                                                 ; |advanced_dds|Add0~14                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~15                                                                                                                                                                                                                                 ; |advanced_dds|Add0~15                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~16                                                                                                                                                                                                                                 ; |advanced_dds|Add0~16                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~17                                                                                                                                                                                                                                 ; |advanced_dds|Add0~17                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~18                                                                                                                                                                                                                                 ; |advanced_dds|Add0~18                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~19                                                                                                                                                                                                                                 ; |advanced_dds|Add0~19                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~20                                                                                                                                                                                                                                 ; |advanced_dds|Add0~20                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~21                                                                                                                                                                                                                                 ; |advanced_dds|Add0~21                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~22                                                                                                                                                                                                                                 ; |advanced_dds|Add0~22                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add0~23                                                                                                                                                                                                                                 ; |advanced_dds|Add0~23                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~0                                                                                                                                                                                                                                  ; |advanced_dds|Add1~0                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~1                                                                                                                                                                                                                                  ; |advanced_dds|Add1~1                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~2                                                                                                                                                                                                                                  ; |advanced_dds|Add1~2                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~3                                                                                                                                                                                                                                  ; |advanced_dds|Add1~3                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~4                                                                                                                                                                                                                                  ; |advanced_dds|Add1~4                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~7                                                                                                                                                                                                                                  ; |advanced_dds|Add1~7                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~8                                                                                                                                                                                                                                  ; |advanced_dds|Add1~8                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~9                                                                                                                                                                                                                                  ; |advanced_dds|Add1~9                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add1~12                                                                                                                                                                                                                                 ; |advanced_dds|Add1~12                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~13                                                                                                                                                                                                                                 ; |advanced_dds|Add1~13                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~14                                                                                                                                                                                                                                 ; |advanced_dds|Add1~14                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~15                                                                                                                                                                                                                                 ; |advanced_dds|Add1~15                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~16                                                                                                                                                                                                                                 ; |advanced_dds|Add1~16                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~17                                                                                                                                                                                                                                 ; |advanced_dds|Add1~17                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~18                                                                                                                                                                                                                                 ; |advanced_dds|Add1~18                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~19                                                                                                                                                                                                                                 ; |advanced_dds|Add1~19                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~22                                                                                                                                                                                                                                 ; |advanced_dds|Add1~22                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~23                                                                                                                                                                                                                                 ; |advanced_dds|Add1~23                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~24                                                                                                                                                                                                                                 ; |advanced_dds|Add1~24                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~27                                                                                                                                                                                                                                 ; |advanced_dds|Add1~27                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~28                                                                                                                                                                                                                                 ; |advanced_dds|Add1~28                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~29                                                                                                                                                                                                                                 ; |advanced_dds|Add1~29                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~32                                                                                                                                                                                                                                 ; |advanced_dds|Add1~32                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~33                                                                                                                                                                                                                                 ; |advanced_dds|Add1~33                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~34                                                                                                                                                                                                                                 ; |advanced_dds|Add1~34                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~37                                                                                                                                                                                                                                 ; |advanced_dds|Add1~37                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~38                                                                                                                                                                                                                                 ; |advanced_dds|Add1~38                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~39                                                                                                                                                                                                                                 ; |advanced_dds|Add1~39                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~42                                                                                                                                                                                                                                 ; |advanced_dds|Add1~42                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~43                                                                                                                                                                                                                                 ; |advanced_dds|Add1~43                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~44                                                                                                                                                                                                                                 ; |advanced_dds|Add1~44                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~45                                                                                                                                                                                                                                 ; |advanced_dds|Add1~45                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~46                                                                                                                                                                                                                                 ; |advanced_dds|Add1~46                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~47                                                                                                                                                                                                                                 ; |advanced_dds|Add1~47                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~48                                                                                                                                                                                                                                 ; |advanced_dds|Add1~48                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~49                                                                                                                                                                                                                                 ; |advanced_dds|Add1~49                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~50                                                                                                                                                                                                                                 ; |advanced_dds|Add1~50                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~51                                                                                                                                                                                                                                 ; |advanced_dds|Add1~51                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~52                                                                                                                                                                                                                                 ; |advanced_dds|Add1~52                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~53                                                                                                                                                                                                                                 ; |advanced_dds|Add1~53                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~54                                                                                                                                                                                                                                 ; |advanced_dds|Add1~54                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~57                                                                                                                                                                                                                                 ; |advanced_dds|Add1~57                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~58                                                                                                                                                                                                                                 ; |advanced_dds|Add1~58                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~59                                                                                                                                                                                                                                 ; |advanced_dds|Add1~59                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~62                                                                                                                                                                                                                                 ; |advanced_dds|Add1~62                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~63                                                                                                                                                                                                                                 ; |advanced_dds|Add1~63                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~64                                                                                                                                                                                                                                 ; |advanced_dds|Add1~64                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~67                                                                                                                                                                                                                                 ; |advanced_dds|Add1~67                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~68                                                                                                                                                                                                                                 ; |advanced_dds|Add1~68                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~69                                                                                                                                                                                                                                 ; |advanced_dds|Add1~69                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add1~72                                                                                                                                                                                                                                 ; |advanced_dds|Add1~72                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~0                                                                                                                                                                                                                                  ; |advanced_dds|Add2~0                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~1                                                                                                                                                                                                                                  ; |advanced_dds|Add2~1                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~2                                                                                                                                                                                                                                  ; |advanced_dds|Add2~2                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~3                                                                                                                                                                                                                                  ; |advanced_dds|Add2~3                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~4                                                                                                                                                                                                                                  ; |advanced_dds|Add2~4                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~5                                                                                                                                                                                                                                  ; |advanced_dds|Add2~5                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~6                                                                                                                                                                                                                                  ; |advanced_dds|Add2~6                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~7                                                                                                                                                                                                                                  ; |advanced_dds|Add2~7                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~8                                                                                                                                                                                                                                  ; |advanced_dds|Add2~8                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~9                                                                                                                                                                                                                                  ; |advanced_dds|Add2~9                                                                                                                                                                                                                            ; out0             ;
; |advanced_dds|Add2~10                                                                                                                                                                                                                                 ; |advanced_dds|Add2~10                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~11                                                                                                                                                                                                                                 ; |advanced_dds|Add2~11                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~12                                                                                                                                                                                                                                 ; |advanced_dds|Add2~12                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~13                                                                                                                                                                                                                                 ; |advanced_dds|Add2~13                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~14                                                                                                                                                                                                                                 ; |advanced_dds|Add2~14                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~15                                                                                                                                                                                                                                 ; |advanced_dds|Add2~15                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~16                                                                                                                                                                                                                                 ; |advanced_dds|Add2~16                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~17                                                                                                                                                                                                                                 ; |advanced_dds|Add2~17                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~18                                                                                                                                                                                                                                 ; |advanced_dds|Add2~18                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~19                                                                                                                                                                                                                                 ; |advanced_dds|Add2~19                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~20                                                                                                                                                                                                                                 ; |advanced_dds|Add2~20                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~21                                                                                                                                                                                                                                 ; |advanced_dds|Add2~21                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~22                                                                                                                                                                                                                                 ; |advanced_dds|Add2~22                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~23                                                                                                                                                                                                                                 ; |advanced_dds|Add2~23                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~24                                                                                                                                                                                                                                 ; |advanced_dds|Add2~24                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~25                                                                                                                                                                                                                                 ; |advanced_dds|Add2~25                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~26                                                                                                                                                                                                                                 ; |advanced_dds|Add2~26                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~27                                                                                                                                                                                                                                 ; |advanced_dds|Add2~27                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~28                                                                                                                                                                                                                                 ; |advanced_dds|Add2~28                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~29                                                                                                                                                                                                                                 ; |advanced_dds|Add2~29                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~30                                                                                                                                                                                                                                 ; |advanced_dds|Add2~30                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~31                                                                                                                                                                                                                                 ; |advanced_dds|Add2~31                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~32                                                                                                                                                                                                                                 ; |advanced_dds|Add2~32                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~33                                                                                                                                                                                                                                 ; |advanced_dds|Add2~33                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~34                                                                                                                                                                                                                                 ; |advanced_dds|Add2~34                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~35                                                                                                                                                                                                                                 ; |advanced_dds|Add2~35                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~36                                                                                                                                                                                                                                 ; |advanced_dds|Add2~36                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~37                                                                                                                                                                                                                                 ; |advanced_dds|Add2~37                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~38                                                                                                                                                                                                                                 ; |advanced_dds|Add2~38                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~39                                                                                                                                                                                                                                 ; |advanced_dds|Add2~39                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~40                                                                                                                                                                                                                                 ; |advanced_dds|Add2~40                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~41                                                                                                                                                                                                                                 ; |advanced_dds|Add2~41                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~42                                                                                                                                                                                                                                 ; |advanced_dds|Add2~42                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~43                                                                                                                                                                                                                                 ; |advanced_dds|Add2~43                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~44                                                                                                                                                                                                                                 ; |advanced_dds|Add2~44                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~45                                                                                                                                                                                                                                 ; |advanced_dds|Add2~45                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~46                                                                                                                                                                                                                                 ; |advanced_dds|Add2~46                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~47                                                                                                                                                                                                                                 ; |advanced_dds|Add2~47                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~48                                                                                                                                                                                                                                 ; |advanced_dds|Add2~48                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~49                                                                                                                                                                                                                                 ; |advanced_dds|Add2~49                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~50                                                                                                                                                                                                                                 ; |advanced_dds|Add2~50                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~51                                                                                                                                                                                                                                 ; |advanced_dds|Add2~51                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~52                                                                                                                                                                                                                                 ; |advanced_dds|Add2~52                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~53                                                                                                                                                                                                                                 ; |advanced_dds|Add2~53                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~54                                                                                                                                                                                                                                 ; |advanced_dds|Add2~54                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~55                                                                                                                                                                                                                                 ; |advanced_dds|Add2~55                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~56                                                                                                                                                                                                                                 ; |advanced_dds|Add2~56                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~57                                                                                                                                                                                                                                 ; |advanced_dds|Add2~57                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~58                                                                                                                                                                                                                                 ; |advanced_dds|Add2~58                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~59                                                                                                                                                                                                                                 ; |advanced_dds|Add2~59                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~60                                                                                                                                                                                                                                 ; |advanced_dds|Add2~60                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~61                                                                                                                                                                                                                                 ; |advanced_dds|Add2~61                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~62                                                                                                                                                                                                                                 ; |advanced_dds|Add2~62                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~63                                                                                                                                                                                                                                 ; |advanced_dds|Add2~63                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~65                                                                                                                                                                                                                                 ; |advanced_dds|Add2~65                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|Add2~67                                                                                                                                                                                                                                 ; |advanced_dds|Add2~67                                                                                                                                                                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|Add0~0                                                                                                                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|Add0~0                                                                                                                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~37                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~37                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~42                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~42                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~43                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~43                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~45                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~45                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~47                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~47                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~48                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~48                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~49                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~49                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~50                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~50                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~51                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~51                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~52                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~52                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~53                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~53                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~54                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~54                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~55                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~55                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~56                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~56                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~9                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~9                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~10                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~10                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~14                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~14                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~15                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~15                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~16                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~16                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~17                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~17                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~18                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~18                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~19                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~19                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~20                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~20                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~21                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~21                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~22                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~22                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~23                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~23                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~24                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~24                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~25                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~25                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~26                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~26                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~27                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~27                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~28                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~28                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~29                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~29                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~30                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~30                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~31                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~31                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~32                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~32                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~33                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~33                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~34                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~34                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~35                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~35                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~36                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~36                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~37                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~37                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~38                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~38                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~39                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~39                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~40                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~40                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~41                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~41                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~42                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~42                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~43                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~43                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~44                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~44                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~45                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~45                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~46                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~46                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~47                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~47                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~48                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~48                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~49                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~49                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~50                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~50                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~51                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~51                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~52                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~52                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~53                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~53                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~54                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~54                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~55                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~55                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~56                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~56                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~4                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~4                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~9                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~9                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~10                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~10                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~14                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~14                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~15                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~15                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~16                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~16                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~17                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~17                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~18                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~18                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~21                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~21                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~22                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~22                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~23                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~23                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~26                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~26                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~27                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~27                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~28                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~28                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~31                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~31                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~32                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~32                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~33                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~33                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~36                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~36                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~37                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~37                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~38                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~38                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~41                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~41                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~42                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~42                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~43                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~43                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~46                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~46                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~47                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~47                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~4                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~4                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~9                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~9                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~10                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~10                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~14                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~14                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~15                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~15                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~16                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~16                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~17                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~17                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~18                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~18                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~19                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~19                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~20                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~20                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~37                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~37                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~42                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~42                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~43                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~43                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~45                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~45                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~47                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~47                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~48                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~48                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~49                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~49                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~50                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~50                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~51                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~51                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~52                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~52                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~53                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~53                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~54                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~54                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~55                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~55                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~56                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~56                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~9                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~9                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~10                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~10                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~14                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~14                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~15                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~15                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~16                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~16                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~17                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~17                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~18                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~18                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~19                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~19                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~20                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~20                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~21                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~21                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~22                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~22                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~23                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~23                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~24                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~24                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~25                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~25                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~26                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~26                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~27                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~27                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~28                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~28                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~29                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~29                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~30                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~30                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~31                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~31                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~32                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~32                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~33                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~33                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~34                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~34                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~35                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~35                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~36                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~36                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~37                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~37                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~38                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~38                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~39                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~39                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~40                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~40                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~41                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~41                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~42                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~42                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~43                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~43                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~44                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~44                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~45                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~45                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~46                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~46                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~47                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~47                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~48                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~48                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~49                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~49                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~50                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~50                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~51                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~51                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~52                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~52                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~53                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~53                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~54                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~54                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~55                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~55                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~56                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~56                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~4                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~4                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~9                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~9                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~10                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~10                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~14                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~14                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~15                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add7~15                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~16                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~16                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~17                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~17                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~18                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~18                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~21                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~21                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~22                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~22                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~23                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~23                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~26                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~26                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~27                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~27                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~28                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~28                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~31                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~31                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~32                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~32                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~33                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~33                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~36                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~36                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~37                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~37                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~38                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~38                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~41                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~41                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~42                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~42                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~43                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~43                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~46                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~46                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~47                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~47                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~0                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~0                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~1                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~1                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~2                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~2                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~3                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~3                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~4                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~4                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~5                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~5                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~6                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~6                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~7                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~7                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~8                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~8                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~9                                                                                                                                   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~9                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~10                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~10                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~11                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~11                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~12                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~12                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~13                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~13                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~14                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~14                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~15                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~15                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~16                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~16                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~17                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~17                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~18                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~18                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~19                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~19                                                                                                                            ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~20                                                                                                                                  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add9~20                                                                                                                            ; out0             ;
; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|Equal0~0                                                                                                                                                   ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|Equal0~0                                                                                                                                             ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT1                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT2                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT3                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT4                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT5                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT6                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT7                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT8                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT9                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT22                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT29                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT30                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT31                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT32                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT33                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT34                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT35                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT1                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT2                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT3                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT4                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT5                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT6                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT7                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT8                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT9                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT22                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT29                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT30                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT31                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT32                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT33                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT34                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT35                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[18]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[18]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[17]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[17]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[16]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[16]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[15]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[15]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[14]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[14]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[13]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[13]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[12]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[12]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[11]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[11]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[10]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[10]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[9]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[9]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[8]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[8]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[7]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[7]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[6]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[6]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[5]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[5]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[4]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[4]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[3]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[3]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[2]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[2]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT1                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT2                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT3                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT4                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT5                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT6                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT7                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT8                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT9                                                     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT22                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT29                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT30                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT31                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT32                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT33                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT34                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7                                                                    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT35                                                    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT1                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT2                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT3                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT4                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT5                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT6                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT7                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT8                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT9                                                       ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT22                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT29                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT30                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT31                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT32                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT33                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT34                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8                                                                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT35                                                      ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[18]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[18]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[17]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[17]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[16]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[16]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[15]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[15]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[14]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[14]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[13]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[13]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[12]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[12]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[11]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[11]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[10]                                                                                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[10]                                                                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[9]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[9]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[8]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[8]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[7]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[7]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[6]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[6]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[5]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[5]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[4]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[4]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[3]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[3]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[2]                                                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[2]                                                                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~7                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~7                                                                                     ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~12                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~12                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~17                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~17                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~22                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~22                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~27                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~27                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~32                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~32                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~37                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~37                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~42                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~42                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~47                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~47                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~52                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~52                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~57                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~57                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~62                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~62                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~67                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~67                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~72                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~72                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~77                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~77                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~82                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~82                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~87                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~87                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~7                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~7                                                                                     ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~12                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~12                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~17                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~17                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~22                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~22                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~27                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~27                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~32                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~32                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~37                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~37                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~42                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~42                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~47                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~47                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~52                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~52                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~57                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~57                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~62                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~62                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~67                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~67                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~72                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~72                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~77                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~77                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~82                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~82                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~87                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~87                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~7                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~7                                                                                     ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~12                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~12                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~17                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~17                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~22                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~22                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~27                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~27                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~32                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~32                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~37                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~37                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~42                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~42                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~47                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~47                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~52                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~52                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~57                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~57                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~62                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~62                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~67                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~67                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~72                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~72                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~77                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~77                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~82                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~82                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~87                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~87                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~7                                                                                           ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~7                                                                                     ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~12                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~12                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~17                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~17                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~22                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~22                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~27                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~27                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~32                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~32                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~37                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~37                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~42                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~42                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~47                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~47                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~52                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~52                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~57                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~57                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~62                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~62                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~67                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~67                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~72                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~72                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~77                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~77                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~82                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~82                                                                                    ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~87                                                                                          ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~87                                                                                    ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                           ; Output Port Name                                                                                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |advanced_dds|sample_since_reset_count~0                                                                                                                                            ; |advanced_dds|sample_since_reset_count~0                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~1                                                                                                                                            ; |advanced_dds|sample_since_reset_count~1                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~2                                                                                                                                            ; |advanced_dds|sample_since_reset_count~2                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~3                                                                                                                                            ; |advanced_dds|sample_since_reset_count~3                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~4                                                                                                                                            ; |advanced_dds|sample_since_reset_count~4                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~5                                                                                                                                            ; |advanced_dds|sample_since_reset_count~5                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~6                                                                                                                                            ; |advanced_dds|sample_since_reset_count~6                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~7                                                                                                                                            ; |advanced_dds|sample_since_reset_count~7                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~8                                                                                                                                            ; |advanced_dds|sample_since_reset_count~8                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~9                                                                                                                                            ; |advanced_dds|sample_since_reset_count~9                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~10                                                                                                                                           ; |advanced_dds|sample_since_reset_count~10                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~11                                                                                                                                           ; |advanced_dds|sample_since_reset_count~11                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~12                                                                                                                                           ; |advanced_dds|sample_since_reset_count~12                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~13                                                                                                                                           ; |advanced_dds|sample_since_reset_count~13                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~14                                                                                                                                           ; |advanced_dds|sample_since_reset_count~14                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~15                                                                                                                                           ; |advanced_dds|sample_since_reset_count~15                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~16                                                                                                                                           ; |advanced_dds|sample_since_reset_count~16                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~17                                                                                                                                           ; |advanced_dds|sample_since_reset_count~17                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~32                                                                                                                                           ; |advanced_dds|sample_since_reset_count~32                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~33                                                                                                                                           ; |advanced_dds|sample_since_reset_count~33                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~34                                                                                                                                           ; |advanced_dds|sample_since_reset_count~34                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~35                                                                                                                                           ; |advanced_dds|sample_since_reset_count~35                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~36                                                                                                                                           ; |advanced_dds|sample_since_reset_count~36                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~37                                                                                                                                           ; |advanced_dds|sample_since_reset_count~37                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~38                                                                                                                                           ; |advanced_dds|sample_since_reset_count~38                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~39                                                                                                                                           ; |advanced_dds|sample_since_reset_count~39                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~40                                                                                                                                           ; |advanced_dds|sample_since_reset_count~40                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~41                                                                                                                                           ; |advanced_dds|sample_since_reset_count~41                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~42                                                                                                                                           ; |advanced_dds|sample_since_reset_count~42                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~43                                                                                                                                           ; |advanced_dds|sample_since_reset_count~43                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~44                                                                                                                                           ; |advanced_dds|sample_since_reset_count~44                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~45                                                                                                                                           ; |advanced_dds|sample_since_reset_count~45                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~46                                                                                                                                           ; |advanced_dds|sample_since_reset_count~46                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~47                                                                                                                                           ; |advanced_dds|sample_since_reset_count~47                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~48                                                                                                                                           ; |advanced_dds|sample_since_reset_count~48                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~49                                                                                                                                           ; |advanced_dds|sample_since_reset_count~49                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count[14]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[14]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[15]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[15]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[16]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[16]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[17]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[17]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[18]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[18]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[19]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[19]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[20]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[20]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[21]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[21]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[22]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[22]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[23]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[23]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[24]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[24]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[25]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[25]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[26]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[26]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[27]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[27]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[28]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[28]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[29]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[29]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[30]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[30]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[31]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[31]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|clken                                                                                                                                                                 ; |advanced_dds|clken                                                                                                                                                                           ; out              ;
; |advanced_dds|phi_inc_i[0]                                                                                                                                                          ; |advanced_dds|phi_inc_i[0]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[1]                                                                                                                                                          ; |advanced_dds|phi_inc_i[1]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[2]                                                                                                                                                          ; |advanced_dds|phi_inc_i[2]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[3]                                                                                                                                                          ; |advanced_dds|phi_inc_i[3]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[4]                                                                                                                                                          ; |advanced_dds|phi_inc_i[4]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[5]                                                                                                                                                          ; |advanced_dds|phi_inc_i[5]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[6]                                                                                                                                                          ; |advanced_dds|phi_inc_i[6]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[7]                                                                                                                                                          ; |advanced_dds|phi_inc_i[7]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[8]                                                                                                                                                          ; |advanced_dds|phi_inc_i[8]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[9]                                                                                                                                                          ; |advanced_dds|phi_inc_i[9]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[10]                                                                                                                                                         ; |advanced_dds|phi_inc_i[10]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[11]                                                                                                                                                         ; |advanced_dds|phi_inc_i[11]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[12]                                                                                                                                                         ; |advanced_dds|phi_inc_i[12]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[13]                                                                                                                                                         ; |advanced_dds|phi_inc_i[13]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[14]                                                                                                                                                         ; |advanced_dds|phi_inc_i[14]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[15]                                                                                                                                                         ; |advanced_dds|phi_inc_i[15]                                                                                                                                                                   ; out              ;
; |advanced_dds|sample_since_reset_count[14]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[14]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[15]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[15]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[16]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[16]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[17]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[17]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[18]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[18]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[19]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[19]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[20]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[20]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[21]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[21]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[22]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[22]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[23]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[23]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[24]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[24]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[25]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[25]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[26]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[26]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[27]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[27]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[28]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[28]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[29]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[29]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[30]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[30]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[31]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[31]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                                  ; regout           ;
; |advanced_dds|Add0~25                                                                                                                                                               ; |advanced_dds|Add0~25                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~26                                                                                                                                                               ; |advanced_dds|Add0~26                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~27                                                                                                                                                               ; |advanced_dds|Add0~27                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~28                                                                                                                                                               ; |advanced_dds|Add0~28                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~29                                                                                                                                                               ; |advanced_dds|Add0~29                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~30                                                                                                                                                               ; |advanced_dds|Add0~30                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~31                                                                                                                                                               ; |advanced_dds|Add0~31                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~32                                                                                                                                                               ; |advanced_dds|Add0~32                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~33                                                                                                                                                               ; |advanced_dds|Add0~33                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~34                                                                                                                                                               ; |advanced_dds|Add0~34                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~35                                                                                                                                                               ; |advanced_dds|Add0~35                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~36                                                                                                                                                               ; |advanced_dds|Add0~36                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~37                                                                                                                                                               ; |advanced_dds|Add0~37                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~38                                                                                                                                                               ; |advanced_dds|Add0~38                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~39                                                                                                                                                               ; |advanced_dds|Add0~39                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~40                                                                                                                                                               ; |advanced_dds|Add0~40                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~41                                                                                                                                                               ; |advanced_dds|Add0~41                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~42                                                                                                                                                               ; |advanced_dds|Add0~42                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~43                                                                                                                                                               ; |advanced_dds|Add0~43                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~44                                                                                                                                                               ; |advanced_dds|Add0~44                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~45                                                                                                                                                               ; |advanced_dds|Add0~45                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~46                                                                                                                                                               ; |advanced_dds|Add0~46                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~47                                                                                                                                                               ; |advanced_dds|Add0~47                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~48                                                                                                                                                               ; |advanced_dds|Add0~48                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~49                                                                                                                                                               ; |advanced_dds|Add0~49                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~50                                                                                                                                                               ; |advanced_dds|Add0~50                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~51                                                                                                                                                               ; |advanced_dds|Add0~51                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~52                                                                                                                                                               ; |advanced_dds|Add0~52                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~53                                                                                                                                                               ; |advanced_dds|Add0~53                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~54                                                                                                                                                               ; |advanced_dds|Add0~54                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~55                                                                                                                                                               ; |advanced_dds|Add0~55                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~56                                                                                                                                                               ; |advanced_dds|Add0~56                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~57                                                                                                                                                               ; |advanced_dds|Add0~57                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~58                                                                                                                                                               ; |advanced_dds|Add0~58                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~59                                                                                                                                                               ; |advanced_dds|Add0~59                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~60                                                                                                                                                               ; |advanced_dds|Add0~60                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~5                                                                                                                                                                ; |advanced_dds|Add1~5                                                                                                                                                                          ; out0             ;
; |advanced_dds|Add1~6                                                                                                                                                                ; |advanced_dds|Add1~6                                                                                                                                                                          ; out0             ;
; |advanced_dds|Add1~10                                                                                                                                                               ; |advanced_dds|Add1~10                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~11                                                                                                                                                               ; |advanced_dds|Add1~11                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~20                                                                                                                                                               ; |advanced_dds|Add1~20                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~21                                                                                                                                                               ; |advanced_dds|Add1~21                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~25                                                                                                                                                               ; |advanced_dds|Add1~25                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~26                                                                                                                                                               ; |advanced_dds|Add1~26                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~30                                                                                                                                                               ; |advanced_dds|Add1~30                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~31                                                                                                                                                               ; |advanced_dds|Add1~31                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~35                                                                                                                                                               ; |advanced_dds|Add1~35                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~36                                                                                                                                                               ; |advanced_dds|Add1~36                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~40                                                                                                                                                               ; |advanced_dds|Add1~40                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~41                                                                                                                                                               ; |advanced_dds|Add1~41                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~55                                                                                                                                                               ; |advanced_dds|Add1~55                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~56                                                                                                                                                               ; |advanced_dds|Add1~56                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~60                                                                                                                                                               ; |advanced_dds|Add1~60                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~61                                                                                                                                                               ; |advanced_dds|Add1~61                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~65                                                                                                                                                               ; |advanced_dds|Add1~65                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~66                                                                                                                                                               ; |advanced_dds|Add1~66                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~70                                                                                                                                                               ; |advanced_dds|Add1~70                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~71                                                                                                                                                               ; |advanced_dds|Add1~71                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add2~64                                                                                                                                                               ; |advanced_dds|Add2~64                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add2~66                                                                                                                                                               ; |advanced_dds|Add2~66                                                                                                                                                                         ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT22   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT29   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT30   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT31   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT32   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT17   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT18   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT19   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT20   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT21   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT23    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT24    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT25    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT26    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT27    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT28    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT22   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT29   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT30   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT31   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT32   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT17   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT18   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT19   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT20   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT21   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT23    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT24    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT25    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT26    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT27    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT28    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                                  ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                           ; Output Port Name                                                                                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |advanced_dds|sample_since_reset_count~0                                                                                                                                            ; |advanced_dds|sample_since_reset_count~0                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~1                                                                                                                                            ; |advanced_dds|sample_since_reset_count~1                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~2                                                                                                                                            ; |advanced_dds|sample_since_reset_count~2                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~3                                                                                                                                            ; |advanced_dds|sample_since_reset_count~3                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~4                                                                                                                                            ; |advanced_dds|sample_since_reset_count~4                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~5                                                                                                                                            ; |advanced_dds|sample_since_reset_count~5                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~6                                                                                                                                            ; |advanced_dds|sample_since_reset_count~6                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~7                                                                                                                                            ; |advanced_dds|sample_since_reset_count~7                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~8                                                                                                                                            ; |advanced_dds|sample_since_reset_count~8                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~9                                                                                                                                            ; |advanced_dds|sample_since_reset_count~9                                                                                                                                                      ; out              ;
; |advanced_dds|sample_since_reset_count~10                                                                                                                                           ; |advanced_dds|sample_since_reset_count~10                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~11                                                                                                                                           ; |advanced_dds|sample_since_reset_count~11                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~12                                                                                                                                           ; |advanced_dds|sample_since_reset_count~12                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~13                                                                                                                                           ; |advanced_dds|sample_since_reset_count~13                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~14                                                                                                                                           ; |advanced_dds|sample_since_reset_count~14                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~15                                                                                                                                           ; |advanced_dds|sample_since_reset_count~15                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~16                                                                                                                                           ; |advanced_dds|sample_since_reset_count~16                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~17                                                                                                                                           ; |advanced_dds|sample_since_reset_count~17                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~18                                                                                                                                           ; |advanced_dds|sample_since_reset_count~18                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~32                                                                                                                                           ; |advanced_dds|sample_since_reset_count~32                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~33                                                                                                                                           ; |advanced_dds|sample_since_reset_count~33                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~34                                                                                                                                           ; |advanced_dds|sample_since_reset_count~34                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~35                                                                                                                                           ; |advanced_dds|sample_since_reset_count~35                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~36                                                                                                                                           ; |advanced_dds|sample_since_reset_count~36                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~37                                                                                                                                           ; |advanced_dds|sample_since_reset_count~37                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~38                                                                                                                                           ; |advanced_dds|sample_since_reset_count~38                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~39                                                                                                                                           ; |advanced_dds|sample_since_reset_count~39                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~40                                                                                                                                           ; |advanced_dds|sample_since_reset_count~40                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~41                                                                                                                                           ; |advanced_dds|sample_since_reset_count~41                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~42                                                                                                                                           ; |advanced_dds|sample_since_reset_count~42                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~43                                                                                                                                           ; |advanced_dds|sample_since_reset_count~43                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~44                                                                                                                                           ; |advanced_dds|sample_since_reset_count~44                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~45                                                                                                                                           ; |advanced_dds|sample_since_reset_count~45                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~46                                                                                                                                           ; |advanced_dds|sample_since_reset_count~46                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~47                                                                                                                                           ; |advanced_dds|sample_since_reset_count~47                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~48                                                                                                                                           ; |advanced_dds|sample_since_reset_count~48                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~49                                                                                                                                           ; |advanced_dds|sample_since_reset_count~49                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count~50                                                                                                                                           ; |advanced_dds|sample_since_reset_count~50                                                                                                                                                     ; out              ;
; |advanced_dds|sample_since_reset_count[13]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[13]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[14]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[14]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[15]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[15]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[16]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[16]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[17]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[17]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[18]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[18]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[19]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[19]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[20]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[20]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[21]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[21]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[22]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[22]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[23]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[23]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[24]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[24]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[25]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[25]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[26]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[26]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[27]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[27]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[28]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[28]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[29]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[29]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[30]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[30]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|sample_since_reset_count[31]~reg0                                                                                                                                     ; |advanced_dds|sample_since_reset_count[31]~reg0                                                                                                                                               ; regout           ;
; |advanced_dds|reset_n                                                                                                                                                               ; |advanced_dds|reset_n                                                                                                                                                                         ; out              ;
; |advanced_dds|clken                                                                                                                                                                 ; |advanced_dds|clken                                                                                                                                                                           ; out              ;
; |advanced_dds|phi_inc_i[0]                                                                                                                                                          ; |advanced_dds|phi_inc_i[0]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[1]                                                                                                                                                          ; |advanced_dds|phi_inc_i[1]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[2]                                                                                                                                                          ; |advanced_dds|phi_inc_i[2]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[3]                                                                                                                                                          ; |advanced_dds|phi_inc_i[3]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[4]                                                                                                                                                          ; |advanced_dds|phi_inc_i[4]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[5]                                                                                                                                                          ; |advanced_dds|phi_inc_i[5]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[6]                                                                                                                                                          ; |advanced_dds|phi_inc_i[6]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[7]                                                                                                                                                          ; |advanced_dds|phi_inc_i[7]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[8]                                                                                                                                                          ; |advanced_dds|phi_inc_i[8]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[9]                                                                                                                                                          ; |advanced_dds|phi_inc_i[9]                                                                                                                                                                    ; out              ;
; |advanced_dds|phi_inc_i[10]                                                                                                                                                         ; |advanced_dds|phi_inc_i[10]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[11]                                                                                                                                                         ; |advanced_dds|phi_inc_i[11]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[12]                                                                                                                                                         ; |advanced_dds|phi_inc_i[12]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[13]                                                                                                                                                         ; |advanced_dds|phi_inc_i[13]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[14]                                                                                                                                                         ; |advanced_dds|phi_inc_i[14]                                                                                                                                                                   ; out              ;
; |advanced_dds|phi_inc_i[15]                                                                                                                                                         ; |advanced_dds|phi_inc_i[15]                                                                                                                                                                   ; out              ;
; |advanced_dds|sample_since_reset_count[13]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[13]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[14]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[14]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[15]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[15]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[16]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[16]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[17]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[17]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[18]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[18]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[19]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[19]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[20]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[20]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[21]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[21]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[22]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[22]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[23]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[23]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[24]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[24]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[25]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[25]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[26]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[26]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[27]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[27]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[28]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[28]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[29]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[29]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[30]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[30]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sample_since_reset_count[31]                                                                                                                                          ; |advanced_dds|sample_since_reset_count[31]                                                                                                                                                    ; pin_out          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~133                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~134                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~135                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~136                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~137                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~138                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~139                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~140                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|co~141                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[3]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[6]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[7]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[8]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]                                                                   ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[11]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[12]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[13]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[14]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[15]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[16]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[17]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[19]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41]                                                                  ; regout           ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]                                                                  ; regout           ;
; |advanced_dds|Add0~24                                                                                                                                                               ; |advanced_dds|Add0~24                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~25                                                                                                                                                               ; |advanced_dds|Add0~25                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~26                                                                                                                                                               ; |advanced_dds|Add0~26                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~27                                                                                                                                                               ; |advanced_dds|Add0~27                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~28                                                                                                                                                               ; |advanced_dds|Add0~28                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~29                                                                                                                                                               ; |advanced_dds|Add0~29                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~30                                                                                                                                                               ; |advanced_dds|Add0~30                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~31                                                                                                                                                               ; |advanced_dds|Add0~31                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~32                                                                                                                                                               ; |advanced_dds|Add0~32                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~33                                                                                                                                                               ; |advanced_dds|Add0~33                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~34                                                                                                                                                               ; |advanced_dds|Add0~34                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~35                                                                                                                                                               ; |advanced_dds|Add0~35                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~36                                                                                                                                                               ; |advanced_dds|Add0~36                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~37                                                                                                                                                               ; |advanced_dds|Add0~37                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~38                                                                                                                                                               ; |advanced_dds|Add0~38                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~39                                                                                                                                                               ; |advanced_dds|Add0~39                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~40                                                                                                                                                               ; |advanced_dds|Add0~40                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~41                                                                                                                                                               ; |advanced_dds|Add0~41                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~42                                                                                                                                                               ; |advanced_dds|Add0~42                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~43                                                                                                                                                               ; |advanced_dds|Add0~43                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~44                                                                                                                                                               ; |advanced_dds|Add0~44                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~45                                                                                                                                                               ; |advanced_dds|Add0~45                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~46                                                                                                                                                               ; |advanced_dds|Add0~46                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~47                                                                                                                                                               ; |advanced_dds|Add0~47                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~48                                                                                                                                                               ; |advanced_dds|Add0~48                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~49                                                                                                                                                               ; |advanced_dds|Add0~49                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~50                                                                                                                                                               ; |advanced_dds|Add0~50                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~51                                                                                                                                                               ; |advanced_dds|Add0~51                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~52                                                                                                                                                               ; |advanced_dds|Add0~52                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~53                                                                                                                                                               ; |advanced_dds|Add0~53                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~54                                                                                                                                                               ; |advanced_dds|Add0~54                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~55                                                                                                                                                               ; |advanced_dds|Add0~55                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~56                                                                                                                                                               ; |advanced_dds|Add0~56                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~57                                                                                                                                                               ; |advanced_dds|Add0~57                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~58                                                                                                                                                               ; |advanced_dds|Add0~58                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~59                                                                                                                                                               ; |advanced_dds|Add0~59                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add0~60                                                                                                                                                               ; |advanced_dds|Add0~60                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~5                                                                                                                                                                ; |advanced_dds|Add1~5                                                                                                                                                                          ; out0             ;
; |advanced_dds|Add1~6                                                                                                                                                                ; |advanced_dds|Add1~6                                                                                                                                                                          ; out0             ;
; |advanced_dds|Add1~10                                                                                                                                                               ; |advanced_dds|Add1~10                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~11                                                                                                                                                               ; |advanced_dds|Add1~11                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~20                                                                                                                                                               ; |advanced_dds|Add1~20                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~21                                                                                                                                                               ; |advanced_dds|Add1~21                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~25                                                                                                                                                               ; |advanced_dds|Add1~25                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~26                                                                                                                                                               ; |advanced_dds|Add1~26                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~30                                                                                                                                                               ; |advanced_dds|Add1~30                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~31                                                                                                                                                               ; |advanced_dds|Add1~31                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~35                                                                                                                                                               ; |advanced_dds|Add1~35                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~36                                                                                                                                                               ; |advanced_dds|Add1~36                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~40                                                                                                                                                               ; |advanced_dds|Add1~40                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~41                                                                                                                                                               ; |advanced_dds|Add1~41                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~55                                                                                                                                                               ; |advanced_dds|Add1~55                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~56                                                                                                                                                               ; |advanced_dds|Add1~56                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~60                                                                                                                                                               ; |advanced_dds|Add1~60                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~61                                                                                                                                                               ; |advanced_dds|Add1~61                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~65                                                                                                                                                               ; |advanced_dds|Add1~65                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~66                                                                                                                                                               ; |advanced_dds|Add1~66                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~70                                                                                                                                                               ; |advanced_dds|Add1~70                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add1~71                                                                                                                                                               ; |advanced_dds|Add1~71                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add2~64                                                                                                                                                               ; |advanced_dds|Add2~64                                                                                                                                                                         ; out0             ;
; |advanced_dds|Add2~66                                                                                                                                                               ; |advanced_dds|Add2~66                                                                                                                                                                         ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~37                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add3~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~12                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~13                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~16                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~17                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~18                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~21                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~22                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~23                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~26                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~27                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~28                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~31                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~32                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~33                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~36                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~38                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~41                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add4~46                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~0                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~1                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~2                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~3                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~5                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~6                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~7                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~8                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add5~11                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add6~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~4                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~9                                                                           ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~10                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~14                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~15                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~19                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~20                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~24                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~25                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~29                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~30                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~34                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~35                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~39                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~40                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~44                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Add8~45                                                                          ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT22   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT29   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT30   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT31   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT32   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT17   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT18   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT19   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT20   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT21   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT23    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT24    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT25    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT26    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT27    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT28    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult11~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult13~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT14 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT15 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT16 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT17 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT18 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT19 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT20 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT21 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT22 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT23 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult15~DATAOUT24 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17           ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT1  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT2  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT3  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT4  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT5  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT6  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT7  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT8  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT9  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT10 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT11 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT12 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17 ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult17~DATAOUT13 ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult3~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult5~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult7~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9            ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT1   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT2   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT3   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT4   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT5   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT6   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT7   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT8   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT9   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT10  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT11  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT12  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT13  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT14  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT15  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT16  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT17  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT18  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT19  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT20  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT21  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT22  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT23  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT24  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT25  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT26  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT27  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT28  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT29  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT30  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT31  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT32  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT33  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT34  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9  ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_mult:mac_mult9~DATAOUT35  ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT22   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT29   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT30   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT31   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out10~DATAOUT32   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14             ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT11   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT17   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT18   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT19   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT20   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14   ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out14~DATAOUT21   ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT23    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT24    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT25    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT26    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT27    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT28    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT1     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT2     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT3     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT4     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT5     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT6     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT7     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT8     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT9     ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT22    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT29    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT30    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT31    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT32    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT33    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT34    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out4~DATAOUT35    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT17    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT18    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT19    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT20    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out6~DATAOUT21    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8              ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT10    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT11    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT12    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT13    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT14    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT15    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8    ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|cycloneiii_mac_out:mac_out8~DATAOUT16    ; dataout          ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[24]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[23]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[22]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[21]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[20]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[19]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft20a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft21a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[17]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[16]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[15]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[14]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[13]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[12]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[11]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                     ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[10]                               ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[9]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[8]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[7]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft24a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft28a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft29a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft32a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[6]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[5]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[4]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[3]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[2]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[1]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                      ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|sft33a[0]                                ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_1~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~28                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~29                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~30                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~31                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~33                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~34                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~35                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~36                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~38                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~39                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~40                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~41                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~43                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~44                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~45                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~46                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~48                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~49                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~50                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~51                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~53                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~54                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~55                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~56                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~58                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~59                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~60                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~61                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~63                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~64                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~65                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~66                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~68                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~69                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~70                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~71                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~73                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~74                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~75                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~76                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~78                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~79                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~80                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~81                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~83                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~84                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~85                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~86                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~88                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~89                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~90                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~91                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~92                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~93                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~94                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~95                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~96                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~97                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~98                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~99                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~100                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~101                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~102                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~103                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~104                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~105                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~106                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~107                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~108                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~109                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~110                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~111                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~112                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~113                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~114                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~115                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~116                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                       ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_2~117                                 ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_3~27                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~0                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~1                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~2                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~3                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~4                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~5                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~6                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~7                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~8                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                         ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~9                                   ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~10                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~11                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~12                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~13                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~14                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~15                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~16                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~17                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~18                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~19                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~20                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~21                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~22                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~23                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~24                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~25                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~26                                  ; out0             ;
; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                        ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_q211:auto_generated|op_4~27                                  ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 21 11:08:30 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off advanced_dds -c advanced_dds
Info: Using vector source file "../rtl/advanced_dds/advanced_dds.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of advanced_dds.vwf called advanced_dds.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      39.99 %
Info: Number of transitions in simulation is 5775725
Info: Vector file advanced_dds.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Sun Apr 21 11:08:43 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


