// Seed: 3824896601
module module_0;
  reg id_2;
  assign id_2 = 1;
  final if (1) id_1 <= id_2;
  logic [7:0][1] id_3 (
      .id_0(id_1 ^ (1'b0)),
      .id_1(1),
      .id_2(1),
      .id_3(""),
      .id_4(1),
      .id_5(id_6 - id_4),
      .id_6(),
      .id_7(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
