// Seed: 2157206021
module module_0 #(
    parameter id_0 = 32'd19,
    parameter id_1 = 32'd42,
    parameter id_5 = 32'd54
) (
    input  tri1  _id_0,
    input  tri   _id_1,
    output tri0  id_2,
    input  tri1  id_3,
    output wand  id_4,
    output wand  _id_5,
    input  uwire id_6,
    output wire  id_7,
    output wand  id_8,
    output tri0  id_9,
    output wand  id_10,
    input  tri1  id_11,
    output tri1  id_12,
    output tri0  id_13
);
  if (1 - 1) begin : LABEL_0
    logic [-1  <  id_5 : id_0] id_15;
    ;
  end else begin : LABEL_1
    assign id_2 = 1;
  end
  wire [id_1 : 1] id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_9 = 32'd51
) (
    input  wand id_0
    , id_7,
    input  tri  _id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  tri1 id_5
);
  logic id_8;
  assign id_8[-1] = -1;
  parameter id_9 = 1 * 1;
  wire [id_1 : id_9] id_10;
  assign id_7 = id_9;
  assign id_7[id_9] = -1;
  parameter id_11 = id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_4,
      id_5,
      id_4,
      id_9,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_12 = 0;
endmodule
