
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _135_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.004016    0.011449    0.006490    2.506490 v rst (in)
                                                         rst (net)
                      0.011454    0.000000    2.506490 v input51/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.014298    0.088416    0.123622    2.630112 v input51/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net51 (net)
                      0.088468    0.001148    2.631261 v fanout109/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.054206    0.113067    0.229448    2.860709 v fanout109/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net109 (net)
                      0.113165    0.001481    2.862190 v fanout108/A (sky130_fd_sc_hd__buf_4)
    21    0.069883    0.095279    0.232749    3.094939 v fanout108/X (sky130_fd_sc_hd__buf_4)
                                                         net108 (net)
                      0.095511    0.004081    3.099020 v fanout107/A (sky130_fd_sc_hd__buf_4)
    10    0.053663    0.079352    0.210227    3.309247 v fanout107/X (sky130_fd_sc_hd__buf_4)
                                                         net107 (net)
                      0.079415    0.002103    3.311349 v _110_/A (sky130_fd_sc_hd__inv_2)
     1    0.005363    0.038132    0.062410    3.373759 ^ _110_/Y (sky130_fd_sc_hd__inv_2)
                                                         _040_ (net)
                      0.038133    0.000169    3.373929 ^ _135_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              3.373929   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.066485    0.303769    0.221389    5.221389 ^ clk (in)
                                                         clk (net)
                      0.306564    0.000000    5.221389 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.068634    0.089434    0.242245    5.463634 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.090264    0.006775    5.470409 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.055709    0.107241    0.190872    5.661282 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_2_0_clk (net)
                      0.107469    0.003999    5.665281 ^ _135_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.250000    5.415281   clock uncertainty
                                  0.000000    5.415281   clock reconvergence pessimism
                                  0.238693    5.653974   library recovery time
                                              5.653974   data required time
---------------------------------------------------------------------------------------------
                                              5.653974   data required time
                                             -3.373929   data arrival time
---------------------------------------------------------------------------------------------
                                              2.280045   slack (MET)


Startpoint: _124_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.066485    0.303769    0.221389    0.221389 ^ clk (in)
                                                         clk (net)
                      0.306564    0.000000    0.221389 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.068634    0.089434    0.242245    0.463634 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.090288    0.006872    0.470506 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.113839    0.202222    0.243249    0.713755 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_3_0_clk (net)
                      0.205461    0.020598    0.734353 ^ _124_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.016484    0.153557    0.456480    1.190833 ^ _124_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net55 (net)
                      0.153567    0.001395    1.192228 ^ output55/A (sky130_fd_sc_hd__buf_2)
     1    0.034475    0.171647    0.235572    1.427801 ^ output55/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[12] (net)
                      0.171649    0.000885    1.428686 ^ sine_out[12] (out)
                                              1.428686   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -1.428686   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071314   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_3_0_clk/X                       10     21    -11 (VIOLATED)
fanout108/X                              10     21    -11 (VIOLATED)
clkbuf_2_1_0_clk/X                       10     17     -7 (VIOLATED)
clkbuf_2_2_0_clk/X                       10     17     -7 (VIOLATED)
fanout101/X                              10     15     -5 (VIOLATED)
fanout109/X                              10     15     -5 (VIOLATED)
clkbuf_2_0_0_clk/X                       10     13     -3 (VIOLATED)
_134_/Q                                  10     11        (VIOLATED)
load_slew102/X                           10     11        (VIOLATED)
load_slew103/X                           10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 mem_i0_110/HI
 mem_i1_111/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 10
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 10
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
